{
  "module_name": "pvrdma_dev_api.h",
  "hash_id": "f9d39a6647c06be16416e4fb7e1089137d1367540b2b12cafca3b8d94cd42398",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/vmw_pvrdma/pvrdma_dev_api.h",
  "human_readable_source": " \n\n#ifndef __PVRDMA_DEV_API_H__\n#define __PVRDMA_DEV_API_H__\n\n#include <linux/types.h>\n\n#include \"pvrdma_verbs.h\"\n\n \n\n#define PVRDMA_ROCEV1_VERSION\t\t17\n#define PVRDMA_ROCEV2_VERSION\t\t18\n#define PVRDMA_PPN64_VERSION\t\t19\n#define PVRDMA_QPHANDLE_VERSION\t\t20\n#define PVRDMA_VERSION\t\t\tPVRDMA_QPHANDLE_VERSION\n\n#define PVRDMA_BOARD_ID\t\t\t1\n#define PVRDMA_REV_ID\t\t\t1\n\n \n\n#define PVRDMA_PDIR_SHIFT\t\t18\n#define PVRDMA_PTABLE_SHIFT\t\t9\n#define PVRDMA_PAGE_DIR_DIR(x)\t\t(((x) >> PVRDMA_PDIR_SHIFT) & 0x1)\n#define PVRDMA_PAGE_DIR_TABLE(x)\t(((x) >> PVRDMA_PTABLE_SHIFT) & 0x1ff)\n#define PVRDMA_PAGE_DIR_PAGE(x)\t\t((x) & 0x1ff)\n#define PVRDMA_PAGE_DIR_MAX_PAGES\t(1 * 512 * 512)\n#define PVRDMA_MAX_FAST_REG_PAGES\t128\n\n \n\n#define PVRDMA_MAX_INTERRUPTS\t3\n\n \n#define PVRDMA_REG_VERSION\t0x00\t \n#define PVRDMA_REG_DSRLOW\t0x04\t \n#define PVRDMA_REG_DSRHIGH\t0x08\t \n#define PVRDMA_REG_CTL\t\t0x0c\t \n#define PVRDMA_REG_REQUEST\t0x10\t \n#define PVRDMA_REG_ERR\t\t0x14\t \n#define PVRDMA_REG_ICR\t\t0x18\t \n#define PVRDMA_REG_IMR\t\t0x1c\t \n#define PVRDMA_REG_MACL\t\t0x20\t \n#define PVRDMA_REG_MACH\t\t0x24\t \n\n \n#define PVRDMA_CQ_FLAG_ARMED_SOL\tBIT(0)\t \n#define PVRDMA_CQ_FLAG_ARMED\t\tBIT(1)\t \n#define PVRDMA_MR_FLAG_DMA\t\tBIT(0)\t \n#define PVRDMA_MR_FLAG_FRMR\t\tBIT(1)\t \n\n \n\n#define PVRDMA_ATOMIC_OP_COMP_SWAP\tBIT(0)\t \n#define PVRDMA_ATOMIC_OP_FETCH_ADD\tBIT(1)\t \n#define PVRDMA_ATOMIC_OP_MASK_COMP_SWAP\tBIT(2)\t \n#define PVRDMA_ATOMIC_OP_MASK_FETCH_ADD\tBIT(3)\t \n\n \n\n#define PVRDMA_BMME_FLAG_LOCAL_INV\tBIT(0)\t \n#define PVRDMA_BMME_FLAG_REMOTE_INV\tBIT(1)\t \n#define PVRDMA_BMME_FLAG_FAST_REG_WR\tBIT(2)\t \n\n \n\n#define PVRDMA_GID_TYPE_FLAG_ROCE_V1\tBIT(0)\n#define PVRDMA_GID_TYPE_FLAG_ROCE_V2\tBIT(1)\n\n \n\n#define PVRDMA_IS_VERSION17(_dev)\t\t\t\t\t\\\n\t(_dev->dsr_version == PVRDMA_ROCEV1_VERSION &&\t\t\t\\\n\t _dev->dsr->caps.gid_types == PVRDMA_GID_TYPE_FLAG_ROCE_V1)\n\n#define PVRDMA_IS_VERSION18(_dev)\t\t\t\t\t\\\n\t(_dev->dsr_version >= PVRDMA_ROCEV2_VERSION &&\t\t\t\\\n\t (_dev->dsr->caps.gid_types == PVRDMA_GID_TYPE_FLAG_ROCE_V1 ||  \\\n\t  _dev->dsr->caps.gid_types == PVRDMA_GID_TYPE_FLAG_ROCE_V2))\t\\\n\n#define PVRDMA_SUPPORTED(_dev)\t\t\t\t\t\t\\\n\t((_dev->dsr->caps.mode == PVRDMA_DEVICE_MODE_ROCE) &&\t\t\\\n\t (PVRDMA_IS_VERSION17(_dev) || PVRDMA_IS_VERSION18(_dev)))\n\n \n\n#define PVRDMA_GET_CAP(_dev, _old_val, _val) \\\n\t((PVRDMA_IS_VERSION18(_dev)) ? _val : _old_val)\n\nenum pvrdma_pci_resource {\n\tPVRDMA_PCI_RESOURCE_MSIX,\t \n\tPVRDMA_PCI_RESOURCE_REG,\t \n\tPVRDMA_PCI_RESOURCE_UAR,\t \n\tPVRDMA_PCI_RESOURCE_LAST,\t \n};\n\nenum pvrdma_device_ctl {\n\tPVRDMA_DEVICE_CTL_ACTIVATE,\t \n\tPVRDMA_DEVICE_CTL_UNQUIESCE,\t \n\tPVRDMA_DEVICE_CTL_RESET,\t \n};\n\nenum pvrdma_intr_vector {\n\tPVRDMA_INTR_VECTOR_RESPONSE,\t \n\tPVRDMA_INTR_VECTOR_ASYNC,\t \n\tPVRDMA_INTR_VECTOR_CQ,\t\t \n\t \n};\n\nenum pvrdma_intr_cause {\n\tPVRDMA_INTR_CAUSE_RESPONSE\t= (1 << PVRDMA_INTR_VECTOR_RESPONSE),\n\tPVRDMA_INTR_CAUSE_ASYNC\t\t= (1 << PVRDMA_INTR_VECTOR_ASYNC),\n\tPVRDMA_INTR_CAUSE_CQ\t\t= (1 << PVRDMA_INTR_VECTOR_CQ),\n};\n\nenum pvrdma_gos_bits {\n\tPVRDMA_GOS_BITS_UNK,\t\t \n\tPVRDMA_GOS_BITS_32,\t\t \n\tPVRDMA_GOS_BITS_64,\t\t \n};\n\nenum pvrdma_gos_type {\n\tPVRDMA_GOS_TYPE_UNK,\t\t \n\tPVRDMA_GOS_TYPE_LINUX,\t\t \n};\n\nenum pvrdma_device_mode {\n\tPVRDMA_DEVICE_MODE_ROCE,\t \n\tPVRDMA_DEVICE_MODE_IWARP,\t \n\tPVRDMA_DEVICE_MODE_IB,\t\t \n};\n\nstruct pvrdma_gos_info {\n\tu32 gos_bits:2;\t\t\t \n\tu32 gos_type:4;\t\t\t \n\tu32 gos_ver:16;\t\t\t \n\tu32 gos_misc:10;\t\t \n\tu32 pad;\t\t\t \n};\n\nstruct pvrdma_device_caps {\n\tu64 fw_ver;\t\t\t\t \n\t__be64 node_guid;\n\t__be64 sys_image_guid;\n\tu64 max_mr_size;\n\tu64 page_size_cap;\n\tu64 atomic_arg_sizes;\t\t\t \n\tu32 ex_comp_mask;\t\t\t \n\tu32 device_cap_flags2;\t\t\t \n\tu32 max_fa_bit_boundary;\t\t \n\tu32 log_max_atomic_inline_arg;\t\t \n\tu32 vendor_id;\n\tu32 vendor_part_id;\n\tu32 hw_ver;\n\tu32 max_qp;\n\tu32 max_qp_wr;\n\tu32 device_cap_flags;\n\tu32 max_sge;\n\tu32 max_sge_rd;\n\tu32 max_cq;\n\tu32 max_cqe;\n\tu32 max_mr;\n\tu32 max_pd;\n\tu32 max_qp_rd_atom;\n\tu32 max_ee_rd_atom;\n\tu32 max_res_rd_atom;\n\tu32 max_qp_init_rd_atom;\n\tu32 max_ee_init_rd_atom;\n\tu32 max_ee;\n\tu32 max_rdd;\n\tu32 max_mw;\n\tu32 max_raw_ipv6_qp;\n\tu32 max_raw_ethy_qp;\n\tu32 max_mcast_grp;\n\tu32 max_mcast_qp_attach;\n\tu32 max_total_mcast_qp_attach;\n\tu32 max_ah;\n\tu32 max_fmr;\n\tu32 max_map_per_fmr;\n\tu32 max_srq;\n\tu32 max_srq_wr;\n\tu32 max_srq_sge;\n\tu32 max_uar;\n\tu32 gid_tbl_len;\n\tu16 max_pkeys;\n\tu8  local_ca_ack_delay;\n\tu8  phys_port_cnt;\n\tu8  mode;\t\t\t\t \n\tu8  atomic_ops;\t\t\t\t \n\tu8  bmme_flags;\t\t\t\t \n\tu8  gid_types;\t\t\t\t \n\tu32 max_fast_reg_page_list_len;\n};\n\nstruct pvrdma_ring_page_info {\n\tu32 num_pages;\t\t\t\t \n\tu32 reserved;\t\t\t\t \n\tu64 pdir_dma;\t\t\t\t \n};\n\n#pragma pack(push, 1)\n\nstruct pvrdma_device_shared_region {\n\tu32 driver_version;\t\t\t \n\tu32 pad;\t\t\t\t \n\tstruct pvrdma_gos_info gos_info;\t \n\tu64 cmd_slot_dma;\t\t\t \n\tu64 resp_slot_dma;\t\t\t \n\tstruct pvrdma_ring_page_info async_ring_pages;\n\t\t\t\t\t\t \n\tstruct pvrdma_ring_page_info cq_ring_pages;\n\t\t\t\t\t\t \n\tunion {\n\t\tu32 uar_pfn;\t\t\t \n\t\tu64 uar_pfn64;\t\t\t \n\t};\n\tstruct pvrdma_device_caps caps;\t\t \n};\n\n#pragma pack(pop)\n\n \nenum pvrdma_eqe_type {\n\tPVRDMA_EVENT_CQ_ERR,\n\tPVRDMA_EVENT_QP_FATAL,\n\tPVRDMA_EVENT_QP_REQ_ERR,\n\tPVRDMA_EVENT_QP_ACCESS_ERR,\n\tPVRDMA_EVENT_COMM_EST,\n\tPVRDMA_EVENT_SQ_DRAINED,\n\tPVRDMA_EVENT_PATH_MIG,\n\tPVRDMA_EVENT_PATH_MIG_ERR,\n\tPVRDMA_EVENT_DEVICE_FATAL,\n\tPVRDMA_EVENT_PORT_ACTIVE,\n\tPVRDMA_EVENT_PORT_ERR,\n\tPVRDMA_EVENT_LID_CHANGE,\n\tPVRDMA_EVENT_PKEY_CHANGE,\n\tPVRDMA_EVENT_SM_CHANGE,\n\tPVRDMA_EVENT_SRQ_ERR,\n\tPVRDMA_EVENT_SRQ_LIMIT_REACHED,\n\tPVRDMA_EVENT_QP_LAST_WQE_REACHED,\n\tPVRDMA_EVENT_CLIENT_REREGISTER,\n\tPVRDMA_EVENT_GID_CHANGE,\n};\n\n \nstruct pvrdma_eqe {\n\tu32 type;\t \n\tu32 info;\t \n};\n\n \nstruct pvrdma_cqne {\n\tu32 info;\t \n};\n\nenum {\n\tPVRDMA_CMD_FIRST,\n\tPVRDMA_CMD_QUERY_PORT = PVRDMA_CMD_FIRST,\n\tPVRDMA_CMD_QUERY_PKEY,\n\tPVRDMA_CMD_CREATE_PD,\n\tPVRDMA_CMD_DESTROY_PD,\n\tPVRDMA_CMD_CREATE_MR,\n\tPVRDMA_CMD_DESTROY_MR,\n\tPVRDMA_CMD_CREATE_CQ,\n\tPVRDMA_CMD_RESIZE_CQ,\n\tPVRDMA_CMD_DESTROY_CQ,\n\tPVRDMA_CMD_CREATE_QP,\n\tPVRDMA_CMD_MODIFY_QP,\n\tPVRDMA_CMD_QUERY_QP,\n\tPVRDMA_CMD_DESTROY_QP,\n\tPVRDMA_CMD_CREATE_UC,\n\tPVRDMA_CMD_DESTROY_UC,\n\tPVRDMA_CMD_CREATE_BIND,\n\tPVRDMA_CMD_DESTROY_BIND,\n\tPVRDMA_CMD_CREATE_SRQ,\n\tPVRDMA_CMD_MODIFY_SRQ,\n\tPVRDMA_CMD_QUERY_SRQ,\n\tPVRDMA_CMD_DESTROY_SRQ,\n\tPVRDMA_CMD_MAX,\n};\n\nenum {\n\tPVRDMA_CMD_FIRST_RESP = (1 << 31),\n\tPVRDMA_CMD_QUERY_PORT_RESP = PVRDMA_CMD_FIRST_RESP,\n\tPVRDMA_CMD_QUERY_PKEY_RESP,\n\tPVRDMA_CMD_CREATE_PD_RESP,\n\tPVRDMA_CMD_DESTROY_PD_RESP_NOOP,\n\tPVRDMA_CMD_CREATE_MR_RESP,\n\tPVRDMA_CMD_DESTROY_MR_RESP_NOOP,\n\tPVRDMA_CMD_CREATE_CQ_RESP,\n\tPVRDMA_CMD_RESIZE_CQ_RESP,\n\tPVRDMA_CMD_DESTROY_CQ_RESP_NOOP,\n\tPVRDMA_CMD_CREATE_QP_RESP,\n\tPVRDMA_CMD_MODIFY_QP_RESP,\n\tPVRDMA_CMD_QUERY_QP_RESP,\n\tPVRDMA_CMD_DESTROY_QP_RESP,\n\tPVRDMA_CMD_CREATE_UC_RESP,\n\tPVRDMA_CMD_DESTROY_UC_RESP_NOOP,\n\tPVRDMA_CMD_CREATE_BIND_RESP_NOOP,\n\tPVRDMA_CMD_DESTROY_BIND_RESP_NOOP,\n\tPVRDMA_CMD_CREATE_SRQ_RESP,\n\tPVRDMA_CMD_MODIFY_SRQ_RESP,\n\tPVRDMA_CMD_QUERY_SRQ_RESP,\n\tPVRDMA_CMD_DESTROY_SRQ_RESP,\n\tPVRDMA_CMD_MAX_RESP,\n};\n\nstruct pvrdma_cmd_hdr {\n\tu64 response;\t\t \n\tu32 cmd;\t\t \n\tu32 reserved;\t\t \n};\n\nstruct pvrdma_cmd_resp_hdr {\n\tu64 response;\t\t \n\tu32 ack;\t\t \n\tu8 err;\t\t\t \n\tu8 reserved[3];\t\t \n};\n\nstruct pvrdma_cmd_query_port {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu8 port_num;\n\tu8 reserved[7];\n};\n\nstruct pvrdma_cmd_query_port_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tstruct pvrdma_port_attr attrs;\n};\n\nstruct pvrdma_cmd_query_pkey {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu8 port_num;\n\tu8 index;\n\tu8 reserved[6];\n};\n\nstruct pvrdma_cmd_query_pkey_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tu16 pkey;\n\tu8 reserved[6];\n};\n\nstruct pvrdma_cmd_create_uc {\n\tstruct pvrdma_cmd_hdr hdr;\n\tunion {\n\t\tu32 pfn;  \n\t\tu64 pfn64;  \n\t};\n};\n\nstruct pvrdma_cmd_create_uc_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tu32 ctx_handle;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_destroy_uc {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 ctx_handle;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_create_pd {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 ctx_handle;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_create_pd_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tu32 pd_handle;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_destroy_pd {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 pd_handle;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_create_mr {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu64 start;\n\tu64 length;\n\tu64 pdir_dma;\n\tu32 pd_handle;\n\tu32 access_flags;\n\tu32 flags;\n\tu32 nchunks;\n};\n\nstruct pvrdma_cmd_create_mr_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tu32 mr_handle;\n\tu32 lkey;\n\tu32 rkey;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_destroy_mr {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 mr_handle;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_create_cq {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu64 pdir_dma;\n\tu32 ctx_handle;\n\tu32 cqe;\n\tu32 nchunks;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_create_cq_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tu32 cq_handle;\n\tu32 cqe;\n};\n\nstruct pvrdma_cmd_resize_cq {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 cq_handle;\n\tu32 cqe;\n};\n\nstruct pvrdma_cmd_resize_cq_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tu32 cqe;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_destroy_cq {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 cq_handle;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_create_srq {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu64 pdir_dma;\n\tu32 pd_handle;\n\tu32 nchunks;\n\tstruct pvrdma_srq_attr attrs;\n\tu8 srq_type;\n\tu8 reserved[7];\n};\n\nstruct pvrdma_cmd_create_srq_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tu32 srqn;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_modify_srq {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 srq_handle;\n\tu32 attr_mask;\n\tstruct pvrdma_srq_attr attrs;\n};\n\nstruct pvrdma_cmd_query_srq {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 srq_handle;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_query_srq_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tstruct pvrdma_srq_attr attrs;\n};\n\nstruct pvrdma_cmd_destroy_srq {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 srq_handle;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_create_qp {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu64 pdir_dma;\n\tu32 pd_handle;\n\tu32 send_cq_handle;\n\tu32 recv_cq_handle;\n\tu32 srq_handle;\n\tu32 max_send_wr;\n\tu32 max_recv_wr;\n\tu32 max_send_sge;\n\tu32 max_recv_sge;\n\tu32 max_inline_data;\n\tu32 lkey;\n\tu32 access_flags;\n\tu16 total_chunks;\n\tu16 send_chunks;\n\tu16 max_atomic_arg;\n\tu8 sq_sig_all;\n\tu8 qp_type;\n\tu8 is_srq;\n\tu8 reserved[3];\n};\n\nstruct pvrdma_cmd_create_qp_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tu32 qpn;\n\tu32 max_send_wr;\n\tu32 max_recv_wr;\n\tu32 max_send_sge;\n\tu32 max_recv_sge;\n\tu32 max_inline_data;\n};\n\nstruct pvrdma_cmd_create_qp_resp_v2 {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tu32 qpn;\n\tu32 qp_handle;\n\tu32 max_send_wr;\n\tu32 max_recv_wr;\n\tu32 max_send_sge;\n\tu32 max_recv_sge;\n\tu32 max_inline_data;\n};\n\nstruct pvrdma_cmd_modify_qp {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 qp_handle;\n\tu32 attr_mask;\n\tstruct pvrdma_qp_attr attrs;\n};\n\nstruct pvrdma_cmd_query_qp {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 qp_handle;\n\tu32 attr_mask;\n};\n\nstruct pvrdma_cmd_query_qp_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tstruct pvrdma_qp_attr attrs;\n};\n\nstruct pvrdma_cmd_destroy_qp {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 qp_handle;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_destroy_qp_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tu32 events_reported;\n\tu8 reserved[4];\n};\n\nstruct pvrdma_cmd_create_bind {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 mtu;\n\tu32 vlan;\n\tu32 index;\n\tu8 new_gid[16];\n\tu8 gid_type;\n\tu8 reserved[3];\n};\n\nstruct pvrdma_cmd_destroy_bind {\n\tstruct pvrdma_cmd_hdr hdr;\n\tu32 index;\n\tu8 dest_gid[16];\n\tu8 reserved[4];\n};\n\nunion pvrdma_cmd_req {\n\tstruct pvrdma_cmd_hdr hdr;\n\tstruct pvrdma_cmd_query_port query_port;\n\tstruct pvrdma_cmd_query_pkey query_pkey;\n\tstruct pvrdma_cmd_create_uc create_uc;\n\tstruct pvrdma_cmd_destroy_uc destroy_uc;\n\tstruct pvrdma_cmd_create_pd create_pd;\n\tstruct pvrdma_cmd_destroy_pd destroy_pd;\n\tstruct pvrdma_cmd_create_mr create_mr;\n\tstruct pvrdma_cmd_destroy_mr destroy_mr;\n\tstruct pvrdma_cmd_create_cq create_cq;\n\tstruct pvrdma_cmd_resize_cq resize_cq;\n\tstruct pvrdma_cmd_destroy_cq destroy_cq;\n\tstruct pvrdma_cmd_create_qp create_qp;\n\tstruct pvrdma_cmd_modify_qp modify_qp;\n\tstruct pvrdma_cmd_query_qp query_qp;\n\tstruct pvrdma_cmd_destroy_qp destroy_qp;\n\tstruct pvrdma_cmd_create_bind create_bind;\n\tstruct pvrdma_cmd_destroy_bind destroy_bind;\n\tstruct pvrdma_cmd_create_srq create_srq;\n\tstruct pvrdma_cmd_modify_srq modify_srq;\n\tstruct pvrdma_cmd_query_srq query_srq;\n\tstruct pvrdma_cmd_destroy_srq destroy_srq;\n};\n\nunion pvrdma_cmd_resp {\n\tstruct pvrdma_cmd_resp_hdr hdr;\n\tstruct pvrdma_cmd_query_port_resp query_port_resp;\n\tstruct pvrdma_cmd_query_pkey_resp query_pkey_resp;\n\tstruct pvrdma_cmd_create_uc_resp create_uc_resp;\n\tstruct pvrdma_cmd_create_pd_resp create_pd_resp;\n\tstruct pvrdma_cmd_create_mr_resp create_mr_resp;\n\tstruct pvrdma_cmd_create_cq_resp create_cq_resp;\n\tstruct pvrdma_cmd_resize_cq_resp resize_cq_resp;\n\tstruct pvrdma_cmd_create_qp_resp create_qp_resp;\n\tstruct pvrdma_cmd_create_qp_resp_v2 create_qp_resp_v2;\n\tstruct pvrdma_cmd_query_qp_resp query_qp_resp;\n\tstruct pvrdma_cmd_destroy_qp_resp destroy_qp_resp;\n\tstruct pvrdma_cmd_create_srq_resp create_srq_resp;\n\tstruct pvrdma_cmd_query_srq_resp query_srq_resp;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}