<stg><name>backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> ></name>


<trans_list>

<trans id="461" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %dL_dy_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dL_dy_val

]]></Node>
<StgValue><ssdm name="dL_dy_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:10 %sext_ln110 = sext i16 %dL_dy_val_read

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:11 %mul_ln110 = mul i25 %sext_ln110, i25 154

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
entry_ifconv:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln110, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:13 %delta = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln110, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:14 %sext_ln110_1 = sext i15 %delta

]]></Node>
<StgValue><ssdm name="sext_ln110_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln110, i32 9

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="25">
<![CDATA[
entry_ifconv:16 %trunc_ln110 = trunc i25 %mul_ln110

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:17 %icmp_ln110 = icmp_ne  i9 %trunc_ln110, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln110, i32 10

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %or_ln110 = or i1 %tmp_30, i1 %icmp_ln110

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %and_ln110 = and i1 %or_ln110, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln110"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:21 %zext_ln110 = zext i1 %and_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:22 %delta_1 = add i16 %sext_ln110_1, i16 %zext_ln110

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:23 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %delta_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3">
<![CDATA[
entry_ifconv:33 %k = load i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="3">
<![CDATA[
entry_ifconv:34 %trunc_ln116 = trunc i3 %k

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:35 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:37 %u_index = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52

]]></Node>
<StgValue><ssdm name="u_index"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:38 %zext_ln120_1 = zext i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:39 %LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="LUT_B0_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:40 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:0 %LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="LUT_B1_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:1 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:0 %LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="LUT_B2_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:1 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:0 %LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="LUT_B3_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:1 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:24 %xor_ln110 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:25 %or_ln110_2 = or i1 %tmp_32, i1 %xor_ln110

]]></Node>
<StgValue><ssdm name="or_ln110_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %xor_ln110_1 = xor i1 %tmp, i1 %or_ln110_2

]]></Node>
<StgValue><ssdm name="xor_ln110_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %xor_ln110_2 = xor i1 %xor_ln110_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %or_ln110_1 = or i1 %tmp_32, i1 %xor_ln110_2

]]></Node>
<StgValue><ssdm name="or_ln110_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %and_ln110_1 = and i1 %or_ln110_1, i1 %xor_ln110

]]></Node>
<StgValue><ssdm name="and_ln110_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:30 %delta_2 = select i1 %and_ln110_1, i16 32767, i16 %delta_1

]]></Node>
<StgValue><ssdm name="delta_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="26" op_0_bw="16">
<![CDATA[
entry_ifconv:31 %sext_ln116 = sext i16 %delta_2

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:32 %sext_ln116_1 = sext i16 %delta_2

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="1">
<![CDATA[
entry_ifconv:36 %zext_ln116 = zext i1 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:40 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:41 %zext_ln120_2 = zext i8 %LUT_B0_load

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:42 %mul_ln120 = mul i24 %sext_ln116_1, i24 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="mul_ln120"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:43 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:44 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:45 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:46 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:47 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:48 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:49 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:50 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:1 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:2 %zext_ln121_2 = zext i10 %LUT_B1_load

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:3 %mul_ln121 = mul i26 %zext_ln121_2, i26 %sext_ln116

]]></Node>
<StgValue><ssdm name="mul_ln121"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:4 %add_ln121 = add i3 %k, i3 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:5 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln121, i32 2

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:6 %zext_ln121 = zext i1 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:7 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:9 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:10 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:1 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:4 %add_ln122 = add i3 %k, i3 2

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:5 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln122, i32 2

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:6 %zext_ln122 = zext i1 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:7 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:9 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:10 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:1 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:4 %add_ln123 = add i3 %k, i3 3

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:5 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln123, i32 2

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:6 %zext_ln123 = zext i1 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:7 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:9 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:10 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:8 %specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln109"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:47 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:48 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:49 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:50 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
entry_ifconv:51 %tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load, i16 0, i2 %trunc_ln116

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:52 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="26">
<![CDATA[
entry_ifconv:53 %sext_ln120 = sext i26 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="26" op_0_bw="24">
<![CDATA[
entry_ifconv:54 %sext_ln120_1 = sext i24 %mul_ln120

]]></Node>
<StgValue><ssdm name="sext_ln120_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="27" op_0_bw="24">
<![CDATA[
entry_ifconv:55 %sext_ln120_2 = sext i24 %mul_ln120

]]></Node>
<StgValue><ssdm name="sext_ln120_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:56 %sub_ln120 = sub i27 %sext_ln120, i27 %sext_ln120_2

]]></Node>
<StgValue><ssdm name="sub_ln120"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:57 %icmp_ln120 = icmp_eq  i26 %shl_ln, i26 %sext_ln120_1

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry_ifconv:58 %br_ln120 = br i1 %icmp_ln120, void %if.end.i.i511, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.222:0 %store_ln120 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.222:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit19

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.121:0 %store_ln120 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.121:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit19

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.020:0 %store_ln120 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.020:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit19

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.323:0 %store_ln120 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
<literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.323:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit19

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:0 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln120, i32 26

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i511:1 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln120, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:2 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln120, i32 9

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i511:3 %trunc_ln120 = trunc i27 %sub_ln120

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i511:4 %icmp_ln120_2 = icmp_ne  i9 %trunc_ln120, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:5 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln120, i32 25

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:6 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln120, i32 10

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511:7 %or_ln120 = or i1 %tmp_37, i1 %icmp_ln120_2

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511:8 %and_ln120 = and i1 %or_ln120, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i511:9 %zext_ln120 = zext i1 %and_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i511:10 %add_ln120 = add i16 %trunc_ln4, i16 %zext_ln120

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i511:11 %switch_ln120 = switch i2 %trunc_ln116, void %V42.i.i22.i.i482680.case.3, i2 0, void %V42.i.i22.i.i482680.case.0, i2 1, void %V42.i.i22.i.i482680.case.1, i2 2, void %V42.i.i22.i.i482680.case.2

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:15 %tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4, i16 0, i2 %trunc_ln116

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:16 %shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_20, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:17 %sext_ln121 = sext i26 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:18 %sext_ln121_1 = sext i26 %mul_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:19 %sub_ln121 = sub i27 %sext_ln121, i27 %sext_ln121_1

]]></Node>
<StgValue><ssdm name="sub_ln121"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:20 %icmp_ln121 = icmp_eq  i26 %shl_ln1, i26 %mul_ln121

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:21 %br_ln121 = br i1 %icmp_ln121, void %if.end.i.i319, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.237:0 %store_ln121 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.237:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.136:0 %store_ln121 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.136:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.338:0 %store_ln121 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.338:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.035:0 %store_ln121 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.035:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:0 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln121, i32 26

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i319:1 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln121, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:2 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln121, i32 9

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i319:3 %trunc_ln121 = trunc i27 %sub_ln121

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i319:4 %icmp_ln121_1 = icmp_ne  i9 %trunc_ln121, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln121_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:5 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln121, i32 25

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:6 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln121, i32 10

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319:7 %or_ln121 = or i1 %tmp_44, i1 %icmp_ln121_1

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319:8 %and_ln121 = and i1 %or_ln121, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln121"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i319:9 %zext_ln121_1 = zext i1 %and_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i319:10 %add_ln121_1 = add i16 %trunc_ln5, i16 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i319:11 %switch_ln121 = switch i2 %trunc_ln116, void %V42.i.i22.i.i290706.case.0, i2 2, void %V42.i.i22.i.i290706.case.3, i2 0, void %V42.i.i22.i.i290706.case.1, i2 1, void %V42.i.i22.i.i290706.case.2

]]></Node>
<StgValue><ssdm name="switch_ln121"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:2 %zext_ln122_2 = zext i10 %LUT_B2_load

]]></Node>
<StgValue><ssdm name="zext_ln122_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:3 %mul_ln122 = mul i26 %zext_ln122_2, i26 %sext_ln116

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:15 %tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5, i16 0, i2 %trunc_ln116

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:16 %shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_21, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:17 %sext_ln122 = sext i26 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:18 %sext_ln122_1 = sext i26 %mul_ln122

]]></Node>
<StgValue><ssdm name="sext_ln122_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:19 %sub_ln122 = sub i27 %sext_ln122, i27 %sext_ln122_1

]]></Node>
<StgValue><ssdm name="sub_ln122"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:20 %icmp_ln122 = icmp_eq  i26 %shl_ln2, i26 %mul_ln122

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:21 %br_ln122 = br i1 %icmp_ln122, void %if.end.i.i127, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.252:0 %store_ln122 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.252:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit49

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.353:0 %store_ln122 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.353:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit49

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.050:0 %store_ln122 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.050:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit49

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.151:0 %store_ln122 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.151:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit49

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:2 %zext_ln123_2 = zext i8 %LUT_B3_load

]]></Node>
<StgValue><ssdm name="zext_ln123_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:3 %mul_ln123 = mul i24 %zext_ln123_2, i24 %sext_ln116_1

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:15 %tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6, i16 0, i2 %trunc_ln116

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:16 %shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_22, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:17 %sext_ln123 = sext i26 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="26" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:18 %sext_ln123_1 = sext i24 %mul_ln123

]]></Node>
<StgValue><ssdm name="sext_ln123_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="27" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:19 %sext_ln123_2 = sext i24 %mul_ln123

]]></Node>
<StgValue><ssdm name="sext_ln123_2"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:20 %sub_ln123 = sub i27 %sext_ln123, i27 %sext_ln123_2

]]></Node>
<StgValue><ssdm name="sub_ln123"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:21 %icmp_ln123 = icmp_eq  i26 %shl_ln3, i26 %sext_ln123_1

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:22 %br_ln123 = br i1 %icmp_ln123, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.372:0 %store_ln123 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.372:1 %br_ln123 = br void %V42.i.i22.i.i760.exit68

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.170:0 %store_ln123 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.170:1 %br_ln123 = br void %V42.i.i22.i.i760.exit68

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.069:0 %store_ln123 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.069:1 %br_ln123 = br void %V42.i.i22.i.i760.exit68

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.271:0 %store_ln123 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.271:1 %br_ln123 = br void %V42.i.i22.i.i760.exit68

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i509:0 %switch_ln120 = switch i2 %trunc_ln116, void %V42.i.i22.i.i482680.case.323, i2 0, void %V42.i.i22.i.i482680.case.020, i2 1, void %V42.i.i22.i.i482680.case.121, i2 2, void %V42.i.i22.i.i482680.case.222

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2:0 %store_ln120 = store i16 %add_ln120, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.1:0 %store_ln120 = store i16 %add_ln120, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.1:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.0:0 %store_ln120 = store i16 %add_ln120, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.0:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3:0 %store_ln120 = store i16 %add_ln120, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:0 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln120, i32 15

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:1 %xor_ln120 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:2 %or_ln120_3 = or i1 %tmp_39, i1 %xor_ln120

]]></Node>
<StgValue><ssdm name="or_ln120_3"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:3 %xor_ln120_2 = xor i1 %tmp_34, i1 %or_ln120_3

]]></Node>
<StgValue><ssdm name="xor_ln120_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:4 %xor_ln120_1 = xor i1 %tmp_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_1"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:5 %xor_ln120_3 = xor i1 %xor_ln120_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_3"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:6 %or_ln120_1 = or i1 %tmp_39, i1 %xor_ln120_3

]]></Node>
<StgValue><ssdm name="or_ln120_1"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:7 %and_ln120_1 = and i1 %or_ln120_1, i1 %xor_ln120_1

]]></Node>
<StgValue><ssdm name="and_ln120_1"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:8 %or_ln120_4 = or i1 %tmp_36, i1 %tmp_39

]]></Node>
<StgValue><ssdm name="or_ln120_4"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:9 %xor_ln120_4 = xor i1 %or_ln120_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_4"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:10 %and_ln120_2 = and i1 %tmp_34, i1 %xor_ln120_4

]]></Node>
<StgValue><ssdm name="and_ln120_2"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:11 %or_ln120_2 = or i1 %and_ln120_2, i1 %and_ln120_1

]]></Node>
<StgValue><ssdm name="or_ln120_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:12 %br_ln120 = br i1 %or_ln120_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.end.i.i.i588

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i588:0 %br_ln120 = br i1 %and_ln120_1, void %if.else.i.i.i596, void %if.then2.i.i.i595

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i596:0 %br_ln120 = br i1 %and_ln120_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i600:0 %switch_ln120 = switch i2 %trunc_ln116, void %V42.i.i22.i.i482680.case.313, i2 0, void %V42.i.i22.i.i482680.case.010, i2 1, void %V42.i.i22.i.i482680.case.111, i2 2, void %V42.i.i22.i.i482680.case.212

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i595:0 %switch_ln120 = switch i2 %trunc_ln116, void %V42.i.i22.i.i482680.case.318, i2 0, void %V42.i.i22.i.i482680.case.015, i2 1, void %V42.i.i22.i.i482680.case.116, i2 2, void %V42.i.i22.i.i482680.case.217

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i317:0 %switch_ln121 = switch i2 %trunc_ln116, void %V42.i.i22.i.i290706.case.035, i2 2, void %V42.i.i22.i.i290706.case.338, i2 0, void %V42.i.i22.i.i290706.case.136, i2 1, void %V42.i.i22.i.i290706.case.237

]]></Node>
<StgValue><ssdm name="switch_ln121"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2:0 %store_ln121 = store i16 %add_ln121_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1:0 %store_ln121 = store i16 %add_ln121_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3:0 %store_ln121 = store i16 %add_ln121_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0:0 %store_ln121 = store i16 %add_ln121_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:0 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln121_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:1 %xor_ln121 = xor i1 %tmp_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:2 %or_ln121_3 = or i1 %tmp_46, i1 %xor_ln121

]]></Node>
<StgValue><ssdm name="or_ln121_3"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:3 %xor_ln121_2 = xor i1 %tmp_41, i1 %or_ln121_3

]]></Node>
<StgValue><ssdm name="xor_ln121_2"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:4 %xor_ln121_1 = xor i1 %tmp_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln121_1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:5 %xor_ln121_3 = xor i1 %xor_ln121_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln121_3"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:6 %or_ln121_1 = or i1 %tmp_46, i1 %xor_ln121_3

]]></Node>
<StgValue><ssdm name="or_ln121_1"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:7 %and_ln121_1 = and i1 %or_ln121_1, i1 %xor_ln121_1

]]></Node>
<StgValue><ssdm name="and_ln121_1"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:8 %or_ln121_4 = or i1 %tmp_43, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="or_ln121_4"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:9 %xor_ln121_4 = xor i1 %or_ln121_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln121_4"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:10 %and_ln121_2 = and i1 %tmp_41, i1 %xor_ln121_4

]]></Node>
<StgValue><ssdm name="and_ln121_2"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:11 %or_ln121_2 = or i1 %and_ln121_2, i1 %and_ln121_1

]]></Node>
<StgValue><ssdm name="or_ln121_2"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:12 %br_ln121 = br i1 %or_ln121_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.end.i.i.i396

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln121_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i396:0 %br_ln121 = br i1 %and_ln121_1, void %if.else.i.i.i404, void %if.then2.i.i.i403

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i404:0 %br_ln121 = br i1 %and_ln121_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i408:0 %switch_ln121 = switch i2 %trunc_ln116, void %V42.i.i22.i.i290706.case.025, i2 2, void %V42.i.i22.i.i290706.case.328, i2 0, void %V42.i.i22.i.i290706.case.126, i2 1, void %V42.i.i22.i.i290706.case.227

]]></Node>
<StgValue><ssdm name="switch_ln121"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i403:0 %switch_ln121 = switch i2 %trunc_ln116, void %V42.i.i22.i.i290706.case.030, i2 2, void %V42.i.i22.i.i290706.case.333, i2 0, void %V42.i.i22.i.i290706.case.131, i2 1, void %V42.i.i22.i.i290706.case.232

]]></Node>
<StgValue><ssdm name="switch_ln121"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i125:0 %switch_ln122 = switch i2 %trunc_ln116, void %V42.i.i22.i.i98733.case.151, i2 2, void %V42.i.i22.i.i98733.case.050, i2 1, void %V42.i.i22.i.i98733.case.353, i2 0, void %V42.i.i22.i.i98733.case.252

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:0 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln122, i32 26

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i127:1 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln122, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:2 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln122, i32 9

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i127:3 %trunc_ln122 = trunc i27 %sub_ln122

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i127:4 %icmp_ln122_1 = icmp_ne  i9 %trunc_ln122, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln122_1"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:5 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln122, i32 25

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:6 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln122, i32 10

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127:7 %or_ln122 = or i1 %tmp_51, i1 %icmp_ln122_1

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127:8 %and_ln122 = and i1 %or_ln122, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i127:9 %zext_ln122_1 = zext i1 %and_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i127:10 %add_ln122_1 = add i16 %trunc_ln6, i16 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i127:11 %switch_ln122 = switch i2 %trunc_ln116, void %V42.i.i22.i.i98733.case.1, i2 2, void %V42.i.i22.i.i98733.case.0, i2 1, void %V42.i.i22.i.i98733.case.3, i2 0, void %V42.i.i22.i.i98733.case.2

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2:0 %store_ln122 = store i16 %add_ln122_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3:0 %store_ln122 = store i16 %add_ln122_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0:0 %store_ln122 = store i16 %add_ln122_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1:0 %store_ln122 = store i16 %add_ln122_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:0 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln122_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:1 %xor_ln122 = xor i1 %tmp_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:2 %or_ln122_3 = or i1 %tmp_53, i1 %xor_ln122

]]></Node>
<StgValue><ssdm name="or_ln122_3"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:3 %xor_ln122_2 = xor i1 %tmp_48, i1 %or_ln122_3

]]></Node>
<StgValue><ssdm name="xor_ln122_2"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:4 %xor_ln122_1 = xor i1 %tmp_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_1"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:5 %xor_ln122_3 = xor i1 %xor_ln122_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_3"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:6 %or_ln122_1 = or i1 %tmp_53, i1 %xor_ln122_3

]]></Node>
<StgValue><ssdm name="or_ln122_1"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:7 %and_ln122_1 = and i1 %or_ln122_1, i1 %xor_ln122_1

]]></Node>
<StgValue><ssdm name="and_ln122_1"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:8 %or_ln122_4 = or i1 %tmp_50, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="or_ln122_4"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:9 %xor_ln122_4 = xor i1 %or_ln122_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_4"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:10 %and_ln122_2 = and i1 %tmp_48, i1 %xor_ln122_4

]]></Node>
<StgValue><ssdm name="and_ln122_2"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:11 %or_ln122_2 = or i1 %and_ln122_2, i1 %and_ln122_1

]]></Node>
<StgValue><ssdm name="or_ln122_2"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:12 %br_ln122 = br i1 %or_ln122_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.end.i.i.i204

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i204:0 %br_ln122 = br i1 %and_ln122_1, void %if.else.i.i.i212, void %if.then2.i.i.i211

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i212:0 %br_ln122 = br i1 %and_ln122_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i216:0 %switch_ln122 = switch i2 %trunc_ln116, void %V42.i.i22.i.i98733.case.141, i2 2, void %V42.i.i22.i.i98733.case.040, i2 1, void %V42.i.i22.i.i98733.case.343, i2 0, void %V42.i.i22.i.i98733.case.242

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i211:0 %switch_ln122 = switch i2 %trunc_ln116, void %V42.i.i22.i.i98733.case.146, i2 2, void %V42.i.i22.i.i98733.case.045, i2 1, void %V42.i.i22.i.i98733.case.348, i2 0, void %V42.i.i22.i.i98733.case.247

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln123 = switch i2 %trunc_ln116, void %V42.i.i22.i.i760.case.271, i2 1, void %V42.i.i22.i.i760.case.069, i2 2, void %V42.i.i22.i.i760.case.170, i2 0, void %V42.i.i22.i.i760.case.372

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:0 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln123, i32 26

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i:1 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln123, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:2 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln123, i32 9

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i:3 %trunc_ln123 = trunc i27 %sub_ln123

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:4 %icmp_ln123_1 = icmp_ne  i9 %trunc_ln123, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln123_1"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:5 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln123, i32 25

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:6 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln123, i32 10

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i:7 %or_ln123 = or i1 %tmp_58, i1 %icmp_ln123_1

]]></Node>
<StgValue><ssdm name="or_ln123"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i:8 %and_ln123 = and i1 %or_ln123, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln123"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i:9 %zext_ln123_1 = zext i1 %and_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i:10 %add_ln123_1 = add i16 %trunc_ln7, i16 %zext_ln123_1

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i:11 %switch_ln123 = switch i2 %trunc_ln116, void %V42.i.i22.i.i760.case.2, i2 1, void %V42.i.i22.i.i760.case.0, i2 2, void %V42.i.i22.i.i760.case.1, i2 0, void %V42.i.i22.i.i760.case.3

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3:0 %store_ln123 = store i16 %add_ln123_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3:1 %br_ln123 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1:0 %store_ln123 = store i16 %add_ln123_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1:1 %br_ln123 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0:0 %store_ln123 = store i16 %add_ln123_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0:1 %br_ln123 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2:0 %store_ln123 = store i16 %add_ln123_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2:1 %br_ln123 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:0 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln123_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:1 %xor_ln123 = xor i1 %tmp_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln123"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:2 %or_ln123_3 = or i1 %tmp_59, i1 %xor_ln123

]]></Node>
<StgValue><ssdm name="or_ln123_3"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:3 %xor_ln123_2 = xor i1 %tmp_55, i1 %or_ln123_3

]]></Node>
<StgValue><ssdm name="xor_ln123_2"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:4 %xor_ln123_1 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln123_1"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:5 %xor_ln123_3 = xor i1 %xor_ln123_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln123_3"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:6 %or_ln123_1 = or i1 %tmp_59, i1 %xor_ln123_3

]]></Node>
<StgValue><ssdm name="or_ln123_1"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:7 %and_ln123_1 = and i1 %or_ln123_1, i1 %xor_ln123_1

]]></Node>
<StgValue><ssdm name="and_ln123_1"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:8 %or_ln123_4 = or i1 %tmp_57, i1 %tmp_59

]]></Node>
<StgValue><ssdm name="or_ln123_4"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:9 %xor_ln123_4 = xor i1 %or_ln123_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln123_4"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:10 %and_ln123_2 = and i1 %tmp_55, i1 %xor_ln123_4

]]></Node>
<StgValue><ssdm name="and_ln123_2"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:11 %or_ln123_2 = or i1 %and_ln123_2, i1 %and_ln123_1

]]></Node>
<StgValue><ssdm name="or_ln123_2"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:12 %br_ln123 = br i1 %or_ln123_2, void %for.end62, void %if.end.i.i.i25

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i25:0 %br_ln123 = br i1 %and_ln123_1, void %if.else.i.i.i, void %if.then2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i:0 %br_ln123 = br i1 %and_ln123_2, void %if.end15.i.i.i, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i:0 %switch_ln123 = switch i2 %trunc_ln116, void %V42.i.i22.i.i760.case.261, i2 1, void %V42.i.i22.i.i760.case.059, i2 2, void %V42.i.i22.i.i760.case.160, i2 0, void %V42.i.i22.i.i760.case.362

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i:0 %switch_ln123 = switch i2 %trunc_ln116, void %V42.i.i22.i.i760.case.266, i2 1, void %V42.i.i22.i.i760.case.064, i2 2, void %V42.i.i22.i.i760.case.165, i2 0, void %V42.i.i22.i.i760.case.367

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit19:0 %br_ln120 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.212:0 %store_ln120 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.212:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit9

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.111:0 %store_ln120 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.111:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit9

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.010:0 %store_ln120 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.010:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit9

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.313:0 %store_ln120 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.313:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit9

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit9:0 %br_ln120 = br void %if.end15.i.i.i601

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i601:0 %br_ln120 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.217:0 %store_ln120 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.217:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.116:0 %store_ln120 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.116:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.015:0 %store_ln120 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.015:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.318:0 %store_ln120 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.318:1 %br_ln120 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
<literal name="and_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit14:0 %br_ln120 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit34:0 %br_ln121 = br void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.227:0 %store_ln121 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.227:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit24

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.126:0 %store_ln121 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.126:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit24

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.328:0 %store_ln121 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.328:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit24

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.025:0 %store_ln121 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.025:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit24

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit24:0 %br_ln121 = br void %if.end15.i.i.i409

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i409:0 %br_ln121 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.232:0 %store_ln121 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.232:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit29

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.131:0 %store_ln121 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.131:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit29

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.333:0 %store_ln121 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.333:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit29

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.030:0 %store_ln121 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.030:1 %br_ln121 = br void %V42.i.i22.i.i290706.exit29

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln121_2" val="1"/>
<literal name="and_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit29:0 %br_ln121 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit49:0 %br_ln122 = br void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.242:0 %store_ln122 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.242:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit39

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.343:0 %store_ln122 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.343:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit39

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.040:0 %store_ln122 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.040:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit39

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.141:0 %store_ln122 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.141:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit39

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit39:0 %br_ln122 = br void %if.end15.i.i.i217

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i217:0 %br_ln122 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.247:0 %store_ln122 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.247:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit44

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.348:0 %store_ln122 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.348:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit44

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.045:0 %store_ln122 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.045:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit44

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.146:0 %store_ln122 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.146:1 %br_ln122 = br void %V42.i.i22.i.i98733.exit44

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit44:0 %br_ln122 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit68:0 %br_ln123 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.362:0 %store_ln123 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.362:1 %br_ln123 = br void %V42.i.i22.i.i760.exit58

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.160:0 %store_ln123 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.160:1 %br_ln123 = br void %V42.i.i22.i.i760.exit58

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.059:0 %store_ln123 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.059:1 %br_ln123 = br void %V42.i.i22.i.i760.exit58

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.261:0 %store_ln123 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.261:1 %br_ln123 = br void %V42.i.i22.i.i760.exit58

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit58:0 %br_ln123 = br void %if.end15.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i:0 %br_ln123 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.367:0 %store_ln123 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.367:1 %br_ln123 = br void %V42.i.i22.i.i760.exit63

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.165:0 %store_ln123 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.165:1 %br_ln123 = br void %V42.i.i22.i.i760.exit63

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.064:0 %store_ln123 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.064:1 %br_ln123 = br void %V42.i.i22.i.i760.exit63

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.266:0 %store_ln123 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
<literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.266:1 %br_ln123 = br void %V42.i.i22.i.i760.exit63

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln123_2" val="1"/>
<literal name="and_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit63:0 %br_ln123 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0">
<![CDATA[
for.end62:0 %ret_ln127 = ret

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
