Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 756799ad78d64cfe897d6a8ca6d98dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Alu16BITS_behav xil_defaultlib.TB_Alu16BITS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquetealu1bit
Compiling architecture behavioral of entity xil_defaultlib.ALU1BIT [alu1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU16BITS [alu16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_alu16bits
Built simulation snapshot TB_Alu16BITS_behav
