URL: http://ballade.cs.ucla.edu:8080/~cong/papers/iccad95_report.ps
Refering-URL: http://ballade.cs.ucla.edu/~cong/publications.html
Root-URL: http://www.cs.ucla.edu
Title: "Optimal Sizing of High-Speed Clock Networks Based on Distributed RC and Lossy Transmission Line Models",  
Author: [] Q. Zhu, W. W. M. Dai, and J. G. Xi, 
Note: Proc. IEEE Int'l. Conf. on Computer-Aided Design, 1993, pp. 628-633.  
Abstract-found: 0
Intro-found: 1
Reference: [1] <author> C. J. Alpert, T. C. Hu, J. H. Huang, and A. B. Kahng, </author> <title> "A Direct Combination of the Prim and Dijkstra Constructions for Improved Performance-Driven Routing", </title> <booktitle> Proc. IEEE Int'l Symp. on Circuits and Systems, </booktitle> <month> May </month> <year> 1993, </year> <pages> pp. 1869-1872. </pages>
Reference: [2] <author> K. D. Boese, A. B. Kahng, and G. Robins, </author> <title> "High-Performance Routing Trees With Identified Critical Sinks", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1993, </year> <pages> pp. 182-187. </pages>
Reference: [3] <author> H. Chan, </author> <title> Private Communication, </title> <year> 1995. </year>
Reference: [4] <author> J. Chung, and C. K. Cheng, </author> <title> "Skew Sensitivity Minimization of Buffered Clock Tree", </title> <booktitle> Proc. IEEE Int'l. Conf. on Computer-Aided Design, </booktitle> <year> 1994, </year> <pages> pp. 280-283. </pages>
Reference: [5] <author> J. Cong and L. </author> <title> He, "Optimal Wiresizing for Interconnects with Multiple Sources", </title> <booktitle> Proc. IEEE Int'l. Conf. on Computer Design, </booktitle> <month> Nov. </month> <year> 1995. </year>
Reference: [6] <author> J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, </author> <title> "Provably Good Performance-Driven Global Routing", </title> <journal> IEEE Trans. on CAD, </journal> <volume> 11(6), </volume> <month> June </month> <year> 1992, </year> <pages> pp. 739-752. </pages>
Reference: [7] <author> J. Cong, and C.-K. Koh, </author> <title> "Simultaneous Driver and Wire Sizing for Performance and Power Optimization", </title> <journal> IEEE Trans. on VLSI, </journal> <volume> 2(4), </volume> <month> December </month> <year> 1994, </year> <pages> pp. 408-423. </pages>
Reference: [8] <author> J. Cong, and P. H. Madden, </author> <title> "Performance-Driven Routing with Multiple Sources", </title> <booktitle> Proc. IEEE ISCAS, </booktitle> <year> 1995. </year>
Reference: [9] <author> J. Cong, K. S. Leung, and D. Zhou, </author> <title> "Performance-Driven Interconnect Design Based on Distributed RC Delay Model", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1993, </year> <pages> pp. 606-611. </pages>
Reference: [10] <author> J. Cong and K. S. Leung, </author> <title> "Optimal Wiresizing Under the Distributed Elmore Delay Model", </title> <booktitle> Proc. IEEE Int'l. Conf. on Computer-Aided Design, </booktitle> <year> 1993, </year> <pages> pp. 634-639. </pages>
Reference: [11] <author> J. Cong and K. S. Leung, </author> <title> "Optimal Wiresizing Under the Distributed Elmore Delay Model", </title> <journal> IEEE Trans. on CAD, </journal> <volume> 14(3), </volume> <month> March </month> <year> 1995, </year> <pages> pp. 321-336. </pages>
Reference: [12] <author> W. </author> <title> Dai, </title> <type> Private Communication, </type> <year> 1992. </year>
Reference: [13] <author> J. G. Ecker, </author> <title> "Geometric Programming: Methods, Computations and Applications", </title> <journal> SIAM Review, </journal> <volume> Vol. 22, No. 3, </volume> <month> July </month> <year> 1980, </year> <pages> pp. 338-362. </pages>
Reference: [14] <author> W. C. </author> <title> Elmore, "The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifier", </title> <journal> J. Applied Physics, </journal> <volume> 19(1948), </volume> <pages> pp. 55-63. </pages>

References-found: 14

