

================================================================
== Synthesis Summary Report of 'kernel'
================================================================
+ General Information: 
    * Date:           Mon Jan  6 14:45:13 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        mult_vector
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-fbg484-3
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+--------+---------+------------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |        |         |            |           |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF     |    LUT    | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+--------+---------+------------+-----------+-----+
    |+ kernel            |     -|  0.00|        -|       -|         -|        -|     -|        no|  8 (1%)|  3 (~0%)|  2337 (~0%)|  2253 (1%)|    -|
    | o VITIS_LOOP_23_1  |     -|  7.30|        -|       -|        17|        1|     -|       yes|       -|        -|           -|          -|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+--------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | in1_1    | 0x10   | 32    | W      | Data signal of in1   |
| s_axi_control | in1_2    | 0x14   | 32    | W      | Data signal of in1   |
| s_axi_control | in2_1    | 0x1c   | 32    | W      | Data signal of in2   |
| s_axi_control | in2_2    | 0x20   | 32    | W      | Data signal of in2   |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r |
+---------------+----------+--------+-------+--------+----------------------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| vSize | ap_none | in        | 32       |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| in1      | inout     | unsigned int* |
| in2      | in        | unsigned int* |
| out      | inout     | unsigned int* |
| vSize    | in        | int           |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| in1      | m_axi_gmem0   | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x10 range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x14 range=32 |
| in2      | m_axi_gmem1   | interface |          |                                 |
| in2      | s_axi_control | register  | offset   | name=in2_1 offset=0x1c range=32 |
| in2      | s_axi_control | register  | offset   | name=in2_2 offset=0x20 range=32 |
| out      | m_axi_gmem0   | interface |          |                                 |
| out      | s_axi_control | interface | offset   |                                 |
| vSize    | vSize         | port      |          |                                 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-----------------+-----------------------+
| HW Interface | Direction | Length   | Width | Loop            | Loop Location         |
+--------------+-----------+----------+-------+-----------------+-----------------------+
| m_axi_gmem0  | write     | variable | 32    | VITIS_LOOP_23_1 | mult_vector.cpp:23:19 |
| m_axi_gmem0  | read      | variable | 32    | VITIS_LOOP_23_1 | mult_vector.cpp:23:19 |
| m_axi_gmem1  | read      | variable | 32    | VITIS_LOOP_23_1 | mult_vector.cpp:23:19 |
+--------------+-----------+----------+-------+-----------------+-----------------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------------+-----------+--------------+----------+-----------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location       | Direction | Burst Status | Length   | Loop            | Loop Location         | Resolution | Problem                                                                                               |
+--------------+----------+-----------------------+-----------+--------------+----------+-----------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | out      | mult_vector.cpp:24:16 | write     | Widen Fail   |          | VITIS_LOOP_23_1 | mult_vector.cpp:23:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | in1      | mult_vector.cpp:24:18 | read      | Widen Fail   |          | VITIS_LOOP_23_1 | mult_vector.cpp:23:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | out      | mult_vector.cpp:24:16 | write     | Inferred     | variable | VITIS_LOOP_23_1 | mult_vector.cpp:23:19 |            |                                                                                                       |
| m_axi_gmem0  | in1      | mult_vector.cpp:24:18 | read      | Inferred     | variable | VITIS_LOOP_23_1 | mult_vector.cpp:23:19 |            |                                                                                                       |
| m_axi_gmem1  | in2      | mult_vector.cpp:24:27 | read      | Widen Fail   |          | VITIS_LOOP_23_1 | mult_vector.cpp:23:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem1  | in2      | mult_vector.cpp:24:27 | read      | Inferred     | variable | VITIS_LOOP_23_1 | mult_vector.cpp:23:19 |            |                                                                                                       |
+--------------+----------+-----------------------+-----------+--------------+----------+-----------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + kernel                | 3   |        |          |     |        |         |
|   add_ln23_fu_229_p2    |     |        | add_ln23 | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U1 | 3   |        | mul_ln24 | mul | auto   | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + kernel          |           |           | 8    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem0_m_axi_U   | interface | m_axi     | 4    |      |        |          |      |         |                  |
|   gmem1_m_axi_U   | interface | m_axi     | 4    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------+------------------------------+
| Type      | Options                                      | Location                     |
+-----------+----------------------------------------------+------------------------------+
| interface | m_axi port = in1 bundle = gmem0 depth = 4096 | mult_vector.cpp:20 in kernel |
| interface | m_axi port = in2 bundle = gmem1 depth = 4096 | mult_vector.cpp:21 in kernel |
| interface | m_axi port = out bundle = gmem0 depth = 4096 | mult_vector.cpp:22 in kernel |
+-----------+----------------------------------------------+------------------------------+


