
VHDL code ported to the NexysA7 FPGA. Our design was simulated using commandline modelsim and synthesized using vivado. 
