const std = @import("std.zig");
pub const trap_frame = packed struct {
    ra: u32,
    gp: u32,
    tp: u32,
    t0: u32,
    t1: u32,
    t2: u32,
    t3: u32,
    t4: u32,
    t5: u32,
    t6: u32,
    a0: u32,
    a1: u32,
    a2: u32,
    a3: u32,
    a4: u32,
    a5: u32,
    a6: u32,
    a7: u32,
    s0: u32,
    s1: u32,
    s2: u32,
    s3: u32,
    s4: u32,
    s5: u32,
    s6: u32,
    s7: u32,
    s8: u32,
    s9: u32,
    s10: u32,
    s11: u32,
    sp: u32,
};

pub inline fn READ_CSR(reg: [:0]const u8) i32{
    return asm volatile (
        "csrr %[out], "++reg
        : [out] "=r" (-> i32),
        );
}
pub inline fn WRITE_CSR(reg: [:0]const u8, value: fn () callconv(.c) void) usize{
    const tmp: usize = @intFromPtr(&value);
    asm volatile (
        "csrw "++reg++", %[tmp]"
        :
        : [tmp] "r" (tmp),
        );
    return tmp;
}
