ARM GAS  /tmp/ccvoDBpl.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"def.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.lwip_htons,"ax",%progbits
  17              		.align	1
  18              		.global	lwip_htons
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	lwip_htons:
  25              	.LFB158:
  26              		.file 1 "Middlewares/Third_Party/LwIP/src/core/def.c"
   1:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Common functions used throughout the stack.
   4:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/def.c ****  * These are reference implementations of the byte swapping functions.
   6:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Again with the aim of being simple, correct and fully portable.
   7:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Byte swapping is the second thing you would want to optimize. You will
   8:Middlewares/Third_Party/LwIP/src/core/def.c ****  * need to port it to your architecture and in your cc.h:
   9:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  10:Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define lwip_htons(x) your_htons
  11:Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define lwip_htonl(x) your_htonl
  12:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  13:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Note lwip_ntohs() and lwip_ntohl() are merely references to the htonx counterparts.
  14:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  15:Middlewares/Third_Party/LwIP/src/core/def.c ****  * If you \#define them to htons() and htonl(), you should
  16:Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define LWIP_DONT_PROVIDE_BYTEORDER_FUNCTIONS to prevent lwIP from
  17:Middlewares/Third_Party/LwIP/src/core/def.c ****  * defining htonx/ntohx compatibility macros.
  18:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  19:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @defgroup sys_nonstandard Non-standard functions
  20:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_layer
  21:Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP provides default implementations for non-standard functions.
  22:Middlewares/Third_Party/LwIP/src/core/def.c ****  * These can be mapped to OS functions to reduce code footprint if desired.
  23:Middlewares/Third_Party/LwIP/src/core/def.c ****  * All defines related to this section must not be placed in lwipopts.h,
  24:Middlewares/Third_Party/LwIP/src/core/def.c ****  * but in arch/cc.h!
  25:Middlewares/Third_Party/LwIP/src/core/def.c ****  * These options cannot be \#defined in lwipopts.h since they are not options
  26:Middlewares/Third_Party/LwIP/src/core/def.c ****  * of lwIP itself, but options of the lwIP port to your system.
  27:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  28:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  29:Middlewares/Third_Party/LwIP/src/core/def.c **** /*
  30:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  31:Middlewares/Third_Party/LwIP/src/core/def.c ****  * All rights reserved.
  32:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
ARM GAS  /tmp/ccvoDBpl.s 			page 2


  33:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Redistribution and use in source and binary forms, with or without modification,
  34:Middlewares/Third_Party/LwIP/src/core/def.c ****  * are permitted provided that the following conditions are met:
  35:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  36:Middlewares/Third_Party/LwIP/src/core/def.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  37:Middlewares/Third_Party/LwIP/src/core/def.c ****  *    this list of conditions and the following disclaimer.
  38:Middlewares/Third_Party/LwIP/src/core/def.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  39:Middlewares/Third_Party/LwIP/src/core/def.c ****  *    this list of conditions and the following disclaimer in the documentation
  40:Middlewares/Third_Party/LwIP/src/core/def.c ****  *    and/or other materials provided with the distribution.
  41:Middlewares/Third_Party/LwIP/src/core/def.c ****  * 3. The name of the author may not be used to endorse or promote products
  42:Middlewares/Third_Party/LwIP/src/core/def.c ****  *    derived from this software without specific prior written permission.
  43:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  44:Middlewares/Third_Party/LwIP/src/core/def.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  45:Middlewares/Third_Party/LwIP/src/core/def.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  46:Middlewares/Third_Party/LwIP/src/core/def.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  47:Middlewares/Third_Party/LwIP/src/core/def.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  48:Middlewares/Third_Party/LwIP/src/core/def.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  49:Middlewares/Third_Party/LwIP/src/core/def.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  50:Middlewares/Third_Party/LwIP/src/core/def.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  51:Middlewares/Third_Party/LwIP/src/core/def.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  52:Middlewares/Third_Party/LwIP/src/core/def.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  53:Middlewares/Third_Party/LwIP/src/core/def.c ****  * OF SUCH DAMAGE.
  54:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  55:Middlewares/Third_Party/LwIP/src/core/def.c ****  * This file is part of the lwIP TCP/IP stack.
  56:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  57:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Author: Simon Goldschmidt
  58:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  59:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  60:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  61:Middlewares/Third_Party/LwIP/src/core/def.c **** #include "lwip/opt.h"
  62:Middlewares/Third_Party/LwIP/src/core/def.c **** #include "lwip/def.h"
  63:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  64:Middlewares/Third_Party/LwIP/src/core/def.c **** #include <string.h>
  65:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  66:Middlewares/Third_Party/LwIP/src/core/def.c **** #if BYTE_ORDER == LITTLE_ENDIAN
  67:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  68:Middlewares/Third_Party/LwIP/src/core/def.c **** #if !defined(lwip_htons)
  69:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
  70:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Convert an u16_t from host- to network byte order.
  71:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  72:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @param n u16_t in host byte order
  73:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @return n in network byte order
  74:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  75:Middlewares/Third_Party/LwIP/src/core/def.c **** u16_t
  76:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_htons(u16_t n)
  77:Middlewares/Third_Party/LwIP/src/core/def.c **** {
  27              		.loc 1 77 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  78:Middlewares/Third_Party/LwIP/src/core/def.c ****   return PP_HTONS(n);
  33              		.loc 1 78 0
  34 0000 030A     		lsrs	r3, r0, #8
  35 0002 43EA0020 		orr	r0, r3, r0, lsl #8
  36              	.LVL1:
  79:Middlewares/Third_Party/LwIP/src/core/def.c **** }
ARM GAS  /tmp/ccvoDBpl.s 			page 3


  37              		.loc 1 79 0
  38 0006 80B2     		uxth	r0, r0
  39 0008 7047     		bx	lr
  40              		.cfi_endproc
  41              	.LFE158:
  43              		.section	.text.lwip_htonl,"ax",%progbits
  44              		.align	1
  45              		.global	lwip_htonl
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv5-d16
  51              	lwip_htonl:
  52              	.LFB159:
  80:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* lwip_htons */
  81:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  82:Middlewares/Third_Party/LwIP/src/core/def.c **** #if !defined(lwip_htonl)
  83:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
  84:Middlewares/Third_Party/LwIP/src/core/def.c ****  * Convert an u32_t from host- to network byte order.
  85:Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  86:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @param n u32_t in host byte order
  87:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @return n in network byte order
  88:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  89:Middlewares/Third_Party/LwIP/src/core/def.c **** u32_t
  90:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_htonl(u32_t n)
  91:Middlewares/Third_Party/LwIP/src/core/def.c **** {
  53              		.loc 1 91 0
  54              		.cfi_startproc
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57              		@ link register save eliminated.
  58              	.LVL2:
  92:Middlewares/Third_Party/LwIP/src/core/def.c ****   return PP_HTONL(n);
  59              		.loc 1 92 0
  60 0000 0302     		lsls	r3, r0, #8
  61 0002 03F47F03 		and	r3, r3, #16711680
  62 0006 43EA0063 		orr	r3, r3, r0, lsl #24
  63 000a 020A     		lsrs	r2, r0, #8
  64 000c 02F47F42 		and	r2, r2, #65280
  65 0010 1343     		orrs	r3, r3, r2
  93:Middlewares/Third_Party/LwIP/src/core/def.c **** }
  66              		.loc 1 93 0
  67 0012 43EA1060 		orr	r0, r3, r0, lsr #24
  68              	.LVL3:
  69 0016 7047     		bx	lr
  70              		.cfi_endproc
  71              	.LFE159:
  73              		.section	.text.lwip_strnstr,"ax",%progbits
  74              		.align	1
  75              		.global	lwip_strnstr
  76              		.syntax unified
  77              		.thumb
  78              		.thumb_func
  79              		.fpu fpv5-d16
  81              	lwip_strnstr:
  82              	.LFB160:
  94:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* lwip_htonl */
ARM GAS  /tmp/ccvoDBpl.s 			page 4


  95:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  96:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* BYTE_ORDER == LITTLE_ENDIAN */
  97:Middlewares/Third_Party/LwIP/src/core/def.c **** 
  98:Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_strnstr
  99:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 100:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 101:Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for strnstr() non-standard function.
 102:Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to strnstr() depending on your platform port.
 103:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 104:Middlewares/Third_Party/LwIP/src/core/def.c **** char *
 105:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_strnstr(const char *buffer, const char *token, size_t n)
 106:Middlewares/Third_Party/LwIP/src/core/def.c **** {
  83              		.loc 1 106 0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 0, uses_anonymous_args = 0
  87              	.LVL4:
  88 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 24
  91              		.cfi_offset 4, -24
  92              		.cfi_offset 5, -20
  93              		.cfi_offset 6, -16
  94              		.cfi_offset 7, -12
  95              		.cfi_offset 8, -8
  96              		.cfi_offset 14, -4
  97 0004 0646     		mov	r6, r0
  98 0006 0D46     		mov	r5, r1
  99 0008 9046     		mov	r8, r2
 107:Middlewares/Third_Party/LwIP/src/core/def.c ****   const char *p;
 108:Middlewares/Third_Party/LwIP/src/core/def.c ****   size_t tokenlen = strlen(token);
 100              		.loc 1 108 0
 101 000a 0846     		mov	r0, r1
 102              	.LVL5:
 103 000c FFF7FEFF 		bl	strlen
 104              	.LVL6:
 109:Middlewares/Third_Party/LwIP/src/core/def.c ****   if (tokenlen == 0) {
 105              		.loc 1 109 0
 106 0010 D0B1     		cbz	r0, .L8
 107 0012 0746     		mov	r7, r0
 108 0014 3446     		mov	r4, r6
 109 0016 00E0     		b	.L5
 110              	.LVL7:
 111              	.L6:
 110:Middlewares/Third_Party/LwIP/src/core/def.c ****     return LWIP_CONST_CAST(char *, buffer);
 111:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 112:Middlewares/Third_Party/LwIP/src/core/def.c ****   for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 112              		.loc 1 112 0 discriminator 2
 113 0018 0134     		adds	r4, r4, #1
 114              	.LVL8:
 115              	.L5:
 116              		.loc 1 112 0 is_stmt 0 discriminator 1
 117 001a 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 118 001c BAB1     		cbz	r2, .L10
 119              		.loc 1 112 0 discriminator 3
 120 001e E319     		adds	r3, r4, r7
 121 0020 06EB0801 		add	r1, r6, r8
ARM GAS  /tmp/ccvoDBpl.s 			page 5


 122 0024 8B42     		cmp	r3, r1
 123 0026 0CD8     		bhi	.L12
 113:Middlewares/Third_Party/LwIP/src/core/def.c ****     if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 124              		.loc 1 113 0 is_stmt 1
 125 0028 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 126 002a 9A42     		cmp	r2, r3
 127 002c F4D1     		bne	.L6
 128              		.loc 1 113 0 is_stmt 0 discriminator 1
 129 002e 3A46     		mov	r2, r7
 130 0030 2946     		mov	r1, r5
 131 0032 2046     		mov	r0, r4
 132 0034 FFF7FEFF 		bl	strncmp
 133              	.LVL9:
 134 0038 0028     		cmp	r0, #0
 135 003a EDD1     		bne	.L6
 114:Middlewares/Third_Party/LwIP/src/core/def.c ****       return LWIP_CONST_CAST(char *, p);
 136              		.loc 1 114 0 is_stmt 1
 137 003c 2046     		mov	r0, r4
 138 003e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 139              	.LVL10:
 140              	.L12:
 115:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 116:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 117:Middlewares/Third_Party/LwIP/src/core/def.c ****   return NULL;
 141              		.loc 1 117 0
 142 0042 0020     		movs	r0, #0
 143 0044 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 144              	.LVL11:
 145              	.L8:
 110:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 146              		.loc 1 110 0
 147 0048 3046     		mov	r0, r6
 148              	.LVL12:
 149 004a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 150              	.LVL13:
 151              	.L10:
 152              		.loc 1 117 0
 153 004e 0020     		movs	r0, #0
 118:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 154              		.loc 1 118 0
 155 0050 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 156              		.cfi_endproc
 157              	.LFE160:
 159              		.section	.text.lwip_stricmp,"ax",%progbits
 160              		.align	1
 161              		.global	lwip_stricmp
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv5-d16
 167              	lwip_stricmp:
 168              	.LFB161:
 119:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 120:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 121:Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_stricmp
 122:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 123:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
ARM GAS  /tmp/ccvoDBpl.s 			page 6


 124:Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for stricmp() non-standard function.
 125:Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to stricmp() depending on your platform port.
 126:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 127:Middlewares/Third_Party/LwIP/src/core/def.c **** int
 128:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_stricmp(const char *str1, const char *str2)
 129:Middlewares/Third_Party/LwIP/src/core/def.c **** {
 169              		.loc 1 129 0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 174              	.LVL14:
 175 0000 30B4     		push	{r4, r5}
 176              	.LCFI1:
 177              		.cfi_def_cfa_offset 8
 178              		.cfi_offset 4, -8
 179              		.cfi_offset 5, -4
 180 0002 02E0     		b	.L16
 181              	.LVL15:
 182              	.L14:
 130:Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 131:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 132:Middlewares/Third_Party/LwIP/src/core/def.c ****   do {
 133:Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 183              		.loc 1 133 0
 184 0004 2846     		mov	r0, r5
 134:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 185              		.loc 1 134 0
 186 0006 2146     		mov	r1, r4
 135:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 136:Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 137:Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 138:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 139:Middlewares/Third_Party/LwIP/src/core/def.c ****         downcase both chars and check again */
 140:Middlewares/Third_Party/LwIP/src/core/def.c ****         char c2_upc = c2 | 0x20;
 141:Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 142:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 143:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* don't care for < or > */
 144:Middlewares/Third_Party/LwIP/src/core/def.c ****           return 1;
 145:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 146:Middlewares/Third_Party/LwIP/src/core/def.c ****       } else {
 147:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal but none is in the alphabet range */
 148:Middlewares/Third_Party/LwIP/src/core/def.c ****         return 1;
 149:Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 150:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 151:Middlewares/Third_Party/LwIP/src/core/def.c ****   } while (c1 != 0);
 187              		.loc 1 151 0
 188 0008 92B1     		cbz	r2, .L20
 189              	.LVL16:
 190              	.L16:
 133:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 191              		.loc 1 133 0
 192 000a 451C     		adds	r5, r0, #1
 193              	.LVL17:
 194 000c 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 195              	.LVL18:
 134:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
ARM GAS  /tmp/ccvoDBpl.s 			page 7


 196              		.loc 1 134 0
 197 000e 4C1C     		adds	r4, r1, #1
 198              	.LVL19:
 199 0010 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 200              	.LVL20:
 135:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 201              		.loc 1 135 0
 202 0012 9A42     		cmp	r2, r3
 203 0014 F6D0     		beq	.L14
 204              	.LBB2:
 136:Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 205              		.loc 1 136 0
 206 0016 42F02000 		orr	r0, r2, #32
 207              	.LVL21:
 137:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 208              		.loc 1 137 0
 209 001a A0F16101 		sub	r1, r0, #97
 210 001e C9B2     		uxtb	r1, r1
 211 0020 1929     		cmp	r1, #25
 212 0022 08D8     		bhi	.L17
 213              	.LBB3:
 140:Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 214              		.loc 1 140 0
 215 0024 43F02003 		orr	r3, r3, #32
 216              	.LVL22:
 141:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 217              		.loc 1 141 0
 218 0028 9842     		cmp	r0, r3
 219 002a EBD0     		beq	.L14
 144:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 220              		.loc 1 144 0
 221 002c 0120     		movs	r0, #1
 222              	.LVL23:
 223 002e 00E0     		b	.L13
 224              	.LVL24:
 225              	.L20:
 226              	.LBE3:
 227              	.LBE2:
 152:Middlewares/Third_Party/LwIP/src/core/def.c ****   return 0;
 228              		.loc 1 152 0
 229 0030 0020     		movs	r0, #0
 230              	.LVL25:
 231              	.L13:
 153:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 232              		.loc 1 153 0
 233 0032 30BC     		pop	{r4, r5}
 234              	.LCFI2:
 235              		.cfi_remember_state
 236              		.cfi_restore 5
 237              		.cfi_restore 4
 238              		.cfi_def_cfa_offset 0
 239              	.LVL26:
 240 0034 7047     		bx	lr
 241              	.LVL27:
 242              	.L17:
 243              	.LCFI3:
 244              		.cfi_restore_state
ARM GAS  /tmp/ccvoDBpl.s 			page 8


 245              	.LBB4:
 148:Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 246              		.loc 1 148 0
 247 0036 0120     		movs	r0, #1
 248              	.LVL28:
 249 0038 FBE7     		b	.L13
 250              	.LBE4:
 251              		.cfi_endproc
 252              	.LFE161:
 254              		.section	.text.lwip_strnicmp,"ax",%progbits
 255              		.align	1
 256              		.global	lwip_strnicmp
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 260              		.fpu fpv5-d16
 262              	lwip_strnicmp:
 263              	.LFB162:
 154:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 155:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 156:Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_strnicmp
 157:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 158:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 159:Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for strnicmp() non-standard function.
 160:Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to strnicmp() depending on your platform port.
 161:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 162:Middlewares/Third_Party/LwIP/src/core/def.c **** int
 163:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_strnicmp(const char *str1, const char *str2, size_t len)
 164:Middlewares/Third_Party/LwIP/src/core/def.c **** {
 264              		.loc 1 164 0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 269              	.LVL29:
 270 0000 70B4     		push	{r4, r5, r6}
 271              	.LCFI4:
 272              		.cfi_def_cfa_offset 12
 273              		.cfi_offset 4, -12
 274              		.cfi_offset 5, -8
 275              		.cfi_offset 6, -4
 276 0002 0BE0     		b	.L24
 277              	.LVL30:
 278              	.L22:
 165:Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 166:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 167:Middlewares/Third_Party/LwIP/src/core/def.c ****   do {
 168:Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 169:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 170:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 171:Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 172:Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 173:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 174:Middlewares/Third_Party/LwIP/src/core/def.c ****         downcase both chars and check again */
 175:Middlewares/Third_Party/LwIP/src/core/def.c ****         char c2_upc = c2 | 0x20;
 176:Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 177:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
ARM GAS  /tmp/ccvoDBpl.s 			page 9


 178:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* don't care for < or > */
 179:Middlewares/Third_Party/LwIP/src/core/def.c ****           return 1;
 180:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 181:Middlewares/Third_Party/LwIP/src/core/def.c ****       } else {
 182:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal but none is in the alphabet range */
 183:Middlewares/Third_Party/LwIP/src/core/def.c ****         return 1;
 184:Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 185:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 186:Middlewares/Third_Party/LwIP/src/core/def.c ****     len--;
 187:Middlewares/Third_Party/LwIP/src/core/def.c ****   } while ((len != 0) && (c1 != 0));
 279              		.loc 1 187 0
 280 0004 013A     		subs	r2, r2, #1
 281              	.LVL31:
 282 0006 14BF     		ite	ne
 283 0008 0123     		movne	r3, #1
 284 000a 0023     		moveq	r3, #0
 285 000c 0028     		cmp	r0, #0
 286 000e 0CBF     		ite	eq
 287 0010 0023     		moveq	r3, #0
 288 0012 03F00103 		andne	r3, r3, #1
 168:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 289              		.loc 1 168 0
 290 0016 3046     		mov	r0, r6
 291              	.LVL32:
 169:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 292              		.loc 1 169 0
 293 0018 2946     		mov	r1, r5
 294              		.loc 1 187 0
 295 001a 93B1     		cbz	r3, .L28
 296              	.LVL33:
 297              	.L24:
 168:Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 298              		.loc 1 168 0
 299 001c 461C     		adds	r6, r0, #1
 300              	.LVL34:
 301 001e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 302              	.LVL35:
 169:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 303              		.loc 1 169 0
 304 0020 4D1C     		adds	r5, r1, #1
 305              	.LVL36:
 306 0022 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 307              	.LVL37:
 170:Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 308              		.loc 1 170 0
 309 0024 9842     		cmp	r0, r3
 310 0026 EDD0     		beq	.L22
 311              	.LBB5:
 171:Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 312              		.loc 1 171 0
 313 0028 40F02004 		orr	r4, r0, #32
 314              	.LVL38:
 172:Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 315              		.loc 1 172 0
 316 002c A4F16101 		sub	r1, r4, #97
 317 0030 C9B2     		uxtb	r1, r1
 318 0032 1929     		cmp	r1, #25
ARM GAS  /tmp/ccvoDBpl.s 			page 10


 319 0034 08D8     		bhi	.L25
 320              	.LBB6:
 175:Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 321              		.loc 1 175 0
 322 0036 43F02003 		orr	r3, r3, #32
 323              	.LVL39:
 176:Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 324              		.loc 1 176 0
 325 003a 9C42     		cmp	r4, r3
 326 003c E2D0     		beq	.L22
 179:Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 327              		.loc 1 179 0
 328 003e 0120     		movs	r0, #1
 329              	.LVL40:
 330 0040 00E0     		b	.L21
 331              	.LVL41:
 332              	.L28:
 333              	.LBE6:
 334              	.LBE5:
 188:Middlewares/Third_Party/LwIP/src/core/def.c ****   return 0;
 335              		.loc 1 188 0
 336 0042 0020     		movs	r0, #0
 337              	.LVL42:
 338              	.L21:
 189:Middlewares/Third_Party/LwIP/src/core/def.c **** }
 339              		.loc 1 189 0
 340 0044 70BC     		pop	{r4, r5, r6}
 341              	.LCFI5:
 342              		.cfi_remember_state
 343              		.cfi_restore 6
 344              		.cfi_restore 5
 345              		.cfi_restore 4
 346              		.cfi_def_cfa_offset 0
 347              	.LVL43:
 348 0046 7047     		bx	lr
 349              	.LVL44:
 350              	.L25:
 351              	.LCFI6:
 352              		.cfi_restore_state
 353              	.LBB7:
 183:Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 354              		.loc 1 183 0
 355 0048 0120     		movs	r0, #1
 356              	.LVL45:
 357 004a FBE7     		b	.L21
 358              	.LBE7:
 359              		.cfi_endproc
 360              	.LFE162:
 362              		.section	.text.lwip_itoa,"ax",%progbits
 363              		.align	1
 364              		.global	lwip_itoa
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 368              		.fpu fpv5-d16
 370              	lwip_itoa:
 371              	.LFB163:
ARM GAS  /tmp/ccvoDBpl.s 			page 11


 190:Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 191:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 192:Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_itoa
 193:Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 194:Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 195:Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for itoa() non-standard function.
 196:Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to itoa() or snprintf(result, bufsize, "%d", number) depending on your pla
 197:Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 198:Middlewares/Third_Party/LwIP/src/core/def.c **** void
 199:Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_itoa(char *result, size_t bufsize, int number)
 200:Middlewares/Third_Party/LwIP/src/core/def.c **** {
 372              		.loc 1 200 0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376              	.LVL46:
 377 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 378              	.LCFI7:
 379              		.cfi_def_cfa_offset 24
 380              		.cfi_offset 3, -24
 381              		.cfi_offset 4, -20
 382              		.cfi_offset 5, -16
 383              		.cfi_offset 6, -12
 384              		.cfi_offset 7, -8
 385              		.cfi_offset 14, -4
 386              	.LVL47:
 201:Middlewares/Third_Party/LwIP/src/core/def.c ****   char *res = result;
 202:Middlewares/Third_Party/LwIP/src/core/def.c ****   char *tmp = result + bufsize - 1;
 387              		.loc 1 202 0
 388 0002 4B1E     		subs	r3, r1, #1
 389 0004 C518     		adds	r5, r0, r3
 390              	.LVL48:
 203:Middlewares/Third_Party/LwIP/src/core/def.c ****   int n = (number >= 0) ? number : -number;
 391              		.loc 1 203 0
 392 0006 82EAE274 		eor	r4, r2, r2, asr #31
 393 000a A4EBE274 		sub	r4, r4, r2, asr #31
 394              	.LVL49:
 204:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 205:Middlewares/Third_Party/LwIP/src/core/def.c ****   /* handle invalid bufsize */
 206:Middlewares/Third_Party/LwIP/src/core/def.c ****   if (bufsize < 2) {
 395              		.loc 1 206 0
 396 000e 0129     		cmp	r1, #1
 397 0010 05D9     		bls	.L39
 207:Middlewares/Third_Party/LwIP/src/core/def.c ****     if (bufsize == 1) {
 208:Middlewares/Third_Party/LwIP/src/core/def.c ****       *result = 0;
 209:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 210:Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 211:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 212:Middlewares/Third_Party/LwIP/src/core/def.c **** 
 213:Middlewares/Third_Party/LwIP/src/core/def.c ****   /* First, add sign */
 214:Middlewares/Third_Party/LwIP/src/core/def.c ****   if (number < 0) {
 398              		.loc 1 214 0
 399 0012 002A     		cmp	r2, #0
 400 0014 08DB     		blt	.L40
 201:Middlewares/Third_Party/LwIP/src/core/def.c ****   char *tmp = result + bufsize - 1;
 401              		.loc 1 201 0
 402 0016 0646     		mov	r6, r0
ARM GAS  /tmp/ccvoDBpl.s 			page 12


 403              	.LVL50:
 404              	.L32:
 215:Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = '-';
 216:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 217:Middlewares/Third_Party/LwIP/src/core/def.c ****   /* Then create the string from the end and stop if buffer full,
 218:Middlewares/Third_Party/LwIP/src/core/def.c ****      and ensure output string is zero terminated */
 219:Middlewares/Third_Party/LwIP/src/core/def.c ****   *tmp = 0;
 405              		.loc 1 219 0
 406 0018 0022     		movs	r2, #0
 407 001a C254     		strb	r2, [r0, r3]
 220:Middlewares/Third_Party/LwIP/src/core/def.c ****   while ((n != 0) && (tmp > res)) {
 408              		.loc 1 220 0
 409 001c 18E0     		b	.L33
 410              	.LVL51:
 411              	.L39:
 207:Middlewares/Third_Party/LwIP/src/core/def.c ****       *result = 0;
 412              		.loc 1 207 0
 413 001e 00D0     		beq	.L41
 414              	.LVL52:
 415              	.L29:
 416 0020 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 417              	.LVL53:
 418              	.L41:
 208:Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 419              		.loc 1 208 0
 420 0022 0023     		movs	r3, #0
 421 0024 0370     		strb	r3, [r0]
 422 0026 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 423              	.LVL54:
 424              	.L40:
 215:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 425              		.loc 1 215 0
 426 0028 461C     		adds	r6, r0, #1
 427              	.LVL55:
 428 002a 2D22     		movs	r2, #45
 429              	.LVL56:
 430 002c 0270     		strb	r2, [r0]
 431 002e F3E7     		b	.L32
 432              	.L34:
 433              	.LBB8:
 221:Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 434              		.loc 1 221 0
 435 0030 124A     		ldr	r2, .L43
 436 0032 82FB0432 		smull	r3, r2, r2, r4
 437 0036 E317     		asrs	r3, r4, #31
 438 0038 C3EBA203 		rsb	r3, r3, r2, asr #2
 439 003c 1F46     		mov	r7, r3
 440 003e 03EB8303 		add	r3, r3, r3, lsl #2
 441 0042 5A00     		lsls	r2, r3, #1
 442 0044 A31A     		subs	r3, r4, r2
 443 0046 DBB2     		uxtb	r3, r3
 444 0048 3033     		adds	r3, r3, #48
 445              	.LVL57:
 222:Middlewares/Third_Party/LwIP/src/core/def.c ****     tmp--;
 223:Middlewares/Third_Party/LwIP/src/core/def.c ****     *tmp = val;
 446              		.loc 1 223 0
 447 004a 05F8013D 		strb	r3, [r5, #-1]!
ARM GAS  /tmp/ccvoDBpl.s 			page 13


 448              	.LVL58:
 224:Middlewares/Third_Party/LwIP/src/core/def.c ****     n = n / 10;
 449              		.loc 1 224 0
 450 004e 3C46     		mov	r4, r7
 451              	.LVL59:
 452              	.L33:
 453              	.LBE8:
 220:Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 454              		.loc 1 220 0
 455 0050 002C     		cmp	r4, #0
 456 0052 18BF     		it	ne
 457 0054 AE42     		cmpne	r6, r5
 458 0056 EBD3     		bcc	.L34
 225:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 226:Middlewares/Third_Party/LwIP/src/core/def.c ****   if (n) {
 459              		.loc 1 226 0
 460 0058 34B9     		cbnz	r4, .L42
 227:Middlewares/Third_Party/LwIP/src/core/def.c ****     /* buffer is too small */
 228:Middlewares/Third_Party/LwIP/src/core/def.c ****     *result = 0;
 229:Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 230:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 231:Middlewares/Third_Party/LwIP/src/core/def.c ****   if (*tmp == 0) {
 461              		.loc 1 231 0
 462 005a 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 463 005c 3BB9     		cbnz	r3, .L36
 464              	.LVL60:
 232:Middlewares/Third_Party/LwIP/src/core/def.c ****     /* Nothing added? */
 233:Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = '0';
 465              		.loc 1 233 0
 466 005e 3023     		movs	r3, #48
 467 0060 3370     		strb	r3, [r6]
 468              	.LVL61:
 234:Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = 0;
 469              		.loc 1 234 0
 470 0062 0023     		movs	r3, #0
 471 0064 7370     		strb	r3, [r6, #1]
 235:Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 472              		.loc 1 235 0
 473 0066 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 474              	.LVL62:
 475              	.L42:
 228:Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 476              		.loc 1 228 0
 477 0068 0023     		movs	r3, #0
 478 006a 0370     		strb	r3, [r0]
 229:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 479              		.loc 1 229 0
 480 006c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 481              	.LVL63:
 482              	.L36:
 236:Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 237:Middlewares/Third_Party/LwIP/src/core/def.c ****   /* move from temporary buffer to output buffer (sign is not moved) */
 238:Middlewares/Third_Party/LwIP/src/core/def.c ****   memmove(res, tmp, (size_t)((result + bufsize) - tmp));
 483              		.loc 1 238 0
 484 006e 4218     		adds	r2, r0, r1
 485 0070 521B     		subs	r2, r2, r5
 486 0072 2946     		mov	r1, r5
ARM GAS  /tmp/ccvoDBpl.s 			page 14


 487              	.LVL64:
 488 0074 3046     		mov	r0, r6
 489              	.LVL65:
 490 0076 FFF7FEFF 		bl	memmove
 491              	.LVL66:
 492 007a D1E7     		b	.L29
 493              	.L44:
 494              		.align	2
 495              	.L43:
 496 007c 67666666 		.word	1717986919
 497              		.cfi_endproc
 498              	.LFE163:
 500              		.text
 501              	.Letext0:
 502              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 503              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 504              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 505              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 506              		.file 6 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 507              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 508              		.file 8 "/usr/include/newlib/sys/lock.h"
 509              		.file 9 "/usr/include/newlib/sys/_types.h"
 510              		.file 10 "/usr/include/newlib/sys/reent.h"
 511              		.file 11 "/usr/include/newlib/stdlib.h"
 512              		.file 12 "/usr/include/newlib/time.h"
 513              		.file 13 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 514              		.file 14 "/usr/include/newlib/ctype.h"
 515              		.file 15 "/usr/include/newlib/string.h"
ARM GAS  /tmp/ccvoDBpl.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 def.c
     /tmp/ccvoDBpl.s:17     .text.lwip_htons:0000000000000000 $t
     /tmp/ccvoDBpl.s:24     .text.lwip_htons:0000000000000000 lwip_htons
     /tmp/ccvoDBpl.s:44     .text.lwip_htonl:0000000000000000 $t
     /tmp/ccvoDBpl.s:51     .text.lwip_htonl:0000000000000000 lwip_htonl
     /tmp/ccvoDBpl.s:74     .text.lwip_strnstr:0000000000000000 $t
     /tmp/ccvoDBpl.s:81     .text.lwip_strnstr:0000000000000000 lwip_strnstr
     /tmp/ccvoDBpl.s:160    .text.lwip_stricmp:0000000000000000 $t
     /tmp/ccvoDBpl.s:167    .text.lwip_stricmp:0000000000000000 lwip_stricmp
     /tmp/ccvoDBpl.s:255    .text.lwip_strnicmp:0000000000000000 $t
     /tmp/ccvoDBpl.s:262    .text.lwip_strnicmp:0000000000000000 lwip_strnicmp
     /tmp/ccvoDBpl.s:363    .text.lwip_itoa:0000000000000000 $t
     /tmp/ccvoDBpl.s:370    .text.lwip_itoa:0000000000000000 lwip_itoa
     /tmp/ccvoDBpl.s:496    .text.lwip_itoa:000000000000007c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
strlen
strncmp
memmove
