{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513702197856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513702197864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 17:49:57 2017 " "Processing started: Tue Dec 19 17:49:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513702197864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513702197864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt " "Command: quartus_map --read_settings_files=on --write_settings_files=off dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513702197865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513702198444 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1513702198444 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1513702198444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadd-DATAFLOW " "Found design unit 1: halfadd-DATAFLOW" {  } { { "halfadd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/halfadd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210524 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "halfadd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/halfadd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513702210524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-beh " "Found design unit 1: fulladd-beh" {  } { { "fulladd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/fulladd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210526 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513702210526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_tree_18x6_noext.vhd 5 1 " "Found 5 design units, including 1 entities, in source file dadda_tree_18x6_noext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadda_tree_18x6_NoExt-Roorda " "Found design unit 1: dadda_tree_18x6_NoExt-Roorda" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dadda_tree_18x6_NoExt-approx " "Found design unit 2: dadda_tree_18x6_NoExt-approx" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 246 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dadda_tree_18x6_NoExt-approxCut " "Found design unit 3: dadda_tree_18x6_NoExt-approxCut" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadda_tree_18x6_NoExt-final " "Found design unit 4: dadda_tree_18x6_NoExt-final" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 664 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210533 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadda_tree_18x6_NoExt " "Found entity 1: dadda_tree_18x6_NoExt" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513702210533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_53_approx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compressor_53_approx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_53_approx-DATAFLOW " "Found design unit 1: compressor_53_approx-DATAFLOW" {  } { { "compressor_53_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53_approx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210535 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_53_approx " "Found entity 1: compressor_53_approx" {  } { { "compressor_53_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53_approx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513702210535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_53.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compressor_53.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_53-DATAFLOW " "Found design unit 1: compressor_53-DATAFLOW" {  } { { "compressor_53.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210538 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_53 " "Found entity 1: compressor_53" {  } { { "compressor_53.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513702210538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dadda_tree_18x6_NoExt " "Elaborating entity \"dadda_tree_18x6_NoExt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513702210592 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "level1\[1\]\[10..9\] dadda_tree_18x6_NoExt.vhd(670) " "Using initial value X (don't care) for net \"level1\[1\]\[10..9\]\" at dadda_tree_18x6_NoExt.vhd(670)" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 670 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513702210604 "|dadda_tree_18x6_NoExt"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "level1\[0\]\[11..10\] dadda_tree_18x6_NoExt.vhd(670) " "Using initial value X (don't care) for net \"level1\[0\]\[11..10\]\" at dadda_tree_18x6_NoExt.vhd(670)" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 670 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513702210604 "|dadda_tree_18x6_NoExt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadd halfadd:\\level2to1:6:level2to1_ha_cond_first:level2to1_ha " "Elaborating entity \"halfadd\" for hierarchy \"halfadd:\\level2to1:6:level2to1_ha_cond_first:level2to1_ha\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level2to1:6:level2to1_ha_cond_first:level2to1_ha" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513702210664 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compressor_42_approx.vhd 2 1 " "Using design file compressor_42_approx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_42_approx-DATAFLOW " "Found design unit 1: compressor_42_approx-DATAFLOW" {  } { { "compressor_42_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_42_approx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210679 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_42_approx " "Found entity 1: compressor_42_approx" {  } { { "compressor_42_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_42_approx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513702210679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513702210679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_42_approx compressor_42_approx:\\level2to1:8:level2to1_42approx_cond:level2to1_42approx " "Elaborating entity \"compressor_42_approx\" for hierarchy \"compressor_42_approx:\\level2to1:8:level2to1_42approx_cond:level2to1_42approx\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level2to1:8:level2to1_42approx_cond:level2to1_42approx" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513702210680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_53 compressor_53:\\level2to1:9:level2to1_42_cond_first:level2to1_42 " "Elaborating entity \"compressor_53\" for hierarchy \"compressor_53:\\level2to1:9:level2to1_42_cond_first:level2to1_42\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level2to1:9:level2to1_42_cond_first:level2to1_42" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513702210682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd compressor_53:\\level2to1:9:level2to1_42_cond_first:level2to1_42\|fulladd:f1 " "Elaborating entity \"fulladd\" for hierarchy \"compressor_53:\\level2to1:9:level2to1_42_cond_first:level2to1_42\|fulladd:f1\"" {  } { { "compressor_53.vhd" "f1" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513702210683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[0\] GND " "Pin \"out0\[0\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[1\] GND " "Pin \"out0\[1\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[2\] GND " "Pin \"out0\[2\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[3\] GND " "Pin \"out0\[3\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[4\] GND " "Pin \"out0\[4\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[5\] GND " "Pin \"out0\[5\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[6\] GND " "Pin \"out0\[6\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[11\] GND " "Pin \"out0\[11\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[12\] GND " "Pin \"out0\[12\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[0\] GND " "Pin \"out1\[0\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[1\] GND " "Pin \"out1\[1\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[2\] GND " "Pin \"out1\[2\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[3\] GND " "Pin \"out1\[3\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[4\] GND " "Pin \"out1\[4\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[6\] GND " "Pin \"out1\[6\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513702211366 "|dadda_tree_18x6_NoExt|out1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513702211366 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513702211487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513702211863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513702211863 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "67 " "Design contains 67 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[0\] " "No output dependent on input pin \"in0\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[1\] " "No output dependent on input pin \"in0\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[2\] " "No output dependent on input pin \"in0\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[3\] " "No output dependent on input pin \"in0\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[4\] " "No output dependent on input pin \"in0\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[5\] " "No output dependent on input pin \"in0\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[9\] " "No output dependent on input pin \"in0\[9\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[10\] " "No output dependent on input pin \"in0\[10\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[11\] " "No output dependent on input pin \"in0\[11\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[12\] " "No output dependent on input pin \"in0\[12\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[13\] " "No output dependent on input pin \"in0\[13\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[14\] " "No output dependent on input pin \"in0\[14\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[15\] " "No output dependent on input pin \"in0\[15\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[16\] " "No output dependent on input pin \"in0\[16\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[17\] " "No output dependent on input pin \"in0\[17\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[0\] " "No output dependent on input pin \"in1\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[1\] " "No output dependent on input pin \"in1\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[2\] " "No output dependent on input pin \"in1\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[3\] " "No output dependent on input pin \"in1\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[4\] " "No output dependent on input pin \"in1\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[5\] " "No output dependent on input pin \"in1\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[9\] " "No output dependent on input pin \"in1\[9\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[10\] " "No output dependent on input pin \"in1\[10\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[13\] " "No output dependent on input pin \"in1\[13\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[14\] " "No output dependent on input pin \"in1\[14\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[15\] " "No output dependent on input pin \"in1\[15\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[16\] " "No output dependent on input pin \"in1\[16\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[17\] " "No output dependent on input pin \"in1\[17\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[0\] " "No output dependent on input pin \"in2\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[1\] " "No output dependent on input pin \"in2\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[2\] " "No output dependent on input pin \"in2\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[3\] " "No output dependent on input pin \"in2\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[4\] " "No output dependent on input pin \"in2\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[5\] " "No output dependent on input pin \"in2\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[9\] " "No output dependent on input pin \"in2\[9\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[10\] " "No output dependent on input pin \"in2\[10\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[15\] " "No output dependent on input pin \"in2\[15\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[16\] " "No output dependent on input pin \"in2\[16\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[17\] " "No output dependent on input pin \"in2\[17\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[0\] " "No output dependent on input pin \"in3\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[1\] " "No output dependent on input pin \"in3\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[2\] " "No output dependent on input pin \"in3\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[3\] " "No output dependent on input pin \"in3\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[4\] " "No output dependent on input pin \"in3\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[5\] " "No output dependent on input pin \"in3\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[9\] " "No output dependent on input pin \"in3\[9\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[10\] " "No output dependent on input pin \"in3\[10\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[17\] " "No output dependent on input pin \"in3\[17\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[0\] " "No output dependent on input pin \"in4\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[1\] " "No output dependent on input pin \"in4\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[2\] " "No output dependent on input pin \"in4\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[3\] " "No output dependent on input pin \"in4\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[4\] " "No output dependent on input pin \"in4\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[5\] " "No output dependent on input pin \"in4\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[6\] " "No output dependent on input pin \"in4\[6\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[7\] " "No output dependent on input pin \"in4\[7\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[0\] " "No output dependent on input pin \"in5\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[1\] " "No output dependent on input pin \"in5\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[2\] " "No output dependent on input pin \"in5\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[3\] " "No output dependent on input pin \"in5\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[4\] " "No output dependent on input pin \"in5\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[5\] " "No output dependent on input pin \"in5\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[7\] " "No output dependent on input pin \"in5\[7\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[10\] " "No output dependent on input pin \"in5\[10\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[12\] " "No output dependent on input pin \"in5\[12\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[14\] " "No output dependent on input pin \"in5\[14\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[16\] " "No output dependent on input pin \"in5\[16\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513702211940 "|dadda_tree_18x6_NoExt|in5[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513702211940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "108 " "Implemented 108 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513702211943 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513702211943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513702211943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513702211943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513702211987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 17:50:11 2017 " "Processing ended: Tue Dec 19 17:50:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513702211987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513702211987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513702211987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513702211987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513702213405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513702213412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 17:50:13 2017 " "Processing started: Tue Dec 19 17:50:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513702213412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513702213412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513702213412 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513702213540 ""}
{ "Info" "0" "" "Project  = dadda_tree_18x6_NoExt" {  } {  } 0 0 "Project  = dadda_tree_18x6_NoExt" 0 0 "Fitter" 0 0 1513702213541 ""}
{ "Info" "0" "" "Revision = dadda_tree_18x6_NoExt" {  } {  } 0 0 "Revision = dadda_tree_18x6_NoExt" 0 0 "Fitter" 0 0 1513702213541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1513702213688 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1513702213688 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1513702213689 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dadda_tree_18x6_NoExt 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"dadda_tree_18x6_NoExt\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513702213695 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1513702213741 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1513702213741 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513702214678 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513702214706 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513702214827 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "144 144 " "No exact pin location assignment(s) for 144 pins of 144 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513702215228 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1513702233197 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513702234281 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513702234289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513702234290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513702234294 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513702234295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513702234295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513702234296 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513702234296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513702234297 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513702234297 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513702234471 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dadda_tree_18x6_NoExt.sdc " "Synopsys Design Constraints File file not found: 'dadda_tree_18x6_NoExt.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513702244911 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513702244911 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1513702244911 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1513702244912 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513702244914 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1513702244914 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513702244914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513702244919 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1513702245048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513702246135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513702247181 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513702248998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513702248999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513702252146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513702261796 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513702261796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513702262281 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1513702262281 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513702262281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513702262285 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513702266045 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513702266110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513702266780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513702266780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513702268591 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513702274803 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/output_files/dadda_tree_18x6_NoExt.fit.smsg " "Generated suppressed messages file C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/output_files/dadda_tree_18x6_NoExt.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513702275387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2690 " "Peak virtual memory: 2690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513702276780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 17:51:16 2017 " "Processing ended: Tue Dec 19 17:51:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513702276780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513702276780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513702276780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513702276780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513702278368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513702278379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 17:51:18 2017 " "Processing started: Tue Dec 19 17:51:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513702278379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513702278379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513702278379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1513702280159 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513702294378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "752 " "Peak virtual memory: 752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513702295354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 17:51:35 2017 " "Processing ended: Tue Dec 19 17:51:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513702295354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513702295354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513702295354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513702295354 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513702296222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513702297008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513702297017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 17:51:36 2017 " "Processing started: Tue Dec 19 17:51:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513702297017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702297017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt " "Command: quartus_sta dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702297017 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1513702297174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702298161 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702298161 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702298161 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702298204 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702298204 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dadda_tree_18x6_NoExt.sdc " "Synopsys Design Constraints File file not found: 'dadda_tree_18x6_NoExt.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299081 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299081 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299081 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299082 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299082 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299082 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513702299083 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299091 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513702299094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299131 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513702299137 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702299174 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302025 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302156 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302157 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302157 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302214 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513702302219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702302644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702303786 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702303857 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702303857 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702303857 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702303858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702303862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702303866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702303873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702303878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702303882 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513702303887 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702304074 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702304075 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702304075 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702304075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702304086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702304090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702304094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702304099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702304102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702307433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702307435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1106 " "Peak virtual memory: 1106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513702307603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 17:51:47 2017 " "Processing ended: Tue Dec 19 17:51:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513702307603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513702307603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513702307603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702307603 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus Prime Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513702308534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513702404872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513702404879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 17:53:24 2017 " "Processing started: Tue Dec 19 17:53:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513702404879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513702404879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt --netlist_type=sgate " "Command: quartus_npp dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513702404879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1513702405065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513702405111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 17:53:25 2017 " "Processing ended: Tue Dec 19 17:53:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513702405111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513702405111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513702405111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513702405111 ""}
