
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354502500                       # Number of ticks simulated
final_tick                               2261606230000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              214630058                       # Simulator instruction rate (inst/s)
host_op_rate                                214621120                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              645369706                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757024                       # Number of bytes of host memory used
host_seconds                                     0.55                       # Real time elapsed on the host
sim_insts                                   117886883                       # Number of instructions simulated
sim_ops                                     117886883                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.data         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        16000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              17792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        13312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           13312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                208                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.data      3791229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1263743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     45133673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50188645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37551216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37551216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37551216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      3791229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1263743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     45133673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             87739861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138909000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151168500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61926500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5023                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.412082                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64930                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5023                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.926538                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.587422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.824660                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048022                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921533                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969555                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130010                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130010                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30554                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30554                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25701                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25701                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          593                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          593                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56255                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56255                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56255                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56255                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2871                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2871                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2133                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2133                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           18                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61259                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61259                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61259                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61259                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085894                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085894                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076633                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076633                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081686                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081686                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081686                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081686                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4209                       # number of writebacks
system.cpu0.dcache.writebacks::total             4209                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338050                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.200645                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.613780                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.358178                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334531                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334531                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163541                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163541                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163541                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163541                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163541                       # number of overall hits
system.cpu0.icache.overall_hits::total         163541                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166024                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166024                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166024                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166024                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014956                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014956                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014956                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014956                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014956                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014956                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351552000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357338000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018544000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.275933                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49028                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.126415                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.309084                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.966850                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170526                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722592                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          679                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1540                       # number of writebacks
system.cpu1.dcache.writebacks::total             1540                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804045                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.359536                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.444509                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623915                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357074500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357239000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          274.193159                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   273.043733                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149426                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.533289                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.535534                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.519531                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551023500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560456500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509931500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.817573                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.625737                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.191836                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335207                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621468                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956675                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155990                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155990                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12744                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12744                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12744                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12744                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8854                       # number of writebacks
system.cpu3.dcache.writebacks::total             8854                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871183                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.371902                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.499281                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401117                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598631                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                       219                       # number of replacements
system.l2.tags.tagsinuse                 130547.253462                       # Cycle average of tags in use
system.l2.tags.total_refs                        5920                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       219                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.031963                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    106471.661168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4811.879070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      4277.056174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst              359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       113.354580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst             4864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data             6081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst             1822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1744.992546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     1.701547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     0.608377                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.812314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.036712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.032631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.037109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.046394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.013901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        130382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        89519                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994736                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    417313                       # Number of tag accesses
system.l2.tags.data_accesses                   417313                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        14604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14604                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         2030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         6597                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9255                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         4271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8023                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         5836                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9678                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2483                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4495                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2005                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         4271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        12433                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26956                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2483                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4495                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1269                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2005                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         4271                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        12433                       # number of overall hits
system.l2.overall_hits::total                   26956                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          274                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 303                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               3                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.data           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          275                       # number of demand (read+write) misses
system.l2.demand_misses::total                    306                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.data           23                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            8                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          275                       # number of overall misses
system.l2.overall_misses::total                   306                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        14604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               23                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2013                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12708                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27262                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2013                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12708                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27262                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.739130                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.010239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.012579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.039878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.031701                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.000811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.000171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000310                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.005091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.003974                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.021640                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011224                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.005091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.003974                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.021640                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011224                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  208                       # number of writebacks
system.l2.writebacks::total                       208                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp                  3                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          208                       # Transaction distribution
system.membus.trans_dist::CleanEvict               11                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              153                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             59                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              50                       # Transaction distribution
system.membus.trans_dist::ReadExReq               320                       # Transaction distribution
system.membus.trans_dist::ReadExResp              275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        31104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        31184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               764                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                     764    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 764                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33923                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28427                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4583                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62350                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12724                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301643                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165912                       # Number of instructions committed
system.switch_cpus0.committedOps               165912                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160105                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17152                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160105                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220794                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112882                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62614                       # number of memory refs
system.switch_cpus0.num_load_insts              34127                       # Number of load instructions
system.switch_cpus0.num_store_insts             28487                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230969.266966                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70673.733034                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234296                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765704                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22550                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95884     57.75%     59.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35087     21.13%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28767     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166024                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522805382                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655319568.278198                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867485813.721802                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191803                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808197                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522805268                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520451384.544758                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353883.455243                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523212461                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644185699.392715                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879026761.607285                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636500                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363500                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56242                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6900                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18552                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14604                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3609                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             131                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9603                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       592336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       242904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1387616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3084240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             219                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            56471                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.293390                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.745319                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47134     83.47%     83.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4706      8.33%     91.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2031      3.60%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2600      4.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56471                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000709                       # Number of seconds simulated
sim_ticks                                   708831000                       # Number of ticks simulated
final_tick                               2262671515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              112478012                       # Simulator instruction rate (inst/s)
host_op_rate                                112475621                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              664100741                       # Simulator tick rate (ticks/s)
host_mem_usage                                 762144                       # Number of bytes of host memory used
host_seconds                                     1.07                       # Real time elapsed on the host
sim_insts                                   120048906                       # Number of instructions simulated
sim_ops                                     120048906                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.data         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       180224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             237824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        55488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1568192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1568192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         2816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         24503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24503                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.data      2076659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     78281001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    254255246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       902895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             335515800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     78281001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         78281001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2212363737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2212363737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2212363737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2076659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     78281001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    254255246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       902895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2547879537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       548                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     233     42.52%     42.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     78     14.23%     56.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     56.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    236     43.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 548                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      233     42.75%     42.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      78     14.31%     57.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.18%     57.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     233     42.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  545                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               875461000     95.62%     95.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5850000      0.64%     96.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     96.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               34120000      3.73%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           915595500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.987288                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.994526                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  392     83.58%     83.58% # number of callpals executed
system.cpu0.kern.callpal::rti                      77     16.42%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   469                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               79                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               38                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          443.180903                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                222                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.842105                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   443.180903                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.865588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.865588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            63346                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           63346                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        19515                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          19515                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        11011                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         11011                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          544                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          544                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          460                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          460                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        30526                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           30526                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        30526                       # number of overall hits
system.cpu0.dcache.overall_hits::total          30526                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           59                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           29                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            7                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           11                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           88                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           88                       # number of overall misses
system.cpu0.dcache.overall_misses::total           88                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        19574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        19574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        11040                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        11040                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          471                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          471                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        30614                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        30614                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        30614                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        30614                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003014                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003014                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002627                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002627                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.012704                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012704                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.023355                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023355                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002875                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002875                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002875                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002875                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           29                       # number of writebacks
system.cpu0.dcache.writebacks::total               29                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               79                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               5072                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.202532                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           208707                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          208707                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       104235                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         104235                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       104235                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          104235                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       104235                       # number of overall hits
system.cpu0.icache.overall_hits::total         104235                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           79                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           79                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           79                       # number of overall misses
system.cpu0.icache.overall_misses::total           79                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       104314                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       104314                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       104314                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       104314                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       104314                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       104314                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000757                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000757                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000757                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000757                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000757                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000757                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu0.icache.writebacks::total               79                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       568                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               178079000     93.54%     93.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.09%     93.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12135000      6.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           190378500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   12      3.27%      3.54% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.27%      3.81% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  325     88.56%     92.37% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.27%     92.64% # number of callpals executed
system.cpu1.kern.callpal::rti                      18      4.90%     97.55% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.45%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   367                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               29                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 18                      
system.cpu1.kern.mode_good::user                   17                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.620690                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          63039500     62.32%     62.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            38109000     37.68%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4962                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.301250                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              69762                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4962                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.059250                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.301250                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.977151                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977151                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           153609                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          153609                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        37911                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          37911                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        30229                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         30229                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          518                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          518                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          592                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          592                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        68140                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           68140                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        68140                       # number of overall hits
system.cpu1.dcache.overall_hits::total          68140                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2811                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2811                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2135                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2135                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           94                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           94                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4946                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4946                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4946                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4946                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        40722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        40722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        32364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        32364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        73086                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        73086                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        73086                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        73086                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.069029                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.069029                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.065968                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.065968                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.153595                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.153595                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.031097                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.031097                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.067674                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.067674                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.067674                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.067674                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4070                       # number of writebacks
system.cpu1.dcache.writebacks::total             4070                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2493                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.986088                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             374223                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2493                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           150.109507                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.097732                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.888356                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000191                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999782                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           407080                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          407080                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       199799                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         199799                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       199799                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          199799                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       199799                       # number of overall hits
system.cpu1.icache.overall_hits::total         199799                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2494                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2494                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2494                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2494                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2494                       # number of overall misses
system.cpu1.icache.overall_misses::total         2494                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       202293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       202293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       202293                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       202293                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       202293                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       202293                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.012329                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012329                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.012329                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012329                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.012329                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012329                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2493                       # number of writebacks
system.cpu1.icache.writebacks::total             2493                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      65                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4457                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1005     39.24%     39.24% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.70%     39.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1537     60.02%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2561                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1004     49.56%     49.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.89%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1003     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2026                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               738178500     80.61%     80.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     80.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     80.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              176165500     19.24%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           915743000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999005                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.652570                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.791097                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         4     25.00%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     25.00%     56.25% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.25%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.25%     68.75% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.25%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.25%     81.25% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.25%     87.50% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.25%     93.75% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.25%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    16                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  163      5.29%      5.42% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.19%      5.62% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2349     76.27%     81.88% # number of callpals executed
system.cpu2.kern.callpal::rdps                     89      2.89%     84.77% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     84.81% # number of callpals executed
system.cpu2.kern.callpal::rti                     193      6.27%     91.07% # number of callpals executed
system.cpu2.kern.callpal::callsys                  31      1.01%     92.08% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.06%     92.14% # number of callpals executed
system.cpu2.kern.callpal::rdunique                241      7.82%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3080                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              355                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                173                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                172                      
system.cpu2.kern.mode_good::user                  173                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.484507                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.653409                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1635195500     96.51%     96.51% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            59054500      3.49%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     163                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            14905                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          486.486661                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             301394                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14905                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.221000                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    34.862667                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   451.623994                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.068091                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.882078                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.950169                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           682608                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          682608                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       190187                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         190187                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       119548                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        119548                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4095                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4095                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4500                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4500                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       309735                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          309735                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       309735                       # number of overall hits
system.cpu2.dcache.overall_hits::total         309735                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10202                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10202                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4623                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4623                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          492                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          492                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           47                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14825                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14825                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14825                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14825                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       200389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       200389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       124171                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       124171                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4547                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4547                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       324560                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       324560                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       324560                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       324560                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.050911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050911                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037231                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037231                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.107260                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.107260                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.010336                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010336                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.045677                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.045677                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.045677                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.045677                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9982                       # number of writebacks
system.cpu2.dcache.writebacks::total             9982                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            24210                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1068057                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24210                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            44.116357                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    68.805106                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   443.194894                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.134385                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.865615                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2177494                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2177494                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1052432                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1052432                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1052432                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1052432                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1052432                       # number of overall hits
system.cpu2.icache.overall_hits::total        1052432                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        24210                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24210                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        24210                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24210                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        24210                       # number of overall misses
system.cpu2.icache.overall_misses::total        24210                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1076642                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1076642                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1076642                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1076642                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1076642                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1076642                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022487                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022487                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022487                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022487                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022487                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022487                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        24210                       # number of writebacks
system.cpu2.icache.writebacks::total            24210                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        63                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      22     40.74%     40.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      5.56%     46.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     29     53.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  54                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       22     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      6.52%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      21     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   46                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               393138000     98.99%     98.99% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.09%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                3659000      0.92%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           397148500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.851852                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      5.17%      5.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   50     86.21%     91.38% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      5.17%     96.55% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      3.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    58                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                5                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              516                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          418.342661                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              516                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.515504                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   418.342661                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.817076                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.817076                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13979                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13979                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3007                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3007                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         2934                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2934                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           35                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         5941                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5941                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         5941                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5941                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          389                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          389                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          249                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           18                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          638                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           638                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          638                       # number of overall misses
system.cpu3.dcache.overall_misses::total          638                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3396                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3396                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3183                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3183                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         6579                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6579                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         6579                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6579                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.114547                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.114547                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.078228                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078228                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.096975                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.096975                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.096975                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.096975                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          362                       # number of writebacks
system.cpu3.dcache.writebacks::total              362                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              901                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              58268                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.670366                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            38213                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           38213                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        17755                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          17755                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        17755                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           17755                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        17755                       # number of overall hits
system.cpu3.icache.overall_hits::total          17755                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          901                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          901                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           901                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          901                       # number of overall misses
system.cpu3.icache.overall_misses::total          901                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        18656                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18656                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        18656                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18656                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        18656                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18656                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048295                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048295                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048295                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048295                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048295                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048295                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          901                       # number of writebacks
system.cpu3.icache.writebacks::total              901                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  700                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 700                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22007                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22007                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   45414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          857                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2917                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1371381                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                21426                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21426                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192834                       # Number of tag accesses
system.iocache.tags.data_accesses              192834                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           50                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               50                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        21376                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        21376                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           50                       # number of demand (read+write) misses
system.iocache.demand_misses::total                50                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           50                       # number of overall misses
system.iocache.overall_misses::total               50                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           50                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             50                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           50                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              50                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           50                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             50                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      3296                       # number of replacements
system.l2.tags.tagsinuse                 129691.522269                       # Cycle average of tags in use
system.l2.tags.total_refs                       29492                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3296                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.947816                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    105395.610763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4762.742245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      4105.981498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst              358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       112.149275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst             4864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      6071.495449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst      1821.679954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1737.776136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     0.086217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     1.999456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   182.517055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   276.447375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     1.036847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.804105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.036337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.031326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.037109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.046322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.013898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.001392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.002109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989468                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        129470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1060                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25483                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        92358                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987778                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    648793                       # Number of tag accesses
system.l2.tags.data_accesses                   648793                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        14443                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14443                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15908                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15908                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         2033                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         2168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4393                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         2494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        23342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26816                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         2395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         9392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12127                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           79                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           42                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2494                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4428                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        23342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        11560                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          901                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          490                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43336                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           79                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           42                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2494                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4428                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        23342                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        11560                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          901                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          490                       # number of overall hits
system.l2.overall_hits::total                   43336                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           25                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2353                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              867                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data          525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             527                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.data           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          867                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2843                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           11                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3747                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.data           26                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          867                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2843                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           11                       # number of overall misses
system.l2.overall_misses::total                  3747                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        14443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15908                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15908                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               47                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6746                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        24209                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          27683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         9917                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           79                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        24209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        14403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          501                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47083                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           79                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        24209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        14403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          501                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47083                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.681818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.851064                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.012148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.516719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.051546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348799                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.035813                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031319                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.000417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.052939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.003257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041647                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.005837                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.035813                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.197389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.021956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079583                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.005837                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.035813                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.197389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.021956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079583                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3127                       # number of writebacks
system.l2.writebacks::total                      3127                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 650                       # Transaction distribution
system.membus.trans_dist::ReadResp               2094                       # Transaction distribution
system.membus.trans_dist::WriteReq                631                       # Transaction distribution
system.membus.trans_dist::WriteResp               631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24503                       # Transaction distribution
system.membus.trans_dist::CleanEvict              169                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              230                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             89                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              82                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2406                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1444                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         21376                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        21376                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        64228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        64228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  78003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1371264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1371264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2917                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       437952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       440869                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1812133                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             51548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   51548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               51548                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               20436                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              11899                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               32335                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              11285                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          11285                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1831539                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             104314                       # Number of instructions committed
system.switch_cpus0.committedOps               104314                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       100247                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               9645                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         6991                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              100247                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       127300                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        77552                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                32492                       # number of memory refs
system.switch_cpus0.num_load_insts              20592                       # Number of load instructions
system.switch_cpus0.num_store_insts             11900                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1696773.802399                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      134765.197601                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.073580                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.926420                       # Percentage of idle cycles
system.switch_cpus0.Branches                    17966                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          471      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            66655     63.90%     64.35% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              78      0.07%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           22309     21.39%     85.81% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11900     11.41%     97.22% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2901      2.78%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            104314                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               41226                       # DTB read hits
system.switch_cpus1.dtb.read_misses                86                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           15414                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              32957                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           9101                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               74183                       # DTB hits
system.switch_cpus1.dtb.data_misses               100                       # DTB misses
system.switch_cpus1.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           24515                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              79847                       # ITB hits
system.switch_cpus1.itb.fetch_misses               93                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          79940                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  380311                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             202186                       # Number of instructions committed
system.switch_cpus1.committedOps               202186                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       195346                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           276                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               5205                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        20974                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              195346                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  276                       # number of float instructions
system.switch_cpus1.num_int_register_reads       268893                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       139172                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          149                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                74436                       # number of memory refs
system.switch_cpus1.num_load_insts              41420                       # Number of load instructions
system.switch_cpus1.num_store_insts             33016                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      326017.916299                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      54293.083701                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.142760                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.857240                       # Percentage of idle cycles
system.switch_cpus1.Branches                    27778                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3630      1.79%      1.79% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           119622     59.13%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             157      0.08%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             31      0.02%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           42380     20.95%     81.97% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          33296     16.46%     98.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3177      1.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            202293                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              203540                       # DTB read hits
system.switch_cpus2.dtb.read_misses               724                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           19217                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             128718                       # DTB write hits
system.switch_cpus2.dtb.write_misses              152                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          12628                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              332258                       # DTB hits
system.switch_cpus2.dtb.data_misses               876                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           31845                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             155274                       # ITB hits
system.switch_cpus2.itb.fetch_misses              461                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         155735                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1831626                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1075745                       # Number of instructions committed
system.switch_cpus2.committedOps              1075745                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1034699                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          4516                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              35669                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       109798                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1034699                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 4516                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1409327                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       780677                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         2416                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2052                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               335265                       # number of memory refs
system.switch_cpus2.num_load_insts             205891                       # Number of load instructions
system.switch_cpus2.num_store_insts            129374                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      440077.795450                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1391548.204550                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.759734                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.240266                       # Percentage of idle cycles
system.switch_cpus2.Branches                   156515                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        17415      1.62%      1.62% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           687055     63.81%     65.43% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2416      0.22%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            673      0.06%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          214184     19.89%     85.61% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         129815     12.06%     97.67% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         25066      2.33%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1076642                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3435                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              23                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3239                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                6674                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              23                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                799                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            799                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  794302                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              18653                       # Number of instructions committed
system.switch_cpus3.committedOps                18653                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        18066                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                804                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1865                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               18066                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        24950                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        12523                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 6705                       # number of memory refs
system.switch_cpus3.num_load_insts               3455                       # Number of load instructions
system.switch_cpus3.num_store_insts              3250                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      783852.029146                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      10449.970854                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013156                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986844                       # Percentage of idle cycles
system.switch_cpus3.Branches                     2875                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          209      1.12%      1.12% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            11299     60.56%     61.69% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              38      0.20%     61.89% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.06%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            3550     19.03%     80.98% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3255     17.45%     98.42% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           294      1.58%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             18656                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        96988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        42513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        21752                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                650                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             42406                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               631                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15908                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2248                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             206                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            92                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6830                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         27684                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        61911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        43572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                132929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         8470                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       280704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       579920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2412864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1613915                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        88064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        62692                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5054885                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46148                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           144417                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.352832                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.772640                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 112600     77.97%     77.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20159     13.96%     91.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4178      2.89%     94.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7480      5.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             144417                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.174747                       # Number of seconds simulated
sim_ticks                                174747013500                       # Number of ticks simulated
final_tick                               2437418528500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1813067                       # Simulator instruction rate (inst/s)
host_op_rate                                  1813067                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              222498814                       # Simulator tick rate (ticks/s)
host_mem_usage                                 762144                       # Number of bytes of host memory used
host_seconds                                   785.38                       # Real time elapsed on the host
sim_insts                                  1423953459                       # Number of instructions simulated
sim_ops                                    1423953459                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        22912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       180416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             242304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         5824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       253312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          253312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         2819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3958                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3958                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst        71418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       131115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        33328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data          732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst        77644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1032441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst        27835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data        12086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1386599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst        71418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        33328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst        77644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst        27835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           210224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1449593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1449593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1449593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst        71418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       131115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        33328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data          732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst        77644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1032441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst        27835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data        12086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2836192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     12343                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1156     27.46%     27.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     84      2.00%     29.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    179      4.25%     33.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     17      0.40%     34.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2774     65.89%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4210                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1156     44.86%     44.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      84      3.26%     48.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     179      6.95%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      17      0.66%     55.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1141     44.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2577                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            173643870000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6300000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                8771000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2586500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              191453500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        173852981000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.411319                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.612114                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    7      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   13      0.11%      0.17% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3625     30.51%     30.68% # number of callpals executed
system.cpu0.kern.callpal::rdps                    360      3.03%     33.71% # number of callpals executed
system.cpu0.kern.callpal::rti                     306      2.58%     36.28% # number of callpals executed
system.cpu0.kern.callpal::callsys                   7      0.06%     36.34% # number of callpals executed
system.cpu0.kern.callpal::rdunique               7564     63.66%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 11882                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              317                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                192                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                192                      
system.cpu0.kern.mode_good::user                  192                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.605678                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.754420                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1210797500      0.74%      0.74% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        162784852500     99.26%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      13                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           987072                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          506.365746                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           78422183                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           987072                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            79.449304                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   506.365746                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.988996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        160194091                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       160194091                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     63250604                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63250604                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15253033                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15253033                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        31161                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31161                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        30990                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        30990                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     78503637                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        78503637                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     78503637                       # number of overall hits
system.cpu0.dcache.overall_hits::total       78503637                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       511137                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       511137                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       511510                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       511510                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          992                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          992                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1061                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1061                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      1022647                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1022647                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1022647                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1022647                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     63761741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63761741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15764543                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15764543                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        32153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        32051                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32051                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     79526284                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79526284                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     79526284                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79526284                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008016                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008016                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.032447                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032447                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.030852                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.030852                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012859                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012859                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012859                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012859                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       620688                       # number of writebacks
system.cpu0.dcache.writebacks::total           620688                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            91959                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          275545854                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            91959                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2996.398982                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        652291639                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       652291639                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    326007881                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      326007881                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    326007881                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       326007881                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    326007881                       # number of overall hits
system.cpu0.icache.overall_hits::total      326007881                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        91959                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        91959                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        91959                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         91959                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        91959                       # number of overall misses
system.cpu0.icache.overall_misses::total        91959                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    326099840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    326099840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    326099840                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    326099840                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    326099840                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    326099840                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000282                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000282                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000282                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000282                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000282                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000282                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        91959                       # number of writebacks
system.cpu0.icache.writebacks::total            91959                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     11332                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     859     26.91%     26.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    179      5.61%     32.52% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     20      0.63%     33.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2134     66.85%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3192                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      859     45.16%     45.16% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     179      9.41%     54.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      20      1.05%     55.63% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     844     44.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1902                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            175138387500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                8771000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2959000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              115437500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        175265555000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.395501                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.595865                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     50.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1     50.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     2                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   21      0.19%      0.23% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2763     25.15%     25.38% # number of callpals executed
system.cpu1.kern.callpal::rdps                    362      3.30%     28.68% # number of callpals executed
system.cpu1.kern.callpal::rti                     230      2.09%     30.77% # number of callpals executed
system.cpu1.kern.callpal::callsys                  18      0.16%     30.94% # number of callpals executed
system.cpu1.kern.callpal::rdunique               7586     69.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 10984                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              217                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                202                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 33                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                207                      
system.cpu1.kern.mode_good::user                  202                      
system.cpu1.kern.mode_good::idle                    5                      
system.cpu1.kern.mode_switch_good::kernel     0.953917                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.151515                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.915929                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         151841000      0.09%      0.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        162709341500     92.79%     92.88% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         12493602500      7.12%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          1026801                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          510.011709                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           74690479                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1026801                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            72.740949                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   510.011709                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.996117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        160041536                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       160041536                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     63219186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       63219186                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     15190981                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15190981                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        29627                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        29627                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        30609                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        30609                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     78410167                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        78410167                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     78410167                       # number of overall hits
system.cpu1.dcache.overall_hits::total       78410167                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       485024                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       485024                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       547874                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       547874                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1461                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1461                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          470                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1032898                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1032898                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1032898                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1032898                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     63704210                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     63704210                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     15738855                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15738855                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        31088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        31088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        31079                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        31079                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     79443065                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     79443065                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     79443065                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     79443065                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007614                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007614                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.034810                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.034810                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.046996                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.046996                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.015123                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.015123                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.013002                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013002                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.013002                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013002                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       670856                       # number of writebacks
system.cpu1.dcache.writebacks::total           670856                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            86801                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          243272938                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            86801                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2802.651329                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        651609757                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       651609757                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    325674677                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      325674677                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    325674677                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       325674677                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    325674677                       # number of overall hits
system.cpu1.icache.overall_hits::total      325674677                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        86801                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        86801                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        86801                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         86801                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        86801                       # number of overall misses
system.cpu1.icache.overall_misses::total        86801                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    325761478                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    325761478                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    325761478                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    325761478                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    325761478                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    325761478                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000266                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000266                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000266                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000266                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000266                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000266                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        86801                       # number of writebacks
system.cpu1.icache.writebacks::total            86801                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     11985                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1024     28.37%     28.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.03%     28.39% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    179      4.96%     33.35% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     15      0.42%     33.77% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2391     66.23%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3610                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1024     45.78%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.04%     45.82% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     179      8.00%     53.82% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      15      0.67%     54.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1018     45.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2237                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            173688556000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                8771000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2008000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              153251500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        173852658000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.425763                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.619668                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      6.25%      6.25% # number of syscalls executed
system.cpu2.kern.syscall::71                        6     37.50%     43.75% # number of syscalls executed
system.cpu2.kern.syscall::73                        3     18.75%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::74                        6     37.50%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    16                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   34      0.30%      0.30% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   41      0.36%      0.65% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3173     27.67%     28.32% # number of callpals executed
system.cpu2.kern.callpal::rdps                    366      3.19%     31.51% # number of callpals executed
system.cpu2.kern.callpal::rti                     246      2.15%     33.66% # number of callpals executed
system.cpu2.kern.callpal::callsys                  34      0.30%     33.96% # number of callpals executed
system.cpu2.kern.callpal::rdunique               7574     66.04%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 11468                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              288                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                222                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                223                      
system.cpu2.kern.mode_good::user                  222                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.774306                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.872549                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         236691500      0.15%      0.15% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        162735922000     99.85%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      41                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          1184809                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.605550                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           77074732                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1184809                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            65.052453                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   503.605550                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.983605                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983605                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        160326630                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       160326630                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     63196304                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       63196304                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15085018                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15085018                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        29873                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        29873                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        30069                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        30069                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     78281322                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78281322                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     78281322                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78281322                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       542879                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       542879                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       673813                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       673813                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1775                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1775                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1564                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1564                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1216692                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1216692                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1216692                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1216692                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     63739183                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     63739183                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     15758831                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15758831                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        31648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        31648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        31633                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        31633                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     79498014                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     79498014                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     79498014                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     79498014                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008517                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008517                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.042758                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.042758                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.056086                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.056086                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.049442                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.049442                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.015305                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015305                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.015305                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.015305                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       832845                       # number of writebacks
system.cpu2.dcache.writebacks::total           832845                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            86571                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          271127175                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            86571                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3131.847559                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        651997027                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       651997027                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    325868657                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      325868657                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    325868657                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       325868657                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    325868657                       # number of overall hits
system.cpu2.icache.overall_hits::total      325868657                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        86571                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        86571                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        86571                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         86571                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        86571                       # number of overall misses
system.cpu2.icache.overall_misses::total        86571                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    325955228                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    325955228                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    325955228                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    325955228                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    325955228                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    325955228                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000266                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000266                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000266                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000266                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000266                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000266                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        86571                       # number of writebacks
system.cpu2.icache.writebacks::total            86571                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     11442                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     905     27.37%     27.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    179      5.41%     32.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     24      0.73%     33.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2199     66.50%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3307                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      905     45.09%     45.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     179      8.92%     54.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      24      1.20%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     899     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2007                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            175136209500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                8771000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2919500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              117380000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        175265280000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.408822                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.606894                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   17      0.15%      0.15% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   23      0.21%      0.36% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2888     25.99%     26.35% # number of callpals executed
system.cpu3.kern.callpal::rdps                    368      3.31%     29.66% # number of callpals executed
system.cpu3.kern.callpal::rti                     225      2.02%     31.68% # number of callpals executed
system.cpu3.kern.callpal::callsys                  13      0.12%     31.80% # number of callpals executed
system.cpu3.kern.callpal::rdunique               7579     68.20%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 11113                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              248                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                197                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                197                      
system.cpu3.kern.mode_good::user                  197                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.794355                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.885393                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       12864542500      7.32%      7.32% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        162864703000     92.68%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      23                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           947305                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          501.257044                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           73636226                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           947305                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            77.732331                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   501.257044                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.979018                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.979018                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        160169064                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       160169064                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     63319300                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       63319300                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     15264821                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15264821                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        29131                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        29131                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        30535                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30535                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     78584121                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        78584121                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     78584121                       # number of overall hits
system.cpu3.dcache.overall_hits::total       78584121                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       449096                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       449096                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       510964                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       510964                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         2005                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2005                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          579                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          579                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       960060                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        960060                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       960060                       # number of overall misses
system.cpu3.dcache.overall_misses::total       960060                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     63768396                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     63768396                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     15775785                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15775785                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        31136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        31136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        31114                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        31114                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     79544181                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     79544181                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     79544181                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     79544181                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007043                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007043                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.032389                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032389                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.064395                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.064395                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.018609                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.018609                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012070                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012070                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012070                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012070                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       599624                       # number of writebacks
system.cpu3.dcache.writebacks::total           599624                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            87276                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          218157943                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            87276                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2499.632694                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          230                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        652264414                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       652264414                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    326001293                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      326001293                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    326001293                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       326001293                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    326001293                       # number of overall hits
system.cpu3.icache.overall_hits::total      326001293                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        87276                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        87276                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        87276                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         87276                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        87276                       # number of overall misses
system.cpu3.icache.overall_misses::total        87276                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    326088569                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    326088569                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    326088569                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    326088569                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    326088569                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    326088569                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000268                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000268                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000268                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000268                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000268                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000268                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        87276                       # number of writebacks
system.cpu3.icache.writebacks::total            87276                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  534                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 534                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1585                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1585                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          674                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          892                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          925                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          446                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8814                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    33398                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          384                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          384                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      3692                       # number of replacements
system.l2.tags.tagsinuse                 129075.337718                       # Cycle average of tags in use
system.l2.tags.total_refs                       86546                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3692                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.441495                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    103222.617326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4685.787436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      3965.198374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       357.000197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data              111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      4861.001723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      6063.701623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst             1821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1723.011314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   194.126888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   344.655147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    73.387019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     2.933816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1043.369912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   525.268474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    75.279439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     5.999030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.787526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.035750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.030252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.037086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.046262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.013893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.002630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.007960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.004007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984767                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        129530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       128863                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988235                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62797281                       # Number of tag accesses
system.l2.tags.data_accesses                 62797281                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2724013                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2724013                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        86786                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            86786                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          456                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          176                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          223                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          361                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1216                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 13                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       491642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       543383                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       645186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       503087                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2183298                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        91764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        86710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        86359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        87200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             352033                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       495884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       479237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       524127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       441263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1940511                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        91764                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       987526                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        86710                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1022620                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        86359                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1169313                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        87200                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       944350                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4475842                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        91764                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       987526                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        86710                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1022620                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        86359                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1169313                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        87200                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       944350                       # number of overall hits
system.l2.overall_hits::total                 4475842                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3288                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          857                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         3736                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1985                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9866                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              129                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2889                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          292                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4072                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           91                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              574                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             366                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1030                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           91                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          209                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          212                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2900                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           76                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          299                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5012                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          195                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1030                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           91                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          209                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          212                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2900                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           76                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          299                       # number of overall misses
system.l2.overall_misses::total                  5012                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2724013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2724013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        86786                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        86786                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3744                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1033                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         3959                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2346                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11082                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       492326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       543590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       648075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       503379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2187370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        91959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        86801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        86571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        87276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         352607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       496230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       479239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       524138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       441270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1940877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        91959                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       988556                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        86801                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1022829                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        86571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1172213                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        87276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       944649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4480854                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        91959                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       988556                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        86801                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1022829                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        86571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1172213                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        87276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       944649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4480854                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.878205                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.829622                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.943673                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.846121                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.890273                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.921053                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.908451                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.001389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.000381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.004458                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.000580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001862                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.002121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.001048                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.002449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.000871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001628                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.000697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.000004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.000016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000189                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.002121                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.001042                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.001048                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.000204                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.002449                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.002474                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.000871                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.000317                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001119                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.002121                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.001042                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.001048                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.000204                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.002449                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.002474                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.000871                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.000317                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001119                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3574                       # number of writebacks
system.l2.writebacks::total                      3574                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 533                       # Transaction distribution
system.membus.trans_dist::ReadResp               1474                       # Transaction distribution
system.membus.trans_dist::WriteReq               1201                       # Transaction distribution
system.membus.trans_dist::WriteResp              1201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3958                       # Transaction distribution
system.membus.trans_dist::CleanEvict              118                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            34111                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3661                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           11221                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25536                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           941                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           384                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          384                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        82947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        86415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  87569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       471040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       479854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  504494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             70444                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   70444    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               70444                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            63786582                       # DTB read hits
system.switch_cpus0.dtb.read_misses                88                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        63672692                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           15797206                       # DTB write hits
system.switch_cpus0.dtb.write_misses               39                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       15717573                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            79583788                       # DTB hits
system.switch_cpus0.dtb.data_misses               127                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        79390265                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          325627757                       # ITB hits
system.switch_cpus0.itb.fetch_misses               55                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      325627812                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               347705633                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          326099713                       # Number of instructions committed
system.switch_cpus0.committedOps            326099713                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    240201311                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     104591966                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            5501096                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     22940044                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           240201311                       # number of integer instructions
system.switch_cpus0.num_fp_insts            104591966                       # number of float instructions
system.switch_cpus0.num_int_register_reads    425481122                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    166671899                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    127622750                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     89274670                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             79591991                       # number of memory refs
system.switch_cpus0.num_load_insts           63794505                       # Number of load instructions
system.switch_cpus0.num_store_insts          15797486                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      23274438.928223                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      324431194.071777                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.933063                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.066937                       # Percentage of idle cycles
system.switch_cpus0.Branches                 31874821                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     22939312      7.03%      7.03% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        159955986     49.05%     56.09% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          632679      0.19%     56.28% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       33684939     10.33%     66.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        4199172      1.29%     67.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        3437039      1.05%     68.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      21081992      6.46%     75.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         509713      0.16%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt          1260      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        63830376     19.57%     95.15% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       15797873      4.84%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         29499      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         326099840                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            63727563                       # DTB read hits
system.switch_cpus1.dtb.read_misses                71                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        63654709                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           15770103                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       15716319                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            79497666                       # DTB hits
system.switch_cpus1.dtb.data_misses               109                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        79371028                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          325461523                       # ITB hits
system.switch_cpus1.itb.fetch_misses               40                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      325461563                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               350531407                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          325761369                       # Number of instructions committed
system.switch_cpus1.committedOps            325761369                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    239883293                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     104579890                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            5483642                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     22906106                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           239883293                       # number of integer instructions
system.switch_cpus1.num_fp_insts            104579890                       # number of float instructions
system.switch_cpus1.num_int_register_reads    425050048                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    166424969                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    127614538                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     89266464                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             79505776                       # number of memory refs
system.switch_cpus1.num_load_insts           63735369                       # Number of load instructions
system.switch_cpus1.num_store_insts          15770407                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      23802980.719444                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      326728426.280556                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.932095                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.067905                       # Percentage of idle cycles
system.switch_cpus1.Branches                 31817286                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     22935403      7.04%      7.04% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        159725824     49.03%     56.07% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          631332      0.19%     56.27% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       33680770     10.34%     66.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        4199172      1.29%     67.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3434459      1.05%     68.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      21081992      6.47%     75.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         508907      0.16%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt          1260      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        63767288     19.57%     95.15% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       15770433      4.84%     99.99% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         24638      0.01%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         325761478                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            63762947                       # DTB read hits
system.switch_cpus2.dtb.read_misses               165                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        63665723                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           15790591                       # DTB write hits
system.switch_cpus2.dtb.write_misses               62                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       15712287                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            79553538                       # DTB hits
system.switch_cpus2.dtb.data_misses               227                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        79378010                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          325519439                       # ITB hits
system.switch_cpus2.itb.fetch_misses               99                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      325519538                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               347705258                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          325955001                       # Number of instructions committed
system.switch_cpus2.committedOps            325955001                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    240053291                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     104593581                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            5490055                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     22928462                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           240053291                       # number of integer instructions
system.switch_cpus2.num_fp_insts            104593581                       # number of float instructions
system.switch_cpus2.num_int_register_reads    425300515                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    166545110                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    127623628                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     89275676                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             79562002                       # number of memory refs
system.switch_cpus2.num_load_insts           63771002                       # Number of load instructions
system.switch_cpus2.num_store_insts          15791000                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      23418240.011258                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      324287017.988742                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.932649                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.067351                       # Percentage of idle cycles
system.switch_cpus2.Branches                 31852287                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     22945070      7.04%      7.04% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        159838554     49.04%     56.08% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          632946      0.19%     56.27% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     56.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       33684905     10.33%     66.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        4199165      1.29%     67.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        3437227      1.05%     68.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      21081962      6.47%     75.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         509598      0.16%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt          1260      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        63805277     19.57%     95.15% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       15791119      4.84%     99.99% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         28145      0.01%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         325955228                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            63791808                       # DTB read hits
system.switch_cpus3.dtb.read_misses                67                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        63715638                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           15807073                       # DTB write hits
system.switch_cpus3.dtb.write_misses               32                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       15751655                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            79598881                       # DTB hits
system.switch_cpus3.dtb.data_misses                99                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        79467293                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          325773121                       # ITB hits
system.switch_cpus3.itb.fetch_misses               36                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      325773157                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               350531144                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          326088470                       # Number of instructions committed
system.switch_cpus3.committedOps            326088470                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    240195842                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     104584883                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            5486200                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     22962494                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           240195842                       # number of integer instructions
system.switch_cpus3.num_fp_insts            104584883                       # number of float instructions
system.switch_cpus3.num_int_register_reads    425478489                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    166641524                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    127618185                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     89270001                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             79606988                       # number of memory refs
system.switch_cpus3.num_load_insts           63799603                       # Number of load instructions
system.switch_cpus3.num_store_insts          15807385                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      23474906.238724                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      327056237.761276                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.933030                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.066970                       # Percentage of idle cycles
system.switch_cpus3.Branches                 31885607                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     22937699      7.03%      7.03% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        159944631     49.05%     56.08% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          631910      0.19%     56.28% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     56.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       33682542     10.33%     66.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        4199179      1.29%     67.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        3435603      1.05%     68.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      21082022      6.47%     75.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         509195      0.16%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt          1260      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        63832149     19.58%     95.14% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       15807457      4.85%     99.99% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         24922      0.01%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         326088569                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      9093405                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3721907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2297122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                533                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2347509                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1201                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2724013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        86786                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          270984                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           34101                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3674                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37775                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2210060                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2210060                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        352607                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1994369                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       209284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2756731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       192909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2804622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       196477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3338665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       193330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2582855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12274873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7508800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    104567051                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6790912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    108925016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7033984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    130362463                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6787456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     99574572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              471550254                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4462                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          9099601                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.582327                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.954553                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6158749     67.68%     67.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1263696     13.89%     81.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 996217     10.95%     92.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 680939      7.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9099601                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000535                       # Number of seconds simulated
sim_ticks                                   534530500                       # Number of ticks simulated
final_tick                               2437953059000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              964058412                       # Simulator instruction rate (inst/s)
host_op_rate                                964043387                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              361327531                       # Simulator tick rate (ticks/s)
host_mem_usage                                 763168                       # Number of bytes of host memory used
host_seconds                                     1.48                       # Real time elapsed on the host
sim_insts                                  1426137843                       # Number of instructions simulated
sim_ops                                    1426137843                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst        12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data        33024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data         7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              54848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        47872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           47872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data          516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           748                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                748                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst     23347592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      3711668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     61781320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       119731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     13649361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             102609673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     23347592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       119731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23467323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        89558968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89558968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        89558968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     23347592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      3711668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     61781320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       119731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     13649361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192168641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5695                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2434     42.75%     42.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    813     14.28%     57.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.02%     57.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      2      0.04%     57.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2444     42.92%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5694                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2434     42.81%     42.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     813     14.30%     57.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.02%     57.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       2      0.04%     57.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2435     42.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5685                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1019323000     71.35%     71.35% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               60840500      4.26%     75.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     75.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 206000      0.01%     75.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              348261000     24.38%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1428679500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.996318                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998419                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 4068     83.34%     83.34% # number of callpals executed
system.cpu0.kern.callpal::rdps                      1      0.02%     83.36% # number of callpals executed
system.cpu0.kern.callpal::rti                     812     16.64%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4881                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              814                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               47                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          464.555762                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             520310                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              506                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1028.280632                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   464.555762                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.907335                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.907335                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           646883                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          646883                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       199489                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         199489                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       113751                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        113751                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4912                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4912                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4816                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4816                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       313240                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          313240                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       313240                       # number of overall hits
system.cpu0.dcache.overall_hits::total         313240                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          153                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          153                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          141                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           25                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           60                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          294                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           294                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          294                       # number of overall misses
system.cpu0.dcache.overall_misses::total          294                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       199642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       199642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       113892                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       113892                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         4937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         4876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       313534                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       313534                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       313534                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       313534                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.000766                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000766                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001238                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001238                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.005064                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005064                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.012305                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.012305                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.000938                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000938                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.000938                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000938                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           27                       # number of writebacks
system.cpu0.dcache.writebacks::total               27                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               86                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           51681487                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              598                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86423.891304                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2132594                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2132594                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1066168                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1066168                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1066168                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1066168                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1066168                       # number of overall hits
system.cpu0.icache.overall_hits::total        1066168                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           86                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           86                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           86                       # number of overall misses
system.cpu0.icache.overall_misses::total           86                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1066254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1066254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1066254                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1066254                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1066254                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1066254                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000081                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000081                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu0.icache.writebacks::total               86                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1962                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     492     45.81%     45.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.09%     45.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.09%     46.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    580     54.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1074                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      492     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.10%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.10%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     491     49.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  985                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               298835000     90.71%     90.71% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     90.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%     90.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               30385500      9.22%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           329434000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.846552                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.917132                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      4.00%      4.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      4.00%      8.00% # number of syscalls executed
system.cpu1.kern.syscall::4                        20     80.00%     88.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      4.00%     92.00% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      4.00%     96.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      4.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    25                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   21      1.51%      1.58% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.22%      1.79% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1016     72.94%     74.73% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.14%     74.87% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.07%     74.95% # number of callpals executed
system.cpu1.kern.callpal::rti                      56      4.02%     78.97% # number of callpals executed
system.cpu1.kern.callpal::callsys                  34      2.44%     81.41% # number of callpals executed
system.cpu1.kern.callpal::imb                       6      0.43%     81.84% # number of callpals executed
system.cpu1.kern.callpal::rdunique                253     18.16%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1393                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               76                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 55                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 56                      
system.cpu1.kern.mode_good::user                   55                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.736842                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.842105                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         160249000     61.83%     61.83% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            98946000     38.17%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             8031                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          471.169294                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3945935                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8398                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           469.866040                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   471.169294                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.920253                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920253                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           336101                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          336101                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        95590                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          95590                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        57047                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         57047                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1316                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1460                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       152637                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          152637                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       152637                       # number of overall hits
system.cpu1.dcache.overall_hits::total         152637                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         5466                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5466                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2693                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2693                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          263                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          263                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           92                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           92                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8159                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8159                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8159                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8159                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       101056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       101056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        59740                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        59740                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1552                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1552                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       160796                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       160796                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       160796                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       160796                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.054089                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.054089                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.045079                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045079                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.166561                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.166561                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.059278                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.059278                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.050741                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050741                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.050741                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.050741                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6661                       # number of writebacks
system.cpu1.dcache.writebacks::total             6661                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7168                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.910612                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           82974923                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7680                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         10804.026432                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.910612                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999825                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999825                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1043961                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1043961                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       511221                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         511221                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       511221                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          511221                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       511221                       # number of overall hits
system.cpu1.icache.overall_hits::total         511221                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7173                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7173                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7173                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7173                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7173                       # number of overall misses
system.cpu1.icache.overall_misses::total         7173                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       518394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       518394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       518394                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       518394                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       518394                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       518394                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.013837                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013837                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.013837                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013837                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.013837                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013837                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7168                       # number of writebacks
system.cpu1.icache.writebacks::total             7168                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       821                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     108     46.35%     46.35% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.43%     46.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      0.86%     47.64% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    122     52.36%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 233                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      108     49.77%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.46%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      0.92%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     106     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  217                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1214323000     99.23%     99.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     99.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 321000      0.03%     99.26% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                9086000      0.74%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1223779000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.868852                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.931330                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.32%      0.32% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   58     18.83%     19.16% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      1.62%     20.78% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  160     51.95%     72.73% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      0.97%     73.70% # number of callpals executed
system.cpu2.kern.callpal::rti                      70     22.73%     96.43% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      2.92%     99.35% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.65%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   308                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       12071285500     99.93%     99.93% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user             8186500      0.07%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             2048                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          407.731468                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1340552                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2330                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           575.344206                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   407.731468                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.796351                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.796351                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          282                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.550781                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            83097                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           83097                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        23484                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          23484                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        13668                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         13668                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          479                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          479                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          506                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          506                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        37152                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           37152                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        37152                       # number of overall hits
system.cpu2.dcache.overall_hits::total          37152                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1559                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1559                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          670                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          670                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           44                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           17                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2229                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2229                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2229                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2229                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        25043                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        25043                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        14338                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        14338                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          523                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          523                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        39381                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        39381                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        39381                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        39381                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.062253                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.062253                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.046729                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.046729                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.084130                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.084130                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.032505                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.032505                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.056601                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.056601                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.056601                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.056601                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1518                       # number of writebacks
system.cpu2.dcache.writebacks::total             1518                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1304                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           54918340                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1816                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         30241.376652                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           288608                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          288608                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       142348                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         142348                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       142348                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          142348                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       142348                       # number of overall hits
system.cpu2.icache.overall_hits::total         142348                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         1304                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1304                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         1304                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1304                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         1304                       # number of overall misses
system.cpu2.icache.overall_misses::total         1304                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       143652                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       143652                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       143652                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       143652                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       143652                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       143652                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009077                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009077                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009077                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009077                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009077                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009077                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         1304                       # number of writebacks
system.cpu2.icache.writebacks::total             1304                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1253                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     264     48.98%     48.98% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.19%     49.17% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     49.35% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    273     50.65%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 539                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      262     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.19%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     261     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  525                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               522466500     97.73%     97.73% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     97.74% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     97.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               11984500      2.24%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           534612000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992424                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.956044                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.974026                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   54      8.75%      9.24% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.16%      9.40% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  436     70.66%     80.06% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.49%     80.55% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.71% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     16.37%     97.08% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.43%     99.51% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.49%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   617                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         460313000     85.91%     85.91% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75501500     14.09%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      54                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12841                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          494.411739                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5180842                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13353                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           387.990863                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   494.411739                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.965648                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.965648                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           359313                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          359313                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        77172                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          77172                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80580                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80580                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1167                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1167                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1274                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1274                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       157752                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          157752                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       157752                       # number of overall hits
system.cpu3.dcache.overall_hits::total         157752                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5885                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5885                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6946                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6946                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          141                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          141                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           28                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12831                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12831                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12831                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12831                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        83057                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        83057                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1302                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1302                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       170583                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       170583                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       170583                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       170583                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.070855                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070855                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079359                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079359                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.107798                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.107798                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.021505                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.021505                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075219                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075219                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075219                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075219                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8832                       # number of writebacks
system.cpu3.dcache.writebacks::total             8832                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4554                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999015                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          108305642                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5066                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         21378.926569                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999015                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           919066                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          919066                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       452699                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         452699                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       452699                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          452699                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       452699                       # number of overall hits
system.cpu3.icache.overall_hits::total         452699                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4556                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4556                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4556                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4556                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4556                       # number of overall misses
system.cpu3.icache.overall_misses::total         4556                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       457255                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       457255                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       457255                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       457255                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       457255                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       457255                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009964                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009964                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009964                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009964                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009964                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009964                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4554                       # number of writebacks
system.cpu3.icache.writebacks::total             4554                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 4868                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4868                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3259                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         6490                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   16254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         8929                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        19593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    19593                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                       849                       # number of replacements
system.l2.tags.tagsinuse                 129582.406464                       # Cycle average of tags in use
system.l2.tags.total_refs                    10841769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    130320                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     83.193439                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    103573.978132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4665.423252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      3894.886136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst              357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data              111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst             4861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data             6063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst             1821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1714.171699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst          195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data          346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   270.663731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    21.408979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst         1079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   524.875477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    76.999058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data            7                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.790207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.035594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.029716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.037086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.046257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.013893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.002640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.008232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.004004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988635                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        129471                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       120782                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987785                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    543924                       # Number of tag accesses
system.l2.tags.data_accesses                   543924                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        17038                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17038                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         9879                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9879                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         2443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         6361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8935                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         6978                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         1304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         4554                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12922                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           37                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         5242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         1488                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         5799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12566                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           48                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         6978                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         7685                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         1304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1608                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         4554                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        12160                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34423                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           86                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           48                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         6978                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         7685                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         1304                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1608                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         4554                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        12160                       # number of overall hits
system.l2.overall_hits::total                   34423                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           98                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                143                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 755                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              196                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              22                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst          195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          517                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          223                       # number of demand (read+write) misses
system.l2.demand_misses::total                    973                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst          195                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          517                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          223                       # number of overall misses
system.l2.overall_misses::total                   973                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        17038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         9879                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9879                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              170                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         1304                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           37                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         5262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         1490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           86                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7173                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7722                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         1304                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         2125                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4555                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12383                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35396                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           86                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7173                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7722                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         1304                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         2125                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4555                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12383                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35396                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.980000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.631579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841176                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.006911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.811024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.033870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.077915                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.027185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.000220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014941                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.003801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.001342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001748                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.027185                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.004792                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.243294                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.000220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.018009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.027489                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.027185                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.004792                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.243294                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.000220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.018009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.027489                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  748                       # number of writebacks
system.l2.writebacks::total                       748                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4868                       # Transaction distribution
system.membus.trans_dist::ReadResp               5086                       # Transaction distribution
system.membus.trans_dist::WriteReq               3259                       # Transaction distribution
system.membus.trans_dist::WriteResp              3259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          748                       # Transaction distribution
system.membus.trans_dist::CleanEvict              101                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              469                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            196                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             282                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1019                       # Transaction distribution
system.membus.trans_dist::ReadExResp              639                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           218                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        20144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        19593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       102720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       122313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  122313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             10878                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   10878    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               10878                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              207823                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             122825                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              330648                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             117119                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         117119                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2857473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1066254                       # Number of instructions committed
system.switch_cpus0.committedOps              1066254                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1025509                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              99126                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        68755                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1025509                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1304556                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       794934                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               332274                       # number of memory refs
system.switch_cpus0.num_load_insts             209447                       # Number of load instructions
system.switch_cpus0.num_store_insts            122827                       # Number of store instructions
system.switch_cpus0.num_idle_cycles       7505.450268                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2849967.549732                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.997373                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.002627                       # Percentage of idle cycles
system.switch_cpus0.Branches                   181717                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4876      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           681847     63.95%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             819      0.08%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.48% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          225782     21.18%     85.66% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         122830     11.52%     97.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         30100      2.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1066254                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              102179                       # DTB read hits
system.switch_cpus1.dtb.read_misses               263                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           42005                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              61287                       # DTB write hits
system.switch_cpus1.dtb.write_misses               29                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          24126                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              163466                       # DTB hits
system.switch_cpus1.dtb.data_misses               292                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           66131                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             209485                       # ITB hits
system.switch_cpus1.itb.fetch_misses              263                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         209748                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  658600                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             518090                       # Number of instructions committed
system.switch_cpus1.committedOps               518090                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       499851                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1211                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              13008                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        75200                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              499851                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1211                       # number of float instructions
system.switch_cpus1.num_int_register_reads       667944                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       358649                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          857                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          611                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               164292                       # number of memory refs
system.switch_cpus1.num_load_insts             102898                       # Number of load instructions
system.switch_cpus1.num_store_insts             61394                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      339079.560136                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      319520.439864                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.485151                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.514849                       # Percentage of idle cycles
system.switch_cpus1.Branches                    92967                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         8868      1.71%      1.71% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           331321     63.91%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             984      0.19%     65.81% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.81% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            208      0.04%     65.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp             33      0.01%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             66      0.01%     65.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             1      0.00%     65.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             15      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          105576     20.37%     86.24% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          61681     11.90%     98.14% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          9641      1.86%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            518394                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               25020                       # DTB read hits
system.switch_cpus2.dtb.read_misses               326                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              14757                       # DTB write hits
system.switch_cpus2.dtb.write_misses               38                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               39777                       # DTB hits
system.switch_cpus2.dtb.data_misses               364                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              23546                       # ITB hits
system.switch_cpus2.itb.fetch_misses              125                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          23671                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2447561                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             143267                       # Number of instructions committed
system.switch_cpus2.committedOps               143267                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       137806                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               2911                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        16584                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              137806                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  296                       # number of float instructions
system.switch_cpus2.num_int_register_reads       183708                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       105194                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                40886                       # number of memory refs
system.switch_cpus2.num_load_insts              25904                       # Number of load instructions
system.switch_cpus2.num_store_insts             14982                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      2118397.711324                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      329163.288676                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.134486                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.865514                       # Percentage of idle cycles
system.switch_cpus2.Branches                    20584                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         2846      1.98%      1.98% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu            92188     64.17%     66.16% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              93      0.06%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             24      0.02%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           26988     18.79%     85.03% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          14991     10.44%     95.46% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6519      4.54%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            143652                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               83892                       # DTB read hits
system.switch_cpus3.dtb.read_misses               371                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88767                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              172659                       # DTB hits
system.switch_cpus3.dtb.data_misses               477                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             162315                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162467                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1069063                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             456773                       # Number of instructions committed
system.switch_cpus3.committedOps               456773                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       439530                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3685                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8773                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        47390                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              439530                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3685                       # number of float instructions
system.switch_cpus3.num_int_register_reads       632266                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       299148                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2400                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2386                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               173781                       # number of memory refs
system.switch_cpus3.num_load_insts              84736                       # Number of load instructions
system.switch_cpus3.num_store_insts             89045                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      611657.143142                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      457405.856858                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.427857                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.572143                       # Percentage of idle cycles
system.switch_cpus3.Branches                    59125                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9788      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           260164     56.90%     59.04% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             539      0.12%     59.16% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1174      0.26%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           87070     19.04%     78.50% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          89113     19.49%     97.99% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9180      2.01%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            457255                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        73381                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        33948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         7818                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               4868                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             31523                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3259                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3259                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9879                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4126                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             380                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           197                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10070                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10070                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13119                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13536                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        17020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        24430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         6302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        38032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                121901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         7040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        33320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       844992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       954137                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       122112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       240736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       497728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1392616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4092681                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             849                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            82357                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.224996                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.658439                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  71589     86.93%     86.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5916      7.18%     94.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1942      2.36%     96.47% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2910      3.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              82357                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
