

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Sun Sep 15 02:00:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.691 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     59|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     13|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|     20|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     20|    117|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_16_1_1_U61  |mux_3_2_16_1_1  |        0|   0|  0|  13|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  13|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_117_p2   |         +|   0|  0|  10|           2|           1|
    |icmp_ln23_fu_82_p2   |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln25_fu_103_p2  |      icmp|   0|  0|  23|          16|          16|
    |max_val_1_fu_109_p3  |    select|   0|  0|  16|           1|          16|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  59|          21|          35|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i               |   9|          2|    2|          4|
    |ap_sig_allocacmp_max_val_load_1  |   9|          2|   16|         32|
    |i_2_fu_40                        |   9|          2|    2|          4|
    |max_val_fu_36                    |   9|          2|   16|         32|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  45|         10|   37|         74|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   1|   0|    1|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |i_2_fu_40      |   2|   0|    2|          0|
    |max_val_fu_36  |  16|   0|   16|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  20|   0|   20|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|layer2_output_reload    |   in|   16|     ap_none|                     layer2_output_reload|        scalar|
|layer2_output_1_reload  |   in|   16|     ap_none|                   layer2_output_1_reload|        scalar|
|layer2_output_2_reload  |   in|   16|     ap_none|                   layer2_output_2_reload|        scalar|
|max_val_out             |  out|   16|      ap_vld|                              max_val_out|       pointer|
|max_val_out_ap_vld      |  out|    1|      ap_vld|                              max_val_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.69>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 4 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer2_output_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_2_reload"   --->   Operation 6 'read' 'layer2_output_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer2_output_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_1_reload"   --->   Operation 7 'read' 'layer2_output_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_output_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_reload"   --->   Operation 8 'read' 'layer2_output_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 1, i2 %i_2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 %layer2_output_reload_read, i16 %max_val"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i2 %i_2" [nn.cpp:23->nn.cpp:82]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%icmp_ln23 = icmp_eq  i2 %i, i2 3" [nn.cpp:23->nn.cpp:82]   --->   Operation 13 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.body.i.split, void %VITIS_LOOP_29_2.i.exitStub" [nn.cpp:23->nn.cpp:82]   --->   Operation 14 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%max_val_load_1 = load i16 %max_val" [nn.cpp:25->nn.cpp:82]   --->   Operation 15 'load' 'max_val_load_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [nn.cpp:24->nn.cpp:82]   --->   Operation 16 'specpipeline' 'specpipeline_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [nn.cpp:19->nn.cpp:82]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:23->nn.cpp:82]   --->   Operation 18 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.64ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 0, i16 %layer2_output_1_reload_read, i16 %layer2_output_2_reload_read, i2 %i" [nn.cpp:25->nn.cpp:82]   --->   Operation 19 'mux' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.14ns)   --->   "%icmp_ln25 = icmp_sgt  i16 %tmp, i16 %max_val_load_1" [nn.cpp:25->nn.cpp:82]   --->   Operation 20 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%max_val_1 = select i1 %icmp_ln25, i16 %tmp, i16 %max_val_load_1" [nn.cpp:25->nn.cpp:82]   --->   Operation 21 'select' 'max_val_1' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%add_ln23 = add i2 %i, i2 1" [nn.cpp:23->nn.cpp:82]   --->   Operation 22 'add' 'add_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln23 = store i2 %add_ln23, i2 %i_2" [nn.cpp:23->nn.cpp:82]   --->   Operation 23 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (1.61ns)   --->   "%store_ln23 = store i16 %max_val_1, i16 %max_val" [nn.cpp:23->nn.cpp:82]   --->   Operation 24 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.61>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body.i" [nn.cpp:23->nn.cpp:82]   --->   Operation 25 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%max_val_load = load i16 %max_val"   --->   Operation 26 'load' 'max_val_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %max_val_out, i16 %max_val_load"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_output_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_val_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val                     (alloca           ) [ 01]
i_2                         (alloca           ) [ 01]
layer2_output_2_reload_read (read             ) [ 00]
layer2_output_1_reload_read (read             ) [ 00]
layer2_output_reload_read   (read             ) [ 00]
store_ln0                   (store            ) [ 00]
store_ln0                   (store            ) [ 00]
br_ln0                      (br               ) [ 00]
i                           (load             ) [ 00]
icmp_ln23                   (icmp             ) [ 01]
br_ln23                     (br               ) [ 00]
max_val_load_1              (load             ) [ 00]
specpipeline_ln24           (specpipeline     ) [ 00]
speclooptripcount_ln19      (speclooptripcount) [ 00]
specloopname_ln23           (specloopname     ) [ 00]
tmp                         (mux              ) [ 00]
icmp_ln25                   (icmp             ) [ 00]
max_val_1                   (select           ) [ 00]
add_ln23                    (add              ) [ 00]
store_ln23                  (store            ) [ 00]
store_ln23                  (store            ) [ 00]
br_ln23                     (br               ) [ 00]
max_val_load                (load             ) [ 00]
write_ln0                   (write            ) [ 00]
ret_ln0                     (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_output_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_output_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_output_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_val_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="max_val_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="i_2_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="layer2_output_2_reload_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_2_reload_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="layer2_output_1_reload_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_1_reload_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="layer2_output_reload_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_reload_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="0" index="2" bw="16" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="2" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="2" slack="0"/>
<pin id="81" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln23_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="max_val_load_1_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="16" slack="0"/>
<pin id="95" dir="0" index="3" bw="16" slack="0"/>
<pin id="96" dir="0" index="4" bw="2" slack="0"/>
<pin id="97" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln25_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="max_val_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="16" slack="0"/>
<pin id="113" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln23_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln23_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln23_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="max_val_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="max_val_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_2_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="56" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="50" pin="2"/><net_sink comp="91" pin=2"/></net>

<net id="101"><net_src comp="44" pin="2"/><net_sink comp="91" pin=3"/></net>

<net id="102"><net_src comp="79" pin="1"/><net_sink comp="91" pin=4"/></net>

<net id="107"><net_src comp="91" pin="5"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="88" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="91" pin="5"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="88" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="79" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="109" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="140"><net_src comp="36" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="40" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_val_out | {1 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_1_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_2_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln23 : 2
		br_ln23 : 3
		max_val_load_1 : 1
		tmp : 2
		icmp_ln25 : 3
		max_val_1 : 4
		add_ln23 : 2
		store_ln23 : 3
		store_ln23 : 5
		max_val_load : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|   icmp   |             icmp_ln23_fu_82            |    0    |    10   |
|          |            icmp_ln25_fu_103            |    0    |    23   |
|----------|----------------------------------------|---------|---------|
|  select  |            max_val_1_fu_109            |    0    |    16   |
|----------|----------------------------------------|---------|---------|
|    mux   |                tmp_fu_91               |    0    |    13   |
|----------|----------------------------------------|---------|---------|
|    add   |             add_ln23_fu_117            |    0    |    10   |
|----------|----------------------------------------|---------|---------|
|          | layer2_output_2_reload_read_read_fu_44 |    0    |    0    |
|   read   | layer2_output_1_reload_read_read_fu_50 |    0    |    0    |
|          |  layer2_output_reload_read_read_fu_56  |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |          write_ln0_write_fu_62         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    72   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|  i_2_reg_145  |    2   |
|max_val_reg_137|   16   |
+---------------+--------+
|     Total     |   18   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   72   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   18   |    -   |
+-----------+--------+--------+
|   Total   |   18   |   72   |
+-----------+--------+--------+
