<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="test_riscv_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="test_riscv" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="21.666 ns"></ZoomStartTime>
      <ZoomEndTime time="151.667 ns"></ZoomEndTime>
      <Cursor1Time time="130.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="135"></NameColumnWidth>
      <ValueColumnWidth column_width="64"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="29" />
   <wvobject fp_name="/test_riscv/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/PC_EX" type="array">
      <obj_property name="ElementShortName">PC_EX[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_EX[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/ALU_OUT_EX" type="array">
      <obj_property name="ElementShortName">ALU_OUT_EX[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_OUT_EX[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/PC_MEM" type="array">
      <obj_property name="ElementShortName">PC_MEM[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_MEM[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/DATA_MEMORY_MEM" type="array">
      <obj_property name="ElementShortName">DATA_MEMORY_MEM[31:0]</obj_property>
      <obj_property name="ObjectShortName">DATA_MEMORY_MEM[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/ALU_DATA_WB" type="array">
      <obj_property name="ElementShortName">ALU_DATA_WB[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_DATA_WB[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/PCSrc" type="logic">
      <obj_property name="ElementShortName">PCSrc</obj_property>
      <obj_property name="ObjectShortName">PCSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/pipeline_stall" type="logic">
      <obj_property name="ElementShortName">pipeline_stall</obj_property>
      <obj_property name="ObjectShortName">pipeline_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/forwardA" type="array">
      <obj_property name="ElementShortName">forwardA[1:0]</obj_property>
      <obj_property name="ObjectShortName">forwardA[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/forwardB" type="array">
      <obj_property name="ElementShortName">forwardB[1:0]</obj_property>
      <obj_property name="ObjectShortName">forwardB[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/Memory/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/Memory/mem_read" type="logic">
      <obj_property name="ElementShortName">mem_read</obj_property>
      <obj_property name="ObjectShortName">mem_read</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/Memory/mem_write" type="logic">
      <obj_property name="ElementShortName">mem_write</obj_property>
      <obj_property name="ObjectShortName">mem_write</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/Memory/address" type="array">
      <obj_property name="ElementShortName">address[31:0]</obj_property>
      <obj_property name="ObjectShortName">address[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/Memory/write_data" type="array">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/Memory/read_data" type="array">
      <obj_property name="ElementShortName">read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/Memory/dataMemory" type="array">
      <obj_property name="ElementShortName">dataMemory[0:1023][31:0]</obj_property>
      <obj_property name="ObjectShortName">dataMemory[0:1023][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/Memory/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/instruction_decode/REGISTER_FILE_MODULE/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/instruction_decode/REGISTER_FILE_MODULE/reg_write" type="logic">
      <obj_property name="ElementShortName">reg_write</obj_property>
      <obj_property name="ObjectShortName">reg_write</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/instruction_decode/REGISTER_FILE_MODULE/read_reg1" type="array">
      <obj_property name="ElementShortName">read_reg1[4:0]</obj_property>
      <obj_property name="ObjectShortName">read_reg1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/instruction_decode/REGISTER_FILE_MODULE/read_reg2" type="array">
      <obj_property name="ElementShortName">read_reg2[4:0]</obj_property>
      <obj_property name="ObjectShortName">read_reg2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/instruction_decode/REGISTER_FILE_MODULE/write_reg" type="array">
      <obj_property name="ElementShortName">write_reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">write_reg[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/instruction_decode/REGISTER_FILE_MODULE/write_data" type="array">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/instruction_decode/REGISTER_FILE_MODULE/read_data1" type="array">
      <obj_property name="ElementShortName">read_data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/instruction_decode/REGISTER_FILE_MODULE/read_data2" type="array">
      <obj_property name="ElementShortName">read_data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/instruction_decode/REGISTER_FILE_MODULE/Registers" type="array">
      <obj_property name="ElementShortName">Registers[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">Registers[0:31][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/test_riscv/procesor/instruction_decode/REGISTER_FILE_MODULE/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
</wave_config>
