# TCL File Generated by Component Editor 23.1
# Tue Apr 01 02:34:55 HKT 2025
# DO NOT MODIFY


# 
# pio32_f2h "FPGA to HPS 32-bit PIO" v1.0
# jyseric 2025.04.01.02:34:55
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module pio32_f2h
# 
set_module_property DESCRIPTION ""
set_module_property NAME pio32_f2h
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR jyseric
set_module_property DISPLAY_NAME "FPGA to HPS 32-bit PIO"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pio32_f2h
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pio32_f2h.sv SYSTEM_VERILOG PATH ../design_rtl/io/pio32_f2h.sv TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point slave_0
# 
add_interface slave_0 avalon end
set_interface_property slave_0 addressUnits WORDS
set_interface_property slave_0 associatedClock clock
set_interface_property slave_0 associatedReset reset
set_interface_property slave_0 bitsPerSymbol 8
set_interface_property slave_0 burstOnBurstBoundariesOnly false
set_interface_property slave_0 burstcountUnits WORDS
set_interface_property slave_0 explicitAddressSpan 0
set_interface_property slave_0 holdTime 0
set_interface_property slave_0 linewrapBursts false
set_interface_property slave_0 maximumPendingReadTransactions 0
set_interface_property slave_0 maximumPendingWriteTransactions 0
set_interface_property slave_0 readLatency 0
set_interface_property slave_0 readWaitTime 1
set_interface_property slave_0 setupTime 0
set_interface_property slave_0 timingUnits Cycles
set_interface_property slave_0 writeWaitTime 0
set_interface_property slave_0 ENABLED true
set_interface_property slave_0 EXPORT_OF ""
set_interface_property slave_0 PORT_NAME_MAP ""
set_interface_property slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property slave_0 SVD_ADDRESS_GROUP ""

add_interface_port slave_0 read_data_out readdata Output 32
add_interface_port slave_0 read_en_in read Input 1
set_interface_assignment slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock ""
set_interface_property reset synchronousEdges NONE
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rst_n reset_n Input 1


# 
# connection point pio_f2h
# 
add_interface pio_f2h conduit end
set_interface_property pio_f2h associatedClock clock
set_interface_property pio_f2h associatedReset ""
set_interface_property pio_f2h ENABLED true
set_interface_property pio_f2h EXPORT_OF ""
set_interface_property pio_f2h PORT_NAME_MAP ""
set_interface_property pio_f2h CMSIS_SVD_VARIABLES ""
set_interface_property pio_f2h SVD_ADDRESS_GROUP ""

add_interface_port pio_f2h read_en_out en_out Output 1
add_interface_port pio_f2h read_data_in data_in Input 32

