// Seed: 3579249107
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_8
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_10 :
  assert property (@(posedge id_2) (1 - id_9 + id_9))
    if (id_1)
      if (id_4) begin
        $display(id_2 == id_9, id_9, 1 | (!id_4 + id_9));
      end
  assign id_8 = id_1;
  wire id_11;
  id_12(
      id_10
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wand id_5
);
  wire id_7;
  assign id_7 = 1'h0;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  wire id_8;
  assign id_4 = 1;
  wire id_9;
endmodule
