Sarita V. Adve , Kourosh Gharachorloo, Shared Memory Consistency Models: A Tutorial, Computer, v.29 n.12, p.66-76, December 1996[doi>10.1109/2.546611]
Andes Technology Corp. 2008. AndeStarTM instruction set architecture manual/Andes programming guide. http://www.andestech.com/p4-5.htm.
Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA
G. Braun , A. Nohl , A. Hoffmann , O. Schliebusch , R. Leupers , H. Meyr, A universal technique for fast and flexible instruction-set architecture simulation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.12, p.1625-1639, November 2006[doi>10.1109/TCAD.2004.836734]
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Martin Burtscher , Ilya Ganusov, Automatic Synthesis of High-Speed Processor Simulators, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.55-66, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.7]
Jianwei Chen , Murali Annavaram , Michel Dubois, Exploiting Simulation Slack to Improve Parallel Simulation Speed, Proceedings of the 2009 International Conference on Parallel Processing, p.371-378, September 22-25, 2009[doi>10.1109/ICPP.2009.50]
Cmelik, B. and Keppel, D. 1994. Shade: A fast instruction-set simulator for execution profiling. In Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems. 128--137.
Engblom, J. 2009. Virtutech white paper: SIMICS accelerator. http://www.virtutech.com/whitepapers/accelerator.html.
Richard M. Fujimoto, Parallel simulation: parallel and distributed simulation systems, Proceedings of the 33nd conference on Winter simulation, December 09-12, 2001, Arlington, Virginia
Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
Hennessy, J. and Patterson, D. 2007. Computer Architecture: A Quantitative Approach 4th Ed. Morgan Kaufmann Publishers.
Jefferson, D. 1985. Virtual time. ACM Trans. Program. Lang. Syst. 7, 3, 404--425.
J. Jung , S. Yoo , K. Choi, Performance improvement of multi-processor systems cosimulation based on SW analysis, Proceedings of the conference on Design, automation and test in Europe, p.749-753, March 2001, Munich, Germany
Dohyung Kim , Youngmin Yi , Soonhoi Ha, Trace-driven HW/SW cosimulation using virtual synchronization technique, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065669]
Lamport, L. 1978. Time, clocks, and the ordering of events in a distributed system, Comm. ACM 21, 7, 558--565.
John R. Levine, Linkers and Loaders, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1999
Kai-Li Lin , Chen-Kang Lo , Ren-Song Tsay, Source-level timing annotation for fast and accurate TLM computation model generation, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Misra, J. 1986. Distributed discrete-event simulation. ACM Comput. Surv. 18, 1, 39--65.
Shubhendu S. Mukherjee , Steven K. Reinhardt , Babak Falsafi , Mike Litzkow , Mark D. Hill , David A. Wood , Steven Huss-Lederman , James R. Larus, Wisconsin Wind Tunnel II: A Fast, Portable Parallel Architecture Simulator, IEEE Concurrency, v.8 n.4, p.12-20, October 2000[doi>10.1109/4434.895100]
Nicol, D. 1993. The cost of conservative synchronization in parallel discrete event simulations. J. ACM 40, 2, 304--333.
Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513927]
Wei Qin , Joseph D'Errico , Xinping Zhu, A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176302]
Mehrdad Reshadi , Nikil Dutt , Prabhat Mishra, A retargetable framework for instruction-set architecture simulation, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.431-452, May 2006[doi>10.1145/1151074.1151083]
Mehrdad Reshadi , Prabhat Mishra , Nikil Dutt, Instruction set compiled simulation: a technique for fast and flexible instruction set simulation, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776026]
Righter, R. and Walrand, J. 1981. Distributed simulation of discrete event systems. Proc. IEEE 77, 1, 99--113.
Jurgen Schnerr , Oliver Bringmann , Wolfgang Rosenstiel, Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs, Proceedings of the conference on Design, Automation and Test in Europe, p.792-797, March 07-11, 2005[doi>10.1109/DATE.2005.106]
Jürgen Schnerr , Oliver Bringmann , Alexander Viehl , Wolfgang Rosenstiel, High-performance timing simulation of embedded software, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391543]
Hao Shen , Frédéric Pétrot, A flexible hybrid simulation platform targeting multiple configurable processors SoC, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Sites, R., Chernoff, A., Kirk, M., Marks, M., and Robinson, S. 1993. Binary translation. Comm. ACM 36, 2, 69--81.
Emmett Witchel , Mendel Rosenblum, Embra: fast and flexible machine simulation, Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.68-79, May 23-26, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/233013.233025]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Meng-Huan Wu , Cheng-Yang Fu , Peng-Chih Wang , Ren-Song Tsay, An effective synchronization approach for fast and accurate multi-core instruction-set simulation, Proceedings of the seventh ACM international conference on Embedded software, October 12-16, 2009, Grenoble, France[doi>10.1145/1629335.1629362]
Meng-Huan Wu , Wen-Chuan Lee , Chen-Yu Chuang , Ren-Song Tsay, Automatic generation of software TLM in multiple abstraction layers for efficient HW/SW co-simulation, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Sungjoo Yoo , Kiyoung Choi, Optimistic distributed timed cosimulation based on thread simulation model, Proceedings of the 6th international workshop on Hardware/software codesign, p.71-75, March 15-18, 1998, Seattle, Washington, USA
Jianwen Zhu , Daniel D. Gajski, A retargetable, ultra-fast instruction set simulator, Proceedings of the conference on Design, automation and test in Europe, p.62-es, January 1999, Munich, Germany[doi>10.1145/307418.307509]
Jianwen Zhu , Daniel D. Gajski, An ultra-fast instruction set simulator, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.363-373, June 2002[doi>10.1109/TVLSI.2002.1043339]
