 ==  Bambu executed with: bambu -O3 -fno-inline-functions -fno-move-loop-invariants -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_74 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    union_sets
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 13
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 5120
    Internally allocated memory: 5120
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 13
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 5120
    Internally allocated memory: 5120
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.34 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.47 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.23 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.13 seconds


  Module allocation information for function union_sets:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.08 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 20
    Minimum slack: 0.99899999999999711
    Estimated max frequency (MHz): 249.93751562109455
  Time to perform scheduling: 0.14 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 18
    Minimum number of cycles: 17
    Maximum number of cycles 18
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function find_min:
    Number of control steps: 29
    Minimum slack: 0.26799999599998092
    Estimated max frequency (MHz): 211.32713422542
  Time to perform scheduling: 0.25 seconds


  State Transition Graph Information of function find_min:
    Number of states: 27
    Minimum number of cycles: 26
    Maximum number of cycles 27
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 28
    Minimum slack: 0.84159999099999905
    Estimated max frequency (MHz): 240.47710605899042
  Time to perform scheduling: 0.06 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 26
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 45
    Minimum slack: 0.84159999199999913
    Estimated max frequency (MHz): 240.47710611681967
  Time to perform scheduling: 0.04 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 43
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function union_sets:
    Number of control steps: 41
    Minimum slack: 0.041999995999999595
    Estimated max frequency (MHz): 201.69423138225554
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function union_sets:
    Number of states: 39
    Minimum number of cycles: 20
    Maximum number of cycles 39
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function count_edges:
    Bound operations:66/163
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:102/235
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:61/138
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:99/140
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function union_sets:
    Bound operations:39/71
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 97
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 151
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 34
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 60
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function union_sets:
    Number of storage values inserted: 31
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 43 registers(LB:25)
  Time to perform register binding: 0.02 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 44 registers(LB:25)
  Time to perform register binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 46 registers(LB:25)
  Time to perform register binding: 0.02 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 44 registers(LB:25)
  Time to perform register binding: 0.02 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 46 registers(LB:25)
  Time to perform register binding: 0.02 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 44 registers(LB:25)
  Time to perform register binding: 0.02 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 46 registers(LB:25)
  Time to perform register binding: 0.02 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 44 registers(LB:25)
  Time to perform register binding: 0.02 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 46 registers(LB:25)
  Time to perform register binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 44 registers(LB:25)
  Time to perform register binding: 0.02 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 99
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1034
    Estimated area of MUX21: 333
    Total estimated area: 1367
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.03 seconds
    Clique covering computation completed in 0.24 seconds
  Time to perform module binding: 0.28 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 46 registers(LB:25)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 40
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function count_edges: 627

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 69 registers(LB:32)
  Time to perform register binding: 0.07 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 132 registers(LB:32)
  Time to perform register binding: 0.05 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 139 registers(LB:32)
  Time to perform register binding: 0.04 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 138 registers(LB:32)
  Time to perform register binding: 0.04 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 139 registers(LB:32)
  Time to perform register binding: 0.05 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 138 registers(LB:32)
  Time to perform register binding: 0.04 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 139 registers(LB:32)
  Time to perform register binding: 0.05 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 138 registers(LB:32)
  Time to perform register binding: 0.04 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 139 registers(LB:32)
  Time to perform register binding: 0.04 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 138 registers(LB:32)
  Time to perform register binding: 0.05 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 198
    Number of possible conflicts for possible false paths introduced by resource sharing: 1
    Estimated resources area (no Muxes and address logic): 4414
    Estimated area of MUX21: 432
    Total estimated area: 4846
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.08 seconds
    Clique covering computation completed in 0.42 seconds
  Time to perform module binding: 0.51 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 139 registers(LB:32)
  Time to perform register binding: 0.03 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 25
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function find_min: 2704

  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 27 registers(LB:20)
  Time to perform register binding: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 27 registers(LB:20)
  Time to perform register binding: 0.01 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 128
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 436
    Estimated area of MUX21: 166
    Total estimated area: 602
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 27 registers(LB:20)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 18
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function is_connected: 250

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 47 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 48 registers(LB:36)
  Time to perform register binding: 0.00 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 48 registers(LB:36)
  Time to perform register binding: 0.00 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 122
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 893
    Estimated area of MUX21: 303
    Total estimated area: 1196
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 48 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 40
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function make_non_oriented: 815

  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 18 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:16)
  Time to perform register binding: 0.01 seconds


  Module binding information for function union_sets:
    Number of modules instantiated: 50
    Number of possible conflicts for possible false paths introduced by resource sharing: 2
    Estimated resources area (no Muxes and address logic): 236
    Estimated area of MUX21: 199
    Total estimated area: 435
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function union_sets:
    Number of allocated multiplexers (2-to-1 equivalent): 20
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function union_sets: 317

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.11 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 21
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.09 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 22
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function kruskal:
    Bound operations:122/166
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 59
  Time to compute storage value information: 0.00 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 54 registers(LB:37)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 57 registers(LB:37)
  Time to perform register binding: 0.00 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 156
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9367
    Estimated area of MUX21: 200
    Total estimated area: 9567
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 57 registers(LB:37)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 13
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function kruskal: 475

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function main:
    Number of control steps: 11
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function main:
    Number of states: 12
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:18/24
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 8
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 8 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 8 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 20
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7264
    Estimated area of MUX21: 66
    Total estimated area: 7330
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 8 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 4
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 78
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_74/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 746 cycles
  Number of executions     : 1
  Average execution        : 746 cycles
