Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 29 10:12:40 2019
| Host         : DESKTOP-QTTM05A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TailLights_timing_summary_routed.rpt -pb TailLights_timing_summary_routed.pb -rpx TailLights_timing_summary_routed.rpx -warn_on_violation
| Design       : TailLights
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockDivider/clk_count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.300        0.000                      0                   25        0.335        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.300        0.000                      0                   25        0.335        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 clockDivider/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.923ns (71.231%)  route 0.777ns (28.769%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.159    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  clockDivider/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.391    clockDivider/clk_count_reg[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  clockDivider/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clockDivider/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clockDivider/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clockDivider/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clockDivider/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clockDivider/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  clockDivider/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    clockDivider/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  clockDivider/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    clockDivider/clk_count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  clockDivider/clk_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    clockDivider/clk_count_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.858 r  clockDivider/clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.858    clockDivider/clk_count_reg[24]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  clockDivider/clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.510    14.859    clockDivider/clk
    SLICE_X0Y7           FDRE                                         r  clockDivider/clk_count_reg[24]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.158    clockDivider/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  7.300    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 clockDivider/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 1.920ns (71.199%)  route 0.777ns (28.801%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.159    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  clockDivider/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.391    clockDivider/clk_count_reg[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  clockDivider/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clockDivider/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clockDivider/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clockDivider/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clockDivider/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clockDivider/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  clockDivider/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    clockDivider/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  clockDivider/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    clockDivider/clk_count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 r  clockDivider/clk_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.855    clockDivider/clk_count_reg[20]_i_1_n_6
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.860    clockDivider/clk
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[21]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.159    clockDivider/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 clockDivider/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 1.899ns (70.973%)  route 0.777ns (29.027%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.159    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  clockDivider/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.391    clockDivider/clk_count_reg[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  clockDivider/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clockDivider/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clockDivider/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clockDivider/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clockDivider/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clockDivider/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  clockDivider/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    clockDivider/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  clockDivider/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    clockDivider/clk_count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.834 r  clockDivider/clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.834    clockDivider/clk_count_reg[20]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.860    clockDivider/clk
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[23]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.159    clockDivider/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 clockDivider/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 1.825ns (70.147%)  route 0.777ns (29.853%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.159    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  clockDivider/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.391    clockDivider/clk_count_reg[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  clockDivider/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clockDivider/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clockDivider/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clockDivider/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clockDivider/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clockDivider/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  clockDivider/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    clockDivider/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  clockDivider/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    clockDivider/clk_count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.760 r  clockDivider/clk_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.760    clockDivider/clk_count_reg[20]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.860    clockDivider/clk
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[22]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.159    clockDivider/clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 clockDivider/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 1.809ns (69.962%)  route 0.777ns (30.038%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.159    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  clockDivider/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.391    clockDivider/clk_count_reg[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  clockDivider/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clockDivider/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clockDivider/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clockDivider/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clockDivider/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clockDivider/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  clockDivider/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    clockDivider/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  clockDivider/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    clockDivider/clk_count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.744 r  clockDivider/clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.744    clockDivider/clk_count_reg[20]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.860    clockDivider/clk
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[20]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.159    clockDivider/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 clockDivider/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.806ns (69.927%)  route 0.777ns (30.073%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.159    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  clockDivider/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.391    clockDivider/clk_count_reg[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  clockDivider/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clockDivider/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clockDivider/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clockDivider/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clockDivider/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clockDivider/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  clockDivider/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    clockDivider/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.741 r  clockDivider/clk_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.741    clockDivider/clk_count_reg[16]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.860    clockDivider/clk
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[17]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.159    clockDivider/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 clockDivider/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.785ns (69.681%)  route 0.777ns (30.319%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.159    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  clockDivider/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.391    clockDivider/clk_count_reg[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  clockDivider/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clockDivider/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clockDivider/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clockDivider/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clockDivider/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clockDivider/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  clockDivider/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    clockDivider/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.720 r  clockDivider/clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.720    clockDivider/clk_count_reg[16]_i_1_n_4
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.860    clockDivider/clk
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[19]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.159    clockDivider/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 clockDivider/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 1.711ns (68.779%)  route 0.777ns (31.221%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.159    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  clockDivider/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.391    clockDivider/clk_count_reg[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  clockDivider/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clockDivider/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clockDivider/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clockDivider/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clockDivider/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clockDivider/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  clockDivider/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    clockDivider/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.646 r  clockDivider/clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.646    clockDivider/clk_count_reg[16]_i_1_n_5
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.860    clockDivider/clk
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[18]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.159    clockDivider/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 clockDivider/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 1.695ns (68.577%)  route 0.777ns (31.423%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.159    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  clockDivider/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.391    clockDivider/clk_count_reg[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  clockDivider/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clockDivider/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clockDivider/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clockDivider/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clockDivider/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clockDivider/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  clockDivider/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    clockDivider/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.630 r  clockDivider/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.630    clockDivider/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.860    clockDivider/clk
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[16]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.159    clockDivider/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 clockDivider/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.692ns (68.539%)  route 0.777ns (31.461%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.159    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  clockDivider/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.391    clockDivider/clk_count_reg[1]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  clockDivider/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    clockDivider/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  clockDivider/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    clockDivider/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  clockDivider/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    clockDivider/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.627 r  clockDivider/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.627    clockDivider/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y4           FDRE                                         r  clockDivider/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.860    clockDivider/clk
    SLICE_X0Y4           FDRE                                         r  clockDivider/clk_count_reg[13]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.062    15.159    clockDivider/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  7.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clockDivider/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.483    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clockDivider/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.184     1.807    clockDivider/clk_count_reg[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  clockDivider/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.852    clockDivider/clk_count[0]_i_2_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.922 r  clockDivider/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    clockDivider/clk_count_reg[0]_i_1_n_7
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.998    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105     1.588    clockDivider/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clockDivider/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.482    clockDivider/clk
    SLICE_X0Y3           FDRE                                         r  clockDivider/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clockDivider/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.194     1.816    clockDivider/clk_count_reg[11]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  clockDivider/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    clockDivider/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y3           FDRE                                         r  clockDivider/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.997    clockDivider/clk
    SLICE_X0Y3           FDRE                                         r  clockDivider/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.587    clockDivider/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clockDivider/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.482    clockDivider/clk
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clockDivider/clk_count_reg[20]/Q
                         net (fo=2, routed)           0.188     1.810    clockDivider/clk_count_reg[20]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  clockDivider/clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    clockDivider/clk_count_reg[20]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.997    clockDivider/clk
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[20]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.587    clockDivider/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clockDivider/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.482    clockDivider/clk
    SLICE_X0Y4           FDRE                                         r  clockDivider/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clockDivider/clk_count_reg[12]/Q
                         net (fo=2, routed)           0.189     1.811    clockDivider/clk_count_reg[12]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.926 r  clockDivider/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    clockDivider/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y4           FDRE                                         r  clockDivider/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.997    clockDivider/clk
    SLICE_X0Y4           FDRE                                         r  clockDivider/clk_count_reg[12]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.587    clockDivider/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clockDivider/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.482    clockDivider/clk
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clockDivider/clk_count_reg[16]/Q
                         net (fo=2, routed)           0.189     1.811    clockDivider/clk_count_reg[16]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.926 r  clockDivider/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    clockDivider/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.997    clockDivider/clk
    SLICE_X0Y5           FDRE                                         r  clockDivider/clk_count_reg[16]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.587    clockDivider/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clockDivider/clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.481    clockDivider/clk
    SLICE_X0Y7           FDRE                                         r  clockDivider/clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  clockDivider/clk_count_reg[24]/Q
                         net (fo=2, routed)           0.189     1.810    clockDivider/clk_count_reg[24]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  clockDivider/clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    clockDivider/clk_count_reg[24]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  clockDivider/clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.996    clockDivider/clk
    SLICE_X0Y7           FDRE                                         r  clockDivider/clk_count_reg[24]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.586    clockDivider/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clockDivider/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.483    clockDivider/clk
    SLICE_X0Y2           FDRE                                         r  clockDivider/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clockDivider/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.189     1.812    clockDivider/clk_count_reg[4]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.927 r  clockDivider/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    clockDivider/clk_count_reg[4]_i_1_n_7
    SLICE_X0Y2           FDRE                                         r  clockDivider/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.998    clockDivider/clk
    SLICE_X0Y2           FDRE                                         r  clockDivider/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.588    clockDivider/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 clockDivider/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.483    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clockDivider/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.184     1.807    clockDivider/clk_count_reg[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  clockDivider/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.852    clockDivider/clk_count[0]_i_2_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.958 r  clockDivider/clk_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    clockDivider/clk_count_reg[0]_i_1_n_6
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.998    clockDivider/clk
    SLICE_X0Y1           FDRE                                         r  clockDivider/clk_count_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105     1.588    clockDivider/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 clockDivider/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.292ns (60.891%)  route 0.188ns (39.109%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.482    clockDivider/clk
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clockDivider/clk_count_reg[20]/Q
                         net (fo=2, routed)           0.188     1.810    clockDivider/clk_count_reg[20]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.961 r  clockDivider/clk_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.961    clockDivider/clk_count_reg[20]_i_1_n_6
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.997    clockDivider/clk
    SLICE_X0Y6           FDRE                                         r  clockDivider/clk_count_reg[21]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.587    clockDivider/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clockDivider/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.482    clockDivider/clk
    SLICE_X0Y4           FDRE                                         r  clockDivider/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clockDivider/clk_count_reg[12]/Q
                         net (fo=2, routed)           0.189     1.811    clockDivider/clk_count_reg[12]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.962 r  clockDivider/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    clockDivider/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y4           FDRE                                         r  clockDivider/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.997    clockDivider/clk
    SLICE_X0Y4           FDRE                                         r  clockDivider/clk_count_reg[13]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.587    clockDivider/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     clockDivider/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     clockDivider/clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     clockDivider/clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     clockDivider/clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     clockDivider/clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     clockDivider/clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     clockDivider/clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     clockDivider/clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     clockDivider/clk_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     clockDivider/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clockDivider/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clockDivider/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clockDivider/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clockDivider/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clockDivider/clk_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clockDivider/clk_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clockDivider/clk_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clockDivider/clk_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     clockDivider/clk_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     clockDivider/clk_count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     clockDivider/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     clockDivider/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clockDivider/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clockDivider/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clockDivider/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clockDivider/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clockDivider/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clockDivider/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clockDivider/clk_count_reg[13]/C



