{
  "soc_evt_spim0_rx"        : 0,
  "soc_evt_spim0_tx"        : 1,
  "soc_evt_spim1_rx"        : 2,
  "soc_evt_spim1_tx"        : 3,
  "soc_evt_hyper0_rx"       : 4,
  "soc_evt_hyper0_tx"       : 5,
  "soc_evt_uart0_rx"        : 6,
  "soc_evt_uart0_tx"        : 7,
  "soc_evt_i2c0_rx"         : 8,
  "soc_evt_i2c0_tx"         : 9,
  "soc_evt_i2c1_rx"         : 10,
  "soc_evt_i2c1_tx"         : 11,
  "soc_evt_i2s_ch0"         : 12,
  "soc_evt_i2s_ch1"         : 13,
  "soc_evt_cam0"            : 14,
  "soc_evt_spim0_eot"       : 22,
  "soc_evt_l2l2_eot"        : 23,
  "soc_evt_uart_eot"        : 25,
  "soc_evt_i2c0_extra"      : 26,
  "soc_evt_i2c1_extra"      : 27,
  "soc_evt_i2s_extra"       : 28,
  "soc_evt_cam0_eot"        : 29,
  "soc_evt_cluster_pok"     : 31,
  "soc_evt_cluster_not_busy": 34,
  "soc_evt_cluster_cg_ok"   : 35,
  "soc_evt_picl_ok"         : 36,
  "soc_evt_scu_ok"          : 37,
  "soc_evt_adv_timer0"      : 38,
  "soc_evt_adv_timer1"      : 39,
  "soc_evt_adv_timer2"      : 40,
  "soc_evt_adv_timer3"      : 41,
  "soc_evt_gpio"            : 42,
  "soc_evt_rtc_apb"         : 43,
  "soc_evt_rtc"             : 44,
  "soc_evt_ref_clock"       : 56,

  "soc_evt_sw_first"        : 48,
  "soc_evt_sw_nb"           : 8,

  "soc_evt_pmu0"            : 31
}