// Seed: 2892720443
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  input id_5;
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  assign id_3[1] = id_6 == id_6;
  logic id_7 = 1;
  assign id_4 = 1;
endmodule
