\t (00:00:01) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:01)     Journal start - Sun May 20 09:38:33 2018
\t (00:00:01)         Host=CDJ-PC User=cdj Pid=14928 CPUs=4
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:01) Opening existing design...
\w (00:00:01) WARNING(SPMHDB-214): Allegro PCB Design GXL (legacy) opening an Allegro XL design.
\w (00:00:02) WARNING(SPMHDB-213): DRC set to "out of date". This product supports a different DRC set than last product used on drawing.
\w (00:00:02) WARNING(SPMHOD-34): Design was last saved by lower capability product (Allegro XL). DRC is set out-of-date, you may wish to update DRC to reflect current rules.
   (00:00:02) Loading cmds.cxt 
\i (00:00:04) fillin confirm
\d (00:00:04) Database opened: F:/Design_Projects/matrix_kvm/schemtic_backup20180518/sch/worklib/kvm_prototype/physical/Maxtri_kvm_board_v1.0.brd
\t (00:00:05) Grids are drawn 1.6256, 1.6256 apart for enhanced viewability.
\i (00:00:05) trapsize 10789
\i (00:00:05) trapsize 10591
\i (00:00:05) trapsize 10823
\i (00:00:05) trapsize 10918
\i (00:00:05) trapsize 10918
\i (00:00:06) placementedit 
\i (00:00:06) exit 
\t (00:00:09)     Journal end - Sun May 20 09:38:42 2018
