{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 13:59:54 2022 " "Info: Processing started: Tue Nov 22 13:59:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK1000000 " "Info: Assuming node \"CLK1000000\" is an undefined clock" {  } { { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK1000000" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst55\|inst " "Info: Detected ripple clock \"5xdec:inst55\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst55\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst54\|inst " "Info: Detected ripple clock \"5xdec:inst54\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst54\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst53\|inst " "Info: Detected ripple clock \"5xdec:inst53\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst53\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst39\|inst " "Info: Detected ripple clock \"4xdec:inst39\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst39\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst39\|inst4 " "Info: Detected ripple clock \"4xdec:inst39\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst39\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst40\|inst " "Info: Detected ripple clock \"4xdec:inst40\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst40\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK1000000 register 5xdec:inst54\|inst2 register 5xdec:inst54\|inst 311.43 MHz 3.211 ns Internal " "Info: Clock \"CLK1000000\" has Internal fmax of 311.43 MHz between source register \"5xdec:inst54\|inst2\" and destination register \"5xdec:inst54\|inst\" (period= 3.211 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst54\|inst2 1 REG LCFF_X18_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 3; REG Node = '5xdec:inst54\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst54|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 0.814 ns 5xdec:inst54\|inst3 2 COMB LCCOMB_X18_Y11_N16 1 " "Info: 2: + IC(0.448 ns) + CELL(0.366 ns) = 0.814 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 1; COMB Node = '5xdec:inst54\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { 5xdec:inst54|inst2 5xdec:inst54|inst3 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 392 456 64 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.922 ns 5xdec:inst54\|inst 3 REG LCFF_X18_Y11_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.922 ns; Loc. = LCFF_X18_Y11_N17; Fanout = 3; REG Node = '5xdec:inst54\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst54|inst3 5xdec:inst54|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 51.41 % ) " "Info: Total cell delay = 0.474 ns ( 51.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.448 ns ( 48.59 % ) " "Info: Total interconnect delay = 0.448 ns ( 48.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { 5xdec:inst54|inst2 5xdec:inst54|inst3 5xdec:inst54|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { 5xdec:inst54|inst2 {} 5xdec:inst54|inst3 {} 5xdec:inst54|inst {} } { 0.000ns 0.448ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.025 ns - Smallest " "Info: - Smallest clock skew is -2.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 destination 5.296 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK1000000\" to destination register is 5.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.970 ns) 3.535 ns 5xdec:inst55\|inst 2 REG LCFF_X19_Y10_N7 3 " "Info: 2: + IC(1.415 ns) + CELL(0.970 ns) = 3.535 ns; Loc. = LCFF_X19_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK1000000 5xdec:inst55|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.666 ns) 5.296 ns 5xdec:inst54\|inst 3 REG LCFF_X18_Y11_N17 3 " "Info: 3: + IC(1.095 ns) + CELL(0.666 ns) = 5.296 ns; Loc. = LCFF_X18_Y11_N17; Fanout = 3; REG Node = '5xdec:inst54\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { 5xdec:inst55|inst 5xdec:inst54|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 52.61 % ) " "Info: Total cell delay = 2.786 ns ( 52.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.510 ns ( 47.39 % ) " "Info: Total interconnect delay = 2.510 ns ( 47.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst54|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst54|inst {} } { 0.000ns 0.000ns 1.415ns 1.095ns } { 0.000ns 1.150ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 source 7.321 ns - Longest register " "Info: - Longest clock path from clock \"CLK1000000\" to source register is 7.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.970 ns) 3.535 ns 5xdec:inst55\|inst 2 REG LCFF_X19_Y10_N7 3 " "Info: 2: + IC(1.415 ns) + CELL(0.970 ns) = 3.535 ns; Loc. = LCFF_X19_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK1000000 5xdec:inst55|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.000 ns) 5.781 ns 5xdec:inst55\|inst~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(2.246 ns) + CELL(0.000 ns) = 5.781 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '5xdec:inst55\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { 5xdec:inst55|inst 5xdec:inst55|inst~clkctrl } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 7.321 ns 5xdec:inst54\|inst2 4 REG LCFF_X18_Y11_N25 3 " "Info: 4: + IC(0.874 ns) + CELL(0.666 ns) = 7.321 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 3; REG Node = '5xdec:inst54\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { 5xdec:inst55|inst~clkctrl 5xdec:inst54|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 38.05 % ) " "Info: Total cell delay = 2.786 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 61.95 % ) " "Info: Total interconnect delay = 4.535 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst55|inst~clkctrl 5xdec:inst54|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst55|inst~clkctrl {} 5xdec:inst54|inst2 {} } { 0.000ns 0.000ns 1.415ns 2.246ns 0.874ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst54|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst54|inst {} } { 0.000ns 0.000ns 1.415ns 1.095ns } { 0.000ns 1.150ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst55|inst~clkctrl 5xdec:inst54|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst55|inst~clkctrl {} 5xdec:inst54|inst2 {} } { 0.000ns 0.000ns 1.415ns 2.246ns 0.874ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { 5xdec:inst54|inst2 5xdec:inst54|inst3 5xdec:inst54|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { 5xdec:inst54|inst2 {} 5xdec:inst54|inst3 {} 5xdec:inst54|inst {} } { 0.000ns 0.448ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst54|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst54|inst {} } { 0.000ns 0.000ns 1.415ns 1.095ns } { 0.000ns 1.150ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst55|inst~clkctrl 5xdec:inst54|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst55|inst~clkctrl {} 5xdec:inst54|inst2 {} } { 0.000ns 0.000ns 1.415ns 2.246ns 0.874ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK1000000 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK1000000\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "5xdec:inst54\|inst 5xdec:inst54\|inst2 CLK1000000 911 ps " "Info: Found hold time violation between source  pin or register \"5xdec:inst54\|inst\" and destination pin or register \"5xdec:inst54\|inst2\" for clock \"CLK1000000\" (Hold time is 911 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.025 ns + Largest " "Info: + Largest clock skew is 2.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 destination 7.321 ns + Longest register " "Info: + Longest clock path from clock \"CLK1000000\" to destination register is 7.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.970 ns) 3.535 ns 5xdec:inst55\|inst 2 REG LCFF_X19_Y10_N7 3 " "Info: 2: + IC(1.415 ns) + CELL(0.970 ns) = 3.535 ns; Loc. = LCFF_X19_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK1000000 5xdec:inst55|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.000 ns) 5.781 ns 5xdec:inst55\|inst~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(2.246 ns) + CELL(0.000 ns) = 5.781 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '5xdec:inst55\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { 5xdec:inst55|inst 5xdec:inst55|inst~clkctrl } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 7.321 ns 5xdec:inst54\|inst2 4 REG LCFF_X18_Y11_N25 3 " "Info: 4: + IC(0.874 ns) + CELL(0.666 ns) = 7.321 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 3; REG Node = '5xdec:inst54\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { 5xdec:inst55|inst~clkctrl 5xdec:inst54|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 38.05 % ) " "Info: Total cell delay = 2.786 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 61.95 % ) " "Info: Total interconnect delay = 4.535 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst55|inst~clkctrl 5xdec:inst54|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst55|inst~clkctrl {} 5xdec:inst54|inst2 {} } { 0.000ns 0.000ns 1.415ns 2.246ns 0.874ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 source 5.296 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK1000000\" to source register is 5.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.970 ns) 3.535 ns 5xdec:inst55\|inst 2 REG LCFF_X19_Y10_N7 3 " "Info: 2: + IC(1.415 ns) + CELL(0.970 ns) = 3.535 ns; Loc. = LCFF_X19_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK1000000 5xdec:inst55|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.666 ns) 5.296 ns 5xdec:inst54\|inst 3 REG LCFF_X18_Y11_N17 3 " "Info: 3: + IC(1.095 ns) + CELL(0.666 ns) = 5.296 ns; Loc. = LCFF_X18_Y11_N17; Fanout = 3; REG Node = '5xdec:inst54\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { 5xdec:inst55|inst 5xdec:inst54|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 52.61 % ) " "Info: Total cell delay = 2.786 ns ( 52.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.510 ns ( 47.39 % ) " "Info: Total interconnect delay = 2.510 ns ( 47.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst54|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst54|inst {} } { 0.000ns 0.000ns 1.415ns 1.095ns } { 0.000ns 1.150ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst55|inst~clkctrl 5xdec:inst54|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst55|inst~clkctrl {} 5xdec:inst54|inst2 {} } { 0.000ns 0.000ns 1.415ns 2.246ns 0.874ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst54|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst54|inst {} } { 0.000ns 0.000ns 1.415ns 1.095ns } { 0.000ns 1.150ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.116 ns - Shortest register register " "Info: - Shortest register to register delay is 1.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst54\|inst 1 REG LCFF_X18_Y11_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N17; Fanout = 3; REG Node = '5xdec:inst54\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst54|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.534 ns) 1.008 ns 5xdec:inst54\|inst19 2 COMB LCCOMB_X18_Y11_N24 1 " "Info: 2: + IC(0.474 ns) + CELL(0.534 ns) = 1.008 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 1; COMB Node = '5xdec:inst54\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { 5xdec:inst54|inst 5xdec:inst54|inst19 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 416 480 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.116 ns 5xdec:inst54\|inst2 3 REG LCFF_X18_Y11_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.116 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 3; REG Node = '5xdec:inst54\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst54|inst19 5xdec:inst54|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.642 ns ( 57.53 % ) " "Info: Total cell delay = 0.642 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.474 ns ( 42.47 % ) " "Info: Total interconnect delay = 0.474 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { 5xdec:inst54|inst 5xdec:inst54|inst19 5xdec:inst54|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.116 ns" { 5xdec:inst54|inst {} 5xdec:inst54|inst19 {} 5xdec:inst54|inst2 {} } { 0.000ns 0.474ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst55|inst~clkctrl 5xdec:inst54|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst55|inst~clkctrl {} 5xdec:inst54|inst2 {} } { 0.000ns 0.000ns 1.415ns 2.246ns 0.874ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst54|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst54|inst {} } { 0.000ns 0.000ns 1.415ns 1.095ns } { 0.000ns 1.150ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { 5xdec:inst54|inst 5xdec:inst54|inst19 5xdec:inst54|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.116 ns" { 5xdec:inst54|inst {} 5xdec:inst54|inst19 {} 5xdec:inst54|inst2 {} } { 0.000ns 0.474ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK1000000 piz 4xdec:inst40\|inst4 20.697 ns register " "Info: tco from clock \"CLK1000000\" to destination pin \"piz\" through register \"4xdec:inst40\|inst4\" is 20.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 source 15.781 ns + Longest register " "Info: + Longest clock path from clock \"CLK1000000\" to source register is 15.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.970 ns) 3.535 ns 5xdec:inst55\|inst 2 REG LCFF_X19_Y10_N7 3 " "Info: 2: + IC(1.415 ns) + CELL(0.970 ns) = 3.535 ns; Loc. = LCFF_X19_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK1000000 5xdec:inst55|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.970 ns) 5.600 ns 5xdec:inst54\|inst 3 REG LCFF_X18_Y11_N17 3 " "Info: 3: + IC(1.095 ns) + CELL(0.970 ns) = 5.600 ns; Loc. = LCFF_X18_Y11_N17; Fanout = 3; REG Node = '5xdec:inst54\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { 5xdec:inst55|inst 5xdec:inst54|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.225 ns) + CELL(0.970 ns) 8.795 ns 5xdec:inst53\|inst 4 REG LCFF_X28_Y13_N17 2 " "Info: 4: + IC(2.225 ns) + CELL(0.970 ns) = 8.795 ns; Loc. = LCFF_X28_Y13_N17; Fanout = 2; REG Node = '5xdec:inst53\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { 5xdec:inst54|inst 5xdec:inst53|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.970 ns) 10.455 ns 4xdec:inst39\|inst 5 REG LCFF_X28_Y12_N5 2 " "Info: 5: + IC(0.690 ns) + CELL(0.970 ns) = 10.455 ns; Loc. = LCFF_X28_Y12_N5; Fanout = 2; REG Node = '4xdec:inst39\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { 5xdec:inst53|inst 4xdec:inst39|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 11.812 ns 4xdec:inst39\|inst4 6 REG LCFF_X28_Y12_N9 2 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 11.812 ns; Loc. = LCFF_X28_Y12_N9; Fanout = 2; REG Node = '4xdec:inst39\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { 4xdec:inst39|inst 4xdec:inst39|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.970 ns) 14.729 ns 4xdec:inst40\|inst 7 REG LCFF_X28_Y2_N9 2 " "Info: 7: + IC(1.947 ns) + CELL(0.970 ns) = 14.729 ns; Loc. = LCFF_X28_Y2_N9; Fanout = 2; REG Node = '4xdec:inst40\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { 4xdec:inst39|inst4 4xdec:inst40|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.666 ns) 15.781 ns 4xdec:inst40\|inst4 8 REG LCFF_X28_Y2_N1 2 " "Info: 8: + IC(0.386 ns) + CELL(0.666 ns) = 15.781 ns; Loc. = LCFF_X28_Y2_N1; Fanout = 2; REG Node = '4xdec:inst40\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { 4xdec:inst40|inst 4xdec:inst40|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.636 ns ( 48.39 % ) " "Info: Total cell delay = 7.636 ns ( 48.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.145 ns ( 51.61 % ) " "Info: Total interconnect delay = 8.145 ns ( 51.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.781 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst54|inst 5xdec:inst53|inst 4xdec:inst39|inst 4xdec:inst39|inst4 4xdec:inst40|inst 4xdec:inst40|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.781 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst54|inst {} 5xdec:inst53|inst {} 4xdec:inst39|inst {} 4xdec:inst39|inst4 {} 4xdec:inst40|inst {} 4xdec:inst40|inst4 {} } { 0.000ns 0.000ns 1.415ns 1.095ns 2.225ns 0.690ns 0.387ns 1.947ns 0.386ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.612 ns + Longest register pin " "Info: + Longest register to pin delay is 4.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4xdec:inst40\|inst4 1 REG LCFF_X28_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y2_N1; Fanout = 2; REG Node = '4xdec:inst40\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4xdec:inst40|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(3.296 ns) 4.612 ns piz 2 PIN PIN_102 0 " "Info: 2: + IC(1.316 ns) + CELL(3.296 ns) = 4.612 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'piz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.612 ns" { 4xdec:inst40|inst4 piz } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 752 928 336 "piz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.296 ns ( 71.47 % ) " "Info: Total cell delay = 3.296 ns ( 71.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 28.53 % ) " "Info: Total interconnect delay = 1.316 ns ( 28.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.612 ns" { 4xdec:inst40|inst4 piz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.612 ns" { 4xdec:inst40|inst4 {} piz {} } { 0.000ns 1.316ns } { 0.000ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.781 ns" { CLK1000000 5xdec:inst55|inst 5xdec:inst54|inst 5xdec:inst53|inst 4xdec:inst39|inst 4xdec:inst39|inst4 4xdec:inst40|inst 4xdec:inst40|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.781 ns" { CLK1000000 {} CLK1000000~combout {} 5xdec:inst55|inst {} 5xdec:inst54|inst {} 5xdec:inst53|inst {} 4xdec:inst39|inst {} 4xdec:inst39|inst4 {} 4xdec:inst40|inst {} 4xdec:inst40|inst4 {} } { 0.000ns 0.000ns 1.415ns 1.095ns 2.225ns 0.690ns 0.387ns 1.947ns 0.386ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.612 ns" { 4xdec:inst40|inst4 piz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.612 ns" { 4xdec:inst40|inst4 {} piz {} } { 0.000ns 1.316ns } { 0.000ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 13:59:54 2022 " "Info: Processing ended: Tue Nov 22 13:59:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
