
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: up_dn (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     4    0.014151    0.111997    0.072921    2.072921 ^ up_dn (in)
                                                         up_dn (net)
                      0.111997    0.000000    2.072921 ^ _28_/C (sky130_fd_sc_hd__nor3_2)
     1    0.002265    0.090982    0.076569    2.149490 v _28_/Y (sky130_fd_sc_hd__nor3_2)
                                                         _13_ (net)
                      0.090982    0.000000    2.149490 v _29_/B2 (sky130_fd_sc_hd__o22a_2)
     2    0.006955    0.098544    0.389077    2.538567 v _29_/X (sky130_fd_sc_hd__o22a_2)
                                                         _14_ (net)
                      0.098544    0.000000    2.538567 v _31_/A2 (sky130_fd_sc_hd__o21a_2)
     1    0.001577    0.052987    0.353577    2.892143 v _31_/X (sky130_fd_sc_hd__o21a_2)
                                                         _03_ (net)
                      0.052987    0.000000    2.892143 v _35_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.892143   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.245657    9.504343   library setup time
                                              9.504343   data required time
---------------------------------------------------------------------------------------------
                                              9.504343   data required time
                                             -2.892143   data arrival time
---------------------------------------------------------------------------------------------
                                              6.612200   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 23 unannotated drivers.
 clk
 rst
 up_dn
 _16_/Y
 _17_/Y
 _18_/Y
 _19_/X
 _20_/X
 _21_/Y
 _22_/Y
 _23_/X
 _24_/Y
 _25_/X
 _26_/Y
 _27_/X
 _28_/Y
 _29_/X
 _30_/Y
 _31_/X
 _32_/Q
 _33_/Q
 _34_/Q
 _35_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
