/* Generated automatically by the program `genoutput'
   from the machine description file `md'.  */

#include "config.h"
#include "system.h"
#include "coretypes.h"
#include "backend.h"
#include "predict.h"
#include "tree.h"
#include "rtl.h"
#include "flags.h"
#include "alias.h"
#include "varasm.h"
#include "stor-layout.h"
#include "calls.h"
#include "insn-config.h"
#include "expmed.h"
#include "dojump.h"
#include "explow.h"
#include "emit-rtl.h"
#include "stmt.h"
#include "expr.h"
#include "insn-codes.h"
#include "tm_p.h"
#include "regs.h"
#include "conditions.h"
#include "insn-attr.h"

#include "recog.h"

#include "diagnostic-core.h"
#include "output.h"
#include "target.h"
#include "tm-constrs.h"

static const char * const output_4[] = {
  "add%?\t%0, %0, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %2, %1",
  "add%?\t%0, %1, %2",
  "addw%?\t%0, %1, %2",
  "addw%?\t%0, %1, %2",
  "sub%?\t%0, %1, #%n2",
  "sub%?\t%0, %1, #%n2",
  "sub%?\t%0, %1, #%n2",
  "subw%?\t%0, %1, #%n2",
  "subw%?\t%0, %1, #%n2",
  "#",
};

static const char * const output_5[] = {
  "adds%?\t%0, %1, %2",
  "subs%?\t%0, %1, #%n2",
  "adds%?\t%0, %1, %2",
};

static const char * const output_6[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
};

static const char * const output_8[] = {
  "adds%?\t%0, %1, %3",
  "subs%?\t%0, %1, #%n3",
};

static const char * const output_9[] = {
  "adds%?\t%0, %1, %2",
  "subs%?\t%0, %1, #%n2",
  "adds%?\t%0, %1, %2",
};

static const char * const output_10[] = {
  "adds%?\t%0, %1, %2",
  "subs%?\t%0, %1, #%n2",
  "adds%?\t%0, %1, %2",
};

static const char * const output_11[] = {
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
};

static const char * const output_12[] = {
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
};

static const char * const output_13[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_14[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_15[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_16[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_21[] = {
  "sbc%?\t%0, %1, %2",
  "rsc%?\t%0, %2, %1",
};

static const char * const output_33[] = {
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %2",
  "sub%?\t%0, %1, %2",
  "rsb%?\t%0, %2, %1",
  "rsb%?\t%0, %2, %1",
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %1, %2",
  "#",
};

static const char * const output_34[] = {
  "subs%?\t%0, %1, %2",
  "subs%?\t%0, %1, %2",
  "rsbs%?\t%0, %2, %1",
};

static const char * const output_35[] = {
  "subs%?\t%0, %1, %2",
  "subs%?\t%0, %1, %2",
  "rsbs%?\t%0, %2, %1",
};

static const char *
output_71 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2007 "../../gcc/config/arm/arm.md"
{
  switch (which_alternative)
    {
    case 0: /* fall through */
    case 6: return "vand\t%P0, %P1, %P2";
    case 1: /* fall through */
    case 7: return neon_output_logic_immediate ("vand", &operands[2],
                    DImode, 1, VALID_NEON_QREG_MODE (DImode));
    case 2:
    case 3:
    case 4:
    case 5: /* fall through */
      return "#";
    default: gcc_unreachable ();
    }
}
}

static const char * const output_74[] = {
  "and%?\t%0, %1, %2",
  "and%?\t%0, %1, %2",
  "bic%?\t%0, %1, #%B2",
  "and%?\t%0, %1, %2",
  "#",
};

static const char * const output_75[] = {
  "ands%?\t%0, %1, %2",
  "bics%?\t%0, %1, #%B2",
  "ands%?\t%0, %1, %2",
};

static const char * const output_76[] = {
  "tst%?\t%0, %1",
  "bics%?\t%2, %0, #%B1",
  "tst%?\t%0, %1",
};

static const char *
output_77 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2238 "../../gcc/config/arm/arm.md"

  operands[1] = GEN_INT (((1 << INTVAL (operands[1])) - 1)
			 << INTVAL (operands[2]));
  output_asm_insn ("tst%?\t%0, %1", operands);
  return "";
  
}

static const char * const output_85[] = {
  "bic%?\t%Q0, %Q1, %2",
  "#",
};

static const char *
output_94 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2880 "../../gcc/config/arm/arm.md"
{
  switch (which_alternative)
    {
    case 0: /* fall through */
    case 6: return "vorr\t%P0, %P1, %P2";
    case 1: /* fall through */
    case 7: return neon_output_logic_immediate ("vorr", &operands[2],
		     DImode, 0, VALID_NEON_QREG_MODE (DImode));
    case 2:
    case 3:
    case 4:
    case 5:
      return "#";
    default: gcc_unreachable ();
    }
  }
}

static const char * const output_95[] = {
  "orr%?\t%Q0, %Q1, %2",
  "#",
};

static const char * const output_97[] = {
  "orr%?\t%0, %1, %2",
  "orr%?\t%0, %1, %2",
  "orn%?\t%0, %1, #%B2",
  "orr%?\t%0, %1, %2",
  "#",
};

static const char *
output_100 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3061 "../../gcc/config/arm/arm.md"
{
  switch (which_alternative)
    {
    case 1:
    case 2:
    case 3:
    case 4:  /* fall through */
      return "#";
    case 0: /* fall through */
    case 5: return "veor\t%P0, %P1, %P2";
    default: gcc_unreachable ();
    }
}
}

static const char * const output_101[] = {
  "eor%?\t%Q0, %Q1, %2",
  "#",
};

static const char * const output_103[] = {
  "eor%?\t%0, %1, %2",
  "eor%?\t%0, %1, %2",
  "eor%?\t%0, %1, %2",
  "#",
};

static const char *
output_114 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3550 "../../gcc/config/arm/arm.md"

  operands[3] = gen_rtx_fmt_ee (minmax_code (operands[3]), SImode,
				operands[1], operands[2]);
  output_asm_insn ("cmp\t%1, %2", operands);
  if (TARGET_THUMB2)
    output_asm_insn ("ite\t%d3", operands);
  output_asm_insn ("str%d3\t%1, %0", operands);
  output_asm_insn ("str%D3\t%2, %0", operands);
  return "";
  
}

static const char *
output_115 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3579 "../../gcc/config/arm/arm.md"

  {
    enum rtx_code code = GET_CODE (operands[4]);
    bool need_else;

    if (which_alternative != 0 || operands[3] != const0_rtx
        || (code != PLUS && code != IOR && code != XOR))
      need_else = true;
    else
      need_else = false;

    operands[5] = gen_rtx_fmt_ee (minmax_code (operands[5]), SImode,
				  operands[2], operands[3]);
    output_asm_insn ("cmp\t%2, %3", operands);
    if (TARGET_THUMB2)
      {
	if (need_else)
	  output_asm_insn ("ite\t%d5", operands);
	else
	  output_asm_insn ("it\t%d5", operands);
      }
    output_asm_insn ("%i4%d5\t%0, %1, %2", operands);
    if (need_else)
      output_asm_insn ("%i4%D5\t%0, %1, %3", operands);
    return "";
  }
}

static const char *
output_117 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3674 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_118 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3674 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_119 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3701 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %4%S3";
  else
    return "usat%?\t%0, %1, %4%S3";
}
}

static const char *
output_120 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3701 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %4%S3";
  else
    return "usat%?\t%0, %1, %4%S3";
}
}

static const char *
output_124 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3989 "../../gcc/config/arm/arm.md"
 return arm_output_shift(operands, 0);
}

static const char *
output_125 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4007 "../../gcc/config/arm/arm.md"
 return arm_output_shift(operands, 1);
}

static const char *
output_126 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4021 "../../gcc/config/arm/arm.md"
 return arm_output_shift(operands, 1);
}

static const char * const output_146[] = {
  "vmvn\t%P0, %P1",
  "#",
  "#",
  "vmvn\t%P0, %P1",
};

static const char * const output_156[] = {
  "#",
  "ldrh%?\t%0, %1",
};

static const char * const output_157[] = {
  "uxth%?\t%0, %1",
  "ldrh%?\t%0, %1",
};

static const char * const output_159[] = {
  "#",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_160[] = {
  "uxtb%?\t%0, %1",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_163[] = {
  "#",
  "ldrsh%?\t%0, %1",
};

static const char * const output_164[] = {
  "sxth%?\t%0, %1",
  "ldrsh%?\t%0, %1",
};

static const char * const output_167[] = {
  "#",
  "ldrsb%?\t%0, %1",
};

static const char * const output_168[] = {
  "sxtb%?\t%0, %1",
  "ldrsb%?\t%0, %1",
};

static const char *
output_170 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5497 "../../gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "#";
    default:
      return output_move_double (operands, true, NULL);
    }
  
}

static const char * const output_172[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "movw%?\t%0, %1",
  "ldr%?\t%0, %1",
  "str%?\t%1, %0",
};

static const char *
output_176 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5899 "../../gcc/config/arm/arm.md"

  (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				     INTVAL (operands[2]));
  return "add\t%0, %|pc";
  
}

static const char *
output_177 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5915 "../../gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "add%?\t%0, %|pc, %1";
  
}

static const char *
output_178 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5931 "../../gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "ldr%?\t%0, [%|pc, %1]\t\t@ tls_load_dot_plus_eight";
  
}

static const char * const output_179[] = {
  "cmp%?\t%0, #0",
  "subs%?\t%0, %1, #0",
};

static const char * const output_180[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
  "movw%?\t%0, %L1\t%@ movhi",
  "strh%?\t%1, %0\t%@ movhi",
  "ldrh%?\t%0, %1\t%@ movhi",
};

static const char * const output_181[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
};

static const char * const output_182[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "ldrb%?\t%0, %1",
  "strb%?\t%1, %0",
  "ldrb%?\t%0, %1",
  "strb%?\t%1, %0",
};

static const char *
output_183 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6554 "../../gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:	/* ARM register from memory */
      return "ldrh%?\t%0, %1\t%@ __fp16";
    case 1:	/* memory from ARM register */
      return "strh%?\t%1, %0\t%@ __fp16";
    case 2:	/* ARM register from ARM register */
      return "mov%?\t%0, %1\t%@ __fp16";
    case 3:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw%?\t%0, %1", ops);
	else
	  output_asm_insn ("mov%?\t%0, %2\n\torr%?\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char * const output_184[] = {
  "mov%?\t%0, %1",
  "ldr%?\t%0, %1\t%@ float",
  "str%?\t%1, %0\t%@ float",
};

static const char *
output_185 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6720 "../../gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "#";
    default:
      return output_move_double (operands, true, NULL);
    }
  
}

static const char * const output_186[] = {
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmn%?\t%0, #%n1",
};

static const char *
output_194 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7118 "../../gcc/config/arm/arm.md"

  if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
    {
      arm_ccfsm_state += 2;
      return "";
    }
  return "b%d1\t%l0";
  
}

static const char *
output_195 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7144 "../../gcc/config/arm/arm.md"

  if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
    {
      arm_ccfsm_state += 2;
      return "";
    }
  return "b%D1\t%l0";
  
}

static const char *
output_199 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7483 "../../gcc/config/arm/arm.md"

  {
    enum arm_cond_code code = maybe_get_arm_condition_code (operands[1]);
    switch (code)
      {
      case ARM_GE:
      case ARM_GT:
      case ARM_EQ:
      case ARM_VS:
        return "vsel%d1.f32\t%0, %3, %4";
      case ARM_LT:
      case ARM_LE:
      case ARM_NE:
      case ARM_VC:
        return "vsel%D1.f32\t%0, %4, %3";
      default:
        gcc_unreachable ();
      }
    return "";
  }
}

static const char *
output_200 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7483 "../../gcc/config/arm/arm.md"

  {
    enum arm_cond_code code = maybe_get_arm_condition_code (operands[1]);
    switch (code)
      {
      case ARM_GE:
      case ARM_GT:
      case ARM_EQ:
      case ARM_VS:
        return "vsel%d1.f64\t%P0, %P3, %P4";
      case ARM_LT:
      case ARM_LE:
      case ARM_NE:
      case ARM_VC:
        return "vsel%D1.f64\t%P0, %P4, %P3";
      default:
        gcc_unreachable ();
      }
    return "";
  }
}

static const char * const output_201[] = {
  "mov%D3\t%0, %2",
  "mvn%D3\t%0, #%B2",
  "mov%d3\t%0, %1",
  "mvn%d3\t%0, #%B1",
  "#",
  "#",
  "#",
  "#",
};

static const char * const output_202[] = {
  "mov%D3\t%0, %2",
  "mov%d3\t%0, %1",
};

static const char *
output_203 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7600 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return "b%?\t%l0";
  }
  
}

static const char *
output_205 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7672 "../../gcc/config/arm/arm.md"

  return output_call (operands);
  
}

static const char *
output_207 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7737 "../../gcc/config/arm/arm.md"

  return output_call (&operands[1]);
  
}

static const char *
output_208 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7756 "../../gcc/config/arm/arm.md"

  {
   rtx op = operands[0];

   /* Switch mode now when possible.  */
   if (SYMBOL_REF_DECL (op) && !TREE_PUBLIC (SYMBOL_REF_DECL (op))
        && arm_arch5 && arm_change_mode_p (SYMBOL_REF_DECL (op)))
      return NEED_PLT_RELOC ? "blx%?\t%a0(PLT)" : "blx%?\t(%a0)";

    return NEED_PLT_RELOC ? "bl%?\t%a0(PLT)" : "bl%?\t%a0";
  }
}

static const char *
output_209 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7780 "../../gcc/config/arm/arm.md"

  {
   rtx op = operands[1];

   /* Switch mode now when possible.  */
   if (SYMBOL_REF_DECL (op) && !TREE_PUBLIC (SYMBOL_REF_DECL (op))
        && arm_arch5 && arm_change_mode_p (SYMBOL_REF_DECL (op)))
      return NEED_PLT_RELOC ? "blx%?\t%a1(PLT)" : "blx%?\t(%a1)";

    return NEED_PLT_RELOC ? "bl%?\t%a1(PLT)" : "bl%?\t%a1";
  }
}

static const char *
output_210 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7866 "../../gcc/config/arm/arm.md"

  if (which_alternative == 1)
    return NEED_PLT_RELOC ? "b%?\t%a0(PLT)" : "b%?\t%a0";
  else
    {
      if (arm_arch5 || arm_arch4t)
	return "bx%?\t%0\t%@ indirect register sibling call";
      else
	return "mov%?\t%|pc, %0\t%@ indirect register sibling call";
    }
  
}

static const char *
output_211 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7887 "../../gcc/config/arm/arm.md"

  if (which_alternative == 1)
   return NEED_PLT_RELOC ? "b%?\t%a1(PLT)" : "b%?\t%a1";
  else
    {
      if (arm_arch5 || arm_arch4t)
	return "bx%?\t%1";
      else
	return "mov%?\t%|pc, %1\t@ indirect sibling call ";
    }
  
}

static const char *
output_212 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7922 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (const_true_rtx, true, false, false);
  }
}

static const char *
output_213 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7943 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (operands[0], true, false,
				      false);
  }
}

static const char *
output_214 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7943 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (operands[0], true, false,
				      true);
  }
}

static const char *
output_215 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7965 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (operands[0], true, true,
				      false);
  }
}

static const char *
output_216 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7965 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (operands[0], true, true,
				      true);
  }
}

static const char *
output_217 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7983 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (const_true_rtx, true, false, true);
  }
}

static const char *
output_221 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8170 "../../gcc/config/arm/arm.md"
{
  return output_probe_stack_range (operands[0], operands[2]);
}
}

static const char *
output_222 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8228 "../../gcc/config/arm/arm.md"

    if (flag_pic)
      return "cmp\t%0, %1\n\taddls\t%|pc, %|pc, %0, asl #2\n\tb\t%l3";
    return   "cmp\t%0, %1\n\tldrls\t%|pc, [%|pc, %0, asl #2]\n\tb\t%l3";
  
}

static const char *
output_226 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8293 "../../gcc/config/arm/arm.md"

  if (TARGET_ARM)
    return ".inst\t0xe7f000f0";
  else
    return ".inst\t0xdeff";
  
}

static const char * const output_243[] = {
  "orr%d1\t%0, %3, #1",
  "#",
};

static const char *
output_245 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8706 "../../gcc/config/arm/arm.md"

    if (GET_CODE (operands[3]) == NE)
      {
        if (which_alternative != 1)
	  output_asm_insn ("mov%D4\t%0, %2", operands);
        if (which_alternative != 0)
	  output_asm_insn ("mov%d4\t%0, %1", operands);
        return "";
      }
    if (which_alternative != 0)
      output_asm_insn ("mov%D4\t%0, %1", operands);
    if (which_alternative != 1)
      output_asm_insn ("mov%d4\t%0, %2", operands);
    return "";
  
}

static const char *
output_246 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8742 "../../gcc/config/arm/arm.md"

    if (GET_CODE (operands[4]) == LT && operands[3] == const0_rtx)
      return "%i5\t%0, %1, %2, lsr #31";

    output_asm_insn ("cmp\t%2, %3", operands);
    if (GET_CODE (operands[5]) == AND)
      output_asm_insn ("mov%D4\t%0, #0", operands);
    else if (GET_CODE (operands[5]) == MINUS)
      output_asm_insn ("rsb%D4\t%0, %1, #0", operands);
    else if (which_alternative != 0)
      output_asm_insn ("mov%D4\t%0, %1", operands);
    return "%i5%d4\t%0, %1, #1";
  
}

static const char *
output_247 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8768 "../../gcc/config/arm/arm.md"

    output_asm_insn ("cmp\t%2, %3", operands);
    if (which_alternative != 0)
      output_asm_insn ("mov%D4\t%0, %1", operands);
    return "sub%d4\t%0, %1, #1";
  
}

static const char *
output_248 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8796 "../../gcc/config/arm/arm.md"

  {
    static const char * const cmp1[NUM_OF_COND_CMP][2] =
    {
      {"cmp%d5\t%0, %1",
       "cmp%d4\t%2, %3"},
      {"cmn%d5\t%0, #%n1",
       "cmp%d4\t%2, %3"},
      {"cmp%d5\t%0, %1",
       "cmn%d4\t%2, #%n3"},
      {"cmn%d5\t%0, #%n1",
       "cmn%d4\t%2, #%n3"}
    };
    static const char * const cmp2[NUM_OF_COND_CMP][2] =
    {
      {"cmp\t%2, %3",
       "cmp\t%0, %1"},
      {"cmp\t%2, %3",
       "cmn\t%0, #%n1"},
      {"cmn\t%2, #%n3",
       "cmp\t%0, %1"},
      {"cmn\t%2, #%n3",
       "cmn\t%0, #%n1"}
    };
    static const char * const ite[2] =
    {
      "it\t%d5",
      "it\t%d4"
    };
    static const int cmp_idx[9] = {CMP_CMP, CMP_CMP, CMP_CMN,
                                   CMP_CMP, CMN_CMP, CMP_CMP,
                                   CMN_CMP, CMP_CMN, CMN_CMN};
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]), GET_CODE (operands[4]));

    output_asm_insn (cmp2[cmp_idx[which_alternative]][swap], operands);
    if (TARGET_THUMB2) {
      output_asm_insn (ite[swap], operands);
    }
    output_asm_insn (cmp1[cmp_idx[which_alternative]][swap], operands);
    return "";
  }
}

static const char *
output_249 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8878 "../../gcc/config/arm/arm.md"

  {
    static const char * const cmp1[NUM_OF_COND_CMP][2] =
    {
      {"cmp\t%0, %1",
       "cmp\t%2, %3"},
      {"cmn\t%0, #%n1",
       "cmp\t%2, %3"},
      {"cmp\t%0, %1",
       "cmn\t%2, #%n3"},
      {"cmn\t%0, #%n1",
       "cmn\t%2, #%n3"}
    };
    static const char * const cmp2[NUM_OF_COND_CMP][2] =
    {
      {"cmp%d4\t%2, %3",
       "cmp%D5\t%0, %1"},
      {"cmp%d4\t%2, %3",
       "cmn%D5\t%0, #%n1"},
      {"cmn%d4\t%2, #%n3",
       "cmp%D5\t%0, %1"},
      {"cmn%d4\t%2, #%n3",
       "cmn%D5\t%0, #%n1"}
    };
    static const char * const ite[2] =
    {
      "it\t%d4",
      "it\t%D5"
    };
    static const int cmp_idx[9] = {CMP_CMP, CMP_CMP, CMP_CMN,
                                   CMP_CMP, CMN_CMP, CMP_CMP,
                                   CMN_CMP, CMP_CMN, CMN_CMN};
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]),
			      reverse_condition (GET_CODE (operands[4])));

    output_asm_insn (cmp1[cmp_idx[which_alternative]][swap], operands);
    if (TARGET_THUMB2) {
      output_asm_insn (ite[swap], operands);
    }
    output_asm_insn (cmp2[cmp_idx[which_alternative]][swap], operands);
    return "";
  }
}

static const char *
output_250 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8960 "../../gcc/config/arm/arm.md"

  {
    static const char *const cmp1[NUM_OF_COND_CMP][2] =
    {
      {"cmp%d5\t%0, %1",
       "cmp%d4\t%2, %3"},
      {"cmn%d5\t%0, #%n1",
       "cmp%d4\t%2, %3"},
      {"cmp%d5\t%0, %1",
       "cmn%d4\t%2, #%n3"},
      {"cmn%d5\t%0, #%n1",
       "cmn%d4\t%2, #%n3"}
    };
    static const char *const cmp2[NUM_OF_COND_CMP][2] =
    {
      {"cmp\t%2, %3",
       "cmp\t%0, %1"},
      {"cmp\t%2, %3",
       "cmn\t%0, #%n1"},
      {"cmn\t%2, #%n3",
       "cmp\t%0, %1"},
      {"cmn\t%2, #%n3",
       "cmn\t%0, #%n1"}
    };
    static const char *const ite[2] =
    {
      "it\t%d5",
      "it\t%d4"
    };
    static const int cmp_idx[9] = {CMP_CMP, CMP_CMP, CMP_CMN,
                                   CMP_CMP, CMN_CMP, CMP_CMP,
                                   CMN_CMP, CMP_CMN, CMN_CMN};
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]), GET_CODE (operands[4]));

    output_asm_insn (cmp2[cmp_idx[which_alternative]][swap], operands);
    if (TARGET_THUMB2) {
      output_asm_insn (ite[swap], operands);
    }
    output_asm_insn (cmp1[cmp_idx[which_alternative]][swap], operands);
    return "";
  }
}

static const char *
output_251 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9042 "../../gcc/config/arm/arm.md"

  {
    static const char *const cmp1[NUM_OF_COND_CMP][2] =
    {
      {"cmp\t%0, %1",
       "cmp\t%2, %3"},
      {"cmn\t%0, #%n1",
       "cmp\t%2, %3"},
      {"cmp\t%0, %1",
       "cmn\t%2, #%n3"},
      {"cmn\t%0, #%n1",
       "cmn\t%2, #%n3"}
    };
    static const char *const cmp2[NUM_OF_COND_CMP][2] =
    {
      {"cmp%D4\t%2, %3",
       "cmp%D5\t%0, %1"},
      {"cmp%D4\t%2, %3",
       "cmn%D5\t%0, #%n1"},
      {"cmn%D4\t%2, #%n3",
       "cmp%D5\t%0, %1"},
      {"cmn%D4\t%2, #%n3",
       "cmn%D5\t%0, #%n1"}
    };
    static const char *const ite[2] =
    {
      "it\t%D4",
      "it\t%D5"
    };
    static const int cmp_idx[9] = {CMP_CMP, CMP_CMP, CMP_CMN,
                                   CMP_CMP, CMN_CMP, CMP_CMP,
                                   CMN_CMP, CMP_CMN, CMN_CMN};
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]), GET_CODE (operands[4]));

    output_asm_insn (cmp1[cmp_idx[which_alternative]][swap], operands);
    if (TARGET_THUMB2) {
      output_asm_insn (ite[swap], operands);
    }
    output_asm_insn (cmp2[cmp_idx[which_alternative]][swap], operands);
    return "";
  }
  
}

static const char *
output_259 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9426 "../../gcc/config/arm/arm.md"

  if (GET_CODE (operands[5]) == LT
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && REG_P (operands[1]))
	{
	  if (operands[2] == const0_rtx)
	    return "and\t%0, %1, %3, asr #31";
	  return "ands\t%0, %1, %3, asr #32\n\tmovcc\t%0, %2";
	}
      else if (which_alternative != 0 && REG_P (operands[2]))
	{
	  if (operands[1] == const0_rtx)
	    return "bic\t%0, %2, %3, asr #31";
	  return "bics\t%0, %2, %3, asr #32\n\tmovcs\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }

  if (GET_CODE (operands[5]) == GE
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && REG_P (operands[1]))
	{
	  if (operands[2] == const0_rtx)
	    return "bic\t%0, %1, %3, asr #31";
	  return "bics\t%0, %1, %3, asr #32\n\tmovcs\t%0, %2";
	}
      else if (which_alternative != 0 && REG_P (operands[2]))
	{
	  if (operands[1] == const0_rtx)
	    return "and\t%0, %2, %3, asr #31";
	  return "ands\t%0, %2, %3, asr #32\n\tmovcc\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }
  if (CONST_INT_P (operands[4])
      && !const_ok_for_arm (INTVAL (operands[4])))
    output_asm_insn ("cmn\t%3, #%n4", operands);
  else
    output_asm_insn ("cmp\t%3, %4", operands);
  if (which_alternative != 0)
    output_asm_insn ("mov%d5\t%0, %1", operands);
  if (which_alternative != 1)
    output_asm_insn ("mov%D5\t%0, %2", operands);
  return "";
  
}

static const char * const output_261[] = {
  "add%d4\t%0, %2, %3",
  "sub%d4\t%0, %2, #%n3",
  "add%d4\t%0, %2, %3\n\tmov%D4\t%0, %1",
  "sub%d4\t%0, %2, #%n3\n\tmov%D4\t%0, %1",
};

static const char * const output_263[] = {
  "add%D4\t%0, %2, %3",
  "sub%D4\t%0, %2, #%n3",
  "add%D4\t%0, %2, %3\n\tmov%d4\t%0, %1",
  "sub%D4\t%0, %2, #%n3\n\tmov%d4\t%0, %1",
};

static const char *
output_266 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9615 "../../gcc/config/arm/arm.md"

  /* If we have an operation where (op x 0) is the identity operation and
     the conditional operator is LT or GE and we are comparing against zero and
     everything is in registers then we can do this in two instructions.  */
  if (operands[3] == const0_rtx
      && GET_CODE (operands[7]) != AND
      && REG_P (operands[5])
      && REG_P (operands[1])
      && REGNO (operands[1]) == REGNO (operands[4])
      && REGNO (operands[4]) != REGNO (operands[0]))
    {
      if (GET_CODE (operands[6]) == LT)
	return "and\t%0, %5, %2, asr #31\n\t%I7\t%0, %4, %0";
      else if (GET_CODE (operands[6]) == GE)
	return "bic\t%0, %5, %2, asr #31\n\t%I7\t%0, %4, %0";
    }
  if (CONST_INT_P (operands[3])
      && !const_ok_for_arm (INTVAL (operands[3])))
    output_asm_insn ("cmn\t%2, #%n3", operands);
  else
    output_asm_insn ("cmp\t%2, %3", operands);
  output_asm_insn ("%I7%d6\t%0, %4, %5", operands);
  if (which_alternative != 0)
    return "mov%D6\t%0, %1";
  return "";
  
}

static const char * const output_267[] = {
  "%I5%d4\t%0, %2, %3",
  "%I5%d4\t%0, %2, %3\n\tmov%D4\t%0, %1",
};

static const char *
output_268 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9678 "../../gcc/config/arm/arm.md"

  /* If we have an operation where (op x 0) is the identity operation and
     the conditional operator is LT or GE and we are comparing against zero and
     everything is in registers then we can do this in two instructions */
  if (operands[5] == const0_rtx
      && GET_CODE (operands[7]) != AND
      && REG_P (operands[3])
      && REG_P (operands[1])
      && REGNO (operands[1]) == REGNO (operands[2])
      && REGNO (operands[2]) != REGNO (operands[0]))
    {
      if (GET_CODE (operands[6]) == GE)
	return "and\t%0, %3, %4, asr #31\n\t%I7\t%0, %2, %0";
      else if (GET_CODE (operands[6]) == LT)
	return "bic\t%0, %3, %4, asr #31\n\t%I7\t%0, %2, %0";
    }

  if (CONST_INT_P (operands[5])
      && !const_ok_for_arm (INTVAL (operands[5])))
    output_asm_insn ("cmn\t%4, #%n5", operands);
  else
    output_asm_insn ("cmp\t%4, %5", operands);

  if (which_alternative != 0)
    output_asm_insn ("mov%d6\t%0, %1", operands);
  return "%I7%D6\t%0, %2, %3";
  
}

static const char * const output_269[] = {
  "%I5%D4\t%0, %2, %3",
  "%I5%D4\t%0, %2, %3\n\tmov%d4\t%0, %1",
};

static const char * const output_271[] = {
  "mvn%D4\t%0, %2",
  "mov%d4\t%0, %1\n\tmvn%D4\t%0, %2",
  "mvn%d4\t%0, #%B1\n\tmvn%D4\t%0, %2",
};

static const char * const output_273[] = {
  "mvn%d4\t%0, %2",
  "mov%D4\t%0, %1\n\tmvn%d4\t%0, %2",
  "mvn%D4\t%0, #%B1\n\tmvn%d4\t%0, %2",
};

static const char * const output_275[] = {
  "mov%d5\t%0, %2%S4",
  "mov%D5\t%0, %1\n\tmov%d5\t%0, %2%S4",
  "mvn%D5\t%0, #%B1\n\tmov%d5\t%0, %2%S4",
};

static const char * const output_277[] = {
  "mov%D5\t%0, %2%S4",
  "mov%d5\t%0, %1\n\tmov%D5\t%0, %2%S4",
  "mvn%d5\t%0, #%B1\n\tmov%D5\t%0, %2%S4",
};

static const char *
output_288 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10087 "../../gcc/config/arm/arm.md"

  {
    rtx ldm[3];
    rtx arith[4];
    rtx base_reg;
    HOST_WIDE_INT val1 = 0, val2 = 0;

    if (REGNO (operands[0]) > REGNO (operands[4]))
      {
	ldm[1] = operands[4];
	ldm[2] = operands[0];
      }
    else
      {
	ldm[1] = operands[0];
	ldm[2] = operands[4];
      }

    base_reg = XEXP (operands[2], 0);

    if (!REG_P (base_reg))
      {
	val1 = INTVAL (XEXP (base_reg, 1));
	base_reg = XEXP (base_reg, 0);
      }

    if (!REG_P (XEXP (operands[3], 0)))
      val2 = INTVAL (XEXP (XEXP (operands[3], 0), 1));

    arith[0] = operands[0];
    arith[3] = operands[1];

    if (val1 < val2)
      {
	arith[1] = ldm[1];
	arith[2] = ldm[2];
      }
    else
      {
	arith[1] = ldm[2];
	arith[2] = ldm[1];
      }

    ldm[0] = base_reg;
    if (val1 !=0 && val2 != 0)
      {
	rtx ops[3];

	if (val1 == 4 || val2 == 4)
	  /* Other val must be 8, since we know they are adjacent and neither
	     is zero.  */
	  output_asm_insn ("ldmib%?\t%0, {%1, %2}", ldm);
	else if (const_ok_for_arm (val1) || const_ok_for_arm (-val1))
	  {
	    ldm[0] = ops[0] = operands[4];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_add_immediate (ops);
	    if (val1 < val2)
	      output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
	    else
	      output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
	  }
	else
	  {
	    /* Offset is out of range for a single add, so use two ldr.  */
	    ops[0] = ldm[1];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	    ops[0] = ldm[2];
	    ops[2] = GEN_INT (val2);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	  }
      }
    else if (val1 != 0)
      {
	if (val1 < val2)
	  output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
      }
    else
      {
	if (val1 < val2)
	  output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
      }
    output_asm_insn ("%I3%?\t%0, %1, %2", arith);
    return "";
  }
}

static const char * const output_289[] = {
  "mvn%D4\t%0, %2",
  "mov%d4\t%0, %1\n\tmvn%D4\t%0, %2",
};

static const char *
output_290 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10454 "../../gcc/config/arm/arm.md"

    operands[2] = GEN_INT (1 << INTVAL (operands[2]));
    output_asm_insn ("ands\t%0, %1, %2", operands);
    return "mvnne\t%0, #0";
  
}

static const char *
output_291 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10472 "../../gcc/config/arm/arm.md"

    operands[2] = GEN_INT (1 << INTVAL (operands[2]));
    output_asm_insn ("tst\t%1, %2", operands);
    output_asm_insn ("mvneq\t%0, #0", operands);
    return "movne\t%0, #0";
  
}

static const char *
output_292 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10495 "../../gcc/config/arm/arm.md"

  {
    int num_saves = XVECLEN (operands[2], 0);
     
    /* For the StrongARM at least it is faster to
       use STR to store only a single register.
       In Thumb mode always use push, and the assembler will pick
       something appropriate.  */
    if (num_saves == 1 && TARGET_ARM)
      output_asm_insn ("str%?\t%1, [%m0, #-4]!", operands);
    else
      {
	int i;
	char pattern[100];

	if (TARGET_32BIT)
	    strcpy (pattern, "push%?\t{%1");
	else
	    strcpy (pattern, "push\t{%1");

	for (i = 1; i < num_saves; i++)
	  {
	    strcat (pattern, ", %|");
	    strcat (pattern,
		    reg_names[REGNO (XEXP (XVECEXP (operands[2], 0, i), 0))]);
	  }

	strcat (pattern, "}");
	output_asm_insn (pattern, operands);
      }

    return "";
  }
}

static const char *
output_294 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10555 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/false,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/true);
    return "";
  }
  
}

static const char *
output_295 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10584 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/true,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/true);
    return "";
  }
  
}

static const char *
output_296 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10604 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/true,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/false);
    return "";
  }
  
}

static const char *
output_298 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10636 "../../gcc/config/arm/arm.md"

  {
    int num_regs = XVECLEN (operands[0], 0);
    char pattern[100];
    rtx op_list[2];
    strcpy (pattern, "vldm\t");
    strcat (pattern, reg_names[REGNO (SET_DEST (XVECEXP (operands[0], 0, 0)))]);
    strcat (pattern, "!, {");
    op_list[0] = XEXP (XVECEXP (operands[0], 0, 1), 0);
    strcat (pattern, "%P0");
    if ((num_regs - 1) > 1)
      {
        strcat (pattern, "-%P1");
        op_list [1] = XEXP (XVECEXP (operands[0], 0, num_regs - 1), 0);
      }

    strcat (pattern, "}");
    output_asm_insn (pattern, op_list);
    return "";
  }
  
}

static const char *
output_299 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10667 "../../gcc/config/arm/arm.md"

  assemble_align (32);
  return "";
  
}

static const char *
output_300 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10677 "../../gcc/config/arm/arm.md"

  assemble_align (64);
  return "";
  
}

static const char *
output_301 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10687 "../../gcc/config/arm/arm.md"

  making_const_table = FALSE;
  return "";
  
}

static const char *
output_302 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10697 "../../gcc/config/arm/arm.md"

  making_const_table = TRUE;
  assemble_integer (operands[0], 1, BITS_PER_WORD, 1);
  assemble_zeros (3);
  return "";
  
}

static const char *
output_303 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10710 "../../gcc/config/arm/arm.md"

  {
    rtx x = operands[0];
    making_const_table = TRUE;
    switch (GET_MODE_CLASS (GET_MODE (x)))
      {
      case MODE_FLOAT:
	arm_emit_fp16_const (x);
	break;
      default:
	assemble_integer (operands[0], 2, BITS_PER_WORD, 1);
	assemble_zeros (2);
	break;
      }
    return "";
  }
}

static const char *
output_304 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10733 "../../gcc/config/arm/arm.md"

  {
    rtx x = operands[0];
    making_const_table = TRUE;
    switch (GET_MODE_CLASS (GET_MODE (x)))
      {
      case MODE_FLOAT:
	assemble_real (*CONST_DOUBLE_REAL_VALUE (x), GET_MODE (x),
		       BITS_PER_WORD);
	break;
      default:
	/* XXX: Sometimes gcc does something really dumb and ends up with
	   a HIGH in a constant pool entry, usually because it's trying to
	   load into a VFP register.  We know this will always be used in
	   combination with a LO_SUM which ignores the high bits, so just
	   strip off the HIGH.  */
	if (GET_CODE (x) == HIGH)
	  x = XEXP (x, 0);
        assemble_integer (x, 4, BITS_PER_WORD, 1);
	mark_symbol_refs_as_used (x);
        break;
      }
    return "";
  }
}

static const char *
output_305 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10764 "../../gcc/config/arm/arm.md"

  {
    making_const_table = TRUE;
    switch (GET_MODE_CLASS (GET_MODE (operands[0])))
      {
      case MODE_FLOAT:
	assemble_real (*CONST_DOUBLE_REAL_VALUE (operands[0]),
		       GET_MODE (operands[0]), BITS_PER_WORD);
	break;
      default:
        assemble_integer (operands[0], 8, BITS_PER_WORD, 1);
        break;
      }
    return "";
  }
}

static const char *
output_306 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10786 "../../gcc/config/arm/arm.md"

  {
    making_const_table = TRUE;
    switch (GET_MODE_CLASS (GET_MODE (operands[0])))
      {
      case MODE_FLOAT:
	assemble_real (*CONST_DOUBLE_REAL_VALUE (operands[0]),
		       GET_MODE (operands[0]), BITS_PER_WORD);
	break;
      default:
        assemble_integer (operands[0], 16, BITS_PER_WORD, 1);
        break;
      }
    return "";
  }
}

static const char *
output_314 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10936 "../../gcc/config/arm/arm.md"
{
    targetm.asm_out.internal_label (asm_out_file, "LPIC",
				    INTVAL (operands[1]));
    return "bl\t%c0(tlscall)";
  }
}

static const char * const output_316[] = {
  "rev\t%0, %1",
  "rev%?\t%0, %1",
  "rev%?\t%0, %1",
};

static const char * const output_317[] = {
  "revsh\t%0, %1",
  "revsh%?\t%0, %1",
  "revsh%?\t%0, %1",
};

static const char * const output_318[] = {
  "rev16\t%0, %1",
  "rev16%?\t%0, %1",
  "rev16%?\t%0, %1",
};

static const char *
output_390 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11340 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/false,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/false);
    return "";
  }
  
}

static const char * const output_394[] = {
  "wor%?\t%0, %1, %2",
  "#",
  "#",
};

static const char * const output_395[] = {
  "wxor%?\t%0, %1, %2",
  "#",
  "#",
};

static const char * const output_396[] = {
  "wand%?\t%0, %1, %2",
  "#",
  "#",
};

static const char *
output_398 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 115 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "#";
    case 3: case 4:
      return output_move_double (operands, true, NULL);
    case 5:
      return "wmov%?\t%0,%1";
    case 6:
      return "tmcrr%?\t%0,%Q1,%R1";
    case 7:
      return "tmrrc%?\t%Q0,%R0,%1";
    case 8:
      return "wldrd%?\t%0,%1";
    case 9:
      return "wstrd%?\t%1,%0";
    case 10:
      return "fmdrr%?\t%P0, %Q1, %R1\t%@ int";
    case 11:
      return "fmrrd%?\t%Q0, %R0, %P1\t%@ int";
    case 12:
      if (TARGET_VFP_SINGLE)
	return "fcpys%?\t%0, %1\t%@ int\n\tfcpys%?\t%p0, %p1\t%@ int";
      else
	return "fcpyd%?\t%P0, %P1\t%@ int";
    case 13: case 14:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_399 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 170 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
     {
     case 0: return "mov\t%0, %1";
     case 1: return "mov\t%0, %1";
     case 2: return "mvn\t%0, #%B1";
     case 3: return "movw\t%0, %1";
     case 4: return "ldr\t%0, %1";
     case 5: return "str\t%1, %0";
     case 6: return "tmcr\t%0, %1";
     case 7: return "tmrc\t%0, %1";
     case 8: return arm_output_load_gr (operands);
     case 9: return "wstrw\t%1, %0";
     case 10:return "fmsr\t%0, %1";
     case 11:return "fmrs\t%0, %1";
     case 12:return "fcpys\t%0, %1\t%@ int";
     case 13: case 14:
       return output_move_vfp (operands);
     default:
       gcc_unreachable ();
     }
}

static const char *
output_400 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 220 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "mov%?\t%0, %1";
   case 1: return "mvn%?\t%0, #%B1";
   case 2: return "ldr%?\t%0, %1";
   case 3: return "str%?\t%1, %0";
   case 4: return "tmcr%?\t%0, %1";
   default: return "tmrc%?\t%0, %1";
  }
}

static const char *
output_401 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 239 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_402 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 239 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_403 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 239 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_446 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 686 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_447 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 703 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_448 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 720 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_500 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1287 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrorhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorh", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_501 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1287 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrorwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_502 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1287 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrordg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrord", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_503 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1308 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrahg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrah", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_504 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1308 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrawg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsraw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_505 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1308 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsradg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrad", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_506 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1329 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrlhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_507 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1329 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrlwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_508 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1329 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrldg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_509 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1350 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsllhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_510 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1350 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsllwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_511 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1350 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wslldg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wslld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_512 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1371 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrorh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorh", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_513 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1371 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrorw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_514 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1371 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrord%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrord", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_515 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1392 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrah%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrah", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_516 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1392 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsraw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsraw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_517 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1392 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrad%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrad", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_518 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1413 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrlh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_519 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1413 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrlw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_520 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1413 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrld%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_521 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1434 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsllh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_522 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1434 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsllw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_523 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1434 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wslld%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wslld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_614 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 30 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: case 1:
      return "mov%?\t%0, %1";
    case 2:
      return "mvn%?\t%0, #%B1";
    case 3:
      return "movw%?\t%0, %1";
    case 4:
      return "ldr%?\t%0, %1";
    case 5:
      return "str%?\t%1, %0";
    case 6:
      return "vmov%?\t%0, %1\t%@ int";
    case 7:
      return "vmov%?\t%0, %1\t%@ int";
    case 8:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 9: case 10:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_615 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "mov%?\t%0, %1";
    case 3:
      return "mvn%?\t%0, #%B1";
    case 4:
      return "movw%?\t%0, %1";
    case 5:
    case 6:
      return "ldr%?\t%0, %1";
    case 7:
    case 8:
      return "str%?\t%1, %0";
    case 9:
      return "vmov%?\t%0, %1\t%@ int";
    case 10:
      return "vmov%?\t%0, %1\t%@ int";
    case 11:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 12: case 13:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_616 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 120 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: 
    case 1:
    case 2:
    case 3:
      return "#";
    case 4:
    case 5:
    case 6:
      return output_move_double (operands, true, NULL);
    case 7:
      return "vmov%?\t%P0, %Q1, %R1\t%@ int";
    case 8:
      return "vmov%?\t%Q0, %R0, %P1\t%@ int";
    case 9:
      if (TARGET_VFP_SINGLE)
	return "vmov%?.f32\t%0, %1\t%@ int\n\tvmov%?.f32\t%p0, %p1\t%@ int";
      else
	return "vmov%?.f64\t%P0, %P1\t%@ int";
    case 10: case 11:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_617 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 171 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: 
    case 1:
    case 2:
    case 3:
      return "#";
    case 4:
    case 5:
    case 6:
      return output_move_double (operands, true, NULL);
    case 7:
      return "vmov%?\t%P0, %Q1, %R1\t%@ int";
    case 8:
      return "vmov%?\t%Q0, %R0, %P1\t%@ int";
    case 9:
      return "vmov%?.f64\t%P0, %P1\t%@ int";
    case 10: case 11:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_618 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 220 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:     /* S register from memory */
      return "vld1.16\t{%z0}, %A1";
    case 1:     /* memory from S register */
      return "vst1.16\t{%z1}, %A0";
    case 2:     /* ARM register from memory */
      return "ldrh\t%0, %1\t%@ __fp16";
    case 3:     /* memory from ARM register */
      return "strh\t%1, %0\t%@ __fp16";
    case 4:	/* S register from S register */
      return "vmov.f32\t%0, %1";
    case 5:	/* ARM register from ARM register */
      return "mov\t%0, %1\t%@ __fp16";
    case 6:	/* S register from ARM register */
      return "vmov\t%0, %1";
    case 7:	/* ARM register from S register */
      return "vmov\t%0, %1";
    case 8:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_619 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 274 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:     /* ARM register from memory */
      return "ldrh\t%0, %1\t%@ __fp16";
    case 1:     /* memory from ARM register */
      return "strh\t%1, %0\t%@ __fp16";
    case 2:	/* S register from S register */
      return "vmov.f32\t%0, %1";
    case 3:	/* ARM register from ARM register */
      return "mov\t%0, %1\t%@ __fp16";
    case 4:	/* S register from ARM register */
      return "vmov\t%0, %1";
    case 5:	/* ARM register from S register */
      return "vmov\t%0, %1";
    case 6:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_620 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 327 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "vmov%?\t%0, %1";
    case 1:
      return "vmov%?\t%0, %1";
    case 2:
      return "vmov%?.f32\t%0, %1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "vmov%?.f32\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_621 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 363 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "vmov%?\t%0, %1";
    case 1:
      return "vmov%?\t%0, %1";
    case 2:
      return "vmov%?.f32\t%0, %1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "vmov%?.f32\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_622 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 402 "../../gcc/config/arm/vfp.md"

  {
    switch (which_alternative)
      {
      case 0:
	return "vmov%?\t%P0, %Q1, %R1";
      case 1:
	return "vmov%?\t%Q0, %R0, %P1";
      case 2:
	gcc_assert (TARGET_VFP_DOUBLE);
        return "vmov%?.f64\t%P0, %1";
      case 3: case 4:
	return output_move_vfp (operands);
      case 5: case 6:
	return output_move_double (operands, true, NULL);
      case 7:
	if (TARGET_VFP_SINGLE)
	  return "vmov%?.f32\t%0, %1\n\tvmov%?.f32\t%p0, %p1";
	else
	  return "vmov%?.f64\t%P0, %P1";
      case 8:
        return "#";
      default:
	gcc_unreachable ();
      }
    }
  
}

static const char *
output_623 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 449 "../../gcc/config/arm/vfp.md"

  {
    switch (which_alternative)
      {
      case 0:
	return "vmov%?\t%P0, %Q1, %R1";
      case 1:
	return "vmov%?\t%Q0, %R0, %P1";
      case 2:
	gcc_assert (TARGET_VFP_DOUBLE);
	return "vmov%?.f64\t%P0, %1";
      case 3: case 4:
	return output_move_vfp (operands);
      case 5: case 6: case 8:
	return output_move_double (operands, true, NULL);
      case 7:
	if (TARGET_VFP_SINGLE)
	  return "vmov%?.f32\t%0, %1\n\tvmov%?.f32\t%p0, %p1";
	else
	  return "vmov%?.f64\t%P0, %P1";
      default:
	abort ();
      }
    }
  
}

static const char * const output_624[] = {
  "vmov%D3.f32\t%0, %2",
  "vmov%d3.f32\t%0, %1",
  "vmov%D3.f32\t%0, %2\n\tvmov%d3.f32\t%0, %1",
  "vmov%D3\t%0, %2",
  "vmov%d3\t%0, %1",
  "vmov%D3\t%0, %2\n\tvmov%d3\t%0, %1",
  "vmov%D3\t%0, %2",
  "vmov%d3\t%0, %1",
  "vmov%D3\t%0, %2\n\tvmov%d3\t%0, %1",
};

static const char * const output_625[] = {
  "it\t%D3\n\tvmov%D3.f32\t%0, %2",
  "it\t%d3\n\tvmov%d3.f32\t%0, %1",
  "ite\t%D3\n\tvmov%D3.f32\t%0, %2\n\tvmov%d3.f32\t%0, %1",
  "it\t%D3\n\tvmov%D3\t%0, %2",
  "it\t%d3\n\tvmov%d3\t%0, %1",
  "ite\t%D3\n\tvmov%D3\t%0, %2\n\tvmov%d3\t%0, %1",
  "it\t%D3\n\tvmov%D3\t%0, %2",
  "it\t%d3\n\tvmov%d3\t%0, %1",
  "ite\t%D3\n\tvmov%D3\t%0, %2\n\tvmov%d3\t%0, %1",
};

static const char * const output_626[] = {
  "vmov%D3.f64\t%P0, %P2",
  "vmov%d3.f64\t%P0, %P1",
  "vmov%D3.f64\t%P0, %P2\n\tvmov%d3.f64\t%P0, %P1",
  "vmov%D3\t%P0, %Q2, %R2",
  "vmov%d3\t%P0, %Q1, %R1",
  "vmov%D3\t%P0, %Q2, %R2\n\tvmov%d3\t%P0, %Q1, %R1",
  "vmov%D3\t%Q0, %R0, %P2",
  "vmov%d3\t%Q0, %R0, %P1",
  "vmov%D3\t%Q0, %R0, %P2\n\tvmov%d3\t%Q0, %R0, %P1",
};

static const char * const output_627[] = {
  "it\t%D3\n\tvmov%D3.f64\t%P0, %P2",
  "it\t%d3\n\tvmov%d3.f64\t%P0, %P1",
  "ite\t%D3\n\tvmov%D3.f64\t%P0, %P2\n\tvmov%d3.f64\t%P0, %P1",
  "it\t%D3\n\tvmov%D3\t%P0, %Q2, %R2",
  "it\t%d3\n\tvmov%d3\t%P0, %Q1, %R1",
  "ite\t%D3\n\tvmov%D3\t%P0, %Q2, %R2\n\tvmov%d3\t%P0, %Q1, %R1",
  "it\t%D3\n\tvmov%D3\t%Q0, %R0, %P2",
  "it\t%d3\n\tvmov%d3\t%Q0, %R0, %P1",
  "ite\t%D3\n\tvmov%D3\t%Q0, %R0, %P2\n\tvmov%d3\t%Q0, %R0, %P1",
};

static const char * const output_630[] = {
  "vneg%?.f32\t%0, %1",
  "eor%?\t%0, %1, #-2147483648",
};

static const char * const output_631[] = {
  "vneg%?.f64\t%P0, %P1",
  "#",
  "#",
};

static const char * const output_679[] = {
  "vcmp%?.f32\t%0, %1",
  "vcmp%?.f32\t%0, #0",
};

static const char * const output_680[] = {
  "vcmpe%?.f32\t%0, %1",
  "vcmpe%?.f32\t%0, #0",
};

static const char * const output_681[] = {
  "vcmp%?.f64\t%P0, %P1",
  "vcmp%?.f64\t%P0, #0",
};

static const char * const output_682[] = {
  "vcmpe%?.f64\t%P0, %P1",
  "vcmpe%?.f64\t%P0, #0",
};

static const char * const output_685[] = {
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
  "vmov%?.f64\t%P0, %1, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
};

static const char * const output_686[] = {
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
  "vmov%?.f64\t%P0, %1, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
};

static const char *
output_688 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1309 "../../gcc/config/arm/vfp.md"
 return vfp_output_vstmd (operands);
}

static const char *
output_724 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 63 "../../gcc/config/arm/thumb1.md"

   static const char * const asms[] =
   {
     "adds\t%0, %0, %2",
     "subs\t%0, %0, #%n2",
     "adds\t%0, %1, %2",
     "add\t%0, %0, %2",
     "add\t%0, %0, %2",
     "add\t%0, %1, %2",
     "add\t%0, %1, %2",
     "#",
     "#",
     "#"
   };
   if ((which_alternative == 2 || which_alternative == 6)
       && CONST_INT_P (operands[2])
       && INTVAL (operands[2]) < 0)
     return (which_alternative == 2) ? "subs\t%0, %1, #%n2" : "sub\t%0, %1, #%n2";
   return asms[which_alternative];
  
}

static const char * const output_727[] = {
  "movs\t%0, %1\n\tmuls\t%0, %2",
  "mov\t%0, %1\n\tmuls\t%0, %2",
  "muls\t%0, %2",
};

static const char * const output_728[] = {
  "muls\t%0, %2",
  "muls\t%0, %1",
  "muls\t%0, %1",
};

static const char *
output_742 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 353 "../../gcc/config/arm/thumb1.md"
{
  rtx mem;

  if (which_alternative == 0 && arm_arch6)
    return "uxth\t%0, %1";
  if (which_alternative == 0)
    return "#";

  mem = XEXP (operands[1], 0);

  if (GET_CODE (mem) == CONST)
    mem = XEXP (mem, 0);

  if (GET_CODE (mem) == PLUS)
    {
      rtx a = XEXP (mem, 0);

      /* This can happen due to bugs in reload.  */
      if (REG_P (a) && REGNO (a) == SP_REGNUM)
        {
          rtx ops[2];
          ops[0] = operands[0];
          ops[1] = a;

          output_asm_insn ("mov\t%0, %1", ops);

          XEXP (mem, 0) = operands[0];
       }
    }

  return "ldrh\t%0, %1";
}
}

static const char * const output_743[] = {
  "#",
  "ldrb\t%0, %1",
};

static const char * const output_744[] = {
  "uxtb\t%0, %1",
  "ldrb\t%0, %1",
};

static const char *
output_745 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 427 "../../gcc/config/arm/thumb1.md"

  {
    rtx ops[4];
    rtx mem;

    if (which_alternative == 0 && !arm_arch6)
      return "#";
    if (which_alternative == 0)
      return "sxth\t%0, %1";

    mem = XEXP (operands[1], 0);

    /* This code used to try to use 'V', and fix the address only if it was
       offsettable, but this fails for e.g. REG+48 because 48 is outside the
       range of QImode offsets, and offsettable_address_p does a QImode
       address check.  */

    if (GET_CODE (mem) == CONST)
      mem = XEXP (mem, 0);

    if (GET_CODE (mem) == LABEL_REF)
      return "ldr\t%0, %1";

    if (GET_CODE (mem) == PLUS)
      {
        rtx a = XEXP (mem, 0);
        rtx b = XEXP (mem, 1);

        if (GET_CODE (a) == LABEL_REF
	    && CONST_INT_P (b))
          return "ldr\t%0, %1";

        if (REG_P (b))
          return "ldrsh\t%0, %1";

        ops[1] = a;
        ops[2] = b;
      }
    else
      {
        ops[1] = mem;
        ops[2] = const0_rtx;
      }

    gcc_assert (REG_P (ops[1]));

    ops[0] = operands[0];
    if (reg_mentioned_p (operands[2], ops[1]))
      ops[3] = ops[0];
    else
      ops[3] = operands[2];
    output_asm_insn ("movs\t%3, %2\n\tldrsh\t%0, [%1, %3]", ops);
    return "";
  }
}

static const char *
output_746 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 564 "../../gcc/config/arm/thumb1.md"
{
  rtx addr;

  if (which_alternative == 0 && arm_arch6)
    return "sxtb\t%0, %1";
  if (which_alternative == 0)
    return "#";

  addr = XEXP (operands[1], 0);
  if (GET_CODE (addr) == PLUS
      && REG_P (XEXP (addr, 0)) && REG_P (XEXP (addr, 1)))
    return "ldrsb\t%0, %1";

  return "#";
}
}

static const char *
output_747 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 598 "../../gcc/config/arm/thumb1.md"

  {
  switch (which_alternative)
    {
    default:
    case 0:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "add\t%0,  %1,  #0\n\tadd\t%H0, %H1, #0";
      return   "add\t%H0, %H1, #0\n\tadd\t%0,  %1,  #0";
    case 1:
      return "movs\t%Q0, %1\n\tmovs\t%R0, #0";
    case 2:
      operands[1] = GEN_INT (- INTVAL (operands[1]));
      return "movs\t%Q0, %1\n\trsbs\t%Q0, %Q0, #0\n\tasrs\t%R0, %Q0, #31";
    case 3:
      return "ldmia\t%1, {%0, %H0}";
    case 4:
      return "stmia\t%0, {%1, %H1}";
    case 5:
      return thumb_load_double_from_address (operands);
    case 6:
      operands[2] = gen_rtx_MEM (SImode,
			     plus_constant (Pmode, XEXP (operands[0], 0), 4));
      output_asm_insn ("str\t%1, %0\n\tstr\t%H1, %2", operands);
      return "";
    case 7:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "mov\t%0, %1\n\tmov\t%H0, %H1";
      return "mov\t%H0, %H1\n\tmov\t%0, %1";
    }
  }
}

static const char * const output_748[] = {
  "movs	%0, %1",
  "movs	%0, %1",
  "#",
  "#",
  "ldmia\t%1, {%0}",
  "stmia\t%0, {%1}",
  "ldr\t%0, %1",
  "str\t%1, %0",
  "mov\t%0, %1",
};

static const char *
output_749 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 734 "../../gcc/config/arm/thumb1.md"

  switch (which_alternative)
    {
    case 0: return "adds	%0, %1, #0";
    case 2: return "strh	%1, %0";
    case 3: return "mov	%0, %1";
    case 4: return "mov	%0, %1";
    case 5: return "movs	%0, %1";
    default: gcc_unreachable ();
    case 1:
      /* The stack pointer can end up being taken as an index register.
          Catch this case here and deal with it.  */
      if (GET_CODE (XEXP (operands[1], 0)) == PLUS
	  && REG_P (XEXP (XEXP (operands[1], 0), 0))
	  && REGNO    (XEXP (XEXP (operands[1], 0), 0)) == SP_REGNUM)
        {
	  rtx ops[2];
          ops[0] = operands[0];
          ops[1] = XEXP (XEXP (operands[1], 0), 0);

          output_asm_insn ("mov	%0, %1", ops);

          XEXP (XEXP (operands[1], 0), 0) = operands[0];

	}
      return "ldrh	%0, %1";
    }
}

static const char * const output_750[] = {
  "adds\t%0, %1, #0",
  "ldrb\t%0, %1",
  "strb\t%1, %0",
  "mov\t%0, %1",
  "mov\t%0, %1",
  "movs\t%0, %1",
};

static const char *
output_751 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 806 "../../gcc/config/arm/thumb1.md"

  switch (which_alternative)
    {
    case 0:
      return "movs\t%0, %1";
    case 1:
      {
	rtx addr;
	gcc_assert (MEM_P (operands[1]));
	addr = XEXP (operands[1], 0);
	if (GET_CODE (addr) == LABEL_REF
	    || (GET_CODE (addr) == CONST
		&& GET_CODE (XEXP (addr, 0)) == PLUS
		&& GET_CODE (XEXP (XEXP (addr, 0), 0)) == LABEL_REF
		&& CONST_INT_P (XEXP (XEXP (addr, 0), 1))))
	  {
	    /* Constant pool entry.  */
	    return "ldr\t%0, %1";
	  }
	return "ldrh\t%0, %1";
      }
    case 2: return "strh\t%1, %0";
    default: return "mov\t%0, %1";
    }
  
}

static const char * const output_752[] = {
  "adds\t%0, %1, #0",
  "ldmia\t%1, {%0}",
  "stmia\t%0, {%1}",
  "ldr\t%0, %1",
  "str\t%1, %0",
  "mov\t%0, %1",
  "mov\t%0, %1",
};

static const char *
output_753 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 866 "../../gcc/config/arm/thumb1.md"

  switch (which_alternative)
    {
    default:
    case 0:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "adds\t%0, %1, #0\n\tadds\t%H0, %H1, #0";
      return "adds\t%H0, %H1, #0\n\tadds\t%0, %1, #0";
    case 1:
      return "ldmia\t%1, {%0, %H0}";
    case 2:
      return "stmia\t%0, {%1, %H1}";
    case 3:
      return thumb_load_double_from_address (operands);
    case 4:
      operands[2] = gen_rtx_MEM (SImode,
				 plus_constant (Pmode,
						XEXP (operands[0], 0), 4));
      output_asm_insn ("str\t%1, %0\n\tstr\t%H1, %2", operands);
      return "";
    case 5:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "mov\t%0, %1\n\tmov\t%H0, %H1";
      return "mov\t%H0, %H1\n\tmov\t%0, %1";
    }
  
}

static const char *
output_754 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 915 "../../gcc/config/arm/thumb1.md"
 return thumb_output_move_mem_multiple (3, operands);
}

static const char *
output_755 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 934 "../../gcc/config/arm/thumb1.md"
 return thumb_output_move_mem_multiple (2, operands);
}

static const char *
output_756 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 974 "../../gcc/config/arm/thumb1.md"
{
  rtx t = cfun->machine->thumb1_cc_insn;
  if (t != NULL_RTX)
    {
      if (!rtx_equal_p (cfun->machine->thumb1_cc_op0, operands[1])
	  || !rtx_equal_p (cfun->machine->thumb1_cc_op1, operands[2]))
	t = NULL_RTX;
      if (cfun->machine->thumb1_cc_mode == CC_NOOVmode)
	{
	  if (!noov_comparison_operator (operands[0], VOIDmode))
	    t = NULL_RTX;
	}
      else if (cfun->machine->thumb1_cc_mode != CCmode)
	t = NULL_RTX;
    }
  if (t == NULL_RTX)
    {
      output_asm_insn ("cmp\t%1, %2", operands);
      cfun->machine->thumb1_cc_insn = insn;
      cfun->machine->thumb1_cc_op0 = operands[1];
      cfun->machine->thumb1_cc_op1 = operands[2];
      cfun->machine->thumb1_cc_mode = CCmode;
    }
  else
    /* Ensure we emit the right type of condition code on the jump.  */
    XEXP (operands[0], 0) = gen_rtx_REG (cfun->machine->thumb1_cc_mode,
					 CC_REGNUM);

  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
}
}

static const char *
output_757 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1036 "../../gcc/config/arm/thumb1.md"

  output_asm_insn ("adds\t%0, %1, #%n2", operands);

  switch (get_attr_length (insn))
    {
    case 4:  return "b%d4\t%l3";
    case 6:  return "b%D4\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D4\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  
}

static const char *
output_758 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1073 "../../gcc/config/arm/thumb1.md"

  output_asm_insn ("cmn\t%1, %2", operands);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  
}

static const char *
output_759 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1112 "../../gcc/config/arm/thumb1.md"

  {
  rtx op[3];
  op[0] = operands[4];
  op[1] = operands[1];
  op[2] = GEN_INT (32 - 1 - INTVAL (operands[2]));

  output_asm_insn ("lsls\t%0, %1, %2", op);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  }
}

static const char *
output_760 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1157 "../../gcc/config/arm/thumb1.md"

  {
  rtx op[3];
  op[0] = operands[4];
  op[1] = operands[1];
  op[2] = GEN_INT (32 - INTVAL (operands[2]));

  output_asm_insn ("lsls\t%0, %1, %2", op);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  }
}

static const char *
output_761 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1200 "../../gcc/config/arm/thumb1.md"

  {
  output_asm_insn ("tst\t%0, %1", operands);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d3\t%l2";
    case 6:  return "b%D3\t.LCB%=\n\tb\t%l2\t%@long jump\n.LCB%=:";
    default: return "b%D3\t.LCB%=\n\tbl\t%l2\t%@far jump\n.LCB%=:";
    }
  }
}

static const char *
output_762 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1239 "../../gcc/config/arm/thumb1.md"

   {
     rtx cond[2];
     cond[0] = gen_rtx_fmt_ee ((GET_CODE (operands[3]) == NE
				? GEU : LTU),
			       VOIDmode, operands[2], const1_rtx);
     cond[1] = operands[4];

     if (which_alternative == 0)
       output_asm_insn ("subs\t%0, %2, #1", operands);
     else if (which_alternative == 1)
       {
	 /* We must provide an alternative for a hi reg because reload
	    cannot handle output reloads on a jump instruction, but we
	    can't subtract into that.  Fortunately a mov from lo to hi
	    does not clobber the condition codes.  */
	 output_asm_insn ("subs\t%1, %2, #1", operands);
	 output_asm_insn ("mov\t%0, %1", operands);
       }
     else
       {
	 /* Similarly, but the target is memory.  */
	 output_asm_insn ("subs\t%1, %2, #1", operands);
	 output_asm_insn ("str\t%1, %0", operands);
       }

     switch (get_attr_length (insn) - (which_alternative ? 2 : 0))
       {
	 case 4:
	   output_asm_insn ("b%d0\t%l1", cond);
	   return "";
	 case 6:
	   output_asm_insn ("b%D0\t.LCB%=", cond);
	   return "b\t%l4\t%@long jump\n.LCB%=:";
	 default:
	   output_asm_insn ("b%D0\t.LCB%=", cond);
	   return "bl\t%l4\t%@far jump\n.LCB%=:";
       }
   }
  
}

static const char *
output_763 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1351 "../../gcc/config/arm/thumb1.md"

   {
     rtx cond[3];

     cond[0] = (which_alternative < 2) ? operands[0] : operands[1];
     cond[1] = operands[2];
     cond[2] = operands[3];

     if (CONST_INT_P (cond[2]) && INTVAL (cond[2]) < 0)
       output_asm_insn ("subs\t%0, %1, #%n2", cond);
     else
       output_asm_insn ("adds\t%0, %1, %2", cond);

     if (which_alternative >= 2
	 && which_alternative < 4)
       output_asm_insn ("mov\t%0, %1", operands);
     else if (which_alternative >= 4)
       output_asm_insn ("str\t%1, %0", operands);

     switch (get_attr_length (insn) - ((which_alternative >= 2) ? 2 : 0))
       {
	 case 4:
	   return "b%d4\t%l5";
	 case 6:
	   return "b%D4\t.LCB%=\n\tb\t%l5\t%@long jump\n.LCB%=:";
	 default:
	   return "b%D4\t.LCB%=\n\tbl\t%l5\t%@far jump\n.LCB%=:";
       }
   }
  
}

static const char *
output_764 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1430 "../../gcc/config/arm/thumb1.md"

   {
     switch (which_alternative)
       {
       case 0:
	 output_asm_insn ("cmp\t%1, #%n2", operands);
	 break;
       case 1:
	 output_asm_insn ("cmn\t%1, %2", operands);
	 break;
       case 2:
	 if (INTVAL (operands[2]) < 0)
	   output_asm_insn ("subs\t%0, %1, %2", operands);
	 else
	   output_asm_insn ("adds\t%0, %1, %2", operands);
	 break;
       case 3:
	 if (INTVAL (operands[2]) < 0)
	   output_asm_insn ("subs\t%0, %0, %2", operands);
	 else
	   output_asm_insn ("adds\t%0, %0, %2", operands);
	 break;
       }

     switch (get_attr_length (insn))
       {
	 case 4:
	   return "b%d3\t%l4";
	 case 6:
	   return "b%D3\t.LCB%=\n\tb\t%l4\t%@long jump\n.LCB%=:";
	 default:
	   return "b%D3\t.LCB%=\n\tbl\t%l4\t%@far jump\n.LCB%=:";
       }
   }
  
}

static const char * const output_766[] = {
  "rsbs\t%0, %1, #0\n\tadcs\t%0, %0, %1",
  "rsbs\t%2, %1, #0\n\tadcs\t%0, %1, %2",
};

static const char *
output_771 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1582 "../../gcc/config/arm/thumb1.md"

  if (get_attr_length (insn) == 2)
    return "b\t%l0";
  return "bl\t%l0\t%@ far jump";
  
}

static const char *
output_773 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1618 "../../gcc/config/arm/thumb1.md"

  {
    if (!TARGET_CALLER_INTERWORKING)
      return thumb_call_via_reg (operands[0]);
    else if (operands[1] == const0_rtx)
      return "bl\t%__interwork_call_via_%0";
    else if (frame_pointer_needed)
      return "bl\t%__interwork_r7_call_via_%0";
    else
      return "bl\t%__interwork_r11_call_via_%0";
  }
}

static const char *
output_775 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1651 "../../gcc/config/arm/thumb1.md"

  {
    if (!TARGET_CALLER_INTERWORKING)
      return thumb_call_via_reg (operands[1]);
    else if (operands[2] == const0_rtx)
      return "bl\t%__interwork_call_via_%1";
    else if (frame_pointer_needed)
      return "bl\t%__interwork_r7_call_via_%1";
    else
      return "bl\t%__interwork_r11_call_via_%1";
  }
}

static const char *
output_778 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1719 "../../gcc/config/arm/thumb1.md"
 return thumb1_output_casesi(operands);
}

static const char *
output_780 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1739 "../../gcc/config/arm/thumb1.md"
 return thumb1_output_interwork ();
}

static const char *
output_781 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1747 "../../gcc/config/arm/thumb1.md"

    return thumb1_unexpanded_epilogue ();
  
}

static const char * const output_794[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "movw%?\t%0, %1",
  "ldr%?\t%0, %1",
  "ldr%?\t%0, %1",
  "str%?\t%1, %0",
  "str%?\t%1, %0",
};

static const char *
output_795 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 311 "../../gcc/config/arm/thumb2.md"

  (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
			     INTVAL (operands[3]));
  return "add\t%2, %|pc\n\tldr%?\t%0, [%2]";
  
}

static const char * const output_796[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "movw%?\t%0, %L1\t%@ movhi",
  "strh%?\t%1, %0\t%@ movhi",
  "ldrh%?\t%0, %1\t%@ movhi",
};

static const char * const output_804[] = {
  "it\t%D3\n\tmov%D3\t%0, %2",
  "it\t%d3\n\tmov%d3\t%0, %1",
  "it\t%D3\n\tmov%D3\t%0, %2",
  "it\t%D3\n\tmvn%D3\t%0, #%B2",
  "it\t%d3\n\tmov%d3\t%0, %1",
  "it\t%d3\n\tmvn%d3\t%0, #%B1",
  "#",
  "#",
  "#",
  "#",
  "#",
  "#",
};

static const char * const output_805[] = {
  "it\t%D3\n\tmov%D3\t%0, %2",
  "it\t%d3\n\tmov%d3\t%0, %1",
};

static const char * const output_810[] = {
  "it\t%d1\n\torr%d1\t%0, %3, #1",
  "#",
};

static const char *
output_812 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 701 "../../gcc/config/arm/thumb2.md"

    if (GET_CODE (operands[3]) == NE)
      {
        if (which_alternative != 1)
	  output_asm_insn ("it\t%D4\n\tmov%D4\t%0, %2", operands);
        if (which_alternative != 0)
	  output_asm_insn ("it\t%d4\n\tmov%d4\t%0, %1", operands);
        return "";
      }
    switch (which_alternative)
      {
      case 0:
	output_asm_insn ("it\t%d4", operands);
	break;
      case 1:
	output_asm_insn ("it\t%D4", operands);
	break;
      case 2:
	if (arm_restrict_it)
	  output_asm_insn ("it\t%D4", operands);
	else
	  output_asm_insn ("ite\t%D4", operands);
	break;
      default:
	abort();
      }
    if (which_alternative != 0)
      {
        output_asm_insn ("mov%D4\t%0, %1", operands);
        if (arm_restrict_it && which_alternative == 2)
          output_asm_insn ("it\t%d4", operands);
      }
    if (which_alternative != 1)
      output_asm_insn ("mov%d4\t%0, %2", operands);
    return "";
  
}

static const char *
output_813 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 751 "../../gcc/config/arm/thumb2.md"

    if (GET_CODE (operands[4]) == LT && operands[3] == const0_rtx)
      return "%i5\t%0, %1, %2, lsr #31";

    output_asm_insn ("cmp\t%2, %3", operands);
    if (GET_CODE (operands[5]) == AND)
      {
	output_asm_insn ("ite\t%D4", operands);
	output_asm_insn ("mov%D4\t%0, #0", operands);
      }
    else if (GET_CODE (operands[5]) == MINUS)
      {
	output_asm_insn ("ite\t%D4", operands);
	output_asm_insn ("rsb%D4\t%0, %1, #0", operands);
      }
    else if (which_alternative != 0)
      {
	output_asm_insn ("ite\t%D4", operands);
	output_asm_insn ("mov%D4\t%0, %1", operands);
      }
    else
      output_asm_insn ("it\t%d4", operands);
    return "%i5%d4\t%0, %1, #1";
  
}

static const char *
output_815 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 859 "../../gcc/config/arm/thumb2.md"

    output_asm_insn ("cmp\t%2, %3", operands);
    if (which_alternative != 0)
      {
	if (arm_restrict_it)
	  {
	    output_asm_insn ("mov\t%0, %1", operands);
	    output_asm_insn ("it\t%d4", operands);
	  }
	else
	{
	  output_asm_insn ("ite\t%D4", operands);
	  output_asm_insn ("mov%D4\t%0, %1", operands);
	}
      }
    else
      output_asm_insn ("it\t%d4", operands);
    return "sub%d4\t%0, %1, #1";
  
}

static const char *
output_817 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 959 "../../gcc/config/arm/thumb2.md"

  if (GET_CODE (operands[5]) == LT
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && REG_P (operands[1]))
	{
	  if (operands[2] == const0_rtx)
	    return "and\t%0, %1, %3, asr #31";
	  return "ands\t%0, %1, %3, asr #32\n\tit\tcc\n\tmovcc\t%0, %2";
	}
      else if (which_alternative != 0 && REG_P (operands[2]))
	{
	  if (operands[1] == const0_rtx)
	    return "bic\t%0, %2, %3, asr #31";
	  return "bics\t%0, %2, %3, asr #32\n\tit\tcs\n\tmovcs\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }

  if (GET_CODE (operands[5]) == GE
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && REG_P (operands[1]))
	{
	  if (operands[2] == const0_rtx)
	    return "bic\t%0, %1, %3, asr #31";
	  return "bics\t%0, %1, %3, asr #32\n\tit\tcs\n\tmovcs\t%0, %2";
	}
      else if (which_alternative != 0 && REG_P (operands[2]))
	{
	  if (operands[1] == const0_rtx)
	    return "and\t%0, %2, %3, asr #31";
	  return "ands\t%0, %2, %3, asr #32\n\tit\tcc\n\tmovcc\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }
  if (CONST_INT_P (operands[4])
      && !const_ok_for_arm (INTVAL (operands[4])))
    output_asm_insn ("cmn\t%3, #%n4", operands);
  else
    output_asm_insn ("cmp\t%3, %4", operands);
  switch (which_alternative)
    {
    case 0:
      output_asm_insn ("it\t%D5", operands);
      break;
    case 1:
      output_asm_insn ("it\t%d5", operands);
      break;
    case 2:
      if (arm_restrict_it)
        {
          output_asm_insn ("mov\t%0, %1", operands);
          output_asm_insn ("it\t%D5", operands);
        }
      else
        output_asm_insn ("ite\t%d5", operands);
      break;
    default:
      abort();
    }
  if (which_alternative != 0 && !(arm_restrict_it && which_alternative == 2))
    output_asm_insn ("mov%d5\t%0, %1", operands);
  if (which_alternative != 1)
    output_asm_insn ("mov%D5\t%0, %2", operands);
  return "";
  
}

static const char * const output_818[] = {
  "sxtb%?\t%0, %1",
  "ldrsb%?\t%0, %1",
};

static const char * const output_819[] = {
  "uxth%?\t%0, %1",
  "ldrh%?\t%0, %1",
};

static const char * const output_820[] = {
  "uxtb%?\t%0, %1",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char *
output_821 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1091 "../../gcc/config/arm/thumb2.md"
 return thumb2_output_casesi(operands);
}

static const char *
output_822 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1110 "../../gcc/config/arm/thumb2.md"
 return thumb2_output_casesi(operands);
}

static const char *
output_823 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1119 "../../gcc/config/arm/thumb2.md"
 return output_return_instruction (const_true_rtx, true, false, true);
}

static const char *
output_826 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1163 "../../gcc/config/arm/thumb2.md"
 return arm_output_shift(operands, 2);
}

static const char *
output_830 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1189 "../../gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (CONST_INT_P (operands[2]))
      val = INTVAL(operands[2]);
    else
      val = 0;

    /* We prefer eg. subs rn, rn, #1 over adds rn, rn, #0xffffffff.  */
    if (val < 0 && const_ok_for_arm(ARM_SIGN_EXTEND (-val)))
      return "sub%!\t%0, %1, #%n2";
    else
      return "add%!\t%0, %1, %2";
  
}

static const char *
output_832 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1259 "../../gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (CONST_INT_P (operands[2]))
      val = INTVAL (operands[2]);
    else
      val = 0;

    if (val < 0 && const_ok_for_arm (ARM_SIGN_EXTEND (-val)))
      return "subs\t%0, %1, #%n2";
    else
      return "adds\t%0, %1, %2";
  
}

static const char *
output_833 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1291 "../../gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (CONST_INT_P (operands[1]))
      val = INTVAL (operands[1]);
    else
      val = 0;

    if (val < 0 && const_ok_for_arm (ARM_SIGN_EXTEND (-val)))
      return "cmp\t%0, #%n1";
    else
      return "cmn\t%0, %1";
  
}

static const char *
output_837 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1355 "../../gcc/config/arm/thumb2.md"

  if (get_attr_length (insn) == 2)
    return "cbz\t%0, %l1";
  else
    return "cmp\t%0, #0\n\tbeq\t%l1";
  
}

static const char *
output_838 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1379 "../../gcc/config/arm/thumb2.md"

  if (get_attr_length (insn) == 2)
    return "cbnz\t%0, %l1";
  else
    return "cmp\t%0, #0\n\tbne\t%l1";
  
}

static const char *
output_847 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 34 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V8QImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v8qi";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v8qi", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v8qi";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %P1  @ v8qi";
    case 5: return "vmov\t%P0, %Q1, %R1  @ v8qi";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_848 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 34 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V4HImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v4hi";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v4hi", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v4hi";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %P1  @ v4hi";
    case 5: return "vmov\t%P0, %Q1, %R1  @ v4hi";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_849 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 34 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V4HFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v4hf";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v4hf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v4hf";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %P1  @ v4hf";
    case 5: return "vmov\t%P0, %Q1, %R1  @ v4hf";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_850 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 34 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V2SImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v2si";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v2si", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v2si";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %P1  @ v2si";
    case 5: return "vmov\t%P0, %Q1, %R1  @ v2si";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_851 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 34 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V2SFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v2sf";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v2sf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v2sf";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %P1  @ v2sf";
    case 5: return "vmov\t%P0, %Q1, %R1  @ v2sf";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_852 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 34 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], DImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ di";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ di", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ di";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %P1  @ di";
    case 5: return "vmov\t%P0, %Q1, %R1  @ di";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_853 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 79 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V16QImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v16qi";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v16qi", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v16qi";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v16qi\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v16qi\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_854 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 79 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V8HImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v8hi";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v8hi", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v8hi";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v8hi\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v8hi\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_855 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 79 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V8HFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v8hf";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v8hf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v8hf";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v8hf\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v8hf\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_856 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 79 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V4SImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v4si";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v4si", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v4si";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v4si\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v4si\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_857 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 79 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V4SFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v4sf";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v4sf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v4sf";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v4sf\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v4sf\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_858 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 79 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], V2DImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v2di";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v2di", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v2di";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ v2di\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ v2di\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_859 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 79 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = neon_immediate_valid_for_move (operands[1], TImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ ti";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ ti", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ ti";
    case 1: case 3: return output_move_neon (operands);
    case 2: gcc_unreachable ();
    case 4: return "vmov\t%Q0, %R0, %e1  @ ti\n\tvmov\t%J0, %K0, %f1";
    case 5: return "vmov\t%e0, %Q1, %R1  @ ti\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_860 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 176 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_861 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 176 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_862 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 176 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_863 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 176 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_888 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 339 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.8\t{%P0[%c2]}, %A1";
  else
    return "vmov.8\t%P0[%c2], %1";
}
}

static const char *
output_889 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 339 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.16\t{%P0[%c2]}, %A1";
  else
    return "vmov.16\t%P0[%c2], %1";
}
}

static const char *
output_890 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 339 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V4HFmode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.16\t{%P0[%c2]}, %A1";
  else
    return "vmov.16\t%P0[%c2], %1";
}
}

static const char *
output_891 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 339 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.32\t{%P0[%c2]}, %A1";
  else
    return "vmov.32\t%P0[%c2], %1";
}
}

static const char *
output_892 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 339 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.32\t{%P0[%c2]}, %A1";
  else
    return "vmov.32\t%P0[%c2], %1";
}
}

static const char *
output_893 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 360 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V16QImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V8QImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.8\t{%P0[%c2]}, %A1";
  else
    return "vmov.8\t%P0[%c2], %1";
}
}

static const char *
output_894 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 360 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V8HImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V4HImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.16\t{%P0[%c2]}, %A1";
  else
    return "vmov.16\t%P0[%c2], %1";
}
}

static const char *
output_895 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 360 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V8HFmode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V4HFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.16\t{%P0[%c2]}, %A1";
  else
    return "vmov.16\t%P0[%c2], %1";
}
}

static const char *
output_896 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 360 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V4SImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V2SImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.32\t{%P0[%c2]}, %A1";
  else
    return "vmov.32\t%P0[%c2], %1";
}
}

static const char *
output_897 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 360 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V4SFmode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V2SFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.32\t{%P0[%c2]}, %A1";
  else
    return "vmov.32\t%P0[%c2], %1";
}
}

static const char *
output_898 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 389 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int regno = REGNO (operands[0]) + 2 * elem;

  operands[0] = gen_rtx_REG (DImode, regno);

  if (which_alternative == 0)
    return "vld1.64\t%P0, %A1";
  else
    return "vmov\t%P0, %Q1, %R1";
}
}

static const char *
output_899 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 421 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.8\t{%P1[%c2]}, %A0";
  else
    return "vmov.u8\t%0, %P1[%c2]";
}
}

static const char *
output_900 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 421 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.16\t{%P1[%c2]}, %A0";
  else
    return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_901 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 421 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.16\t{%P1[%c2]}, %A0";
  else
    return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_902 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 421 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.32\t{%P1[%c2]}, %A0";
  else
    return "vmov.32\t%0, %P1[%c2]";
}
}

static const char *
output_903 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 421 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.32\t{%P1[%c2]}, %A0";
  else
    return "vmov.32\t%0, %P1[%c2]";
}
}

static const char *
output_904 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 443 "../../gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V16QImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V8QImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vst1.8\t{%P1[%c2]}, %A0";
  else
    return "vmov.u8\t%0, %P1[%c2]";
}
}

static const char *
output_905 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 443 "../../gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V8HImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V4HImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vst1.16\t{%P1[%c2]}, %A0";
  else
    return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_906 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 443 "../../gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V8HFmode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V4HFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vst1.16\t{%P1[%c2]}, %A0";
  else
    return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_907 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 443 "../../gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V4SImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V2SImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vst1.32\t{%P1[%c2]}, %A0";
  else
    return "vmov.32\t%0, %P1[%c2]";
}
}

static const char *
output_908 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 443 "../../gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V4SFmode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V2SFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vst1.32\t{%P1[%c2]}, %A0";
  else
    return "vmov.32\t%0, %P1[%c2]";
}
}

static const char *
output_909 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 469 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]) + 2 * INTVAL (operands[2]);

  operands[1] = gen_rtx_REG (DImode, regno);

  if (which_alternative == 0)
    return "vst1.64\t{%P1}, %A0  @ v2di";
  else
    return "vmov\t%Q0, %R0, %P1  @ v2di";
}
}

static const char *
output_921 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 514 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: /* fall through */
    case 3: return "vadd.i64\t%P0, %P1, %P2";
    case 1: return "#";
    case 2: return "#";
    case 4: return "#";
    case 5: return "#";
    case 6: return "#";
    default: gcc_unreachable ();
    }
}
}

static const char *
output_933 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 552 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: /* fall through */
    case 4: return "vsub.i64\t%P0, %P1, %P2";
    case 1: /* fall through */ 
    case 2: /* fall through */
    case 3: return  "subs\t%Q0, %Q1, %Q2\n\tsbc\t%R0, %R1, %R2";
    default: gcc_unreachable ();
    }
}
}

static const char *
output_990 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V8QImode, 0, VALID_NEON_QREG_MODE (V8QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_991 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V16QImode, 0, VALID_NEON_QREG_MODE (V16QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_992 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4HImode, 0, VALID_NEON_QREG_MODE (V4HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_993 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V8HImode, 0, VALID_NEON_QREG_MODE (V8HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_994 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V2SImode, 0, VALID_NEON_QREG_MODE (V2SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_995 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4SImode, 0, VALID_NEON_QREG_MODE (V4SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_996 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4HFmode, 0, VALID_NEON_QREG_MODE (V4HFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_997 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V8HFmode, 0, VALID_NEON_QREG_MODE (V8HFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_998 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V2SFmode, 0, VALID_NEON_QREG_MODE (V2SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_999 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4SFmode, 0, VALID_NEON_QREG_MODE (V4SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1000 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 678 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V2DImode, 0, VALID_NEON_QREG_MODE (V2DImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1001 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V8QImode, 1, VALID_NEON_QREG_MODE (V8QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1002 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V16QImode, 1, VALID_NEON_QREG_MODE (V16QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1003 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4HImode, 1, VALID_NEON_QREG_MODE (V4HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1004 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V8HImode, 1, VALID_NEON_QREG_MODE (V8HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1005 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V2SImode, 1, VALID_NEON_QREG_MODE (V2SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1006 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4SImode, 1, VALID_NEON_QREG_MODE (V4SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1007 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4HFmode, 1, VALID_NEON_QREG_MODE (V4HFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1008 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V8HFmode, 1, VALID_NEON_QREG_MODE (V8HFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1009 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V2SFmode, 1, VALID_NEON_QREG_MODE (V2SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1010 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4SFmode, 1, VALID_NEON_QREG_MODE (V4SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1011 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 700 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V2DImode, 1, VALID_NEON_QREG_MODE (V2DImode));
    default: gcc_unreachable ();
    }
}
}

static const char * const output_1023[] = {
  "vorn\t%P0, %P1, %P2",
  "#",
  "#",
  "#",
};

static const char * const output_1035[] = {
  "vbic\t%P0, %P1, %P2",
  "#",
  "#",
};

static const char *
output_1103 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 914 "../../gcc/config/arm/neon.md"
{
    switch (which_alternative)
      {
        case 0: return "vshl.s8\t%P0, %P1, %P2";
        case 1: return neon_output_shift_immediate ("vshl", 'i', &operands[2],
                         			    V8QImode,
						    VALID_NEON_QREG_MODE (V8QImode),
						    true);
        default: gcc_unreachable ();
      }
  }
}

static const char *
output_1104 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 914 "../../gcc/config/arm/neon.md"
{
    switch (which_alternative)
      {
        case 0: return "vshl.s8\t%q0, %q1, %q2";
        case 1: return neon_output_shift_immediate ("vshl", 'i', &operands[2],
                         			    V16QImode,
						    VALID_NEON_QREG_MODE (V16QImode),
						    true);
        default: gcc_unreachable ();
      }
  }
}

static const char *
output_1105 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 914 "../../gcc/config/arm/neon.md"
{
    switch (which_alternative)
      {
        case 0: return "vshl.s16\t%P0, %P1, %P2";
        case 1: return neon_output_shift_immediate ("vshl", 'i', &operands[2],
                         			    V4HImode,
						    VALID_NEON_QREG_MODE (V4HImode),
						    true);
        default: gcc_unreachable ();
      }
  }
}

static const char *
output_1106 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 914 "../../gcc/config/arm/neon.md"
{
    switch (which_alternative)
      {
        case 0: return "vshl.s16\t%q0, %q1, %q2";
        case 1: return neon_output_shift_immediate ("vshl", 'i', &operands[2],
                         			    V8HImode,
						    VALID_NEON_QREG_MODE (V8HImode),
						    true);
        default: gcc_unreachable ();
      }
  }
}

static const char *
output_1107 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 914 "../../gcc/config/arm/neon.md"
{
    switch (which_alternative)
      {
        case 0: return "vshl.s32\t%P0, %P1, %P2";
        case 1: return neon_output_shift_immediate ("vshl", 'i', &operands[2],
                         			    V2SImode,
						    VALID_NEON_QREG_MODE (V2SImode),
						    true);
        default: gcc_unreachable ();
      }
  }
}

static const char *
output_1108 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 914 "../../gcc/config/arm/neon.md"
{
    switch (which_alternative)
      {
        case 0: return "vshl.s32\t%q0, %q1, %q2";
        case 1: return neon_output_shift_immediate ("vshl", 'i', &operands[2],
                         			    V4SImode,
						    VALID_NEON_QREG_MODE (V4SImode),
						    true);
        default: gcc_unreachable ();
      }
  }
}

static const char *
output_1109 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 933 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V8QImode, VALID_NEON_QREG_MODE (V8QImode),
					false);
  }
}

static const char *
output_1110 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 933 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V16QImode, VALID_NEON_QREG_MODE (V16QImode),
					false);
  }
}

static const char *
output_1111 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 933 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V4HImode, VALID_NEON_QREG_MODE (V4HImode),
					false);
  }
}

static const char *
output_1112 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 933 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V8HImode, VALID_NEON_QREG_MODE (V8HImode),
					false);
  }
}

static const char *
output_1113 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 933 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V2SImode, VALID_NEON_QREG_MODE (V2SImode),
					false);
  }
}

static const char *
output_1114 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 933 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V4SImode, VALID_NEON_QREG_MODE (V4SImode),
					false);
  }
}

static const char *
output_1115 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 946 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V8QImode, VALID_NEON_QREG_MODE (V8QImode),
					false);
  }
}

static const char *
output_1116 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 946 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V16QImode, VALID_NEON_QREG_MODE (V16QImode),
					false);
  }
}

static const char *
output_1117 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 946 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V4HImode, VALID_NEON_QREG_MODE (V4HImode),
					false);
  }
}

static const char *
output_1118 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 946 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V8HImode, VALID_NEON_QREG_MODE (V8HImode),
					false);
  }
}

static const char *
output_1119 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 946 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V2SImode, VALID_NEON_QREG_MODE (V2SImode),
					false);
  }
}

static const char *
output_1120 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 946 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V4SImode, VALID_NEON_QREG_MODE (V4SImode),
					false);
  }
}

static const char * const output_1135[] = {
  "vld1.32\t{%P0[0]}, %A1",
  "vmov.32\t%P0[0], %1",
};

static const char * const output_1136[] = {
  "vshl.u64\t%P0, %P1, %2",
  "vshl.u64\t%P0, %P1, %P2",
};

static const char *
output_1374 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#8\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V8QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1375 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#8\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V8QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1376 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#8\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V8QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1377 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#8\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V8QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1378 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#8\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V8QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1379 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#8\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V16QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1380 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#8\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V16QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1381 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#8\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V16QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1382 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#8\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V16QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1383 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#8\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V16QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1384 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#16\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V4HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1385 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#16\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V4HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1386 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#16\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V4HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1387 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#16\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V4HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1388 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#16\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V4HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1389 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#16\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V8HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1390 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#16\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V8HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1391 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#16\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V8HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1392 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#16\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V8HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1393 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#16\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V8HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1394 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1395 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1396 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1397 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1398 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1399 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1400 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1401 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1402 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1403 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1404 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1405 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1406 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1407 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1408 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1409 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1410 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1411 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1412 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1413 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2234 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1414 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2258 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.f%%#32\t%%P0,"
                       " %%P1, %s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1415 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2258 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.f%%#32\t%%P0,"
                       " %%P1, %s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1416 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2258 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.f%%#32\t%%P0,"
                       " %%P1, %s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1417 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2258 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.f%%#32\t%%P0,"
                       " %%P1, %s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1418 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2258 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.f%%#32\t%%P0,"
                       " %%P1, %s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1419 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2258 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.f%%#32\t%%q0,"
                       " %%q1, %s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1420 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2258 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.f%%#32\t%%q0,"
                       " %%q1, %s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1421 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2258 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.f%%#32\t%%q0,"
                       " %%q1, %s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1422 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2258 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.f%%#32\t%%q0,"
                       " %%q1, %s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1423 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2258 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.f%%#32\t%%q0,"
                       " %%q1, %s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1603 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2632 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s8\t%0, %P1[%c2]";
}
}

static const char *
output_1604 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2632 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s16\t%0, %P1[%c2]";
}
}

static const char *
output_1605 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2632 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s32\t%0, %P1[%c2]";
}
}

static const char *
output_1606 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2632 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s32\t%0, %P1[%c2]";
}
}

static const char *
output_1607 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2651 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u8\t%0, %P1[%c2]";
}
}

static const char *
output_1608 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2651 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_1609 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2651 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u32\t%0, %P1[%c2]";
}
}

static const char *
output_1610 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2651 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u32\t%0, %P1[%c2]";
}
}

static const char *
output_1611 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2670 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V16QImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.s8\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1612 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2670 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.s16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1613 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2670 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.s16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1614 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2670 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.s32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1615 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2670 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.s32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1616 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2697 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V16QImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.u8\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1617 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2697 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.u16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1618 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2697 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.u16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1619 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2697 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.u32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_1620 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2697 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.u32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char * const output_1627[] = {
  "vdup.32\t%P0, %1",
  "vdup.32\t%P0, %y1",
};

static const char * const output_1628[] = {
  "vdup.32\t%P0, %1",
  "vdup.32\t%P0, %y1",
};

static const char * const output_1629[] = {
  "vdup.32\t%q0, %1",
  "vdup.32\t%q0, %y1",
};

static const char * const output_1630[] = {
  "vdup.32\t%q0, %1",
  "vdup.32\t%q0, %y1",
};

static const char * const output_1631[] = {
  "vmov\t%e0, %Q1, %R1\n\tvmov\t%f0, %Q1, %R1",
  "vmov\t%e0, %P1\n\tvmov\t%f0, %P1",
};

static const char *
output_1632 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2920 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.8\t%P0, %P1[%c2]";
  else
    return "vdup.8\t%q0, %P1[%c2]";
}
}

static const char *
output_1633 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2920 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.8\t%P0, %P1[%c2]";
  else
    return "vdup.8\t%q0, %P1[%c2]";
}
}

static const char *
output_1634 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2920 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.16\t%P0, %P1[%c2]";
  else
    return "vdup.16\t%q0, %P1[%c2]";
}
}

static const char *
output_1635 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2920 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.16\t%P0, %P1[%c2]";
  else
    return "vdup.16\t%q0, %P1[%c2]";
}
}

static const char *
output_1636 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2920 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_1637 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2920 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_1638 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2920 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_1639 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2920 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_1676 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3106 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.s%#32.f32\t%P0, %P1, %2";
}
}

static const char *
output_1677 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3106 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.u%#32.f32\t%P0, %P1, %2";
}
}

static const char *
output_1678 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3106 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.s%#32.f32\t%q0, %q1, %2";
}
}

static const char *
output_1679 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3106 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.u%#32.f32\t%q0, %q1, %2";
}
}

static const char *
output_1680 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3119 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.f32.s%#32\t%P0, %P1, %2";
}
}

static const char *
output_1681 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3119 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.f32.u%#32\t%P0, %P1, %2";
}
}

static const char *
output_1682 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3119 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.f32.s%#32\t%q0, %q1, %2";
}
}

static const char *
output_1683 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3119 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, 33);
  return "vcvt.f32.u%#32\t%q0, %q1, %2";
}
}

static const char *
output_1702 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3170 "../../gcc/config/arm/neon.md"
{
  return "vmul.i16\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1703 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3170 "../../gcc/config/arm/neon.md"
{
  return "vmul.i32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1704 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3170 "../../gcc/config/arm/neon.md"
{
  return "vmul.f32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1705 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3187 "../../gcc/config/arm/neon.md"
{
  return "vmul.i16\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1706 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3187 "../../gcc/config/arm/neon.md"
{
  return "vmul.i32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1707 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3187 "../../gcc/config/arm/neon.md"
{
  return "vmul.f32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1708 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc/config/arm/neon.md"
{
  return "vmull.s%#16\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_1709 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc/config/arm/neon.md"
{
  return "vmull.u%#16\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_1710 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc/config/arm/neon.md"
{
  return "vmull.s%#32\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_1711 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc/config/arm/neon.md"
{
  return "vmull.u%#32\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_1712 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3218 "../../gcc/config/arm/neon.md"
{
  return "vqdmull.s16\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_1713 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3218 "../../gcc/config/arm/neon.md"
{
  return "vqdmull.s32\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_1714 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3232 "../../gcc/config/arm/neon.md"
{
  return "vqdmulh.s16\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1715 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3232 "../../gcc/config/arm/neon.md"
{
  return "vqrdmulh.s16\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1716 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3232 "../../gcc/config/arm/neon.md"
{
  return "vqdmulh.s32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1717 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3232 "../../gcc/config/arm/neon.md"
{
  return "vqrdmulh.s32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_1718 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3246 "../../gcc/config/arm/neon.md"
{
  return "vqdmulh.s16\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1719 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3246 "../../gcc/config/arm/neon.md"
{
  return "vqrdmulh.s16\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1720 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3246 "../../gcc/config/arm/neon.md"
{
  return "vqdmulh.s32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1721 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3246 "../../gcc/config/arm/neon.md"
{
  return "vqrdmulh.s32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_1722 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3262 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlah.s16\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1723 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3262 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlsh.s16\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1724 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3262 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlah.s32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1725 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3262 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlsh.s32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1726 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3278 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlah.s16\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1727 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3278 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlsh.s16\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1728 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3278 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlah.s32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1729 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3278 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlsh.s32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1730 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3294 "../../gcc/config/arm/neon.md"
{
  return "vmla.i16\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1731 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3294 "../../gcc/config/arm/neon.md"
{
  return "vmla.i32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1732 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3294 "../../gcc/config/arm/neon.md"
{
  return "vmla.f32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1733 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3312 "../../gcc/config/arm/neon.md"
{
  return "vmla.i16\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1734 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3312 "../../gcc/config/arm/neon.md"
{
  return "vmla.i32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1735 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3312 "../../gcc/config/arm/neon.md"
{
  return "vmla.f32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1736 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3330 "../../gcc/config/arm/neon.md"
{
  return "vmlal.s%#16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1737 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3330 "../../gcc/config/arm/neon.md"
{
  return "vmlal.u%#16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1738 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3330 "../../gcc/config/arm/neon.md"
{
  return "vmlal.s%#32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1739 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3330 "../../gcc/config/arm/neon.md"
{
  return "vmlal.u%#32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1740 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3345 "../../gcc/config/arm/neon.md"
{
  return "vqdmlal.s16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1741 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3345 "../../gcc/config/arm/neon.md"
{
  return "vqdmlal.s32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1742 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3360 "../../gcc/config/arm/neon.md"
{
  return "vmls.i16\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1743 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3360 "../../gcc/config/arm/neon.md"
{
  return "vmls.i32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1744 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3360 "../../gcc/config/arm/neon.md"
{
  return "vmls.f32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_1745 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3378 "../../gcc/config/arm/neon.md"
{
  return "vmls.i16\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1746 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3378 "../../gcc/config/arm/neon.md"
{
  return "vmls.i32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1747 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3378 "../../gcc/config/arm/neon.md"
{
  return "vmls.f32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_1748 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3396 "../../gcc/config/arm/neon.md"
{
  return "vmlsl.s%#16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1749 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3396 "../../gcc/config/arm/neon.md"
{
  return "vmlsl.u%#16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1750 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3396 "../../gcc/config/arm/neon.md"
{
  return "vmlsl.s%#32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1751 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3396 "../../gcc/config/arm/neon.md"
{
  return "vmlsl.u%#32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1752 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3411 "../../gcc/config/arm/neon.md"
{
  return "vqdmlsl.s16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1753 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3411 "../../gcc/config/arm/neon.md"
{
  return "vqdmlsl.s32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_1754 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V8QImode));
  return "vext.8\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1755 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V16QImode));
  return "vext.8\t%q0, %q1, %q2, %3";
}
}

static const char *
output_1756 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4HImode));
  return "vext.16\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1757 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V8HImode));
  return "vext.16\t%q0, %q1, %q2, %3";
}
}

static const char *
output_1758 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V2SImode));
  return "vext.32\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1759 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4SImode));
  return "vext.32\t%q0, %q1, %q2, %3";
}
}

static const char *
output_1760 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4HFmode));
  return "vext.16\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1761 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V8HFmode));
  return "vext.16\t%q0, %q1, %q2, %3";
}
}

static const char *
output_1762 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V2SFmode));
  return "vext.32\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1763 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4SFmode));
  return "vext.32\t%q0, %q1, %q2, %3";
}
}

static const char *
output_1764 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (DImode));
  return "vext.64\t%P0, %P1, %P2, %3";
}
}

static const char *
output_1765 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3688 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (V2DImode));
  return "vext.64\t%q0, %q1, %q2, %3";
}
}

static const char * const output_1783[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1784[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_1785[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1786[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_1787[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1788[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_1789[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1790[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_1791[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1792[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_1793[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_1794[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char *
output_1859 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8QImode) + 1);
  return "vshr.s%#8\t%P0, %P1, %2";
}
}

static const char *
output_1860 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8QImode) + 1);
  return "vshr.u%#8\t%P0, %P1, %2";
}
}

static const char *
output_1861 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8QImode) + 1);
  return "vrshr.s%#8\t%P0, %P1, %2";
}
}

static const char *
output_1862 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8QImode) + 1);
  return "vrshr.u%#8\t%P0, %P1, %2";
}
}

static const char *
output_1863 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V16QImode) + 1);
  return "vshr.s%#8\t%q0, %q1, %2";
}
}

static const char *
output_1864 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V16QImode) + 1);
  return "vshr.u%#8\t%q0, %q1, %2";
}
}

static const char *
output_1865 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V16QImode) + 1);
  return "vrshr.s%#8\t%q0, %q1, %2";
}
}

static const char *
output_1866 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V16QImode) + 1);
  return "vrshr.u%#8\t%q0, %q1, %2";
}
}

static const char *
output_1867 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4HImode) + 1);
  return "vshr.s%#16\t%P0, %P1, %2";
}
}

static const char *
output_1868 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4HImode) + 1);
  return "vshr.u%#16\t%P0, %P1, %2";
}
}

static const char *
output_1869 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4HImode) + 1);
  return "vrshr.s%#16\t%P0, %P1, %2";
}
}

static const char *
output_1870 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4HImode) + 1);
  return "vrshr.u%#16\t%P0, %P1, %2";
}
}

static const char *
output_1871 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) + 1);
  return "vshr.s%#16\t%q0, %q1, %2";
}
}

static const char *
output_1872 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) + 1);
  return "vshr.u%#16\t%q0, %q1, %2";
}
}

static const char *
output_1873 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) + 1);
  return "vrshr.s%#16\t%q0, %q1, %2";
}
}

static const char *
output_1874 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) + 1);
  return "vrshr.u%#16\t%q0, %q1, %2";
}
}

static const char *
output_1875 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2SImode) + 1);
  return "vshr.s%#32\t%P0, %P1, %2";
}
}

static const char *
output_1876 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2SImode) + 1);
  return "vshr.u%#32\t%P0, %P1, %2";
}
}

static const char *
output_1877 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2SImode) + 1);
  return "vrshr.s%#32\t%P0, %P1, %2";
}
}

static const char *
output_1878 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2SImode) + 1);
  return "vrshr.u%#32\t%P0, %P1, %2";
}
}

static const char *
output_1879 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) + 1);
  return "vshr.s%#32\t%q0, %q1, %2";
}
}

static const char *
output_1880 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) + 1);
  return "vshr.u%#32\t%q0, %q1, %2";
}
}

static const char *
output_1881 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) + 1);
  return "vrshr.s%#32\t%q0, %q1, %2";
}
}

static const char *
output_1882 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) + 1);
  return "vrshr.u%#32\t%q0, %q1, %2";
}
}

static const char *
output_1883 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (DImode) + 1);
  return "vshr.s%#64\t%P0, %P1, %2";
}
}

static const char *
output_1884 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (DImode) + 1);
  return "vshr.u%#64\t%P0, %P1, %2";
}
}

static const char *
output_1885 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (DImode) + 1);
  return "vrshr.s%#64\t%P0, %P1, %2";
}
}

static const char *
output_1886 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (DImode) + 1);
  return "vrshr.u%#64\t%P0, %P1, %2";
}
}

static const char *
output_1887 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) + 1);
  return "vshr.s%#64\t%q0, %q1, %2";
}
}

static const char *
output_1888 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) + 1);
  return "vshr.u%#64\t%q0, %q1, %2";
}
}

static const char *
output_1889 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) + 1);
  return "vrshr.s%#64\t%q0, %q1, %2";
}
}

static const char *
output_1890 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3785 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) + 1);
  return "vrshr.u%#64\t%q0, %q1, %2";
}
}

static const char *
output_1891 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3799 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vshrn.i16\t%P0, %q1, %2";
}
}

static const char *
output_1892 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3799 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vrshrn.i16\t%P0, %q1, %2";
}
}

static const char *
output_1893 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3799 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vshrn.i32\t%P0, %q1, %2";
}
}

static const char *
output_1894 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3799 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vrshrn.i32\t%P0, %q1, %2";
}
}

static const char *
output_1895 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3799 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vshrn.i64\t%P0, %q1, %2";
}
}

static const char *
output_1896 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3799 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vrshrn.i64\t%P0, %q1, %2";
}
}

static const char *
output_1897 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqshrn.s%#16\t%P0, %q1, %2";
}
}

static const char *
output_1898 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqshrn.u%#16\t%P0, %q1, %2";
}
}

static const char *
output_1899 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqrshrn.s%#16\t%P0, %q1, %2";
}
}

static const char *
output_1900 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqrshrn.u%#16\t%P0, %q1, %2";
}
}

static const char *
output_1901 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqshrn.s%#32\t%P0, %q1, %2";
}
}

static const char *
output_1902 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqshrn.u%#32\t%P0, %q1, %2";
}
}

static const char *
output_1903 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqrshrn.s%#32\t%P0, %q1, %2";
}
}

static const char *
output_1904 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqrshrn.u%#32\t%P0, %q1, %2";
}
}

static const char *
output_1905 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqshrn.s%#64\t%P0, %q1, %2";
}
}

static const char *
output_1906 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqshrn.u%#64\t%P0, %q1, %2";
}
}

static const char *
output_1907 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqrshrn.s%#64\t%P0, %q1, %2";
}
}

static const char *
output_1908 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3813 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqrshrn.u%#64\t%P0, %q1, %2";
}
}

static const char *
output_1909 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3827 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqshrun.s16\t%P0, %q1, %2";
}
}

static const char *
output_1910 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3827 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqrshrun.s16\t%P0, %q1, %2";
}
}

static const char *
output_1911 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3827 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqshrun.s32\t%P0, %q1, %2";
}
}

static const char *
output_1912 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3827 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqrshrun.s32\t%P0, %q1, %2";
}
}

static const char *
output_1913 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3827 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqshrun.s64\t%P0, %q1, %2";
}
}

static const char *
output_1914 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3827 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqrshrun.s64\t%P0, %q1, %2";
}
}

static const char *
output_1915 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3840 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vshl.i8\t%P0, %P1, %2";
}
}

static const char *
output_1916 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3840 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vshl.i8\t%q0, %q1, %2";
}
}

static const char *
output_1917 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3840 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vshl.i16\t%P0, %P1, %2";
}
}

static const char *
output_1918 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3840 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vshl.i16\t%q0, %q1, %2";
}
}

static const char *
output_1919 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3840 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vshl.i32\t%P0, %P1, %2";
}
}

static const char *
output_1920 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3840 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vshl.i32\t%q0, %q1, %2";
}
}

static const char *
output_1921 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3840 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vshl.i64\t%P0, %P1, %2";
}
}

static const char *
output_1922 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3840 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vshl.i64\t%q0, %q1, %2";
}
}

static const char *
output_1923 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vqshl.s%#8\t%P0, %P1, %2";
}
}

static const char *
output_1924 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vqshl.u%#8\t%P0, %P1, %2";
}
}

static const char *
output_1925 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vqshl.s%#8\t%q0, %q1, %2";
}
}

static const char *
output_1926 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vqshl.u%#8\t%q0, %q1, %2";
}
}

static const char *
output_1927 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vqshl.s%#16\t%P0, %P1, %2";
}
}

static const char *
output_1928 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vqshl.u%#16\t%P0, %P1, %2";
}
}

static const char *
output_1929 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vqshl.s%#16\t%q0, %q1, %2";
}
}

static const char *
output_1930 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vqshl.u%#16\t%q0, %q1, %2";
}
}

static const char *
output_1931 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vqshl.s%#32\t%P0, %P1, %2";
}
}

static const char *
output_1932 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vqshl.u%#32\t%P0, %P1, %2";
}
}

static const char *
output_1933 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vqshl.s%#32\t%q0, %q1, %2";
}
}

static const char *
output_1934 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vqshl.u%#32\t%q0, %q1, %2";
}
}

static const char *
output_1935 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vqshl.s%#64\t%P0, %P1, %2";
}
}

static const char *
output_1936 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vqshl.u%#64\t%P0, %P1, %2";
}
}

static const char *
output_1937 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vqshl.s%#64\t%q0, %q1, %2";
}
}

static const char *
output_1938 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3853 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vqshl.u%#64\t%q0, %q1, %2";
}
}

static const char *
output_1939 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3866 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vqshlu.s8\t%P0, %P1, %2";
}
}

static const char *
output_1940 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3866 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vqshlu.s8\t%q0, %q1, %2";
}
}

static const char *
output_1941 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3866 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vqshlu.s16\t%P0, %P1, %2";
}
}

static const char *
output_1942 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3866 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vqshlu.s16\t%q0, %q1, %2";
}
}

static const char *
output_1943 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3866 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vqshlu.s32\t%P0, %P1, %2";
}
}

static const char *
output_1944 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3866 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vqshlu.s32\t%q0, %q1, %2";
}
}

static const char *
output_1945 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3866 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vqshlu.s64\t%P0, %P1, %2";
}
}

static const char *
output_1946 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3866 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vqshlu.s64\t%q0, %q1, %2";
}
}

static const char *
output_1947 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3879 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  neon_const_bounds (operands[2], 0, neon_element_bits (V8QImode) + 1);
  return "vshll.s%#8\t%q0, %P1, %2";
}
}

static const char *
output_1948 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3879 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  neon_const_bounds (operands[2], 0, neon_element_bits (V8QImode) + 1);
  return "vshll.u%#8\t%q0, %P1, %2";
}
}

static const char *
output_1949 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3879 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  neon_const_bounds (operands[2], 0, neon_element_bits (V4HImode) + 1);
  return "vshll.s%#16\t%q0, %P1, %2";
}
}

static const char *
output_1950 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3879 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  neon_const_bounds (operands[2], 0, neon_element_bits (V4HImode) + 1);
  return "vshll.u%#16\t%q0, %P1, %2";
}
}

static const char *
output_1951 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3879 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  neon_const_bounds (operands[2], 0, neon_element_bits (V2SImode) + 1);
  return "vshll.s%#32\t%q0, %P1, %2";
}
}

static const char *
output_1952 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3879 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  neon_const_bounds (operands[2], 0, neon_element_bits (V2SImode) + 1);
  return "vshll.u%#32\t%q0, %P1, %2";
}
}

static const char *
output_1953 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vsra.s%#8\t%P0, %P2, %3";
}
}

static const char *
output_1954 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vsra.u%#8\t%P0, %P2, %3";
}
}

static const char *
output_1955 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vrsra.s%#8\t%P0, %P2, %3";
}
}

static const char *
output_1956 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vrsra.u%#8\t%P0, %P2, %3";
}
}

static const char *
output_1957 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vsra.s%#8\t%q0, %q2, %3";
}
}

static const char *
output_1958 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vsra.u%#8\t%q0, %q2, %3";
}
}

static const char *
output_1959 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vrsra.s%#8\t%q0, %q2, %3";
}
}

static const char *
output_1960 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vrsra.u%#8\t%q0, %q2, %3";
}
}

static const char *
output_1961 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vsra.s%#16\t%P0, %P2, %3";
}
}

static const char *
output_1962 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vsra.u%#16\t%P0, %P2, %3";
}
}

static const char *
output_1963 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vrsra.s%#16\t%P0, %P2, %3";
}
}

static const char *
output_1964 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vrsra.u%#16\t%P0, %P2, %3";
}
}

static const char *
output_1965 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vsra.s%#16\t%q0, %q2, %3";
}
}

static const char *
output_1966 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vsra.u%#16\t%q0, %q2, %3";
}
}

static const char *
output_1967 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vrsra.s%#16\t%q0, %q2, %3";
}
}

static const char *
output_1968 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vrsra.u%#16\t%q0, %q2, %3";
}
}

static const char *
output_1969 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vsra.s%#32\t%P0, %P2, %3";
}
}

static const char *
output_1970 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vsra.u%#32\t%P0, %P2, %3";
}
}

static const char *
output_1971 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vrsra.s%#32\t%P0, %P2, %3";
}
}

static const char *
output_1972 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vrsra.u%#32\t%P0, %P2, %3";
}
}

static const char *
output_1973 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vsra.s%#32\t%q0, %q2, %3";
}
}

static const char *
output_1974 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vsra.u%#32\t%q0, %q2, %3";
}
}

static const char *
output_1975 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vrsra.s%#32\t%q0, %q2, %3";
}
}

static const char *
output_1976 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vrsra.u%#32\t%q0, %q2, %3";
}
}

static const char *
output_1977 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vsra.s%#64\t%P0, %P2, %3";
}
}

static const char *
output_1978 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vsra.u%#64\t%P0, %P2, %3";
}
}

static const char *
output_1979 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vrsra.s%#64\t%P0, %P2, %3";
}
}

static const char *
output_1980 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vrsra.u%#64\t%P0, %P2, %3";
}
}

static const char *
output_1981 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vsra.s%#64\t%q0, %q2, %3";
}
}

static const char *
output_1982 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vsra.u%#64\t%q0, %q2, %3";
}
}

static const char *
output_1983 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vrsra.s%#64\t%q0, %q2, %3";
}
}

static const char *
output_1984 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3895 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vrsra.u%#64\t%q0, %q2, %3";
}
}

static const char *
output_1985 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vsri.8\t%P0, %P2, %3";
}
}

static const char *
output_1986 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vsri.8\t%q0, %q2, %3";
}
}

static const char *
output_1987 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vsri.16\t%P0, %P2, %3";
}
}

static const char *
output_1988 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vsri.16\t%q0, %q2, %3";
}
}

static const char *
output_1989 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vsri.32\t%P0, %P2, %3";
}
}

static const char *
output_1990 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vsri.32\t%q0, %q2, %3";
}
}

static const char *
output_1991 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vsri.64\t%P0, %P2, %3";
}
}

static const char *
output_1992 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vsri.64\t%q0, %q2, %3";
}
}

static const char *
output_1993 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3923 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V8QImode));
  return "vsli.8\t%P0, %P2, %3";
}
}

static const char *
output_1994 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3923 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V16QImode));
  return "vsli.8\t%q0, %q2, %3";
}
}

static const char *
output_1995 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3923 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V4HImode));
  return "vsli.16\t%P0, %P2, %3";
}
}

static const char *
output_1996 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3923 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V8HImode));
  return "vsli.16\t%q0, %q2, %3";
}
}

static const char *
output_1997 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3923 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V2SImode));
  return "vsli.32\t%P0, %P2, %3";
}
}

static const char *
output_1998 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3923 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V4SImode));
  return "vsli.32\t%q0, %q2, %3";
}
}

static const char *
output_1999 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3923 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (DImode));
  return "vsli.64\t%P0, %P2, %3";
}
}

static const char *
output_2000 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3923 "../../gcc/config/arm/neon.md"
{
  neon_const_bounds (operands[3], 0, neon_element_bits (V2DImode));
  return "vsli.64\t%q0, %q2, %3";
}
}

static const char *
output_2002 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3946 "../../gcc/config/arm/neon.md"
{
  rtx ops[4];
  int tabbase = REGNO (operands[1]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = operands[2];
  output_asm_insn ("vtbl.8\t%P0, {%P1, %P2}, %P3", ops);

  return "";
}
}

static const char *
output_2003 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3967 "../../gcc/config/arm/neon.md"
{
  rtx ops[5];
  int tabbase = REGNO (operands[1]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = operands[2];
  output_asm_insn ("vtbl.8\t%P0, {%P1, %P2, %P3}, %P4", ops);

  return "";
}
}

static const char *
output_2004 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3989 "../../gcc/config/arm/neon.md"
{
  rtx ops[6];
  int tabbase = REGNO (operands[1]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = gen_rtx_REG (V8QImode, tabbase + 6);
  ops[5] = operands[2];
  output_asm_insn ("vtbl.8\t%P0, {%P1, %P2, %P3, %P4}, %P5", ops);

  return "";
}
}

static const char *
output_2009 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4107 "../../gcc/config/arm/neon.md"
{
  rtx ops[4];
  int tabbase = REGNO (operands[2]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = operands[3];
  output_asm_insn ("vtbx.8\t%P0, {%P1, %P2}, %P3", ops);

  return "";
}
}

static const char *
output_2010 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4129 "../../gcc/config/arm/neon.md"
{
  rtx ops[5];
  int tabbase = REGNO (operands[2]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = operands[3];
  output_asm_insn ("vtbx.8\t%P0, {%P1, %P2, %P3}, %P4", ops);

  return "";
}
}

static const char *
output_2011 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4152 "../../gcc/config/arm/neon.md"
{
  rtx ops[6];
  int tabbase = REGNO (operands[2]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = gen_rtx_REG (V8QImode, tabbase + 6);
  ops[5] = operands[3];
  output_asm_insn ("vtbx.8\t%P0, {%P1, %P2, %P3, %P4}, %P5", ops);

  return "";
}
}

static const char *
output_2048 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4272 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.8\t%P0, %A1";
  else
    return "vld1.8\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2049 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4272 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.16\t%P0, %A1";
  else
    return "vld1.16\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2050 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4272 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HFmode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.16\t%P0, %A1";
  else
    return "vld1.16\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2051 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4272 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.32\t%P0, %A1";
  else
    return "vld1.32\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2052 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4272 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.32\t%P0, %A1";
  else
    return "vld1.32\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2053 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4272 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(DImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (DImode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.64\t%P0, %A1";
  else
    return "vld1.64\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2054 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4293 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V16QImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V16QImode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V8QImode, regno);
  if (max == 2)
    return "vld1.8\t%P0, %A1";
  else
    return "vld1.8\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2055 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4293 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V4HImode, regno);
  if (max == 2)
    return "vld1.16\t%P0, %A1";
  else
    return "vld1.16\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2056 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4293 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V4HFmode, regno);
  if (max == 2)
    return "vld1.16\t%P0, %A1";
  else
    return "vld1.16\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2057 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4293 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V2SImode, regno);
  if (max == 2)
    return "vld1.32\t%P0, %A1";
  else
    return "vld1.32\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2058 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4293 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V2SFmode, regno);
  if (max == 2)
    return "vld1.32\t%P0, %A1";
  else
    return "vld1.32\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2059 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4293 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2DImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2DImode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (DImode, regno);
  if (max == 2)
    return "vld1.64\t%P0, %A1";
  else
    return "vld1.64\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2065 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4334 "../../gcc/config/arm/neon.md"
{
  return "vld1.8\t{%e0[], %f0[]}, %A1";
}
}

static const char *
output_2066 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4334 "../../gcc/config/arm/neon.md"
{
  return "vld1.16\t{%e0[], %f0[]}, %A1";
}
}

static const char *
output_2067 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4334 "../../gcc/config/arm/neon.md"
{
  return "vld1.16\t{%e0[], %f0[]}, %A1";
}
}

static const char *
output_2068 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4334 "../../gcc/config/arm/neon.md"
{
  return "vld1.32\t{%e0[], %f0[]}, %A1";
}
}

static const char *
output_2069 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4334 "../../gcc/config/arm/neon.md"
{
  return "vld1.32\t{%e0[], %f0[]}, %A1";
}
}

static const char *
output_2083 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4380 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.8\t{%P1}, %A0";
  else
    return "vst1.8\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2084 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4380 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.16\t{%P1}, %A0";
  else
    return "vst1.16\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2085 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4380 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HFmode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.16\t{%P1}, %A0";
  else
    return "vst1.16\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2086 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4380 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.32\t{%P1}, %A0";
  else
    return "vst1.32\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2087 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4380 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.32\t{%P1}, %A0";
  else
    return "vst1.32\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2088 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4380 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(DImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (DImode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.64\t{%P1}, %A0";
  else
    return "vst1.64\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2089 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4401 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V16QImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V16QImode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V8QImode, regno);
  if (max == 2)
    return "vst1.8\t{%P1}, %A0";
  else
    return "vst1.8\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2090 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4401 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V4HImode, regno);
  if (max == 2)
    return "vst1.16\t{%P1}, %A0";
  else
    return "vst1.16\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2091 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4401 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V4HFmode, regno);
  if (max == 2)
    return "vst1.16\t{%P1}, %A0";
  else
    return "vst1.16\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2092 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4401 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V2SImode, regno);
  if (max == 2)
    return "vst1.32\t{%P1}, %A0";
  else
    return "vst1.32\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2093 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4401 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V2SFmode, regno);
  if (max == 2)
    return "vst1.32\t{%P1}, %A0";
  else
    return "vst1.32\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2094 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4401 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2DImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2DImode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (DImode, regno);
  if (max == 2)
    return "vst1.64\t{%P1}, %A0";
  else
    return "vst1.64\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2095 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4433 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.8\t%h0, %A1";
}
}

static const char *
output_2096 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4433 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.16\t%h0, %A1";
}
}

static const char *
output_2097 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4433 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.16\t%h0, %A1";
}
}

static const char *
output_2098 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4433 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.32\t%h0, %A1";
}
}

static const char *
output_2099 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4433 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.32\t%h0, %A1";
}
}

static const char *
output_2100 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4433 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.64\t%h0, %A1";
}
}

static const char *
output_2106 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4471 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.8\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2107 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4471 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2108 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4471 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2109 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4471 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2110 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4471 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2111 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4495 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2112 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4495 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2113 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4495 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2114 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4495 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2115 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4521 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8QImode) > 1)
    return "vld2.8\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.8\t%h0, %A1";
}
}

static const char *
output_2116 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4521 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HImode) > 1)
    return "vld2.16\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2117 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4521 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HFmode) > 1)
    return "vld2.16\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2118 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4521 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SImode) > 1)
    return "vld2.32\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2119 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4521 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SFmode) > 1)
    return "vld2.32\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2120 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4521 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (DImode) > 1)
    return "vld2.64\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.64\t%h0, %A1";
}
}

static const char *
output_2121 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.8\t%h1, %A0";
}
}

static const char *
output_2122 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.16\t%h1, %A0";
}
}

static const char *
output_2123 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.16\t%h1, %A0";
}
}

static const char *
output_2124 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.32\t%h1, %A0";
}
}

static const char *
output_2125 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.32\t%h1, %A0";
}
}

static const char *
output_2126 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.64\t%h1, %A0";
}
}

static const char *
output_2132 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4585 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.8\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2133 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4585 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2134 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4585 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2135 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4585 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2136 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4585 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2137 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4609 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2138 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4609 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2139 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4609 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2140 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4609 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2141 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.8\t%h0, %A1";
}
}

static const char *
output_2142 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.16\t%h0, %A1";
}
}

static const char *
output_2143 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.16\t%h0, %A1";
}
}

static const char *
output_2144 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.32\t%h0, %A1";
}
}

static const char *
output_2145 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.32\t%h0, %A1";
}
}

static const char *
output_2146 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.64\t%h0, %A1";
}
}

static const char *
output_2147 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4685 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.8\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2148 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4685 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2149 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4685 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2150 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4685 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2151 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4685 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2152 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4705 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.8\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2153 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4705 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2154 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4705 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2155 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4705 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2156 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4705 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2157 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4728 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V8QImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.8\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2158 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4728 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V4HImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2159 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4728 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V4HFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2160 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4728 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V2SImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2161 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4728 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V2SFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2162 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4754 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2163 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4754 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2164 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4754 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2165 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4754 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2166 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4782 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8QImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.8\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.8\t%h0, %A1";
}
}

static const char *
output_2167 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4782 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.16\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2168 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4782 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.16\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2169 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4782 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.32\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2170 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4782 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.32\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2171 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4782 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (DImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.64\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.64\t%h0, %A1";
}
}

static const char *
output_2172 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4815 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.8\t%h1, %A0";
}
}

static const char *
output_2173 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4815 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.16\t%h1, %A0";
}
}

static const char *
output_2174 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4815 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.16\t%h1, %A0";
}
}

static const char *
output_2175 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4815 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.32\t%h1, %A0";
}
}

static const char *
output_2176 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4815 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.32\t%h1, %A0";
}
}

static const char *
output_2177 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4815 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.64\t%h1, %A0";
}
}

static const char *
output_2178 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4857 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.8\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2179 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4857 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2180 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4857 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2181 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4857 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2182 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4857 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2183 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4876 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.8\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2184 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4876 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2185 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4876 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2186 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4876 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2187 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4876 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2188 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4899 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.8\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2189 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4899 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2190 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4899 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2191 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4899 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2192 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4899 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2193 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4925 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2194 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4925 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2195 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4925 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2196 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4925 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2197 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4960 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.8\t%h0, %A1";
}
}

static const char *
output_2198 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4960 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.16\t%h0, %A1";
}
}

static const char *
output_2199 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4960 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.16\t%h0, %A1";
}
}

static const char *
output_2200 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4960 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.32\t%h0, %A1";
}
}

static const char *
output_2201 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4960 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.32\t%h0, %A1";
}
}

static const char *
output_2202 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4960 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.64\t%h0, %A1";
}
}

static const char *
output_2203 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5003 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.8\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2204 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5003 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2205 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5003 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2206 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5003 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2207 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5003 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2208 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5024 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.8\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2209 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5024 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2210 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5024 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2211 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5024 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2212 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5024 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2213 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5048 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.8\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2214 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5048 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2215 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5048 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2216 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5048 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2217 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5048 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2218 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5075 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2219 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5075 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2220 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5075 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2221 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5075 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2222 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5104 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8QImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.8\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.8\t%h0, %A1";
}
}

static const char *
output_2223 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5104 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.16\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2224 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5104 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.16\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2225 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5104 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.32\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2226 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5104 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.32\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2227 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5104 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (DImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.64\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.64\t%h0, %A1";
}
}

static const char *
output_2228 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5140 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.8\t%h1, %A0";
}
}

static const char *
output_2229 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5140 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.16\t%h1, %A0";
}
}

static const char *
output_2230 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5140 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.16\t%h1, %A0";
}
}

static const char *
output_2231 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5140 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.32\t%h1, %A0";
}
}

static const char *
output_2232 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5140 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.32\t%h1, %A0";
}
}

static const char *
output_2233 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5140 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.64\t%h1, %A0";
}
}

static const char *
output_2234 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5183 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.8\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2235 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5183 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2236 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5183 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2237 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5183 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2238 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5183 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2239 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5203 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.8\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2240 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5203 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2241 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5203 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2242 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5203 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2243 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5203 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2244 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5227 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.8\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2245 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5227 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2246 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5227 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2247 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5227 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2248 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5227 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2249 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5254 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2250 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5254 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2251 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5254 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2252 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5254 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2277 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5408 "../../gcc/config/arm/neon.md"
{
  return "vshll.s8 %q0, %P1, %2";
}
}

static const char *
output_2278 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5408 "../../gcc/config/arm/neon.md"
{
  return "vshll.u8 %q0, %P1, %2";
}
}

static const char *
output_2279 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5408 "../../gcc/config/arm/neon.md"
{
  return "vshll.s16 %q0, %P1, %2";
}
}

static const char *
output_2280 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5408 "../../gcc/config/arm/neon.md"
{
  return "vshll.u16 %q0, %P1, %2";
}
}

static const char *
output_2281 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5408 "../../gcc/config/arm/neon.md"
{
  return "vshll.s32 %q0, %P1, %2";
}
}

static const char *
output_2282 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5408 "../../gcc/config/arm/neon.md"
{
  return "vshll.u32 %q0, %P1, %2";
}
}

static const char *
output_2338 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 50 "../../gcc/config/arm/sync.md"
{
    if (TARGET_HAVE_DMB)
      {
	return "dmb\tish";
      }

    if (TARGET_HAVE_DMB_MCR)
      return "mcr\tp15, 0, r0, c7, c10, 5";

    gcc_unreachable ();
  }
}

static const char *
output_2339 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_release (model))
      return "ldrb%?\t%0, %1";
    else
      return "ldab%?\t%0, %1";
  }
}

static const char *
output_2340 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_release (model))
      return "ldrh%?\t%0, %1";
    else
      return "ldah%?\t%0, %1";
  }
}

static const char *
output_2341 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_release (model))
      return "ldr%?\t%0, %1";
    else
      return "lda%?\t%0, %1";
  }
}

static const char *
output_2342 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 89 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_acquire (model))
      return "strb%?\t%1, %0";
    else
      return "stlb%?\t%1, %0";
  }
}

static const char *
output_2343 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 89 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_acquire (model))
      return "strh%?\t%1, %0";
    else
      return "stlh%?\t%1, %0";
  }
}

static const char *
output_2344 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 89 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_acquire (model))
      return "str%?\t%1, %0";
    else
      return "stl%?\t%1, %0";
  }
}

static const char *
output_2434 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 452 "../../gcc/config/arm/sync.md"
{
    if (QImode == DImode)
      {
	rtx value = operands[2];
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the lowest word in memory.  */
	gcc_assert ((REGNO (value) & 1) == 0 || TARGET_THUMB2);
	operands[3] = gen_rtx_REG (SImode, REGNO (value) + 1);
	return "strexd%?\t%0, %2, %3, %C1";
      }
    return "strexb%?\t%0, %2, %C1";
  }
}

static const char *
output_2435 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 452 "../../gcc/config/arm/sync.md"
{
    if (HImode == DImode)
      {
	rtx value = operands[2];
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the lowest word in memory.  */
	gcc_assert ((REGNO (value) & 1) == 0 || TARGET_THUMB2);
	operands[3] = gen_rtx_REG (SImode, REGNO (value) + 1);
	return "strexd%?\t%0, %2, %3, %C1";
      }
    return "strexh%?\t%0, %2, %C1";
  }
}

static const char *
output_2436 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 452 "../../gcc/config/arm/sync.md"
{
    if (SImode == DImode)
      {
	rtx value = operands[2];
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the lowest word in memory.  */
	gcc_assert ((REGNO (value) & 1) == 0 || TARGET_THUMB2);
	operands[3] = gen_rtx_REG (SImode, REGNO (value) + 1);
	return "strexd%?\t%0, %2, %3, %C1";
      }
    return "strex%?\t%0, %2, %C1";
  }
}

static const char *
output_2437 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 452 "../../gcc/config/arm/sync.md"
{
    if (DImode == DImode)
      {
	rtx value = operands[2];
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the lowest word in memory.  */
	gcc_assert ((REGNO (value) & 1) == 0 || TARGET_THUMB2);
	operands[3] = gen_rtx_REG (SImode, REGNO (value) + 1);
	return "strexd%?\t%0, %2, %3, %C1";
      }
    return "strexd%?\t%0, %2, %C1";
  }
}

static const char *
output_2438 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 477 "../../gcc/config/arm/sync.md"
{
    rtx value = operands[2];
    /* See comment in arm_store_exclusive<mode> above.  */
    gcc_assert ((REGNO (value) & 1) == 0 || TARGET_THUMB2);
    operands[3] = gen_rtx_REG (SImode, REGNO (value) + 1);
    return "stlexd%?\t%0, %2, %3, %C1";
  }
}

static const char *
output_2496 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 215 "../../gcc/config/arm/arm-fixed.md"
{
  /* s16.15 * s16.15 -> s32.30.  */
  output_asm_insn ("smull\t%Q3, %R3, %1, %2", operands);

  if (TARGET_ARM)
    output_asm_insn ("msr\tAPSR_nzcvq, #0", operands);
  else
    {
      output_asm_insn ("mov\t%4, #0", operands);
      output_asm_insn ("msr\tAPSR_nzcvq, %4", operands);
    }

  /* We have:
      31  high word  0     31  low word  0

    [ S i i .... i i i ] [ i f f f ... f f ]
                        |
			v
	     [ S i ... i f ... f f ]

    Need 16 integral bits, so saturate at 15th bit of high word.  */

  output_asm_insn ("ssat\t%R3, #15, %R3", operands);
  output_asm_insn ("mrs\t%4, APSR", operands);
  output_asm_insn ("tst\t%4, #1<<27", operands);
  if (arm_restrict_it)
    {
      output_asm_insn ("mvn\t%4, %R3, asr #32", operands);
      output_asm_insn ("it\tne", operands);
      output_asm_insn ("movne\t%Q3, %4", operands);
    }
  else
    {
      if (TARGET_THUMB2)
        output_asm_insn ("it\tne", operands);
      output_asm_insn ("mvnne\t%Q3, %R3, asr #32", operands);
    }
  output_asm_insn ("mov\t%0, %Q3, lsr #15", operands);
  output_asm_insn ("orr\t%0, %0, %R3, asl #17", operands);
  return "";
}
}

static const char *
output_2497 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 275 "../../gcc/config/arm/arm-fixed.md"
{
  /* 16.16 * 16.16 -> 32.32.  */
  output_asm_insn ("umull\t%Q3, %R3, %1, %2", operands);

  if (TARGET_ARM)
    output_asm_insn ("msr\tAPSR_nzcvq, #0", operands);
  else
    {
      output_asm_insn ("mov\t%4, #0", operands);
      output_asm_insn ("msr\tAPSR_nzcvq, %4", operands);
    }

  /* We have:
      31  high word  0     31  low word  0

    [ i i i .... i i i ] [ f f f f ... f f ]
                        |
			v
	     [ i i ... i f ... f f ]

    Need 16 integral bits, so saturate at 16th bit of high word.  */

  output_asm_insn ("usat\t%R3, #16, %R3", operands);
  output_asm_insn ("mrs\t%4, APSR", operands);
  output_asm_insn ("tst\t%4, #1<<27", operands);
  if (arm_restrict_it)
    {
      output_asm_insn ("sbfx\t%4, %R3, #15, #1", operands);
      output_asm_insn ("it\tne", operands);
      output_asm_insn ("movne\t%Q3, %4", operands);
    }
  else
    {
      if (TARGET_THUMB2)
        output_asm_insn ("it\tne", operands);
      output_asm_insn ("sbfxne\t%Q3, %R3, #15, #1", operands);
    }
  output_asm_insn ("lsr\t%0, %Q3, #16", operands);
  output_asm_insn ("orr\t%0, %0, %R3, asl #16", operands);
  return "";
}
}

static const char * const output_3284[] = {
  "add%?\t%0, %0, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %2, %1",
  "add%?\t%0, %1, %2",
  "addw%?\t%0, %1, %2",
  "addw%?\t%0, %1, %2",
  "sub%?\t%0, %1, #%n2",
  "sub%?\t%0, %1, #%n2",
  "sub%?\t%0, %1, #%n2",
  "subw%?\t%0, %1, #%n2",
  "subw%?\t%0, %1, #%n2",
  "#",
};

static const char * const output_3285[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
};

static const char * const output_3287[] = {
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
};

static const char * const output_3288[] = {
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
};

static const char * const output_3289[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_3290[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_3291[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_3292[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_3295[] = {
  "sbc%?\t%0, %1, %2",
  "rsc%?\t%0, %2, %1",
};

static const char * const output_3298[] = {
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %2",
  "sub%?\t%0, %1, %2",
  "rsb%?\t%0, %2, %1",
  "rsb%?\t%0, %2, %1",
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %1, %2",
  "#",
};

static const char * const output_3326[] = {
  "and%?\t%0, %1, %2",
  "and%?\t%0, %1, %2",
  "bic%?\t%0, %1, #%B2",
  "and%?\t%0, %1, %2",
  "#",
};

static const char *
output_3327 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2238 "../../gcc/config/arm/arm.md"

  operands[1] = GEN_INT (((1 << INTVAL (operands[1])) - 1)
			 << INTVAL (operands[2]));
  output_asm_insn ("tst%?\t%0, %1", operands);
  return "";
  
}

static const char * const output_3331[] = {
  "bic%?\t%Q0, %Q1, %2",
  "#",
};

static const char * const output_3338[] = {
  "orr%?\t%Q0, %Q1, %2",
  "#",
};

static const char * const output_3340[] = {
  "orr%?\t%0, %1, %2",
  "orr%?\t%0, %1, %2",
  "orn%?\t%0, %1, #%B2",
  "orr%?\t%0, %1, %2",
  "#",
};

static const char * const output_3341[] = {
  "eor%?\t%Q0, %Q1, %2",
  "#",
};

static const char * const output_3343[] = {
  "eor%?\t%0, %1, %2",
  "eor%?\t%0, %1, %2",
  "eor%?\t%0, %1, %2",
  "#",
};

static const char *
output_3348 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3674 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_3349 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3674 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_3350 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3674 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_3351 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3674 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_3352 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3701 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %4%S3";
  else
    return "usat%?\t%0, %1, %4%S3";
}
}

static const char *
output_3353 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3701 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %4%S3";
  else
    return "usat%?\t%0, %1, %4%S3";
}
}

static const char *
output_3354 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3701 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %4%S3";
  else
    return "usat%?\t%0, %1, %4%S3";
}
}

static const char *
output_3355 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3701 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %4%S3";
  else
    return "usat%?\t%0, %1, %4%S3";
}
}

static const char *
output_3356 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3989 "../../gcc/config/arm/arm.md"
 return arm_output_shift(operands, 0);
}

static const char * const output_3370[] = {
  "vmvn\t%P0, %P1",
  "#",
  "#",
  "vmvn\t%P0, %P1",
};

static const char * const output_3378[] = {
  "#",
  "ldrh%?\t%0, %1",
};

static const char * const output_3379[] = {
  "uxth%?\t%0, %1",
  "ldrh%?\t%0, %1",
};

static const char * const output_3381[] = {
  "#",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_3382[] = {
  "uxtb%?\t%0, %1",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_3385[] = {
  "#",
  "ldrsh%?\t%0, %1",
};

static const char * const output_3386[] = {
  "sxth%?\t%0, %1",
  "ldrsh%?\t%0, %1",
};

static const char * const output_3388[] = {
  "#",
  "ldrsb%?\t%0, %1",
};

static const char * const output_3389[] = {
  "sxtb%?\t%0, %1",
  "ldrsb%?\t%0, %1",
};

static const char * const output_3392[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "movw%?\t%0, %1",
  "ldr%?\t%0, %1",
  "str%?\t%1, %0",
};

static const char *
output_3393 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5915 "../../gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "add%?\t%0, %|pc, %1";
  
}

static const char *
output_3394 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5931 "../../gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "ldr%?\t%0, [%|pc, %1]\t\t@ tls_load_dot_plus_eight";
  
}

static const char * const output_3395[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
  "movw%?\t%0, %L1\t%@ movhi",
  "strh%?\t%1, %0\t%@ movhi",
  "ldrh%?\t%0, %1\t%@ movhi",
};

static const char * const output_3396[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
};

static const char * const output_3397[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "ldrb%?\t%0, %1",
  "strb%?\t%1, %0",
  "ldrb%?\t%0, %1",
  "strb%?\t%1, %0",
};

static const char *
output_3398 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6554 "../../gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:	/* ARM register from memory */
      return "ldrh%?\t%0, %1\t%@ __fp16";
    case 1:	/* memory from ARM register */
      return "strh%?\t%1, %0\t%@ __fp16";
    case 2:	/* ARM register from ARM register */
      return "mov%?\t%0, %1\t%@ __fp16";
    case 3:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw%?\t%0, %1", ops);
	else
	  output_asm_insn ("mov%?\t%0, %2\n\torr%?\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char * const output_3399[] = {
  "mov%?\t%0, %1",
  "ldr%?\t%0, %1\t%@ float",
  "str%?\t%1, %0\t%@ float",
};

static const char * const output_3400[] = {
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmn%?\t%0, #%n1",
};

static const char *
output_3402 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7600 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return "b%?\t%l0";
  }
  
}

static const char *
output_3403 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7922 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (const_true_rtx, true, false, false);
  }
}

static const char *
output_3404 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7983 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (const_true_rtx, true, false, true);
  }
}

static const char *
output_3419 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10087 "../../gcc/config/arm/arm.md"

  {
    rtx ldm[3];
    rtx arith[4];
    rtx base_reg;
    HOST_WIDE_INT val1 = 0, val2 = 0;

    if (REGNO (operands[0]) > REGNO (operands[4]))
      {
	ldm[1] = operands[4];
	ldm[2] = operands[0];
      }
    else
      {
	ldm[1] = operands[0];
	ldm[2] = operands[4];
      }

    base_reg = XEXP (operands[2], 0);

    if (!REG_P (base_reg))
      {
	val1 = INTVAL (XEXP (base_reg, 1));
	base_reg = XEXP (base_reg, 0);
      }

    if (!REG_P (XEXP (operands[3], 0)))
      val2 = INTVAL (XEXP (XEXP (operands[3], 0), 1));

    arith[0] = operands[0];
    arith[3] = operands[1];

    if (val1 < val2)
      {
	arith[1] = ldm[1];
	arith[2] = ldm[2];
      }
    else
      {
	arith[1] = ldm[2];
	arith[2] = ldm[1];
      }

    ldm[0] = base_reg;
    if (val1 !=0 && val2 != 0)
      {
	rtx ops[3];

	if (val1 == 4 || val2 == 4)
	  /* Other val must be 8, since we know they are adjacent and neither
	     is zero.  */
	  output_asm_insn ("ldmib%?\t%0, {%1, %2}", ldm);
	else if (const_ok_for_arm (val1) || const_ok_for_arm (-val1))
	  {
	    ldm[0] = ops[0] = operands[4];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_add_immediate (ops);
	    if (val1 < val2)
	      output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
	    else
	      output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
	  }
	else
	  {
	    /* Offset is out of range for a single add, so use two ldr.  */
	    ops[0] = ldm[1];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	    ops[0] = ldm[2];
	    ops[2] = GEN_INT (val2);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	  }
      }
    else if (val1 != 0)
      {
	if (val1 < val2)
	  output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
      }
    else
      {
	if (val1 < val2)
	  output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
      }
    output_asm_insn ("%I3%?\t%0, %1, %2", arith);
    return "";
  }
}

static const char *
output_3420 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10555 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/false,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/true);
    return "";
  }
  
}

static const char *
output_3421 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10584 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/true,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/true);
    return "";
  }
  
}

static const char *
output_3422 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10604 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/true,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/false);
    return "";
  }
  
}

static const char * const output_3428[] = {
  "rev\t%0, %1",
  "rev%?\t%0, %1",
  "rev%?\t%0, %1",
};

static const char *
output_3483 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11340 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/false,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/false);
    return "";
  }
  
}

static const char * const output_3487[] = {
  "wor%?\t%0, %1, %2",
  "#",
  "#",
};

static const char * const output_3488[] = {
  "wxor%?\t%0, %1, %2",
  "#",
  "#",
};

static const char * const output_3489[] = {
  "wand%?\t%0, %1, %2",
  "#",
  "#",
};

static const char *
output_3491 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 239 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_3492 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 239 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_3493 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 239 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_3536 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 686 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_3537 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 703 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_3538 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 720 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_3590 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1287 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrorhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorh", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3591 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1287 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrorwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3592 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1287 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrordg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrord", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3593 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1308 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrahg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrah", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3594 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1308 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrawg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsraw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3595 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1308 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsradg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrad", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3596 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1329 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrlhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3597 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1329 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrlwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3598 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1329 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrldg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3599 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1350 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsllhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3600 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1350 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsllwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3601 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1350 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wslldg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wslld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3602 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1371 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrorh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorh", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3603 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1371 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrorw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3604 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1371 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrord%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrord", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3605 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1392 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrah%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrah", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3606 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1392 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsraw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsraw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3607 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1392 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrad%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrad", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3608 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1413 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrlh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3609 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1413 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrlw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3610 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1413 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrld%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3611 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1434 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsllh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3612 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1434 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsllw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3613 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1434 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wslld%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wslld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3704 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 30 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: case 1:
      return "mov%?\t%0, %1";
    case 2:
      return "mvn%?\t%0, #%B1";
    case 3:
      return "movw%?\t%0, %1";
    case 4:
      return "ldr%?\t%0, %1";
    case 5:
      return "str%?\t%1, %0";
    case 6:
      return "vmov%?\t%0, %1\t%@ int";
    case 7:
      return "vmov%?\t%0, %1\t%@ int";
    case 8:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 9: case 10:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3705 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "mov%?\t%0, %1";
    case 3:
      return "mvn%?\t%0, #%B1";
    case 4:
      return "movw%?\t%0, %1";
    case 5:
    case 6:
      return "ldr%?\t%0, %1";
    case 7:
    case 8:
      return "str%?\t%1, %0";
    case 9:
      return "vmov%?\t%0, %1\t%@ int";
    case 10:
      return "vmov%?\t%0, %1\t%@ int";
    case 11:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 12: case 13:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3706 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 171 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: 
    case 1:
    case 2:
    case 3:
      return "#";
    case 4:
    case 5:
    case 6:
      return output_move_double (operands, true, NULL);
    case 7:
      return "vmov%?\t%P0, %Q1, %R1\t%@ int";
    case 8:
      return "vmov%?\t%Q0, %R0, %P1\t%@ int";
    case 9:
      return "vmov%?.f64\t%P0, %P1\t%@ int";
    case 10: case 11:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3707 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 327 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "vmov%?\t%0, %1";
    case 1:
      return "vmov%?\t%0, %1";
    case 2:
      return "vmov%?.f32\t%0, %1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "vmov%?.f32\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3708 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 363 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "vmov%?\t%0, %1";
    case 1:
      return "vmov%?\t%0, %1";
    case 2:
      return "vmov%?.f32\t%0, %1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "vmov%?.f32\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_3709 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 402 "../../gcc/config/arm/vfp.md"

  {
    switch (which_alternative)
      {
      case 0:
	return "vmov%?\t%P0, %Q1, %R1";
      case 1:
	return "vmov%?\t%Q0, %R0, %P1";
      case 2:
	gcc_assert (TARGET_VFP_DOUBLE);
        return "vmov%?.f64\t%P0, %1";
      case 3: case 4:
	return output_move_vfp (operands);
      case 5: case 6:
	return output_move_double (operands, true, NULL);
      case 7:
	if (TARGET_VFP_SINGLE)
	  return "vmov%?.f32\t%0, %1\n\tvmov%?.f32\t%p0, %p1";
	else
	  return "vmov%?.f64\t%P0, %P1";
      case 8:
        return "#";
      default:
	gcc_unreachable ();
      }
    }
  
}

static const char * const output_3712[] = {
  "vneg%?.f32\t%0, %1",
  "eor%?\t%0, %1, #-2147483648",
};

static const char * const output_3713[] = {
  "vneg%?.f64\t%P0, %P1",
  "#",
  "#",
};

static const char * const output_3756[] = {
  "vcmp%?.f32\t%0, %1",
  "vcmp%?.f32\t%0, #0",
};

static const char * const output_3757[] = {
  "vcmpe%?.f32\t%0, %1",
  "vcmpe%?.f32\t%0, #0",
};

static const char * const output_3758[] = {
  "vcmp%?.f64\t%P0, %P1",
  "vcmp%?.f64\t%P0, #0",
};

static const char * const output_3759[] = {
  "vcmpe%?.f64\t%P0, %P1",
  "vcmpe%?.f64\t%P0, #0",
};

static const char * const output_3762[] = {
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
  "vmov%?.f64\t%P0, %1, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
};

static const char * const output_3763[] = {
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
  "vmov%?.f64\t%P0, %1, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
};

static const char * const output_3775[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "movw%?\t%0, %1",
  "ldr%?\t%0, %1",
  "ldr%?\t%0, %1",
  "str%?\t%1, %0",
  "str%?\t%1, %0",
};

static const char * const output_3776[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "movw%?\t%0, %L1\t%@ movhi",
  "strh%?\t%1, %0\t%@ movhi",
  "ldrh%?\t%0, %1\t%@ movhi",
};

static const char * const output_3777[] = {
  "sxtb%?\t%0, %1",
  "ldrsb%?\t%0, %1",
};

static const char * const output_3778[] = {
  "uxth%?\t%0, %1",
  "ldrh%?\t%0, %1",
};

static const char * const output_3779[] = {
  "uxtb%?\t%0, %1",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char *
output_3781 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1163 "../../gcc/config/arm/thumb2.md"
 return arm_output_shift(operands, 2);
}

static const char *
output_3785 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1189 "../../gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (CONST_INT_P (operands[2]))
      val = INTVAL(operands[2]);
    else
      val = 0;

    /* We prefer eg. subs rn, rn, #1 over adds rn, rn, #0xffffffff.  */
    if (val < 0 && const_ok_for_arm(ARM_SIGN_EXTEND (-val)))
      return "sub%!\t%0, %1, #%n2";
    else
      return "add%!\t%0, %1, %2";
  
}

static const char *
output_3796 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_release (model))
      return "ldrb%?\t%0, %1";
    else
      return "ldab%?\t%0, %1";
  }
}

static const char *
output_3797 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_release (model))
      return "ldrh%?\t%0, %1";
    else
      return "ldah%?\t%0, %1";
  }
}

static const char *
output_3798 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_release (model))
      return "ldr%?\t%0, %1";
    else
      return "lda%?\t%0, %1";
  }
}

static const char *
output_3799 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 89 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_acquire (model))
      return "strb%?\t%1, %0";
    else
      return "stlb%?\t%1, %0";
  }
}

static const char *
output_3800 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 89 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_acquire (model))
      return "strh%?\t%1, %0";
    else
      return "stlh%?\t%1, %0";
  }
}

static const char *
output_3801 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 89 "../../gcc/config/arm/sync.md"
{
    enum memmodel model = memmodel_from_int (INTVAL (operands[2]));
    if (is_mm_relaxed (model) || is_mm_consume (model) || is_mm_acquire (model))
      return "str%?\t%1, %0";
    else
      return "stl%?\t%1, %0";
  }
}

static const char *
output_3811 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 452 "../../gcc/config/arm/sync.md"
{
    if (QImode == DImode)
      {
	rtx value = operands[2];
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the lowest word in memory.  */
	gcc_assert ((REGNO (value) & 1) == 0 || TARGET_THUMB2);
	operands[3] = gen_rtx_REG (SImode, REGNO (value) + 1);
	return "strexd%?\t%0, %2, %3, %C1";
      }
    return "strexb%?\t%0, %2, %C1";
  }
}

static const char *
output_3812 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 452 "../../gcc/config/arm/sync.md"
{
    if (HImode == DImode)
      {
	rtx value = operands[2];
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the lowest word in memory.  */
	gcc_assert ((REGNO (value) & 1) == 0 || TARGET_THUMB2);
	operands[3] = gen_rtx_REG (SImode, REGNO (value) + 1);
	return "strexd%?\t%0, %2, %3, %C1";
      }
    return "strexh%?\t%0, %2, %C1";
  }
}

static const char *
output_3813 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 452 "../../gcc/config/arm/sync.md"
{
    if (SImode == DImode)
      {
	rtx value = operands[2];
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the lowest word in memory.  */
	gcc_assert ((REGNO (value) & 1) == 0 || TARGET_THUMB2);
	operands[3] = gen_rtx_REG (SImode, REGNO (value) + 1);
	return "strexd%?\t%0, %2, %3, %C1";
      }
    return "strex%?\t%0, %2, %C1";
  }
}

static const char *
output_3814 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 452 "../../gcc/config/arm/sync.md"
{
    if (DImode == DImode)
      {
	rtx value = operands[2];
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the lowest word in memory.  */
	gcc_assert ((REGNO (value) & 1) == 0 || TARGET_THUMB2);
	operands[3] = gen_rtx_REG (SImode, REGNO (value) + 1);
	return "strexd%?\t%0, %2, %3, %C1";
      }
    return "strexd%?\t%0, %2, %C1";
  }
}

static const char *
output_3815 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 477 "../../gcc/config/arm/sync.md"
{
    rtx value = operands[2];
    /* See comment in arm_store_exclusive<mode> above.  */
    gcc_assert ((REGNO (value) & 1) == 0 || TARGET_THUMB2);
    operands[3] = gen_rtx_REG (SImode, REGNO (value) + 1);
    return "stlexd%?\t%0, %2, %3, %C1";
  }
}



static const struct insn_operand_data operand_data[] = 
{
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r,&r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,0,r,0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_adddi_operand,
    "r,0,r,Dd,Dd",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk,l,l,l,r,k,r,k,r,k,r,k,k,r,k,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,l,0,l,rk,k,r,r,rk,k,rk,k,r,rk,k,rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "rk,l,Py,Pd,rI,rI,k,rI,Pj,Pj,L,L,L,PJ,PJ,?n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "I,L,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_addimm_operand,
    "L,I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_addimm_operand,
    "I,L",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "Pv,l,I,L,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,rI,K",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "l,rI,K",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "r,I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_immediate_operand,
    "K",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "K",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,l,l,r,r,r,rk,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,0,l,Pz,I,r,r,k,?n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,Py,Pd,l,r,I,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "r,r,I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r,&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r,0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,0,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&r,&r,&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%0,r,0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "?r,r,0,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,&r,&r,&r,&r,?w,?w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w,0,0,r,0,r,w,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_anddi_operand_neon,
    "w,DL,r,r,De,De,w,DL",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,l,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "I,l,K,r,?n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "I,K,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=X,r,X",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "rIK",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "rIK",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,&r,&r,&r,&r,?w,?w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w,0,0,r,0,r,w,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_iordi_operand_neon,
    "w,Dl,r,r,Df,Df,w,Dl",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,&r,&r,&r,&r,?w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w,0,r,0,r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_xordi_operand,
    "w,r,r,Dg,Dg,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "I,l,r,?n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,?r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r,?r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    minmax_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    minmax_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=Ts,Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "Ts,Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "TsI,TsI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    minmax_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    sat_shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,M,M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Uw,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Uw,Uh",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Uw,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=Uw,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Uw,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "l,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,&r,&r,?w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,0,rm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w,r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,0,rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w,r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,r,?r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "r,0,rUq,rm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w,r,?r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,0,rm,rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w,r,?r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,Uh",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,Uh",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_extendqisi_mem_op,
    "Uq",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "r,Uq",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_di_operand,
    "=r,r,r,q,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    di_operand,
    "rDa,Db,Dc,mi,q",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "i",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "mX,mX,mX",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "mX",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "mX",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rIk,K,n,r,mi",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,rk,K",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,r,l,r,l,Uu,r,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,rk,I,Py,K,Uu,l,Uh,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,r,r",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,r,F",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,mE,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_soft_df_operand,
    "=r,r,r,q,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    soft_df_operand,
    "rDa,Db,Dc,mF,q",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "l,r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "Py,r,r,I,L",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r,M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_di_operand,
    "rDi",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "l,r,r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_di_operand,
    "Py,r,Di,rDi",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator_mode,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_vsel_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_vsel_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r,r,r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,0,rI,K,rI,rI,K,K",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "rI,K,0,0,rI,K,rI,K",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    call_insn_operand,
    "Cs,US",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    CC_NOOVmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    power_of_two_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    power_of_two_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,rk,rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_nomul_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,r,rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_nomul_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r,M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r,M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Ts,Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rI,L",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,rI,?rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l,l,l,r,r,r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPy,lPy,lPy,rI,L,rI,L,rI,L",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r,r,l,l,r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPy,rI,L,lPy,lPy,rI,rI,L,L",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    dominant_cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    dominant_cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&Ts,&Ts,&Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,0,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rPy,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rPy,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,rI,?rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,?rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,0,?rI,?rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rI,L,rI,L",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,?rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,?rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,?rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,?rIK",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,?rI,K",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,?rIK",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM,rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,?rI,K",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM,rM,rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,?rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    push_mult_memory_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    multi_register_push,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "+rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_I_operand,
    "I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    pop_multiple_return,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "+rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_I_operand,
    "I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    pop_multiple_return,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    pop_multiple_fp,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "+rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_I_operand,
    "I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vfp_hard_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    address_operand,
    "p",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    0,
    "X",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ldrd_strd_offset_operand,
    "Do",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ldrd_strd_offset_operand,
    "Do",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,?&r,?&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%y,0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_di_operand,
    "=r,r,r,r,m,y,y,r,y,Uy,*w,r,*w,*w,*Uv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    di_operand,
    "rDa,Db,Dc,mi,r,y,r,y,Uy,y,r,*w,*w,*Uvi,*w",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m,z,r,?z,?Uy,*t,r,*t,*t,*Uv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk,r,z,Uy,z,r,*t,*t,*Uvi,*t",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,z,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rI,K,mi,r,r,z",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "z",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m,*t,r,*t,*t,*Uv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk,r,*t,*t,*Uvi,*t",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,l,r,r,l,*hk,m,*m,*t,r,*t,*t,*Uv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,K,j,mi,*mi,l,*hk,r,*t,*t,*Uvi,*t",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_di_operand,
    "=r,r,r,r,q,q,m,w,r,w,w,Uv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    di_operand,
    "r,rDa,Db,Dc,mi,mi,q,r,w,w,Uvi,w",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_di_operand,
    "=r,r,r,r,r,r,m,w,!r,w,w,Uv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    di_operand,
    "r,rDa,Db,Dc,mi,mi,r,r,w,w,Uvi,w",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=t,Um,r,m,t,r,t,r,r",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Um,t,m,r,t,r,r,t,F",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,t,r,t,r,r",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,t,r,r,t,F",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=t,?r,t,t,Uv,r,m,t,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "?r,t,Dv,UvE,t,mE,r,t,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_soft_df_operand,
    "=w,?r,w,w,Uv,r,m,w,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    soft_df_operand,
    "?r,w,Dy,UvF,w,mF,r,w,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=t,t,t,t,t,t,?r,?r,?r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,t,t,0,?r,?r,0,t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,0,t,?r,0,?r,t,0,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w,w,w,w,?r,?r,?r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w,0,?r,?r,0,w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w,?r,0,?r,w,0,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t,?r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,?r,?r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "tG",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "wG",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "t,G",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "w,G",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two_reciprocal,
    "Dt",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=x,x,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two_reciprocal,
    "Dt,Dt,Dt",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two,
    "Dp",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    vfp_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    multi_register_push,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l,l,l,*rk,*hk,l,k,l,l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,0,l,*0,*0,k,k,0,l,k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "I,J,lL,*hk,*rk,M,O,Pa,Pb,Pc",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "lPd",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&l,&l,&l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%l,*h,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l,l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,l,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,0,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "N,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "l,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "l,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "l,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=l,l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "l,V,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,l,l,>,l,m,*r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,I,J,>,l,mi,l,*r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,l,l,l,>,l,m,*l*h*k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,I,J,K,>,l,mi,l,*l*h*k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,m,l*r,*h,l",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,m,l,k*h,*r,I",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,m,l*r,*h,l",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,m,l,k*h,*r,I",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,m,*r,*h",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,mF,l,*h,*r",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,>,l,m,*r,*h",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,>,l,mF,l,*h,*r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,>,l,m,*r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,>,l,mF,l,*r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l,l*h",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmp_operand,
    "lI*h,*r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l,l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "l,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmpneg_operand,
    "L,J",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    thumb_cbrch_target_operand,
    "=l,*?h,*?m,*?m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,l,&l,&l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "l,l,1,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    equality_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    thumb_cbrch_target_operand,
    "=l,l,*!h,*?h,*?m,*?m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,X,l,l,&l,&l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%0,l,*l,1,1,1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "IJ,lL,*l,lIJ,lIJ,lIJ",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=X,X,l,l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%l,l,l,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "J,l,L,IJ",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=X,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,*h",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmp_operand,
    "lI*h,*r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmp_operand,
    "lI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l*r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l*r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,0,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "r,Py,I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "?r,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,l,r,r,l,*hk,m,*m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,K,j,mi,*mi,l,*hk",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=l,l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=X,l,X,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0,1,0,1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,l,r,m,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,n,r,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=&kr",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator_mode,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator_mode,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r,r,r,r,r,r,r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,lPy,0,0,rI,K,I,r,rI,K,K,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "lPy,0,rI,K,0,0,rI,I,K,rI,K,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator_strict_it,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=Ts,Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=Ts,Ts,Ts",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,TsI,?TsI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "TsI,0,TsI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb_16bit_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "0,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_reg_or_int_operand,
    "l,M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "=l",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_reg_or_int_operand,
    "lPt,Ps",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPt,Ps,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPv,rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,?r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,?r,?w,?r,?r,?Us",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dn,Uni,w,r,r,Usi,r",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    EImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    EImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    CImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    CImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,?&r,?&r,?w,?&r,?&r,?&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w,0,0,w,r,0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_adddi_operand,
    "w,r,0,w,r,Dd,Dd",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,?&r,?&r,?&r,?w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,r,0,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,r,0,0,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,?&r,?&r,?&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,r,r,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,?&r,?&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,r,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w,w,r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=X,&w,X,X",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Dn",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Dn",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Dn",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Dn",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Dn",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Dn",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dn",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dn",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dn",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dn",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dn",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dn",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "i,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,?&r,?r,?&r,?w,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0w,w,0r,0,r,0w,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "rUm,i,r,i,i,rUm,i",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,X,?&r,X,X,X,X",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,X,?&r,X,X,X,X",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&w,X,X,X,X,&w,X",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,?&r,?r,?&r,?w,?w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0w,w,0r,0,r,0w,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "r,i,r,i,i,r,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2r,X,&r,X,X,2r,X",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,X,&r,X,X,X,X",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&w,X,X,X,X,&w,X",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    EImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    EImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    neon_struct_operand,
    "=Um",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    EImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    CImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    CImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    EImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    EImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    CImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    CImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    EImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    CImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    EImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    CImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    const_neon_scalar_shift_amount_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    const_neon_scalar_shift_amount_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    const_neon_scalar_shift_amount_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    BLKmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_add_operand,
    "rIL",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    cmpdi_operand,
    "rDi",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    USQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    USQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    USQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    sat_shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_adddi_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_xordi_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_reload_memory_operand,
    "=o",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reload_memory_operand,
    "o",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_reload_memory_operand,
    "=o",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_float_compare_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_float_compare_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    cmpdi_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_float_compare_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_float_compare_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    cmpdi_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_cond_move_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_cond_move_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    lt_ge_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmp_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    EImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    EImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    CImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    CImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    neon_perm_struct_or_reg_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    neon_struct_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    neon_struct_operand,
    "",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    EImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    CImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    CImode,
    0,
    0,
    1,
    1
  },
  {
    neon_struct_operand,
    "",
    EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    EImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    CImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    CImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    XImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk,l,l,l,r,k,r,k,r,k,r,k,k,r,k,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,l,0,l,rk,k,r,r,rk,k,rk,k,r,rk,k,rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "rk,l,Py,Pd,rI,rI,k,rI,Pj,Pj,L,L,L,PJ,PJ,?n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "I,L,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "Pv,l,I,L,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,rI,K",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "l,rI,K",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "r,I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,l,l,r,r,r,rk,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,0,l,Pz,I,r,r,k,?n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,Py,Pd,l,r,I,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r,&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r,0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,0,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,l,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "I,l,K,r,?n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "I,l,r,?n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI,rI",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    sat_shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,l,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,M,M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,rM",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Uw,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Uw,Uh",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Uw,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Uw,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Uw,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "l,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,&r,&r,?w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,0,rm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,0,rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,r,?r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "r,0,rUq,rm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,r,?r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,0,rm,rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,r,?r,?r,w",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,Uh",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,Uh",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_extendqisi_mem_op,
    "Uq",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "r,Uq",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "i",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rIk,K,n,r,mi",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,rk,K",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,r,l,r,l,Uu,r,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,rk,I,Py,K,Uu,l,Uh,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,m,r,r",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,r,F",
    HFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,mE,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r,r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "Py,r,r,I,L",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    power_of_two_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    power_of_two_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,rk,rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_nomul_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,r,rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_nomul_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "+rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_I_operand,
    "I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    pop_multiple_return,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "+rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_I_operand,
    "I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    pop_multiple_return,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ldrd_strd_offset_operand,
    "Do",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ldrd_strd_offset_operand,
    "Do",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,?&r,?&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%y,0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "z",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m,*t,r,*t,*t,*Uv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk,r,*t,*t,*Uvi,*t",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,l,r,r,l,*hk,m,*m,*t,r,*t,*t,*Uv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,K,j,mi,*mi,l,*hk,r,*t,*t,*Uvi,*t",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_di_operand,
    "=r,r,r,r,r,r,m,w,!r,w,w,Uv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    di_operand,
    "r,rDa,Db,Dc,mi,mi,r,r,w,w,Uvi,w",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=t,?r,t,t,Uv,r,m,t,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "?r,t,Dv,UvE,t,mE,r,t,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_soft_df_operand,
    "=w,?r,w,w,Uv,r,m,w,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    soft_df_operand,
    "?r,w,Dy,UvF,w,mF,r,w,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t,?r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,?r,?r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    HFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "t,G",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "w,G",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two_reciprocal,
    "Dt",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=x,x,w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two_reciprocal,
    "Dt,Dt,Dt",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two,
    "Dp",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,l,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,l,r,r,l,*hk,m,*m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,K,j,mi,*mi,l,*hk",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,l,r,m,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,n,r,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb_16bit_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "0,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_reg_or_int_operand,
    "l,M",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l,l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l,0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_reg_or_int_operand,
    "lPt,Ps",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    USQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    USQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    USQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    USAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UQQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UHQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    UHAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    QQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    HAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    SAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    sat_shift_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "I",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
};


#if GCC_VERSION >= 2007
__extension__
#endif

const struct insn_data_d insn_data[] = 
{
  /* <internal>:0 */
  {
    "*placeholder_for_nothing",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:455 */
  {
    "*arm_adddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1],
    3,
    3,
    0,
    5,
    1
  },
  /* ../../gcc/config/arm/arm.md:484 */
  {
    "*adddi_sesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:514 */
  {
    "*adddi_zesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:577 */
  {
    "*arm_addsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4 },
#else
    { 0, output_4, 0 },
#endif
    { 0 },
    &operand_data[7],
    3,
    3,
    0,
    16,
    2
  },
  /* ../../gcc/config/arm/arm.md:620 */
  {
    "addsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_5 },
#else
    { 0, output_5, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_compare0 },
    &operand_data[10],
    3,
    3,
    2,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:637 */
  {
    "*addsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6 },
#else
    { 0, output_6, 0 },
#endif
    { 0 },
    &operand_data[11],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:653 */
  {
    "*compare_negsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%1, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[13],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:670 */
  {
    "cmpsi2_addneg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_8 },
#else
    { 0, output_8, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpsi2_addneg },
    &operand_data[15],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:727 */
  {
    "*addsi3_compare_op1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_9 },
#else
    { 0, output_9, 0 },
#endif
    { 0 },
    &operand_data[10],
    3,
    3,
    3,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:744 */
  {
    "*addsi3_compare_op2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_10 },
#else
    { 0, output_10, 0 },
#endif
    { 0 },
    &operand_data[10],
    3,
    3,
    3,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:761 */
  {
    "*compare_addsi2_op0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_11 },
#else
    { 0, output_11, 0 },
#endif
    { 0 },
    &operand_data[19],
    2,
    2,
    1,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:782 */
  {
    "*compare_addsi2_op1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_12 },
#else
    { 0, output_12, 0 },
#endif
    { 0 },
    &operand_data[19],
    2,
    2,
    1,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:803 */
  {
    "*addsi3_carryin_ltu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_13 },
#else
    { 0, output_13, 0 },
#endif
    { 0 },
    &operand_data[21],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:803 */
  {
    "*addsi3_carryin_geu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_14 },
#else
    { 0, output_14, 0 },
#endif
    { 0 },
    &operand_data[21],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:821 */
  {
    "*addsi3_carryin_alt2_ltu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_15 },
#else
    { 0, output_15, 0 },
#endif
    { 0 },
    &operand_data[24],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:821 */
  {
    "*addsi3_carryin_alt2_geu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_16 },
#else
    { 0, output_16, 0 },
#endif
    { 0 },
    &operand_data[24],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:839 */
  {
    "*addsi3_carryin_shift_ltu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[27],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:839 */
  {
    "*addsi3_carryin_shift_geu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[27],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:857 */
  {
    "*addsi3_carryin_clobercc_ltu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adcs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[32],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:857 */
  {
    "*addsi3_carryin_clobercc_geu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adcs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[32],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:869 */
  {
    "*subsi3_carryin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_21 },
#else
    { 0, output_21, 0 },
#endif
    { 0 },
    &operand_data[35],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:885 */
  {
    "*subsi3_carryin_const",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbc\t%0, %1, #%B2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[38],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:896 */
  {
    "*subsi3_carryin_compare",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbcs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[41],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:910 */
  {
    "*subsi3_carryin_compare_const",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbcs\t%0, %1, #%B2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[44],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:924 */
  {
    "*subsi3_carryin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[27],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:941 */
  {
    "*rsbsi3_carryin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[27],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1006 */
  {
    "*arm_subdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[47],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:1032 */
  {
    "*subdi_di_zesidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1058 */
  {
    "*subdi_di_sesidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1085 */
  {
    "*subdi_zesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1112 */
  {
    "*subdi_sesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1142 */
  {
    "*subdi_zesidi_zesidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[50],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1194 */
  {
    "*arm_subsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_33 },
#else
    { 0, output_33, 0 },
#endif
    { 0 },
    &operand_data[53],
    3,
    3,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/arm.md:1237 */
  {
    "subsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_34 },
#else
    { 0, output_34, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3_compare0 },
    &operand_data[56],
    3,
    3,
    2,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1254 */
  {
    "subsi3_compare",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_35 },
#else
    { 0, output_35, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3_compare },
    &operand_data[56],
    3,
    3,
    2,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1311 */
  {
    "*arm_mulsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[59],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1321 */
  {
    "*arm_mulsi3_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[62],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:1334 */
  {
    "*mulsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[59],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1348 */
  {
    "*mulsi3_compare0_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[41],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1362 */
  {
    "*mulsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[65],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1375 */
  {
    "*mulsi_compare0_scratch_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[68],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1390 */
  {
    "*mulsi3addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[71],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:1402 */
  {
    "*mulsi3addsi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[75],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1415 */
  {
    "*mulsi3addsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mlas%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[71],
    4,
    4,
    3,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:1432 */
  {
    "*mulsi3addsi_compare0_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mlas%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[75],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1449 */
  {
    "*mulsi3addsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mlas%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[79],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:1464 */
  {
    "*mulsi3addsi_compare0_scratch_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mlas%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[83],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1479 */
  {
    "*mulsi3subsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mls%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[75],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1502 */
  {
    "*mulsidi3adddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[87],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1515 */
  {
    "*mulsidi3adddi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[91],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1544 */
  {
    "*mulsidi3_nov6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[95],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1555 */
  {
    "*mulsidi3_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[50],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1576 */
  {
    "*umulsidi3_nov6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[95],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1587 */
  {
    "*umulsidi3_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[50],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1609 */
  {
    "*umulsidi3adddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[87],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1622 */
  {
    "*umulsidi3adddi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[91],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1650 */
  {
    "*smulsi3_highpart_nov6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[98],
    3,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1665 */
  {
    "*smulsi3_highpart_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[102],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1695 */
  {
    "*umulsi3_highpart_nov6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[98],
    3,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1710 */
  {
    "*umulsi3_highpart_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[102],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1726 */
  {
    "mulhisi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulhisi3 },
    &operand_data[106],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1738 */
  {
    "*mulhisi3tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[109],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1752 */
  {
    "*mulhisi3bt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[112],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1766 */
  {
    "*mulhisi3tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[41],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1781 */
  {
    "maddhisi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlabb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maddhisi4 },
    &operand_data[115],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1796 */
  {
    "*maddhisi4tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[119],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1811 */
  {
    "*maddhisi4tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatt%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[75],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1827 */
  {
    "maddhidi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlalbb%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maddhidi4 },
    &operand_data[123],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1842 */
  {
    "*maddhidi4tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlaltb%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[127],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1858 */
  {
    "*maddhidi4tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlaltt%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[131],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2002 */
  {
    "*anddi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_71 },
#else
    { 0, 0, output_71 },
#endif
    { 0 },
    &operand_data[135],
    3,
    3,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/arm.md:2048 */
  {
    "*anddi_zesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2070 */
  {
    "*anddi_sesdi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2166 */
  {
    "*arm_andsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_74 },
#else
    { 0, output_74, 0 },
#endif
    { 0 },
    &operand_data[138],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:2193 */
  {
    "*andsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_75 },
#else
    { 0, output_75, 0 },
#endif
    { 0 },
    &operand_data[141],
    3,
    3,
    2,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:2210 */
  {
    "*andsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_76 },
#else
    { 0, output_76, 0 },
#endif
    { 0 },
    &operand_data[142],
    2,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:2226 */
  {
    "*zeroextractsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_77 },
#else
    { 0, 0, output_77 },
#endif
    { 0 },
    &operand_data[145],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:2250 */
  {
    "*ne_zeroextractsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[148],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2288 */
  {
    "*ne_zeroextractsi_shifted",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[148],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2314 */
  {
    "*ite_ne_zeroextractsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[148],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2353 */
  {
    "*ite_ne_zeroextractsi_shifted",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[153],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2637 */
  {
    "insv_zero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfc%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insv_zero },
    &operand_data[157],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2650 */
  {
    "insv_t2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfi%?\t%0, %3, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insv_t2 },
    &operand_data[157],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2664 */
  {
    "*anddi_notdi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[161],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2689 */
  {
    "*anddi_notzesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_85 },
#else
    { 0, output_85, 0 },
#endif
    { 0 },
    &operand_data[164],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:2718 */
  {
    "*anddi_notdi_zesidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[167],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2740 */
  {
    "*anddi_notsesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2765 */
  {
    "andsi_notsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi_notsi_si },
    &operand_data[41],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2776 */
  {
    "andsi_not_shiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi_not_shiftsi_si },
    &operand_data[170],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2794 */
  {
    "andsi_not_shiftsi_si_scc_no_reuse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics%?\t%4, %3, %1%S0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi_not_shiftsi_si_scc_no_reuse },
    &operand_data[174],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2816 */
  {
    "andsi_not_shiftsi_si_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics%?\t%4, %3, %1%S0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi_not_shiftsi_si_scc },
    &operand_data[179],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2840 */
  {
    "*andsi_notsi_si_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[41],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2854 */
  {
    "*andsi_notsi_si_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[68],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2875 */
  {
    "*iordi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_94 },
#else
    { 0, 0, output_94 },
#endif
    { 0 },
    &operand_data[184],
    3,
    3,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/arm.md:2919 */
  {
    "*iordi_zesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_95 },
#else
    { 0, output_95, 0 },
#endif
    { 0 },
    &operand_data[164],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:2934 */
  {
    "*iordi_sesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2982 */
  {
    "*iorsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_97 },
#else
    { 0, output_97, 0 },
#endif
    { 0 },
    &operand_data[138],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:3023 */
  {
    "*iorsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orrs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[187],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3036 */
  {
    "*iorsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orrs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[190],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3056 */
  {
    "*xordi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_100 },
#else
    { 0, 0, output_100 },
#endif
    { 0 },
    &operand_data[193],
    3,
    3,
    0,
    6,
    3
  },
  /* ../../gcc/config/arm/arm.md:3096 */
  {
    "*xordi_zesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_101 },
#else
    { 0, output_101, 0 },
#endif
    { 0 },
    &operand_data[164],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:3111 */
  {
    "*xordi_sesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3157 */
  {
    "*arm_xorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_103 },
#else
    { 0, output_103, 0 },
#endif
    { 0 },
    &operand_data[196],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:3182 */
  {
    "*xorsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eors%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[199],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3195 */
  {
    "*xorsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "teq%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[200],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3223 */
  {
    "*andsi_iorsi3_notsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[202],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:3382 */
  {
    "*smax_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[27],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3393 */
  {
    "*smax_m1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[27],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3404 */
  {
    "*arm_smax_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[206],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3444 */
  {
    "*smin_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[27],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3455 */
  {
    "*arm_smin_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[206],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3487 */
  {
    "*arm_umaxsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[209],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:3520 */
  {
    "*arm_uminsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[209],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:3543 */
  {
    "*store_minmaxsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_114 },
#else
    { 0, 0, output_114 },
#endif
    { 0 },
    &operand_data[212],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3570 */
  {
    "*minmax_arithsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_115 },
#else
    { 0, 0, output_115 },
#endif
    { 0 },
    &operand_data[216],
    6,
    6,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:3615 */
  {
    "*minmax_arithsi_non_canon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[222],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3667 */
  {
    "*satsi_smin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_117 },
#else
    { 0, 0, output_117 },
#endif
    { 0 },
    &operand_data[227],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3667 */
  {
    "*satsi_smax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_118 },
#else
    { 0, 0, output_118 },
#endif
    { 0 },
    &operand_data[227],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3692 */
  {
    "*satsi_smin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_119 },
#else
    { 0, 0, output_119 },
#endif
    { 0 },
    &operand_data[231],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3692 */
  {
    "*satsi_smax_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_120 },
#else
    { 0, 0, output_120 },
#endif
    { 0 },
    &operand_data[231],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3774 */
  {
    "arm_ashldi3_1bit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs\t%Q0, %Q1, asl #1\n\tadc\t%R0, %R1, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ashldi3_1bit },
    &operand_data[237],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3848 */
  {
    "arm_ashrdi3_1bit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs\t%R0, %R1, asr #1\n\tmov\t%Q0, %Q1, rrx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ashrdi3_1bit },
    &operand_data[237],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3919 */
  {
    "arm_lshrdi3_1bit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs\t%R0, %R1, lsr #1\n\tmov\t%Q0, %Q1, rrx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_lshrdi3_1bit },
    &operand_data[237],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3983 */
  {
    "*arm_shiftsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_124 },
#else
    { 0, 0, output_124 },
#endif
    { 0 },
    &operand_data[239],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/arm.md:3998 */
  {
    "*shiftsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_125 },
#else
    { 0, 0, output_125 },
#endif
    { 0 },
    &operand_data[243],
    4,
    4,
    3,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:4013 */
  {
    "*shiftsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_126 },
#else
    { 0, 0, output_126 },
#endif
    { 0 },
    &operand_data[247],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:4027 */
  {
    "*not_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[251],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4040 */
  {
    "*not_shiftsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvns%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[251],
    4,
    4,
    3,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4056 */
  {
    "*not_shiftsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvns%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[255],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4237 */
  {
    "unaligned_loadsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%0, %1\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_loadsi },
    &operand_data[259],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4249 */
  {
    "unaligned_loadhis",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrsh%?\t%0, %1\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_loadhis },
    &operand_data[261],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4262 */
  {
    "unaligned_loadhiu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrh%?\t%0, %1\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_loadhiu },
    &operand_data[263],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4275 */
  {
    "unaligned_storesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "str%?\t%1, %0\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_storesi },
    &operand_data[265],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4287 */
  {
    "unaligned_storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strh%?\t%1, %0\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_storehi },
    &operand_data[267],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4300 */
  {
    "*extv_reg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[269],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4313 */
  {
    "extzv_t2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ubfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extzv_t2 },
    &operand_data[269],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4328 */
  {
    "divsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sdiv%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divsi3 },
    &operand_data[41],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4339 */
  {
    "udivsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "udiv%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivsi3 },
    &operand_data[41],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4370 */
  {
    "*arm_negdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[237],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4400 */
  {
    "*arm_negsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[273],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4425 */
  {
    "*zextendsidi_negsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[50],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4444 */
  {
    "*negdi_extendsidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[275],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4515 */
  {
    "*negdi_zero_extendsidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[277],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4556 */
  {
    "*arm_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[279],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4620 */
  {
    "*arm_neg_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[279],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4697 */
  {
    "one_cmpldi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_146 },
#else
    { 0, output_146, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmpldi2 },
    &operand_data[281],
    2,
    2,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:4730 */
  {
    "*arm_one_cmplsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[273],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4742 */
  {
    "*notsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvns%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[27],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4754 */
  {
    "*notsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvns%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[68],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4875 */
  {
    "zero_extendqidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqidi2 },
    &operand_data[283],
    2,
    2,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:4875 */
  {
    "zero_extendhidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendhidi2 },
    &operand_data[285],
    2,
    2,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:4875 */
  {
    "zero_extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendsidi2 },
    &operand_data[287],
    2,
    2,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:4888 */
  {
    "extendqidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendqidi2 },
    &operand_data[289],
    2,
    2,
    0,
    5,
    1
  },
  /* ../../gcc/config/arm/arm.md:4888 */
  {
    "extendhidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhidi2 },
    &operand_data[291],
    2,
    2,
    0,
    5,
    1
  },
  /* ../../gcc/config/arm/arm.md:4888 */
  {
    "extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsidi2 },
    &operand_data[293],
    2,
    2,
    0,
    5,
    1
  },
  /* ../../gcc/config/arm/arm.md:4985 */
  {
    "*arm_zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_156 },
#else
    { 0, output_156, 0 },
#endif
    { 0 },
    &operand_data[295],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:4996 */
  {
    "*arm_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_157 },
#else
    { 0, output_157, 0 },
#endif
    { 0 },
    &operand_data[297],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5007 */
  {
    "*arm_zero_extendhisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtah%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[112],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5055 */
  {
    "*arm_zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_159 },
#else
    { 0, output_159, 0 },
#endif
    { 0 },
    &operand_data[299],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5067 */
  {
    "*arm_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_160 },
#else
    { 0, output_160, 0 },
#endif
    { 0 },
    &operand_data[301],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5078 */
  {
    "*arm_zero_extendqisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[303],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5130 */
  {
    "*compareqi_eq0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tst%?\t%0, #255",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[304],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5227 */
  {
    "*arm_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_163 },
#else
    { 0, output_163, 0 },
#endif
    { 0 },
    &operand_data[297],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5240 */
  {
    "*arm_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_164 },
#else
    { 0, output_164, 0 },
#endif
    { 0 },
    &operand_data[297],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5252 */
  {
    "*arm_extendhisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtah%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[112],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5285 */
  {
    "*arm_extendqihi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[306],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5322 */
  {
    "*arm_extendqisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_167 },
#else
    { 0, output_167, 0 },
#endif
    { 0 },
    &operand_data[308],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5334 */
  {
    "*arm_extendqisi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_168 },
#else
    { 0, output_168, 0 },
#endif
    { 0 },
    &operand_data[308],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5346 */
  {
    "*arm_extendqisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[303],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5489 */
  {
    "*arm_movdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_170 },
#else
    { 0, 0, output_170 },
#endif
    { 0 },
    &operand_data[310],
    2,
    2,
    0,
    5,
    3
  },
  /* ../../gcc/config/arm/arm.md:5701 */
  {
    "*arm_movt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movt%?\t%0, #:upper16:%c2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[312],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5713 */
  {
    "*arm_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_172 },
#else
    { 0, output_172, 0 },
#endif
    { 0 },
    &operand_data[315],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../gcc/config/arm/arm.md:5844 */
  {
    "pic_load_addr_unified",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pic_load_addr_unified },
    &operand_data[317],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:5867 */
  {
    "pic_load_addr_32bit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pic_load_addr_32bit },
    &operand_data[320],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5883 */
  {
    "pic_load_addr_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pic_load_addr_thumb1 },
    &operand_data[322],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5892 */
  {
    "pic_add_dot_plus_four",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_176 },
#else
    { 0, 0, output_176 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pic_add_dot_plus_four },
    &operand_data[324],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:5908 */
  {
    "pic_add_dot_plus_eight",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_177 },
#else
    { 0, 0, output_177 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pic_add_dot_plus_eight },
    &operand_data[327],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:5924 */
  {
    "tls_load_dot_plus_eight",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_178 },
#else
    { 0, 0, output_178 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tls_load_dot_plus_eight },
    &operand_data[327],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:5987 */
  {
    "*movsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_179 },
#else
    { 0, output_179, 0 },
#endif
    { 0 },
    &operand_data[330],
    2,
    2,
    1,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:6361 */
  {
    "*movhi_insn_arch4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_180 },
#else
    { 0, output_180, 0 },
#endif
    { 0 },
    &operand_data[332],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:6388 */
  {
    "*movhi_bytes",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_181 },
#else
    { 0, output_181, 0 },
#endif
    { 0 },
    &operand_data[334],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:6503 */
  {
    "*arm_movqi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_182 },
#else
    { 0, output_182, 0 },
#endif
    { 0 },
    &operand_data[336],
    2,
    2,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/arm.md:6548 */
  {
    "*arm32_movhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_183 },
#else
    { 0, 0, output_183 },
#endif
    { 0 },
    &operand_data[338],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/arm.md:6630 */
  {
    "*arm_movsf_soft_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_184 },
#else
    { 0, output_184, 0 },
#endif
    { 0 },
    &operand_data[340],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:6714 */
  {
    "*movdf_soft_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_185 },
#else
    { 0, 0, output_185 },
#endif
    { 0 },
    &operand_data[342],
    2,
    2,
    0,
    5,
    3
  },
  /* ../../gcc/config/arm/arm.md:6934 */
  {
    "*arm_cmpsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_186 },
#else
    { 0, output_186, 0 },
#endif
    { 0 },
    &operand_data[344],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:6953 */
  {
    "*cmpsi_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[346],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:6966 */
  {
    "*cmpsi_shiftsi_swp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[346],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:6979 */
  {
    "*arm_cmpsi_negshiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%0, %2%S1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[28],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6999 */
  {
    "*arm_cmpdi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[350],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:7037 */
  {
    "*arm_cmpdi_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[353],
    2,
    2,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:7066 */
  {
    "*arm_cmpdi_zero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orrs%?\t%1, %Q0, %R0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[355],
    1,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:7083 */
  {
    "*deleted_compare",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "\t%@ deleted compare",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[357],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:7111 */
  {
    "arm_cond_branch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_194 },
#else
    { 0, 0, output_194 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cond_branch },
    &operand_data[358],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7137 */
  {
    "*arm_cond_branch_reversed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_195 },
#else
    { 0, 0, output_195 },
#endif
    { 0 },
    &operand_data[358],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7177 */
  {
    "*mov_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[361],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:7194 */
  {
    "*mov_negscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[361],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:7213 */
  {
    "*mov_notscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[364],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:7474 */
  {
    "*cmovsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_199 },
#else
    { 0, 0, output_199 },
#endif
    { 0 },
    &operand_data[367],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:7474 */
  {
    "*cmovdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_200 },
#else
    { 0, 0, output_200 },
#endif
    { 0 },
    &operand_data[372],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:7507 */
  {
    "*movsicc_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_201 },
#else
    { 0, output_201, 0 },
#endif
    { 0 },
    &operand_data[377],
    5,
    5,
    0,
    8,
    2
  },
  /* ../../gcc/config/arm/arm.md:7572 */
  {
    "*movsfcc_soft_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_202 },
#else
    { 0, output_202, 0 },
#endif
    { 0 },
    &operand_data[382],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:7596 */
  {
    "*arm_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_203 },
#else
    { 0, 0, output_203 },
#endif
    { 0 },
    &operand_data[326],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7656 */
  {
    "*call_reg_armv5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx%?\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[387],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:7666 */
  {
    "*call_reg_arm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_205 },
#else
    { 0, 0, output_205 },
#endif
    { 0 },
    &operand_data[387],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:7719 */
  {
    "*call_value_reg_armv5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx%?\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[389],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:7730 */
  {
    "*call_value_reg_arm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_207 },
#else
    { 0, 0, output_207 },
#endif
    { 0 },
    &operand_data[389],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:7747 */
  {
    "*call_symbol",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_208 },
#else
    { 0, 0, output_208 },
#endif
    { 0 },
    &operand_data[393],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7770 */
  {
    "*call_value_symbol",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_209 },
#else
    { 0, 0, output_209 },
#endif
    { 0 },
    &operand_data[395],
    4,
    4,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7860 */
  {
    "*sibcall_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_210 },
#else
    { 0, 0, output_210 },
#endif
    { 0 },
    &operand_data[399],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:7880 */
  {
    "*sibcall_value_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_211 },
#else
    { 0, 0, output_211 },
#endif
    { 0 },
    &operand_data[398],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:7919 */
  {
    "*arm_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_212 },
#else
    { 0, 0, output_212 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7936 */
  {
    "*cond_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_213 },
#else
    { 0, 0, output_213 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7936 */
  {
    "*cond_simple_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_214 },
#else
    { 0, 0, output_214 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7958 */
  {
    "*cond_return_inverted",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_215 },
#else
    { 0, 0, output_215 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7958 */
  {
    "*cond_simple_return_inverted",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_216 },
#else
    { 0, 0, output_216 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7980 */
  {
    "*arm_simple_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_217 },
#else
    { 0, 0, output_217 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8014 */
  {
    "*check_arch2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "teq\t%|r0, %|r0\n\tteq\t%|pc, %|pc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[402],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:8147 */
  {
    "blockage",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_blockage },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:8155 */
  {
    "probe_stack",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "str%?\tr0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack },
    &operand_data[403],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8164 */
  {
    "probe_stack_range",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_221 },
#else
    { 0, 0, output_221 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack_range },
    &operand_data[404],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:8217 */
  {
    "arm_casesi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_222 },
#else
    { 0, 0, output_222 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_casesi_internal },
    &operand_data[407],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:8256 */
  {
    "*arm_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%?\t%|pc, %0\t%@ indirect register jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[28],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8265 */
  {
    "*load_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%|pc, %0\t%@ indirect memory jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[411],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8279 */
  {
    "nop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "nop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nop },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:8290 */
  {
    "trap",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_226 },
#else
    { 0, 0, output_226 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_trap },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8310 */
  {
    "*add_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[412],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8310 */
  {
    "*rsb_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[416],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8310 */
  {
    "*orr_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[416],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8310 */
  {
    "*eor_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[416],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8310 */
  {
    "*and_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[416],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8324 */
  {
    "*add_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[420],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8324 */
  {
    "*rsb_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[425],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8324 */
  {
    "*orr_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[425],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8324 */
  {
    "*eor_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[425],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8324 */
  {
    "*and_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[425],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8357 */
  {
    "*arith_shiftsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%i1s%?\t%0, %2, %4%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[430],
    6,
    6,
    5,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8376 */
  {
    "*arith_shiftsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%i1s%?\t%0, %2, %4%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[436],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8393 */
  {
    "*sub_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[442],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8406 */
  {
    "*sub_shiftsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[447],
    5,
    5,
    4,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8424 */
  {
    "*sub_shiftsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[452],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8441 */
  {
    "*and_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8470 */
  {
    "*ior_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_243 },
#else
    { 0, output_243, 0 },
#endif
    { 0 },
    &operand_data[461],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:8577 */
  {
    "*compare_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[465],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8697 */
  {
    "*cond_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_245 },
#else
    { 0, 0, output_245 },
#endif
    { 0 },
    &operand_data[469],
    6,
    6,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/arm.md:8733 */
  {
    "*cond_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_246 },
#else
    { 0, 0, output_246 },
#endif
    { 0 },
    &operand_data[475],
    6,
    6,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:8760 */
  {
    "*cond_sub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_247 },
#else
    { 0, 0, output_247 },
#endif
    { 0 },
    &operand_data[475],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:8779 */
  {
    "*cmp_ite0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_248 },
#else
    { 0, 0, output_248 },
#endif
    { 0 },
    &operand_data[481],
    7,
    7,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/arm.md:8861 */
  {
    "*cmp_ite1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_249 },
#else
    { 0, 0, output_249 },
#endif
    { 0 },
    &operand_data[481],
    7,
    7,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/arm.md:8944 */
  {
    "*cmp_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_250 },
#else
    { 0, 0, output_250 },
#endif
    { 0 },
    &operand_data[481],
    7,
    7,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/arm.md:9026 */
  {
    "*cmp_ior",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_251 },
#else
    { 0, 0, output_251 },
#endif
    { 0 },
    &operand_data[481],
    7,
    7,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/arm.md:9108 */
  {
    "*ior_scc_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[488],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9140 */
  {
    "*ior_scc_scc_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[495],
    8,
    8,
    6,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9168 */
  {
    "*and_scc_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[488],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9202 */
  {
    "*and_scc_scc_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[495],
    8,
    8,
    6,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9234 */
  {
    "*and_scc_scc_nodom",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[503],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9305 */
  {
    "*negscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[510],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9375 */
  {
    "movcond_addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movcond_addsi },
    &operand_data[514],
    6,
    6,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9416 */
  {
    "movcond",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_259 },
#else
    { 0, 0, output_259 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movcond },
    &operand_data[520],
    6,
    6,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/arm.md:9482 */
  {
    "*ifcompare_plus_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[526],
    7,
    7,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9499 */
  {
    "*if_plus_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_261 },
#else
    { 0, output_261, 0 },
#endif
    { 0 },
    &operand_data[533],
    6,
    6,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:9525 */
  {
    "*ifcompare_move_plus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[526],
    7,
    7,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9542 */
  {
    "*if_move_plus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_263 },
#else
    { 0, output_263, 0 },
#endif
    { 0 },
    &operand_data[533],
    6,
    6,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:9568 */
  {
    "*ifcompare_arith_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[539],
    10,
    10,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9587 */
  {
    "*if_arith_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%I6%d5\t%0, %1, %2\n\t%I7%D5\t%0, %3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[549],
    9,
    9,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9604 */
  {
    "*ifcompare_arith_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_266 },
#else
    { 0, 0, output_266 },
#endif
    { 0 },
    &operand_data[558],
    8,
    8,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:9646 */
  {
    "*if_arith_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_267 },
#else
    { 0, output_267, 0 },
#endif
    { 0 },
    &operand_data[566],
    7,
    7,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:9667 */
  {
    "*ifcompare_move_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_268 },
#else
    { 0, 0, output_268 },
#endif
    { 0 },
    &operand_data[573],
    8,
    8,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:9710 */
  {
    "*if_move_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_269 },
#else
    { 0, output_269, 0 },
#endif
    { 0 },
    &operand_data[566],
    7,
    7,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:9732 */
  {
    "*ifcompare_move_not",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[581],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9749 */
  {
    "*if_move_not",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_271 },
#else
    { 0, output_271, 0 },
#endif
    { 0 },
    &operand_data[587],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:9767 */
  {
    "*ifcompare_not_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[581],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9784 */
  {
    "*if_not_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_273 },
#else
    { 0, output_273, 0 },
#endif
    { 0 },
    &operand_data[587],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:9801 */
  {
    "*ifcompare_shift_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[592],
    8,
    8,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9819 */
  {
    "*if_shift_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_275 },
#else
    { 0, output_275, 0 },
#endif
    { 0 },
    &operand_data[600],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:9844 */
  {
    "*ifcompare_move_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[592],
    8,
    8,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9862 */
  {
    "*if_move_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_277 },
#else
    { 0, output_277, 0 },
#endif
    { 0 },
    &operand_data[600],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:9887 */
  {
    "*ifcompare_shift_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[607],
    10,
    10,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9907 */
  {
    "*if_shift_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%d5\t%0, %1%S6\n\tmov%D5\t%0, %3%S7",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[617],
    9,
    9,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9930 */
  {
    "*ifcompare_not_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[626],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9948 */
  {
    "*if_not_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%d5\t%0, %1\n\t%I6%D5\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[634],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9964 */
  {
    "*ifcompare_arith_not",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[626],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9982 */
  {
    "*if_arith_not",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%D5\t%0, %1\n\t%I6%d5\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[634],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9998 */
  {
    "*ifcompare_neg_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[581],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10014 */
  {
    "*if_neg_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[641],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10034 */
  {
    "*ifcompare_move_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[581],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10050 */
  {
    "*if_move_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[641],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10080 */
  {
    "*arith_adjacentmem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_288 },
#else
    { 0, 0, output_288 },
#endif
    { 0 },
    &operand_data[646],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10428 */
  {
    "*cond_move_not",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_289 },
#else
    { 0, output_289, 0 },
#endif
    { 0 },
    &operand_data[651],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:10447 */
  {
    "*sign_extract_onebit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_290 },
#else
    { 0, 0, output_290 },
#endif
    { 0 },
    &operand_data[148],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10464 */
  {
    "*not_signextract_onebit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_291 },
#else
    { 0, 0, output_291 },
#endif
    { 0 },
    &operand_data[148],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10489 */
  {
    "*push_multi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_292 },
#else
    { 0, 0, output_292 },
#endif
    { 0 },
    &operand_data[656],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:10533 */
  {
    "stack_tie",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_tie },
    &operand_data[659],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10546 */
  {
    "*load_multiple_with_writeback",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_294 },
#else
    { 0, 0, output_294 },
#endif
    { 0 },
    &operand_data[661],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10574 */
  {
    "*pop_multiple_with_writeback_and_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_295 },
#else
    { 0, 0, output_295 },
#endif
    { 0 },
    &operand_data[665],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10597 */
  {
    "*pop_multiple_with_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_296 },
#else
    { 0, 0, output_296 },
#endif
    { 0 },
    &operand_data[669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10618 */
  {
    "*ldr_with_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%|pc, [%0], #4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[662],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10628 */
  {
    "*vfp_pop_multiple_with_writeback",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_298 },
#else
    { 0, 0, output_298 },
#endif
    { 0 },
    &operand_data[672],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10664 */
  {
    "align_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_299 },
#else
    { 0, 0, output_299 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_align_4 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:10674 */
  {
    "align_8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_300 },
#else
    { 0, 0, output_300 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_align_8 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:10684 */
  {
    "consttable_end",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_301 },
#else
    { 0, 0, output_301 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_end },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:10694 */
  {
    "consttable_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_302 },
#else
    { 0, 0, output_302 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_1 },
    &operand_data[326],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:10707 */
  {
    "consttable_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_303 },
#else
    { 0, 0, output_303 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_2 },
    &operand_data[326],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:10730 */
  {
    "consttable_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_304 },
#else
    { 0, 0, output_304 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_4 },
    &operand_data[326],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:10761 */
  {
    "consttable_8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_305 },
#else
    { 0, 0, output_305 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_8 },
    &operand_data[326],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:10783 */
  {
    "consttable_16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_306 },
#else
    { 0, 0, output_306 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_16 },
    &operand_data[326],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:10807 */
  {
    "clzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clz%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzsi2 },
    &operand_data[27],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10816 */
  {
    "rbitsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rbit%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rbitsi2 },
    &operand_data[27],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10841 */
  {
    "prefetch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pld\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prefetch },
    &operand_data[676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10862 */
  {
    "force_register_use",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%@ %0 needed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_force_register_use },
    &operand_data[679],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:10887 */
  {
    "arm_eh_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_eh_return },
    &operand_data[680],
    1,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10905 */
  {
    "load_tp_hard",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mrc%?\tp15, 0, %0, c13, c0, 3\t@ load_tp_hard",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_load_tp_hard },
    &operand_data[324],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10915 */
  {
    "load_tp_soft",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t__aeabi_read_tp\t@ load_tp_soft",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_load_tp_soft },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:10927 */
  {
    "tlscall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_314 },
#else
    { 0, 0, output_314 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tlscall },
    &operand_data[682],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10960 */
  {
    "*arm_movtas_ze",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movt%?\t%0, %L1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[684],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10973 */
  {
    "*arm_rev",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_316 },
#else
    { 0, output_316, 0 },
#endif
    { 0 },
    &operand_data[686],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:11145 */
  {
    "*arm_revsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_317 },
#else
    { 0, output_317, 0 },
#endif
    { 0 },
    &operand_data[688],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:11158 */
  {
    "*arm_rev16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_318 },
#else
    { 0, output_318, 0 },
#endif
    { 0 },
    &operand_data[690],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:11175 */
  {
    "arm_rev16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rev16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_rev16si2 },
    &operand_data[692],
    4,
    4,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:11192 */
  {
    "arm_rev16si2_alt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rev16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_rev16si2_alt },
    &operand_data[692],
    4,
    4,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:11218 */
  {
    "*thumb2_ldrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %3, [%1, %2]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[696],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11236 */
  {
    "*thumb2_ldrd_base",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %2, [%1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[701],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11251 */
  {
    "*thumb2_ldrd_base_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %2, [%1, #-4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[701],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11266 */
  {
    "*thumb2_strd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%2, %4, [%0, %1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[704],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11284 */
  {
    "*thumb2_strd_base",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%1, %2, [%0]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[709],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11299 */
  {
    "*thumb2_strd_base_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%1, %2, [%0, #-4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[709],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11315 */
  {
    "crc32b",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32b\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crc32b },
    &operand_data[712],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11315 */
  {
    "crc32h",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32h\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crc32h },
    &operand_data[109],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11315 */
  {
    "crc32w",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32w\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crc32w },
    &operand_data[41],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11315 */
  {
    "crc32cb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32cb\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crc32cb },
    &operand_data[712],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11315 */
  {
    "crc32ch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32ch\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crc32ch },
    &operand_data[109],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11315 */
  {
    "crc32cw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32cw\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crc32cw },
    &operand_data[41],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:24 */
  {
    "*ldm4_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[715],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:43 */
  {
    "*thumb_ldm4_ia",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[721],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:60 */
  {
    "*ldm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[727],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:81 */
  {
    "*thumb_ldm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[733],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:100 */
  {
    "*stm4_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[739],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:116 */
  {
    "*stm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[745],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:134 */
  {
    "*thumb_stm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[751],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:150 */
  {
    "*ldm4_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[715],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:169 */
  {
    "*ldm4_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[727],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:190 */
  {
    "*stm4_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[739],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:205 */
  {
    "*stm4_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[745],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:222 */
  {
    "*ldm4_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[715],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:240 */
  {
    "*ldm4_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[727],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:260 */
  {
    "*stm4_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[739],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:275 */
  {
    "*stm4_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[745],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:292 */
  {
    "*ldm4_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[715],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:312 */
  {
    "*ldm4_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[727],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:334 */
  {
    "*stm4_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[739],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:350 */
  {
    "*stm4_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[745],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:475 */
  {
    "*ldm3_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[757],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:491 */
  {
    "*thumb_ldm3_ia",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[762],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:505 */
  {
    "*ldm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[767],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:523 */
  {
    "*thumb_ldm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[772],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:539 */
  {
    "*stm3_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[777],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:553 */
  {
    "*stm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[782],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:569 */
  {
    "*thumb_stm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[787],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:583 */
  {
    "*ldm3_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[757],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:599 */
  {
    "*ldm3_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[767],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:617 */
  {
    "*stm3_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[777],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:630 */
  {
    "*stm3_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[782],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:645 */
  {
    "*ldm3_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[757],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:660 */
  {
    "*ldm3_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[767],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:677 */
  {
    "*stm3_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[777],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:690 */
  {
    "*stm3_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[782],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:705 */
  {
    "*ldm3_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[757],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:722 */
  {
    "*ldm3_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[767],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:741 */
  {
    "*stm3_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[777],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:755 */
  {
    "*stm3_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[782],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:864 */
  {
    "*ldm2_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[792],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:877 */
  {
    "*thumb_ldm2_ia",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[796],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:888 */
  {
    "*ldm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[800],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:903 */
  {
    "*thumb_ldm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[804],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:916 */
  {
    "*stm2_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[808],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:928 */
  {
    "*stm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[812],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:942 */
  {
    "*thumb_stm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[816],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:954 */
  {
    "*ldm2_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[792],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:967 */
  {
    "*ldm2_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[800],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:982 */
  {
    "*stm2_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[808],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:993 */
  {
    "*stm2_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[812],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1006 */
  {
    "*ldm2_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[792],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1018 */
  {
    "*ldm2_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[800],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1032 */
  {
    "*stm2_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[808],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1043 */
  {
    "*stm2_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[812],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1056 */
  {
    "*ldm2_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[792],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1070 */
  {
    "*ldm2_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[800],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1086 */
  {
    "*stm2_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[808],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1098 */
  {
    "*stm2_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[812],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11334 */
  {
    "*load_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_390 },
#else
    { 0, 0, output_390 },
#endif
    { 0 },
    &operand_data[820],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:30 */
  {
    "tbcstv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tbcstv8qi },
    &operand_data[823],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:39 */
  {
    "tbcstv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcsth%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tbcstv4hi },
    &operand_data[825],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:48 */
  {
    "tbcstv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tbcstv2si },
    &operand_data[827],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:57 */
  {
    "iwmmxt_iordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_394 },
#else
    { 0, output_394, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_iordi3 },
    &operand_data[829],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/iwmmxt.md:71 */
  {
    "iwmmxt_xordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_395 },
#else
    { 0, output_395, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_xordi3 },
    &operand_data[829],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/iwmmxt.md:85 */
  {
    "iwmmxt_anddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_396 },
#else
    { 0, output_396, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_anddi3 },
    &operand_data[829],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/iwmmxt.md:99 */
  {
    "iwmmxt_nanddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wandn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_nanddi3 },
    &operand_data[832],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:109 */
  {
    "*iwmmxt_arm_movdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_398 },
#else
    { 0, 0, output_398 },
#endif
    { 0 },
    &operand_data[835],
    2,
    2,
    0,
    15,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:164 */
  {
    "*iwmmxt_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_399 },
#else
    { 0, 0, output_399 },
#endif
    { 0 },
    &operand_data[837],
    2,
    2,
    0,
    15,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:210 */
  {
    "*cond_iwmmxt_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_400 },
#else
    { 0, 0, output_400 },
#endif
    { 0 },
    &operand_data[839],
    4,
    4,
    0,
    6,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:235 */
  {
    "movv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_401 },
#else
    { 0, 0, output_401 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2si_internal },
    &operand_data[843],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:235 */
  {
    "movv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_402 },
#else
    { 0, 0, output_402 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4hi_internal },
    &operand_data[845],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:235 */
  {
    "movv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_403 },
#else
    { 0, 0, output_403 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8qi_internal },
    &operand_data[847],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:313 */
  {
    "*andv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:313 */
  {
    "*andv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:313 */
  {
    "*andv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:323 */
  {
    "*iorv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:323 */
  {
    "*iorv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:323 */
  {
    "*iorv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:333 */
  {
    "*xorv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:333 */
  {
    "*xorv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:333 */
  {
    "*xorv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:346 */
  {
    "*addv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:346 */
  {
    "*addv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:346 */
  {
    "*addv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:356 */
  {
    "ssaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv8qi3 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:366 */
  {
    "ssaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv4hi3 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:376 */
  {
    "ssaddv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv2si3 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:386 */
  {
    "usaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv8qi3 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:396 */
  {
    "usaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv4hi3 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:406 */
  {
    "usaddv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv2si3 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:416 */
  {
    "*subv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:416 */
  {
    "*subv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:416 */
  {
    "*subv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:426 */
  {
    "sssubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv8qi3 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:436 */
  {
    "sssubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv4hi3 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:446 */
  {
    "sssubv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv2si3 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:456 */
  {
    "ussubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv8qi3 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:466 */
  {
    "ussubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv4hi3 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:476 */
  {
    "ussubv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv2si3 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:486 */
  {
    "*mulv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulul%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:496 */
  {
    "smulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulsm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv4hi3_highpart },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:509 */
  {
    "umulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulum%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv4hi3_highpart },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:522 */
  {
    "iwmmxt_wmacs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmacs },
    &operand_data[858],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:533 */
  {
    "iwmmxt_wmacsz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacsz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmacsz },
    &operand_data[862],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:543 */
  {
    "iwmmxt_wmacu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacu%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmacu },
    &operand_data[858],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:554 */
  {
    "iwmmxt_wmacuz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacuz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmacuz },
    &operand_data[862],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:566 */
  {
    "iwmmxt_clrdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_clrdi },
    &operand_data[832],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:577 */
  {
    "iwmmxt_clrv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_clrv8qi },
    &operand_data[865],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:589 */
  {
    "iwmmxt_clrv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_clrv4hi },
    &operand_data[866],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:599 */
  {
    "iwmmxt_clrv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_clrv2si },
    &operand_data[827],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:610 */
  {
    "iwmmxt_uavgrndv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2br%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_uavgrndv8qi3 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:632 */
  {
    "iwmmxt_uavgrndv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2hr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_uavgrndv4hi3 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:650 */
  {
    "iwmmxt_uavgv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2b%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_uavgv8qi3 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:663 */
  {
    "iwmmxt_uavgv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2h%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_uavgv4hi3 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:678 */
  {
    "iwmmxt_tinsrb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_446 },
#else
    { 0, 0, output_446 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tinsrb },
    &operand_data[867],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:695 */
  {
    "iwmmxt_tinsrh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_447 },
#else
    { 0, 0, output_447 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tinsrh },
    &operand_data[871],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:712 */
  {
    "iwmmxt_tinsrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_448 },
#else
    { 0, 0, output_448 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tinsrw },
    &operand_data[875],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:729 */
  {
    "iwmmxt_textrmub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrmub },
    &operand_data[879],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:740 */
  {
    "iwmmxt_textrmsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrmsb },
    &operand_data[879],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:751 */
  {
    "iwmmxt_textrmuh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrmuh },
    &operand_data[882],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:762 */
  {
    "iwmmxt_textrmsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrmsh },
    &operand_data[882],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:775 */
  {
    "iwmmxt_textrmw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrmw },
    &operand_data[885],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:785 */
  {
    "iwmmxt_wshufh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wshufh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wshufh },
    &operand_data[888],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:806 */
  {
    "eqv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eqv8qi3 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:817 */
  {
    "eqv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eqv4hi3 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:828 */
  {
    "eqv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eqv2si3 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:840 */
  {
    "gtuv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtuv8qi3 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:851 */
  {
    "gtuv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtuv4hi3 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:862 */
  {
    "gtuv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtuv2si3 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:873 */
  {
    "gtv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtv8qi3 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:884 */
  {
    "gtv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtv4hi3 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:895 */
  {
    "gtv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtv2si3 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:908 */
  {
    "*smaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:908 */
  {
    "*smaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:908 */
  {
    "*smaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:918 */
  {
    "*umaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:918 */
  {
    "*umaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:918 */
  {
    "*umaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:928 */
  {
    "*sminv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:928 */
  {
    "*sminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:928 */
  {
    "*sminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:938 */
  {
    "*uminv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:938 */
  {
    "*uminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:938 */
  {
    "*uminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:950 */
  {
    "iwmmxt_wpackhss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackhss },
    &operand_data[891],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:961 */
  {
    "iwmmxt_wpackwss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackwss },
    &operand_data[894],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:972 */
  {
    "iwmmxt_wpackdss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackdss },
    &operand_data[897],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:983 */
  {
    "iwmmxt_wpackhus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackhus },
    &operand_data[891],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:994 */
  {
    "iwmmxt_wpackwus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackwus },
    &operand_data[894],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1005 */
  {
    "iwmmxt_wpackdus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackdus },
    &operand_data[897],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1016 */
  {
    "iwmmxt_wunpckihb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckihb },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1044 */
  {
    "iwmmxt_wunpckihh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckihh },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1064 */
  {
    "iwmmxt_wunpckihw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckihw },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1080 */
  {
    "iwmmxt_wunpckilb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckilb },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1108 */
  {
    "iwmmxt_wunpckilh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckilh },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1128 */
  {
    "iwmmxt_wunpckilw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckilw },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1144 */
  {
    "iwmmxt_wunpckehub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehub%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehub },
    &operand_data[900],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1156 */
  {
    "iwmmxt_wunpckehuh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehuh },
    &operand_data[902],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1167 */
  {
    "iwmmxt_wunpckehuw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehuw },
    &operand_data[904],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1178 */
  {
    "iwmmxt_wunpckehsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehsb },
    &operand_data[900],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1190 */
  {
    "iwmmxt_wunpckehsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehsh },
    &operand_data[902],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1201 */
  {
    "iwmmxt_wunpckehsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehsw },
    &operand_data[904],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1212 */
  {
    "iwmmxt_wunpckelub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelub%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckelub },
    &operand_data[900],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1224 */
  {
    "iwmmxt_wunpckeluh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckeluh },
    &operand_data[902],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1235 */
  {
    "iwmmxt_wunpckeluw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckeluw },
    &operand_data[904],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1246 */
  {
    "iwmmxt_wunpckelsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckelsb },
    &operand_data[900],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1258 */
  {
    "iwmmxt_wunpckelsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckelsh },
    &operand_data[902],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1269 */
  {
    "iwmmxt_wunpckelsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckelsw },
    &operand_data[904],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1282 */
  {
    "rorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_500 },
#else
    { 0, 0, output_500 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rorv4hi3 },
    &operand_data[906],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1282 */
  {
    "rorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_501 },
#else
    { 0, 0, output_501 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rorv2si3 },
    &operand_data[909],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1282 */
  {
    "rordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_502 },
#else
    { 0, 0, output_502 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rordi3 },
    &operand_data[912],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1303 */
  {
    "ashrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_503 },
#else
    { 0, 0, output_503 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4hi3_iwmmxt },
    &operand_data[906],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1303 */
  {
    "ashrv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_504 },
#else
    { 0, 0, output_504 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv2si3_iwmmxt },
    &operand_data[909],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1303 */
  {
    "ashrdi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_505 },
#else
    { 0, 0, output_505 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrdi3_iwmmxt },
    &operand_data[912],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1324 */
  {
    "lshrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_506 },
#else
    { 0, 0, output_506 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4hi3_iwmmxt },
    &operand_data[906],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1324 */
  {
    "lshrv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_507 },
#else
    { 0, 0, output_507 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv2si3_iwmmxt },
    &operand_data[909],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1324 */
  {
    "lshrdi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_508 },
#else
    { 0, 0, output_508 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrdi3_iwmmxt },
    &operand_data[912],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1345 */
  {
    "ashlv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_509 },
#else
    { 0, 0, output_509 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4hi3_iwmmxt },
    &operand_data[906],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1345 */
  {
    "ashlv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_510 },
#else
    { 0, 0, output_510 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2si3_iwmmxt },
    &operand_data[909],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1345 */
  {
    "ashldi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_511 },
#else
    { 0, 0, output_511 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashldi3_iwmmxt },
    &operand_data[912],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1366 */
  {
    "rorv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_512 },
#else
    { 0, 0, output_512 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rorv4hi3_di },
    &operand_data[915],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1366 */
  {
    "rorv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_513 },
#else
    { 0, 0, output_513 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rorv2si3_di },
    &operand_data[918],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1366 */
  {
    "rordi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_514 },
#else
    { 0, 0, output_514 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rordi3_di },
    &operand_data[921],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1387 */
  {
    "ashrv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_515 },
#else
    { 0, 0, output_515 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4hi3_di },
    &operand_data[915],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1387 */
  {
    "ashrv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_516 },
#else
    { 0, 0, output_516 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv2si3_di },
    &operand_data[918],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1387 */
  {
    "ashrdi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_517 },
#else
    { 0, 0, output_517 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrdi3_di },
    &operand_data[921],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1408 */
  {
    "lshrv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_518 },
#else
    { 0, 0, output_518 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4hi3_di },
    &operand_data[924],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1408 */
  {
    "lshrv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_519 },
#else
    { 0, 0, output_519 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv2si3_di },
    &operand_data[927],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1408 */
  {
    "lshrdi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_520 },
#else
    { 0, 0, output_520 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrdi3_di },
    &operand_data[930],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1429 */
  {
    "ashlv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_521 },
#else
    { 0, 0, output_521 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4hi3_di },
    &operand_data[915],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1429 */
  {
    "ashlv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_522 },
#else
    { 0, 0, output_522 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2si3_di },
    &operand_data[918],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1429 */
  {
    "ashldi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_523 },
#else
    { 0, 0, output_523 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashldi3_di },
    &operand_data[921],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1450 */
  {
    "iwmmxt_wmadds",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmadds%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmadds },
    &operand_data[933],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1469 */
  {
    "iwmmxt_wmaddu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddu%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmaddu },
    &operand_data[933],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1488 */
  {
    "iwmmxt_tmia",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmia%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmia },
    &operand_data[936],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1501 */
  {
    "iwmmxt_tmiaph",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiaph%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmiaph },
    &operand_data[936],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1519 */
  {
    "iwmmxt_tmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmiabb },
    &operand_data[936],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1532 */
  {
    "iwmmxt_tmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmiatb },
    &operand_data[936],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1549 */
  {
    "iwmmxt_tmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmiabt },
    &operand_data[936],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1566 */
  {
    "iwmmxt_tmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmiatt },
    &operand_data[936],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1585 */
  {
    "iwmmxt_tmovmskb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmovmskb },
    &operand_data[879],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1594 */
  {
    "iwmmxt_tmovmskh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmovmskh },
    &operand_data[882],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1603 */
  {
    "iwmmxt_tmovmskw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmovmskw },
    &operand_data[885],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1612 */
  {
    "iwmmxt_waccb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waccb },
    &operand_data[940],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1621 */
  {
    "iwmmxt_wacch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wacch%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wacch },
    &operand_data[862],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1630 */
  {
    "iwmmxt_waccw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waccw },
    &operand_data[904],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1640 */
  {
    "iwmmxt_waligni",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waligni%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waligni },
    &operand_data[942],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1656 */
  {
    "iwmmxt_walignr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr%U3%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_walignr },
    &operand_data[946],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1671 */
  {
    "iwmmxt_walignr0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr0%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_walignr0 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1686 */
  {
    "iwmmxt_walignr1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr1%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_walignr1 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1701 */
  {
    "iwmmxt_walignr2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr2%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_walignr2 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1716 */
  {
    "iwmmxt_walignr3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr3%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_walignr3 },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1731 */
  {
    "iwmmxt_wsadb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wsadb },
    &operand_data[950],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1743 */
  {
    "iwmmxt_wsadh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadh%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wsadh },
    &operand_data[954],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1755 */
  {
    "iwmmxt_wsadbz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadbz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wsadbz },
    &operand_data[958],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1765 */
  {
    "iwmmxt_wsadhz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadhz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wsadhz },
    &operand_data[933],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "iwmmxt_wabsv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsv2si3 },
    &operand_data[849],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "iwmmxt_wabsv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsv4hi3 },
    &operand_data[852],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "iwmmxt_wabsv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsv8qi3 },
    &operand_data[855],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:30 */
  {
    "iwmmxt_wabsdiffb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsdiffb },
    &operand_data[855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:43 */
  {
    "iwmmxt_wabsdiffh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsdiffh },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:56 */
  {
    "iwmmxt_wabsdiffw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsdiffw },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:69 */
  {
    "iwmmxt_waddsubhx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddsubhx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waddsubhx },
    &operand_data[852],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:87 */
  {
    "iwmmxt_wsubaddhx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubaddhx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wsubaddhx },
    &operand_data[852],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:105 */
  {
    "addcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addcv4hi3 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:105 */
  {
    "addcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addcv2si3 },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:117 */
  {
    "iwmmxt_avg4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg4%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_avg4 },
    &operand_data[855],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:149 */
  {
    "iwmmxt_avg4r",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg4r%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_avg4r },
    &operand_data[855],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:181 */
  {
    "iwmmxt_wmaddsx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddsx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmaddsx },
    &operand_data[933],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:200 */
  {
    "iwmmxt_wmaddux",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddux%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmaddux },
    &operand_data[933],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:219 */
  {
    "iwmmxt_wmaddsn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddsn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmaddsn },
    &operand_data[933],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:238 */
  {
    "iwmmxt_wmaddun",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddun%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmaddun },
    &operand_data[933],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:257 */
  {
    "iwmmxt_wmulwsm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwsm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulwsm },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:271 */
  {
    "iwmmxt_wmulwum",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwum%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulwum },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:285 */
  {
    "iwmmxt_wmulsmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulsmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulsmr },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:303 */
  {
    "iwmmxt_wmulumr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulumr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulumr },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:322 */
  {
    "iwmmxt_wmulwsmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwsmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulwsmr },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:339 */
  {
    "iwmmxt_wmulwumr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwumr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulwumr },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:356 */
  {
    "iwmmxt_wmulwl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwl%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulwl },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:367 */
  {
    "iwmmxt_wqmulm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmulm },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:377 */
  {
    "iwmmxt_wqmulwm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulwm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmulwm },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:387 */
  {
    "iwmmxt_wqmulmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmulmr },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:397 */
  {
    "iwmmxt_wqmulwmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulwmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmulwmr },
    &operand_data[849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:407 */
  {
    "iwmmxt_waddbhusm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbhusm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waddbhusm },
    &operand_data[961],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:423 */
  {
    "iwmmxt_waddbhusl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbhusl%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waddbhusl },
    &operand_data[961],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:439 */
  {
    "iwmmxt_wqmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiabb },
    &operand_data[954],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:452 */
  {
    "iwmmxt_wqmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiabt },
    &operand_data[954],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:465 */
  {
    "iwmmxt_wqmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiatb },
    &operand_data[954],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:478 */
  {
    "iwmmxt_wqmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiatt },
    &operand_data[954],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:491 */
  {
    "iwmmxt_wqmiabbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiabbn },
    &operand_data[954],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:504 */
  {
    "iwmmxt_wqmiabtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiabtn },
    &operand_data[954],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:517 */
  {
    "iwmmxt_wqmiatbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiatbn },
    &operand_data[954],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:530 */
  {
    "iwmmxt_wqmiattn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiattn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiattn },
    &operand_data[954],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:543 */
  {
    "iwmmxt_wmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiabb },
    &operand_data[858],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:567 */
  {
    "iwmmxt_wmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiabt },
    &operand_data[858],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:591 */
  {
    "iwmmxt_wmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiatb },
    &operand_data[858],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:615 */
  {
    "iwmmxt_wmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiatt },
    &operand_data[858],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:639 */
  {
    "iwmmxt_wmiabbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiabbn },
    &operand_data[858],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:663 */
  {
    "iwmmxt_wmiabtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiabtn },
    &operand_data[858],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:687 */
  {
    "iwmmxt_wmiatbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiatbn },
    &operand_data[858],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:711 */
  {
    "iwmmxt_wmiattn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiattn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiattn },
    &operand_data[858],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:735 */
  {
    "iwmmxt_wmiawbb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawbb },
    &operand_data[964],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:748 */
  {
    "iwmmxt_wmiawbt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawbt },
    &operand_data[964],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:761 */
  {
    "iwmmxt_wmiawtb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawtb },
    &operand_data[964],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:774 */
  {
    "iwmmxt_wmiawtt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawtt },
    &operand_data[964],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:787 */
  {
    "iwmmxt_wmiawbbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawbbn },
    &operand_data[964],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:800 */
  {
    "iwmmxt_wmiawbtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawbtn },
    &operand_data[964],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:813 */
  {
    "iwmmxt_wmiawtbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawtbn },
    &operand_data[964],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:826 */
  {
    "iwmmxt_wmiawttn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawttn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawttn },
    &operand_data[964],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:839 */
  {
    "iwmmxt_wmerge",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmerge%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmerge },
    &operand_data[968],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "iwmmxt_tandcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandcw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tandcv2si3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "iwmmxt_tandcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tandcv4hi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "iwmmxt_tandcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandcb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tandcv8qi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "iwmmxt_torcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torcw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torcv2si3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "iwmmxt_torcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torcv4hi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "iwmmxt_torcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torcb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torcv8qi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "iwmmxt_torvscv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvscw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torvscv2si3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "iwmmxt_torvscv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvsch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torvscv4hi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "iwmmxt_torvscv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvscb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torvscv8qi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "iwmmxt_textrcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrcw%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrcv2si3 },
    &operand_data[870],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "iwmmxt_textrcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrch%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrcv4hi3 },
    &operand_data[870],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "iwmmxt_textrcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrcb%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrcv8qi3 },
    &operand_data[870],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:24 */
  {
    "*arm_movsi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_614 },
#else
    { 0, 0, output_614 },
#endif
    { 0 },
    &operand_data[972],
    2,
    2,
    0,
    11,
    3
  },
  /* ../../gcc/config/arm/vfp.md:66 */
  {
    "*thumb2_movsi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_615 },
#else
    { 0, 0, output_615 },
#endif
    { 0 },
    &operand_data[974],
    2,
    2,
    0,
    14,
    3
  },
  /* ../../gcc/config/arm/vfp.md:112 */
  {
    "*movdi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_616 },
#else
    { 0, 0, output_616 },
#endif
    { 0 },
    &operand_data[976],
    2,
    2,
    0,
    12,
    3
  },
  /* ../../gcc/config/arm/vfp.md:163 */
  {
    "*movdi_vfp_cortexa8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_617 },
#else
    { 0, 0, output_617 },
#endif
    { 0 },
    &operand_data[978],
    2,
    2,
    0,
    12,
    3
  },
  /* ../../gcc/config/arm/vfp.md:214 */
  {
    "*movhf_vfp_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_618 },
#else
    { 0, 0, output_618 },
#endif
    { 0 },
    &operand_data[980],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:268 */
  {
    "*movhf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_619 },
#else
    { 0, 0, output_619 },
#endif
    { 0 },
    &operand_data[982],
    2,
    2,
    0,
    7,
    3
  },
  /* ../../gcc/config/arm/vfp.md:321 */
  {
    "*movsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_620 },
#else
    { 0, 0, output_620 },
#endif
    { 0 },
    &operand_data[984],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:357 */
  {
    "*thumb2_movsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_621 },
#else
    { 0, 0, output_621 },
#endif
    { 0 },
    &operand_data[984],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:396 */
  {
    "*movdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_622 },
#else
    { 0, 0, output_622 },
#endif
    { 0 },
    &operand_data[986],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:443 */
  {
    "*thumb2_movdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_623 },
#else
    { 0, 0, output_623 },
#endif
    { 0 },
    &operand_data[986],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:490 */
  {
    "*movsfcc_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_624 },
#else
    { 0, output_624, 0 },
#endif
    { 0 },
    &operand_data[988],
    5,
    5,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/vfp.md:513 */
  {
    "*thumb2_movsfcc_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_625 },
#else
    { 0, output_625, 0 },
#endif
    { 0 },
    &operand_data[988],
    5,
    5,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/vfp.md:536 */
  {
    "*movdfcc_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_626 },
#else
    { 0, output_626, 0 },
#endif
    { 0 },
    &operand_data[993],
    5,
    5,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/vfp.md:559 */
  {
    "*thumb2_movdfcc_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_627 },
#else
    { 0, output_627, 0 },
#endif
    { 0 },
    &operand_data[993],
    5,
    5,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/vfp.md:585 */
  {
    "*abssf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[998],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:595 */
  {
    "*absdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1000],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:605 */
  {
    "*negsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_630 },
#else
    { 0, output_630, 0 },
#endif
    { 0 },
    &operand_data[1002],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:617 */
  {
    "*negdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_631 },
#else
    { 0, output_631, 0 },
#endif
    { 0 },
    &operand_data[1004],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:667 */
  {
    "*addsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1006],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:678 */
  {
    "*adddf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1009],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:690 */
  {
    "*subsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1006],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:701 */
  {
    "*subdf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1009],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:718 */
  {
    "*divsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdiv%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1012],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:730 */
  {
    "*divdf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdiv%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1015],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:745 */
  {
    "*mulsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1006],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:756 */
  {
    "*muldf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1009],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:767 */
  {
    "*mulsf3negsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1006],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:778 */
  {
    "*negmulsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1006],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:789 */
  {
    "*muldf3negdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1009],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:801 */
  {
    "*negmuldf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1009],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:816 */
  {
    "*mulsf3addsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1018],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:828 */
  {
    "*muldf3adddf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1022],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:841 */
  {
    "*mulsf3subsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmls%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1018],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:853 */
  {
    "*muldf3subdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmls%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1022],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:866 */
  {
    "*mulsf3negsfaddsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1018],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:878 */
  {
    "*fmuldf3negdfadddf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1022],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:892 */
  {
    "*mulsf3negsfsubsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmla%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1018],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:905 */
  {
    "*muldf3negdfsubdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmla%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1022],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:920 */
  {
    "fmasf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmasf4 },
    &operand_data[1026],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:920 */
  {
    "fmadf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmadf4 },
    &operand_data[1030],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:932 */
  {
    "*fmsubsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1026],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:932 */
  {
    "*fmsubdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:945 */
  {
    "*fnmsubsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnms%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1026],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:945 */
  {
    "*fnmsubdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnms%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:957 */
  {
    "*fnmaddsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnma%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1026],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:957 */
  {
    "*fnmadddf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnma%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:973 */
  {
    "*extendsfdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.f32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1034],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:983 */
  {
    "*truncdfsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:993 */
  {
    "extendhfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhfsf2 },
    &operand_data[1038],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1003 */
  {
    "truncsfhf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f16.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncsfhf2 },
    &operand_data[1040],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1013 */
  {
    "*truncsisf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1042],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1023 */
  {
    "*truncsidf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1044],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1034 */
  {
    "fixuns_truncsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.u32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncsfsi2 },
    &operand_data[1042],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1044 */
  {
    "fixuns_truncdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.u32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncdfsi2 },
    &operand_data[1046],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1055 */
  {
    "*floatsisf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.s32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1048],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1065 */
  {
    "*floatsidf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.s32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1050],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1076 */
  {
    "floatunssisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.u32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunssisf2 },
    &operand_data[1048],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1086 */
  {
    "floatunssidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.u32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunssidf2 },
    &operand_data[1050],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1102 */
  {
    "*sqrtsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsqrt%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1012],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1113 */
  {
    "*sqrtdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsqrt%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1015],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1127 */
  {
    "*movcc_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmrs%?\tAPSR_nzcv, FPSCR",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1136 */
  {
    "*cmpsf_split_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1052],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1151 */
  {
    "*cmpsf_trap_split_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1052],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1166 */
  {
    "*cmpdf_split_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1054],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1181 */
  {
    "*cmpdf_trap_split_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1054],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1202 */
  {
    "*cmpsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_679 },
#else
    { 0, output_679, 0 },
#endif
    { 0 },
    &operand_data[1056],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1215 */
  {
    "*cmpsf_trap_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_680 },
#else
    { 0, output_680, 0 },
#endif
    { 0 },
    &operand_data[1056],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1228 */
  {
    "*cmpdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_681 },
#else
    { 0, output_681, 0 },
#endif
    { 0 },
    &operand_data[1058],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1241 */
  {
    "*cmpdf_trap_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_682 },
#else
    { 0, output_682, 0 },
#endif
    { 0 },
    &operand_data[1058],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1258 */
  {
    "*combine_vcvt_f32_u32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.u32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1060],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1258 */
  {
    "*combine_vcvt_f32_s32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.s32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1060],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1272 */
  {
    "*combine_vcvt_f64_u32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_685 },
#else
    { 0, output_685, 0 },
#endif
    { 0 },
    &operand_data[1063],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1272 */
  {
    "*combine_vcvt_f64_s32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_686 },
#else
    { 0, output_686, 0 },
#endif
    { 0 },
    &operand_data[1063],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1290 */
  {
    "*combine_vcvtf2i",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1066],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1303 */
  {
    "*push_multi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_688 },
#else
    { 0, 0, output_688 },
#endif
    { 0 },
    &operand_data[1069],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "btruncsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_btruncsf2 },
    &operand_data[1026],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "ceilsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ceilsf2 },
    &operand_data[1026],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "floorsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floorsf2 },
    &operand_data[1026],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "nearbyintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintr%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nearbyintsf2 },
    &operand_data[1026],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "rintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintsf2 },
    &operand_data[1026],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "roundsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundsf2 },
    &operand_data[1026],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "btruncdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_btruncdf2 },
    &operand_data[1030],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "ceildf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ceildf2 },
    &operand_data[1030],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "floordf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floordf2 },
    &operand_data[1030],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "nearbyintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintr%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nearbyintdf2 },
    &operand_data[1030],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "rintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintdf2 },
    &operand_data[1030],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "rounddf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rounddf2 },
    &operand_data[1030],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lceilsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilsfsi2 },
    &operand_data[1072],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lfloorsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorsfsi2 },
    &operand_data[1072],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lroundsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundsfsi2 },
    &operand_data[1072],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lceilusfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilusfsi2 },
    &operand_data[1072],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lfloorusfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorusfsi2 },
    &operand_data[1072],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lroundusfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundusfsi2 },
    &operand_data[1072],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lceildfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceildfsi2 },
    &operand_data[1074],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lfloordfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloordfsi2 },
    &operand_data[1074],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lrounddfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrounddfsi2 },
    &operand_data[1074],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lceiludfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceiludfsi2 },
    &operand_data[1074],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lfloorudfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorudfsi2 },
    &operand_data[1074],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1331 */
  {
    "lroundudfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundudfsi2 },
    &operand_data[1074],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1350 */
  {
    "smaxsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxsf3 },
    &operand_data[1026],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1350 */
  {
    "smaxdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxdf3 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1360 */
  {
    "sminsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminsf3 },
    &operand_data[1026],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1360 */
  {
    "smindf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smindf3 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1371 */
  {
    "fmaxsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaxsf3 },
    &operand_data[1006],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1371 */
  {
    "fminsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fminsf3 },
    &operand_data[1006],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1371 */
  {
    "fmaxdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaxdf3 },
    &operand_data[1009],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1371 */
  {
    "fmindf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmindf3 },
    &operand_data[1009],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1383 */
  {
    "set_fpscr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mcr\tp10, 7, %0, cr1, cr0, 0\t @SET_FPSCR",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_set_fpscr },
    &operand_data[328],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1390 */
  {
    "get_fpscr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mrc\tp10, 7, %0, cr1, cr0, 0\t @GET_FPSCR",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_get_fpscr },
    &operand_data[324],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:46 */
  {
    "*thumb1_adddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adds\t%Q0, %Q0, %Q2\n\tadcs\t%R0, %R0, %R2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1076],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:58 */
  {
    "*thumb1_addsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_724 },
#else
    { 0, 0, output_724 },
#endif
    { 0 },
    &operand_data[1079],
    3,
    3,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:123 */
  {
    "*thumb_subdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs\t%Q0, %Q0, %Q2\n\tsbcs\t%R0, %R0, %R2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1082],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:134 */
  {
    "thumb1_subsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_subsi3_insn },
    &operand_data[1085],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:150 */
  {
    "*thumb_mulsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_727 },
#else
    { 0, output_727, 0 },
#endif
    { 0 },
    &operand_data[1088],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:163 */
  {
    "*thumb_mulsi3_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_728 },
#else
    { 0, output_728, 0 },
#endif
    { 0 },
    &operand_data[1091],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:176 */
  {
    "*thumb1_andsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ands\t%0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1094],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:219 */
  {
    "thumb1_bicsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_bicsi3 },
    &operand_data[1097],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:230 */
  {
    "*thumb1_iorsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orrs\t%0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1094],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:240 */
  {
    "*thumb1_xorsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eors\t%0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1094],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:251 */
  {
    "*thumb1_ashlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lsls\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1100],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:261 */
  {
    "*thumb1_ashrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "asrs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1100],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:271 */
  {
    "*thumb1_lshrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lsrs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1100],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:281 */
  {
    "*thumb1_rotrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rors\t%0, %0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1103],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:291 */
  {
    "*thumb1_negdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs\t%R0, #0\n\trsbs\t%Q0, %Q1, #0\n\tsbcs\t%R0, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1106],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:301 */
  {
    "*thumb1_negsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsbs\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1085],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:310 */
  {
    "*thumb1_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1108],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:325 */
  {
    "*thumb1_neg_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1108],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:340 */
  {
    "*thumb1_one_cmplsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvns\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1085],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:349 */
  {
    "*thumb1_zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_742 },
#else
    { 0, 0, output_742 },
#endif
    { 0 },
    &operand_data[1111],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:392 */
  {
    "*thumb1_zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_743 },
#else
    { 0, output_743, 0 },
#endif
    { 0 },
    &operand_data[1113],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:404 */
  {
    "*thumb1_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_744 },
#else
    { 0, output_744, 0 },
#endif
    { 0 },
    &operand_data[1113],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:422 */
  {
    "thumb1_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_745 },
#else
    { 0, 0, output_745 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_extendhisi2 },
    &operand_data[1115],
    2,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:560 */
  {
    "thumb1_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_746 },
#else
    { 0, 0, output_746 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_extendqisi2 },
    &operand_data[1118],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:592 */
  {
    "*thumb1_movdi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_747 },
#else
    { 0, 0, output_747 },
#endif
    { 0 },
    &operand_data[1120],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:634 */
  {
    "*thumb1_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_748 },
#else
    { 0, output_748, 0 },
#endif
    { 0 },
    &operand_data[1122],
    2,
    2,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:728 */
  {
    "*thumb1_movhi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_749 },
#else
    { 0, 0, output_749 },
#endif
    { 0 },
    &operand_data[1124],
    2,
    2,
    0,
    6,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:782 */
  {
    "*thumb1_movqi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_750 },
#else
    { 0, output_750, 0 },
#endif
    { 0 },
    &operand_data[1126],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:800 */
  {
    "*thumb1_movhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_751 },
#else
    { 0, 0, output_751 },
#endif
    { 0 },
    &operand_data[1128],
    2,
    2,
    0,
    5,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:836 */
  {
    "*thumb1_movsf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_752 },
#else
    { 0, output_752, 0 },
#endif
    { 0 },
    &operand_data[1130],
    2,
    2,
    0,
    7,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:860 */
  {
    "*thumb_movdf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_753 },
#else
    { 0, 0, output_753 },
#endif
    { 0 },
    &operand_data[1132],
    2,
    2,
    0,
    6,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:900 */
  {
    "movmem12b",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_754 },
#else
    { 0, 0, output_754 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmem12b },
    &operand_data[1134],
    4,
    7,
    6,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:922 */
  {
    "movmem8b",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_755 },
#else
    { 0, 0, output_755 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmem8b },
    &operand_data[1134],
    4,
    6,
    4,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:966 */
  {
    "cbranchsi4_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_756 },
#else
    { 0, 0, output_756 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsi4_insn },
    &operand_data[1141],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1027 */
  {
    "cbranchsi4_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_757 },
#else
    { 0, 0, output_757 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsi4_scratch },
    &operand_data[1145],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1064 */
  {
    "*negated_cbranchsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_758 },
#else
    { 0, 0, output_758 },
#endif
    { 0 },
    &operand_data[1150],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1100 */
  {
    "*tbit_cbranch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_759 },
#else
    { 0, 0, output_759 },
#endif
    { 0 },
    &operand_data[1154],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1145 */
  {
    "*tlobits_cbranch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_760 },
#else
    { 0, 0, output_760 },
#endif
    { 0 },
    &operand_data[1154],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1190 */
  {
    "*tstsi3_cbranch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_761 },
#else
    { 0, 0, output_761 },
#endif
    { 0 },
    &operand_data[1159],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1228 */
  {
    "*cbranchne_decr1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_762 },
#else
    { 0, 0, output_762 },
#endif
    { 0 },
    &operand_data[1163],
    5,
    5,
    1,
    4,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1332 */
  {
    "*addsi3_cbranch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_763 },
#else
    { 0, 0, output_763 },
#endif
    { 0 },
    &operand_data[1168],
    6,
    6,
    2,
    6,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1414 */
  {
    "*addsi3_cbranch_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_764 },
#else
    { 0, 0, output_764 },
#endif
    { 0 },
    &operand_data[1174],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1483 */
  {
    "*thumb_cmpdi_zero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orrs\t%1, %Q0, %R0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1179],
    1,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1515 */
  {
    "*cstoresi_eq0_thumb1_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_766 },
#else
    { 0, output_766, 0 },
#endif
    { 0 },
    &operand_data[1181],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:1528 */
  {
    "*cstoresi_ne0_thumb1_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs\t%2, %1, #1\n\tsbcs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1184],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1539 */
  {
    "cstoresi_nltu_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp\t%1, %2\n\tsbcs\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi_nltu_thumb1 },
    &operand_data[1187],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1549 */
  {
    "cstoresi_ltu_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi_ltu_thumb1 },
    &operand_data[1187],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1565 */
  {
    "thumb1_addsi3_addgeu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp\t%3, %4\n\tadcs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_addsi3_addgeu },
    &operand_data[1190],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1578 */
  {
    "*thumb_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_771 },
#else
    { 0, 0, output_771 },
#endif
    { 0 },
    &operand_data[326],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1601 */
  {
    "*call_reg_thumb1_v5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1195],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1612 */
  {
    "*call_reg_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_773 },
#else
    { 0, 0, output_773 },
#endif
    { 0 },
    &operand_data[1195],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1632 */
  {
    "*call_value_reg_thumb1_v5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1197],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1644 */
  {
    "*call_value_reg_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_775 },
#else
    { 0, 0, output_775 },
#endif
    { 0 },
    &operand_data[1197],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1665 */
  {
    "*call_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[396],
    3,
    3,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1678 */
  {
    "*call_value_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t%a1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1199],
    4,
    4,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1710 */
  {
    "thumb1_casesi_dispatch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_778 },
#else
    { 0, 0, output_778 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_casesi_dispatch },
    &operand_data[326],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1725 */
  {
    "*thumb1_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov\tpc, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1195],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1736 */
  {
    "prologue_thumb1_interwork",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_780 },
#else
    { 0, 0, output_780 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prologue_thumb1_interwork },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1744 */
  {
    "*epilogue_insns",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_781 },
#else
    { 0, 0, output_781 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1777 */
  {
    "*thumb1_movpc_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov\t%0, pc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[322],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1788 */
  {
    "*thumb1_tablejump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov\t%|pc, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1195],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1797 */
  {
    "thumb_eh_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb_eh_return },
    &operand_data[1109],
    1,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:28 */
  {
    "*thumb_andsi_not_shiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1203],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:44 */
  {
    "*thumb2_smaxsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1208],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:65 */
  {
    "*thumb2_sminsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1208],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:86 */
  {
    "*thumb32_umaxsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1208],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:107 */
  {
    "*thumb2_uminsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1208],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:129 */
  {
    "*thumb2_negdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1211],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:154 */
  {
    "*thumb2_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1213],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:208 */
  {
    "*thumb2_neg_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1213],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:263 */
  {
    "*thumb2_pop_single",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop\t{%0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1215],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:278 */
  {
    "*thumb2_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_794 },
#else
    { 0, output_794, 0 },
#endif
    { 0 },
    &operand_data[1216],
    2,
    2,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:303 */
  {
    "tls_load_dot_plus_four",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_795 },
#else
    { 0, 0, output_795 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tls_load_dot_plus_four },
    &operand_data[1218],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:322 */
  {
    "*thumb2_movhi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_796 },
#else
    { 0, output_796, 0 },
#endif
    { 0 },
    &operand_data[1222],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:343 */
  {
    "*thumb2_storewb_pairsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd\t%3, %4, [%0, %2]!",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1224],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:358 */
  {
    "*thumb2_cmpsi_neg_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1204],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:371 */
  {
    "*thumb2_mov_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1230],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:389 */
  {
    "*thumb2_mov_negscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[361],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:408 */
  {
    "*thumb2_mov_negscc_strict_it",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1233],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:437 */
  {
    "*thumb2_mov_notscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[361],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:457 */
  {
    "*thumb2_mov_notscc_strict_it",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1233],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:480 */
  {
    "*thumb2_movsicc_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_804 },
#else
    { 0, output_804, 0 },
#endif
    { 0 },
    &operand_data[1236],
    5,
    5,
    0,
    12,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:559 */
  {
    "*thumb2_movsfcc_soft_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_805 },
#else
    { 0, output_805, 0 },
#endif
    { 0 },
    &operand_data[382],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:574 */
  {
    "*call_reg_thumb2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx%?\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[387],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:584 */
  {
    "*call_value_reg_thumb2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1197],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:595 */
  {
    "*thumb2_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bx\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1195],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:607 */
  {
    "*thumb2_and_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1241],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:635 */
  {
    "*thumb2_ior_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_810 },
#else
    { 0, output_810, 0 },
#endif
    { 0 },
    &operand_data[461],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:666 */
  {
    "*thumb2_ior_scc_strict_it",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1245],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:692 */
  {
    "*thumb2_cond_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_812 },
#else
    { 0, 0, output_812 },
#endif
    { 0 },
    &operand_data[469],
    6,
    6,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:742 */
  {
    "*thumb2_cond_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_813 },
#else
    { 0, 0, output_813 },
#endif
    { 0 },
    &operand_data[475],
    6,
    6,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:780 */
  {
    "*thumb2_cond_arith_strict_it",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1249],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:851 */
  {
    "*thumb2_cond_sub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_815 },
#else
    { 0, 0, output_815 },
#endif
    { 0 },
    &operand_data[1255],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:883 */
  {
    "*thumb2_negscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1260],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:949 */
  {
    "*thumb2_movcond",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_817 },
#else
    { 0, 0, output_817 },
#endif
    { 0 },
    &operand_data[1264],
    6,
    6,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1037 */
  {
    "*thumb2_extendqisi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_818 },
#else
    { 0, output_818, 0 },
#endif
    { 0 },
    &operand_data[299],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1051 */
  {
    "*thumb2_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_819 },
#else
    { 0, output_819, 0 },
#endif
    { 0 },
    &operand_data[295],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1065 */
  {
    "thumb2_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_820 },
#else
    { 0, output_820, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_zero_extendqisi2_v6 },
    &operand_data[299],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1079 */
  {
    "thumb2_casesi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_821 },
#else
    { 0, 0, output_821 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_casesi_internal },
    &operand_data[1270],
    4,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1097 */
  {
    "thumb2_casesi_internal_pic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_822 },
#else
    { 0, 0, output_822 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_casesi_internal_pic },
    &operand_data[1270],
    4,
    6,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1116 */
  {
    "*thumb2_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_823 },
#else
    { 0, 0, output_823 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1124 */
  {
    "thumb2_eh_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_eh_return },
    &operand_data[680],
    1,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1139 */
  {
    "*thumb2_alusi3_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%I3%!\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1276],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1154 */
  {
    "*thumb2_shiftsi3_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_826 },
#else
    { 0, 0, output_826 },
#endif
    { 0 },
    &operand_data[1280],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1172 */
  {
    "*thumb2_movqi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1284],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1172 */
  {
    "*thumb2_movhi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1286],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1172 */
  {
    "*thumb2_movsi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1288],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1183 */
  {
    "*thumb2_addsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_830 },
#else
    { 0, 0, output_830 },
#endif
    { 0 },
    &operand_data[1290],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1212 */
  {
    "*thumb2_subsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%!\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1293],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1250 */
  {
    "thumb2_addsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_832 },
#else
    { 0, 0, output_832 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_addsi3_compare0 },
    &operand_data[1296],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1284 */
  {
    "*thumb2_addsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_833 },
#else
    { 0, 0, output_833 },
#endif
    { 0 },
    &operand_data[1299],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1311 */
  {
    "*thumb2_mulsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%!\t%0, %2, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1301],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1322 */
  {
    "*thumb2_mulsi_short_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls\t%0, %2, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1094],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1335 */
  {
    "*thumb2_mulsi_short_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls\t%0, %2, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1304],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1347 */
  {
    "*thumb2_cbz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_837 },
#else
    { 0, 0, output_837 },
#endif
    { 0 },
    &operand_data[1307],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1371 */
  {
    "*thumb2_cbnz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_838 },
#else
    { 0, 0, output_838 },
#endif
    { 0 },
    &operand_data[1307],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1395 */
  {
    "*thumb2_one_cmplsi2_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1293],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1406 */
  {
    "*thumb2_negsi2_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1293],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1418 */
  {
    "*iordi_notdi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[161],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1442 */
  {
    "*iordi_notzesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[164],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1465 */
  {
    "*iordi_notdi_zesidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1309],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1489 */
  {
    "*iordi_notsesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1514 */
  {
    "*orsi_notsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[41],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1525 */
  {
    "*orsi_not_shiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1203],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:26 */
  {
    "*neon_movv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_847 },
#else
    { 0, 0, output_847 },
#endif
    { 0 },
    &operand_data[1312],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:26 */
  {
    "*neon_movv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_848 },
#else
    { 0, 0, output_848 },
#endif
    { 0 },
    &operand_data[1314],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:26 */
  {
    "*neon_movv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_849 },
#else
    { 0, 0, output_849 },
#endif
    { 0 },
    &operand_data[1316],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:26 */
  {
    "*neon_movv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_850 },
#else
    { 0, 0, output_850 },
#endif
    { 0 },
    &operand_data[1318],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:26 */
  {
    "*neon_movv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_851 },
#else
    { 0, 0, output_851 },
#endif
    { 0 },
    &operand_data[1320],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:26 */
  {
    "*neon_movdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_852 },
#else
    { 0, 0, output_852 },
#endif
    { 0 },
    &operand_data[1322],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:71 */
  {
    "*neon_movv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_853 },
#else
    { 0, 0, output_853 },
#endif
    { 0 },
    &operand_data[1324],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:71 */
  {
    "*neon_movv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_854 },
#else
    { 0, 0, output_854 },
#endif
    { 0 },
    &operand_data[1326],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:71 */
  {
    "*neon_movv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_855 },
#else
    { 0, 0, output_855 },
#endif
    { 0 },
    &operand_data[1328],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:71 */
  {
    "*neon_movv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_856 },
#else
    { 0, 0, output_856 },
#endif
    { 0 },
    &operand_data[1330],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:71 */
  {
    "*neon_movv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_857 },
#else
    { 0, 0, output_857 },
#endif
    { 0 },
    &operand_data[1332],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:71 */
  {
    "*neon_movv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_858 },
#else
    { 0, 0, output_858 },
#endif
    { 0 },
    &operand_data[1334],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:71 */
  {
    "*neon_movti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_859 },
#else
    { 0, 0, output_859 },
#endif
    { 0 },
    &operand_data[1336],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/neon.md:170 */
  {
    "*neon_movei",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_860 },
#else
    { 0, 0, output_860 },
#endif
    { 0 },
    &operand_data[1338],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/neon.md:170 */
  {
    "*neon_movoi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_861 },
#else
    { 0, 0, output_861 },
#endif
    { 0 },
    &operand_data[1340],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/neon.md:170 */
  {
    "*neon_movci",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_862 },
#else
    { 0, 0, output_862 },
#endif
    { 0 },
    &operand_data[1342],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/neon.md:170 */
  {
    "*neon_movxi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_863 },
#else
    { 0, 0, output_863 },
#endif
    { 0 },
    &operand_data[1344],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/neon.md:297 */
  {
    "*movmisalignv8qi_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1346],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:297 */
  {
    "*movmisalignv4hi_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1348],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:297 */
  {
    "*movmisalignv4hf_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1350],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:297 */
  {
    "*movmisalignv2si_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1352],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:297 */
  {
    "*movmisalignv2sf_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1354],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:297 */
  {
    "*movmisaligndi_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1356],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:305 */
  {
    "*movmisalignv8qi_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1358],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:305 */
  {
    "*movmisalignv4hi_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1360],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:305 */
  {
    "*movmisalignv4hf_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1362],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:305 */
  {
    "*movmisalignv2si_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1364],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:305 */
  {
    "*movmisalignv2sf_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1366],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:305 */
  {
    "*movmisaligndi_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1368],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:314 */
  {
    "*movmisalignv16qi_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1370],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:314 */
  {
    "*movmisalignv8hi_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1372],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:314 */
  {
    "*movmisalignv8hf_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1374],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:314 */
  {
    "*movmisalignv4si_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1376],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:314 */
  {
    "*movmisalignv4sf_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1378],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:314 */
  {
    "*movmisalignv2di_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1380],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:322 */
  {
    "*movmisalignv16qi_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1382],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:322 */
  {
    "*movmisalignv8hi_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1384],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:322 */
  {
    "*movmisalignv8hf_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1386],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:322 */
  {
    "*movmisalignv4si_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1388],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:322 */
  {
    "*movmisalignv4sf_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1390],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:322 */
  {
    "*movmisalignv2di_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1392],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:331 */
  {
    "vec_setv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_888 },
#else
    { 0, 0, output_888 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8qi_internal },
    &operand_data[1394],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:331 */
  {
    "vec_setv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_889 },
#else
    { 0, 0, output_889 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4hi_internal },
    &operand_data[1398],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:331 */
  {
    "vec_setv4hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_890 },
#else
    { 0, 0, output_890 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4hf_internal },
    &operand_data[1402],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:331 */
  {
    "vec_setv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_891 },
#else
    { 0, 0, output_891 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2si_internal },
    &operand_data[1406],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:331 */
  {
    "vec_setv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_892 },
#else
    { 0, 0, output_892 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2sf_internal },
    &operand_data[1410],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:352 */
  {
    "vec_setv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_893 },
#else
    { 0, 0, output_893 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16qi_internal },
    &operand_data[1414],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:352 */
  {
    "vec_setv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_894 },
#else
    { 0, 0, output_894 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8hi_internal },
    &operand_data[1418],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:352 */
  {
    "vec_setv8hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_895 },
#else
    { 0, 0, output_895 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8hf_internal },
    &operand_data[1422],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:352 */
  {
    "vec_setv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_896 },
#else
    { 0, 0, output_896 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4si_internal },
    &operand_data[1426],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:352 */
  {
    "vec_setv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_897 },
#else
    { 0, 0, output_897 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4sf_internal },
    &operand_data[1430],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:381 */
  {
    "vec_setv2di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_898 },
#else
    { 0, 0, output_898 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2di_internal },
    &operand_data[1434],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:415 */
  {
    "vec_extractv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_899 },
#else
    { 0, 0, output_899 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8qi },
    &operand_data[1438],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:415 */
  {
    "vec_extractv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_900 },
#else
    { 0, 0, output_900 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4hi },
    &operand_data[1441],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:415 */
  {
    "vec_extractv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_901 },
#else
    { 0, 0, output_901 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4hf },
    &operand_data[1444],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:415 */
  {
    "vec_extractv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_902 },
#else
    { 0, 0, output_902 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2si },
    &operand_data[1447],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:415 */
  {
    "vec_extractv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_903 },
#else
    { 0, 0, output_903 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2sf },
    &operand_data[1450],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:437 */
  {
    "vec_extractv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_904 },
#else
    { 0, 0, output_904 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv16qi },
    &operand_data[1453],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:437 */
  {
    "vec_extractv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_905 },
#else
    { 0, 0, output_905 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8hi },
    &operand_data[1456],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:437 */
  {
    "vec_extractv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_906 },
#else
    { 0, 0, output_906 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8hf },
    &operand_data[1459],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:437 */
  {
    "vec_extractv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_907 },
#else
    { 0, 0, output_907 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4si },
    &operand_data[1462],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:437 */
  {
    "vec_extractv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_908 },
#else
    { 0, 0, output_908 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4sf },
    &operand_data[1465],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:463 */
  {
    "vec_extractv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_909 },
#else
    { 0, 0, output_909 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2di },
    &operand_data[1468],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.<V_if_elem>\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1489],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.<V_if_elem>\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1492],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:496 */
  {
    "*addv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:508 */
  {
    "adddi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_921 },
#else
    { 0, 0, output_921 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddi3_neon },
    &operand_data[1504],
    3,
    3,
    0,
    7,
    3
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.<V_if_elem>\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1489],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.<V_if_elem>\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1492],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:534 */
  {
    "*subv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:546 */
  {
    "subdi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_933 },
#else
    { 0, 0, output_933 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdi3_neon },
    &operand_data[1507],
    3,
    3,
    0,
    5,
    3
  },
  /* ../../gcc/config/arm/neon.md:569 */
  {
    "*mulv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:569 */
  {
    "*mulv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:569 */
  {
    "*mulv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:569 */
  {
    "*mulv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:569 */
  {
    "*mulv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:569 */
  {
    "*mulv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:569 */
  {
    "*mulv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:569 */
  {
    "*mulv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:581 */
  {
    "mulv8qi3addv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8qi3addv8qi_neon },
    &operand_data[1510],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:581 */
  {
    "mulv16qi3addv16qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16qi3addv16qi_neon },
    &operand_data[1514],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:581 */
  {
    "mulv4hi3addv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4hi3addv4hi_neon },
    &operand_data[1518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:581 */
  {
    "mulv8hi3addv8hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hi3addv8hi_neon },
    &operand_data[1522],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:581 */
  {
    "mulv2si3addv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2si3addv2si_neon },
    &operand_data[1526],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:581 */
  {
    "mulv4si3addv4si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4si3addv4si_neon },
    &operand_data[1530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:581 */
  {
    "mulv2sf3addv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2sf3addv2sf_neon },
    &operand_data[1534],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:581 */
  {
    "mulv4sf3addv4sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4sf3addv4sf_neon },
    &operand_data[1538],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:594 */
  {
    "mulv8qi3negv8qiaddv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8qi3negv8qiaddv8qi_neon },
    &operand_data[1510],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:594 */
  {
    "mulv16qi3negv16qiaddv16qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16qi3negv16qiaddv16qi_neon },
    &operand_data[1514],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:594 */
  {
    "mulv4hi3negv4hiaddv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4hi3negv4hiaddv4hi_neon },
    &operand_data[1518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:594 */
  {
    "mulv8hi3negv8hiaddv8hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hi3negv8hiaddv8hi_neon },
    &operand_data[1522],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:594 */
  {
    "mulv2si3negv2siaddv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2si3negv2siaddv2si_neon },
    &operand_data[1526],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:594 */
  {
    "mulv4si3negv4siaddv4si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4si3negv4siaddv4si_neon },
    &operand_data[1530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:594 */
  {
    "mulv2sf3negv2sfaddv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2sf3negv2sfaddv2sf_neon },
    &operand_data[1534],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:594 */
  {
    "mulv4sf3negv4sfaddv4sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4sf3negv4sfaddv4sf_neon },
    &operand_data[1538],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:612 */
  {
    "fmav2sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav2sf4 },
    &operand_data[1542],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:612 */
  {
    "fmav4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav4sf4 },
    &operand_data[1546],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:622 */
  {
    "fmav2sf4_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav2sf4_intrinsic },
    &operand_data[1542],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:622 */
  {
    "fmav4sf4_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav4sf4_intrinsic },
    &operand_data[1546],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:632 */
  {
    "*fmsubv2sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1542],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:632 */
  {
    "*fmsubv4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1546],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:642 */
  {
    "fmsubv2sf4_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsubv2sf4_intrinsic },
    &operand_data[1542],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:642 */
  {
    "fmsubv4sf4_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsubv4sf4_intrinsic },
    &operand_data[1546],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintpv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp%?.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintpv2sf },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintzv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz%?.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintzv2sf },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintmv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm%?.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintmv2sf },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintxv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx%?.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintxv2sf },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintav2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta%?.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintav2sf },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintnv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintn%?.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintnv2sf },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintpv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp%?.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintpv4sf },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintzv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz%?.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintzv4sf },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintmv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm%?.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintmv4sf },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintxv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx%?.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintxv4sf },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta%?.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintav4sf },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:652 */
  {
    "neon_vrintnv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintn%?.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintnv4sf },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtpv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpv2sfv2si },
    &operand_data[1550],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtmv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmv2sfv2si },
    &operand_data[1550],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtav2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtav2sfv2si },
    &operand_data[1550],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtpuv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpuv2sfv2si },
    &operand_data[1550],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtmuv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmuv2sfv2si },
    &operand_data[1550],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtauv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtauv2sfv2si },
    &operand_data[1550],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtpv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpv4sfv4si },
    &operand_data[1552],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtmv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmv4sfv4si },
    &operand_data[1552],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtav4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtav4sfv4si },
    &operand_data[1552],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtpuv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpuv4sfv4si },
    &operand_data[1552],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtmuv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmuv4sfv4si },
    &operand_data[1552],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:662 */
  {
    "neon_vcvtauv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtauv4sfv4si },
    &operand_data[1552],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_990 },
#else
    { 0, 0, output_990 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8qi3 },
    &operand_data[1554],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_991 },
#else
    { 0, 0, output_991 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16qi3 },
    &operand_data[1557],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_992 },
#else
    { 0, 0, output_992 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4hi3 },
    &operand_data[1560],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_993 },
#else
    { 0, 0, output_993 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8hi3 },
    &operand_data[1563],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_994 },
#else
    { 0, 0, output_994 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2si3 },
    &operand_data[1566],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_995 },
#else
    { 0, 0, output_995 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4si3 },
    &operand_data[1569],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_996 },
#else
    { 0, 0, output_996 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4hf3 },
    &operand_data[1572],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_997 },
#else
    { 0, 0, output_997 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8hf3 },
    &operand_data[1575],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_998 },
#else
    { 0, 0, output_998 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2sf3 },
    &operand_data[1578],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_999 },
#else
    { 0, 0, output_999 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4sf3 },
    &operand_data[1581],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:673 */
  {
    "iorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1000 },
#else
    { 0, 0, output_1000 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2di3 },
    &operand_data[1584],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1001 },
#else
    { 0, 0, output_1001 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8qi3 },
    &operand_data[1587],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1002 },
#else
    { 0, 0, output_1002 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16qi3 },
    &operand_data[1590],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1003 },
#else
    { 0, 0, output_1003 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4hi3 },
    &operand_data[1593],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1004 },
#else
    { 0, 0, output_1004 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8hi3 },
    &operand_data[1596],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1005 },
#else
    { 0, 0, output_1005 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2si3 },
    &operand_data[1599],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1006 },
#else
    { 0, 0, output_1006 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4si3 },
    &operand_data[1602],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1007 },
#else
    { 0, 0, output_1007 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4hf3 },
    &operand_data[1605],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1008 },
#else
    { 0, 0, output_1008 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8hf3 },
    &operand_data[1608],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1009 },
#else
    { 0, 0, output_1009 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2sf3 },
    &operand_data[1611],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1010 },
#else
    { 0, 0, output_1010 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4sf3 },
    &operand_data[1614],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:695 */
  {
    "andv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1011 },
#else
    { 0, 0, output_1011 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2di3 },
    &operand_data[1617],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv8qi3_neon },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv16qi3_neon },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv4hi3_neon },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv8hi3_neon },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv2si3_neon },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv4si3_neon },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv4hf3_neon },
    &operand_data[1489],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv8hf3_neon },
    &operand_data[1492],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv2sf3_neon },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv4sf3_neon },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:712 */
  {
    "ornv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv2di3_neon },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:724 */
  {
    "orndi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1023 },
#else
    { 0, output_1023, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_orndi3_neon },
    &operand_data[1620],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv8qi3_neon },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv16qi3_neon },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv4hi3_neon },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv8hi3_neon },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv2si3_neon },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv4si3_neon },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv4hf3_neon },
    &operand_data[1489],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv8hf3_neon },
    &operand_data[1492],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv2sf3_neon },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv4sf3_neon },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:761 */
  {
    "bicv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv2di3_neon },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:771 */
  {
    "bicdi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1035 },
#else
    { 0, output_1035, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicdi3_neon },
    &operand_data[1623],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8qi3 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16qi3 },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4hi3 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8hi3 },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2si3 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4si3 },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4hf3 },
    &operand_data[1489],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8hf3 },
    &operand_data[1492],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2sf3 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4sf3 },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:784 */
  {
    "xorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2di3 },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8qi2 },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv16qi2 },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4hi2 },
    &operand_data[1477],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8hi2 },
    &operand_data[1480],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2si2 },
    &operand_data[1483],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4si2 },
    &operand_data[1486],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv4hf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4hf2 },
    &operand_data[1489],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv8hf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8hf2 },
    &operand_data[1492],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2sf2 },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4sf2 },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:793 */
  {
    "one_cmplv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2di2 },
    &operand_data[1501],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:801 */
  {
    "absv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8qi2 },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:801 */
  {
    "absv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16qi2 },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:801 */
  {
    "absv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4hi2 },
    &operand_data[1477],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:801 */
  {
    "absv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8hi2 },
    &operand_data[1480],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:801 */
  {
    "absv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2si2 },
    &operand_data[1483],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:801 */
  {
    "absv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4si2 },
    &operand_data[1486],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:801 */
  {
    "absv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2sf2 },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:801 */
  {
    "absv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4sf2 },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:812 */
  {
    "negv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8qi2 },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:812 */
  {
    "negv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv16qi2 },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:812 */
  {
    "negv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4hi2 },
    &operand_data[1477],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:812 */
  {
    "negv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8hi2 },
    &operand_data[1480],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:812 */
  {
    "negv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv2si2 },
    &operand_data[1483],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:812 */
  {
    "negv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4si2 },
    &operand_data[1486],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:812 */
  {
    "negv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv2sf2 },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:812 */
  {
    "negv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4sf2 },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:823 */
  {
    "negdi2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negdi2_neon },
    &operand_data[1626],
    2,
    3,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/neon.md:863 */
  {
    "*uminv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:863 */
  {
    "*uminv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:863 */
  {
    "*uminv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:863 */
  {
    "*uminv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:863 */
  {
    "*uminv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:863 */
  {
    "*uminv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:872 */
  {
    "*umaxv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:872 */
  {
    "*umaxv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:872 */
  {
    "*umaxv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:872 */
  {
    "*umaxv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:872 */
  {
    "*umaxv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:872 */
  {
    "*umaxv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:881 */
  {
    "*sminv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:881 */
  {
    "*sminv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:881 */
  {
    "*sminv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:881 */
  {
    "*sminv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:881 */
  {
    "*sminv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:881 */
  {
    "*sminv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:881 */
  {
    "*sminv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:881 */
  {
    "*sminv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:893 */
  {
    "*smaxv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:893 */
  {
    "*smaxv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:893 */
  {
    "*smaxv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:893 */
  {
    "*smaxv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:893 */
  {
    "*smaxv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:893 */
  {
    "*smaxv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:893 */
  {
    "*smaxv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:893 */
  {
    "*smaxv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:909 */
  {
    "vashlv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1103 },
#else
    { 0, 0, output_1103 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv8qi3 },
    &operand_data[1629],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:909 */
  {
    "vashlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1104 },
#else
    { 0, 0, output_1104 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv16qi3 },
    &operand_data[1632],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:909 */
  {
    "vashlv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1105 },
#else
    { 0, 0, output_1105 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv4hi3 },
    &operand_data[1635],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:909 */
  {
    "vashlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1106 },
#else
    { 0, 0, output_1106 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv8hi3 },
    &operand_data[1638],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:909 */
  {
    "vashlv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1107 },
#else
    { 0, 0, output_1107 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv2si3 },
    &operand_data[1641],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:909 */
  {
    "vashlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1108 },
#else
    { 0, 0, output_1108 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv4si3 },
    &operand_data[1644],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:928 */
  {
    "vashrv8qi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1109 },
#else
    { 0, 0, output_1109 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8qi3_imm },
    &operand_data[1647],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:928 */
  {
    "vashrv16qi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1110 },
#else
    { 0, 0, output_1110 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv16qi3_imm },
    &operand_data[1650],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:928 */
  {
    "vashrv4hi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1111 },
#else
    { 0, 0, output_1111 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv4hi3_imm },
    &operand_data[1653],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:928 */
  {
    "vashrv8hi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1112 },
#else
    { 0, 0, output_1112 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8hi3_imm },
    &operand_data[1656],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:928 */
  {
    "vashrv2si3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1113 },
#else
    { 0, 0, output_1113 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv2si3_imm },
    &operand_data[1659],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:928 */
  {
    "vashrv4si3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1114 },
#else
    { 0, 0, output_1114 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv4si3_imm },
    &operand_data[1662],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:941 */
  {
    "vlshrv8qi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1115 },
#else
    { 0, 0, output_1115 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8qi3_imm },
    &operand_data[1647],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:941 */
  {
    "vlshrv16qi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1116 },
#else
    { 0, 0, output_1116 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv16qi3_imm },
    &operand_data[1650],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:941 */
  {
    "vlshrv4hi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1117 },
#else
    { 0, 0, output_1117 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4hi3_imm },
    &operand_data[1653],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:941 */
  {
    "vlshrv8hi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1118 },
#else
    { 0, 0, output_1118 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8hi3_imm },
    &operand_data[1656],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:941 */
  {
    "vlshrv2si3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1119 },
#else
    { 0, 0, output_1119 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv2si3_imm },
    &operand_data[1659],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:941 */
  {
    "vlshrv4si3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1120 },
#else
    { 0, 0, output_1120 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4si3_imm },
    &operand_data[1662],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:959 */
  {
    "ashlv8qi3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8qi3_signed },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:959 */
  {
    "ashlv16qi3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16qi3_signed },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:959 */
  {
    "ashlv4hi3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4hi3_signed },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:959 */
  {
    "ashlv8hi3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8hi3_signed },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:959 */
  {
    "ashlv2si3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2si3_signed },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:959 */
  {
    "ashlv4si3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4si3_signed },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:959 */
  {
    "ashlv2di3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2di3_signed },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:972 */
  {
    "ashlv8qi3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8qi3_unsigned },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:972 */
  {
    "ashlv16qi3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16qi3_unsigned },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:972 */
  {
    "ashlv4hi3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4hi3_unsigned },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:972 */
  {
    "ashlv8hi3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8hi3_unsigned },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:972 */
  {
    "ashlv2si3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2si3_unsigned },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:972 */
  {
    "ashlv4si3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4si3_unsigned },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:972 */
  {
    "ashlv2di3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2di3_unsigned },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1023 */
  {
    "neon_load_count",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1135 },
#else
    { 0, output_1135, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_load_count },
    &operand_data[1665],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:1034 */
  {
    "ashldi3_neon_noclobber",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1136 },
#else
    { 0, output_1136, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashldi3_neon_noclobber },
    &operand_data[1667],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:1047 */
  {
    "ashldi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashldi3_neon },
    &operand_data[1670],
    3,
    6,
    0,
    7,
    1
  },
  /* ../../gcc/config/arm/neon.md:1104 */
  {
    "signed_shift_di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_signed_shift_di3_neon },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1115 */
  {
    "unsigned_shift_di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unsigned_shift_di3_neon },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1125 */
  {
    "ashrdi3_neon_imm_noclobber",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshr.s64\t%P0, %P1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrdi3_neon_imm_noclobber },
    &operand_data[1679],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1135 */
  {
    "lshrdi3_neon_imm_noclobber",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshr.u64\t%P0, %P1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrdi3_neon_imm_noclobber },
    &operand_data[1679],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1147 */
  {
    "ashrdi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrdi3_neon },
    &operand_data[1682],
    3,
    6,
    0,
    7,
    1
  },
  /* ../../gcc/config/arm/neon.md:1147 */
  {
    "lshrdi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrdi3_neon },
    &operand_data[1682],
    3,
    6,
    0,
    7,
    1
  },
  /* ../../gcc/config/arm/neon.md:1211 */
  {
    "widen_ssumv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s8\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_ssumv8qi3 },
    &operand_data[1688],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1211 */
  {
    "widen_ssumv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s16\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_ssumv4hi3 },
    &operand_data[1691],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1211 */
  {
    "widen_ssumv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s32\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_ssumv2si3 },
    &operand_data[1694],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1221 */
  {
    "widen_usumv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u8\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_usumv8qi3 },
    &operand_data[1688],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1221 */
  {
    "widen_usumv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u16\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_usumv4hi3 },
    &operand_data[1691],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1221 */
  {
    "widen_usumv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u32\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_usumv2si3 },
    &operand_data[1694],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1237 */
  {
    "quad_halves_plusv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_plusv4si },
    &operand_data[1697],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1237 */
  {
    "quad_halves_sminv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_sminv4si },
    &operand_data[1697],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1237 */
  {
    "quad_halves_smaxv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_smaxv4si },
    &operand_data[1697],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1237 */
  {
    "quad_halves_uminv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_uminv4si },
    &operand_data[1697],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1237 */
  {
    "quad_halves_umaxv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_umaxv4si },
    &operand_data[1697],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1250 */
  {
    "quad_halves_plusv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_plusv4sf },
    &operand_data[1699],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1250 */
  {
    "quad_halves_sminv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_sminv4sf },
    &operand_data[1699],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1250 */
  {
    "quad_halves_smaxv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_smaxv4sf },
    &operand_data[1699],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1263 */
  {
    "quad_halves_plusv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_plusv8hi },
    &operand_data[1701],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1263 */
  {
    "quad_halves_sminv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_sminv8hi },
    &operand_data[1701],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1263 */
  {
    "quad_halves_smaxv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_smaxv8hi },
    &operand_data[1701],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1263 */
  {
    "quad_halves_uminv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_uminv8hi },
    &operand_data[1701],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1263 */
  {
    "quad_halves_umaxv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_umaxv8hi },
    &operand_data[1701],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1278 */
  {
    "quad_halves_plusv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_plusv16qi },
    &operand_data[1703],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1278 */
  {
    "quad_halves_sminv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_sminv16qi },
    &operand_data[1703],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1278 */
  {
    "quad_halves_smaxv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_smaxv16qi },
    &operand_data[1703],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1278 */
  {
    "quad_halves_uminv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_uminv16qi },
    &operand_data[1703],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1278 */
  {
    "quad_halves_umaxv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_umaxv16qi },
    &operand_data[1703],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1361 */
  {
    "arm_reduc_plus_internal_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i64\t%e0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_reduc_plus_internal_v2di },
    &operand_data[1501],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1477 */
  {
    "neon_vpadd_internalv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadd_internalv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1477 */
  {
    "neon_vpadd_internalv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadd_internalv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1477 */
  {
    "neon_vpadd_internalv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadd_internalv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1477 */
  {
    "neon_vpadd_internalv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadd_internalv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1491 */
  {
    "neon_vpsminv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsminv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1491 */
  {
    "neon_vpsminv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsminv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1491 */
  {
    "neon_vpsminv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsminv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1491 */
  {
    "neon_vpsminv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsminv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1504 */
  {
    "neon_vpsmaxv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsmaxv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1504 */
  {
    "neon_vpsmaxv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsmaxv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1504 */
  {
    "neon_vpsmaxv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsmaxv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1504 */
  {
    "neon_vpsmaxv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsmaxv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1517 */
  {
    "neon_vpuminv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpuminv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1517 */
  {
    "neon_vpuminv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpuminv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1517 */
  {
    "neon_vpuminv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpuminv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1527 */
  {
    "neon_vpumaxv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpumaxv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1527 */
  {
    "neon_vpumaxv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpumaxv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1527 */
  {
    "neon_vpumaxv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpumaxv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1545 */
  {
    "*ss_addv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1545 */
  {
    "*ss_addv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1545 */
  {
    "*ss_addv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1545 */
  {
    "*ss_addv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1554 */
  {
    "*us_addv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1554 */
  {
    "*us_addv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1554 */
  {
    "*us_addv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1554 */
  {
    "*us_addv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1563 */
  {
    "*ss_subv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1563 */
  {
    "*ss_subv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1563 */
  {
    "*ss_subv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1563 */
  {
    "*ss_subv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1572 */
  {
    "*us_subv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1572 */
  {
    "*us_subv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1572 */
  {
    "*us_subv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1572 */
  {
    "*us_subv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1851 */
  {
    "neon_vaddv2sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddv2sf_unspec },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1851 */
  {
    "neon_vaddv4sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddv4sf_unspec },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1864 */
  {
    "neon_vaddlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.s%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddlsv8qi },
    &operand_data[1705],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1864 */
  {
    "neon_vaddluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.u%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddluv8qi },
    &operand_data[1705],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1864 */
  {
    "neon_vaddlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.s%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddlsv4hi },
    &operand_data[1708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1864 */
  {
    "neon_vaddluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.u%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddluv4hi },
    &operand_data[1708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1864 */
  {
    "neon_vaddlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.s%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddlsv2si },
    &operand_data[1711],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1864 */
  {
    "neon_vaddluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.u%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddluv2si },
    &operand_data[1711],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1874 */
  {
    "neon_vaddwsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s%#8\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwsv8qi },
    &operand_data[1714],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1874 */
  {
    "neon_vaddwuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u%#8\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwuv8qi },
    &operand_data[1714],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1874 */
  {
    "neon_vaddwsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s%#16\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwsv4hi },
    &operand_data[1717],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1874 */
  {
    "neon_vaddwuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u%#16\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwuv4hi },
    &operand_data[1717],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1874 */
  {
    "neon_vaddwsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s%#32\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwsv2si },
    &operand_data[1720],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1874 */
  {
    "neon_vaddwuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u%#32\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwuv2si },
    &operand_data[1720],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhaddsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhadduv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhaddsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhadduv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhaddsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhadduv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhaddsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhadduv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhaddsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhadduv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhaddsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhadduv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhaddsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhadduv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhaddsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhadduv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhaddsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhadduv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhaddsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhadduv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhaddsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vrhadduv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhaddsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1886 */
  {
    "neon_vhadduv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqaddsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqadduv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqaddsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqadduv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqaddsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqadduv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqaddsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqadduv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqaddsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqadduv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqaddsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqadduv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqaddsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsdi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqaddudi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddudi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqaddsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1896 */
  {
    "neon_vqadduv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1906 */
  {
    "neon_vaddhnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddhn.i16\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddhnv8hi },
    &operand_data[1723],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1906 */
  {
    "neon_vraddhnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vraddhn.i16\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vraddhnv8hi },
    &operand_data[1723],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1906 */
  {
    "neon_vaddhnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddhn.i32\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddhnv4si },
    &operand_data[1726],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1906 */
  {
    "neon_vraddhnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vraddhn.i32\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vraddhnv4si },
    &operand_data[1726],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1906 */
  {
    "neon_vaddhnv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddhn.i64\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddhnv2di },
    &operand_data[1729],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1906 */
  {
    "neon_vraddhnv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vraddhn.i64\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vraddhnv2di },
    &operand_data[1729],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1917 */
  {
    "neon_vmulpv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.p%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulpv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1917 */
  {
    "neon_vmulpv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.p%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulpv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1917 */
  {
    "neon_vmulfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulfv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1917 */
  {
    "neon_vmulfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulfv4sf },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1972 */
  {
    "neon_vmlav8qi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav8qi_unspec },
    &operand_data[1510],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1972 */
  {
    "neon_vmlav16qi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav16qi_unspec },
    &operand_data[1514],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1972 */
  {
    "neon_vmlav4hi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4hi_unspec },
    &operand_data[1518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1972 */
  {
    "neon_vmlav8hi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav8hi_unspec },
    &operand_data[1522],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1972 */
  {
    "neon_vmlav2si_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav2si_unspec },
    &operand_data[1526],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1972 */
  {
    "neon_vmlav4si_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4si_unspec },
    &operand_data[1530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1972 */
  {
    "neon_vmlav2sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav2sf_unspec },
    &operand_data[1534],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1972 */
  {
    "neon_vmlav4sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4sf_unspec },
    &operand_data[1538],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1986 */
  {
    "neon_vmlalsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.s%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalsv8qi },
    &operand_data[1732],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1986 */
  {
    "neon_vmlaluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.u%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlaluv8qi },
    &operand_data[1732],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1986 */
  {
    "neon_vmlalsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.s%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalsv4hi },
    &operand_data[1736],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1986 */
  {
    "neon_vmlaluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.u%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlaluv4hi },
    &operand_data[1736],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1986 */
  {
    "neon_vmlalsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.s%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalsv2si },
    &operand_data[1740],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1986 */
  {
    "neon_vmlaluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.u%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlaluv2si },
    &operand_data[1740],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2015 */
  {
    "neon_vmlsv8qi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv8qi_unspec },
    &operand_data[1510],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2015 */
  {
    "neon_vmlsv16qi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv16qi_unspec },
    &operand_data[1514],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2015 */
  {
    "neon_vmlsv4hi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4hi_unspec },
    &operand_data[1518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2015 */
  {
    "neon_vmlsv8hi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv8hi_unspec },
    &operand_data[1522],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2015 */
  {
    "neon_vmlsv2si_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv2si_unspec },
    &operand_data[1526],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2015 */
  {
    "neon_vmlsv4si_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4si_unspec },
    &operand_data[1530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2015 */
  {
    "neon_vmlsv2sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv2sf_unspec },
    &operand_data[1534],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2015 */
  {
    "neon_vmlsv4sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4sf_unspec },
    &operand_data[1538],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2029 */
  {
    "neon_vmlslsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.s%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslsv8qi },
    &operand_data[1732],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2029 */
  {
    "neon_vmlsluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.u%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsluv8qi },
    &operand_data[1732],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2029 */
  {
    "neon_vmlslsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.s%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslsv4hi },
    &operand_data[1736],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2029 */
  {
    "neon_vmlsluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.u%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsluv4hi },
    &operand_data[1736],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2029 */
  {
    "neon_vmlslsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.s%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslsv2si },
    &operand_data[1740],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2029 */
  {
    "neon_vmlsluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.u%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsluv2si },
    &operand_data[1740],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2041 */
  {
    "neon_vqdmulhv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulhv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2041 */
  {
    "neon_vqrdmulhv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulhv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2041 */
  {
    "neon_vqdmulhv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulhv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2041 */
  {
    "neon_vqrdmulhv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulhv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2041 */
  {
    "neon_vqdmulhv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulhv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2041 */
  {
    "neon_vqrdmulhv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulhv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2041 */
  {
    "neon_vqdmulhv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulhv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2041 */
  {
    "neon_vqrdmulhv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulhv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2052 */
  {
    "neon_vqrdmlahv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlahv4hi },
    &operand_data[1518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2052 */
  {
    "neon_vqrdmlshv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsh.s16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlshv4hi },
    &operand_data[1518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2052 */
  {
    "neon_vqrdmlahv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlahv2si },
    &operand_data[1526],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2052 */
  {
    "neon_vqrdmlshv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsh.s32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlshv2si },
    &operand_data[1526],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2052 */
  {
    "neon_vqrdmlahv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlahv8hi },
    &operand_data[1522],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2052 */
  {
    "neon_vqrdmlshv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsh.s16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlshv8hi },
    &operand_data[1522],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2052 */
  {
    "neon_vqrdmlahv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlahv4si },
    &operand_data[1530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2052 */
  {
    "neon_vqrdmlshv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsh.s32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlshv4si },
    &operand_data[1530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2063 */
  {
    "neon_vqdmlalv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlal.s16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlalv4hi },
    &operand_data[1736],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2063 */
  {
    "neon_vqdmlalv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlal.s32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlalv2si },
    &operand_data[1740],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2074 */
  {
    "neon_vqdmlslv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsl.s16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlslv4hi },
    &operand_data[1736],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2074 */
  {
    "neon_vqdmlslv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsl.s32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlslv2si },
    &operand_data[1740],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2085 */
  {
    "neon_vmullsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullsv8qi },
    &operand_data[1705],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2085 */
  {
    "neon_vmulluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulluv8qi },
    &operand_data[1705],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2085 */
  {
    "neon_vmullpv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.p%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullpv8qi },
    &operand_data[1705],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2085 */
  {
    "neon_vmullsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullsv4hi },
    &operand_data[1708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2085 */
  {
    "neon_vmulluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulluv4hi },
    &operand_data[1708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2085 */
  {
    "neon_vmullpv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.p%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullpv4hi },
    &operand_data[1708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2085 */
  {
    "neon_vmullsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullsv2si },
    &operand_data[1711],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2085 */
  {
    "neon_vmulluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulluv2si },
    &operand_data[1711],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2085 */
  {
    "neon_vmullpv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.p%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullpv2si },
    &operand_data[1711],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2095 */
  {
    "neon_vqdmullv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmull.s16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmullv4hi },
    &operand_data[1708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2095 */
  {
    "neon_vqdmullv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmull.s32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmullv2si },
    &operand_data[1711],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2121 */
  {
    "neon_vsubv2sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubv2sf_unspec },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2121 */
  {
    "neon_vsubv4sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubv4sf_unspec },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2134 */
  {
    "neon_vsublsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.s%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsublsv8qi },
    &operand_data[1705],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2134 */
  {
    "neon_vsubluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.u%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubluv8qi },
    &operand_data[1705],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2134 */
  {
    "neon_vsublsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.s%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsublsv4hi },
    &operand_data[1708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2134 */
  {
    "neon_vsubluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.u%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubluv4hi },
    &operand_data[1708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2134 */
  {
    "neon_vsublsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.s%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsublsv2si },
    &operand_data[1711],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2134 */
  {
    "neon_vsubluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.u%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubluv2si },
    &operand_data[1711],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2144 */
  {
    "neon_vsubwsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.s%#8\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwsv8qi },
    &operand_data[1714],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2144 */
  {
    "neon_vsubwuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.u%#8\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwuv8qi },
    &operand_data[1714],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2144 */
  {
    "neon_vsubwsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.s%#16\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwsv4hi },
    &operand_data[1717],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2144 */
  {
    "neon_vsubwuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.u%#16\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwuv4hi },
    &operand_data[1717],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2144 */
  {
    "neon_vsubwsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.s%#32\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwsv2si },
    &operand_data[1720],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2144 */
  {
    "neon_vsubwuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.u%#32\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwuv2si },
    &operand_data[1720],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsdi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubudi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubudi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2154 */
  {
    "neon_vqsubuv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2164 */
  {
    "neon_vhsubuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2174 */
  {
    "neon_vsubhnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubhn.i16\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubhnv8hi },
    &operand_data[1723],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2174 */
  {
    "neon_vrsubhnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsubhn.i16\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsubhnv8hi },
    &operand_data[1723],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2174 */
  {
    "neon_vsubhnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubhn.i32\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubhnv4si },
    &operand_data[1726],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2174 */
  {
    "neon_vrsubhnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsubhn.i32\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsubhnv4si },
    &operand_data[1726],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2174 */
  {
    "neon_vsubhnv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubhn.i64\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubhnv2di },
    &operand_data[1729],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2174 */
  {
    "neon_vrsubhnv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsubhn.i64\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsubhnv2di },
    &operand_data[1729],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vceqv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1374 },
#else
    { 0, 0, output_1374 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8qi_insn },
    &operand_data[1744],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgtv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1375 },
#else
    { 0, 0, output_1375 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8qi_insn },
    &operand_data[1744],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgev8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1376 },
#else
    { 0, 0, output_1376 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8qi_insn },
    &operand_data[1744],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vclev8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1377 },
#else
    { 0, 0, output_1377 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8qi_insn },
    &operand_data[1744],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcltv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1378 },
#else
    { 0, 0, output_1378 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8qi_insn },
    &operand_data[1744],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vceqv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1379 },
#else
    { 0, 0, output_1379 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv16qi_insn },
    &operand_data[1747],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgtv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1380 },
#else
    { 0, 0, output_1380 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv16qi_insn },
    &operand_data[1747],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgev16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1381 },
#else
    { 0, 0, output_1381 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev16qi_insn },
    &operand_data[1747],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vclev16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1382 },
#else
    { 0, 0, output_1382 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev16qi_insn },
    &operand_data[1747],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcltv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1383 },
#else
    { 0, 0, output_1383 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv16qi_insn },
    &operand_data[1747],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vceqv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1384 },
#else
    { 0, 0, output_1384 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4hi_insn },
    &operand_data[1750],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgtv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1385 },
#else
    { 0, 0, output_1385 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4hi_insn },
    &operand_data[1750],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgev4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1386 },
#else
    { 0, 0, output_1386 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4hi_insn },
    &operand_data[1750],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vclev4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1387 },
#else
    { 0, 0, output_1387 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4hi_insn },
    &operand_data[1750],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcltv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1388 },
#else
    { 0, 0, output_1388 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4hi_insn },
    &operand_data[1750],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vceqv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1389 },
#else
    { 0, 0, output_1389 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8hi_insn },
    &operand_data[1753],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgtv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1390 },
#else
    { 0, 0, output_1390 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8hi_insn },
    &operand_data[1753],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgev8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1391 },
#else
    { 0, 0, output_1391 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8hi_insn },
    &operand_data[1753],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vclev8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1392 },
#else
    { 0, 0, output_1392 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8hi_insn },
    &operand_data[1753],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcltv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1393 },
#else
    { 0, 0, output_1393 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8hi_insn },
    &operand_data[1753],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vceqv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1394 },
#else
    { 0, 0, output_1394 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv2si_insn },
    &operand_data[1756],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgtv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1395 },
#else
    { 0, 0, output_1395 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv2si_insn },
    &operand_data[1756],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgev2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1396 },
#else
    { 0, 0, output_1396 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev2si_insn },
    &operand_data[1756],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vclev2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1397 },
#else
    { 0, 0, output_1397 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev2si_insn },
    &operand_data[1756],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcltv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1398 },
#else
    { 0, 0, output_1398 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv2si_insn },
    &operand_data[1756],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vceqv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1399 },
#else
    { 0, 0, output_1399 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4si_insn },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgtv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1400 },
#else
    { 0, 0, output_1400 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4si_insn },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgev4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1401 },
#else
    { 0, 0, output_1401 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4si_insn },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vclev4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1402 },
#else
    { 0, 0, output_1402 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4si_insn },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcltv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1403 },
#else
    { 0, 0, output_1403 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4si_insn },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vceqv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1404 },
#else
    { 0, 0, output_1404 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv2sf_insn },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgtv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1405 },
#else
    { 0, 0, output_1405 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv2sf_insn },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgev2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1406 },
#else
    { 0, 0, output_1406 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev2sf_insn },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vclev2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1407 },
#else
    { 0, 0, output_1407 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev2sf_insn },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcltv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1408 },
#else
    { 0, 0, output_1408 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv2sf_insn },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vceqv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1409 },
#else
    { 0, 0, output_1409 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4sf_insn },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgtv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1410 },
#else
    { 0, 0, output_1410 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4sf_insn },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcgev4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1411 },
#else
    { 0, 0, output_1411 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4sf_insn },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vclev4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1412 },
#else
    { 0, 0, output_1412 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4sf_insn },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2226 */
  {
    "neon_vcltv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1413 },
#else
    { 0, 0, output_1413 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4sf_insn },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2251 */
  {
    "neon_vceqv2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1414 },
#else
    { 0, 0, output_1414 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv2sf_insn_unspec },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2251 */
  {
    "neon_vcgtv2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1415 },
#else
    { 0, 0, output_1415 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv2sf_insn_unspec },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2251 */
  {
    "neon_vcgev2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1416 },
#else
    { 0, 0, output_1416 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev2sf_insn_unspec },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2251 */
  {
    "neon_vcltv2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1417 },
#else
    { 0, 0, output_1417 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv2sf_insn_unspec },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2251 */
  {
    "neon_vclev2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1418 },
#else
    { 0, 0, output_1418 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev2sf_insn_unspec },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2251 */
  {
    "neon_vceqv4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1419 },
#else
    { 0, 0, output_1419 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4sf_insn_unspec },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2251 */
  {
    "neon_vcgtv4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1420 },
#else
    { 0, 0, output_1420 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4sf_insn_unspec },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2251 */
  {
    "neon_vcgev4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1421 },
#else
    { 0, 0, output_1421 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4sf_insn_unspec },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2251 */
  {
    "neon_vcltv4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1422 },
#else
    { 0, 0, output_1422 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4sf_insn_unspec },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2251 */
  {
    "neon_vclev4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1423 },
#else
    { 0, 0, output_1423 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4sf_insn_unspec },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgtuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgeuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgtuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgeuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgtuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgeuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgtuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgeuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgtuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgeuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgtuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2270 */
  {
    "neon_vcgeuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2300 */
  {
    "neon_vcagtv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv2sf_insn },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2300 */
  {
    "neon_vcagev2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev2sf_insn },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2300 */
  {
    "neon_vcagtv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv4sf_insn },
    &operand_data[1771],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2300 */
  {
    "neon_vcagev4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev4sf_insn },
    &operand_data[1771],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2311 */
  {
    "neon_vcagev2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev2sf_insn_unspec },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2311 */
  {
    "neon_vcagtv2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv2sf_insn_unspec },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2311 */
  {
    "neon_vcagev4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev4sf_insn_unspec },
    &operand_data[1771],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2311 */
  {
    "neon_vcagtv4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv4sf_insn_unspec },
    &operand_data[1771],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2321 */
  {
    "neon_vtstv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2321 */
  {
    "neon_vtstv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2321 */
  {
    "neon_vtstv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2321 */
  {
    "neon_vtstv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2321 */
  {
    "neon_vtstv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2321 */
  {
    "neon_vtstv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabdsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabduv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabdsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabduv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabdsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabduv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabdsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabduv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabdsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabduv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabdsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2331 */
  {
    "neon_vabduv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2341 */
  {
    "neon_vabdfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdfv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2341 */
  {
    "neon_vabdfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdfv4sf },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2351 */
  {
    "neon_vabdlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.s%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdlsv8qi },
    &operand_data[1705],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2351 */
  {
    "neon_vabdluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.u%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdluv8qi },
    &operand_data[1705],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2351 */
  {
    "neon_vabdlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.s%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdlsv4hi },
    &operand_data[1708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2351 */
  {
    "neon_vabdluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.u%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdluv4hi },
    &operand_data[1708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2351 */
  {
    "neon_vabdlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.s%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdlsv2si },
    &operand_data[1711],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2351 */
  {
    "neon_vabdluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.u%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdluv2si },
    &operand_data[1711],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabasv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv8qi },
    &operand_data[1510],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabauv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv8qi },
    &operand_data[1510],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabasv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv16qi },
    &operand_data[1514],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabauv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv16qi },
    &operand_data[1514],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabasv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv4hi },
    &operand_data[1518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabauv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv4hi },
    &operand_data[1518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabasv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv8hi },
    &operand_data[1522],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabauv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv8hi },
    &operand_data[1522],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabasv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv2si },
    &operand_data[1526],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabauv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv2si },
    &operand_data[1526],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabasv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv4si },
    &operand_data[1530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2361 */
  {
    "neon_vabauv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv4si },
    &operand_data[1530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2372 */
  {
    "neon_vabalsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.s%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabalsv8qi },
    &operand_data[1732],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2372 */
  {
    "neon_vabaluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.u%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabaluv8qi },
    &operand_data[1732],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2372 */
  {
    "neon_vabalsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.s%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabalsv4hi },
    &operand_data[1736],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2372 */
  {
    "neon_vabaluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.u%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabaluv4hi },
    &operand_data[1736],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2372 */
  {
    "neon_vabalsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.s%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabalsv2si },
    &operand_data[1740],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2372 */
  {
    "neon_vabaluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.u%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabaluv2si },
    &operand_data[1740],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vmaxuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2383 */
  {
    "neon_vminuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2393 */
  {
    "neon_vmaxfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxfv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2393 */
  {
    "neon_vminfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminfv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2393 */
  {
    "neon_vmaxfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxfv4sf },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2393 */
  {
    "neon_vminfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminfv4sf },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2404 */
  {
    "fmaxv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaxv2sf3 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2404 */
  {
    "fminv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fminv2sf3 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2404 */
  {
    "fmaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaxv4sf3 },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2404 */
  {
    "fminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fminv4sf3 },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv8qi },
    &operand_data[1774],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv8qi },
    &operand_data[1774],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv16qi },
    &operand_data[1776],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv16qi },
    &operand_data[1776],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv4hi },
    &operand_data[1778],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv4hi },
    &operand_data[1778],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv8hi },
    &operand_data[1780],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv8hi },
    &operand_data[1780],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv2si },
    &operand_data[1782],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv2si },
    &operand_data[1782],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv4si },
    &operand_data[1784],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2425 */
  {
    "neon_vpaddluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv4si },
    &operand_data[1784],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadalsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#8\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv8qi },
    &operand_data[1786],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadaluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#8\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv8qi },
    &operand_data[1786],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadalsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv16qi },
    &operand_data[1789],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadaluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv16qi },
    &operand_data[1789],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadalsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv4hi },
    &operand_data[1792],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadaluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv4hi },
    &operand_data[1792],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadalsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv8hi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadaluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv8hi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadalsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv2si },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadaluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv2si },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadalsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv4si },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2434 */
  {
    "neon_vpadaluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv4si },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpmaxsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpmaxuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxuv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpminsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpminuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminuv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpmaxsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpmaxuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxuv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpminsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpminuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminuv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpmaxsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpmaxuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxuv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpminsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2444 */
  {
    "neon_vpminuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminuv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2454 */
  {
    "neon_vpmaxfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxfv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2454 */
  {
    "neon_vpminfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminfv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2454 */
  {
    "neon_vpmaxfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxfv4sf },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2454 */
  {
    "neon_vpminfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminfv4sf },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2464 */
  {
    "neon_vrecpsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecps.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpsv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2464 */
  {
    "neon_vrecpsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecps.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpsv4sf },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2474 */
  {
    "neon_vrsqrtsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrts.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtsv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2474 */
  {
    "neon_vrsqrtsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrts.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtsv4sf },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2493 */
  {
    "neon_vqabsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv8qi },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2493 */
  {
    "neon_vqabsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv16qi },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2493 */
  {
    "neon_vqabsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv4hi },
    &operand_data[1477],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2493 */
  {
    "neon_vqabsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv8hi },
    &operand_data[1480],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2493 */
  {
    "neon_vqabsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv2si },
    &operand_data[1483],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2493 */
  {
    "neon_vqabsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv4si },
    &operand_data[1486],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2502 */
  {
    "neon_bswapv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_bswapv4hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2502 */
  {
    "neon_bswapv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_bswapv8hi },
    &operand_data[1806],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2502 */
  {
    "neon_bswapv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_bswapv2si },
    &operand_data[1808],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2502 */
  {
    "neon_bswapv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_bswapv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2502 */
  {
    "neon_bswapv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_bswapv2di },
    &operand_data[1812],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2546 */
  {
    "neon_vqnegv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv8qi },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2546 */
  {
    "neon_vqnegv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv16qi },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2546 */
  {
    "neon_vqnegv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv4hi },
    &operand_data[1477],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2546 */
  {
    "neon_vqnegv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv8hi },
    &operand_data[1480],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2546 */
  {
    "neon_vqnegv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv2si },
    &operand_data[1483],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2546 */
  {
    "neon_vqnegv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv4si },
    &operand_data[1486],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2555 */
  {
    "neon_vclsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv8qi },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2555 */
  {
    "neon_vclsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv16qi },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2555 */
  {
    "neon_vclsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv4hi },
    &operand_data[1477],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2555 */
  {
    "neon_vclsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv8hi },
    &operand_data[1480],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2555 */
  {
    "neon_vclsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv2si },
    &operand_data[1483],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2555 */
  {
    "neon_vclsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv4si },
    &operand_data[1486],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2564 */
  {
    "clzv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8qi2 },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2564 */
  {
    "clzv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv16qi2 },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2564 */
  {
    "clzv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4hi2 },
    &operand_data[1477],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2564 */
  {
    "clzv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8hi2 },
    &operand_data[1480],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2564 */
  {
    "clzv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv2si2 },
    &operand_data[1483],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2564 */
  {
    "clzv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4si2 },
    &operand_data[1486],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2581 */
  {
    "popcountv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcnt.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_popcountv8qi2 },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2581 */
  {
    "popcountv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcnt.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_popcountv16qi2 },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2598 */
  {
    "neon_vrecpev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.u32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpev2si },
    &operand_data[1483],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2598 */
  {
    "neon_vrecpev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpev2sf },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2598 */
  {
    "neon_vrecpev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.u32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpev4si },
    &operand_data[1486],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2598 */
  {
    "neon_vrecpev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpev4sf },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2607 */
  {
    "neon_vrsqrtev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.u32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtev2si },
    &operand_data[1483],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2607 */
  {
    "neon_vrsqrtev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtev2sf },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2607 */
  {
    "neon_vrsqrtev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.u32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtev4si },
    &operand_data[1486],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2607 */
  {
    "neon_vrsqrtev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtev4sf },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2625 */
  {
    "neon_vget_lanev8qi_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1603 },
#else
    { 0, 0, output_1603 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8qi_sext_internal },
    &operand_data[1814],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2625 */
  {
    "neon_vget_lanev4hi_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1604 },
#else
    { 0, 0, output_1604 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4hi_sext_internal },
    &operand_data[1817],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2625 */
  {
    "neon_vget_lanev2si_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1605 },
#else
    { 0, 0, output_1605 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2si_sext_internal },
    &operand_data[1820],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2625 */
  {
    "neon_vget_lanev2sf_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1606 },
#else
    { 0, 0, output_1606 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2sf_sext_internal },
    &operand_data[1823],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2644 */
  {
    "neon_vget_lanev8qi_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1607 },
#else
    { 0, 0, output_1607 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8qi_zext_internal },
    &operand_data[1814],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2644 */
  {
    "neon_vget_lanev4hi_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1608 },
#else
    { 0, 0, output_1608 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4hi_zext_internal },
    &operand_data[1817],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2644 */
  {
    "neon_vget_lanev2si_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1609 },
#else
    { 0, 0, output_1609 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2si_zext_internal },
    &operand_data[1820],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2644 */
  {
    "neon_vget_lanev2sf_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1610 },
#else
    { 0, 0, output_1610 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2sf_zext_internal },
    &operand_data[1823],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2663 */
  {
    "neon_vget_lanev16qi_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1611 },
#else
    { 0, 0, output_1611 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev16qi_sext_internal },
    &operand_data[1826],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2663 */
  {
    "neon_vget_lanev8hi_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1612 },
#else
    { 0, 0, output_1612 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8hi_sext_internal },
    &operand_data[1829],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2663 */
  {
    "neon_vget_lanev8hf_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1613 },
#else
    { 0, 0, output_1613 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8hf_sext_internal },
    &operand_data[1832],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2663 */
  {
    "neon_vget_lanev4si_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1614 },
#else
    { 0, 0, output_1614 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4si_sext_internal },
    &operand_data[1835],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2663 */
  {
    "neon_vget_lanev4sf_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1615 },
#else
    { 0, 0, output_1615 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4sf_sext_internal },
    &operand_data[1838],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2690 */
  {
    "neon_vget_lanev16qi_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1616 },
#else
    { 0, 0, output_1616 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev16qi_zext_internal },
    &operand_data[1826],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2690 */
  {
    "neon_vget_lanev8hi_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1617 },
#else
    { 0, 0, output_1617 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8hi_zext_internal },
    &operand_data[1829],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2690 */
  {
    "neon_vget_lanev8hf_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1618 },
#else
    { 0, 0, output_1618 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8hf_zext_internal },
    &operand_data[1832],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2690 */
  {
    "neon_vget_lanev4si_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1619 },
#else
    { 0, 0, output_1619 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4si_zext_internal },
    &operand_data[1835],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2690 */
  {
    "neon_vget_lanev4sf_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1620 },
#else
    { 0, 0, output_1620 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4sf_zext_internal },
    &operand_data[1838],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2858 */
  {
    "neon_vdup_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.8\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv8qi },
    &operand_data[1841],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2858 */
  {
    "neon_vdup_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv4hi },
    &operand_data[1843],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2858 */
  {
    "neon_vdup_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.8\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv16qi },
    &operand_data[1845],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2858 */
  {
    "neon_vdup_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv8hi },
    &operand_data[1847],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2866 */
  {
    "neon_vdup_nv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv4hf },
    &operand_data[1849],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2874 */
  {
    "neon_vdup_nv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv8hf },
    &operand_data[1851],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2882 */
  {
    "neon_vdup_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1627 },
#else
    { 0, output_1627, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv2si },
    &operand_data[1853],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:2882 */
  {
    "neon_vdup_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1628 },
#else
    { 0, output_1628, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv2sf },
    &operand_data[1855],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:2882 */
  {
    "neon_vdup_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1629 },
#else
    { 0, output_1629, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv4si },
    &operand_data[1857],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:2882 */
  {
    "neon_vdup_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1630 },
#else
    { 0, output_1630, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv4sf },
    &operand_data[1859],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:2902 */
  {
    "neon_vdup_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1631 },
#else
    { 0, output_1631, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv2di },
    &operand_data[1861],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:2913 */
  {
    "neon_vdup_lanev8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1632 },
#else
    { 0, 0, output_1632 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8qi_internal },
    &operand_data[1863],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2913 */
  {
    "neon_vdup_lanev16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1633 },
#else
    { 0, 0, output_1633 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev16qi_internal },
    &operand_data[1866],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2913 */
  {
    "neon_vdup_lanev4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1634 },
#else
    { 0, 0, output_1634 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4hi_internal },
    &operand_data[1869],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2913 */
  {
    "neon_vdup_lanev8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1635 },
#else
    { 0, 0, output_1635 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8hi_internal },
    &operand_data[1872],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2913 */
  {
    "neon_vdup_lanev2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1636 },
#else
    { 0, 0, output_1636 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev2si_internal },
    &operand_data[1875],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2913 */
  {
    "neon_vdup_lanev4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1637 },
#else
    { 0, 0, output_1637 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4si_internal },
    &operand_data[1878],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2913 */
  {
    "neon_vdup_lanev2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1638 },
#else
    { 0, 0, output_1638 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev2sf_internal },
    &operand_data[1881],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2913 */
  {
    "neon_vdup_lanev4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1639 },
#else
    { 0, 0, output_1639 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4sf_internal },
    &operand_data[1884],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1887],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1889],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1891],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1893],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1895],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1897],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1899],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1901],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1903],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1905],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1907],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2978 */
  {
    "*neon_vswpv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1909],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2994 */
  {
    "neon_vcombinev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev8qi },
    &operand_data[1911],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2994 */
  {
    "neon_vcombinev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev4hi },
    &operand_data[1914],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2994 */
  {
    "neon_vcombinev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev4hf },
    &operand_data[1917],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2994 */
  {
    "neon_vcombinev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev2si },
    &operand_data[1920],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2994 */
  {
    "neon_vcombinev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev2sf },
    &operand_data[1923],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2994 */
  {
    "neon_vcombinedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinedi },
    &operand_data[1926],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3032 */
  {
    "floatv2siv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2siv2sf2 },
    &operand_data[1929],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3032 */
  {
    "floatv4siv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4siv4sf2 },
    &operand_data[1931],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3040 */
  {
    "floatunsv2siv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.u32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsv2siv2sf2 },
    &operand_data[1929],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3040 */
  {
    "floatunsv4siv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.u32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsv4siv4sf2 },
    &operand_data[1931],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3048 */
  {
    "fix_truncv2sfv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv2sfv2si2 },
    &operand_data[1768],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3048 */
  {
    "fix_truncv4sfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4sfv4si2 },
    &operand_data[1771],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3056 */
  {
    "fixuns_truncv2sfv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncv2sfv2si2 },
    &operand_data[1768],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3056 */
  {
    "fixuns_truncv4sfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncv4sfv4si2 },
    &operand_data[1771],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3064 */
  {
    "neon_vcvtsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s%#32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv2sf },
    &operand_data[1768],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3064 */
  {
    "neon_vcvtuv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u%#32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv2sf },
    &operand_data[1768],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3064 */
  {
    "neon_vcvtsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s%#32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv4sf },
    &operand_data[1771],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3064 */
  {
    "neon_vcvtuv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u%#32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv4sf },
    &operand_data[1771],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3073 */
  {
    "neon_vcvtsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.s%#32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv2si },
    &operand_data[1929],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3073 */
  {
    "neon_vcvtuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.u%#32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv2si },
    &operand_data[1929],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3073 */
  {
    "neon_vcvtsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.s%#32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv4si },
    &operand_data[1931],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3073 */
  {
    "neon_vcvtuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.u%#32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv4si },
    &operand_data[1931],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3082 */
  {
    "neon_vcvtv4sfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.f16\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtv4sfv4hf },
    &operand_data[1933],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3091 */
  {
    "neon_vcvtv4hfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f16.f32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtv4hfv4sf },
    &operand_data[1935],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3100 */
  {
    "neon_vcvts_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1676 },
#else
    { 0, 0, output_1676 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv2sf },
    &operand_data[1937],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3100 */
  {
    "neon_vcvtu_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1677 },
#else
    { 0, 0, output_1677 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv2sf },
    &operand_data[1937],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3100 */
  {
    "neon_vcvts_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1678 },
#else
    { 0, 0, output_1678 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv4sf },
    &operand_data[1940],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3100 */
  {
    "neon_vcvtu_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1679 },
#else
    { 0, 0, output_1679 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv4sf },
    &operand_data[1940],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3113 */
  {
    "neon_vcvts_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1680 },
#else
    { 0, 0, output_1680 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv2si },
    &operand_data[1943],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3113 */
  {
    "neon_vcvtu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1681 },
#else
    { 0, 0, output_1681 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv2si },
    &operand_data[1943],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3113 */
  {
    "neon_vcvts_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1682 },
#else
    { 0, 0, output_1682 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv4si },
    &operand_data[1946],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3113 */
  {
    "neon_vcvtu_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1683 },
#else
    { 0, 0, output_1683 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv4si },
    &operand_data[1946],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3126 */
  {
    "neon_vmovnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i16\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovnv8hi },
    &operand_data[1723],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3126 */
  {
    "neon_vmovnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovnv4si },
    &operand_data[1726],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3126 */
  {
    "neon_vmovnv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i64\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovnv2di },
    &operand_data[1729],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3135 */
  {
    "neon_vqmovnsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.s%#16\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnsv8hi },
    &operand_data[1723],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3135 */
  {
    "neon_vqmovnuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.u%#16\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnuv8hi },
    &operand_data[1723],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3135 */
  {
    "neon_vqmovnsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.s%#32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnsv4si },
    &operand_data[1726],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3135 */
  {
    "neon_vqmovnuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.u%#32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnuv4si },
    &operand_data[1726],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3135 */
  {
    "neon_vqmovnsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.s%#64\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnsv2di },
    &operand_data[1729],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3135 */
  {
    "neon_vqmovnuv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.u%#64\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnuv2di },
    &operand_data[1729],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3144 */
  {
    "neon_vqmovunv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovun.s16\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovunv8hi },
    &operand_data[1723],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3144 */
  {
    "neon_vqmovunv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovun.s32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovunv4si },
    &operand_data[1726],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3144 */
  {
    "neon_vqmovunv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovun.s64\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovunv2di },
    &operand_data[1729],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3153 */
  {
    "neon_vmovlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s%#8\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovlsv8qi },
    &operand_data[1705],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3153 */
  {
    "neon_vmovluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u%#8\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovluv8qi },
    &operand_data[1705],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3153 */
  {
    "neon_vmovlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s%#16\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovlsv4hi },
    &operand_data[1708],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3153 */
  {
    "neon_vmovluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u%#16\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovluv4hi },
    &operand_data[1708],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3153 */
  {
    "neon_vmovlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s%#32\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovlsv2si },
    &operand_data[1711],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3153 */
  {
    "neon_vmovluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u%#32\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovluv2si },
    &operand_data[1711],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3162 */
  {
    "neon_vmul_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1702 },
#else
    { 0, 0, output_1702 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev4hi },
    &operand_data[1949],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3162 */
  {
    "neon_vmul_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1703 },
#else
    { 0, 0, output_1703 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev2si },
    &operand_data[1953],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3162 */
  {
    "neon_vmul_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1704 },
#else
    { 0, 0, output_1704 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev2sf },
    &operand_data[1957],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3179 */
  {
    "neon_vmul_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1705 },
#else
    { 0, 0, output_1705 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev8hi },
    &operand_data[1961],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3179 */
  {
    "neon_vmul_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1706 },
#else
    { 0, 0, output_1706 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev4si },
    &operand_data[1965],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3179 */
  {
    "neon_vmul_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1707 },
#else
    { 0, 0, output_1707 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev4sf },
    &operand_data[1969],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3196 */
  {
    "neon_vmulls_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1708 },
#else
    { 0, 0, output_1708 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulls_lanev4hi },
    &operand_data[1973],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3196 */
  {
    "neon_vmullu_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1709 },
#else
    { 0, 0, output_1709 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullu_lanev4hi },
    &operand_data[1973],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3196 */
  {
    "neon_vmulls_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1710 },
#else
    { 0, 0, output_1710 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulls_lanev2si },
    &operand_data[1977],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3196 */
  {
    "neon_vmullu_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1711 },
#else
    { 0, 0, output_1711 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullu_lanev2si },
    &operand_data[1977],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3210 */
  {
    "neon_vqdmull_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1712 },
#else
    { 0, 0, output_1712 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmull_lanev4hi },
    &operand_data[1973],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3210 */
  {
    "neon_vqdmull_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1713 },
#else
    { 0, 0, output_1713 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmull_lanev2si },
    &operand_data[1977],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3224 */
  {
    "neon_vqdmulh_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1714 },
#else
    { 0, 0, output_1714 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_lanev8hi },
    &operand_data[1961],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3224 */
  {
    "neon_vqrdmulh_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1715 },
#else
    { 0, 0, output_1715 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_lanev8hi },
    &operand_data[1961],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3224 */
  {
    "neon_vqdmulh_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1716 },
#else
    { 0, 0, output_1716 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_lanev4si },
    &operand_data[1965],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3224 */
  {
    "neon_vqrdmulh_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1717 },
#else
    { 0, 0, output_1717 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_lanev4si },
    &operand_data[1965],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3238 */
  {
    "neon_vqdmulh_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1718 },
#else
    { 0, 0, output_1718 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_lanev4hi },
    &operand_data[1949],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3238 */
  {
    "neon_vqrdmulh_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1719 },
#else
    { 0, 0, output_1719 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_lanev4hi },
    &operand_data[1949],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3238 */
  {
    "neon_vqdmulh_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1720 },
#else
    { 0, 0, output_1720 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_lanev2si },
    &operand_data[1953],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3238 */
  {
    "neon_vqrdmulh_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1721 },
#else
    { 0, 0, output_1721 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_lanev2si },
    &operand_data[1953],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3253 */
  {
    "neon_vqrdmlah_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1722 },
#else
    { 0, 0, output_1722 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlah_lanev8hi },
    &operand_data[1981],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3253 */
  {
    "neon_vqrdmlsh_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1723 },
#else
    { 0, 0, output_1723 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlsh_lanev8hi },
    &operand_data[1981],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3253 */
  {
    "neon_vqrdmlah_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1724 },
#else
    { 0, 0, output_1724 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlah_lanev4si },
    &operand_data[1986],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3253 */
  {
    "neon_vqrdmlsh_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1725 },
#else
    { 0, 0, output_1725 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlsh_lanev4si },
    &operand_data[1986],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3269 */
  {
    "neon_vqrdmlah_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1726 },
#else
    { 0, 0, output_1726 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlah_lanev4hi },
    &operand_data[1991],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3269 */
  {
    "neon_vqrdmlsh_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1727 },
#else
    { 0, 0, output_1727 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlsh_lanev4hi },
    &operand_data[1991],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3269 */
  {
    "neon_vqrdmlah_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1728 },
#else
    { 0, 0, output_1728 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlah_lanev2si },
    &operand_data[1996],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3269 */
  {
    "neon_vqrdmlsh_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1729 },
#else
    { 0, 0, output_1729 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlsh_lanev2si },
    &operand_data[1996],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3285 */
  {
    "neon_vmla_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1730 },
#else
    { 0, 0, output_1730 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev4hi },
    &operand_data[1991],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3285 */
  {
    "neon_vmla_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1731 },
#else
    { 0, 0, output_1731 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev2si },
    &operand_data[1996],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3285 */
  {
    "neon_vmla_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1732 },
#else
    { 0, 0, output_1732 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev2sf },
    &operand_data[2001],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3303 */
  {
    "neon_vmla_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1733 },
#else
    { 0, 0, output_1733 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev8hi },
    &operand_data[1981],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3303 */
  {
    "neon_vmla_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1734 },
#else
    { 0, 0, output_1734 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev4si },
    &operand_data[1986],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3303 */
  {
    "neon_vmla_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1735 },
#else
    { 0, 0, output_1735 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev4sf },
    &operand_data[2006],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3321 */
  {
    "neon_vmlals_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1736 },
#else
    { 0, 0, output_1736 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlals_lanev4hi },
    &operand_data[2011],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3321 */
  {
    "neon_vmlalu_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1737 },
#else
    { 0, 0, output_1737 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalu_lanev4hi },
    &operand_data[2011],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3321 */
  {
    "neon_vmlals_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1738 },
#else
    { 0, 0, output_1738 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlals_lanev2si },
    &operand_data[2016],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3321 */
  {
    "neon_vmlalu_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1739 },
#else
    { 0, 0, output_1739 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalu_lanev2si },
    &operand_data[2016],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3336 */
  {
    "neon_vqdmlal_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1740 },
#else
    { 0, 0, output_1740 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlal_lanev4hi },
    &operand_data[2011],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3336 */
  {
    "neon_vqdmlal_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1741 },
#else
    { 0, 0, output_1741 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlal_lanev2si },
    &operand_data[2016],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3351 */
  {
    "neon_vmls_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1742 },
#else
    { 0, 0, output_1742 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev4hi },
    &operand_data[1991],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3351 */
  {
    "neon_vmls_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1743 },
#else
    { 0, 0, output_1743 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev2si },
    &operand_data[1996],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3351 */
  {
    "neon_vmls_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1744 },
#else
    { 0, 0, output_1744 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev2sf },
    &operand_data[2001],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3369 */
  {
    "neon_vmls_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1745 },
#else
    { 0, 0, output_1745 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev8hi },
    &operand_data[1981],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3369 */
  {
    "neon_vmls_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1746 },
#else
    { 0, 0, output_1746 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev4si },
    &operand_data[1986],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3369 */
  {
    "neon_vmls_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1747 },
#else
    { 0, 0, output_1747 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev4sf },
    &operand_data[2006],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3387 */
  {
    "neon_vmlsls_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1748 },
#else
    { 0, 0, output_1748 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsls_lanev4hi },
    &operand_data[2011],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3387 */
  {
    "neon_vmlslu_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1749 },
#else
    { 0, 0, output_1749 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslu_lanev4hi },
    &operand_data[2011],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3387 */
  {
    "neon_vmlsls_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1750 },
#else
    { 0, 0, output_1750 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsls_lanev2si },
    &operand_data[2016],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3387 */
  {
    "neon_vmlslu_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1751 },
#else
    { 0, 0, output_1751 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslu_lanev2si },
    &operand_data[2016],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3402 */
  {
    "neon_vqdmlsl_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1752 },
#else
    { 0, 0, output_1752 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlsl_lanev4hi },
    &operand_data[2011],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3402 */
  {
    "neon_vqdmlsl_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1753 },
#else
    { 0, 0, output_1753 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlsl_lanev2si },
    &operand_data[2016],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1754 },
#else
    { 0, 0, output_1754 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv8qi },
    &operand_data[2021],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1755 },
#else
    { 0, 0, output_1755 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv16qi },
    &operand_data[2025],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1756 },
#else
    { 0, 0, output_1756 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv4hi },
    &operand_data[2029],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1757 },
#else
    { 0, 0, output_1757 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv8hi },
    &operand_data[2033],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1758 },
#else
    { 0, 0, output_1758 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv2si },
    &operand_data[2037],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1759 },
#else
    { 0, 0, output_1759 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv4si },
    &operand_data[2041],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1760 },
#else
    { 0, 0, output_1760 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv4hf },
    &operand_data[2045],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1761 },
#else
    { 0, 0, output_1761 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv8hf },
    &operand_data[2049],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1762 },
#else
    { 0, 0, output_1762 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv2sf },
    &operand_data[2053],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1763 },
#else
    { 0, 0, output_1763 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv4sf },
    &operand_data[2057],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1764 },
#else
    { 0, 0, output_1764 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextdi },
    &operand_data[2061],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3681 */
  {
    "neon_vextv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1765 },
#else
    { 0, 0, output_1765 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv2di },
    &operand_data[2065],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v8qi },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v16qi },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v4hi },
    &operand_data[1477],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v8hi },
    &operand_data[1480],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v2si },
    &operand_data[1483],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v4si },
    &operand_data[1486],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v4hf },
    &operand_data[1489],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v8hf },
    &operand_data[1492],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v2sf },
    &operand_data[1495],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v4sf },
    &operand_data[1498],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3695 */
  {
    "neon_vrev64v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.64\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v2di },
    &operand_data[1501],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3704 */
  {
    "neon_vrev32v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev32v8qi },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3704 */
  {
    "neon_vrev32v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev32v4hi },
    &operand_data[1477],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3704 */
  {
    "neon_vrev32v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev32v16qi },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3704 */
  {
    "neon_vrev32v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev32v8hi },
    &operand_data[1480],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3713 */
  {
    "neon_vrev16v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev16v8qi },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3713 */
  {
    "neon_vrev16v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev16v16qi },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1783 },
#else
    { 0, output_1783, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8qi_internal },
    &operand_data[2069],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1784 },
#else
    { 0, output_1784, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv16qi_internal },
    &operand_data[2073],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1785 },
#else
    { 0, output_1785, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4hi_internal },
    &operand_data[2077],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1786 },
#else
    { 0, output_1786, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8hi_internal },
    &operand_data[2081],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1787 },
#else
    { 0, output_1787, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2si_internal },
    &operand_data[2085],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1788 },
#else
    { 0, output_1788, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4si_internal },
    &operand_data[2089],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv4hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1789 },
#else
    { 0, output_1789, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4hf_internal },
    &operand_data[2093],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv8hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1790 },
#else
    { 0, output_1790, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8hf_internal },
    &operand_data[2097],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1791 },
#else
    { 0, output_1791, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2sf_internal },
    &operand_data[2101],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1792 },
#else
    { 0, output_1792, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4sf_internal },
    &operand_data[2105],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbsldi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1793 },
#else
    { 0, output_1793, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbsldi_internal },
    &operand_data[2109],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3730 */
  {
    "neon_vbslv2di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1794 },
#else
    { 0, output_1794, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2di_internal },
    &operand_data[2113],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshlsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsdi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshludi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshludi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshlsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsdi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshludi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshludi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshlsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vshluv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshlsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3757 */
  {
    "neon_vrshluv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv16qi },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv8hi },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv4si },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshlsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsdi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshludi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshludi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshlsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsdi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshludi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshludi },
    &operand_data[1676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshlsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqshluv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshlsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3768 */
  {
    "neon_vqrshluv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv2di },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshrs_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1859 },
#else
    { 0, 0, output_1859 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv8qi },
    &operand_data[1863],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshru_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1860 },
#else
    { 0, 0, output_1860 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv8qi },
    &operand_data[1863],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshrs_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1861 },
#else
    { 0, 0, output_1861 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv8qi },
    &operand_data[1863],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshru_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1862 },
#else
    { 0, 0, output_1862 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv8qi },
    &operand_data[1863],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshrs_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1863 },
#else
    { 0, 0, output_1863 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv16qi },
    &operand_data[2117],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshru_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1864 },
#else
    { 0, 0, output_1864 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv16qi },
    &operand_data[2117],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshrs_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1865 },
#else
    { 0, 0, output_1865 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv16qi },
    &operand_data[2117],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshru_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1866 },
#else
    { 0, 0, output_1866 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv16qi },
    &operand_data[2117],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshrs_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1867 },
#else
    { 0, 0, output_1867 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv4hi },
    &operand_data[1869],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshru_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1868 },
#else
    { 0, 0, output_1868 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv4hi },
    &operand_data[1869],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshrs_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1869 },
#else
    { 0, 0, output_1869 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv4hi },
    &operand_data[1869],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshru_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1870 },
#else
    { 0, 0, output_1870 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv4hi },
    &operand_data[1869],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshrs_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1871 },
#else
    { 0, 0, output_1871 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv8hi },
    &operand_data[2120],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshru_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1872 },
#else
    { 0, 0, output_1872 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv8hi },
    &operand_data[2120],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshrs_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1873 },
#else
    { 0, 0, output_1873 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv8hi },
    &operand_data[2120],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshru_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1874 },
#else
    { 0, 0, output_1874 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv8hi },
    &operand_data[2120],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshrs_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1875 },
#else
    { 0, 0, output_1875 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv2si },
    &operand_data[1875],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshru_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1876 },
#else
    { 0, 0, output_1876 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv2si },
    &operand_data[1875],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshrs_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1877 },
#else
    { 0, 0, output_1877 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv2si },
    &operand_data[1875],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshru_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1878 },
#else
    { 0, 0, output_1878 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv2si },
    &operand_data[1875],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshrs_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1879 },
#else
    { 0, 0, output_1879 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv4si },
    &operand_data[2123],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshru_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1880 },
#else
    { 0, 0, output_1880 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv4si },
    &operand_data[2123],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshrs_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1881 },
#else
    { 0, 0, output_1881 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv4si },
    &operand_data[2123],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshru_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1882 },
#else
    { 0, 0, output_1882 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv4si },
    &operand_data[2123],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshrs_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1883 },
#else
    { 0, 0, output_1883 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_ndi },
    &operand_data[2126],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshru_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1884 },
#else
    { 0, 0, output_1884 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_ndi },
    &operand_data[2126],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshrs_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1885 },
#else
    { 0, 0, output_1885 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_ndi },
    &operand_data[2126],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshru_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1886 },
#else
    { 0, 0, output_1886 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_ndi },
    &operand_data[2126],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshrs_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1887 },
#else
    { 0, 0, output_1887 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv2di },
    &operand_data[2129],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vshru_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1888 },
#else
    { 0, 0, output_1888 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv2di },
    &operand_data[2129],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshrs_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1889 },
#else
    { 0, 0, output_1889 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv2di },
    &operand_data[2129],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3779 */
  {
    "neon_vrshru_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1890 },
#else
    { 0, 0, output_1890 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv2di },
    &operand_data[2129],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3793 */
  {
    "neon_vshrn_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1891 },
#else
    { 0, 0, output_1891 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrn_nv8hi },
    &operand_data[2132],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3793 */
  {
    "neon_vrshrn_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1892 },
#else
    { 0, 0, output_1892 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrn_nv8hi },
    &operand_data[2132],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3793 */
  {
    "neon_vshrn_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1893 },
#else
    { 0, 0, output_1893 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrn_nv4si },
    &operand_data[2135],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3793 */
  {
    "neon_vrshrn_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1894 },
#else
    { 0, 0, output_1894 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrn_nv4si },
    &operand_data[2135],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3793 */
  {
    "neon_vshrn_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1895 },
#else
    { 0, 0, output_1895 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrn_nv2di },
    &operand_data[2138],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3793 */
  {
    "neon_vrshrn_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1896 },
#else
    { 0, 0, output_1896 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrn_nv2di },
    &operand_data[2138],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqshrns_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1897 },
#else
    { 0, 0, output_1897 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrns_nv8hi },
    &operand_data[2132],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqshrnu_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1898 },
#else
    { 0, 0, output_1898 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrnu_nv8hi },
    &operand_data[2132],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqrshrns_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1899 },
#else
    { 0, 0, output_1899 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrns_nv8hi },
    &operand_data[2132],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqrshrnu_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1900 },
#else
    { 0, 0, output_1900 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrnu_nv8hi },
    &operand_data[2132],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqshrns_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1901 },
#else
    { 0, 0, output_1901 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrns_nv4si },
    &operand_data[2135],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqshrnu_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1902 },
#else
    { 0, 0, output_1902 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrnu_nv4si },
    &operand_data[2135],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqrshrns_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1903 },
#else
    { 0, 0, output_1903 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrns_nv4si },
    &operand_data[2135],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqrshrnu_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1904 },
#else
    { 0, 0, output_1904 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrnu_nv4si },
    &operand_data[2135],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqshrns_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1905 },
#else
    { 0, 0, output_1905 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrns_nv2di },
    &operand_data[2138],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqshrnu_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1906 },
#else
    { 0, 0, output_1906 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrnu_nv2di },
    &operand_data[2138],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqrshrns_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1907 },
#else
    { 0, 0, output_1907 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrns_nv2di },
    &operand_data[2138],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3807 */
  {
    "neon_vqrshrnu_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1908 },
#else
    { 0, 0, output_1908 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrnu_nv2di },
    &operand_data[2138],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3821 */
  {
    "neon_vqshrun_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1909 },
#else
    { 0, 0, output_1909 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrun_nv8hi },
    &operand_data[2132],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3821 */
  {
    "neon_vqrshrun_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1910 },
#else
    { 0, 0, output_1910 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrun_nv8hi },
    &operand_data[2132],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3821 */
  {
    "neon_vqshrun_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1911 },
#else
    { 0, 0, output_1911 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrun_nv4si },
    &operand_data[2135],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3821 */
  {
    "neon_vqrshrun_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1912 },
#else
    { 0, 0, output_1912 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrun_nv4si },
    &operand_data[2135],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3821 */
  {
    "neon_vqshrun_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1913 },
#else
    { 0, 0, output_1913 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrun_nv2di },
    &operand_data[2138],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3821 */
  {
    "neon_vqrshrun_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1914 },
#else
    { 0, 0, output_1914 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrun_nv2di },
    &operand_data[2138],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3834 */
  {
    "neon_vshl_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1915 },
#else
    { 0, 0, output_1915 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv8qi },
    &operand_data[1863],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3834 */
  {
    "neon_vshl_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1916 },
#else
    { 0, 0, output_1916 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv16qi },
    &operand_data[2117],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3834 */
  {
    "neon_vshl_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1917 },
#else
    { 0, 0, output_1917 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv4hi },
    &operand_data[1869],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3834 */
  {
    "neon_vshl_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1918 },
#else
    { 0, 0, output_1918 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv8hi },
    &operand_data[2120],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3834 */
  {
    "neon_vshl_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1919 },
#else
    { 0, 0, output_1919 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv2si },
    &operand_data[1875],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3834 */
  {
    "neon_vshl_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1920 },
#else
    { 0, 0, output_1920 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv4si },
    &operand_data[2123],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3834 */
  {
    "neon_vshl_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1921 },
#else
    { 0, 0, output_1921 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_ndi },
    &operand_data[2126],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3834 */
  {
    "neon_vshl_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1922 },
#else
    { 0, 0, output_1922 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv2di },
    &operand_data[2129],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_s_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1923 },
#else
    { 0, 0, output_1923 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv8qi },
    &operand_data[1863],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_u_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1924 },
#else
    { 0, 0, output_1924 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv8qi },
    &operand_data[1863],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_s_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1925 },
#else
    { 0, 0, output_1925 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv16qi },
    &operand_data[2117],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_u_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1926 },
#else
    { 0, 0, output_1926 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv16qi },
    &operand_data[2117],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_s_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1927 },
#else
    { 0, 0, output_1927 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv4hi },
    &operand_data[1869],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_u_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1928 },
#else
    { 0, 0, output_1928 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv4hi },
    &operand_data[1869],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_s_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1929 },
#else
    { 0, 0, output_1929 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv8hi },
    &operand_data[2120],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_u_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1930 },
#else
    { 0, 0, output_1930 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv8hi },
    &operand_data[2120],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_s_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1931 },
#else
    { 0, 0, output_1931 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv2si },
    &operand_data[1875],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_u_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1932 },
#else
    { 0, 0, output_1932 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv2si },
    &operand_data[1875],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_s_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1933 },
#else
    { 0, 0, output_1933 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv4si },
    &operand_data[2123],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_u_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1934 },
#else
    { 0, 0, output_1934 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv4si },
    &operand_data[2123],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_s_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1935 },
#else
    { 0, 0, output_1935 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_ndi },
    &operand_data[2126],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_u_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1936 },
#else
    { 0, 0, output_1936 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_ndi },
    &operand_data[2126],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_s_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1937 },
#else
    { 0, 0, output_1937 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv2di },
    &operand_data[2129],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3847 */
  {
    "neon_vqshl_u_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1938 },
#else
    { 0, 0, output_1938 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv2di },
    &operand_data[2129],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3860 */
  {
    "neon_vqshlu_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1939 },
#else
    { 0, 0, output_1939 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv8qi },
    &operand_data[1863],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3860 */
  {
    "neon_vqshlu_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1940 },
#else
    { 0, 0, output_1940 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv16qi },
    &operand_data[2117],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3860 */
  {
    "neon_vqshlu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1941 },
#else
    { 0, 0, output_1941 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv4hi },
    &operand_data[1869],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3860 */
  {
    "neon_vqshlu_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1942 },
#else
    { 0, 0, output_1942 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv8hi },
    &operand_data[2120],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3860 */
  {
    "neon_vqshlu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1943 },
#else
    { 0, 0, output_1943 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv2si },
    &operand_data[1875],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3860 */
  {
    "neon_vqshlu_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1944 },
#else
    { 0, 0, output_1944 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv4si },
    &operand_data[2123],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3860 */
  {
    "neon_vqshlu_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1945 },
#else
    { 0, 0, output_1945 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_ndi },
    &operand_data[2126],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3860 */
  {
    "neon_vqshlu_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1946 },
#else
    { 0, 0, output_1946 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv2di },
    &operand_data[2129],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3873 */
  {
    "neon_vshlls_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1947 },
#else
    { 0, 0, output_1947 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlls_nv8qi },
    &operand_data[2141],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3873 */
  {
    "neon_vshllu_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1948 },
#else
    { 0, 0, output_1948 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshllu_nv8qi },
    &operand_data[2141],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3873 */
  {
    "neon_vshlls_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1949 },
#else
    { 0, 0, output_1949 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlls_nv4hi },
    &operand_data[2144],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3873 */
  {
    "neon_vshllu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1950 },
#else
    { 0, 0, output_1950 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshllu_nv4hi },
    &operand_data[2144],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3873 */
  {
    "neon_vshlls_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1951 },
#else
    { 0, 0, output_1951 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlls_nv2si },
    &operand_data[2147],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3873 */
  {
    "neon_vshllu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1952 },
#else
    { 0, 0, output_1952 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshllu_nv2si },
    &operand_data[2147],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsras_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1953 },
#else
    { 0, 0, output_1953 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv8qi },
    &operand_data[2150],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsrau_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1954 },
#else
    { 0, 0, output_1954 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv8qi },
    &operand_data[2150],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsras_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1955 },
#else
    { 0, 0, output_1955 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv8qi },
    &operand_data[2150],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsrau_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1956 },
#else
    { 0, 0, output_1956 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv8qi },
    &operand_data[2150],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsras_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1957 },
#else
    { 0, 0, output_1957 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv16qi },
    &operand_data[2154],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsrau_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1958 },
#else
    { 0, 0, output_1958 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv16qi },
    &operand_data[2154],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsras_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1959 },
#else
    { 0, 0, output_1959 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv16qi },
    &operand_data[2154],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsrau_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1960 },
#else
    { 0, 0, output_1960 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv16qi },
    &operand_data[2154],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsras_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1961 },
#else
    { 0, 0, output_1961 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv4hi },
    &operand_data[2158],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsrau_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1962 },
#else
    { 0, 0, output_1962 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv4hi },
    &operand_data[2158],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsras_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1963 },
#else
    { 0, 0, output_1963 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv4hi },
    &operand_data[2158],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsrau_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1964 },
#else
    { 0, 0, output_1964 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv4hi },
    &operand_data[2158],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsras_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1965 },
#else
    { 0, 0, output_1965 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv8hi },
    &operand_data[2162],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsrau_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1966 },
#else
    { 0, 0, output_1966 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv8hi },
    &operand_data[2162],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsras_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1967 },
#else
    { 0, 0, output_1967 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv8hi },
    &operand_data[2162],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsrau_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1968 },
#else
    { 0, 0, output_1968 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv8hi },
    &operand_data[2162],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsras_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1969 },
#else
    { 0, 0, output_1969 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv2si },
    &operand_data[2166],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsrau_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1970 },
#else
    { 0, 0, output_1970 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv2si },
    &operand_data[2166],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsras_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1971 },
#else
    { 0, 0, output_1971 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv2si },
    &operand_data[2166],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsrau_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1972 },
#else
    { 0, 0, output_1972 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv2si },
    &operand_data[2166],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsras_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1973 },
#else
    { 0, 0, output_1973 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv4si },
    &operand_data[2170],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsrau_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1974 },
#else
    { 0, 0, output_1974 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv4si },
    &operand_data[2170],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsras_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1975 },
#else
    { 0, 0, output_1975 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv4si },
    &operand_data[2170],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsrau_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1976 },
#else
    { 0, 0, output_1976 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv4si },
    &operand_data[2170],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsras_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1977 },
#else
    { 0, 0, output_1977 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_ndi },
    &operand_data[2174],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsrau_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1978 },
#else
    { 0, 0, output_1978 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_ndi },
    &operand_data[2174],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsras_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1979 },
#else
    { 0, 0, output_1979 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_ndi },
    &operand_data[2174],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsrau_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1980 },
#else
    { 0, 0, output_1980 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_ndi },
    &operand_data[2174],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsras_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1981 },
#else
    { 0, 0, output_1981 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv2di },
    &operand_data[2178],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vsrau_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1982 },
#else
    { 0, 0, output_1982 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv2di },
    &operand_data[2178],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsras_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1983 },
#else
    { 0, 0, output_1983 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv2di },
    &operand_data[2178],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3888 */
  {
    "neon_vrsrau_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1984 },
#else
    { 0, 0, output_1984 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv2di },
    &operand_data[2178],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3902 */
  {
    "neon_vsri_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1985 },
#else
    { 0, 0, output_1985 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv8qi },
    &operand_data[2150],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3902 */
  {
    "neon_vsri_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1986 },
#else
    { 0, 0, output_1986 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv16qi },
    &operand_data[2154],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3902 */
  {
    "neon_vsri_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1987 },
#else
    { 0, 0, output_1987 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv4hi },
    &operand_data[2158],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3902 */
  {
    "neon_vsri_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1988 },
#else
    { 0, 0, output_1988 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv8hi },
    &operand_data[2162],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3902 */
  {
    "neon_vsri_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1989 },
#else
    { 0, 0, output_1989 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv2si },
    &operand_data[2166],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3902 */
  {
    "neon_vsri_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1990 },
#else
    { 0, 0, output_1990 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv4si },
    &operand_data[2170],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3902 */
  {
    "neon_vsri_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1991 },
#else
    { 0, 0, output_1991 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_ndi },
    &operand_data[2174],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3902 */
  {
    "neon_vsri_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1992 },
#else
    { 0, 0, output_1992 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv2di },
    &operand_data[2178],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3916 */
  {
    "neon_vsli_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1993 },
#else
    { 0, 0, output_1993 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv8qi },
    &operand_data[2150],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3916 */
  {
    "neon_vsli_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1994 },
#else
    { 0, 0, output_1994 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv16qi },
    &operand_data[2154],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3916 */
  {
    "neon_vsli_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1995 },
#else
    { 0, 0, output_1995 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv4hi },
    &operand_data[2158],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3916 */
  {
    "neon_vsli_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1996 },
#else
    { 0, 0, output_1996 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv8hi },
    &operand_data[2162],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3916 */
  {
    "neon_vsli_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1997 },
#else
    { 0, 0, output_1997 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv2si },
    &operand_data[2166],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3916 */
  {
    "neon_vsli_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1998 },
#else
    { 0, 0, output_1998 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv4si },
    &operand_data[2170],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3916 */
  {
    "neon_vsli_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1999 },
#else
    { 0, 0, output_1999 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_ndi },
    &operand_data[2174],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3916 */
  {
    "neon_vsli_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2000 },
#else
    { 0, 0, output_2000 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv2di },
    &operand_data[2178],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3930 */
  {
    "neon_vtbl1v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtbl.8\t%P0, {%P1}, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl1v8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3940 */
  {
    "neon_vtbl2v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2002 },
#else
    { 0, 0, output_2002 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl2v8qi },
    &operand_data[2182],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3961 */
  {
    "neon_vtbl3v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2003 },
#else
    { 0, 0, output_2003 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl3v8qi },
    &operand_data[2185],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3983 */
  {
    "neon_vtbl4v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2004 },
#else
    { 0, 0, output_2004 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl4v8qi },
    &operand_data[2188],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4007 */
  {
    "neon_vtbl1v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl1v16qi },
    &operand_data[2191],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4038 */
  {
    "neon_vtbl2v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl2v16qi },
    &operand_data[2194],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4073 */
  {
    "neon_vcombinev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev16qi },
    &operand_data[2197],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4089 */
  {
    "neon_vtbx1v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtbx.8\t%P0, {%P2}, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbx1v8qi },
    &operand_data[1510],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4100 */
  {
    "neon_vtbx2v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2009 },
#else
    { 0, 0, output_2009 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbx2v8qi },
    &operand_data[2200],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4122 */
  {
    "neon_vtbx3v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2010 },
#else
    { 0, 0, output_2010 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbx3v8qi },
    &operand_data[2204],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4145 */
  {
    "neon_vtbx4v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2011 },
#else
    { 0, 0, output_2011 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbx4v8qi },
    &operand_data[2208],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4182 */
  {
    "*neon_vtrnv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.8\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2212],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4182 */
  {
    "*neon_vtrnv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2216],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4182 */
  {
    "*neon_vtrnv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2220],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4182 */
  {
    "*neon_vtrnv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2224],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4182 */
  {
    "*neon_vtrnv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2228],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4182 */
  {
    "*neon_vtrnv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2232],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4182 */
  {
    "*neon_vtrnv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2236],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4182 */
  {
    "*neon_vtrnv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2240],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4208 */
  {
    "*neon_vzipv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.8\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2212],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4208 */
  {
    "*neon_vzipv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2216],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4208 */
  {
    "*neon_vzipv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2220],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4208 */
  {
    "*neon_vzipv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2224],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4208 */
  {
    "*neon_vzipv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2228],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4208 */
  {
    "*neon_vzipv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2232],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4208 */
  {
    "*neon_vzipv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2236],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4208 */
  {
    "*neon_vzipv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2240],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4234 */
  {
    "*neon_vuzpv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.8\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2212],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4234 */
  {
    "*neon_vuzpv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2216],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4234 */
  {
    "*neon_vuzpv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2220],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4234 */
  {
    "*neon_vuzpv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2224],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4234 */
  {
    "*neon_vuzpv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2228],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4234 */
  {
    "*neon_vuzpv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2232],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4234 */
  {
    "*neon_vuzpv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2236],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4234 */
  {
    "*neon_vuzpv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2240],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v8qi },
    &operand_data[2244],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v16qi },
    &operand_data[2246],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v4hi },
    &operand_data[2248],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v8hi },
    &operand_data[2250],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v2si },
    &operand_data[2252],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v4si },
    &operand_data[2254],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v4hf },
    &operand_data[2256],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v8hf },
    &operand_data[2258],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v2sf },
    &operand_data[2260],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v4sf },
    &operand_data[2262],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1di },
    &operand_data[2264],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4253 */
  {
    "neon_vld1v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v2di },
    &operand_data[2266],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4265 */
  {
    "neon_vld1_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2048 },
#else
    { 0, 0, output_2048 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev8qi },
    &operand_data[2268],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4265 */
  {
    "neon_vld1_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2049 },
#else
    { 0, 0, output_2049 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev4hi },
    &operand_data[2272],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4265 */
  {
    "neon_vld1_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2050 },
#else
    { 0, 0, output_2050 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev4hf },
    &operand_data[2276],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4265 */
  {
    "neon_vld1_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2051 },
#else
    { 0, 0, output_2051 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev2si },
    &operand_data[2280],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4265 */
  {
    "neon_vld1_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2052 },
#else
    { 0, 0, output_2052 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev2sf },
    &operand_data[2284],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4265 */
  {
    "neon_vld1_lanedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2053 },
#else
    { 0, 0, output_2053 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanedi },
    &operand_data[2288],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4286 */
  {
    "neon_vld1_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2054 },
#else
    { 0, 0, output_2054 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev16qi },
    &operand_data[2292],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4286 */
  {
    "neon_vld1_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2055 },
#else
    { 0, 0, output_2055 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev8hi },
    &operand_data[2296],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4286 */
  {
    "neon_vld1_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2056 },
#else
    { 0, 0, output_2056 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev8hf },
    &operand_data[2300],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4286 */
  {
    "neon_vld1_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2057 },
#else
    { 0, 0, output_2057 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev4si },
    &operand_data[2304],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4286 */
  {
    "neon_vld1_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2058 },
#else
    { 0, 0, output_2058 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev4sf },
    &operand_data[2308],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4286 */
  {
    "neon_vld1_lanev2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2059 },
#else
    { 0, 0, output_2059 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev2di },
    &operand_data[2312],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4313 */
  {
    "neon_vld1_dupv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv8qi },
    &operand_data[2268],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4313 */
  {
    "neon_vld1_dupv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv4hi },
    &operand_data[2272],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4313 */
  {
    "neon_vld1_dupv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv4hf },
    &operand_data[2276],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4313 */
  {
    "neon_vld1_dupv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv2si },
    &operand_data[2280],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4313 */
  {
    "neon_vld1_dupv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv2sf },
    &operand_data[2284],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4330 */
  {
    "neon_vld1_dupv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2065 },
#else
    { 0, 0, output_2065 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv16qi },
    &operand_data[2292],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4330 */
  {
    "neon_vld1_dupv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2066 },
#else
    { 0, 0, output_2066 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv8hi },
    &operand_data[2296],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4330 */
  {
    "neon_vld1_dupv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2067 },
#else
    { 0, 0, output_2067 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv8hf },
    &operand_data[2300],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4330 */
  {
    "neon_vld1_dupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2068 },
#else
    { 0, 0, output_2068 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv4si },
    &operand_data[2304],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4330 */
  {
    "neon_vld1_dupv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2069 },
#else
    { 0, 0, output_2069 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv4sf },
    &operand_data[2308],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4340 */
  {
    "neon_vld1_dupv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv2di },
    &operand_data[2312],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v8qi },
    &operand_data[2316],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v16qi },
    &operand_data[2318],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v4hi },
    &operand_data[2320],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v8hi },
    &operand_data[2322],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v2si },
    &operand_data[2324],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v4si },
    &operand_data[2326],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v4hf },
    &operand_data[2328],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v8hf },
    &operand_data[2330],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v2sf },
    &operand_data[2332],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v4sf },
    &operand_data[2334],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1di },
    &operand_data[2336],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4363 */
  {
    "neon_vst1v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v2di },
    &operand_data[2338],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4373 */
  {
    "neon_vst1_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2083 },
#else
    { 0, 0, output_2083 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev8qi },
    &operand_data[2340],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4373 */
  {
    "neon_vst1_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2084 },
#else
    { 0, 0, output_2084 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev4hi },
    &operand_data[2343],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4373 */
  {
    "neon_vst1_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2085 },
#else
    { 0, 0, output_2085 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev4hf },
    &operand_data[2346],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4373 */
  {
    "neon_vst1_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2086 },
#else
    { 0, 0, output_2086 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev2si },
    &operand_data[2349],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4373 */
  {
    "neon_vst1_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2087 },
#else
    { 0, 0, output_2087 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev2sf },
    &operand_data[2352],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4373 */
  {
    "neon_vst1_lanedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2088 },
#else
    { 0, 0, output_2088 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanedi },
    &operand_data[2355],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4394 */
  {
    "neon_vst1_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2089 },
#else
    { 0, 0, output_2089 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev16qi },
    &operand_data[2358],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4394 */
  {
    "neon_vst1_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2090 },
#else
    { 0, 0, output_2090 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev8hi },
    &operand_data[2361],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4394 */
  {
    "neon_vst1_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2091 },
#else
    { 0, 0, output_2091 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev8hf },
    &operand_data[2364],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4394 */
  {
    "neon_vst1_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2092 },
#else
    { 0, 0, output_2092 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev4si },
    &operand_data[2367],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4394 */
  {
    "neon_vst1_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2093 },
#else
    { 0, 0, output_2093 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev4sf },
    &operand_data[2370],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4394 */
  {
    "neon_vst1_lanev2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2094 },
#else
    { 0, 0, output_2094 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev2di },
    &operand_data[2373],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4427 */
  {
    "neon_vld2v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2095 },
#else
    { 0, 0, output_2095 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v8qi },
    &operand_data[2376],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4427 */
  {
    "neon_vld2v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2096 },
#else
    { 0, 0, output_2096 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v4hi },
    &operand_data[2376],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4427 */
  {
    "neon_vld2v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2097 },
#else
    { 0, 0, output_2097 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v4hf },
    &operand_data[2376],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4427 */
  {
    "neon_vld2v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2098 },
#else
    { 0, 0, output_2098 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v2si },
    &operand_data[2376],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4427 */
  {
    "neon_vld2v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2099 },
#else
    { 0, 0, output_2099 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v2sf },
    &operand_data[2376],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4427 */
  {
    "neon_vld2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2100 },
#else
    { 0, 0, output_2100 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2di },
    &operand_data[2376],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4452 */
  {
    "neon_vld2v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.8\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v16qi },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4452 */
  {
    "neon_vld2v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v8hi },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4452 */
  {
    "neon_vld2v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v8hf },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4452 */
  {
    "neon_vld2v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v4si },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4452 */
  {
    "neon_vld2v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v4sf },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4463 */
  {
    "neon_vld2_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2106 },
#else
    { 0, 0, output_2106 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev8qi },
    &operand_data[2380],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4463 */
  {
    "neon_vld2_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2107 },
#else
    { 0, 0, output_2107 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev4hi },
    &operand_data[2384],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4463 */
  {
    "neon_vld2_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2108 },
#else
    { 0, 0, output_2108 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev4hf },
    &operand_data[2388],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4463 */
  {
    "neon_vld2_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2109 },
#else
    { 0, 0, output_2109 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev2si },
    &operand_data[2392],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4463 */
  {
    "neon_vld2_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2110 },
#else
    { 0, 0, output_2110 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev2sf },
    &operand_data[2396],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4487 */
  {
    "neon_vld2_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2111 },
#else
    { 0, 0, output_2111 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev8hi },
    &operand_data[2400],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4487 */
  {
    "neon_vld2_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2112 },
#else
    { 0, 0, output_2112 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev8hf },
    &operand_data[2404],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4487 */
  {
    "neon_vld2_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2113 },
#else
    { 0, 0, output_2113 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev4si },
    &operand_data[2408],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4487 */
  {
    "neon_vld2_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2114 },
#else
    { 0, 0, output_2114 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev4sf },
    &operand_data[2412],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vld2_dupv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2115 },
#else
    { 0, 0, output_2115 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv8qi },
    &operand_data[2380],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vld2_dupv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2116 },
#else
    { 0, 0, output_2116 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv4hi },
    &operand_data[2384],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vld2_dupv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2117 },
#else
    { 0, 0, output_2117 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv4hf },
    &operand_data[2388],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vld2_dupv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2118 },
#else
    { 0, 0, output_2118 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv2si },
    &operand_data[2392],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vld2_dupv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2119 },
#else
    { 0, 0, output_2119 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv2sf },
    &operand_data[2396],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vld2_dupdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2120 },
#else
    { 0, 0, output_2120 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupdi },
    &operand_data[2416],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vst2v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2121 },
#else
    { 0, 0, output_2121 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v8qi },
    &operand_data[2418],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vst2v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2122 },
#else
    { 0, 0, output_2122 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v4hi },
    &operand_data[2418],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vst2v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2123 },
#else
    { 0, 0, output_2123 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v4hf },
    &operand_data[2418],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vst2v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2124 },
#else
    { 0, 0, output_2124 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v2si },
    &operand_data[2418],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vst2v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2125 },
#else
    { 0, 0, output_2125 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v2sf },
    &operand_data[2418],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vst2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2126 },
#else
    { 0, 0, output_2126 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2di },
    &operand_data[2418],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4565 */
  {
    "neon_vst2v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.8\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v16qi },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4565 */
  {
    "neon_vst2v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v8hi },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4565 */
  {
    "neon_vst2v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v8hf },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4565 */
  {
    "neon_vst2v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v4si },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4565 */
  {
    "neon_vst2v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v4sf },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4577 */
  {
    "neon_vst2_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2132 },
#else
    { 0, 0, output_2132 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev8qi },
    &operand_data[2422],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4577 */
  {
    "neon_vst2_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2133 },
#else
    { 0, 0, output_2133 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev4hi },
    &operand_data[2425],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4577 */
  {
    "neon_vst2_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2134 },
#else
    { 0, 0, output_2134 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev4hf },
    &operand_data[2428],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4577 */
  {
    "neon_vst2_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2135 },
#else
    { 0, 0, output_2135 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev2si },
    &operand_data[2431],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4577 */
  {
    "neon_vst2_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2136 },
#else
    { 0, 0, output_2136 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev2sf },
    &operand_data[2434],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4601 */
  {
    "neon_vst2_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2137 },
#else
    { 0, 0, output_2137 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev8hi },
    &operand_data[2437],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4601 */
  {
    "neon_vst2_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2138 },
#else
    { 0, 0, output_2138 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev8hf },
    &operand_data[2440],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4601 */
  {
    "neon_vst2_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2139 },
#else
    { 0, 0, output_2139 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev4si },
    &operand_data[2443],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4601 */
  {
    "neon_vst2_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2140 },
#else
    { 0, 0, output_2140 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev4sf },
    &operand_data[2446],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4636 */
  {
    "neon_vld3v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2141 },
#else
    { 0, 0, output_2141 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v8qi },
    &operand_data[2449],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4636 */
  {
    "neon_vld3v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2142 },
#else
    { 0, 0, output_2142 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v4hi },
    &operand_data[2449],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4636 */
  {
    "neon_vld3v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2143 },
#else
    { 0, 0, output_2143 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v4hf },
    &operand_data[2449],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4636 */
  {
    "neon_vld3v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2144 },
#else
    { 0, 0, output_2144 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v2si },
    &operand_data[2449],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4636 */
  {
    "neon_vld3v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2145 },
#else
    { 0, 0, output_2145 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v2sf },
    &operand_data[2449],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4636 */
  {
    "neon_vld3di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2146 },
#else
    { 0, 0, output_2146 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3di },
    &operand_data[2449],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4679 */
  {
    "neon_vld3qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2147 },
#else
    { 0, 0, output_2147 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav16qi },
    &operand_data[2451],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4679 */
  {
    "neon_vld3qav8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2148 },
#else
    { 0, 0, output_2148 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav8hi },
    &operand_data[2451],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4679 */
  {
    "neon_vld3qav8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2149 },
#else
    { 0, 0, output_2149 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav8hf },
    &operand_data[2451],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4679 */
  {
    "neon_vld3qav4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2150 },
#else
    { 0, 0, output_2150 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav4si },
    &operand_data[2451],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4679 */
  {
    "neon_vld3qav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2151 },
#else
    { 0, 0, output_2151 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav4sf },
    &operand_data[2451],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4698 */
  {
    "neon_vld3qbv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2152 },
#else
    { 0, 0, output_2152 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv16qi },
    &operand_data[2451],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4698 */
  {
    "neon_vld3qbv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2153 },
#else
    { 0, 0, output_2153 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv8hi },
    &operand_data[2451],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4698 */
  {
    "neon_vld3qbv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2154 },
#else
    { 0, 0, output_2154 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv8hf },
    &operand_data[2451],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4698 */
  {
    "neon_vld3qbv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2155 },
#else
    { 0, 0, output_2155 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv4si },
    &operand_data[2451],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4698 */
  {
    "neon_vld3qbv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2156 },
#else
    { 0, 0, output_2156 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv4sf },
    &operand_data[2451],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4720 */
  {
    "neon_vld3_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2157 },
#else
    { 0, 0, output_2157 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev8qi },
    &operand_data[2454],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4720 */
  {
    "neon_vld3_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2158 },
#else
    { 0, 0, output_2158 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev4hi },
    &operand_data[2454],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4720 */
  {
    "neon_vld3_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2159 },
#else
    { 0, 0, output_2159 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev4hf },
    &operand_data[2454],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4720 */
  {
    "neon_vld3_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2160 },
#else
    { 0, 0, output_2160 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev2si },
    &operand_data[2454],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4720 */
  {
    "neon_vld3_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2161 },
#else
    { 0, 0, output_2161 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev2sf },
    &operand_data[2454],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4746 */
  {
    "neon_vld3_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2162 },
#else
    { 0, 0, output_2162 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev8hi },
    &operand_data[2458],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4746 */
  {
    "neon_vld3_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2163 },
#else
    { 0, 0, output_2163 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev8hf },
    &operand_data[2458],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4746 */
  {
    "neon_vld3_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2164 },
#else
    { 0, 0, output_2164 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev4si },
    &operand_data[2458],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4746 */
  {
    "neon_vld3_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2165 },
#else
    { 0, 0, output_2165 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev4sf },
    &operand_data[2458],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4776 */
  {
    "neon_vld3_dupv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2166 },
#else
    { 0, 0, output_2166 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv8qi },
    &operand_data[2454],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4776 */
  {
    "neon_vld3_dupv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2167 },
#else
    { 0, 0, output_2167 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv4hi },
    &operand_data[2454],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4776 */
  {
    "neon_vld3_dupv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2168 },
#else
    { 0, 0, output_2168 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv4hf },
    &operand_data[2454],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4776 */
  {
    "neon_vld3_dupv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2169 },
#else
    { 0, 0, output_2169 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv2si },
    &operand_data[2454],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4776 */
  {
    "neon_vld3_dupv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2170 },
#else
    { 0, 0, output_2170 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv2sf },
    &operand_data[2454],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4776 */
  {
    "neon_vld3_dupdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2171 },
#else
    { 0, 0, output_2171 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupdi },
    &operand_data[2449],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4809 */
  {
    "neon_vst3v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2172 },
#else
    { 0, 0, output_2172 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v8qi },
    &operand_data[2462],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4809 */
  {
    "neon_vst3v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2173 },
#else
    { 0, 0, output_2173 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v4hi },
    &operand_data[2462],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4809 */
  {
    "neon_vst3v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2174 },
#else
    { 0, 0, output_2174 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v4hf },
    &operand_data[2462],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4809 */
  {
    "neon_vst3v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2175 },
#else
    { 0, 0, output_2175 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v2si },
    &operand_data[2462],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4809 */
  {
    "neon_vst3v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2176 },
#else
    { 0, 0, output_2176 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v2sf },
    &operand_data[2462],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4809 */
  {
    "neon_vst3di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2177 },
#else
    { 0, 0, output_2177 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3di },
    &operand_data[2462],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4851 */
  {
    "neon_vst3qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2178 },
#else
    { 0, 0, output_2178 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav16qi },
    &operand_data[2464],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4851 */
  {
    "neon_vst3qav8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2179 },
#else
    { 0, 0, output_2179 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav8hi },
    &operand_data[2464],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4851 */
  {
    "neon_vst3qav8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2180 },
#else
    { 0, 0, output_2180 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav8hf },
    &operand_data[2464],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4851 */
  {
    "neon_vst3qav4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2181 },
#else
    { 0, 0, output_2181 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav4si },
    &operand_data[2464],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4851 */
  {
    "neon_vst3qav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2182 },
#else
    { 0, 0, output_2182 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav4sf },
    &operand_data[2464],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4870 */
  {
    "neon_vst3qbv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2183 },
#else
    { 0, 0, output_2183 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv16qi },
    &operand_data[2464],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4870 */
  {
    "neon_vst3qbv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2184 },
#else
    { 0, 0, output_2184 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv8hi },
    &operand_data[2464],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4870 */
  {
    "neon_vst3qbv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2185 },
#else
    { 0, 0, output_2185 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv8hf },
    &operand_data[2464],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4870 */
  {
    "neon_vst3qbv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2186 },
#else
    { 0, 0, output_2186 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv4si },
    &operand_data[2464],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4870 */
  {
    "neon_vst3qbv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2187 },
#else
    { 0, 0, output_2187 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv4sf },
    &operand_data[2464],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4891 */
  {
    "neon_vst3_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2188 },
#else
    { 0, 0, output_2188 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev8qi },
    &operand_data[2466],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4891 */
  {
    "neon_vst3_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2189 },
#else
    { 0, 0, output_2189 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev4hi },
    &operand_data[2466],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4891 */
  {
    "neon_vst3_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2190 },
#else
    { 0, 0, output_2190 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev4hf },
    &operand_data[2466],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4891 */
  {
    "neon_vst3_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2191 },
#else
    { 0, 0, output_2191 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev2si },
    &operand_data[2466],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4891 */
  {
    "neon_vst3_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2192 },
#else
    { 0, 0, output_2192 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev2sf },
    &operand_data[2466],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4917 */
  {
    "neon_vst3_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2193 },
#else
    { 0, 0, output_2193 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev8hi },
    &operand_data[2469],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4917 */
  {
    "neon_vst3_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2194 },
#else
    { 0, 0, output_2194 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev8hf },
    &operand_data[2469],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4917 */
  {
    "neon_vst3_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2195 },
#else
    { 0, 0, output_2195 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev4si },
    &operand_data[2469],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4917 */
  {
    "neon_vst3_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2196 },
#else
    { 0, 0, output_2196 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev4sf },
    &operand_data[2469],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4954 */
  {
    "neon_vld4v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2197 },
#else
    { 0, 0, output_2197 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v8qi },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4954 */
  {
    "neon_vld4v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2198 },
#else
    { 0, 0, output_2198 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v4hi },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4954 */
  {
    "neon_vld4v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2199 },
#else
    { 0, 0, output_2199 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v4hf },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4954 */
  {
    "neon_vld4v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2200 },
#else
    { 0, 0, output_2200 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v2si },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4954 */
  {
    "neon_vld4v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2201 },
#else
    { 0, 0, output_2201 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v2sf },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4954 */
  {
    "neon_vld4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2202 },
#else
    { 0, 0, output_2202 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4di },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4997 */
  {
    "neon_vld4qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2203 },
#else
    { 0, 0, output_2203 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav16qi },
    &operand_data[2472],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4997 */
  {
    "neon_vld4qav8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2204 },
#else
    { 0, 0, output_2204 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav8hi },
    &operand_data[2472],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4997 */
  {
    "neon_vld4qav8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2205 },
#else
    { 0, 0, output_2205 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav8hf },
    &operand_data[2472],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4997 */
  {
    "neon_vld4qav4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2206 },
#else
    { 0, 0, output_2206 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav4si },
    &operand_data[2472],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4997 */
  {
    "neon_vld4qav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2207 },
#else
    { 0, 0, output_2207 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav4sf },
    &operand_data[2472],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5017 */
  {
    "neon_vld4qbv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2208 },
#else
    { 0, 0, output_2208 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv16qi },
    &operand_data[2472],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5017 */
  {
    "neon_vld4qbv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2209 },
#else
    { 0, 0, output_2209 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv8hi },
    &operand_data[2472],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5017 */
  {
    "neon_vld4qbv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2210 },
#else
    { 0, 0, output_2210 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv8hf },
    &operand_data[2472],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5017 */
  {
    "neon_vld4qbv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2211 },
#else
    { 0, 0, output_2211 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv4si },
    &operand_data[2472],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5017 */
  {
    "neon_vld4qbv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2212 },
#else
    { 0, 0, output_2212 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv4sf },
    &operand_data[2472],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5040 */
  {
    "neon_vld4_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2213 },
#else
    { 0, 0, output_2213 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev8qi },
    &operand_data[2400],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5040 */
  {
    "neon_vld4_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2214 },
#else
    { 0, 0, output_2214 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev4hi },
    &operand_data[2475],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5040 */
  {
    "neon_vld4_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2215 },
#else
    { 0, 0, output_2215 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev4hf },
    &operand_data[2479],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5040 */
  {
    "neon_vld4_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2216 },
#else
    { 0, 0, output_2216 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev2si },
    &operand_data[2483],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5040 */
  {
    "neon_vld4_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2217 },
#else
    { 0, 0, output_2217 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev2sf },
    &operand_data[2487],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5067 */
  {
    "neon_vld4_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2218 },
#else
    { 0, 0, output_2218 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev8hi },
    &operand_data[2491],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5067 */
  {
    "neon_vld4_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2219 },
#else
    { 0, 0, output_2219 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev8hf },
    &operand_data[2495],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5067 */
  {
    "neon_vld4_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2220 },
#else
    { 0, 0, output_2220 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev4si },
    &operand_data[2499],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5067 */
  {
    "neon_vld4_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2221 },
#else
    { 0, 0, output_2221 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev4sf },
    &operand_data[2503],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5098 */
  {
    "neon_vld4_dupv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2222 },
#else
    { 0, 0, output_2222 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv8qi },
    &operand_data[2400],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5098 */
  {
    "neon_vld4_dupv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2223 },
#else
    { 0, 0, output_2223 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv4hi },
    &operand_data[2475],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5098 */
  {
    "neon_vld4_dupv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2224 },
#else
    { 0, 0, output_2224 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv4hf },
    &operand_data[2479],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5098 */
  {
    "neon_vld4_dupv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2225 },
#else
    { 0, 0, output_2225 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv2si },
    &operand_data[2483],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5098 */
  {
    "neon_vld4_dupv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2226 },
#else
    { 0, 0, output_2226 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv2sf },
    &operand_data[2487],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5098 */
  {
    "neon_vld4_dupdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2227 },
#else
    { 0, 0, output_2227 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupdi },
    &operand_data[2378],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5134 */
  {
    "neon_vst4v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2228 },
#else
    { 0, 0, output_2228 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v8qi },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5134 */
  {
    "neon_vst4v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2229 },
#else
    { 0, 0, output_2229 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v4hi },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5134 */
  {
    "neon_vst4v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2230 },
#else
    { 0, 0, output_2230 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v4hf },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5134 */
  {
    "neon_vst4v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2231 },
#else
    { 0, 0, output_2231 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v2si },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5134 */
  {
    "neon_vst4v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2232 },
#else
    { 0, 0, output_2232 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v2sf },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5134 */
  {
    "neon_vst4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2233 },
#else
    { 0, 0, output_2233 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4di },
    &operand_data[2420],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5177 */
  {
    "neon_vst4qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2234 },
#else
    { 0, 0, output_2234 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav16qi },
    &operand_data[2507],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5177 */
  {
    "neon_vst4qav8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2235 },
#else
    { 0, 0, output_2235 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav8hi },
    &operand_data[2507],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5177 */
  {
    "neon_vst4qav8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2236 },
#else
    { 0, 0, output_2236 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav8hf },
    &operand_data[2507],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5177 */
  {
    "neon_vst4qav4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2237 },
#else
    { 0, 0, output_2237 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav4si },
    &operand_data[2507],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5177 */
  {
    "neon_vst4qav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2238 },
#else
    { 0, 0, output_2238 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav4sf },
    &operand_data[2507],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5197 */
  {
    "neon_vst4qbv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2239 },
#else
    { 0, 0, output_2239 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv16qi },
    &operand_data[2507],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5197 */
  {
    "neon_vst4qbv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2240 },
#else
    { 0, 0, output_2240 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv8hi },
    &operand_data[2507],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5197 */
  {
    "neon_vst4qbv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2241 },
#else
    { 0, 0, output_2241 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv8hf },
    &operand_data[2507],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5197 */
  {
    "neon_vst4qbv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2242 },
#else
    { 0, 0, output_2242 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv4si },
    &operand_data[2507],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5197 */
  {
    "neon_vst4qbv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2243 },
#else
    { 0, 0, output_2243 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv4sf },
    &operand_data[2507],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5219 */
  {
    "neon_vst4_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2244 },
#else
    { 0, 0, output_2244 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev8qi },
    &operand_data[2437],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5219 */
  {
    "neon_vst4_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2245 },
#else
    { 0, 0, output_2245 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev4hi },
    &operand_data[2509],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5219 */
  {
    "neon_vst4_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2246 },
#else
    { 0, 0, output_2246 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev4hf },
    &operand_data[2512],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5219 */
  {
    "neon_vst4_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2247 },
#else
    { 0, 0, output_2247 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev2si },
    &operand_data[2515],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5219 */
  {
    "neon_vst4_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2248 },
#else
    { 0, 0, output_2248 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev2sf },
    &operand_data[2518],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5246 */
  {
    "neon_vst4_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2249 },
#else
    { 0, 0, output_2249 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev8hi },
    &operand_data[2521],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5246 */
  {
    "neon_vst4_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2250 },
#else
    { 0, 0, output_2250 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev8hf },
    &operand_data[2524],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5246 */
  {
    "neon_vst4_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2251 },
#else
    { 0, 0, output_2251 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev4si },
    &operand_data[2527],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5246 */
  {
    "neon_vst4_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2252 },
#else
    { 0, 0, output_2252 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev4sf },
    &operand_data[2530],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5277 */
  {
    "neon_vec_unpacks_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s8 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_lo_v16qi },
    &operand_data[2533],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5277 */
  {
    "neon_vec_unpacku_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u8 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_lo_v16qi },
    &operand_data[2533],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5277 */
  {
    "neon_vec_unpacks_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s16 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_lo_v8hi },
    &operand_data[2536],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5277 */
  {
    "neon_vec_unpacku_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u16 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_lo_v8hi },
    &operand_data[2536],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5277 */
  {
    "neon_vec_unpacks_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s32 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_lo_v4si },
    &operand_data[2539],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5277 */
  {
    "neon_vec_unpacku_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u32 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_lo_v4si },
    &operand_data[2539],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5287 */
  {
    "neon_vec_unpacks_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s8 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_hi_v16qi },
    &operand_data[2542],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5287 */
  {
    "neon_vec_unpacku_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u8 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_hi_v16qi },
    &operand_data[2542],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5287 */
  {
    "neon_vec_unpacks_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s16 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_hi_v8hi },
    &operand_data[2545],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5287 */
  {
    "neon_vec_unpacku_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u16 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_hi_v8hi },
    &operand_data[2545],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5287 */
  {
    "neon_vec_unpacks_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s32 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_hi_v4si },
    &operand_data[2548],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5287 */
  {
    "neon_vec_unpacku_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u32 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_hi_v4si },
    &operand_data[2548],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5334 */
  {
    "neon_vec_smult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s8 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_lo_v16qi },
    &operand_data[2551],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5334 */
  {
    "neon_vec_umult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u8 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_lo_v16qi },
    &operand_data[2551],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5334 */
  {
    "neon_vec_smult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s16 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_lo_v8hi },
    &operand_data[2555],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5334 */
  {
    "neon_vec_umult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u16 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_lo_v8hi },
    &operand_data[2555],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5334 */
  {
    "neon_vec_smult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s32 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_lo_v4si },
    &operand_data[2559],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5334 */
  {
    "neon_vec_umult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u32 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_lo_v4si },
    &operand_data[2559],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5368 */
  {
    "neon_vec_smult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s8 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_hi_v16qi },
    &operand_data[2563],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5368 */
  {
    "neon_vec_umult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u8 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_hi_v16qi },
    &operand_data[2563],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5368 */
  {
    "neon_vec_smult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s16 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_hi_v8hi },
    &operand_data[2567],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5368 */
  {
    "neon_vec_umult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u16 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_hi_v8hi },
    &operand_data[2567],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5368 */
  {
    "neon_vec_smult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s32 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_hi_v4si },
    &operand_data[2571],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5368 */
  {
    "neon_vec_umult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u32 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_hi_v4si },
    &operand_data[2571],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5403 */
  {
    "neon_vec_sshiftl_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2277 },
#else
    { 0, 0, output_2277 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_sshiftl_v8qi },
    &operand_data[2575],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5403 */
  {
    "neon_vec_ushiftl_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2278 },
#else
    { 0, 0, output_2278 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_ushiftl_v8qi },
    &operand_data[2575],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5403 */
  {
    "neon_vec_sshiftl_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2279 },
#else
    { 0, 0, output_2279 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_sshiftl_v4hi },
    &operand_data[2578],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5403 */
  {
    "neon_vec_ushiftl_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2280 },
#else
    { 0, 0, output_2280 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_ushiftl_v4hi },
    &operand_data[2578],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5403 */
  {
    "neon_vec_sshiftl_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2281 },
#else
    { 0, 0, output_2281 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_sshiftl_v2si },
    &operand_data[2581],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5403 */
  {
    "neon_vec_ushiftl_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2282 },
#else
    { 0, 0, output_2282 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_ushiftl_v2si },
    &operand_data[2581],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5442 */
  {
    "neon_unpacks_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s8 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacks_v8qi },
    &operand_data[2575],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5442 */
  {
    "neon_unpacku_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u8 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacku_v8qi },
    &operand_data[2575],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5442 */
  {
    "neon_unpacks_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s16 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacks_v4hi },
    &operand_data[2578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5442 */
  {
    "neon_unpacku_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u16 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacku_v4hi },
    &operand_data[2578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5442 */
  {
    "neon_unpacks_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s32 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacks_v2si },
    &operand_data[2581],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5442 */
  {
    "neon_unpacku_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u32 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacku_v2si },
    &operand_data[2581],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5476 */
  {
    "neon_vec_smult_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s8 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_v8qi },
    &operand_data[2584],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5476 */
  {
    "neon_vec_umult_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u8 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_v8qi },
    &operand_data[2584],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5476 */
  {
    "neon_vec_smult_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s16 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_v4hi },
    &operand_data[2587],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5476 */
  {
    "neon_vec_umult_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u16 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_v4hi },
    &operand_data[2587],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5476 */
  {
    "neon_vec_smult_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s32 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_v2si },
    &operand_data[2590],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5476 */
  {
    "neon_vec_umult_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u32 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_v2si },
    &operand_data[2590],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5549 */
  {
    "vec_pack_trunc_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i16\t%e0, %q1\n\tvmovn.i16\t%f0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v8hi },
    &operand_data[2593],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5549 */
  {
    "vec_pack_trunc_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i32\t%e0, %q1\n\tvmovn.i32\t%f0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v4si },
    &operand_data[2596],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5549 */
  {
    "vec_pack_trunc_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i64\t%e0, %q1\n\tvmovn.i64\t%f0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v2di },
    &operand_data[2599],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5563 */
  {
    "neon_vec_pack_trunc_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i16\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_pack_trunc_v8hi },
    &operand_data[2602],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5563 */
  {
    "neon_vec_pack_trunc_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_pack_trunc_v4si },
    &operand_data[2604],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5563 */
  {
    "neon_vec_pack_trunc_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i64\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_pack_trunc_v2di },
    &operand_data[2606],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv8qi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s8 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv8qi_2 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv16qi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s8 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv16qi_2 },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv4hi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s16 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4hi_2 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv8hi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s16 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv8hi_2 },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv2si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s32 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv2si_2 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s32 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4si_2 },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv4hf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.<V_s_elem> %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4hf_2 },
    &operand_data[1489],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv8hf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.<V_s_elem> %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv8hf_2 },
    &operand_data[1492],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv2sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv2sf_2 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4sf_2 },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5585 */
  {
    "neon_vabdv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s64 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv2di_2 },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv8qi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.i8 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv8qi_3 },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv16qi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.i8 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv16qi_3 },
    &operand_data[1474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv4hi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.i16 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4hi_3 },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv8hi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.i16 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv8hi_3 },
    &operand_data[1480],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv2si_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.i32 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv2si_3 },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv4si_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.i32 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4si_3 },
    &operand_data[1486],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv4hf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.<V_if_elem> %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4hf_3 },
    &operand_data[1489],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv8hf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.<V_if_elem> %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv8hf_3 },
    &operand_data[1492],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv2sf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv2sf_3 },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv4sf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4sf_3 },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vabdv2di_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.i64 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv2di_3 },
    &operand_data[1501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:21 */
  {
    "crypto_aesmc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "aesmc.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_aesmc },
    &operand_data[2608],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:21 */
  {
    "crypto_aesimc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "aesimc.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_aesimc },
    &operand_data[2608],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:31 */
  {
    "crypto_aesd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "aesd.8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_aesd },
    &operand_data[2610],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:31 */
  {
    "crypto_aese",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "aese.8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_aese },
    &operand_data[2610],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:31 */
  {
    "crypto_sha1su1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1su1.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1su1 },
    &operand_data[2613],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:31 */
  {
    "crypto_sha256su0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256su0.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha256su0 },
    &operand_data[2613],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:41 */
  {
    "crypto_sha1su0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1su0.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1su0 },
    &operand_data[2613],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:41 */
  {
    "crypto_sha256h",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256h.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha256h },
    &operand_data[2613],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:41 */
  {
    "crypto_sha256h2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256h2.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha256h2 },
    &operand_data[2613],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:41 */
  {
    "crypto_sha256su1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256su1.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha256su1 },
    &operand_data[2613],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:52 */
  {
    "crypto_sha1h",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1h.32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1h },
    &operand_data[2617],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:64 */
  {
    "crypto_vmullp64",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.p64\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_vmullp64 },
    &operand_data[2620],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:74 */
  {
    "crypto_sha1c",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1c.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1c },
    &operand_data[2623],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:74 */
  {
    "crypto_sha1m",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1m.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1m },
    &operand_data[2623],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:74 */
  {
    "crypto_sha1p",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1p.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1p },
    &operand_data[2623],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:46 */
  {
    "*memory_barrier",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2338 },
#else
    { 0, 0, output_2338 },
#endif
    { 0 },
    &operand_data[2628],
    1,
    1,
    1,
    0,
    3
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "atomic_loadqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2339 },
#else
    { 0, 0, output_2339 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadqi },
    &operand_data[2629],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "atomic_loadhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2340 },
#else
    { 0, 0, output_2340 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadhi },
    &operand_data[2632],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "atomic_loadsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2341 },
#else
    { 0, 0, output_2341 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadsi },
    &operand_data[2635],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:82 */
  {
    "atomic_storeqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2342 },
#else
    { 0, 0, output_2342 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storeqi },
    &operand_data[2638],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:82 */
  {
    "atomic_storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2343 },
#else
    { 0, 0, output_2343 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storehi },
    &operand_data[2641],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:82 */
  {
    "atomic_storesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2344 },
#else
    { 0, 0, output_2344 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storesi },
    &operand_data[2644],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:101 */
  {
    "arm_atomic_loaddi2_ldrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_atomic_loaddi2_ldrd },
    &operand_data[2647],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:170 */
  {
    "atomic_compare_and_swapqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapqi_1 },
    &operand_data[2649],
    7,
    8,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:170 */
  {
    "atomic_compare_and_swaphi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swaphi_1 },
    &operand_data[2657],
    7,
    8,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:199 */
  {
    "atomic_compare_and_swapsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapsi_1 },
    &operand_data[2665],
    7,
    8,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:199 */
  {
    "atomic_compare_and_swapdi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapdi_1 },
    &operand_data[2673],
    7,
    8,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:222 */
  {
    "atomic_exchangeqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangeqi },
    &operand_data[2681],
    4,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:222 */
  {
    "atomic_exchangehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangehi },
    &operand_data[2686],
    4,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:222 */
  {
    "atomic_exchangesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangesi },
    &operand_data[2691],
    4,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:222 */
  {
    "atomic_exchangedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangedi },
    &operand_data[2696],
    4,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_addqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addqi },
    &operand_data[2701],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_subqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subqi },
    &operand_data[2701],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_orqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orqi },
    &operand_data[2701],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_xorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorqi },
    &operand_data[2701],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_andqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andqi },
    &operand_data[2701],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_addhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addhi },
    &operand_data[2706],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_subhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subhi },
    &operand_data[2706],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_orhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orhi },
    &operand_data[2706],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_xorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorhi },
    &operand_data[2706],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_andhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andhi },
    &operand_data[2706],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addsi },
    &operand_data[2711],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_subsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subsi },
    &operand_data[2711],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_orsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orsi },
    &operand_data[2711],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_xorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorsi },
    &operand_data[2711],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_andsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andsi },
    &operand_data[2711],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_adddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_adddi },
    &operand_data[2716],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_subdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subdi },
    &operand_data[2716],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_ordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_ordi },
    &operand_data[2716],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_xordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xordi },
    &operand_data[2716],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:251 */
  {
    "atomic_anddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_anddi },
    &operand_data[2716],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:271 */
  {
    "atomic_nandqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nandqi },
    &operand_data[2701],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:271 */
  {
    "atomic_nandhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nandhi },
    &operand_data[2706],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:271 */
  {
    "atomic_nandsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nandsi },
    &operand_data[2711],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:271 */
  {
    "atomic_nanddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nanddi },
    &operand_data[2716],
    3,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_addqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addqi },
    &operand_data[2721],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_subqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_subqi },
    &operand_data[2721],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_orqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_orqi },
    &operand_data[2721],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_xorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_xorqi },
    &operand_data[2721],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_andqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_andqi },
    &operand_data[2721],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_addhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addhi },
    &operand_data[2727],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_subhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_subhi },
    &operand_data[2727],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_orhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_orhi },
    &operand_data[2727],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_xorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_xorhi },
    &operand_data[2727],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_andhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_andhi },
    &operand_data[2727],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addsi },
    &operand_data[2733],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_subsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_subsi },
    &operand_data[2733],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_orsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_orsi },
    &operand_data[2733],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_xorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_xorsi },
    &operand_data[2733],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_andsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_andsi },
    &operand_data[2733],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_adddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_adddi },
    &operand_data[2739],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_subdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_subdi },
    &operand_data[2739],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_ordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_ordi },
    &operand_data[2739],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_xordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_xordi },
    &operand_data[2739],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:292 */
  {
    "atomic_fetch_anddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_anddi },
    &operand_data[2739],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:314 */
  {
    "atomic_fetch_nandqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_nandqi },
    &operand_data[2721],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:314 */
  {
    "atomic_fetch_nandhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_nandhi },
    &operand_data[2727],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:314 */
  {
    "atomic_fetch_nandsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_nandsi },
    &operand_data[2733],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:314 */
  {
    "atomic_fetch_nanddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_nanddi },
    &operand_data[2739],
    4,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_add_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_add_fetchqi },
    &operand_data[2745],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_sub_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_sub_fetchqi },
    &operand_data[2745],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_or_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_or_fetchqi },
    &operand_data[2745],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_xor_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xor_fetchqi },
    &operand_data[2745],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_and_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_and_fetchqi },
    &operand_data[2745],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_add_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_add_fetchhi },
    &operand_data[2750],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_sub_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_sub_fetchhi },
    &operand_data[2750],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_or_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_or_fetchhi },
    &operand_data[2750],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_xor_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xor_fetchhi },
    &operand_data[2750],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_and_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_and_fetchhi },
    &operand_data[2750],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_add_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_add_fetchsi },
    &operand_data[2733],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_sub_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_sub_fetchsi },
    &operand_data[2733],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_or_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_or_fetchsi },
    &operand_data[2733],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_xor_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xor_fetchsi },
    &operand_data[2733],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_and_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_and_fetchsi },
    &operand_data[2733],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_add_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_add_fetchdi },
    &operand_data[2696],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_sub_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_sub_fetchdi },
    &operand_data[2696],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_or_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_or_fetchdi },
    &operand_data[2696],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_xor_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xor_fetchdi },
    &operand_data[2696],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:337 */
  {
    "atomic_and_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_and_fetchdi },
    &operand_data[2696],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:359 */
  {
    "atomic_nand_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nand_fetchqi },
    &operand_data[2745],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:359 */
  {
    "atomic_nand_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nand_fetchhi },
    &operand_data[2750],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:359 */
  {
    "atomic_nand_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nand_fetchsi },
    &operand_data[2733],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:359 */
  {
    "atomic_nand_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nand_fetchdi },
    &operand_data[2696],
    4,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:382 */
  {
    "arm_load_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrexb%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_exclusiveqi },
    &operand_data[2755],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:382 */
  {
    "arm_load_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrexh%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_exclusivehi },
    &operand_data[2757],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:393 */
  {
    "arm_load_acquire_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldaexb%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_acquire_exclusiveqi },
    &operand_data[2755],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:393 */
  {
    "arm_load_acquire_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldaexh%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_acquire_exclusivehi },
    &operand_data[2757],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:404 */
  {
    "arm_load_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrex%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_exclusivesi },
    &operand_data[2759],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:414 */
  {
    "arm_load_acquire_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldaex%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_acquire_exclusivesi },
    &operand_data[2759],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:424 */
  {
    "arm_load_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrexd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_exclusivedi },
    &operand_data[2761],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:434 */
  {
    "arm_load_acquire_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldaexd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_acquire_exclusivedi },
    &operand_data[2761],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:444 */
  {
    "arm_store_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2434 },
#else
    { 0, 0, output_2434 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_exclusiveqi },
    &operand_data[2763],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:444 */
  {
    "arm_store_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2435 },
#else
    { 0, 0, output_2435 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_exclusivehi },
    &operand_data[2766],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:444 */
  {
    "arm_store_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2436 },
#else
    { 0, 0, output_2436 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_exclusivesi },
    &operand_data[2769],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:444 */
  {
    "arm_store_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2437 },
#else
    { 0, 0, output_2437 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_exclusivedi },
    &operand_data[2772],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:469 */
  {
    "arm_store_release_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2438 },
#else
    { 0, 0, output_2438 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_release_exclusivedi },
    &operand_data[2772],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:487 */
  {
    "arm_store_release_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stlexb%?\t%0, %2, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_release_exclusiveqi },
    &operand_data[2763],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:487 */
  {
    "arm_store_release_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stlexh%?\t%0, %2, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_release_exclusivehi },
    &operand_data[2766],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:487 */
  {
    "arm_store_release_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stlex%?\t%0, %2, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_release_exclusivesi },
    &operand_data[2769],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqq3 },
    &operand_data[2775],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addhq3 },
    &operand_data[2778],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsq3 },
    &operand_data[2781],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "adduqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adduqq3 },
    &operand_data[2784],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "adduhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adduhq3 },
    &operand_data[2787],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addusq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addusq3 },
    &operand_data[2790],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addha3 },
    &operand_data[2793],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsa3 },
    &operand_data[2796],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "adduha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adduha3 },
    &operand_data[2799],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addusa3 },
    &operand_data[2802],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:31 */
  {
    "addv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4qq3 },
    &operand_data[2805],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:31 */
  {
    "addv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2hq3 },
    &operand_data[2808],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:31 */
  {
    "addv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2ha3 },
    &operand_data[2811],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "usaddv4uqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv4uqq3 },
    &operand_data[2814],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "usaddv2uhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv2uhq3 },
    &operand_data[2817],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "usadduqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadduqq3 },
    &operand_data[2820],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "usadduhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadduhq3 },
    &operand_data[2823],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "usaddv2uha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv2uha3 },
    &operand_data[2826],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "usadduha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadduha3 },
    &operand_data[2829],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "ssaddv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv4qq3 },
    &operand_data[2805],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "ssaddv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv2hq3 },
    &operand_data[2808],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "ssaddqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddqq3 },
    &operand_data[2832],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "ssaddhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddhq3 },
    &operand_data[2835],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "ssaddv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv2ha3 },
    &operand_data[2811],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "ssaddha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddha3 },
    &operand_data[2838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "ssaddsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddsq3 },
    &operand_data[2841],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "ssaddsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddsa3 },
    &operand_data[2844],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "subqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subqq3 },
    &operand_data[2775],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "subhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subhq3 },
    &operand_data[2778],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "subsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsq3 },
    &operand_data[2781],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "subuqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subuqq3 },
    &operand_data[2784],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "subuhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subuhq3 },
    &operand_data[2787],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "subusq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subusq3 },
    &operand_data[2790],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "subha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subha3 },
    &operand_data[2793],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "subsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsa3 },
    &operand_data[2796],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "subuha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subuha3 },
    &operand_data[2799],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "subusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subusa3 },
    &operand_data[2802],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "subv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4qq3 },
    &operand_data[2805],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "subv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2hq3 },
    &operand_data[2808],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "subv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2ha3 },
    &operand_data[2811],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "ussubv4uqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv4uqq3 },
    &operand_data[2814],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "ussubv2uhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv2uhq3 },
    &operand_data[2817],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "ussubuqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubuqq3 },
    &operand_data[2820],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "ussubuhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubuhq3 },
    &operand_data[2823],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "ussubv2uha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv2uha3 },
    &operand_data[2826],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "ussubuha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubuha3 },
    &operand_data[2829],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "sssubv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv4qq3 },
    &operand_data[2805],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "sssubv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv2hq3 },
    &operand_data[2808],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "sssubqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubqq3 },
    &operand_data[2832],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "sssubhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubhq3 },
    &operand_data[2835],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "sssubv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv2ha3 },
    &operand_data[2811],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "sssubha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubha3 },
    &operand_data[2838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "sssubsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubsq3 },
    &operand_data[2841],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "sssubsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubsa3 },
    &operand_data[2844],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:207 */
  {
    "ssmulsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2496 },
#else
    { 0, 0, output_2496 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssmulsa3 },
    &operand_data[2844],
    3,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm-fixed.md:267 */
  {
    "usmulusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2497 },
#else
    { 0, 0, output_2497 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usmulusa3 },
    &operand_data[2849],
    3,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm-fixed.md:409 */
  {
    "arm_ssatsihi_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssat%?\t%0, #16, %2%S1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ssatsihi_shift },
    &operand_data[2854],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:421 */
  {
    "arm_usatsihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usat%?\t%0, #16, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usatsihi },
    &operand_data[2858],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:437 */
  {
    "adddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddi3 },
    &operand_data[2860],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:542 */
  {
    "addsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3 },
    &operand_data[2863],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:972 */
  {
    "addsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsf3 },
    &operand_data[2866],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:980 */
  {
    "adddf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddf3 },
    &operand_data[2869],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:988 */
  {
    "subdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdi3 },
    &operand_data[2872],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1166 */
  {
    "subsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3 },
    &operand_data[2875],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1269 */
  {
    "subsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsf3 },
    &operand_data[2866],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1277 */
  {
    "subdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdf3 },
    &operand_data[2869],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1288 */
  {
    "mulhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulhi3 },
    &operand_data[2878],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1302 */
  {
    "mulsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsi3 },
    &operand_data[2881],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1492 */
  {
    "maddsidi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maddsidi4 },
    &operand_data[2884],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1535 */
  {
    "mulsidi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsidi3 },
    &operand_data[2884],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1567 */
  {
    "umulsidi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulsidi3 },
    &operand_data[2884],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1599 */
  {
    "umaddsidi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaddsidi4 },
    &operand_data[2884],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1636 */
  {
    "smulsi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulsi3_highpart },
    &operand_data[2888],
    3,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1681 */
  {
    "umulsi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulsi3_highpart },
    &operand_data[2888],
    3,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1876 */
  {
    "mulsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsf3 },
    &operand_data[2866],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1884 */
  {
    "muldf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_muldf3 },
    &operand_data[2869],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1894 */
  {
    "divsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divsf3 },
    &operand_data[2866],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1901 */
  {
    "divdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divdf3 },
    &operand_data[2869],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1994 */
  {
    "anddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_anddi3 },
    &operand_data[2892],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2081 */
  {
    "andsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi3 },
    &operand_data[2863],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2435 */
  {
    "insv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insv },
    &operand_data[2895],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2867 */
  {
    "iordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iordi3 },
    &operand_data[2899],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2946 */
  {
    "iorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorsi3 },
    &operand_data[2863],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3048 */
  {
    "xordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xordi3 },
    &operand_data[2902],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3123 */
  {
    "xorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorsi3 },
    &operand_data[2863],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3364 */
  {
    "smaxsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxsi3 },
    &operand_data[2905],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3426 */
  {
    "sminsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminsi3 },
    &operand_data[2905],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3477 */
  {
    "umaxsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxsi3 },
    &operand_data[2905],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3510 */
  {
    "uminsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminsi3 },
    &operand_data[2905],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3721 */
  {
    "ashldi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashldi3 },
    &operand_data[2908],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3786 */
  {
    "ashlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlsi3 },
    &operand_data[2905],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3801 */
  {
    "ashrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrdi3 },
    &operand_data[2911],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3860 */
  {
    "ashrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrsi3 },
    &operand_data[2905],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3872 */
  {
    "lshrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrdi3 },
    &operand_data[2911],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3931 */
  {
    "lshrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrsi3 },
    &operand_data[2905],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3946 */
  {
    "rotlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlsi3 },
    &operand_data[2863],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3963 */
  {
    "rotrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrsi3 },
    &operand_data[2905],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4074 */
  {
    "extzv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extzv },
    &operand_data[2914],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4155 */
  {
    "extzv_t1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extzv_t1 },
    &operand_data[2918],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4165 */
  {
    "extv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extv },
    &operand_data[2914],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4226 */
  {
    "extv_regsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extv_regsi },
    &operand_data[2922],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4353 */
  {
    "negdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negdi2 },
    &operand_data[2860],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4393 */
  {
    "negsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negsi2 },
    &operand_data[2863],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4412 */
  {
    "negsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negsf2 },
    &operand_data[2866],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4419 */
  {
    "negdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negdf2 },
    &operand_data[2869],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4543 */
  {
    "abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_abssi2 },
    &operand_data[2863],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4673 */
  {
    "abssf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_abssf2 },
    &operand_data[2866],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4679 */
  {
    "absdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absdf2 },
    &operand_data[2869],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4685 */
  {
    "sqrtsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtsf2 },
    &operand_data[2866],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4691 */
  {
    "sqrtdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtdf2 },
    &operand_data[2869],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4723 */
  {
    "one_cmplsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplsi2 },
    &operand_data[2863],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4767 */
  {
    "floatsihf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsihf2 },
    &operand_data[2926],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4781 */
  {
    "floatdihf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatdihf2 },
    &operand_data[2928],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4795 */
  {
    "floatsisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsisf2 },
    &operand_data[2930],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4802 */
  {
    "floatsidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsidf2 },
    &operand_data[2932],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4809 */
  {
    "fix_trunchfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchfsi2 },
    &operand_data[2927],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4821 */
  {
    "fix_trunchfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchfdi2 },
    &operand_data[2934],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4833 */
  {
    "fix_truncsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsfsi2 },
    &operand_data[2936],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4840 */
  {
    "fix_truncdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdfsi2 },
    &operand_data[2931],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4849 */
  {
    "truncdfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncdfsf2 },
    &operand_data[2868],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4858 */
  {
    "truncdfhf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncdfhf2 },
    &operand_data[2938],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4955 */
  {
    "zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendhisi2 },
    &operand_data[2940],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5018 */
  {
    "zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqisi2 },
    &operand_data[2942],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5142 */
  {
    "extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhisi2 },
    &operand_data[2940],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5181 */
  {
    "extendhisi2_mem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhisi2_mem },
    &operand_data[2944],
    2,
    2,
    7,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5261 */
  {
    "extendqihi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendqihi2 },
    &operand_data[2946],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5294 */
  {
    "extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendqisi2 },
    &operand_data[2948],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5357 */
  {
    "extendsfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsfdf2 },
    &operand_data[2950],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5365 */
  {
    "extendhfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhfdf2 },
    &operand_data[2952],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5440 */
  {
    "movdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdi },
    &operand_data[2954],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5607 */
  {
    "movsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsi },
    &operand_data[2956],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5819 */
  {
    "calculate_pic_address",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_calculate_pic_address },
    &operand_data[2958],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5971 */
  {
    "builtin_setjmp_receiver",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_builtin_setjmp_receiver },
    &operand_data[326],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6009 */
  {
    "storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storehi },
    &operand_data[388],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6037 */
  {
    "storehi_bigend",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storehi_bigend },
    &operand_data[388],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6063 */
  {
    "storeinthi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storeinthi },
    &operand_data[388],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6110 */
  {
    "storehi_single_op",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storehi_single_op },
    &operand_data[2961],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6120 */
  {
    "movhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhi },
    &operand_data[2962],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6310 */
  {
    "movhi_bytes",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhi_bytes },
    &operand_data[2944],
    2,
    2,
    5,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6344 */
  {
    "movhi_bigend",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhi_bigend },
    &operand_data[2964],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6403 */
  {
    "reload_outhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reload_outhi },
    &operand_data[2966],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/arm.md:6416 */
  {
    "reload_inhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reload_inhi },
    &operand_data[2969],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/arm.md:6429 */
  {
    "movqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movqi },
    &operand_data[2972],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6527 */
  {
    "movhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhf },
    &operand_data[2974],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6592 */
  {
    "movsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsf },
    &operand_data[2976],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6650 */
  {
    "movdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdf },
    &operand_data[2978],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6673 */
  {
    "reload_outdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reload_outdf },
    &operand_data[2980],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/arm.md:6744 */
  {
    "load_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_load_multiple },
    &operand_data[2983],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6769 */
  {
    "store_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_store_multiple },
    &operand_data[2983],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6795 */
  {
    "setmemsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_setmemsi },
    &operand_data[2986],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6813 */
  {
    "movmemqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmemqi },
    &operand_data[2990],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6864 */
  {
    "cbranchsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsi4 },
    &operand_data[2994],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6891 */
  {
    "cbranchsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsf4 },
    &operand_data[2998],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6903 */
  {
    "cbranchdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchdf4 },
    &operand_data[3002],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6915 */
  {
    "cbranchdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchdi4 },
    &operand_data[3006],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7095 */
  {
    "cbranch_cc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranch_cc },
    &operand_data[3010],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7167 */
  {
    "cstore_cc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstore_cc },
    &operand_data[3014],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7233 */
  {
    "cstoresi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi4 },
    &operand_data[3018],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7369 */
  {
    "cstoresf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresf4 },
    &operand_data[3022],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7379 */
  {
    "cstoredf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoredf4 },
    &operand_data[3026],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7389 */
  {
    "cstoredi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoredi4 },
    &operand_data[3030],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7409 */
  {
    "movsicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsicc },
    &operand_data[3034],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7431 */
  {
    "movsfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsfcc },
    &operand_data[3038],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7453 */
  {
    "movdfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdfcc },
    &operand_data[3042],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7589 */
  {
    "jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_jump },
    &operand_data[326],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7621 */
  {
    "call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call },
    &operand_data[3046],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7650 */
  {
    "call_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_internal },
    &operand_data[3046],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7681 */
  {
    "call_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_value },
    &operand_data[3048],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7712 */
  {
    "call_value_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_value_internal },
    &operand_data[3048],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7794 */
  {
    "sibcall_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_internal },
    &operand_data[3046],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7801 */
  {
    "sibcall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall },
    &operand_data[3046],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7826 */
  {
    "sibcall_value_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_value_internal },
    &operand_data[3048],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7833 */
  {
    "sibcall_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_value },
    &operand_data[3048],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7901 */
  {
    "return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_return },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7901 */
  {
    "simple_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8001 */
  {
    "return_addr_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_return_addr_mask },
    &operand_data[657],
    1,
    1,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8027 */
  {
    "untyped_call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_untyped_call },
    &operand_data[1199],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8096 */
  {
    "untyped_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_untyped_return },
    &operand_data[3052],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8177 */
  {
    "casesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_casesi },
    &operand_data[3054],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8238 */
  {
    "indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_indirect_jump },
    &operand_data[657],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:10234 */
  {
    "prologue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prologue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:10245 */
  {
    "epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_epilogue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:10276 */
  {
    "sibcall_epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_epilogue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:10286 */
  {
    "eh_epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eh_epilogue },
    &operand_data[3059],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:10825 */
  {
    "ctzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ctzsi2 },
    &operand_data[2863],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:10873 */
  {
    "eh_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eh_return },
    &operand_data[2896],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:10947 */
  {
    "get_thread_pointersi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_get_thread_pointersi },
    &operand_data[27],
    1,
    1,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/arm.md:10988 */
  {
    "arm_legacy_rev",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_legacy_rev },
    &operand_data[3062],
    4,
    4,
    8,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:11010 */
  {
    "thumb_legacy_rev",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb_legacy_rev },
    &operand_data[3062],
    6,
    6,
    18,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:11052 */
  {
    "modsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_modsi3 },
    &operand_data[3068],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:11113 */
  {
    "bswapsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bswapsi2 },
    &operand_data[27],
    2,
    2,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/arm.md:11209 */
  {
    "bswaphi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bswaphi2 },
    &operand_data[3071],
    2,
    2,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/arm.md:11352 */
  {
    "copysignsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignsf3 },
    &operand_data[3073],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:11366 */
  {
    "copysigndf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigndf3 },
    &operand_data[3076],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:11394 */
  {
    "movmisalignhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignhi },
    &operand_data[2962],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:11394 */
  {
    "movmisalignsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignsi },
    &operand_data[2956],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2di },
    &operand_data[3079],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2si },
    &operand_data[3081],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4hi },
    &operand_data[3083],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8qi },
    &operand_data[3085],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2sf },
    &operand_data[3087],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4si },
    &operand_data[3089],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8hi },
    &operand_data[3091],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16qi },
    &operand_data[3093],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4sf },
    &operand_data[3095],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:44 */
  {
    "addv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2di3 },
    &operand_data[3097],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:44 */
  {
    "addv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2si3 },
    &operand_data[3100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:44 */
  {
    "addv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4hi3 },
    &operand_data[3103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:44 */
  {
    "addv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8qi3 },
    &operand_data[3106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:44 */
  {
    "addv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2sf3 },
    &operand_data[3109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:44 */
  {
    "addv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4si3 },
    &operand_data[3112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:44 */
  {
    "addv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8hi3 },
    &operand_data[3115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:44 */
  {
    "addv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16qi3 },
    &operand_data[3118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:44 */
  {
    "addv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4sf3 },
    &operand_data[3121],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:54 */
  {
    "subv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2di3 },
    &operand_data[3097],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:54 */
  {
    "subv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2si3 },
    &operand_data[3100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:54 */
  {
    "subv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4hi3 },
    &operand_data[3103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:54 */
  {
    "subv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8qi3 },
    &operand_data[3106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:54 */
  {
    "subv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2sf3 },
    &operand_data[3109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:54 */
  {
    "subv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4si3 },
    &operand_data[3112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:54 */
  {
    "subv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8hi3 },
    &operand_data[3115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:54 */
  {
    "subv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16qi3 },
    &operand_data[3118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:54 */
  {
    "subv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4sf3 },
    &operand_data[3121],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:64 */
  {
    "mulv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2si3 },
    &operand_data[3100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:64 */
  {
    "mulv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4hi3 },
    &operand_data[3103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:64 */
  {
    "mulv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8qi3 },
    &operand_data[3106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:64 */
  {
    "mulv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2sf3 },
    &operand_data[3109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:64 */
  {
    "mulv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4si3 },
    &operand_data[3112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:64 */
  {
    "mulv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hi3 },
    &operand_data[3115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:64 */
  {
    "mulv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16qi3 },
    &operand_data[3118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:64 */
  {
    "mulv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4sf3 },
    &operand_data[3121],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:74 */
  {
    "sminv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2si3 },
    &operand_data[3100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:74 */
  {
    "sminv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4hi3 },
    &operand_data[3103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:74 */
  {
    "sminv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8qi3 },
    &operand_data[3106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:74 */
  {
    "sminv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2sf3 },
    &operand_data[3109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:74 */
  {
    "sminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4si3 },
    &operand_data[3112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:74 */
  {
    "sminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8hi3 },
    &operand_data[3115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:74 */
  {
    "sminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16qi3 },
    &operand_data[3118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:74 */
  {
    "sminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4sf3 },
    &operand_data[3121],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:84 */
  {
    "uminv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv2si3 },
    &operand_data[3100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:84 */
  {
    "uminv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4hi3 },
    &operand_data[3103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:84 */
  {
    "uminv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8qi3 },
    &operand_data[3106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:84 */
  {
    "uminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4si3 },
    &operand_data[3112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:84 */
  {
    "uminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8hi3 },
    &operand_data[3115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:84 */
  {
    "uminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16qi3 },
    &operand_data[3118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:93 */
  {
    "smaxv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2si3 },
    &operand_data[3100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:93 */
  {
    "smaxv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4hi3 },
    &operand_data[3103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:93 */
  {
    "smaxv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8qi3 },
    &operand_data[3106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:93 */
  {
    "smaxv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2sf3 },
    &operand_data[3109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:93 */
  {
    "smaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4si3 },
    &operand_data[3112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:93 */
  {
    "smaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8hi3 },
    &operand_data[3115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:93 */
  {
    "smaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16qi3 },
    &operand_data[3118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:93 */
  {
    "smaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4sf3 },
    &operand_data[3121],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:103 */
  {
    "umaxv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv2si3 },
    &operand_data[3100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:103 */
  {
    "umaxv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4hi3 },
    &operand_data[3103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:103 */
  {
    "umaxv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8qi3 },
    &operand_data[3106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:103 */
  {
    "umaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4si3 },
    &operand_data[3112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:103 */
  {
    "umaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8hi3 },
    &operand_data[3115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:103 */
  {
    "umaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16qi3 },
    &operand_data[3118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "vec_perm_constv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv2di },
    &operand_data[3124],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "vec_perm_constv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv2si },
    &operand_data[3128],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "vec_perm_constv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4hi },
    &operand_data[3132],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "vec_perm_constv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8qi },
    &operand_data[3136],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "vec_perm_constv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv2sf },
    &operand_data[3140],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "vec_perm_constv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4si },
    &operand_data[3144],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "vec_perm_constv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8hi },
    &operand_data[3148],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "vec_perm_constv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv16qi },
    &operand_data[3152],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "vec_perm_constv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4sf },
    &operand_data[3156],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:127 */
  {
    "vec_permv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8qi },
    &operand_data[3160],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:127 */
  {
    "vec_permv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv16qi },
    &operand_data[3164],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:257 */
  {
    "iwmmxt_setwcgr0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_setwcgr0 },
    &operand_data[679],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:264 */
  {
    "iwmmxt_setwcgr1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_setwcgr1 },
    &operand_data[679],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:271 */
  {
    "iwmmxt_setwcgr2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_setwcgr2 },
    &operand_data[679],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:278 */
  {
    "iwmmxt_setwcgr3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_setwcgr3 },
    &operand_data[679],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:285 */
  {
    "iwmmxt_getwcgr0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_getwcgr0 },
    &operand_data[679],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:292 */
  {
    "iwmmxt_getwcgr1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_getwcgr1 },
    &operand_data[679],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:299 */
  {
    "iwmmxt_getwcgr2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_getwcgr2 },
    &operand_data[679],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:306 */
  {
    "iwmmxt_getwcgr3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_getwcgr3 },
    &operand_data[679],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:765 */
  {
    "thumb_movhi_clobber",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb_movhi_clobber },
    &operand_data[3168],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:946 */
  {
    "cbranchqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchqi4 },
    &operand_data[3171],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:1495 */
  {
    "cstoresi_eq0_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi_eq0_thumb1 },
    &operand_data[2863],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:1505 */
  {
    "cstoresi_ne0_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi_ne0_thumb1 },
    &operand_data[2863],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:1692 */
  {
    "thumb1_casesi_internal_pic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_casesi_internal_pic },
    &operand_data[3175],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:1760 */
  {
    "tablejump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tablejump },
    &operand_data[3179],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb2.md:1597 */
  {
    "doloop_end",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_doloop_end },
    &operand_data[388],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:116 */
  {
    "movti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movti },
    &operand_data[3181],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:128 */
  {
    "movei",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movei },
    &operand_data[3183],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:128 */
  {
    "movoi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movoi },
    &operand_data[3185],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:128 */
  {
    "movci",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movci },
    &operand_data[3187],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:128 */
  {
    "movxi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movxi },
    &operand_data[3189],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:140 */
  {
    "movv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4hf },
    &operand_data[3191],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:155 */
  {
    "movv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8hf },
    &operand_data[3193],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8qi },
    &operand_data[3195],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv16qi },
    &operand_data[3197],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4hi },
    &operand_data[3199],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8hi },
    &operand_data[3201],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2si },
    &operand_data[3203],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4si },
    &operand_data[3205],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4hf },
    &operand_data[3207],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8hf },
    &operand_data[3209],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2sf },
    &operand_data[3211],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4sf },
    &operand_data[3213],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisaligndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisaligndi },
    &operand_data[3215],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:272 */
  {
    "movmisalignv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2di },
    &operand_data[3217],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8qi },
    &operand_data[3219],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16qi },
    &operand_data[3222],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4hi },
    &operand_data[3225],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8hi },
    &operand_data[3228],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2si },
    &operand_data[3231],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4si },
    &operand_data[3234],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4hf },
    &operand_data[3237],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8hf },
    &operand_data[3240],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2sf },
    &operand_data[3243],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4sf },
    &operand_data[3246],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:403 */
  {
    "vec_setv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2di },
    &operand_data[3249],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8qi },
    &operand_data[3252],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv16qi },
    &operand_data[3254],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4hi },
    &operand_data[3256],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8hi },
    &operand_data[3258],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2si },
    &operand_data[3260],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4si },
    &operand_data[3262],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4hf },
    &operand_data[3264],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8hf },
    &operand_data[3266],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2sf },
    &operand_data[3268],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4sf },
    &operand_data[3270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:482 */
  {
    "vec_initv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2di },
    &operand_data[3272],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:982 */
  {
    "vashrv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8qi3 },
    &operand_data[3274],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:982 */
  {
    "vashrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv16qi3 },
    &operand_data[3277],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:982 */
  {
    "vashrv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv4hi3 },
    &operand_data[3280],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:982 */
  {
    "vashrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8hi3 },
    &operand_data[3283],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:982 */
  {
    "vashrv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv2si3 },
    &operand_data[3286],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:982 */
  {
    "vashrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv4si3 },
    &operand_data[3289],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:999 */
  {
    "vlshrv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8qi3 },
    &operand_data[3274],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:999 */
  {
    "vlshrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv16qi3 },
    &operand_data[3277],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:999 */
  {
    "vlshrv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4hi3 },
    &operand_data[3280],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:999 */
  {
    "vlshrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8hi3 },
    &operand_data[3283],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:999 */
  {
    "vlshrv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv2si3 },
    &operand_data[3286],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:999 */
  {
    "vlshrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4si3 },
    &operand_data[3289],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1297 */
  {
    "move_hi_quad_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v2di },
    &operand_data[3249],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1297 */
  {
    "move_hi_quad_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v2df },
    &operand_data[3292],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1297 */
  {
    "move_hi_quad_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v16qi },
    &operand_data[3294],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1297 */
  {
    "move_hi_quad_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v8hi },
    &operand_data[3296],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1297 */
  {
    "move_hi_quad_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v4si },
    &operand_data[3298],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1297 */
  {
    "move_hi_quad_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v4sf },
    &operand_data[3300],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1308 */
  {
    "move_lo_quad_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v2di },
    &operand_data[3249],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1308 */
  {
    "move_lo_quad_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v2df },
    &operand_data[3292],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1308 */
  {
    "move_lo_quad_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v16qi },
    &operand_data[3294],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1308 */
  {
    "move_lo_quad_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v8hi },
    &operand_data[3296],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1308 */
  {
    "move_lo_quad_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v4si },
    &operand_data[3298],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1308 */
  {
    "move_lo_quad_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v4sf },
    &operand_data[3300],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1321 */
  {
    "reduc_plus_scal_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v8qi },
    &operand_data[3302],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1321 */
  {
    "reduc_plus_scal_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v4hi },
    &operand_data[3304],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1321 */
  {
    "reduc_plus_scal_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v2si },
    &operand_data[3306],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1321 */
  {
    "reduc_plus_scal_v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v2sf },
    &operand_data[3308],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1334 */
  {
    "reduc_plus_scal_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v16qi },
    &operand_data[3310],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1334 */
  {
    "reduc_plus_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v8hi },
    &operand_data[3312],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1334 */
  {
    "reduc_plus_scal_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v4si },
    &operand_data[3314],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1334 */
  {
    "reduc_plus_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v4sf },
    &operand_data[3316],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1348 */
  {
    "reduc_plus_scal_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v2di },
    &operand_data[3318],
    2,
    2,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1370 */
  {
    "reduc_smin_scal_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8qi },
    &operand_data[3302],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1370 */
  {
    "reduc_smin_scal_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4hi },
    &operand_data[3304],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1370 */
  {
    "reduc_smin_scal_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v2si },
    &operand_data[3306],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1370 */
  {
    "reduc_smin_scal_v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v2sf },
    &operand_data[3308],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1384 */
  {
    "reduc_smin_scal_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v16qi },
    &operand_data[3310],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1384 */
  {
    "reduc_smin_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8hi },
    &operand_data[3312],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1384 */
  {
    "reduc_smin_scal_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4si },
    &operand_data[3314],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1384 */
  {
    "reduc_smin_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4sf },
    &operand_data[3316],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1398 */
  {
    "reduc_smax_scal_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8qi },
    &operand_data[3302],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1398 */
  {
    "reduc_smax_scal_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4hi },
    &operand_data[3304],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1398 */
  {
    "reduc_smax_scal_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v2si },
    &operand_data[3306],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1398 */
  {
    "reduc_smax_scal_v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v2sf },
    &operand_data[3308],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1411 */
  {
    "reduc_smax_scal_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v16qi },
    &operand_data[3310],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1411 */
  {
    "reduc_smax_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8hi },
    &operand_data[3312],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1411 */
  {
    "reduc_smax_scal_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4si },
    &operand_data[3314],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1411 */
  {
    "reduc_smax_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4sf },
    &operand_data[3316],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1425 */
  {
    "reduc_umin_scal_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v8qi },
    &operand_data[3302],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1425 */
  {
    "reduc_umin_scal_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v4hi },
    &operand_data[3304],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1425 */
  {
    "reduc_umin_scal_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v2si },
    &operand_data[3306],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1438 */
  {
    "reduc_umin_scal_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v16qi },
    &operand_data[3310],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1438 */
  {
    "reduc_umin_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v8hi },
    &operand_data[3312],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1438 */
  {
    "reduc_umin_scal_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v4si },
    &operand_data[3314],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "reduc_umax_scal_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v8qi },
    &operand_data[3302],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "reduc_umax_scal_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v4hi },
    &operand_data[3304],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "reduc_umax_scal_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v2si },
    &operand_data[3306],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1464 */
  {
    "reduc_umax_scal_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v16qi },
    &operand_data[3310],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1464 */
  {
    "reduc_umax_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v8hi },
    &operand_data[3312],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1464 */
  {
    "reduc_umax_scal_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v4si },
    &operand_data[3314],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1589 */
  {
    "vcondv8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8qiv8qi },
    &operand_data[3320],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1589 */
  {
    "vcondv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv16qi },
    &operand_data[3326],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1589 */
  {
    "vcondv4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4hiv4hi },
    &operand_data[3332],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1589 */
  {
    "vcondv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv8hi },
    &operand_data[3338],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1589 */
  {
    "vcondv2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2siv2si },
    &operand_data[3344],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1589 */
  {
    "vcondv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv4si },
    &operand_data[3350],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1589 */
  {
    "vcondv2sfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2sfv2sf },
    &operand_data[3356],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1589 */
  {
    "vcondv4sfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv4sf },
    &operand_data[3362],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1754 */
  {
    "vconduv8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8qiv8qi },
    &operand_data[3368],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1754 */
  {
    "vconduv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16qiv16qi },
    &operand_data[3374],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1754 */
  {
    "vconduv4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4hiv4hi },
    &operand_data[3380],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1754 */
  {
    "vconduv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8hiv8hi },
    &operand_data[3386],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1754 */
  {
    "vconduv2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2siv2si },
    &operand_data[3392],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1754 */
  {
    "vconduv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4siv4si },
    &operand_data[3398],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1825 */
  {
    "neon_vaddv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1825 */
  {
    "neon_vaddv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddv4sf },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1930 */
  {
    "neon_vmlav8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav8qi },
    &operand_data[1510],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1930 */
  {
    "neon_vmlav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav16qi },
    &operand_data[1514],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1930 */
  {
    "neon_vmlav4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4hi },
    &operand_data[1518],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1930 */
  {
    "neon_vmlav8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav8hi },
    &operand_data[1522],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1930 */
  {
    "neon_vmlav2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav2si },
    &operand_data[1526],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1930 */
  {
    "neon_vmlav4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4si },
    &operand_data[1530],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1930 */
  {
    "neon_vmlav2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav2sf },
    &operand_data[1534],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1930 */
  {
    "neon_vmlav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4sf },
    &operand_data[1538],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1946 */
  {
    "neon_vfmav2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmav2sf },
    &operand_data[3404],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1946 */
  {
    "neon_vfmav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmav4sf },
    &operand_data[3408],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1958 */
  {
    "neon_vfmsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsv2sf },
    &operand_data[3404],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1958 */
  {
    "neon_vfmsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsv4sf },
    &operand_data[3408],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1997 */
  {
    "neon_vmlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv8qi },
    &operand_data[1510],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1997 */
  {
    "neon_vmlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv16qi },
    &operand_data[1514],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1997 */
  {
    "neon_vmlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4hi },
    &operand_data[1518],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1997 */
  {
    "neon_vmlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv8hi },
    &operand_data[1522],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1997 */
  {
    "neon_vmlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv2si },
    &operand_data[1526],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1997 */
  {
    "neon_vmlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4si },
    &operand_data[1530],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1997 */
  {
    "neon_vmlsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv2sf },
    &operand_data[1534],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:1997 */
  {
    "neon_vmlsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4sf },
    &operand_data[1538],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2105 */
  {
    "neon_vsubv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2105 */
  {
    "neon_vsubv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubv4sf },
    &operand_data[1498],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vceqv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8qi },
    &operand_data[1744],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgtv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8qi },
    &operand_data[1744],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8qi },
    &operand_data[1744],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vclev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8qi },
    &operand_data[1744],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcltv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8qi },
    &operand_data[1744],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vceqv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv16qi },
    &operand_data[1747],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgtv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv16qi },
    &operand_data[1747],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev16qi },
    &operand_data[1747],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vclev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev16qi },
    &operand_data[1747],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcltv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv16qi },
    &operand_data[1747],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vceqv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4hi },
    &operand_data[1750],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgtv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4hi },
    &operand_data[1750],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4hi },
    &operand_data[1750],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vclev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4hi },
    &operand_data[1750],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcltv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4hi },
    &operand_data[1750],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vceqv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8hi },
    &operand_data[1753],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgtv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8hi },
    &operand_data[1753],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8hi },
    &operand_data[1753],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vclev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8hi },
    &operand_data[1753],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcltv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8hi },
    &operand_data[1753],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vceqv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv2si },
    &operand_data[1756],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgtv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv2si },
    &operand_data[1756],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev2si },
    &operand_data[1756],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vclev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev2si },
    &operand_data[1756],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcltv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv2si },
    &operand_data[1756],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vceqv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4si },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgtv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4si },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4si },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vclev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4si },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcltv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4si },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vceqv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv2sf },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgtv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv2sf },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev2sf },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vclev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev2sf },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcltv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv2sf },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vceqv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4sf },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgtv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4sf },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcgev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4sf },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vclev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4sf },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2186 */
  {
    "neon_vcltv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4sf },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    0
  },
  /* ../../gcc/config/arm/neon.md:2281 */
  {
    "neon_vcagtv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv2sf },
    &operand_data[3412],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2281 */
  {
    "neon_vcagev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev2sf },
    &operand_data[3412],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2281 */
  {
    "neon_vcagtv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv4sf },
    &operand_data[3415],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2281 */
  {
    "neon_vcagev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev4sf },
    &operand_data[3415],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2414 */
  {
    "neon_vpaddv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddv8qi },
    &operand_data[1471],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2414 */
  {
    "neon_vpaddv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddv4hi },
    &operand_data[1477],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2414 */
  {
    "neon_vpaddv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddv2si },
    &operand_data[1483],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2414 */
  {
    "neon_vpaddv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddv2sf },
    &operand_data[1495],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2484 */
  {
    "neon_vabsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv8qi },
    &operand_data[3106],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2484 */
  {
    "neon_vabsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv16qi },
    &operand_data[3118],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2484 */
  {
    "neon_vabsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv4hi },
    &operand_data[3103],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2484 */
  {
    "neon_vabsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv8hi },
    &operand_data[3115],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2484 */
  {
    "neon_vabsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv2si },
    &operand_data[3100],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2484 */
  {
    "neon_vabsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv4si },
    &operand_data[3112],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2484 */
  {
    "neon_vabsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv2sf },
    &operand_data[3109],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2484 */
  {
    "neon_vabsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv4sf },
    &operand_data[3121],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2510 */
  {
    "neon_vnegv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv8qi },
    &operand_data[3106],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2510 */
  {
    "neon_vnegv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv16qi },
    &operand_data[3118],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2510 */
  {
    "neon_vnegv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv4hi },
    &operand_data[3103],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2510 */
  {
    "neon_vnegv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv8hi },
    &operand_data[3115],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2510 */
  {
    "neon_vnegv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv2si },
    &operand_data[3100],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2510 */
  {
    "neon_vnegv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv4si },
    &operand_data[3112],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2510 */
  {
    "neon_vnegv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv2sf },
    &operand_data[3109],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2510 */
  {
    "neon_vnegv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv4sf },
    &operand_data[3121],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2519 */
  {
    "neon_copysignfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_copysignfv2sf },
    &operand_data[3418],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2519 */
  {
    "neon_copysignfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_copysignfv4sf },
    &operand_data[3421],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2572 */
  {
    "neon_vclzv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv8qi },
    &operand_data[3106],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2572 */
  {
    "neon_vclzv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv16qi },
    &operand_data[3118],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2572 */
  {
    "neon_vclzv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv4hi },
    &operand_data[3103],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2572 */
  {
    "neon_vclzv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv8hi },
    &operand_data[3115],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2572 */
  {
    "neon_vclzv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv2si },
    &operand_data[3100],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2572 */
  {
    "neon_vclzv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv4si },
    &operand_data[3112],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2589 */
  {
    "neon_vcntv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcntv8qi },
    &operand_data[1471],
    2,
    2,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2589 */
  {
    "neon_vcntv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcntv16qi },
    &operand_data[1474],
    2,
    2,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2616 */
  {
    "neon_vmvnv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv8qi },
    &operand_data[3106],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2616 */
  {
    "neon_vmvnv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv16qi },
    &operand_data[3118],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2616 */
  {
    "neon_vmvnv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv4hi },
    &operand_data[3103],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2616 */
  {
    "neon_vmvnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv8hi },
    &operand_data[3115],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2616 */
  {
    "neon_vmvnv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv2si },
    &operand_data[3100],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2616 */
  {
    "neon_vmvnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv4si },
    &operand_data[3112],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2717 */
  {
    "neon_vget_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8qi },
    &operand_data[3424],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2717 */
  {
    "neon_vget_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev16qi },
    &operand_data[3427],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2717 */
  {
    "neon_vget_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4hi },
    &operand_data[3430],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2717 */
  {
    "neon_vget_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8hi },
    &operand_data[3433],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2717 */
  {
    "neon_vget_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2si },
    &operand_data[3436],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2717 */
  {
    "neon_vget_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4si },
    &operand_data[3439],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2717 */
  {
    "neon_vget_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2sf },
    &operand_data[3442],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2717 */
  {
    "neon_vget_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4sf },
    &operand_data[3445],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2746 */
  {
    "neon_vget_laneuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv8qi },
    &operand_data[3424],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2746 */
  {
    "neon_vget_laneuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv16qi },
    &operand_data[3427],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2746 */
  {
    "neon_vget_laneuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv4hi },
    &operand_data[3430],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2746 */
  {
    "neon_vget_laneuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv8hi },
    &operand_data[3433],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2746 */
  {
    "neon_vget_laneuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv2si },
    &operand_data[3436],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2746 */
  {
    "neon_vget_laneuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv4si },
    &operand_data[3439],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vget_lanedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanedi },
    &operand_data[3448],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vget_lanev2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2di },
    &operand_data[3451],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev8qi },
    &operand_data[3454],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev16qi },
    &operand_data[3458],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev4hi },
    &operand_data[3462],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev8hi },
    &operand_data[3466],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev2si },
    &operand_data[3470],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev4si },
    &operand_data[3474],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev4hf },
    &operand_data[3478],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev8hf },
    &operand_data[3482],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev2sf },
    &operand_data[3486],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev4sf },
    &operand_data[3490],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2814 */
  {
    "neon_vset_lanev2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev2di },
    &operand_data[3494],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2837 */
  {
    "neon_vset_lanedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanedi },
    &operand_data[3498],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2848 */
  {
    "neon_vcreatev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcreatev8qi },
    &operand_data[3502],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2848 */
  {
    "neon_vcreatev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcreatev4hi },
    &operand_data[3504],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2848 */
  {
    "neon_vcreatev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcreatev2si },
    &operand_data[3506],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2848 */
  {
    "neon_vcreatev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcreatev2sf },
    &operand_data[3508],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2848 */
  {
    "neon_vcreatedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcreatedi },
    &operand_data[3510],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2892 */
  {
    "neon_vdup_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_ndi },
    &operand_data[3498],
    2,
    2,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2935 */
  {
    "neon_vdup_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8qi },
    &operand_data[1863],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2935 */
  {
    "neon_vdup_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev16qi },
    &operand_data[1866],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2935 */
  {
    "neon_vdup_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4hi },
    &operand_data[1869],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2935 */
  {
    "neon_vdup_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8hi },
    &operand_data[1872],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2935 */
  {
    "neon_vdup_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev2si },
    &operand_data[1875],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2935 */
  {
    "neon_vdup_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4si },
    &operand_data[1878],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2935 */
  {
    "neon_vdup_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev2sf },
    &operand_data[1881],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2935 */
  {
    "neon_vdup_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4sf },
    &operand_data[1884],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2955 */
  {
    "neon_vdup_lanedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanedi },
    &operand_data[2126],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:2966 */
  {
    "neon_vdup_lanev2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev2di },
    &operand_data[3512],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:3010 */
  {
    "neon_vget_highv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv16qi },
    &operand_data[3163],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3010 */
  {
    "neon_vget_highv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv8hi },
    &operand_data[3385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3010 */
  {
    "neon_vget_highv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv8hf },
    &operand_data[3515],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3010 */
  {
    "neon_vget_highv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv4si },
    &operand_data[3397],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3010 */
  {
    "neon_vget_highv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv4sf },
    &operand_data[3407],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3010 */
  {
    "neon_vget_highv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv2di },
    &operand_data[3451],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3021 */
  {
    "neon_vget_lowv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv16qi },
    &operand_data[3163],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3021 */
  {
    "neon_vget_lowv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv8hi },
    &operand_data[3385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3021 */
  {
    "neon_vget_lowv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv8hf },
    &operand_data[3515],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3021 */
  {
    "neon_vget_lowv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv4si },
    &operand_data[3397],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3021 */
  {
    "neon_vget_lowv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv4sf },
    &operand_data[3407],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3021 */
  {
    "neon_vget_lowv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv2di },
    &operand_data[3451],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3424 */
  {
    "neon_vmul_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv4hi },
    &operand_data[3517],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3424 */
  {
    "neon_vmul_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv2si },
    &operand_data[3520],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3424 */
  {
    "neon_vmul_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv2sf },
    &operand_data[3523],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3437 */
  {
    "neon_vmul_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv8hi },
    &operand_data[3526],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3437 */
  {
    "neon_vmul_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv4si },
    &operand_data[3529],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3437 */
  {
    "neon_vmul_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv4sf },
    &operand_data[3532],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3450 */
  {
    "neon_vmulls_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulls_nv4hi },
    &operand_data[3535],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3450 */
  {
    "neon_vmulls_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulls_nv2si },
    &operand_data[3538],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3463 */
  {
    "neon_vmullu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullu_nv4hi },
    &operand_data[3535],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3463 */
  {
    "neon_vmullu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullu_nv2si },
    &operand_data[3538],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3476 */
  {
    "neon_vqdmull_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmull_nv4hi },
    &operand_data[3535],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3476 */
  {
    "neon_vqdmull_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmull_nv2si },
    &operand_data[3538],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3489 */
  {
    "neon_vqdmulh_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_nv4hi },
    &operand_data[3517],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3489 */
  {
    "neon_vqdmulh_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_nv2si },
    &operand_data[3520],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3502 */
  {
    "neon_vqrdmulh_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_nv4hi },
    &operand_data[3517],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3502 */
  {
    "neon_vqrdmulh_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_nv2si },
    &operand_data[3520],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3515 */
  {
    "neon_vqdmulh_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_nv8hi },
    &operand_data[3526],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3515 */
  {
    "neon_vqdmulh_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_nv4si },
    &operand_data[3529],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3528 */
  {
    "neon_vqrdmulh_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_nv8hi },
    &operand_data[3526],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3528 */
  {
    "neon_vqrdmulh_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_nv4si },
    &operand_data[3529],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3541 */
  {
    "neon_vmla_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv4hi },
    &operand_data[3541],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3541 */
  {
    "neon_vmla_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv2si },
    &operand_data[3545],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3541 */
  {
    "neon_vmla_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv2sf },
    &operand_data[3549],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3555 */
  {
    "neon_vmla_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv8hi },
    &operand_data[3553],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3555 */
  {
    "neon_vmla_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv4si },
    &operand_data[3557],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3555 */
  {
    "neon_vmla_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv4sf },
    &operand_data[3561],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3569 */
  {
    "neon_vmlals_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlals_nv4hi },
    &operand_data[3565],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3569 */
  {
    "neon_vmlals_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlals_nv2si },
    &operand_data[3569],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3583 */
  {
    "neon_vmlalu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalu_nv4hi },
    &operand_data[3565],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3583 */
  {
    "neon_vmlalu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalu_nv2si },
    &operand_data[3569],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3597 */
  {
    "neon_vqdmlal_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlal_nv4hi },
    &operand_data[3565],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3597 */
  {
    "neon_vqdmlal_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlal_nv2si },
    &operand_data[3569],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3611 */
  {
    "neon_vmls_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv4hi },
    &operand_data[3541],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3611 */
  {
    "neon_vmls_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv2si },
    &operand_data[3545],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3611 */
  {
    "neon_vmls_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv2sf },
    &operand_data[3549],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3625 */
  {
    "neon_vmls_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv8hi },
    &operand_data[3553],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3625 */
  {
    "neon_vmls_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv4si },
    &operand_data[3557],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3625 */
  {
    "neon_vmls_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv4sf },
    &operand_data[3561],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "neon_vmlsls_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsls_nv4hi },
    &operand_data[3565],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "neon_vmlsls_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsls_nv2si },
    &operand_data[3569],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3653 */
  {
    "neon_vmlslu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslu_nv4hi },
    &operand_data[3565],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3653 */
  {
    "neon_vmlslu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslu_nv2si },
    &operand_data[3569],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3667 */
  {
    "neon_vqdmlsl_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlsl_nv4hi },
    &operand_data[3565],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3667 */
  {
    "neon_vqdmlsl_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlsl_nv2si },
    &operand_data[3569],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8qi },
    &operand_data[3160],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv16qi },
    &operand_data[3164],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4hi },
    &operand_data[3573],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8hi },
    &operand_data[3577],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2si },
    &operand_data[3581],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4si },
    &operand_data[3585],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4hf },
    &operand_data[3589],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8hf },
    &operand_data[3593],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2sf },
    &operand_data[3597],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4sf },
    &operand_data[3601],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbsldi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbsldi },
    &operand_data[3605],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3744 */
  {
    "neon_vbslv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2di },
    &operand_data[3609],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4169 */
  {
    "neon_vtrnv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv8qi_internal },
    &operand_data[3160],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4169 */
  {
    "neon_vtrnv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv16qi_internal },
    &operand_data[3164],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4169 */
  {
    "neon_vtrnv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv4hi_internal },
    &operand_data[3573],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4169 */
  {
    "neon_vtrnv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv8hi_internal },
    &operand_data[3577],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4169 */
  {
    "neon_vtrnv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv2si_internal },
    &operand_data[3581],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4169 */
  {
    "neon_vtrnv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv4si_internal },
    &operand_data[3585],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4169 */
  {
    "neon_vtrnv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv2sf_internal },
    &operand_data[3404],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4169 */
  {
    "neon_vtrnv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv4sf_internal },
    &operand_data[3408],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4195 */
  {
    "neon_vzipv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv8qi_internal },
    &operand_data[3160],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4195 */
  {
    "neon_vzipv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv16qi_internal },
    &operand_data[3164],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4195 */
  {
    "neon_vzipv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv4hi_internal },
    &operand_data[3573],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4195 */
  {
    "neon_vzipv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv8hi_internal },
    &operand_data[3577],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4195 */
  {
    "neon_vzipv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv2si_internal },
    &operand_data[3581],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4195 */
  {
    "neon_vzipv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv4si_internal },
    &operand_data[3585],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4195 */
  {
    "neon_vzipv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv2sf_internal },
    &operand_data[3404],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4195 */
  {
    "neon_vzipv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv4sf_internal },
    &operand_data[3408],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4221 */
  {
    "neon_vuzpv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv8qi_internal },
    &operand_data[3160],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4221 */
  {
    "neon_vuzpv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv16qi_internal },
    &operand_data[3164],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4221 */
  {
    "neon_vuzpv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv4hi_internal },
    &operand_data[3573],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4221 */
  {
    "neon_vuzpv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv8hi_internal },
    &operand_data[3577],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4221 */
  {
    "neon_vuzpv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv2si_internal },
    &operand_data[3581],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4221 */
  {
    "neon_vuzpv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv4si_internal },
    &operand_data[3585],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4221 */
  {
    "neon_vuzpv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv2sf_internal },
    &operand_data[3404],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4221 */
  {
    "neon_vuzpv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv4sf_internal },
    &operand_data[3408],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv8qiv8qi },
    &operand_data[3613],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv16qiv16qi },
    &operand_data[3615],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv4hiv4hi },
    &operand_data[3617],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv8hiv8hi },
    &operand_data[3619],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv2siv2si },
    &operand_data[3621],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv4siv4si },
    &operand_data[3623],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv4hfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv4hfv4hf },
    &operand_data[3625],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv8hfv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv8hfv8hf },
    &operand_data[3627],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv2sfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv2sfv2sf },
    &operand_data[3629],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv4sfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv4sfv4sf },
    &operand_data[3631],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesdidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesdidi },
    &operand_data[3633],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4247 */
  {
    "vec_load_lanesv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv2div2di },
    &operand_data[3635],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4322 */
  {
    "neon_vld1_dupdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupdi },
    &operand_data[3633],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv8qiv8qi },
    &operand_data[3637],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv16qiv16qi },
    &operand_data[3639],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv4hiv4hi },
    &operand_data[3641],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv8hiv8hi },
    &operand_data[3643],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv2siv2si },
    &operand_data[3645],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv4siv4si },
    &operand_data[3647],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv4hfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv4hfv4hf },
    &operand_data[3649],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv8hfv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv8hfv8hf },
    &operand_data[3651],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv2sfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv2sfv2sf },
    &operand_data[3653],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv4sfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv4sfv4sf },
    &operand_data[3655],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesdidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesdidi },
    &operand_data[3657],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4357 */
  {
    "vec_store_lanesv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv2div2di },
    &operand_data[3659],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4420 */
  {
    "vec_load_lanestiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv8qi },
    &operand_data[3661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4420 */
  {
    "vec_load_lanestiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv4hi },
    &operand_data[3661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4420 */
  {
    "vec_load_lanestiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv4hf },
    &operand_data[3661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4420 */
  {
    "vec_load_lanestiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv2si },
    &operand_data[3661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4420 */
  {
    "vec_load_lanestiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv2sf },
    &operand_data[3661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4420 */
  {
    "vec_load_lanestidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestidi },
    &operand_data[3661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4445 */
  {
    "vec_load_lanesoiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv16qi },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4445 */
  {
    "vec_load_lanesoiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv8hi },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4445 */
  {
    "vec_load_lanesoiv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv8hf },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4445 */
  {
    "vec_load_lanesoiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv4si },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4445 */
  {
    "vec_load_lanesoiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv4sf },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4533 */
  {
    "vec_store_lanestiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv8qi },
    &operand_data[3665],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4533 */
  {
    "vec_store_lanestiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv4hi },
    &operand_data[3665],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4533 */
  {
    "vec_store_lanestiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv4hf },
    &operand_data[3665],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4533 */
  {
    "vec_store_lanestiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv2si },
    &operand_data[3665],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4533 */
  {
    "vec_store_lanestiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv2sf },
    &operand_data[3665],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4533 */
  {
    "vec_store_lanestidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestidi },
    &operand_data[3665],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4558 */
  {
    "vec_store_lanesoiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv16qi },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4558 */
  {
    "vec_store_lanesoiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv8hi },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4558 */
  {
    "vec_store_lanesoiv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv8hf },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4558 */
  {
    "vec_store_lanesoiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv4si },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4558 */
  {
    "vec_store_lanesoiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv4sf },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4629 */
  {
    "vec_load_laneseiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv8qi },
    &operand_data[3669],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4629 */
  {
    "vec_load_laneseiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv4hi },
    &operand_data[3669],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4629 */
  {
    "vec_load_laneseiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv4hf },
    &operand_data[3669],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4629 */
  {
    "vec_load_laneseiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv2si },
    &operand_data[3669],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4629 */
  {
    "vec_load_laneseiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv2sf },
    &operand_data[3669],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4629 */
  {
    "vec_load_laneseidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseidi },
    &operand_data[3669],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4654 */
  {
    "vec_load_lanesciv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesciv16qi },
    &operand_data[3671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4654 */
  {
    "vec_load_lanesciv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesciv8hi },
    &operand_data[3671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4654 */
  {
    "vec_load_lanesciv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesciv8hf },
    &operand_data[3671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4654 */
  {
    "vec_load_lanesciv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesciv4si },
    &operand_data[3671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4654 */
  {
    "vec_load_lanesciv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesciv4sf },
    &operand_data[3671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4664 */
  {
    "neon_vld3v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v16qi },
    &operand_data[3671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4664 */
  {
    "neon_vld3v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v8hi },
    &operand_data[3671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4664 */
  {
    "neon_vld3v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v8hf },
    &operand_data[3671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4664 */
  {
    "neon_vld3v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v4si },
    &operand_data[3671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4664 */
  {
    "neon_vld3v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v4sf },
    &operand_data[3671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4802 */
  {
    "vec_store_laneseiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv8qi },
    &operand_data[3673],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4802 */
  {
    "vec_store_laneseiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv4hi },
    &operand_data[3673],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4802 */
  {
    "vec_store_laneseiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv4hf },
    &operand_data[3673],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4802 */
  {
    "vec_store_laneseiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv2si },
    &operand_data[3673],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4802 */
  {
    "vec_store_laneseiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv2sf },
    &operand_data[3673],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4802 */
  {
    "vec_store_laneseidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseidi },
    &operand_data[3673],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4826 */
  {
    "vec_store_lanesciv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesciv16qi },
    &operand_data[3675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4826 */
  {
    "vec_store_lanesciv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesciv8hi },
    &operand_data[3675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4826 */
  {
    "vec_store_lanesciv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesciv8hf },
    &operand_data[3675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4826 */
  {
    "vec_store_lanesciv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesciv4si },
    &operand_data[3675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4826 */
  {
    "vec_store_lanesciv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesciv4sf },
    &operand_data[3675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4836 */
  {
    "neon_vst3v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v16qi },
    &operand_data[3675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4836 */
  {
    "neon_vst3v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v8hi },
    &operand_data[3675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4836 */
  {
    "neon_vst3v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v8hf },
    &operand_data[3675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4836 */
  {
    "neon_vst3v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v4si },
    &operand_data[3675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4836 */
  {
    "neon_vst3v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v4sf },
    &operand_data[3675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4947 */
  {
    "vec_load_lanesoiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv8qi },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4947 */
  {
    "vec_load_lanesoiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv4hi },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4947 */
  {
    "vec_load_lanesoiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv4hf },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4947 */
  {
    "vec_load_lanesoiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv2si },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4947 */
  {
    "vec_load_lanesoiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv2sf },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4947 */
  {
    "vec_load_lanesoidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoidi },
    &operand_data[3663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4972 */
  {
    "vec_load_lanesxiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesxiv16qi },
    &operand_data[3677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4972 */
  {
    "vec_load_lanesxiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesxiv8hi },
    &operand_data[3677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4972 */
  {
    "vec_load_lanesxiv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesxiv8hf },
    &operand_data[3677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4972 */
  {
    "vec_load_lanesxiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesxiv4si },
    &operand_data[3677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4972 */
  {
    "vec_load_lanesxiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesxiv4sf },
    &operand_data[3677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4982 */
  {
    "neon_vld4v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v16qi },
    &operand_data[3677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4982 */
  {
    "neon_vld4v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v8hi },
    &operand_data[3677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4982 */
  {
    "neon_vld4v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v8hf },
    &operand_data[3677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4982 */
  {
    "neon_vld4v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v4si },
    &operand_data[3677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4982 */
  {
    "neon_vld4v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v4sf },
    &operand_data[3677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5127 */
  {
    "vec_store_lanesoiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv8qi },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5127 */
  {
    "vec_store_lanesoiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv4hi },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5127 */
  {
    "vec_store_lanesoiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv4hf },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5127 */
  {
    "vec_store_lanesoiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv2si },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5127 */
  {
    "vec_store_lanesoiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv2sf },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5127 */
  {
    "vec_store_lanesoidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoidi },
    &operand_data[3667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5152 */
  {
    "vec_store_lanesxiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesxiv16qi },
    &operand_data[3678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5152 */
  {
    "vec_store_lanesxiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesxiv8hi },
    &operand_data[3678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5152 */
  {
    "vec_store_lanesxiv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesxiv8hf },
    &operand_data[3678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5152 */
  {
    "vec_store_lanesxiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesxiv4si },
    &operand_data[3678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5152 */
  {
    "vec_store_lanesxiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesxiv4sf },
    &operand_data[3678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5162 */
  {
    "neon_vst4v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v16qi },
    &operand_data[3678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5162 */
  {
    "neon_vst4v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v8hi },
    &operand_data[3678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5162 */
  {
    "neon_vst4v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v8hf },
    &operand_data[3678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5162 */
  {
    "neon_vst4v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v4si },
    &operand_data[3678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5162 */
  {
    "neon_vst4v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v4sf },
    &operand_data[3678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5297 */
  {
    "vec_unpacks_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v16qi },
    &operand_data[3680],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5297 */
  {
    "vec_unpacku_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v16qi },
    &operand_data[3680],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5297 */
  {
    "vec_unpacks_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v8hi },
    &operand_data[3682],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5297 */
  {
    "vec_unpacku_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v8hi },
    &operand_data[3682],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5297 */
  {
    "vec_unpacks_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v4si },
    &operand_data[3684],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5297 */
  {
    "vec_unpacku_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v4si },
    &operand_data[3684],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5316 */
  {
    "vec_unpacks_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v16qi },
    &operand_data[3680],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5316 */
  {
    "vec_unpacku_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v16qi },
    &operand_data[3680],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5316 */
  {
    "vec_unpacks_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v8hi },
    &operand_data[3682],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5316 */
  {
    "vec_unpacku_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v8hi },
    &operand_data[3682],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5316 */
  {
    "vec_unpacks_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v4si },
    &operand_data[3684],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5316 */
  {
    "vec_unpacku_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v4si },
    &operand_data[3684],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5347 */
  {
    "vec_widen_smult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v16qi },
    &operand_data[3686],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5347 */
  {
    "vec_widen_umult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v16qi },
    &operand_data[3686],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5347 */
  {
    "vec_widen_smult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v8hi },
    &operand_data[3689],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5347 */
  {
    "vec_widen_umult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v8hi },
    &operand_data[3689],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5347 */
  {
    "vec_widen_smult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v4si },
    &operand_data[3692],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5347 */
  {
    "vec_widen_umult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v4si },
    &operand_data[3692],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5381 */
  {
    "vec_widen_smult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v16qi },
    &operand_data[3686],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5381 */
  {
    "vec_widen_umult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v16qi },
    &operand_data[3686],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5381 */
  {
    "vec_widen_smult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v8hi },
    &operand_data[3689],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5381 */
  {
    "vec_widen_umult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v8hi },
    &operand_data[3689],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5381 */
  {
    "vec_widen_smult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v4si },
    &operand_data[3692],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5381 */
  {
    "vec_widen_umult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v4si },
    &operand_data[3692],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5414 */
  {
    "vec_widen_sshiftl_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v16qi },
    &operand_data[3695],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5414 */
  {
    "vec_widen_ushiftl_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v16qi },
    &operand_data[3695],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5414 */
  {
    "vec_widen_sshiftl_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v8hi },
    &operand_data[3698],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5414 */
  {
    "vec_widen_ushiftl_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v8hi },
    &operand_data[3698],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5414 */
  {
    "vec_widen_sshiftl_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v4si },
    &operand_data[3701],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5414 */
  {
    "vec_widen_ushiftl_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v4si },
    &operand_data[3701],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5427 */
  {
    "vec_widen_sshiftl_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v16qi },
    &operand_data[3695],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5427 */
  {
    "vec_widen_ushiftl_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v16qi },
    &operand_data[3695],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5427 */
  {
    "vec_widen_sshiftl_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v8hi },
    &operand_data[3698],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5427 */
  {
    "vec_widen_ushiftl_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v8hi },
    &operand_data[3698],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5427 */
  {
    "vec_widen_sshiftl_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v4si },
    &operand_data[3701],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5427 */
  {
    "vec_widen_ushiftl_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v4si },
    &operand_data[3701],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5450 */
  {
    "vec_unpacks_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v8qi },
    &operand_data[3704],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5450 */
  {
    "vec_unpacku_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v8qi },
    &operand_data[3704],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5450 */
  {
    "vec_unpacks_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v4hi },
    &operand_data[3706],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5450 */
  {
    "vec_unpacku_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v4hi },
    &operand_data[3706],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5450 */
  {
    "vec_unpacks_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v2si },
    &operand_data[3708],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5450 */
  {
    "vec_unpacku_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v2si },
    &operand_data[3708],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5463 */
  {
    "vec_unpacks_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v8qi },
    &operand_data[3704],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5463 */
  {
    "vec_unpacku_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v8qi },
    &operand_data[3704],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5463 */
  {
    "vec_unpacks_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v4hi },
    &operand_data[3706],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5463 */
  {
    "vec_unpacku_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v4hi },
    &operand_data[3706],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5463 */
  {
    "vec_unpacks_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v2si },
    &operand_data[3708],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5463 */
  {
    "vec_unpacku_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v2si },
    &operand_data[3708],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5487 */
  {
    "vec_widen_smult_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v8qi },
    &operand_data[3710],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5487 */
  {
    "vec_widen_umult_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v8qi },
    &operand_data[3710],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5487 */
  {
    "vec_widen_smult_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v4hi },
    &operand_data[3713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5487 */
  {
    "vec_widen_umult_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v4hi },
    &operand_data[3713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5487 */
  {
    "vec_widen_smult_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v2si },
    &operand_data[3716],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5487 */
  {
    "vec_widen_umult_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v2si },
    &operand_data[3716],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5502 */
  {
    "vec_widen_smult_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v8qi },
    &operand_data[3710],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5502 */
  {
    "vec_widen_umult_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v8qi },
    &operand_data[3710],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5502 */
  {
    "vec_widen_smult_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v4hi },
    &operand_data[3713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5502 */
  {
    "vec_widen_umult_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v4hi },
    &operand_data[3713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5502 */
  {
    "vec_widen_smult_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v2si },
    &operand_data[3716],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5502 */
  {
    "vec_widen_umult_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v2si },
    &operand_data[3716],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5517 */
  {
    "vec_widen_sshiftl_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v8qi },
    &operand_data[3719],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5517 */
  {
    "vec_widen_ushiftl_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v8qi },
    &operand_data[3719],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5517 */
  {
    "vec_widen_sshiftl_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v4hi },
    &operand_data[3722],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5517 */
  {
    "vec_widen_ushiftl_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v4hi },
    &operand_data[3722],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5517 */
  {
    "vec_widen_sshiftl_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v2si },
    &operand_data[3725],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5517 */
  {
    "vec_widen_ushiftl_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v2si },
    &operand_data[3725],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5531 */
  {
    "vec_widen_sshiftl_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v8qi },
    &operand_data[3719],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5531 */
  {
    "vec_widen_ushiftl_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v8qi },
    &operand_data[3719],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5531 */
  {
    "vec_widen_sshiftl_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v4hi },
    &operand_data[3722],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5531 */
  {
    "vec_widen_ushiftl_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v4hi },
    &operand_data[3722],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5531 */
  {
    "vec_widen_sshiftl_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v2si },
    &operand_data[3725],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5531 */
  {
    "vec_widen_ushiftl_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v2si },
    &operand_data[3725],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:5571 */
  {
    "vec_pack_trunc_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v4hi },
    &operand_data[3728],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5571 */
  {
    "vec_pack_trunc_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v2si },
    &operand_data[3730],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5571 */
  {
    "vec_pack_trunc_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_di },
    &operand_data[3732],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:37 */
  {
    "memory_barrier",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_memory_barrier },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:116 */
  {
    "atomic_loaddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loaddi },
    &operand_data[3735],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:155 */
  {
    "atomic_compare_and_swapqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapqi },
    &operand_data[3738],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:155 */
  {
    "atomic_compare_and_swaphi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swaphi },
    &operand_data[3746],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:155 */
  {
    "atomic_compare_and_swapsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapsi },
    &operand_data[3754],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:155 */
  {
    "atomic_compare_and_swapdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapdi },
    &operand_data[3762],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:106 */
  {
    "mulqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulqq3 },
    &operand_data[3770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:124 */
  {
    "mulhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulhq3 },
    &operand_data[3773],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:142 */
  {
    "mulsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsq3 },
    &operand_data[3776],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:164 */
  {
    "mulsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsa3 },
    &operand_data[3779],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:183 */
  {
    "mulusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulusa3 },
    &operand_data[3782],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:325 */
  {
    "mulha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulha3 },
    &operand_data[3785],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:341 */
  {
    "muluha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_muluha3 },
    &operand_data[3788],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:361 */
  {
    "ssmulha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssmulha3 },
    &operand_data[3785],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:381 */
  {
    "usmuluha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usmuluha3 },
    &operand_data[3788],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:577 */
  {
    "*p *arm_addsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3284 },
#else
    { 0, output_3284, 0 },
#endif
    { 0 },
    &operand_data[3791],
    5,
    5,
    0,
    16,
    2
  },
  /* ../../gcc/config/arm/arm.md:637 */
  {
    "*p *addsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3285 },
#else
    { 0, output_3285, 0 },
#endif
    { 0 },
    &operand_data[3796],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:653 */
  {
    "*p *compare_negsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%1, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3800],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:761 */
  {
    "*p *compare_addsi2_op0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3287 },
#else
    { 0, output_3287, 0 },
#endif
    { 0 },
    &operand_data[3804],
    4,
    4,
    1,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:782 */
  {
    "*p *compare_addsi2_op1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3288 },
#else
    { 0, output_3288, 0 },
#endif
    { 0 },
    &operand_data[3804],
    4,
    4,
    1,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:803 */
  {
    "*p *addsi3_carryin_ltu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3289 },
#else
    { 0, output_3289, 0 },
#endif
    { 0 },
    &operand_data[3808],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:803 */
  {
    "*p *addsi3_carryin_geu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3290 },
#else
    { 0, output_3290, 0 },
#endif
    { 0 },
    &operand_data[3808],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:821 */
  {
    "*p *addsi3_carryin_alt2_ltu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3291 },
#else
    { 0, output_3291, 0 },
#endif
    { 0 },
    &operand_data[3813],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:821 */
  {
    "*p *addsi3_carryin_alt2_geu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3292 },
#else
    { 0, output_3292, 0 },
#endif
    { 0 },
    &operand_data[3813],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:839 */
  {
    "*p *addsi3_carryin_shift_ltu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3818],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:839 */
  {
    "*p *addsi3_carryin_shift_geu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3818],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:869 */
  {
    "*p *subsi3_carryin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3295 },
#else
    { 0, output_3295, 0 },
#endif
    { 0 },
    &operand_data[3825],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:924 */
  {
    "*p *subsi3_carryin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3818],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:941 */
  {
    "*p *rsbsi3_carryin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3818],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1194 */
  {
    "*p *arm_subsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3298 },
#else
    { 0, output_3298, 0 },
#endif
    { 0 },
    &operand_data[3830],
    5,
    5,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/arm.md:1311 */
  {
    "*p *arm_mulsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3835],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1321 */
  {
    "*p *arm_mulsi3_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3840],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:1390 */
  {
    "*p *mulsi3addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3845],
    6,
    6,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:1402 */
  {
    "*p *mulsi3addsi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3851],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1479 */
  {
    "*p *mulsi3subsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mls%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3851],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1502 */
  {
    "*p *mulsidi3adddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3857],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1515 */
  {
    "*p *mulsidi3adddi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3863],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1544 */
  {
    "*p *mulsidi3_nov6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3869],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1555 */
  {
    "*p *mulsidi3_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3874],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1576 */
  {
    "*p *umulsidi3_nov6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3869],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1587 */
  {
    "*p *umulsidi3_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3874],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1609 */
  {
    "*p *umulsidi3adddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3857],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1622 */
  {
    "*p *umulsidi3adddi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umlal%?\t%Q0, %R0, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3863],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1650 */
  {
    "*p *smulsi3_highpart_nov6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3879],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1665 */
  {
    "*p *smulsi3_highpart_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3885],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1695 */
  {
    "*p *umulsi3_highpart_nov6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3879],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1710 */
  {
    "*p *umulsi3_highpart_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3885],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1726 */
  {
    "*p mulhisi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3891],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1738 */
  {
    "*p *mulhisi3tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3896],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1752 */
  {
    "*p *mulhisi3bt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3901],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1766 */
  {
    "*p *mulhisi3tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3906],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1781 */
  {
    "*p maddhisi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlabb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3911],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1796 */
  {
    "*p *maddhisi4tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3917],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1811 */
  {
    "*p *maddhisi4tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatt%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3851],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1827 */
  {
    "*p maddhidi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlalbb%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3923],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1842 */
  {
    "*p *maddhidi4tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlaltb%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3929],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1858 */
  {
    "*p *maddhidi4tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlaltt%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3935],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2166 */
  {
    "*p *arm_andsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3326 },
#else
    { 0, output_3326, 0 },
#endif
    { 0 },
    &operand_data[3941],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:2226 */
  {
    "*p *zeroextractsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3327 },
#else
    { 0, 0, output_3327 },
#endif
    { 0 },
    &operand_data[3946],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:2637 */
  {
    "*p insv_zero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfc%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3951],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2650 */
  {
    "*p insv_t2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfi%?\t%0, %3, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3956],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2664 */
  {
    "*p *anddi_notdi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3962],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2689 */
  {
    "*p *anddi_notzesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3331 },
#else
    { 0, output_3331, 0 },
#endif
    { 0 },
    &operand_data[3967],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:2718 */
  {
    "*p *anddi_notdi_zesidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3972],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2740 */
  {
    "*p *anddi_notsesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3977],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2765 */
  {
    "*p andsi_notsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3906],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2776 */
  {
    "*p andsi_not_shiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3982],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2794 */
  {
    "*p andsi_not_shiftsi_si_scc_no_reuse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics%?\t%4, %3, %1%S0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3989],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2816 */
  {
    "*p andsi_not_shiftsi_si_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics%?\t%4, %3, %1%S0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3996],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2919 */
  {
    "*p *iordi_zesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3338 },
#else
    { 0, output_3338, 0 },
#endif
    { 0 },
    &operand_data[3967],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:2934 */
  {
    "*p *iordi_sesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3977],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2982 */
  {
    "*p *iorsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3340 },
#else
    { 0, output_3340, 0 },
#endif
    { 0 },
    &operand_data[3941],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:3096 */
  {
    "*p *xordi_zesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3341 },
#else
    { 0, output_3341, 0 },
#endif
    { 0 },
    &operand_data[3967],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:3111 */
  {
    "*p *xordi_sesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3977],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3157 */
  {
    "*p *arm_xorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3343 },
#else
    { 0, output_3343, 0 },
#endif
    { 0 },
    &operand_data[4003],
    5,
    5,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:3223 */
  {
    "*p *andsi_iorsi3_notsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4008],
    6,
    6,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:3382 */
  {
    "*p *smax_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4014],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3393 */
  {
    "*p *smax_m1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4014],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3444 */
  {
    "*p *smin_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4014],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3667 */
  {
    "*p *satsi_smin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3348 },
#else
    { 0, 0, output_3348 },
#endif
    { 0 },
    &operand_data[4018],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3667 */
  {
    "*p *satsi_smin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3349 },
#else
    { 0, 0, output_3349 },
#endif
    { 0 },
    &operand_data[4018],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3667 */
  {
    "*p *satsi_smax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3350 },
#else
    { 0, 0, output_3350 },
#endif
    { 0 },
    &operand_data[4018],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3667 */
  {
    "*p *satsi_smax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3351 },
#else
    { 0, 0, output_3351 },
#endif
    { 0 },
    &operand_data[4018],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3692 */
  {
    "*p *satsi_smin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3352 },
#else
    { 0, 0, output_3352 },
#endif
    { 0 },
    &operand_data[4024],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3692 */
  {
    "*p *satsi_smin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3353 },
#else
    { 0, 0, output_3353 },
#endif
    { 0 },
    &operand_data[4024],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3692 */
  {
    "*p *satsi_smax_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3354 },
#else
    { 0, 0, output_3354 },
#endif
    { 0 },
    &operand_data[4024],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3692 */
  {
    "*p *satsi_smax_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3355 },
#else
    { 0, 0, output_3355 },
#endif
    { 0 },
    &operand_data[4024],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3983 */
  {
    "*p *arm_shiftsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3356 },
#else
    { 0, 0, output_3356 },
#endif
    { 0 },
    &operand_data[4032],
    6,
    6,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/arm.md:4027 */
  {
    "*p *not_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4038],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4237 */
  {
    "*p unaligned_loadsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%0, %1\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4044],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4249 */
  {
    "*p unaligned_loadhis",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrsh%?\t%0, %1\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4048],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4262 */
  {
    "*p unaligned_loadhiu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrh%?\t%0, %1\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4052],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4275 */
  {
    "*p unaligned_storesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "str%?\t%1, %0\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4056],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4287 */
  {
    "*p unaligned_storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strh%?\t%1, %0\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4060],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4300 */
  {
    "*p *extv_reg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4064],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4313 */
  {
    "*p extzv_t2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ubfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4064],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4328 */
  {
    "*p divsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sdiv%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3906],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4339 */
  {
    "*p udivsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "udiv%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3906],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4400 */
  {
    "*p *arm_negsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4070],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4556 */
  {
    "*p *arm_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4074],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4620 */
  {
    "*p *arm_neg_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4074],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4697 */
  {
    "*p one_cmpldi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3370 },
#else
    { 0, output_3370, 0 },
#endif
    { 0 },
    &operand_data[4078],
    4,
    4,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:4730 */
  {
    "*p *arm_one_cmplsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4070],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4875 */
  {
    "*p zero_extendqidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4082],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:4875 */
  {
    "*p zero_extendhidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4086],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:4875 */
  {
    "*p zero_extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4090],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:4888 */
  {
    "*p extendqidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4094],
    4,
    4,
    0,
    5,
    1
  },
  /* ../../gcc/config/arm/arm.md:4888 */
  {
    "*p extendhidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4098],
    4,
    4,
    0,
    5,
    1
  },
  /* ../../gcc/config/arm/arm.md:4888 */
  {
    "*p extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4102],
    4,
    4,
    0,
    5,
    1
  },
  /* ../../gcc/config/arm/arm.md:4985 */
  {
    "*p *arm_zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3378 },
#else
    { 0, output_3378, 0 },
#endif
    { 0 },
    &operand_data[4106],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:4996 */
  {
    "*p *arm_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3379 },
#else
    { 0, output_3379, 0 },
#endif
    { 0 },
    &operand_data[4110],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5007 */
  {
    "*p *arm_zero_extendhisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtah%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3901],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5055 */
  {
    "*p *arm_zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3381 },
#else
    { 0, output_3381, 0 },
#endif
    { 0 },
    &operand_data[4114],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5067 */
  {
    "*p *arm_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3382 },
#else
    { 0, output_3382, 0 },
#endif
    { 0 },
    &operand_data[4118],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5078 */
  {
    "*p *arm_zero_extendqisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4122],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5130 */
  {
    "*p *compareqi_eq0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tst%?\t%0, #255",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4127],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5227 */
  {
    "*p *arm_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3385 },
#else
    { 0, output_3385, 0 },
#endif
    { 0 },
    &operand_data[4110],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5240 */
  {
    "*p *arm_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3386 },
#else
    { 0, output_3386, 0 },
#endif
    { 0 },
    &operand_data[4110],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5285 */
  {
    "*p *arm_extendqihi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5322 */
  {
    "*p *arm_extendqisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3388 },
#else
    { 0, output_3388, 0 },
#endif
    { 0 },
    &operand_data[4134],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5334 */
  {
    "*p *arm_extendqisi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3389 },
#else
    { 0, output_3389, 0 },
#endif
    { 0 },
    &operand_data[4134],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5346 */
  {
    "*p *arm_extendqisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4122],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5701 */
  {
    "*p *arm_movt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movt%?\t%0, #:upper16:%c2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4138],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5713 */
  {
    "*p *arm_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3392 },
#else
    { 0, output_3392, 0 },
#endif
    { 0 },
    &operand_data[4143],
    4,
    4,
    0,
    6,
    2
  },
  /* ../../gcc/config/arm/arm.md:5908 */
  {
    "*p pic_add_dot_plus_eight",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3393 },
#else
    { 0, 0, output_3393 },
#endif
    { 0 },
    &operand_data[4147],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:5924 */
  {
    "*p tls_load_dot_plus_eight",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3394 },
#else
    { 0, 0, output_3394 },
#endif
    { 0 },
    &operand_data[4147],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:6361 */
  {
    "*p *movhi_insn_arch4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3395 },
#else
    { 0, output_3395, 0 },
#endif
    { 0 },
    &operand_data[4152],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:6388 */
  {
    "*p *movhi_bytes",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3396 },
#else
    { 0, output_3396, 0 },
#endif
    { 0 },
    &operand_data[4156],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:6503 */
  {
    "*p *arm_movqi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3397 },
#else
    { 0, output_3397, 0 },
#endif
    { 0 },
    &operand_data[4160],
    4,
    4,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/arm.md:6548 */
  {
    "*p *arm32_movhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3398 },
#else
    { 0, 0, output_3398 },
#endif
    { 0 },
    &operand_data[4164],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/arm.md:6630 */
  {
    "*p *arm_movsf_soft_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3399 },
#else
    { 0, output_3399, 0 },
#endif
    { 0 },
    &operand_data[4168],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:6934 */
  {
    "*p *arm_cmpsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3400 },
#else
    { 0, output_3400, 0 },
#endif
    { 0 },
    &operand_data[4172],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:6979 */
  {
    "*p *arm_cmpsi_negshiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%0, %2%S1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3819],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:7596 */
  {
    "*p *arm_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3402 },
#else
    { 0, 0, output_3402 },
#endif
    { 0 },
    &operand_data[358],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7919 */
  {
    "*p *arm_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3403 },
#else
    { 0, 0, output_3403 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7980 */
  {
    "*p *arm_simple_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3404 },
#else
    { 0, 0, output_3404 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8155 */
  {
    "*p probe_stack",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "str%?\tr0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4176],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8256 */
  {
    "*p *arm_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%?\t%|pc, %0\t%@ indirect register jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3854],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8265 */
  {
    "*p *load_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%|pc, %0\t%@ indirect memory jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4179],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8310 */
  {
    "*p *add_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4182],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8310 */
  {
    "*p *rsb_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4188],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8310 */
  {
    "*p *orr_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4188],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8310 */
  {
    "*p *eor_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4188],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8310 */
  {
    "*p *and_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4188],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8324 */
  {
    "*p *add_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4194],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8324 */
  {
    "*p *rsb_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4201],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8324 */
  {
    "*p *orr_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4201],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8324 */
  {
    "*p *eor_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4201],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8324 */
  {
    "*p *and_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4201],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:8393 */
  {
    "*p *sub_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4208],
    7,
    7,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10080 */
  {
    "*p *arith_adjacentmem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3419 },
#else
    { 0, 0, output_3419 },
#endif
    { 0 },
    &operand_data[4215],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10546 */
  {
    "*p *load_multiple_with_writeback",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3420 },
#else
    { 0, 0, output_3420 },
#endif
    { 0 },
    &operand_data[4222],
    6,
    6,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10574 */
  {
    "*p *pop_multiple_with_writeback_and_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3421 },
#else
    { 0, 0, output_3421 },
#endif
    { 0 },
    &operand_data[4228],
    6,
    6,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10597 */
  {
    "*p *pop_multiple_with_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3422 },
#else
    { 0, 0, output_3422 },
#endif
    { 0 },
    &operand_data[4234],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:10618 */
  {
    "*p *ldr_with_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%|pc, [%0], #4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4239],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10807 */
  {
    "*p clzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clz%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4014],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10816 */
  {
    "*p rbitsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rbit%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4014],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10905 */
  {
    "*p load_tp_hard",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mrc%?\tp15, 0, %0, c13, c0, 3\t@ load_tp_hard",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4242],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10960 */
  {
    "*p *arm_movtas_ze",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movt%?\t%0, %L1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4245],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10973 */
  {
    "*p *arm_rev",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3428 },
#else
    { 0, output_3428, 0 },
#endif
    { 0 },
    &operand_data[4249],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:11218 */
  {
    "*p *thumb2_ldrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %3, [%1, %2]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4253],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11236 */
  {
    "*p *thumb2_ldrd_base",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %2, [%1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4260],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11251 */
  {
    "*p *thumb2_ldrd_base_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %2, [%1, #-4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4260],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11266 */
  {
    "*p *thumb2_strd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%2, %4, [%0, %1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4265],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11284 */
  {
    "*p *thumb2_strd_base",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%1, %2, [%0]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4272],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11299 */
  {
    "*p *thumb2_strd_base_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%1, %2, [%0, #-4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4272],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:24 */
  {
    "*p *ldm4_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4277],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:60 */
  {
    "*p *ldm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4285],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:100 */
  {
    "*p *stm4_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4293],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:116 */
  {
    "*p *stm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4301],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:150 */
  {
    "*p *ldm4_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4277],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:169 */
  {
    "*p *ldm4_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4285],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:190 */
  {
    "*p *stm4_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4293],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:205 */
  {
    "*p *stm4_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4301],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:222 */
  {
    "*p *ldm4_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4277],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:240 */
  {
    "*p *ldm4_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4285],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:260 */
  {
    "*p *stm4_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4293],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:275 */
  {
    "*p *stm4_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4301],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:292 */
  {
    "*p *ldm4_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4277],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:312 */
  {
    "*p *ldm4_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4285],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:334 */
  {
    "*p *stm4_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4293],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:350 */
  {
    "*p *stm4_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4301],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:475 */
  {
    "*p *ldm3_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4309],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:505 */
  {
    "*p *ldm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4316],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:539 */
  {
    "*p *stm3_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4323],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:553 */
  {
    "*p *stm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4330],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:583 */
  {
    "*p *ldm3_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4309],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:599 */
  {
    "*p *ldm3_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4316],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:617 */
  {
    "*p *stm3_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4323],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:630 */
  {
    "*p *stm3_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4330],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:645 */
  {
    "*p *ldm3_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4309],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:660 */
  {
    "*p *ldm3_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4316],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:677 */
  {
    "*p *stm3_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4323],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:690 */
  {
    "*p *stm3_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4330],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:705 */
  {
    "*p *ldm3_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4309],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:722 */
  {
    "*p *ldm3_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4316],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:741 */
  {
    "*p *stm3_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4323],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:755 */
  {
    "*p *stm3_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4330],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:864 */
  {
    "*p *ldm2_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4337],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:888 */
  {
    "*p *ldm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4343],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:916 */
  {
    "*p *stm2_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4349],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:928 */
  {
    "*p *stm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4355],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:954 */
  {
    "*p *ldm2_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4337],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:967 */
  {
    "*p *ldm2_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4343],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:982 */
  {
    "*p *stm2_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4349],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:993 */
  {
    "*p *stm2_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4355],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1006 */
  {
    "*p *ldm2_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4337],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1018 */
  {
    "*p *ldm2_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4343],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1032 */
  {
    "*p *stm2_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4349],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1043 */
  {
    "*p *stm2_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4355],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1056 */
  {
    "*p *ldm2_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4337],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1070 */
  {
    "*p *ldm2_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4343],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1086 */
  {
    "*p *stm2_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4349],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1098 */
  {
    "*p *stm2_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4355],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11334 */
  {
    "*p *load_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3483 },
#else
    { 0, 0, output_3483 },
#endif
    { 0 },
    &operand_data[4361],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:30 */
  {
    "*p tbcstv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4366],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:39 */
  {
    "*p tbcstv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcsth%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4370],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:48 */
  {
    "*p tbcstv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:57 */
  {
    "*p iwmmxt_iordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3487 },
#else
    { 0, output_3487, 0 },
#endif
    { 0 },
    &operand_data[4378],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/iwmmxt.md:71 */
  {
    "*p iwmmxt_xordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3488 },
#else
    { 0, output_3488, 0 },
#endif
    { 0 },
    &operand_data[4378],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/iwmmxt.md:85 */
  {
    "*p iwmmxt_anddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3489 },
#else
    { 0, output_3489, 0 },
#endif
    { 0 },
    &operand_data[4378],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/iwmmxt.md:99 */
  {
    "*p iwmmxt_nanddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wandn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4383],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:235 */
  {
    "*p movv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3491 },
#else
    { 0, 0, output_3491 },
#endif
    { 0 },
    &operand_data[4388],
    4,
    4,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:235 */
  {
    "*p movv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3492 },
#else
    { 0, 0, output_3492 },
#endif
    { 0 },
    &operand_data[4392],
    4,
    4,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:235 */
  {
    "*p movv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3493 },
#else
    { 0, 0, output_3493 },
#endif
    { 0 },
    &operand_data[4396],
    4,
    4,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:313 */
  {
    "*p *andv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:313 */
  {
    "*p *andv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:313 */
  {
    "*p *andv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:323 */
  {
    "*p *iorv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:323 */
  {
    "*p *iorv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:323 */
  {
    "*p *iorv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:333 */
  {
    "*p *xorv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:333 */
  {
    "*p *xorv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:333 */
  {
    "*p *xorv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:346 */
  {
    "*p *addv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:346 */
  {
    "*p *addv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:346 */
  {
    "*p *addv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:356 */
  {
    "*p ssaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:366 */
  {
    "*p ssaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:376 */
  {
    "*p ssaddv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:386 */
  {
    "*p usaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:396 */
  {
    "*p usaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:406 */
  {
    "*p usaddv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:416 */
  {
    "*p *subv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:416 */
  {
    "*p *subv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:416 */
  {
    "*p *subv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:426 */
  {
    "*p sssubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:436 */
  {
    "*p sssubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:446 */
  {
    "*p sssubv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:456 */
  {
    "*p ussubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:466 */
  {
    "*p ussubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:476 */
  {
    "*p ussubv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:486 */
  {
    "*p *mulv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulul%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:496 */
  {
    "*p smulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulsm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:509 */
  {
    "*p umulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulum%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:522 */
  {
    "*p iwmmxt_wmacs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:533 */
  {
    "*p iwmmxt_wmacsz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacsz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4421],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:543 */
  {
    "*p iwmmxt_wmacu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacu%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:554 */
  {
    "*p iwmmxt_wmacuz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacuz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4421],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:566 */
  {
    "*p iwmmxt_clrdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4426],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:577 */
  {
    "*p iwmmxt_clrv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4429],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:589 */
  {
    "*p iwmmxt_clrv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4432],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:599 */
  {
    "*p iwmmxt_clrv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4435],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:610 */
  {
    "*p iwmmxt_uavgrndv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2br%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:632 */
  {
    "*p iwmmxt_uavgrndv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2hr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:650 */
  {
    "*p iwmmxt_uavgv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2b%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:663 */
  {
    "*p iwmmxt_uavgv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2h%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:678 */
  {
    "*p iwmmxt_tinsrb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3536 },
#else
    { 0, 0, output_3536 },
#endif
    { 0 },
    &operand_data[4438],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:695 */
  {
    "*p iwmmxt_tinsrh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3537 },
#else
    { 0, 0, output_3537 },
#endif
    { 0 },
    &operand_data[4444],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:712 */
  {
    "*p iwmmxt_tinsrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3538 },
#else
    { 0, 0, output_3538 },
#endif
    { 0 },
    &operand_data[4450],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:729 */
  {
    "*p iwmmxt_textrmub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4456],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:740 */
  {
    "*p iwmmxt_textrmsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4456],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:751 */
  {
    "*p iwmmxt_textrmuh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4461],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:762 */
  {
    "*p iwmmxt_textrmsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4461],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:775 */
  {
    "*p iwmmxt_textrmw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4466],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:785 */
  {
    "*p iwmmxt_wshufh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wshufh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4471],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:806 */
  {
    "*p eqv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:817 */
  {
    "*p eqv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:828 */
  {
    "*p eqv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:840 */
  {
    "*p gtuv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:851 */
  {
    "*p gtuv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:862 */
  {
    "*p gtuv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:873 */
  {
    "*p gtv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:884 */
  {
    "*p gtv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:895 */
  {
    "*p gtv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:908 */
  {
    "*p *smaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:908 */
  {
    "*p *smaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:908 */
  {
    "*p *smaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:918 */
  {
    "*p *umaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:918 */
  {
    "*p *umaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:918 */
  {
    "*p *umaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:928 */
  {
    "*p *sminv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:928 */
  {
    "*p *sminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:928 */
  {
    "*p *sminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:938 */
  {
    "*p *uminv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:938 */
  {
    "*p *uminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:938 */
  {
    "*p *uminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:950 */
  {
    "*p iwmmxt_wpackhss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4476],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:961 */
  {
    "*p iwmmxt_wpackwss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4481],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:972 */
  {
    "*p iwmmxt_wpackdss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4486],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:983 */
  {
    "*p iwmmxt_wpackhus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4476],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:994 */
  {
    "*p iwmmxt_wpackwus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4481],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1005 */
  {
    "*p iwmmxt_wpackdus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4486],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1016 */
  {
    "*p iwmmxt_wunpckihb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1044 */
  {
    "*p iwmmxt_wunpckihh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1064 */
  {
    "*p iwmmxt_wunpckihw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1080 */
  {
    "*p iwmmxt_wunpckilb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1108 */
  {
    "*p iwmmxt_wunpckilh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1128 */
  {
    "*p iwmmxt_wunpckilw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1144 */
  {
    "*p iwmmxt_wunpckehub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehub%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4491],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1156 */
  {
    "*p iwmmxt_wunpckehuh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4495],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1167 */
  {
    "*p iwmmxt_wunpckehuw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4499],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1178 */
  {
    "*p iwmmxt_wunpckehsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4491],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1190 */
  {
    "*p iwmmxt_wunpckehsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4495],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1201 */
  {
    "*p iwmmxt_wunpckehsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4499],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1212 */
  {
    "*p iwmmxt_wunpckelub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelub%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4491],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1224 */
  {
    "*p iwmmxt_wunpckeluh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4495],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1235 */
  {
    "*p iwmmxt_wunpckeluw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4499],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1246 */
  {
    "*p iwmmxt_wunpckelsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4491],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1258 */
  {
    "*p iwmmxt_wunpckelsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4495],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1269 */
  {
    "*p iwmmxt_wunpckelsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4499],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1282 */
  {
    "*p rorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3590 },
#else
    { 0, 0, output_3590 },
#endif
    { 0 },
    &operand_data[4503],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1282 */
  {
    "*p rorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3591 },
#else
    { 0, 0, output_3591 },
#endif
    { 0 },
    &operand_data[4508],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1282 */
  {
    "*p rordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3592 },
#else
    { 0, 0, output_3592 },
#endif
    { 0 },
    &operand_data[4513],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1303 */
  {
    "*p ashrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3593 },
#else
    { 0, 0, output_3593 },
#endif
    { 0 },
    &operand_data[4503],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1303 */
  {
    "*p ashrv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3594 },
#else
    { 0, 0, output_3594 },
#endif
    { 0 },
    &operand_data[4508],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1303 */
  {
    "*p ashrdi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3595 },
#else
    { 0, 0, output_3595 },
#endif
    { 0 },
    &operand_data[4513],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1324 */
  {
    "*p lshrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3596 },
#else
    { 0, 0, output_3596 },
#endif
    { 0 },
    &operand_data[4503],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1324 */
  {
    "*p lshrv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3597 },
#else
    { 0, 0, output_3597 },
#endif
    { 0 },
    &operand_data[4508],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1324 */
  {
    "*p lshrdi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3598 },
#else
    { 0, 0, output_3598 },
#endif
    { 0 },
    &operand_data[4513],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1345 */
  {
    "*p ashlv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3599 },
#else
    { 0, 0, output_3599 },
#endif
    { 0 },
    &operand_data[4503],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1345 */
  {
    "*p ashlv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3600 },
#else
    { 0, 0, output_3600 },
#endif
    { 0 },
    &operand_data[4508],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1345 */
  {
    "*p ashldi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3601 },
#else
    { 0, 0, output_3601 },
#endif
    { 0 },
    &operand_data[4513],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1366 */
  {
    "*p rorv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3602 },
#else
    { 0, 0, output_3602 },
#endif
    { 0 },
    &operand_data[4518],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1366 */
  {
    "*p rorv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3603 },
#else
    { 0, 0, output_3603 },
#endif
    { 0 },
    &operand_data[4523],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1366 */
  {
    "*p rordi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3604 },
#else
    { 0, 0, output_3604 },
#endif
    { 0 },
    &operand_data[4528],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1387 */
  {
    "*p ashrv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3605 },
#else
    { 0, 0, output_3605 },
#endif
    { 0 },
    &operand_data[4518],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1387 */
  {
    "*p ashrv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3606 },
#else
    { 0, 0, output_3606 },
#endif
    { 0 },
    &operand_data[4523],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1387 */
  {
    "*p ashrdi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3607 },
#else
    { 0, 0, output_3607 },
#endif
    { 0 },
    &operand_data[4528],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1408 */
  {
    "*p lshrv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3608 },
#else
    { 0, 0, output_3608 },
#endif
    { 0 },
    &operand_data[4533],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1408 */
  {
    "*p lshrv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3609 },
#else
    { 0, 0, output_3609 },
#endif
    { 0 },
    &operand_data[4538],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1408 */
  {
    "*p lshrdi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3610 },
#else
    { 0, 0, output_3610 },
#endif
    { 0 },
    &operand_data[4543],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1429 */
  {
    "*p ashlv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3611 },
#else
    { 0, 0, output_3611 },
#endif
    { 0 },
    &operand_data[4518],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1429 */
  {
    "*p ashlv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3612 },
#else
    { 0, 0, output_3612 },
#endif
    { 0 },
    &operand_data[4523],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1429 */
  {
    "*p ashldi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3613 },
#else
    { 0, 0, output_3613 },
#endif
    { 0 },
    &operand_data[4528],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1450 */
  {
    "*p iwmmxt_wmadds",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmadds%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4548],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1469 */
  {
    "*p iwmmxt_wmaddu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddu%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4548],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1488 */
  {
    "*p iwmmxt_tmia",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmia%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4553],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1501 */
  {
    "*p iwmmxt_tmiaph",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiaph%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4553],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1519 */
  {
    "*p iwmmxt_tmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4553],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1532 */
  {
    "*p iwmmxt_tmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4553],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1549 */
  {
    "*p iwmmxt_tmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4553],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1566 */
  {
    "*p iwmmxt_tmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4553],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1585 */
  {
    "*p iwmmxt_tmovmskb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4559],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1594 */
  {
    "*p iwmmxt_tmovmskh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4563],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1603 */
  {
    "*p iwmmxt_tmovmskw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4567],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1612 */
  {
    "*p iwmmxt_waccb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4571],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1621 */
  {
    "*p iwmmxt_wacch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wacch%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4575],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1630 */
  {
    "*p iwmmxt_waccw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4499],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1640 */
  {
    "*p iwmmxt_waligni",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waligni%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4579],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1656 */
  {
    "*p iwmmxt_walignr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr%U3%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4585],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1671 */
  {
    "*p iwmmxt_walignr0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr0%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1686 */
  {
    "*p iwmmxt_walignr1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr1%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1701 */
  {
    "*p iwmmxt_walignr2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr2%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1716 */
  {
    "*p iwmmxt_walignr3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr3%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1731 */
  {
    "*p iwmmxt_wsadb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4591],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1743 */
  {
    "*p iwmmxt_wsadh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadh%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4597],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1755 */
  {
    "*p iwmmxt_wsadbz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadbz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1765 */
  {
    "*p iwmmxt_wsadhz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadhz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4548],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "*p iwmmxt_wabsv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4608],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "*p iwmmxt_wabsv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4612],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "*p iwmmxt_wabsv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4616],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:30 */
  {
    "*p iwmmxt_wabsdiffb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:43 */
  {
    "*p iwmmxt_wabsdiffh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:56 */
  {
    "*p iwmmxt_wabsdiffw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:69 */
  {
    "*p iwmmxt_waddsubhx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddsubhx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:87 */
  {
    "*p iwmmxt_wsubaddhx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubaddhx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:105 */
  {
    "*p addcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:105 */
  {
    "*p addcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:117 */
  {
    "*p iwmmxt_avg4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg4%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:149 */
  {
    "*p iwmmxt_avg4r",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg4r%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4410],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:181 */
  {
    "*p iwmmxt_wmaddsx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddsx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4548],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:200 */
  {
    "*p iwmmxt_wmaddux",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddux%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4548],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:219 */
  {
    "*p iwmmxt_wmaddsn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddsn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4548],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:238 */
  {
    "*p iwmmxt_wmaddun",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddun%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4548],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:257 */
  {
    "*p iwmmxt_wmulwsm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwsm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:271 */
  {
    "*p iwmmxt_wmulwum",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwum%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:285 */
  {
    "*p iwmmxt_wmulsmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulsmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:303 */
  {
    "*p iwmmxt_wmulumr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulumr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:322 */
  {
    "*p iwmmxt_wmulwsmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwsmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:339 */
  {
    "*p iwmmxt_wmulwumr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwumr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:356 */
  {
    "*p iwmmxt_wmulwl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwl%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:367 */
  {
    "*p iwmmxt_wqmulm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:377 */
  {
    "*p iwmmxt_wqmulwm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulwm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:387 */
  {
    "*p iwmmxt_wqmulmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:397 */
  {
    "*p iwmmxt_wqmulwmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulwmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4400],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:407 */
  {
    "*p iwmmxt_waddbhusm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbhusm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4620],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:423 */
  {
    "*p iwmmxt_waddbhusl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbhusl%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4620],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:439 */
  {
    "*p iwmmxt_wqmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4597],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:452 */
  {
    "*p iwmmxt_wqmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4597],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:465 */
  {
    "*p iwmmxt_wqmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4597],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:478 */
  {
    "*p iwmmxt_wqmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4597],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:491 */
  {
    "*p iwmmxt_wqmiabbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4597],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:504 */
  {
    "*p iwmmxt_wqmiabtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4597],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:517 */
  {
    "*p iwmmxt_wqmiatbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4597],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:530 */
  {
    "*p iwmmxt_wqmiattn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiattn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4597],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:543 */
  {
    "*p iwmmxt_wmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:567 */
  {
    "*p iwmmxt_wmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:591 */
  {
    "*p iwmmxt_wmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:615 */
  {
    "*p iwmmxt_wmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:639 */
  {
    "*p iwmmxt_wmiabbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:663 */
  {
    "*p iwmmxt_wmiabtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:687 */
  {
    "*p iwmmxt_wmiatbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:711 */
  {
    "*p iwmmxt_wmiattn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiattn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:735 */
  {
    "*p iwmmxt_wmiawbb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4625],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:748 */
  {
    "*p iwmmxt_wmiawbt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4625],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:761 */
  {
    "*p iwmmxt_wmiawtb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4625],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:774 */
  {
    "*p iwmmxt_wmiawtt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4625],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:787 */
  {
    "*p iwmmxt_wmiawbbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4625],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:800 */
  {
    "*p iwmmxt_wmiawbtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4625],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:813 */
  {
    "*p iwmmxt_wmiawtbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4625],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:826 */
  {
    "*p iwmmxt_wmiawttn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawttn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4625],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:839 */
  {
    "*p iwmmxt_wmerge",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmerge%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4631],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "*p iwmmxt_tandcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandcw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "*p iwmmxt_tandcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "*p iwmmxt_tandcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandcb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "*p iwmmxt_torcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torcw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "*p iwmmxt_torcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "*p iwmmxt_torcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torcb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "*p iwmmxt_torvscv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvscw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "*p iwmmxt_torvscv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvsch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "*p iwmmxt_torvscv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvscb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[359],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "*p iwmmxt_textrcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrcw%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4441],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "*p iwmmxt_textrcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrch%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4441],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "*p iwmmxt_textrcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrcb%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4441],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:24 */
  {
    "*p *arm_movsi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3704 },
#else
    { 0, 0, output_3704 },
#endif
    { 0 },
    &operand_data[4637],
    4,
    4,
    0,
    11,
    3
  },
  /* ../../gcc/config/arm/vfp.md:66 */
  {
    "*p *thumb2_movsi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3705 },
#else
    { 0, 0, output_3705 },
#endif
    { 0 },
    &operand_data[4641],
    4,
    4,
    0,
    14,
    3
  },
  /* ../../gcc/config/arm/vfp.md:163 */
  {
    "*p *movdi_vfp_cortexa8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3706 },
#else
    { 0, 0, output_3706 },
#endif
    { 0 },
    &operand_data[4645],
    4,
    4,
    0,
    12,
    3
  },
  /* ../../gcc/config/arm/vfp.md:321 */
  {
    "*p *movsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3707 },
#else
    { 0, 0, output_3707 },
#endif
    { 0 },
    &operand_data[4649],
    4,
    4,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:357 */
  {
    "*p *thumb2_movsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3708 },
#else
    { 0, 0, output_3708 },
#endif
    { 0 },
    &operand_data[4649],
    4,
    4,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:396 */
  {
    "*p *movdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3709 },
#else
    { 0, 0, output_3709 },
#endif
    { 0 },
    &operand_data[4653],
    4,
    4,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:585 */
  {
    "*p *abssf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4657],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:595 */
  {
    "*p *absdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4661],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:605 */
  {
    "*p *negsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3712 },
#else
    { 0, output_3712, 0 },
#endif
    { 0 },
    &operand_data[4665],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:617 */
  {
    "*p *negdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3713 },
#else
    { 0, output_3713, 0 },
#endif
    { 0 },
    &operand_data[4669],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:667 */
  {
    "*p *addsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4673],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:678 */
  {
    "*p *adddf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4678],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:690 */
  {
    "*p *subsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4673],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:701 */
  {
    "*p *subdf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4678],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:718 */
  {
    "*p *divsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdiv%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4683],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:730 */
  {
    "*p *divdf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdiv%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4688],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:745 */
  {
    "*p *mulsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4673],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:756 */
  {
    "*p *muldf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4678],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:767 */
  {
    "*p *mulsf3negsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4673],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:778 */
  {
    "*p *negmulsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4673],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:789 */
  {
    "*p *muldf3negdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4678],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:801 */
  {
    "*p *negmuldf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4678],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:816 */
  {
    "*p *mulsf3addsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4693],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:828 */
  {
    "*p *muldf3adddf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4699],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:841 */
  {
    "*p *mulsf3subsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmls%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4693],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:853 */
  {
    "*p *muldf3subdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmls%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4699],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:866 */
  {
    "*p *mulsf3negsfaddsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4693],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:878 */
  {
    "*p *fmuldf3negdfadddf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4699],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:892 */
  {
    "*p *mulsf3negsfsubsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmla%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4693],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:905 */
  {
    "*p *muldf3negdfsubdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmla%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4699],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:920 */
  {
    "*p fmasf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4705],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:920 */
  {
    "*p fmadf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4711],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:932 */
  {
    "*p *fmsubsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4705],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:932 */
  {
    "*p *fmsubdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4711],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:945 */
  {
    "*p *fnmsubsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnms%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4705],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:945 */
  {
    "*p *fnmsubdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnms%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4711],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:957 */
  {
    "*p *fnmaddsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnma%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4705],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:957 */
  {
    "*p *fnmadddf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnma%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4711],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:973 */
  {
    "*p *extendsfdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.f32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4717],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:983 */
  {
    "*p *truncdfsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4721],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:993 */
  {
    "*p extendhfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4725],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1003 */
  {
    "*p truncsfhf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f16.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4729],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1013 */
  {
    "*p *truncsisf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4733],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1023 */
  {
    "*p *truncsidf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4737],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1034 */
  {
    "*p fixuns_truncsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.u32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4733],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1044 */
  {
    "*p fixuns_truncdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.u32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4741],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1055 */
  {
    "*p *floatsisf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.s32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4745],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1065 */
  {
    "*p *floatsidf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.s32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4749],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1076 */
  {
    "*p floatunssisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.u32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4745],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1086 */
  {
    "*p floatunssidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.u32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4749],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1102 */
  {
    "*p *sqrtsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsqrt%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4753],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1113 */
  {
    "*p *sqrtdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsqrt%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4757],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1202 */
  {
    "*p *cmpsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3756 },
#else
    { 0, output_3756, 0 },
#endif
    { 0 },
    &operand_data[4761],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1215 */
  {
    "*p *cmpsf_trap_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3757 },
#else
    { 0, output_3757, 0 },
#endif
    { 0 },
    &operand_data[4761],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1228 */
  {
    "*p *cmpdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3758 },
#else
    { 0, output_3758, 0 },
#endif
    { 0 },
    &operand_data[4765],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1241 */
  {
    "*p *cmpdf_trap_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3759 },
#else
    { 0, output_3759, 0 },
#endif
    { 0 },
    &operand_data[4765],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1258 */
  {
    "*p *combine_vcvt_f32_u32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.u32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4769],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1258 */
  {
    "*p *combine_vcvt_f32_s32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.s32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4769],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1272 */
  {
    "*p *combine_vcvt_f64_u32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3762 },
#else
    { 0, output_3762, 0 },
#endif
    { 0 },
    &operand_data[4774],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1272 */
  {
    "*p *combine_vcvt_f64_s32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3763 },
#else
    { 0, output_3763, 0 },
#endif
    { 0 },
    &operand_data[4774],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1290 */
  {
    "*p *combine_vcvtf2i",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4779],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "*p btruncsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4784],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "*p nearbyintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintr%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4784],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "*p rintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4784],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "*p btruncdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4788],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "*p nearbyintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintr%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4788],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1317 */
  {
    "*p rintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4788],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:28 */
  {
    "*p *thumb_andsi_not_shiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4792],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:154 */
  {
    "*p *thumb2_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4799],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:208 */
  {
    "*p *thumb2_neg_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4799],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:263 */
  {
    "*p *thumb2_pop_single",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop\t{%0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4803],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:278 */
  {
    "*p *thumb2_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3775 },
#else
    { 0, output_3775, 0 },
#endif
    { 0 },
    &operand_data[4806],
    4,
    4,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:322 */
  {
    "*p *thumb2_movhi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3776 },
#else
    { 0, output_3776, 0 },
#endif
    { 0 },
    &operand_data[4810],
    4,
    4,
    0,
    6,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1037 */
  {
    "*p *thumb2_extendqisi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3777 },
#else
    { 0, output_3777, 0 },
#endif
    { 0 },
    &operand_data[4114],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1051 */
  {
    "*p *thumb2_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3778 },
#else
    { 0, output_3778, 0 },
#endif
    { 0 },
    &operand_data[4106],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1065 */
  {
    "*p thumb2_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3779 },
#else
    { 0, output_3779, 0 },
#endif
    { 0 },
    &operand_data[4114],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1139 */
  {
    "*p *thumb2_alusi3_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%I3%!\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4814],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1154 */
  {
    "*p *thumb2_shiftsi3_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3781 },
#else
    { 0, 0, output_3781 },
#endif
    { 0 },
    &operand_data[4820],
    6,
    6,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1172 */
  {
    "*p *thumb2_movqi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4826],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1172 */
  {
    "*p *thumb2_movhi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4830],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1172 */
  {
    "*p *thumb2_movsi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4834],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1183 */
  {
    "*p *thumb2_addsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3785 },
#else
    { 0, 0, output_3785 },
#endif
    { 0 },
    &operand_data[4838],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1212 */
  {
    "*p *thumb2_subsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%!\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4843],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1311 */
  {
    "*p *thumb2_mulsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%!\t%0, %2, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4848],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1395 */
  {
    "*p *thumb2_one_cmplsi2_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4853],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1406 */
  {
    "*p *thumb2_negsi2_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4853],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1418 */
  {
    "*p *iordi_notdi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3962],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1442 */
  {
    "*p *iordi_notzesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3967],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1465 */
  {
    "*p *iordi_notdi_zesidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4857],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1489 */
  {
    "*p *iordi_notsesidi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3977],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1514 */
  {
    "*p *orsi_notsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3906],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1525 */
  {
    "*p *orsi_not_shiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4792],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "*p atomic_loadqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3796 },
#else
    { 0, 0, output_3796 },
#endif
    { 0 },
    &operand_data[4862],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "*p atomic_loadhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3797 },
#else
    { 0, 0, output_3797 },
#endif
    { 0 },
    &operand_data[4867],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "*p atomic_loadsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3798 },
#else
    { 0, 0, output_3798 },
#endif
    { 0 },
    &operand_data[4872],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:82 */
  {
    "*p atomic_storeqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3799 },
#else
    { 0, 0, output_3799 },
#endif
    { 0 },
    &operand_data[4877],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:82 */
  {
    "*p atomic_storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3800 },
#else
    { 0, 0, output_3800 },
#endif
    { 0 },
    &operand_data[4882],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:82 */
  {
    "*p atomic_storesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3801 },
#else
    { 0, 0, output_3801 },
#endif
    { 0 },
    &operand_data[4887],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:101 */
  {
    "*p arm_atomic_loaddi2_ldrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4892],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:382 */
  {
    "*p arm_load_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrexb%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4896],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:382 */
  {
    "*p arm_load_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrexh%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4900],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:393 */
  {
    "*p arm_load_acquire_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldaexb%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4896],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:393 */
  {
    "*p arm_load_acquire_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldaexh%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4900],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:404 */
  {
    "*p arm_load_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrex%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4904],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:414 */
  {
    "*p arm_load_acquire_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldaex%?\t%0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4904],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:424 */
  {
    "*p arm_load_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrexd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4908],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:434 */
  {
    "*p arm_load_acquire_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldaexd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4908],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:444 */
  {
    "*p arm_store_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3811 },
#else
    { 0, 0, output_3811 },
#endif
    { 0 },
    &operand_data[4912],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:444 */
  {
    "*p arm_store_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3812 },
#else
    { 0, 0, output_3812 },
#endif
    { 0 },
    &operand_data[4917],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:444 */
  {
    "*p arm_store_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3813 },
#else
    { 0, 0, output_3813 },
#endif
    { 0 },
    &operand_data[4922],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:444 */
  {
    "*p arm_store_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3814 },
#else
    { 0, 0, output_3814 },
#endif
    { 0 },
    &operand_data[4927],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:469 */
  {
    "*p arm_store_release_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3815 },
#else
    { 0, 0, output_3815 },
#endif
    { 0 },
    &operand_data[4927],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:487 */
  {
    "*p arm_store_release_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stlexb%?\t%0, %2, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4912],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:487 */
  {
    "*p arm_store_release_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stlexh%?\t%0, %2, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4917],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:487 */
  {
    "*p arm_store_release_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stlex%?\t%0, %2, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4922],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4932],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4937],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4942],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p adduqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4947],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p adduhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4952],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addusq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4957],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4962],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4967],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p adduha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4972],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4977],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:31 */
  {
    "*p addv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4982],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:31 */
  {
    "*p addv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4987],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:31 */
  {
    "*p addv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4992],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "*p usaddv4uqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4997],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "*p usaddv2uhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5002],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "*p usadduqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5007],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "*p usadduhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5012],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "*p usaddv2uha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5017],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:41 */
  {
    "*p usadduha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5022],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p ssaddv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4982],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p ssaddv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4987],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p ssaddqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5027],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p ssaddhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5032],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p ssaddv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4992],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p ssaddha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5037],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p ssaddsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5042],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p ssaddsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5047],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "*p subqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4932],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "*p subhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4937],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "*p subsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4942],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "*p subuqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4947],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "*p subuhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4952],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "*p subusq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4957],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "*p subha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4962],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "*p subsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4967],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "*p subuha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4972],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:61 */
  {
    "*p subusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4977],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p subv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4982],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p subv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4987],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p subv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4992],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "*p ussubv4uqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4997],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "*p ussubv2uhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5002],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "*p ussubuqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5007],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "*p ussubuhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5012],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "*p ussubv2uha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5017],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:81 */
  {
    "*p ussubuha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5022],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "*p sssubv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4982],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "*p sssubv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4987],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "*p sssubqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5027],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "*p sssubhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5032],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "*p sssubv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4992],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "*p sssubha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5037],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "*p sssubsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5042],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:92 */
  {
    "*p sssubsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5047],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:409 */
  {
    "*p arm_ssatsihi_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssat%?\t%0, #16, %2%S1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5052],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:421 */
  {
    "*p arm_usatsihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usat%?\t%0, #16, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5058],
    4,
    4,
    0,
    1,
    1
  },
};


const char *
get_insn_name (int code)
{
  if (code == NOOP_MOVE_INSN_CODE)
    return "NOOP_MOVE";
  else
    return insn_data[code].name;
}
