.data
# Allocated labels for virtual registers
# Allocated labels for virtual registers
label_29_v0:
.space 4
# Allocated labels for virtual registers
label_31_v1:
.space 4
# Allocated labels for virtual registers
label_33_v2:
.space 4
# Allocated labels for virtual registers
label_35_v3:
.space 4
# Allocated labels for virtual registers
label_37_v4:
.space 4
# Allocated labels for virtual registers
label_39_v5:
.space 4
# Allocated labels for virtual registers
label_263_v110:
.space 4
label_126_v52:
.space 4
label_109_v41:
.space 4
label_243_v105:
.space 4
label_85_v29:
.space 4
label_105_v39:
.space 4
label_374_v158:
.space 4
label_148_v58:
.space 4
label_220_v93:
.space 4
label_304_v128:
.space 4
label_237_v97:
.space 4
label_136_v50:
.space 4
label_137_v55:
.space 4
label_199_v83:
.space 4
label_305_v131:
.space 4
label_185_v78:
.space 4
label_351_v149:
.space 4
label_49_v11:
.space 4
label_56_v10:
.space 4
label_245_v99:
.space 4
label_356_v152:
.space 4
label_165_v71:
.space 4
label_65_v19:
.space 4
label_140_v54:
.space 4
label_366_v148:
.space 4
label_76_v20:
.space 4
label_172_v72:
.space 4
label_348_v150:
.space 4
label_242_v102:
.space 4
label_106_v42:
.space 4
label_364_v154:
.space 4
label_113_v43:
.space 4
label_299_v121:
.space 4
label_255_v108:
.space 4
label_99_v27:
.space 4
label_264_v106:
.space 4
label_57_v15:
.space 4
label_139_v47:
.space 4
label_89_v31:
.space 4
label_153_v63:
.space 4
label_48_v8:
.space 4
label_100_v34:
.space 4
label_66_v22:
.space 4
label_94_v36:
.space 4
label_340_v146:
.space 4
label_290_v123:
.space 4
label_80_v24:
.space 4
label_280_v114:
.space 4
label_116_v40:
.space 4
label_210_v84:
.space 4
label_335_v141:
.space 4
label_277_v117:
.space 4
label_269_v113:
.space 4
label_119_v37:
.space 4
label_350_v144:
.space 4
label_329_v139:
.space 4
label_133_v53:
.space 4
label_159_v57:
.space 4
label_296_v118:
.space 4
label_375_v6:
.space 4
label_86_v32:
.space 4
label_193_v80:
.space 4
label_246_v104:
.space 4
label_125_v49:
.space 4
label_265_v111:
.space 4
label_251_v107:
.space 4
label_333_v140:
.space 4
label_134_v56:
.space 4
label_164_v68:
.space 4
label_229_v91:
.space 4
label_96_v30:
.space 4
label_325_v138:
.space 4
label_176_v74:
.space 4
label_128_v48:
.space 4
label_270_v116:
.space 4
label_339_v143:
.space 4
label_228_v95:
.space 4
label_230_v96:
.space 4
label_294_v124:
.space 4
label_53_v13:
.space 4
label_156_v60:
.space 4
label_191_v73:
.space 4
label_195_v81:
.space 4
label_114_v46:
.space 4
label_207_v87:
.space 4
label_93_v33:
.space 4
label_167_v67:
.space 4
label_300_v126:
.space 4
label_175_v69:
.space 4
label_273_v115:
.space 4
label_68_v18:
.space 4
label_331_v133:
.space 4
label_334_v136:
.space 4
label_200_v86:
.space 4
label_77_v25:
.space 4
label_154_v66:
.space 4
label_261_v103:
.space 4
label_46_v12:
.space 4
label_235_v101:
.space 4
label_208_v90:
.space 4
label_59_v7:
.space 4
label_224_v94:
.space 4
label_259_v109:
.space 4
label_97_v35:
.space 4
label_203_v85:
.space 4
label_69_v21:
.space 4
label_238_v100:
.space 4
label_160_v64:
.space 4
label_298_v125:
.space 4
label_347_v147:
.space 4
label_369_v151:
.space 4
label_194_v76:
.space 4
label_281_v119:
.space 4
label_234_v98:
.space 4
label_373_v157:
.space 4
label_312_v132:
.space 4
label_343_v145:
.space 4
label_145_v59:
.space 4
label_211_v89:
.space 4
label_315_v129:
.space 4
label_316_v134:
.space 4
label_307_v127:
.space 4
label_149_v61:
.space 4
label_120_v44:
.space 4
label_173_v75:
.space 4
label_60_v14:
.space 4
label_368_v155:
.space 4
label_272_v112:
.space 4
label_308_v130:
.space 4
label_88_v28:
.space 4
label_129_v51:
.space 4
label_370_v156:
.space 4
label_73_v23:
.space 4
label_189_v79:
.space 4
label_321_v137:
.space 4
label_181_v77:
.space 4
label_117_v45:
.space 4
label_79_v17:
.space 4
label_54_v16:
.space 4
label_74_v26:
.space 4
label_342_v142:
.space 4
label_216_v92:
.space 4
label_278_v120:
.space 4
label_146_v62:
.space 4
label_286_v122:
.space 4
label_202_v82:
.space 4
label_45_v9:
.space 4
label_313_v135:
.space 4
label_360_v153:
.space 4
label_157_v65:
.space 4
label_226_v88:
.space 4
label_108_v38:
.space 4
label_168_v70:
.space 4

.text
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: jal main
jal main
# Original instruction: li $v0,10
li $v0,10
# Original instruction: syscall
syscall

.text
# BEGIN PROLOGUE
mcmalloc:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_2_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_2_clean_loop
bne $t2,$zero,label_2_clean_loop
label_3_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_29_v0
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v0,$sp,0
addi $t5,$sp,0
la $t0,label_29_v0
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lw $a0,4($fp)
lw $a0,4($fp)
# Original instruction: addi $v0,$zero,9
addi $v0,$zero,9
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
mcmallocEND:
# Original instruction: addi $sp,v0,0
la $t5,label_29_v0
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_29_v0
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
read_i:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_6_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_6_clean_loop
bne $t2,$zero,label_6_clean_loop
label_7_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_31_v1
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v1,$sp,0
addi $t5,$sp,0
la $t0,label_31_v1
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: addi $v0,$zero,5
addi $v0,$zero,5
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
read_iEND:
# Original instruction: addi $sp,v1,0
la $t5,label_31_v1
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_31_v1
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
read_c:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_10_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_10_clean_loop
bne $t2,$zero,label_10_clean_loop
label_11_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_33_v2
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v2,$sp,0
addi $t5,$sp,0
la $t0,label_33_v2
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: addi $v0,$zero,12
addi $v0,$zero,12
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
read_cEND:
# Original instruction: addi $sp,v2,0
la $t5,label_33_v2
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_33_v2
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_c:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_14_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_14_clean_loop
bne $t2,$zero,label_14_clean_loop
label_15_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_35_v3
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v3,$sp,0
addi $t5,$sp,0
la $t0,label_35_v3
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lb $a0,0($fp)
lb $a0,0($fp)
# Original instruction: addi $v0,$zero,11
addi $v0,$zero,11
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_cEND:
# Original instruction: addi $sp,v3,0
la $t5,label_35_v3
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_35_v3
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_i:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_18_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_18_clean_loop
bne $t2,$zero,label_18_clean_loop
label_19_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_37_v4
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v4,$sp,0
addi $t5,$sp,0
la $t0,label_37_v4
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lw $a0,0($fp)
lw $a0,0($fp)
# Original instruction: addi $v0,$zero,1
addi $v0,$zero,1
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_iEND:
# Original instruction: addi $sp,v4,0
la $t5,label_37_v4
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_37_v4
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_s:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_22_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_22_clean_loop
bne $t2,$zero,label_22_clean_loop
label_23_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_39_v5
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v5,$sp,0
addi $t5,$sp,0
la $t0,label_39_v5
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lw $a0,0($fp)
lw $a0,0($fp)
# Original instruction: addi $v0,$zero,4
addi $v0,$zero,4
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_sEND:
# Original instruction: addi $sp,v5,0
la $t5,label_39_v5
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_39_v5
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
main:
# Clearing entire allocated stack frame of size 32
# Original instruction: li $t0,1
li $t0,1
label_25_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,33
slti $t2,$t0,33
# Original instruction: bne $t2,$zero,label_25_clean_loop
bne $t2,$zero,label_25_clean_loop
label_26_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-32
addiu $sp,$fp,-32
# Original instruction: pushRegisters
la $t0,label_263_v110
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_126_v52
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_109_v41
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_243_v105
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_85_v29
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_105_v39
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_374_v158
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_148_v58
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_220_v93
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_304_v128
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_237_v97
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_136_v50
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_137_v55
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_199_v83
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_305_v131
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_185_v78
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_351_v149
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_49_v11
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_56_v10
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_245_v99
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_356_v152
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_165_v71
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_65_v19
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_140_v54
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_366_v148
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_76_v20
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_172_v72
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_348_v150
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_242_v102
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_106_v42
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_364_v154
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_113_v43
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_299_v121
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_255_v108
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_99_v27
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_264_v106
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_57_v15
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_139_v47
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_89_v31
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_153_v63
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_48_v8
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_100_v34
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_66_v22
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_94_v36
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_340_v146
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_290_v123
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_80_v24
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_280_v114
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_116_v40
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_210_v84
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_335_v141
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_277_v117
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_269_v113
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_119_v37
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_350_v144
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_329_v139
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_133_v53
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_159_v57
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_296_v118
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_375_v6
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_86_v32
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_193_v80
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_246_v104
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_125_v49
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_265_v111
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_251_v107
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_333_v140
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_134_v56
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_164_v68
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_229_v91
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_96_v30
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_325_v138
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_176_v74
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_128_v48
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_270_v116
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_339_v143
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_228_v95
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_230_v96
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_294_v124
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_53_v13
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_156_v60
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_191_v73
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_195_v81
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_114_v46
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_207_v87
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_93_v33
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_167_v67
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_300_v126
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_175_v69
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_273_v115
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_68_v18
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_331_v133
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_334_v136
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_200_v86
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_77_v25
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_154_v66
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_261_v103
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_46_v12
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_235_v101
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_208_v90
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_59_v7
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_224_v94
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_259_v109
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_97_v35
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_203_v85
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_69_v21
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_238_v100
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_160_v64
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_298_v125
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_347_v147
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_369_v151
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_194_v76
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_281_v119
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_234_v98
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_373_v157
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_312_v132
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_343_v145
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_145_v59
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_211_v89
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_315_v129
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_316_v134
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_307_v127
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_149_v61
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_120_v44
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_173_v75
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_60_v14
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_368_v155
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_272_v112
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_308_v130
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_88_v28
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_129_v51
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_370_v156
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_73_v23
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_189_v79
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_321_v137
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_181_v77
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_117_v45
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_79_v17
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_54_v16
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_74_v26
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_342_v142
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_216_v92
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_278_v120
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_146_v62
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_286_v122
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_202_v82
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_45_v9
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_313_v135
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_360_v153
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_157_v65
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_226_v88
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_108_v38
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_168_v70
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v6,$sp,0
addi $t5,$sp,0
la $t0,label_375_v6
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: addi v7,$zero,1
addi $t5,$zero,1
la $t0,label_59_v7
sw $t5,0($t0)
# Original instruction: addiu v8,$fp,-32
addiu $t5,$fp,-32
la $t0,label_48_v8
sw $t5,0($t0)
# Original instruction: addi v9,$zero,0
addi $t5,$zero,0
la $t0,label_45_v9
sw $t5,0($t0)
# Original instruction: li v12,12
li $t5,12
la $t0,label_46_v12
sw $t5,0($t0)
# Original instruction: mul v11,v9,v12
la $t5,label_45_v9
lw $t5,0($t5)
la $t4,label_46_v12
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_49_v11
sw $t3,0($t0)
# Original instruction: add v10,v8,v11
la $t5,label_48_v8
lw $t5,0($t5)
la $t4,label_49_v11
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_56_v10
sw $t3,0($t0)
# Original instruction: addi v13,$zero,0
addi $t5,$zero,0
la $t0,label_53_v13
sw $t5,0($t0)
# Original instruction: li v16,4
li $t5,4
la $t0,label_54_v16
sw $t5,0($t0)
# Original instruction: mul v15,v13,v16
la $t5,label_53_v13
lw $t5,0($t5)
la $t4,label_54_v16
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_57_v15
sw $t3,0($t0)
# Original instruction: add v14,v10,v15
la $t5,label_56_v10
lw $t5,0($t5)
la $t4,label_57_v15
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_60_v14
sw $t3,0($t0)
# Loading from v7 from reg into v14
# Original instruction: sw v7,0(v14)
la $t5,label_59_v7
lw $t5,0($t5)
la $t4,label_60_v14
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v17,$zero,2
addi $t5,$zero,2
la $t0,label_79_v17
sw $t5,0($t0)
# Original instruction: addiu v18,$fp,-32
addiu $t5,$fp,-32
la $t0,label_68_v18
sw $t5,0($t0)
# Original instruction: addi v19,$zero,0
addi $t5,$zero,0
la $t0,label_65_v19
sw $t5,0($t0)
# Original instruction: li v22,12
li $t5,12
la $t0,label_66_v22
sw $t5,0($t0)
# Original instruction: mul v21,v19,v22
la $t5,label_65_v19
lw $t5,0($t5)
la $t4,label_66_v22
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_69_v21
sw $t3,0($t0)
# Original instruction: add v20,v18,v21
la $t5,label_68_v18
lw $t5,0($t5)
la $t4,label_69_v21
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_76_v20
sw $t3,0($t0)
# Original instruction: addi v23,$zero,1
addi $t5,$zero,1
la $t0,label_73_v23
sw $t5,0($t0)
# Original instruction: li v26,4
li $t5,4
la $t0,label_74_v26
sw $t5,0($t0)
# Original instruction: mul v25,v23,v26
la $t5,label_73_v23
lw $t5,0($t5)
la $t4,label_74_v26
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_77_v25
sw $t3,0($t0)
# Original instruction: add v24,v20,v25
la $t5,label_76_v20
lw $t5,0($t5)
la $t4,label_77_v25
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_80_v24
sw $t3,0($t0)
# Loading from v17 from reg into v24
# Original instruction: sw v17,0(v24)
la $t5,label_79_v17
lw $t5,0($t5)
la $t4,label_80_v24
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v27,$zero,3
addi $t5,$zero,3
la $t0,label_99_v27
sw $t5,0($t0)
# Original instruction: addiu v28,$fp,-32
addiu $t5,$fp,-32
la $t0,label_88_v28
sw $t5,0($t0)
# Original instruction: addi v29,$zero,0
addi $t5,$zero,0
la $t0,label_85_v29
sw $t5,0($t0)
# Original instruction: li v32,12
li $t5,12
la $t0,label_86_v32
sw $t5,0($t0)
# Original instruction: mul v31,v29,v32
la $t5,label_85_v29
lw $t5,0($t5)
la $t4,label_86_v32
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_89_v31
sw $t3,0($t0)
# Original instruction: add v30,v28,v31
la $t5,label_88_v28
lw $t5,0($t5)
la $t4,label_89_v31
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_96_v30
sw $t3,0($t0)
# Original instruction: addi v33,$zero,2
addi $t5,$zero,2
la $t0,label_93_v33
sw $t5,0($t0)
# Original instruction: li v36,4
li $t5,4
la $t0,label_94_v36
sw $t5,0($t0)
# Original instruction: mul v35,v33,v36
la $t5,label_93_v33
lw $t5,0($t5)
la $t4,label_94_v36
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_97_v35
sw $t3,0($t0)
# Original instruction: add v34,v30,v35
la $t5,label_96_v30
lw $t5,0($t5)
la $t4,label_97_v35
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_100_v34
sw $t3,0($t0)
# Loading from v27 from reg into v34
# Original instruction: sw v27,0(v34)
la $t5,label_99_v27
lw $t5,0($t5)
la $t4,label_100_v34
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v37,$zero,4
addi $t5,$zero,4
la $t0,label_119_v37
sw $t5,0($t0)
# Original instruction: addiu v38,$fp,-32
addiu $t5,$fp,-32
la $t0,label_108_v38
sw $t5,0($t0)
# Original instruction: addi v39,$zero,1
addi $t5,$zero,1
la $t0,label_105_v39
sw $t5,0($t0)
# Original instruction: li v42,12
li $t5,12
la $t0,label_106_v42
sw $t5,0($t0)
# Original instruction: mul v41,v39,v42
la $t5,label_105_v39
lw $t5,0($t5)
la $t4,label_106_v42
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_109_v41
sw $t3,0($t0)
# Original instruction: add v40,v38,v41
la $t5,label_108_v38
lw $t5,0($t5)
la $t4,label_109_v41
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_116_v40
sw $t3,0($t0)
# Original instruction: addi v43,$zero,0
addi $t5,$zero,0
la $t0,label_113_v43
sw $t5,0($t0)
# Original instruction: li v46,4
li $t5,4
la $t0,label_114_v46
sw $t5,0($t0)
# Original instruction: mul v45,v43,v46
la $t5,label_113_v43
lw $t5,0($t5)
la $t4,label_114_v46
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_117_v45
sw $t3,0($t0)
# Original instruction: add v44,v40,v45
la $t5,label_116_v40
lw $t5,0($t5)
la $t4,label_117_v45
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_120_v44
sw $t3,0($t0)
# Loading from v37 from reg into v44
# Original instruction: sw v37,0(v44)
la $t5,label_119_v37
lw $t5,0($t5)
la $t4,label_120_v44
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v47,$zero,5
addi $t5,$zero,5
la $t0,label_139_v47
sw $t5,0($t0)
# Original instruction: addiu v48,$fp,-32
addiu $t5,$fp,-32
la $t0,label_128_v48
sw $t5,0($t0)
# Original instruction: addi v49,$zero,1
addi $t5,$zero,1
la $t0,label_125_v49
sw $t5,0($t0)
# Original instruction: li v52,12
li $t5,12
la $t0,label_126_v52
sw $t5,0($t0)
# Original instruction: mul v51,v49,v52
la $t5,label_125_v49
lw $t5,0($t5)
la $t4,label_126_v52
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_129_v51
sw $t3,0($t0)
# Original instruction: add v50,v48,v51
la $t5,label_128_v48
lw $t5,0($t5)
la $t4,label_129_v51
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_136_v50
sw $t3,0($t0)
# Original instruction: addi v53,$zero,1
addi $t5,$zero,1
la $t0,label_133_v53
sw $t5,0($t0)
# Original instruction: li v56,4
li $t5,4
la $t0,label_134_v56
sw $t5,0($t0)
# Original instruction: mul v55,v53,v56
la $t5,label_133_v53
lw $t5,0($t5)
la $t4,label_134_v56
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_137_v55
sw $t3,0($t0)
# Original instruction: add v54,v50,v55
la $t5,label_136_v50
lw $t5,0($t5)
la $t4,label_137_v55
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_140_v54
sw $t3,0($t0)
# Loading from v47 from reg into v54
# Original instruction: sw v47,0(v54)
la $t5,label_139_v47
lw $t5,0($t5)
la $t4,label_140_v54
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v57,$zero,6
addi $t5,$zero,6
la $t0,label_159_v57
sw $t5,0($t0)
# Original instruction: addiu v58,$fp,-32
addiu $t5,$fp,-32
la $t0,label_148_v58
sw $t5,0($t0)
# Original instruction: addi v59,$zero,1
addi $t5,$zero,1
la $t0,label_145_v59
sw $t5,0($t0)
# Original instruction: li v62,12
li $t5,12
la $t0,label_146_v62
sw $t5,0($t0)
# Original instruction: mul v61,v59,v62
la $t5,label_145_v59
lw $t5,0($t5)
la $t4,label_146_v62
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_149_v61
sw $t3,0($t0)
# Original instruction: add v60,v58,v61
la $t5,label_148_v58
lw $t5,0($t5)
la $t4,label_149_v61
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_156_v60
sw $t3,0($t0)
# Original instruction: addi v63,$zero,2
addi $t5,$zero,2
la $t0,label_153_v63
sw $t5,0($t0)
# Original instruction: li v66,4
li $t5,4
la $t0,label_154_v66
sw $t5,0($t0)
# Original instruction: mul v65,v63,v66
la $t5,label_153_v63
lw $t5,0($t5)
la $t4,label_154_v66
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_157_v65
sw $t3,0($t0)
# Original instruction: add v64,v60,v65
la $t5,label_156_v60
lw $t5,0($t5)
la $t4,label_157_v65
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_160_v64
sw $t3,0($t0)
# Loading from v57 from reg into v64
# Original instruction: sw v57,0(v64)
la $t5,label_159_v57
lw $t5,0($t5)
la $t4,label_160_v64
lw $t4,0($t4)
sw $t5,0($t4)
# BEGIN FUNCALL EXPR FOR print_i
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v67,$fp,-32
addiu $t5,$fp,-32
la $t0,label_167_v67
sw $t5,0($t0)
# Original instruction: addi v68,$zero,0
addi $t5,$zero,0
la $t0,label_164_v68
sw $t5,0($t0)
# Original instruction: li v71,12
li $t5,12
la $t0,label_165_v71
sw $t5,0($t0)
# Original instruction: mul v70,v68,v71
la $t5,label_164_v68
lw $t5,0($t5)
la $t4,label_165_v71
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_168_v70
sw $t3,0($t0)
# Original instruction: add v69,v67,v70
la $t5,label_167_v67
lw $t5,0($t5)
la $t4,label_168_v70
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_175_v69
sw $t3,0($t0)
# Original instruction: addi v72,$zero,0
addi $t5,$zero,0
la $t0,label_172_v72
sw $t5,0($t0)
# Original instruction: li v75,4
li $t5,4
la $t0,label_173_v75
sw $t5,0($t0)
# Original instruction: mul v74,v72,v75
la $t5,label_172_v72
lw $t5,0($t5)
la $t4,label_173_v75
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_176_v74
sw $t3,0($t0)
# Original instruction: add v73,v69,v74
la $t5,label_175_v69
lw $t5,0($t5)
la $t4,label_176_v74
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_191_v73
sw $t3,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v76,$sp,0
addi $t5,$sp,0
la $t0,label_194_v76
sw $t5,0($t0)
# 
# Loading from v73 from stack into v76
# Original instruction: lb v77,0(v73)
la $t5,label_191_v73
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_181_v77
sw $t4,0($t0)
# Original instruction: sb v77,0(v76)
la $t5,label_181_v77
lw $t5,0($t5)
la $t4,label_194_v76
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v78,1(v73)
la $t5,label_191_v73
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_185_v78
sw $t4,0($t0)
# Original instruction: sb v78,1(v76)
la $t5,label_185_v78
lw $t5,0($t5)
la $t4,label_194_v76
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v79,2(v73)
la $t5,label_191_v73
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_189_v79
sw $t4,0($t0)
# Original instruction: sb v79,2(v76)
la $t5,label_189_v79
lw $t5,0($t5)
la $t4,label_194_v76
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v80,3(v73)
la $t5,label_191_v73
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_193_v80
sw $t4,0($t0)
# Original instruction: sb v80,3(v76)
la $t5,label_193_v80
lw $t5,0($t5)
la $t4,label_194_v76
lw $t4,0($t4)
sb $t5,3($t4)
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal print_i
jal print_i
# BACK FROM FUNCTION
# Original instruction: addi v81,$sp,0
addi $t5,$sp,0
la $t0,label_195_v81
sw $t5,0($t0)
# BEGIN FUNCALL EXPR FOR print_i
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v82,$fp,-32
addiu $t5,$fp,-32
la $t0,label_202_v82
sw $t5,0($t0)
# Original instruction: addi v83,$zero,0
addi $t5,$zero,0
la $t0,label_199_v83
sw $t5,0($t0)
# Original instruction: li v86,12
li $t5,12
la $t0,label_200_v86
sw $t5,0($t0)
# Original instruction: mul v85,v83,v86
la $t5,label_199_v83
lw $t5,0($t5)
la $t4,label_200_v86
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_203_v85
sw $t3,0($t0)
# Original instruction: add v84,v82,v85
la $t5,label_202_v82
lw $t5,0($t5)
la $t4,label_203_v85
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_210_v84
sw $t3,0($t0)
# Original instruction: addi v87,$zero,1
addi $t5,$zero,1
la $t0,label_207_v87
sw $t5,0($t0)
# Original instruction: li v90,4
li $t5,4
la $t0,label_208_v90
sw $t5,0($t0)
# Original instruction: mul v89,v87,v90
la $t5,label_207_v87
lw $t5,0($t5)
la $t4,label_208_v90
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_211_v89
sw $t3,0($t0)
# Original instruction: add v88,v84,v89
la $t5,label_210_v84
lw $t5,0($t5)
la $t4,label_211_v89
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_226_v88
sw $t3,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v91,$sp,0
addi $t5,$sp,0
la $t0,label_229_v91
sw $t5,0($t0)
# 
# Loading from v88 from stack into v91
# Original instruction: lb v92,0(v88)
la $t5,label_226_v88
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_216_v92
sw $t4,0($t0)
# Original instruction: sb v92,0(v91)
la $t5,label_216_v92
lw $t5,0($t5)
la $t4,label_229_v91
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v93,1(v88)
la $t5,label_226_v88
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_220_v93
sw $t4,0($t0)
# Original instruction: sb v93,1(v91)
la $t5,label_220_v93
lw $t5,0($t5)
la $t4,label_229_v91
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v94,2(v88)
la $t5,label_226_v88
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_224_v94
sw $t4,0($t0)
# Original instruction: sb v94,2(v91)
la $t5,label_224_v94
lw $t5,0($t5)
la $t4,label_229_v91
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v95,3(v88)
la $t5,label_226_v88
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_228_v95
sw $t4,0($t0)
# Original instruction: sb v95,3(v91)
la $t5,label_228_v95
lw $t5,0($t5)
la $t4,label_229_v91
lw $t4,0($t4)
sb $t5,3($t4)
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal print_i
jal print_i
# BACK FROM FUNCTION
# Original instruction: addi v96,$sp,0
addi $t5,$sp,0
la $t0,label_230_v96
sw $t5,0($t0)
# BEGIN FUNCALL EXPR FOR print_i
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v97,$fp,-32
addiu $t5,$fp,-32
la $t0,label_237_v97
sw $t5,0($t0)
# Original instruction: addi v98,$zero,0
addi $t5,$zero,0
la $t0,label_234_v98
sw $t5,0($t0)
# Original instruction: li v101,12
li $t5,12
la $t0,label_235_v101
sw $t5,0($t0)
# Original instruction: mul v100,v98,v101
la $t5,label_234_v98
lw $t5,0($t5)
la $t4,label_235_v101
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_238_v100
sw $t3,0($t0)
# Original instruction: add v99,v97,v100
la $t5,label_237_v97
lw $t5,0($t5)
la $t4,label_238_v100
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_245_v99
sw $t3,0($t0)
# Original instruction: addi v102,$zero,2
addi $t5,$zero,2
la $t0,label_242_v102
sw $t5,0($t0)
# Original instruction: li v105,4
li $t5,4
la $t0,label_243_v105
sw $t5,0($t0)
# Original instruction: mul v104,v102,v105
la $t5,label_242_v102
lw $t5,0($t5)
la $t4,label_243_v105
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_246_v104
sw $t3,0($t0)
# Original instruction: add v103,v99,v104
la $t5,label_245_v99
lw $t5,0($t5)
la $t4,label_246_v104
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_261_v103
sw $t3,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v106,$sp,0
addi $t5,$sp,0
la $t0,label_264_v106
sw $t5,0($t0)
# 
# Loading from v103 from stack into v106
# Original instruction: lb v107,0(v103)
la $t5,label_261_v103
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_251_v107
sw $t4,0($t0)
# Original instruction: sb v107,0(v106)
la $t5,label_251_v107
lw $t5,0($t5)
la $t4,label_264_v106
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v108,1(v103)
la $t5,label_261_v103
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_255_v108
sw $t4,0($t0)
# Original instruction: sb v108,1(v106)
la $t5,label_255_v108
lw $t5,0($t5)
la $t4,label_264_v106
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v109,2(v103)
la $t5,label_261_v103
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_259_v109
sw $t4,0($t0)
# Original instruction: sb v109,2(v106)
la $t5,label_259_v109
lw $t5,0($t5)
la $t4,label_264_v106
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v110,3(v103)
la $t5,label_261_v103
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_263_v110
sw $t4,0($t0)
# Original instruction: sb v110,3(v106)
la $t5,label_263_v110
lw $t5,0($t5)
la $t4,label_264_v106
lw $t4,0($t4)
sb $t5,3($t4)
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal print_i
jal print_i
# BACK FROM FUNCTION
# Original instruction: addi v111,$sp,0
addi $t5,$sp,0
la $t0,label_265_v111
sw $t5,0($t0)
# BEGIN FUNCALL EXPR FOR print_i
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v112,$fp,-32
addiu $t5,$fp,-32
la $t0,label_272_v112
sw $t5,0($t0)
# Original instruction: addi v113,$zero,1
addi $t5,$zero,1
la $t0,label_269_v113
sw $t5,0($t0)
# Original instruction: li v116,12
li $t5,12
la $t0,label_270_v116
sw $t5,0($t0)
# Original instruction: mul v115,v113,v116
la $t5,label_269_v113
lw $t5,0($t5)
la $t4,label_270_v116
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_273_v115
sw $t3,0($t0)
# Original instruction: add v114,v112,v115
la $t5,label_272_v112
lw $t5,0($t5)
la $t4,label_273_v115
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_280_v114
sw $t3,0($t0)
# Original instruction: addi v117,$zero,0
addi $t5,$zero,0
la $t0,label_277_v117
sw $t5,0($t0)
# Original instruction: li v120,4
li $t5,4
la $t0,label_278_v120
sw $t5,0($t0)
# Original instruction: mul v119,v117,v120
la $t5,label_277_v117
lw $t5,0($t5)
la $t4,label_278_v120
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_281_v119
sw $t3,0($t0)
# Original instruction: add v118,v114,v119
la $t5,label_280_v114
lw $t5,0($t5)
la $t4,label_281_v119
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_296_v118
sw $t3,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v121,$sp,0
addi $t5,$sp,0
la $t0,label_299_v121
sw $t5,0($t0)
# 
# Loading from v118 from stack into v121
# Original instruction: lb v122,0(v118)
la $t5,label_296_v118
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_286_v122
sw $t4,0($t0)
# Original instruction: sb v122,0(v121)
la $t5,label_286_v122
lw $t5,0($t5)
la $t4,label_299_v121
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v123,1(v118)
la $t5,label_296_v118
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_290_v123
sw $t4,0($t0)
# Original instruction: sb v123,1(v121)
la $t5,label_290_v123
lw $t5,0($t5)
la $t4,label_299_v121
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v124,2(v118)
la $t5,label_296_v118
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_294_v124
sw $t4,0($t0)
# Original instruction: sb v124,2(v121)
la $t5,label_294_v124
lw $t5,0($t5)
la $t4,label_299_v121
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v125,3(v118)
la $t5,label_296_v118
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_298_v125
sw $t4,0($t0)
# Original instruction: sb v125,3(v121)
la $t5,label_298_v125
lw $t5,0($t5)
la $t4,label_299_v121
lw $t4,0($t4)
sb $t5,3($t4)
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal print_i
jal print_i
# BACK FROM FUNCTION
# Original instruction: addi v126,$sp,0
addi $t5,$sp,0
la $t0,label_300_v126
sw $t5,0($t0)
# BEGIN FUNCALL EXPR FOR print_i
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v127,$fp,-32
addiu $t5,$fp,-32
la $t0,label_307_v127
sw $t5,0($t0)
# Original instruction: addi v128,$zero,1
addi $t5,$zero,1
la $t0,label_304_v128
sw $t5,0($t0)
# Original instruction: li v131,12
li $t5,12
la $t0,label_305_v131
sw $t5,0($t0)
# Original instruction: mul v130,v128,v131
la $t5,label_304_v128
lw $t5,0($t5)
la $t4,label_305_v131
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_308_v130
sw $t3,0($t0)
# Original instruction: add v129,v127,v130
la $t5,label_307_v127
lw $t5,0($t5)
la $t4,label_308_v130
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_315_v129
sw $t3,0($t0)
# Original instruction: addi v132,$zero,1
addi $t5,$zero,1
la $t0,label_312_v132
sw $t5,0($t0)
# Original instruction: li v135,4
li $t5,4
la $t0,label_313_v135
sw $t5,0($t0)
# Original instruction: mul v134,v132,v135
la $t5,label_312_v132
lw $t5,0($t5)
la $t4,label_313_v135
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_316_v134
sw $t3,0($t0)
# Original instruction: add v133,v129,v134
la $t5,label_315_v129
lw $t5,0($t5)
la $t4,label_316_v134
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_331_v133
sw $t3,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v136,$sp,0
addi $t5,$sp,0
la $t0,label_334_v136
sw $t5,0($t0)
# 
# Loading from v133 from stack into v136
# Original instruction: lb v137,0(v133)
la $t5,label_331_v133
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_321_v137
sw $t4,0($t0)
# Original instruction: sb v137,0(v136)
la $t5,label_321_v137
lw $t5,0($t5)
la $t4,label_334_v136
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v138,1(v133)
la $t5,label_331_v133
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_325_v138
sw $t4,0($t0)
# Original instruction: sb v138,1(v136)
la $t5,label_325_v138
lw $t5,0($t5)
la $t4,label_334_v136
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v139,2(v133)
la $t5,label_331_v133
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_329_v139
sw $t4,0($t0)
# Original instruction: sb v139,2(v136)
la $t5,label_329_v139
lw $t5,0($t5)
la $t4,label_334_v136
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v140,3(v133)
la $t5,label_331_v133
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_333_v140
sw $t4,0($t0)
# Original instruction: sb v140,3(v136)
la $t5,label_333_v140
lw $t5,0($t5)
la $t4,label_334_v136
lw $t4,0($t4)
sb $t5,3($t4)
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal print_i
jal print_i
# BACK FROM FUNCTION
# Original instruction: addi v141,$sp,0
addi $t5,$sp,0
la $t0,label_335_v141
sw $t5,0($t0)
# BEGIN FUNCALL EXPR FOR print_i
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v142,$fp,-32
addiu $t5,$fp,-32
la $t0,label_342_v142
sw $t5,0($t0)
# Original instruction: addi v143,$zero,1
addi $t5,$zero,1
la $t0,label_339_v143
sw $t5,0($t0)
# Original instruction: li v146,12
li $t5,12
la $t0,label_340_v146
sw $t5,0($t0)
# Original instruction: mul v145,v143,v146
la $t5,label_339_v143
lw $t5,0($t5)
la $t4,label_340_v146
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_343_v145
sw $t3,0($t0)
# Original instruction: add v144,v142,v145
la $t5,label_342_v142
lw $t5,0($t5)
la $t4,label_343_v145
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_350_v144
sw $t3,0($t0)
# Original instruction: addi v147,$zero,2
addi $t5,$zero,2
la $t0,label_347_v147
sw $t5,0($t0)
# Original instruction: li v150,4
li $t5,4
la $t0,label_348_v150
sw $t5,0($t0)
# Original instruction: mul v149,v147,v150
la $t5,label_347_v147
lw $t5,0($t5)
la $t4,label_348_v150
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_351_v149
sw $t3,0($t0)
# Original instruction: add v148,v144,v149
la $t5,label_350_v144
lw $t5,0($t5)
la $t4,label_351_v149
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_366_v148
sw $t3,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v151,$sp,0
addi $t5,$sp,0
la $t0,label_369_v151
sw $t5,0($t0)
# 
# Loading from v148 from stack into v151
# Original instruction: lb v152,0(v148)
la $t5,label_366_v148
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_356_v152
sw $t4,0($t0)
# Original instruction: sb v152,0(v151)
la $t5,label_356_v152
lw $t5,0($t5)
la $t4,label_369_v151
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v153,1(v148)
la $t5,label_366_v148
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_360_v153
sw $t4,0($t0)
# Original instruction: sb v153,1(v151)
la $t5,label_360_v153
lw $t5,0($t5)
la $t4,label_369_v151
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v154,2(v148)
la $t5,label_366_v148
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_364_v154
sw $t4,0($t0)
# Original instruction: sb v154,2(v151)
la $t5,label_364_v154
lw $t5,0($t5)
la $t4,label_369_v151
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v155,3(v148)
la $t5,label_366_v148
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_368_v155
sw $t4,0($t0)
# Original instruction: sb v155,3(v151)
la $t5,label_368_v155
lw $t5,0($t5)
la $t4,label_369_v151
lw $t4,0($t4)
sb $t5,3($t4)
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal print_i
jal print_i
# BACK FROM FUNCTION
# Original instruction: addi v156,$sp,0
addi $t5,$sp,0
la $t0,label_370_v156
sw $t5,0($t0)
# Return statement start
# Original instruction: addi v157,$zero,0
addi $t5,$zero,0
la $t0,label_373_v157
sw $t5,0($t0)
# Original instruction: addiu v158,$fp,0
addiu $t5,$fp,0
la $t0,label_374_v158
sw $t5,0($t0)
# Loading from v157 from reg into v158
# Original instruction: sw v157,0(v158)
la $t5,label_373_v157
lw $t5,0($t5)
la $t4,label_374_v158
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: jal mainEND
jal mainEND
# Return statement end
# BEGIN EPILOGUE
mainEND:
# Original instruction: addi $sp,v6,0
la $t5,label_375_v6
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_168_v70
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_108_v38
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_226_v88
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_157_v65
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_360_v153
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_313_v135
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_45_v9
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_202_v82
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_286_v122
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_146_v62
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_278_v120
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_216_v92
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_342_v142
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_74_v26
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_54_v16
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_79_v17
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_117_v45
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_181_v77
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_321_v137
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_189_v79
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_73_v23
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_370_v156
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_129_v51
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_88_v28
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_308_v130
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_272_v112
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_368_v155
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_60_v14
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_173_v75
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_120_v44
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_149_v61
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_307_v127
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_316_v134
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_315_v129
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_211_v89
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_145_v59
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_343_v145
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_312_v132
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_373_v157
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_234_v98
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_281_v119
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_194_v76
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_369_v151
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_347_v147
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_298_v125
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_160_v64
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_238_v100
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_69_v21
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_203_v85
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_97_v35
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_259_v109
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_224_v94
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_59_v7
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_208_v90
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_235_v101
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_46_v12
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_261_v103
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_154_v66
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_77_v25
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_200_v86
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_334_v136
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_331_v133
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_68_v18
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_273_v115
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_175_v69
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_300_v126
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_167_v67
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_93_v33
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_207_v87
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_114_v46
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_195_v81
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_191_v73
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_156_v60
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_53_v13
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_294_v124
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_230_v96
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_228_v95
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_339_v143
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_270_v116
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_128_v48
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_176_v74
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_325_v138
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_96_v30
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_229_v91
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_164_v68
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_134_v56
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_333_v140
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_251_v107
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_265_v111
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_125_v49
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_246_v104
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_193_v80
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_86_v32
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_375_v6
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_296_v118
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_159_v57
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_133_v53
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_329_v139
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_350_v144
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_119_v37
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_269_v113
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_277_v117
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_335_v141
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_210_v84
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_116_v40
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_280_v114
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_80_v24
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_290_v123
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_340_v146
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_94_v36
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_66_v22
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_100_v34
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_48_v8
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_153_v63
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_89_v31
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_139_v47
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_57_v15
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_264_v106
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_99_v27
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_255_v108
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_299_v121
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_113_v43
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_364_v154
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_106_v42
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_242_v102
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_348_v150
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_172_v72
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_76_v20
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_366_v148
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_140_v54
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_65_v19
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_165_v71
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_356_v152
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_245_v99
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_56_v10
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_49_v11
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_351_v149
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_185_v78
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_305_v131
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_199_v83
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_137_v55
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_136_v50
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_237_v97
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_304_v128
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_220_v93
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_148_v58
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_374_v158
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_105_v39
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_85_v29
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_243_v105
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_109_v41
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_126_v52
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_263_v110
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

