{
    "not/not_indexed_port/no_arch": {
        "test_name": "not/not_indexed_port/no_arch",
        "verilog": "not_indexed_port.vh",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 35.8,
        "elaboration_time(ms)": 32.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 32.7,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "not/not_wire/no_arch": {
        "test_name": "not/not_wire/no_arch",
        "verilog": "not_wire.vh",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 38.3,
        "elaboration_time(ms)": 35.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 35.3,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "not/range_not_int_wide/no_arch": {
        "test_name": "not/range_not_int_wide/no_arch",
        "verilog": "range_not_int_wide.vh",
        "max_rss(MiB)": 52.8,
        "exec_time(ms)": 35.8,
        "elaboration_time(ms)": 32.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 32.8,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "not/range_not_ultra_wide/no_arch": {
        "test_name": "not/range_not_ultra_wide/no_arch",
        "verilog": "range_not_ultra_wide.vh",
        "max_rss(MiB)": 82.8,
        "exec_time(ms)": 134.6,
        "elaboration_time(ms)": 129.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 131.1,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "not/range_not_wide/no_arch": {
        "test_name": "not/range_not_wide/no_arch",
        "verilog": "range_not_wide.vh",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 39.8,
        "elaboration_time(ms)": 37.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.4,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "not/replicate_not_int_wide/no_arch": {
        "test_name": "not/replicate_not_int_wide/no_arch",
        "verilog": "replicate_not_int_wide.vh",
        "exit": 6
    },
    "not/replicate_not_ultra_wide/no_arch": {
        "test_name": "not/replicate_not_ultra_wide/no_arch",
        "verilog": "replicate_not_ultra_wide.vh",
        "exit": 6
    },
    "not/replicate_not_wide/no_arch": {
        "test_name": "not/replicate_not_wide/no_arch",
        "verilog": "replicate_not_wide.vh",
        "exit": 6
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
