Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 10 16:05:50 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Count_disp_timing_summary_routed.rpt -pb Count_disp_timing_summary_routed.pb -rpx Count_disp_timing_summary_routed.rpx -warn_on_violation
| Design       : Count_disp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_ClkDiv10/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FNDController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.075        0.000                      0                   43        0.275        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.075        0.000                      0                   43        0.275        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 U_ClkDiv10/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.275ns (25.803%)  route 3.666ns (74.197%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.632     5.153    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 f  U_ClkDiv10/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.645    U_ClkDiv10/counter_reg_n_0_[20]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.301     6.946 r  U_ClkDiv10/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.228    U_ClkDiv10/counter[23]_i_7_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  U_ClkDiv10/counter[23]_i_6/O
                         net (fo=1, routed)           0.590     7.942    U_ClkDiv10/counter[23]_i_6_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  U_ClkDiv10/counter[23]_i_3/O
                         net (fo=1, routed)           0.501     8.567    U_ClkDiv10/counter[23]_i_3_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          1.279     9.971    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.124    10.095 r  U_ClkDiv10/counter[22]_i_1/O
                         net (fo=1, routed)           0.000    10.095    U_ClkDiv10/counter[22]
    SLICE_X60Y14         FDCE                                         r  U_ClkDiv10/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.513    14.854    U_ClkDiv10/CLK
    SLICE_X60Y14         FDCE                                         r  U_ClkDiv10/counter_reg[22]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.077    15.170    U_ClkDiv10/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 U_ClkDiv10/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.301ns (26.191%)  route 3.666ns (73.809%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.632     5.153    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 f  U_ClkDiv10/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.645    U_ClkDiv10/counter_reg_n_0_[20]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.301     6.946 r  U_ClkDiv10/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.228    U_ClkDiv10/counter[23]_i_7_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  U_ClkDiv10/counter[23]_i_6/O
                         net (fo=1, routed)           0.590     7.942    U_ClkDiv10/counter[23]_i_6_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  U_ClkDiv10/counter[23]_i_3/O
                         net (fo=1, routed)           0.501     8.567    U_ClkDiv10/counter[23]_i_3_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          1.279     9.971    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.150    10.121 r  U_ClkDiv10/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    10.121    U_ClkDiv10/counter[23]
    SLICE_X60Y14         FDCE                                         r  U_ClkDiv10/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.513    14.854    U_ClkDiv10/CLK
    SLICE_X60Y14         FDCE                                         r  U_ClkDiv10/counter_reg[23]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.118    15.211    U_ClkDiv10/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 U_ClkDiv10/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.275ns (26.292%)  route 3.574ns (73.708%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.632     5.153    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 f  U_ClkDiv10/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.645    U_ClkDiv10/counter_reg_n_0_[20]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.301     6.946 r  U_ClkDiv10/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.228    U_ClkDiv10/counter[23]_i_7_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  U_ClkDiv10/counter[23]_i_6/O
                         net (fo=1, routed)           0.590     7.942    U_ClkDiv10/counter[23]_i_6_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  U_ClkDiv10/counter[23]_i_3/O
                         net (fo=1, routed)           0.501     8.567    U_ClkDiv10/counter[23]_i_3_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          1.187     9.879    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.003 r  U_ClkDiv10/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000    10.003    U_ClkDiv10/counter[14]
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_ClkDiv10/CLK
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[14]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.077    15.171    U_ClkDiv10/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 U_ClkDiv10/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.297ns (26.625%)  route 3.574ns (73.375%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.632     5.153    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 f  U_ClkDiv10/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.645    U_ClkDiv10/counter_reg_n_0_[20]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.301     6.946 r  U_ClkDiv10/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.228    U_ClkDiv10/counter[23]_i_7_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  U_ClkDiv10/counter[23]_i_6/O
                         net (fo=1, routed)           0.590     7.942    U_ClkDiv10/counter[23]_i_6_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  U_ClkDiv10/counter[23]_i_3/O
                         net (fo=1, routed)           0.501     8.567    U_ClkDiv10/counter[23]_i_3_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          1.187     9.879    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.146    10.025 r  U_ClkDiv10/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    10.025    U_ClkDiv10/counter[17]
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_ClkDiv10/CLK
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.118    15.212    U_ClkDiv10/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 U_ClkDiv10/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.275ns (26.561%)  route 3.525ns (73.439%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.632     5.153    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 f  U_ClkDiv10/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.645    U_ClkDiv10/counter_reg_n_0_[20]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.301     6.946 r  U_ClkDiv10/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.228    U_ClkDiv10/counter[23]_i_7_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  U_ClkDiv10/counter[23]_i_6/O
                         net (fo=1, routed)           0.590     7.942    U_ClkDiv10/counter[23]_i_6_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  U_ClkDiv10/counter[23]_i_3/O
                         net (fo=1, routed)           0.501     8.567    U_ClkDiv10/counter[23]_i_3_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          1.138     9.830    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.954 r  U_ClkDiv10/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.954    U_ClkDiv10/counter[18]
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.513    14.854    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[18]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X60Y13         FDCE (Setup_fdce_C_D)        0.077    15.195    U_ClkDiv10/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 U_ClkDiv10/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.275ns (26.577%)  route 3.522ns (73.423%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.632     5.153    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 f  U_ClkDiv10/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.645    U_ClkDiv10/counter_reg_n_0_[20]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.301     6.946 r  U_ClkDiv10/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.228    U_ClkDiv10/counter[23]_i_7_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  U_ClkDiv10/counter[23]_i_6/O
                         net (fo=1, routed)           0.590     7.942    U_ClkDiv10/counter[23]_i_6_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  U_ClkDiv10/counter[23]_i_3/O
                         net (fo=1, routed)           0.501     8.567    U_ClkDiv10/counter[23]_i_3_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          1.135     9.827    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.951 r  U_ClkDiv10/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.951    U_ClkDiv10/counter[19]
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.513    14.854    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[19]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X60Y13         FDCE (Setup_fdce_C_D)        0.081    15.199    U_ClkDiv10/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 U_ClkDiv10/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.301ns (26.956%)  route 3.525ns (73.044%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.632     5.153    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 f  U_ClkDiv10/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.645    U_ClkDiv10/counter_reg_n_0_[20]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.301     6.946 r  U_ClkDiv10/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.228    U_ClkDiv10/counter[23]_i_7_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  U_ClkDiv10/counter[23]_i_6/O
                         net (fo=1, routed)           0.590     7.942    U_ClkDiv10/counter[23]_i_6_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  U_ClkDiv10/counter[23]_i_3/O
                         net (fo=1, routed)           0.501     8.567    U_ClkDiv10/counter[23]_i_3_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          1.138     9.830    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.150     9.980 r  U_ClkDiv10/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.980    U_ClkDiv10/counter[21]
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.513    14.854    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[21]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X60Y13         FDCE (Setup_fdce_C_D)        0.118    15.236    U_ClkDiv10/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 U_ClkDiv10/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.301ns (26.973%)  route 3.522ns (73.027%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.632     5.153    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 f  U_ClkDiv10/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.645    U_ClkDiv10/counter_reg_n_0_[20]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.301     6.946 r  U_ClkDiv10/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.228    U_ClkDiv10/counter[23]_i_7_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  U_ClkDiv10/counter[23]_i_6/O
                         net (fo=1, routed)           0.590     7.942    U_ClkDiv10/counter[23]_i_6_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  U_ClkDiv10/counter[23]_i_3/O
                         net (fo=1, routed)           0.501     8.567    U_ClkDiv10/counter[23]_i_3_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          1.135     9.827    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.150     9.977 r  U_ClkDiv10/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.977    U_ClkDiv10/counter[20]
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.513    14.854    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X60Y13         FDCE (Setup_fdce_C_D)        0.118    15.236    U_ClkDiv10/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 U_ClkDiv10/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.275ns (27.170%)  route 3.418ns (72.830%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.632     5.153    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 f  U_ClkDiv10/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.645    U_ClkDiv10/counter_reg_n_0_[20]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.301     6.946 r  U_ClkDiv10/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.228    U_ClkDiv10/counter[23]_i_7_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  U_ClkDiv10/counter[23]_i_6/O
                         net (fo=1, routed)           0.590     7.942    U_ClkDiv10/counter[23]_i_6_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  U_ClkDiv10/counter[23]_i_3/O
                         net (fo=1, routed)           0.501     8.567    U_ClkDiv10/counter[23]_i_3_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          1.030     9.722    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.846 r  U_ClkDiv10/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.846    U_ClkDiv10/counter[15]
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_ClkDiv10/CLK
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.081    15.175    U_ClkDiv10/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 U_ClkDiv10/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.303ns (27.602%)  route 3.418ns (72.398%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.632     5.153    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 f  U_ClkDiv10/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.645    U_ClkDiv10/counter_reg_n_0_[20]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.301     6.946 r  U_ClkDiv10/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.228    U_ClkDiv10/counter[23]_i_7_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  U_ClkDiv10/counter[23]_i_6/O
                         net (fo=1, routed)           0.590     7.942    U_ClkDiv10/counter[23]_i_6_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  U_ClkDiv10/counter[23]_i_3/O
                         net (fo=1, routed)           0.501     8.567    U_ClkDiv10/counter[23]_i_3_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          1.030     9.722    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.152     9.874 r  U_ClkDiv10/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     9.874    U_ClkDiv10/counter[16]
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_ClkDiv10/CLK
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.118    15.212    U_ClkDiv10/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  5.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_FNDController/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.464    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X59Y24         FDRE                                         r  U_FNDController/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_FNDController/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.180     1.786    U_FNDController/U_ClkDiv/CLK
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  U_FNDController/U_ClkDiv/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    U_FNDController/U_ClkDiv/r_tick_i_1__0_n_0
    SLICE_X59Y24         FDRE                                         r  U_FNDController/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.975    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X59Y24         FDRE                                         r  U_FNDController/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.091     1.555    U_FNDController/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_ClkDiv10/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    U_ClkDiv10/CLK
    SLICE_X60Y16         FDRE                                         r  U_ClkDiv10/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  U_ClkDiv10/r_tick_reg/Q
                         net (fo=15, routed)          0.187     1.824    U_ClkDiv10/r_tick_reg_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  U_ClkDiv10/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.869    U_ClkDiv10/r_tick_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  U_ClkDiv10/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U_ClkDiv10/CLK
    SLICE_X60Y16         FDRE                                         r  U_ClkDiv10/r_tick_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.120     1.592    U_ClkDiv10/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 U_FNDController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController/U_ClkDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.305%)  route 0.231ns (55.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.555     1.438    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y25         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  U_FNDController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.810    U_FNDController/U_ClkDiv/counter[0]
    SLICE_X57Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.853 r  U_FNDController/U_ClkDiv/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    U_FNDController/U_ClkDiv/counter_0[0]
    SLICE_X57Y25         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.821     1.948    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y25         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[0]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y25         FDCE (Hold_fdce_C_D)         0.104     1.542    U_FNDController/U_ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_ClkDiv10/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    U_ClkDiv10/CLK
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv10/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_ClkDiv10/counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.872    U_ClkDiv10/counter_reg_n_0_[0]
    SLICE_X60Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  U_ClkDiv10/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.917    U_ClkDiv10/counter[0]
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv10/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.990    U_ClkDiv10/CLK
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv10/counter_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.121     1.597    U_ClkDiv10/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 U_ClkDiv10/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.254ns (46.612%)  route 0.291ns (53.388%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    U_ClkDiv10/CLK
    SLICE_X60Y10         FDCE                                         r  U_ClkDiv10/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  U_ClkDiv10/counter_reg[1]/Q
                         net (fo=2, routed)           0.153     1.792    U_ClkDiv10/counter_reg_n_0_[1]
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          0.138     1.975    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.020 r  U_ClkDiv10/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.020    U_ClkDiv10/counter[4]
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv10/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.990    U_ClkDiv10/CLK
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv10/counter_reg[4]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.121     1.613    U_ClkDiv10/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_ClkDiv10/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    U_ClkDiv10/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv10/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_ClkDiv10/counter_reg[11]/Q
                         net (fo=2, routed)           0.060     1.699    U_ClkDiv10/counter_reg_n_0_[11]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  U_ClkDiv10/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.976    U_ClkDiv10/counter0_carry__1_n_5
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.108     2.084 r  U_ClkDiv10/counter[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.084    U_ClkDiv10/counter[11]
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv10/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     1.989    U_ClkDiv10/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv10/counter_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.121     1.596    U_ClkDiv10/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_ClkDiv10/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_ClkDiv10/counter_reg[19]/Q
                         net (fo=2, routed)           0.060     1.697    U_ClkDiv10/counter_reg_n_0_[19]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  U_ClkDiv10/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.166     1.974    U_ClkDiv10/counter0_carry__3_n_5
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.108     2.082 r  U_ClkDiv10/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.082    U_ClkDiv10/counter[19]
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    U_ClkDiv10/CLK
    SLICE_X60Y13         FDCE                                         r  U_ClkDiv10/counter_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.121     1.594    U_ClkDiv10/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U_ClkDiv10/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    U_ClkDiv10/CLK
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_ClkDiv10/counter_reg[15]/Q
                         net (fo=2, routed)           0.061     1.699    U_ClkDiv10/counter_reg_n_0_[15]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  U_ClkDiv10/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.166     1.977    U_ClkDiv10/counter0_carry__2_n_5
    SLICE_X60Y12         LUT2 (Prop_lut2_I1_O)        0.108     2.085 r  U_ClkDiv10/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.085    U_ClkDiv10/counter[15]
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     1.987    U_ClkDiv10/CLK
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv10/counter_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.121     1.595    U_ClkDiv10/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 U_FNDController/U_ClkDiv/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FNDController/U_ClkDiv/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.360ns (61.227%)  route 0.228ns (38.773%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.556     1.439    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y26         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_FNDController/U_ClkDiv/counter_reg[14]/Q
                         net (fo=2, routed)           0.065     1.645    U_FNDController/U_ClkDiv/counter[14]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.756 r  U_FNDController/U_ClkDiv/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.163     1.919    U_FNDController/U_ClkDiv/data0[14]
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.108     2.027 r  U_FNDController/U_ClkDiv/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.027    U_FNDController/U_ClkDiv/counter_0[14]
    SLICE_X57Y26         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.822     1.949    U_FNDController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y26         FDCE                                         r  U_FNDController/U_ClkDiv/counter_reg[14]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y26         FDCE (Hold_fdce_C_D)         0.092     1.531    U_FNDController/U_ClkDiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 U_ClkDiv10/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv10/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.258ns (40.771%)  route 0.375ns (59.229%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    U_ClkDiv10/CLK
    SLICE_X60Y10         FDCE                                         r  U_ClkDiv10/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  U_ClkDiv10/counter_reg[1]/Q
                         net (fo=2, routed)           0.153     1.792    U_ClkDiv10/counter_reg_n_0_[1]
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  U_ClkDiv10/counter[23]_i_2/O
                         net (fo=24, routed)          0.222     2.059    U_ClkDiv10/counter[23]_i_2_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.049     2.108 r  U_ClkDiv10/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     2.108    U_ClkDiv10/counter[8]
    SLICE_X60Y10         FDCE                                         r  U_ClkDiv10/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     1.989    U_ClkDiv10/CLK
    SLICE_X60Y10         FDCE                                         r  U_ClkDiv10/counter_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y10         FDCE (Hold_fdce_C_D)         0.131     1.606    U_ClkDiv10/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.502    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y9    U_ClkDiv10/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   U_ClkDiv10/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   U_ClkDiv10/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   U_ClkDiv10/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   U_ClkDiv10/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_ClkDiv10/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_ClkDiv10/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_ClkDiv10/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_ClkDiv10/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y9    U_ClkDiv10/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_ClkDiv10/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   U_ClkDiv10/r_tick_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   U_FNDController/U_ClkDiv/r_tick_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   U_FNDController/U_ClkDiv/r_tick_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv10/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_ClkDiv10/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_ClkDiv10/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_ClkDiv10/counter_reg[15]/C



