/*Agnisys, Inc. ***** Copyright 2018 All Rights Reserved. ******/
/**/
/**** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ****/
/* created by        : */
/* generated by      : Saurabh*/
/* generated from    : C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\test99\test112.idsng*/
/* IDesignSpec rev   : idsbatch v4.16.26.2*/

/**** This code is generated with following settings ****/
/* Reg Width                  : 16*/
/* Address Unit               : 8*/
/* C++ Types int              : hwint*/
/* Bus Type                   : PROPRIETARY*/
/* BigEndian                  : false*/
/* LittleEndian               : false*/
/* Dist. Decode and Readback  : false*/
/*--------------------------------------------------------------------------------------------------------------- */

/*block : test112 */
/*  TEST112 DESCRIPTION :kumar*/

#ifndef _TEST112_REGS_H_
#define _TEST112_REGS_H_

typedef union {
    struct {
        hwint f3 : 6;           /* 31:26 SW=rw HW=ro 0x1 */
        
        hwint resv9 : 17;
        hwint f : 1;           /* 8 SW=rw HW=ro 0x1 */
        
        hwint resv2 : 6;
        hwint f2 : 1;           /* 1 SW=rw HW=ro 0x0 */
        hwint resv0 : 1;
    } bf;
    hwint  dw;
    
    
} test112_reg_name;

typedef union {
    struct {
        
        hwint resv8 : 24;
        hwint f3 : 6;           /* 7:2 SW=rw HW=ro 0x1 */
        hwint f2 : 1;           /* 1 SW=rw HW=ro 0x0 */
        hwint f : 1;           /* 0 SW=rw HW=ro 0x1 */
    } bf;
    hwint  dw;
    
    
} test112_reg_name2;

typedef struct {
    test112_reg_name  reg_name;
    test112_reg_name2  reg_name2;
    
    
    
} test112_s;


#define test112_s_SIZE 0x8
#define test112_reg_name_SIZE 0x4
#define test112_reg_name2_SIZE 0x4

#define test112_s_OFFSET 0x0
#define test112_reg_name_OFFSET 0x0
#define test112_reg_name2_OFFSET 0x4

#define test112_s_ADDRESS 0x0
#define test112_reg_name_ADDRESS 0x0
#define test112_reg_name2_ADDRESS 0x4
#define TEST112_REG_NAME_F3_OFFSET 26
#define TEST112_REG_NAME_F3_MASK 0xFC000000
#define TEST112_REG_NAME_F_OFFSET 8  /* F DESCRIPTION :this is OOOO  */
#define TEST112_REG_NAME_F_MASK 0x100
#define TEST112_REG_NAME_F 0x100  /* F DESCRIPTION :this is OOOO */
#define TEST112_REG_NAME_F2_OFFSET 1  /* F2 DESCRIPTION :this is OOOO  */
#define TEST112_REG_NAME_F2_MASK 0x2
#define TEST112_REG_NAME_F2 0x2  /* F2 DESCRIPTION :this is OOOO */
#define TEST112_REG_NAME2_F3_OFFSET 2
#define TEST112_REG_NAME2_F3_MASK 0xFC
#define TEST112_REG_NAME2_F2_OFFSET 1  /* F2 DESCRIPTION :this is OOnre  */
#define TEST112_REG_NAME2_F2_MASK 0x2
#define TEST112_REG_NAME2_F2 0x2  /* F2 DESCRIPTION :this is OOnre */
#define TEST112_REG_NAME2_F_OFFSET 0  /* F DESCRIPTION :this is OOOO  */
#define TEST112_REG_NAME2_F_MASK 0x1
#define TEST112_REG_NAME2_F 0x1  /* F DESCRIPTION :this is OOOO */
#endif /* _TEST112_REGS_H_ */

/* end */
