// Seed: 4006638313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_14 = 32'd72,
    parameter id_4  = 32'd36
) (
    output uwire id_0,
    inout uwire id_1,
    input wor id_2,
    input wor id_3,
    input uwire _id_4,
    output uwire id_5,
    output uwire id_6,
    output supply0 id_7,
    input tri id_8,
    output tri id_9,
    output supply1 id_10,
    input wire id_11,
    output wire id_12
);
  wire _id_14;
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  logic [id_14 : id_4] id_16;
  wire \id_17 ;
endmodule
