// Seed: 4052195285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_6 = 1 & -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1
);
  wire [1 : -1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    input tri0 id_6,
    output uwire id_7,
    input uwire id_8
);
endmodule
module module_3 (
    output wire id_0,
    output supply1 id_1,
    output tri id_2,
    input supply0 id_3,
    output tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    output wand id_7,
    output tri0 id_8,
    input tri id_9,
    input wand id_10,
    output supply1 id_11,
    input uwire id_12,
    input supply0 id_13 id_17,
    input supply0 id_14,
    output wand id_15
);
  logic id_18;
  module_2 modCall_1 (
      id_14,
      id_17,
      id_10,
      id_3,
      id_13,
      id_17,
      id_13,
      id_7,
      id_17
  );
  assign modCall_1.id_8 = 0;
endmodule
