#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 10 18:58:22 2024
# Process ID: 18880
# Current directory: D:/computer_and_system_3/organization/project/ALU/ALU.runs/synth_1
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: D:/computer_and_system_3/organization/project/ALU/ALU.runs/synth_1/ALU.vds
# Journal file: D:/computer_and_system_3/organization/project/ALU/ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 683.262 ; gain = 178.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/ALU.v:9]
INFO: [Synth 8-6157] synthesizing module 'logic' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/logic.v:9]
INFO: [Synth 8-6155] done synthesizing module 'logic' (1#1) [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/logic.v:9]
INFO: [Synth 8-6157] synthesizing module 'arthematic' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/arthematic.v:10]
INFO: [Synth 8-6155] done synthesizing module 'arthematic' (2#1) [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/arthematic.v:10]
INFO: [Synth 8-6157] synthesizing module 'shifting' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/shifting.v:9]
INFO: [Synth 8-6155] done synthesizing module 'shifting' (3#1) [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/shifting.v:9]
INFO: [Synth 8-6157] synthesizing module 'arthematicHighLevel' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/arthematicHighLevel.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arthematicHighLevel' (4#1) [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/arthematicHighLevel.v:11]
INFO: [Synth 8-6157] synthesizing module 'shigtHighLevel' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/shiftHighLevel.v:11]
WARNING: [Synth 8-3848] Net Flags in module/entity shigtHighLevel does not have driver. [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/shiftHighLevel.v:13]
INFO: [Synth 8-6155] done synthesizing module 'shigtHighLevel' (5#1) [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/shiftHighLevel.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/ALU.v:9]
WARNING: [Synth 8-3331] design shigtHighLevel has unconnected port Flags[4]
WARNING: [Synth 8-3331] design shigtHighLevel has unconnected port Flags[3]
WARNING: [Synth 8-3331] design shigtHighLevel has unconnected port Flags[2]
WARNING: [Synth 8-3331] design shigtHighLevel has unconnected port Flags[1]
WARNING: [Synth 8-3331] design shigtHighLevel has unconnected port Flags[0]
WARNING: [Synth 8-3331] design shigtHighLevel has unconnected port y[3]
WARNING: [Synth 8-3331] design shigtHighLevel has unconnected port y[2]
WARNING: [Synth 8-3331] design shigtHighLevel has unconnected port y[1]
WARNING: [Synth 8-3331] design shigtHighLevel has unconnected port y[0]
WARNING: [Synth 8-3331] design shifting has unconnected port y[3]
WARNING: [Synth 8-3331] design shifting has unconnected port y[2]
WARNING: [Synth 8-3331] design shifting has unconnected port y[1]
WARNING: [Synth 8-3331] design shifting has unconnected port y[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 747.484 ; gain = 243.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 747.484 ; gain = 243.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 747.484 ; gain = 243.070
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/constrs_1/new/ALU.xdc]
Finished Parsing XDC File [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/constrs_1/new/ALU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/constrs_1/new/ALU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 856.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 856.141 ; gain = 351.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 856.141 ; gain = 351.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 856.141 ; gain = 351.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tempResult0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempFlags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempResult0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempResult0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempResult0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempFlags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempResult0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'tempFlags_reg' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/logic.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'tempFlags_reg' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/arthematic.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'tempFlags_reg' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/shifting.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'tempFlags_reg' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/arthematicHighLevel.v:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 856.141 ; gain = 351.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module logic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module arthematic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module shifting 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module arthematicHighLevel 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
Module shigtHighLevel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ALU has port LED[7] driven by constant 0
INFO: [Synth 8-3886] merging instance 'i_73' (LD) to 'ahl/tempFlags_reg[1]'
INFO: [Synth 8-3886] merging instance 'ahl/tempFlags_reg[0]' (LD) to 'ahl/tempFlags_reg[1]'
INFO: [Synth 8-3886] merging instance 'tempFlags_regi_32' (LD) to 'tempFlags_regi_31'
INFO: [Synth 8-3886] merging instance 'ar/tempFlags_reg[0]' (LD) to 'ar/tempFlags_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_16' (LD) to 'l/tempFlags_reg[3]'
INFO: [Synth 8-3886] merging instance 'l/tempFlags_reg[0]' (LD) to 'l/tempFlags_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_48' (LD) to 'sh/tempFlags_reg[1]'
INFO: [Synth 8-3886] merging instance 'sh/tempFlags_reg[0]' (LD) to 'sh/tempFlags_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_64' (LD) to 'ahl/tempFlags_reg[1]'
INFO: [Synth 8-3886] merging instance 'ahl/tempFlags_reg[1]' (LD) to 'i_62'
INFO: [Synth 8-3886] merging instance 'tempFlags_regi_31' (LD) to 'tempFlags_regi_30'
INFO: [Synth 8-3886] merging instance 'ar/tempFlags_reg[1]' (LD) to 'ar/tempFlags_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_15' (LD) to 'l/tempFlags_reg[3]'
INFO: [Synth 8-3886] merging instance 'l/tempFlags_reg[1]' (LD) to 'l/tempFlags_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_47' (LD) to 'sh/tempFlags_reg[1]'
INFO: [Synth 8-3886] merging instance 'sh/tempFlags_reg[1]' (LD) to 'i_46'
INFO: [Synth 8-3886] merging instance 'tempFlags_regi_63' (LD) to 'tempFlags_regi_61'
INFO: [Synth 8-3886] merging instance 'tempFlags_regi_30' (LD) to 'tempFlags_regi_29'
INFO: [Synth 8-3886] merging instance 'ar/tempFlags_reg[2]' (LD) to 'ar/tempFlags_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_14' (LD) to 'l/tempFlags_reg[3]'
INFO: [Synth 8-3886] merging instance 'l/tempFlags_reg[2]' (LD) to 'l/tempFlags_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_46' (LD) to 'sh/tempFlags_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sh/tempFlags_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_62' (LD) to 'ahl/tempFlags_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ahl/tempFlags_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tempFlags_regi_29)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ar/tempFlags_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_13' (LD) to 'l/tempFlags_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l/tempFlags_reg[3] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin z with 1st driver pin 'i_7/z' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/logic.v:9]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin z with 2nd driver pin 'GND' [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/logic.v:9]
CRITICAL WARNING: [Synth 8-6858] multi-driven net z is connected to at least one constant driver which has been preserved, other driver is ignored [D:/computer_and_system_3/organization/project/ALU/ALU.srcs/sources_1/new/logic.v:9]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin z with 1st driver pin 'ar//p_1_out[7]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin z with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net z is connected to at least one constant driver which has been preserved, other driver is ignored
WARNING: [Synth 8-3332] Sequential element (ar/tempFlags_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (tempFlags_regi_29) is unused and will be removed from module ALU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin z with 1st driver pin 'ahl/__0/p_1_out[7]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin z with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net z is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin z with 1st driver pin 'shl/__0/p_1_out[7]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin z with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net z is connected to at least one constant driver which has been preserved, other driver is ignored
WARNING: [Synth 8-3332] Sequential element (l/tempFlags_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (sh/tempFlags_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ahl/tempFlags_reg[3]) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 856.141 ; gain = 351.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 856.141 ; gain = 351.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 856.141 ; gain = 351.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 856.141 ; gain = 351.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin i_12:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_28:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_44:en to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 868.988 ; gain = 364.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 868.988 ; gain = 364.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 868.988 ; gain = 364.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 868.988 ; gain = 364.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 868.988 ; gain = 364.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 868.988 ; gain = 364.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |    11|
|3     |LUT2   |    19|
|4     |LUT3   |     6|
|5     |LUT4   |    35|
|6     |LUT5   |    29|
|7     |LUT6   |    54|
|8     |MUXF7  |    14|
|9     |LD     |     5|
|10    |IBUF   |    13|
|11    |OBUF   |     1|
|12    |OBUFT  |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |   201|
|2     |  ahl    |arthematicHighLevel |    51|
|3     |  sh     |shifting            |     3|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 868.988 ; gain = 364.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 868.988 ; gain = 255.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 868.988 ; gain = 364.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 27 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 884.047 ; gain = 590.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.047 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/computer_and_system_3/organization/project/ALU/ALU.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 18:58:48 2024...
