// Seed: 3374340143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_6 = 1;
  parameter id_7 = -1;
  wire id_8;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input wire id_5,
    input wand id_6,
    output tri0 id_7,
    input tri id_8,
    input wor id_9,
    input wand id_10,
    output tri0 id_11
);
  logic id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
