

================================================================
== Vitis HLS Report for 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Fri Mar 21 12:03:39 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.846 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:40->../layer.h:260]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mux_case_019 = alloca i32 1"   --->   Operation 6 'alloca' 'mux_case_019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mux_case_122 = alloca i32 1"   --->   Operation 7 'alloca' 'mux_case_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mux_case_226 = alloca i32 1"   --->   Operation 8 'alloca' 'mux_case_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mux_case_330 = alloca i32 1"   --->   Operation 9 'alloca' 'mux_case_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mux_case_433 = alloca i32 1"   --->   Operation 10 'alloca' 'mux_case_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mux_case_536 = alloca i32 1"   --->   Operation 11 'alloca' 'mux_case_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_639 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_743 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_0246 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_0246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_1349 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_2452 = alloca i32 1"   --->   Operation 16 'alloca' 'mux_case_2452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_3555 = alloca i32 1"   --->   Operation 17 'alloca' 'mux_case_3555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_4658 = alloca i32 1"   --->   Operation 18 'alloca' 'mux_case_4658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_5761 = alloca i32 1"   --->   Operation 19 'alloca' 'mux_case_5761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_6864 = alloca i32 1"   --->   Operation 20 'alloca' 'mux_case_6864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_7967 = alloca i32 1"   --->   Operation 21 'alloca' 'mux_case_7967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_01070 = alloca i32 1"   --->   Operation 22 'alloca' 'mux_case_01070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_11173 = alloca i32 1"   --->   Operation 23 'alloca' 'mux_case_11173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_21276 = alloca i32 1"   --->   Operation 24 'alloca' 'mux_case_21276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_31379 = alloca i32 1"   --->   Operation 25 'alloca' 'mux_case_31379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_41482 = alloca i32 1"   --->   Operation 26 'alloca' 'mux_case_41482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_51585 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_51585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_61688 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_61688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_71791 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_71791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_01894 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_01894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_11997 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_11997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_220100 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_220100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_321103 = alloca i32 1"   --->   Operation 33 'alloca' 'mux_case_321103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_422106 = alloca i32 1"   --->   Operation 34 'alloca' 'mux_case_422106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_523109 = alloca i32 1"   --->   Operation 35 'alloca' 'mux_case_523109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_624112 = alloca i32 1"   --->   Operation 36 'alloca' 'mux_case_624112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_725115 = alloca i32 1"   --->   Operation 37 'alloca' 'mux_case_725115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_026118 = alloca i32 1"   --->   Operation 38 'alloca' 'mux_case_026118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_127121 = alloca i32 1"   --->   Operation 39 'alloca' 'mux_case_127121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_228124 = alloca i32 1"   --->   Operation 40 'alloca' 'mux_case_228124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_329127 = alloca i32 1"   --->   Operation 41 'alloca' 'mux_case_329127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_430130 = alloca i32 1"   --->   Operation 42 'alloca' 'mux_case_430130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_531133 = alloca i32 1"   --->   Operation 43 'alloca' 'mux_case_531133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_632136 = alloca i32 1"   --->   Operation 44 'alloca' 'mux_case_632136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_733139 = alloca i32 1"   --->   Operation 45 'alloca' 'mux_case_733139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_034142 = alloca i32 1"   --->   Operation 46 'alloca' 'mux_case_034142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_135145 = alloca i32 1"   --->   Operation 47 'alloca' 'mux_case_135145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_236148 = alloca i32 1"   --->   Operation 48 'alloca' 'mux_case_236148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_337151 = alloca i32 1"   --->   Operation 49 'alloca' 'mux_case_337151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_438154 = alloca i32 1"   --->   Operation 50 'alloca' 'mux_case_438154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_539157 = alloca i32 1"   --->   Operation 51 'alloca' 'mux_case_539157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_640160 = alloca i32 1"   --->   Operation 52 'alloca' 'mux_case_640160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_741163 = alloca i32 1"   --->   Operation 53 'alloca' 'mux_case_741163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_042166 = alloca i32 1"   --->   Operation 54 'alloca' 'mux_case_042166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_143169 = alloca i32 1"   --->   Operation 55 'alloca' 'mux_case_143169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_244172 = alloca i32 1"   --->   Operation 56 'alloca' 'mux_case_244172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_345175 = alloca i32 1"   --->   Operation 57 'alloca' 'mux_case_345175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_446178 = alloca i32 1"   --->   Operation 58 'alloca' 'mux_case_446178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_547181 = alloca i32 1"   --->   Operation 59 'alloca' 'mux_case_547181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_648184 = alloca i32 1"   --->   Operation 60 'alloca' 'mux_case_648184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_749187 = alloca i32 1"   --->   Operation 61 'alloca' 'mux_case_749187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_050190 = alloca i32 1"   --->   Operation 62 'alloca' 'mux_case_050190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_151193 = alloca i32 1"   --->   Operation 63 'alloca' 'mux_case_151193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_252196 = alloca i32 1"   --->   Operation 64 'alloca' 'mux_case_252196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_353199 = alloca i32 1"   --->   Operation 65 'alloca' 'mux_case_353199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_454202 = alloca i32 1"   --->   Operation 66 'alloca' 'mux_case_454202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_555205 = alloca i32 1"   --->   Operation 67 'alloca' 'mux_case_555205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_656208 = alloca i32 1"   --->   Operation 68 'alloca' 'mux_case_656208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_757211 = alloca i32 1"   --->   Operation 69 'alloca' 'mux_case_757211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_058214 = alloca i32 1"   --->   Operation 70 'alloca' 'mux_case_058214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_159217 = alloca i32 1"   --->   Operation 71 'alloca' 'mux_case_159217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_260220 = alloca i32 1"   --->   Operation 72 'alloca' 'mux_case_260220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_361223 = alloca i32 1"   --->   Operation 73 'alloca' 'mux_case_361223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_462226 = alloca i32 1"   --->   Operation 74 'alloca' 'mux_case_462226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_563229 = alloca i32 1"   --->   Operation 75 'alloca' 'mux_case_563229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_664232 = alloca i32 1"   --->   Operation 76 'alloca' 'mux_case_664232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_765235 = alloca i32 1"   --->   Operation 77 'alloca' 'mux_case_765235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_066238 = alloca i32 1"   --->   Operation 78 'alloca' 'mux_case_066238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_167241 = alloca i32 1"   --->   Operation 79 'alloca' 'mux_case_167241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_268244 = alloca i32 1"   --->   Operation 80 'alloca' 'mux_case_268244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_369247 = alloca i32 1"   --->   Operation 81 'alloca' 'mux_case_369247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_470250 = alloca i32 1"   --->   Operation 82 'alloca' 'mux_case_470250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_571253 = alloca i32 1"   --->   Operation 83 'alloca' 'mux_case_571253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_672256 = alloca i32 1"   --->   Operation 84 'alloca' 'mux_case_672256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_773259 = alloca i32 1"   --->   Operation 85 'alloca' 'mux_case_773259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %weights_l3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.48ns)   --->   "%store_ln40 = store i4 0, i4 %i" [../layer.h:40->../layer.h:260]   --->   Operation 87 'store' 'store_ln40' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_41_2.i"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%i_22 = load i4 %i" [../layer.h:40->../layer.h:260]   --->   Operation 89 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.86ns)   --->   "%icmp_ln40 = icmp_eq  i4 %i_22, i4 10" [../layer.h:40->../layer.h:260]   --->   Operation 90 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.86ns)   --->   "%i_23 = add i4 %i_22, i4 1" [../layer.h:40->../layer.h:260]   --->   Operation 91 'add' 'i_23' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %VITIS_LOOP_41_2.i.split, void %VITIS_LOOP_82_2.i.preheader.exitStub" [../layer.h:40->../layer.h:260]   --->   Operation 92 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %i_22" [../layer.h:40->../layer.h:260]   --->   Operation 93 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%weights_l3_addr = getelementptr i512 %weights_l3, i64 0, i64 %zext_ln40" [../layer.h:40->../layer.h:260]   --->   Operation 94 'getelementptr' 'weights_l3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (1.35ns)   --->   "%weights_l3_load = load i4 %weights_l3_addr" [../layer.h:40->../layer.h:260]   --->   Operation 95 'load' 'weights_l3_load' <Predicate = (!icmp_ln40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 10> <RAM>
ST_1 : Operation 96 [1/1] (1.04ns)   --->   "%switch_ln42 = switch i4 %i_22, void %arrayidx.i.i7.i57.7.case.9, i4 0, void %VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge, i4 1, void %VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2, i4 2, void %arrayidx.i.i7.i57.7.case.2, i4 3, void %arrayidx.i.i7.i57.7.case.3, i4 4, void %arrayidx.i.i7.i57.7.case.4, i4 5, void %arrayidx.i.i7.i57.7.case.5, i4 6, void %arrayidx.i.i7.i57.7.case.6, i4 7, void %arrayidx.i.i7.i57.7.case.7, i4 8, void %arrayidx.i.i7.i57.7.case.8" [../layer.h:42->../layer.h:260]   --->   Operation 96 'switch' 'switch_ln42' <Predicate = (!icmp_ln40)> <Delay = 1.04>
ST_1 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln40 = store i4 %i_23, i4 %i" [../layer.h:40->../layer.h:260]   --->   Operation 97 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln40 = br void %VITIS_LOOP_41_2.i" [../layer.h:40->../layer.h:260]   --->   Operation 98 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%mux_case_019_load = load i64 %mux_case_019"   --->   Operation 209 'load' 'mux_case_019_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mux_case_122_load = load i64 %mux_case_122"   --->   Operation 210 'load' 'mux_case_122_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%mux_case_226_load = load i64 %mux_case_226"   --->   Operation 211 'load' 'mux_case_226_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%mux_case_330_load = load i64 %mux_case_330"   --->   Operation 212 'load' 'mux_case_330_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%mux_case_433_load = load i64 %mux_case_433"   --->   Operation 213 'load' 'mux_case_433_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_536_load = load i64 %mux_case_536"   --->   Operation 214 'load' 'mux_case_536_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_639_load = load i64 %mux_case_639"   --->   Operation 215 'load' 'mux_case_639_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_743_load = load i64 %mux_case_743"   --->   Operation 216 'load' 'mux_case_743_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_0246_load = load i64 %mux_case_0246"   --->   Operation 217 'load' 'mux_case_0246_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_1349_load = load i64 %mux_case_1349"   --->   Operation 218 'load' 'mux_case_1349_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_2452_load = load i64 %mux_case_2452"   --->   Operation 219 'load' 'mux_case_2452_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%mux_case_3555_load = load i64 %mux_case_3555"   --->   Operation 220 'load' 'mux_case_3555_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%mux_case_4658_load = load i64 %mux_case_4658"   --->   Operation 221 'load' 'mux_case_4658_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%mux_case_5761_load = load i64 %mux_case_5761"   --->   Operation 222 'load' 'mux_case_5761_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%mux_case_6864_load = load i64 %mux_case_6864"   --->   Operation 223 'load' 'mux_case_6864_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%mux_case_7967_load = load i64 %mux_case_7967"   --->   Operation 224 'load' 'mux_case_7967_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%mux_case_01070_load = load i64 %mux_case_01070"   --->   Operation 225 'load' 'mux_case_01070_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%mux_case_11173_load = load i64 %mux_case_11173"   --->   Operation 226 'load' 'mux_case_11173_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%mux_case_21276_load = load i64 %mux_case_21276"   --->   Operation 227 'load' 'mux_case_21276_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%mux_case_31379_load = load i64 %mux_case_31379"   --->   Operation 228 'load' 'mux_case_31379_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%mux_case_41482_load = load i64 %mux_case_41482"   --->   Operation 229 'load' 'mux_case_41482_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%mux_case_51585_load = load i64 %mux_case_51585"   --->   Operation 230 'load' 'mux_case_51585_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%mux_case_61688_load = load i64 %mux_case_61688"   --->   Operation 231 'load' 'mux_case_61688_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%mux_case_71791_load = load i64 %mux_case_71791"   --->   Operation 232 'load' 'mux_case_71791_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%mux_case_01894_load = load i64 %mux_case_01894"   --->   Operation 233 'load' 'mux_case_01894_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%mux_case_11997_load = load i64 %mux_case_11997"   --->   Operation 234 'load' 'mux_case_11997_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%mux_case_220100_load = load i64 %mux_case_220100"   --->   Operation 235 'load' 'mux_case_220100_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%mux_case_321103_load = load i64 %mux_case_321103"   --->   Operation 236 'load' 'mux_case_321103_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%mux_case_422106_load = load i64 %mux_case_422106"   --->   Operation 237 'load' 'mux_case_422106_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%mux_case_523109_load = load i64 %mux_case_523109"   --->   Operation 238 'load' 'mux_case_523109_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%mux_case_624112_load = load i64 %mux_case_624112"   --->   Operation 239 'load' 'mux_case_624112_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%mux_case_725115_load = load i64 %mux_case_725115"   --->   Operation 240 'load' 'mux_case_725115_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%mux_case_026118_load = load i64 %mux_case_026118"   --->   Operation 241 'load' 'mux_case_026118_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mux_case_127121_load = load i64 %mux_case_127121"   --->   Operation 242 'load' 'mux_case_127121_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%mux_case_228124_load = load i64 %mux_case_228124"   --->   Operation 243 'load' 'mux_case_228124_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mux_case_329127_load = load i64 %mux_case_329127"   --->   Operation 244 'load' 'mux_case_329127_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%mux_case_430130_load = load i64 %mux_case_430130"   --->   Operation 245 'load' 'mux_case_430130_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%mux_case_531133_load = load i64 %mux_case_531133"   --->   Operation 246 'load' 'mux_case_531133_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%mux_case_632136_load = load i64 %mux_case_632136"   --->   Operation 247 'load' 'mux_case_632136_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mux_case_733139_load = load i64 %mux_case_733139"   --->   Operation 248 'load' 'mux_case_733139_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%mux_case_034142_load = load i64 %mux_case_034142"   --->   Operation 249 'load' 'mux_case_034142_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%mux_case_135145_load = load i64 %mux_case_135145"   --->   Operation 250 'load' 'mux_case_135145_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%mux_case_236148_load = load i64 %mux_case_236148"   --->   Operation 251 'load' 'mux_case_236148_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%mux_case_337151_load = load i64 %mux_case_337151"   --->   Operation 252 'load' 'mux_case_337151_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%mux_case_438154_load = load i64 %mux_case_438154"   --->   Operation 253 'load' 'mux_case_438154_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%mux_case_539157_load = load i64 %mux_case_539157"   --->   Operation 254 'load' 'mux_case_539157_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%mux_case_640160_load = load i64 %mux_case_640160"   --->   Operation 255 'load' 'mux_case_640160_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%mux_case_741163_load = load i64 %mux_case_741163"   --->   Operation 256 'load' 'mux_case_741163_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mux_case_042166_load = load i64 %mux_case_042166"   --->   Operation 257 'load' 'mux_case_042166_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%mux_case_143169_load = load i64 %mux_case_143169"   --->   Operation 258 'load' 'mux_case_143169_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%mux_case_244172_load = load i64 %mux_case_244172"   --->   Operation 259 'load' 'mux_case_244172_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%mux_case_345175_load = load i64 %mux_case_345175"   --->   Operation 260 'load' 'mux_case_345175_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%mux_case_446178_load = load i64 %mux_case_446178"   --->   Operation 261 'load' 'mux_case_446178_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%mux_case_547181_load = load i64 %mux_case_547181"   --->   Operation 262 'load' 'mux_case_547181_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%mux_case_648184_load = load i64 %mux_case_648184"   --->   Operation 263 'load' 'mux_case_648184_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mux_case_749187_load = load i64 %mux_case_749187"   --->   Operation 264 'load' 'mux_case_749187_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%mux_case_050190_load = load i64 %mux_case_050190"   --->   Operation 265 'load' 'mux_case_050190_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%mux_case_151193_load = load i64 %mux_case_151193"   --->   Operation 266 'load' 'mux_case_151193_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%mux_case_252196_load = load i64 %mux_case_252196"   --->   Operation 267 'load' 'mux_case_252196_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%mux_case_353199_load = load i64 %mux_case_353199"   --->   Operation 268 'load' 'mux_case_353199_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%mux_case_454202_load = load i64 %mux_case_454202"   --->   Operation 269 'load' 'mux_case_454202_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%mux_case_555205_load = load i64 %mux_case_555205"   --->   Operation 270 'load' 'mux_case_555205_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%mux_case_656208_load = load i64 %mux_case_656208"   --->   Operation 271 'load' 'mux_case_656208_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%mux_case_757211_load = load i64 %mux_case_757211"   --->   Operation 272 'load' 'mux_case_757211_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%mux_case_058214_load = load i64 %mux_case_058214"   --->   Operation 273 'load' 'mux_case_058214_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%mux_case_159217_load = load i64 %mux_case_159217"   --->   Operation 274 'load' 'mux_case_159217_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%mux_case_260220_load = load i64 %mux_case_260220"   --->   Operation 275 'load' 'mux_case_260220_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mux_case_361223_load = load i64 %mux_case_361223"   --->   Operation 276 'load' 'mux_case_361223_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%mux_case_462226_load = load i64 %mux_case_462226"   --->   Operation 277 'load' 'mux_case_462226_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%mux_case_563229_load = load i64 %mux_case_563229"   --->   Operation 278 'load' 'mux_case_563229_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%mux_case_664232_load = load i64 %mux_case_664232"   --->   Operation 279 'load' 'mux_case_664232_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%mux_case_765235_load = load i64 %mux_case_765235"   --->   Operation 280 'load' 'mux_case_765235_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%mux_case_066238_load = load i64 %mux_case_066238"   --->   Operation 281 'load' 'mux_case_066238_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%mux_case_167241_load = load i64 %mux_case_167241"   --->   Operation 282 'load' 'mux_case_167241_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%mux_case_268244_load = load i64 %mux_case_268244"   --->   Operation 283 'load' 'mux_case_268244_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%mux_case_369247_load = load i64 %mux_case_369247"   --->   Operation 284 'load' 'mux_case_369247_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%mux_case_470250_load = load i64 %mux_case_470250"   --->   Operation 285 'load' 'mux_case_470250_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%mux_case_571253_load = load i64 %mux_case_571253"   --->   Operation 286 'load' 'mux_case_571253_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%mux_case_672256_load = load i64 %mux_case_672256"   --->   Operation 287 'load' 'mux_case_672256_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%mux_case_773259_load = load i64 %mux_case_773259"   --->   Operation 288 'load' 'mux_case_773259_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_773259_out, i64 %mux_case_773259_load"   --->   Operation 289 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_672256_out, i64 %mux_case_672256_load"   --->   Operation 290 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_571253_out, i64 %mux_case_571253_load"   --->   Operation 291 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_470250_out, i64 %mux_case_470250_load"   --->   Operation 292 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_369247_out, i64 %mux_case_369247_load"   --->   Operation 293 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_268244_out, i64 %mux_case_268244_load"   --->   Operation 294 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_167241_out, i64 %mux_case_167241_load"   --->   Operation 295 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_066238_out, i64 %mux_case_066238_load"   --->   Operation 296 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_765235_out, i64 %mux_case_765235_load"   --->   Operation 297 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_664232_out, i64 %mux_case_664232_load"   --->   Operation 298 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_563229_out, i64 %mux_case_563229_load"   --->   Operation 299 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_462226_out, i64 %mux_case_462226_load"   --->   Operation 300 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_361223_out, i64 %mux_case_361223_load"   --->   Operation 301 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_260220_out, i64 %mux_case_260220_load"   --->   Operation 302 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_159217_out, i64 %mux_case_159217_load"   --->   Operation 303 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_058214_out, i64 %mux_case_058214_load"   --->   Operation 304 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_757211_out, i64 %mux_case_757211_load"   --->   Operation 305 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_656208_out, i64 %mux_case_656208_load"   --->   Operation 306 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_555205_out, i64 %mux_case_555205_load"   --->   Operation 307 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_454202_out, i64 %mux_case_454202_load"   --->   Operation 308 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_353199_out, i64 %mux_case_353199_load"   --->   Operation 309 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_252196_out, i64 %mux_case_252196_load"   --->   Operation 310 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_151193_out, i64 %mux_case_151193_load"   --->   Operation 311 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_050190_out, i64 %mux_case_050190_load"   --->   Operation 312 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_749187_out, i64 %mux_case_749187_load"   --->   Operation 313 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_648184_out, i64 %mux_case_648184_load"   --->   Operation 314 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_547181_out, i64 %mux_case_547181_load"   --->   Operation 315 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_446178_out, i64 %mux_case_446178_load"   --->   Operation 316 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_345175_out, i64 %mux_case_345175_load"   --->   Operation 317 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_244172_out, i64 %mux_case_244172_load"   --->   Operation 318 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_143169_out, i64 %mux_case_143169_load"   --->   Operation 319 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_042166_out, i64 %mux_case_042166_load"   --->   Operation 320 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_741163_out, i64 %mux_case_741163_load"   --->   Operation 321 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_640160_out, i64 %mux_case_640160_load"   --->   Operation 322 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_539157_out, i64 %mux_case_539157_load"   --->   Operation 323 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_438154_out, i64 %mux_case_438154_load"   --->   Operation 324 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_337151_out, i64 %mux_case_337151_load"   --->   Operation 325 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_236148_out, i64 %mux_case_236148_load"   --->   Operation 326 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_135145_out, i64 %mux_case_135145_load"   --->   Operation 327 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_034142_out, i64 %mux_case_034142_load"   --->   Operation 328 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_733139_out, i64 %mux_case_733139_load"   --->   Operation 329 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_632136_out, i64 %mux_case_632136_load"   --->   Operation 330 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_531133_out, i64 %mux_case_531133_load"   --->   Operation 331 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_430130_out, i64 %mux_case_430130_load"   --->   Operation 332 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_329127_out, i64 %mux_case_329127_load"   --->   Operation 333 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_228124_out, i64 %mux_case_228124_load"   --->   Operation 334 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_127121_out, i64 %mux_case_127121_load"   --->   Operation 335 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_026118_out, i64 %mux_case_026118_load"   --->   Operation 336 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_725115_out, i64 %mux_case_725115_load"   --->   Operation 337 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_624112_out, i64 %mux_case_624112_load"   --->   Operation 338 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_523109_out, i64 %mux_case_523109_load"   --->   Operation 339 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_422106_out, i64 %mux_case_422106_load"   --->   Operation 340 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_321103_out, i64 %mux_case_321103_load"   --->   Operation 341 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_220100_out, i64 %mux_case_220100_load"   --->   Operation 342 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_11997_out, i64 %mux_case_11997_load"   --->   Operation 343 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_01894_out, i64 %mux_case_01894_load"   --->   Operation 344 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_71791_out, i64 %mux_case_71791_load"   --->   Operation 345 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_61688_out, i64 %mux_case_61688_load"   --->   Operation 346 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_51585_out, i64 %mux_case_51585_load"   --->   Operation 347 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_41482_out, i64 %mux_case_41482_load"   --->   Operation 348 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_31379_out, i64 %mux_case_31379_load"   --->   Operation 349 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_21276_out, i64 %mux_case_21276_load"   --->   Operation 350 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_11173_out, i64 %mux_case_11173_load"   --->   Operation 351 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_01070_out, i64 %mux_case_01070_load"   --->   Operation 352 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_7967_out, i64 %mux_case_7967_load"   --->   Operation 353 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_6864_out, i64 %mux_case_6864_load"   --->   Operation 354 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_5761_out, i64 %mux_case_5761_load"   --->   Operation 355 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_4658_out, i64 %mux_case_4658_load"   --->   Operation 356 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_3555_out, i64 %mux_case_3555_load"   --->   Operation 357 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_2452_out, i64 %mux_case_2452_load"   --->   Operation 358 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_1349_out, i64 %mux_case_1349_load"   --->   Operation 359 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_0246_out, i64 %mux_case_0246_load"   --->   Operation 360 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_743_out, i64 %mux_case_743_load"   --->   Operation 361 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_639_out, i64 %mux_case_639_load"   --->   Operation 362 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_536_out, i64 %mux_case_536_load"   --->   Operation 363 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_433_out, i64 %mux_case_433_load"   --->   Operation 364 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_330_out, i64 %mux_case_330_load"   --->   Operation 365 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_226_out, i64 %mux_case_226_load"   --->   Operation 366 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_122_out, i64 %mux_case_122_load"   --->   Operation 367 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_019_out, i64 %mux_case_019_load"   --->   Operation 368 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 369 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:40->../layer.h:260]   --->   Operation 99 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../layer.h:40->../layer.h:260]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../layer.h:40->../layer.h:260]   --->   Operation 101 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/2] (1.35ns)   --->   "%weights_l3_load = load i4 %weights_l3_addr" [../layer.h:40->../layer.h:260]   --->   Operation 102 'load' 'weights_l3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 10> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i512 %weights_l3_load" [../layer.h:42->../layer.h:260]   --->   Operation 103 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%w_l_plus1_T = bitcast i64 %trunc_ln42" [../layer.h:42->../layer.h:260]   --->   Operation 104 'bitcast' 'w_l_plus1_T' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 64, i32 127" [../layer.h:42->../layer.h:260]   --->   Operation 105 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%w_l_plus1_T_50 = bitcast i64 %trunc_ln42_1" [../layer.h:42->../layer.h:260]   --->   Operation 106 'bitcast' 'w_l_plus1_T_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 128, i32 191" [../layer.h:42->../layer.h:260]   --->   Operation 107 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%w_l_plus1_T_51 = bitcast i64 %trunc_ln42_2" [../layer.h:42->../layer.h:260]   --->   Operation 108 'bitcast' 'w_l_plus1_T_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 192, i32 255" [../layer.h:42->../layer.h:260]   --->   Operation 109 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%w_l_plus1_T_52 = bitcast i64 %trunc_ln42_3" [../layer.h:42->../layer.h:260]   --->   Operation 110 'bitcast' 'w_l_plus1_T_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 256, i32 319" [../layer.h:42->../layer.h:260]   --->   Operation 111 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%w_l_plus1_T_53 = bitcast i64 %trunc_ln42_4" [../layer.h:42->../layer.h:260]   --->   Operation 112 'bitcast' 'w_l_plus1_T_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 320, i32 383" [../layer.h:42->../layer.h:260]   --->   Operation 113 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%w_l_plus1_T_54 = bitcast i64 %trunc_ln42_5" [../layer.h:42->../layer.h:260]   --->   Operation 114 'bitcast' 'w_l_plus1_T_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 384, i32 447" [../layer.h:42->../layer.h:260]   --->   Operation 115 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%w_l_plus1_T_55 = bitcast i64 %trunc_ln42_6" [../layer.h:42->../layer.h:260]   --->   Operation 116 'bitcast' 'w_l_plus1_T_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 448, i32 511" [../layer.h:42->../layer.h:260]   --->   Operation 117 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%w_l_plus1_T_56 = bitcast i64 %trunc_ln42_7" [../layer.h:42->../layer.h:260]   --->   Operation 118 'bitcast' 'w_l_plus1_T_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_765235" [../layer.h:42->../layer.h:260]   --->   Operation 119 'store' 'store_ln42' <Predicate = (i_22 == 8)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_664232" [../layer.h:42->../layer.h:260]   --->   Operation 120 'store' 'store_ln42' <Predicate = (i_22 == 8)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_563229" [../layer.h:42->../layer.h:260]   --->   Operation 121 'store' 'store_ln42' <Predicate = (i_22 == 8)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_462226" [../layer.h:42->../layer.h:260]   --->   Operation 122 'store' 'store_ln42' <Predicate = (i_22 == 8)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_361223" [../layer.h:42->../layer.h:260]   --->   Operation 123 'store' 'store_ln42' <Predicate = (i_22 == 8)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_260220" [../layer.h:42->../layer.h:260]   --->   Operation 124 'store' 'store_ln42' <Predicate = (i_22 == 8)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_159217" [../layer.h:42->../layer.h:260]   --->   Operation 125 'store' 'store_ln42' <Predicate = (i_22 == 8)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_058214" [../layer.h:42->../layer.h:260]   --->   Operation 126 'store' 'store_ln42' <Predicate = (i_22 == 8)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i7.i57.7.exit" [../layer.h:42->../layer.h:260]   --->   Operation 127 'br' 'br_ln42' <Predicate = (i_22 == 8)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_757211" [../layer.h:42->../layer.h:260]   --->   Operation 128 'store' 'store_ln42' <Predicate = (i_22 == 7)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_656208" [../layer.h:42->../layer.h:260]   --->   Operation 129 'store' 'store_ln42' <Predicate = (i_22 == 7)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_555205" [../layer.h:42->../layer.h:260]   --->   Operation 130 'store' 'store_ln42' <Predicate = (i_22 == 7)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_454202" [../layer.h:42->../layer.h:260]   --->   Operation 131 'store' 'store_ln42' <Predicate = (i_22 == 7)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_353199" [../layer.h:42->../layer.h:260]   --->   Operation 132 'store' 'store_ln42' <Predicate = (i_22 == 7)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_252196" [../layer.h:42->../layer.h:260]   --->   Operation 133 'store' 'store_ln42' <Predicate = (i_22 == 7)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_151193" [../layer.h:42->../layer.h:260]   --->   Operation 134 'store' 'store_ln42' <Predicate = (i_22 == 7)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_050190" [../layer.h:42->../layer.h:260]   --->   Operation 135 'store' 'store_ln42' <Predicate = (i_22 == 7)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i7.i57.7.exit" [../layer.h:42->../layer.h:260]   --->   Operation 136 'br' 'br_ln42' <Predicate = (i_22 == 7)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_749187" [../layer.h:42->../layer.h:260]   --->   Operation 137 'store' 'store_ln42' <Predicate = (i_22 == 6)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_648184" [../layer.h:42->../layer.h:260]   --->   Operation 138 'store' 'store_ln42' <Predicate = (i_22 == 6)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_547181" [../layer.h:42->../layer.h:260]   --->   Operation 139 'store' 'store_ln42' <Predicate = (i_22 == 6)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_446178" [../layer.h:42->../layer.h:260]   --->   Operation 140 'store' 'store_ln42' <Predicate = (i_22 == 6)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_345175" [../layer.h:42->../layer.h:260]   --->   Operation 141 'store' 'store_ln42' <Predicate = (i_22 == 6)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_244172" [../layer.h:42->../layer.h:260]   --->   Operation 142 'store' 'store_ln42' <Predicate = (i_22 == 6)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_143169" [../layer.h:42->../layer.h:260]   --->   Operation 143 'store' 'store_ln42' <Predicate = (i_22 == 6)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_042166" [../layer.h:42->../layer.h:260]   --->   Operation 144 'store' 'store_ln42' <Predicate = (i_22 == 6)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i7.i57.7.exit" [../layer.h:42->../layer.h:260]   --->   Operation 145 'br' 'br_ln42' <Predicate = (i_22 == 6)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_741163" [../layer.h:42->../layer.h:260]   --->   Operation 146 'store' 'store_ln42' <Predicate = (i_22 == 5)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_640160" [../layer.h:42->../layer.h:260]   --->   Operation 147 'store' 'store_ln42' <Predicate = (i_22 == 5)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_539157" [../layer.h:42->../layer.h:260]   --->   Operation 148 'store' 'store_ln42' <Predicate = (i_22 == 5)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_438154" [../layer.h:42->../layer.h:260]   --->   Operation 149 'store' 'store_ln42' <Predicate = (i_22 == 5)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_337151" [../layer.h:42->../layer.h:260]   --->   Operation 150 'store' 'store_ln42' <Predicate = (i_22 == 5)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_236148" [../layer.h:42->../layer.h:260]   --->   Operation 151 'store' 'store_ln42' <Predicate = (i_22 == 5)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_135145" [../layer.h:42->../layer.h:260]   --->   Operation 152 'store' 'store_ln42' <Predicate = (i_22 == 5)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_034142" [../layer.h:42->../layer.h:260]   --->   Operation 153 'store' 'store_ln42' <Predicate = (i_22 == 5)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i7.i57.7.exit" [../layer.h:42->../layer.h:260]   --->   Operation 154 'br' 'br_ln42' <Predicate = (i_22 == 5)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_733139" [../layer.h:42->../layer.h:260]   --->   Operation 155 'store' 'store_ln42' <Predicate = (i_22 == 4)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_632136" [../layer.h:42->../layer.h:260]   --->   Operation 156 'store' 'store_ln42' <Predicate = (i_22 == 4)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_531133" [../layer.h:42->../layer.h:260]   --->   Operation 157 'store' 'store_ln42' <Predicate = (i_22 == 4)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_430130" [../layer.h:42->../layer.h:260]   --->   Operation 158 'store' 'store_ln42' <Predicate = (i_22 == 4)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_329127" [../layer.h:42->../layer.h:260]   --->   Operation 159 'store' 'store_ln42' <Predicate = (i_22 == 4)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_228124" [../layer.h:42->../layer.h:260]   --->   Operation 160 'store' 'store_ln42' <Predicate = (i_22 == 4)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_127121" [../layer.h:42->../layer.h:260]   --->   Operation 161 'store' 'store_ln42' <Predicate = (i_22 == 4)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_026118" [../layer.h:42->../layer.h:260]   --->   Operation 162 'store' 'store_ln42' <Predicate = (i_22 == 4)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i7.i57.7.exit" [../layer.h:42->../layer.h:260]   --->   Operation 163 'br' 'br_ln42' <Predicate = (i_22 == 4)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_725115" [../layer.h:42->../layer.h:260]   --->   Operation 164 'store' 'store_ln42' <Predicate = (i_22 == 3)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_624112" [../layer.h:42->../layer.h:260]   --->   Operation 165 'store' 'store_ln42' <Predicate = (i_22 == 3)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_523109" [../layer.h:42->../layer.h:260]   --->   Operation 166 'store' 'store_ln42' <Predicate = (i_22 == 3)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_422106" [../layer.h:42->../layer.h:260]   --->   Operation 167 'store' 'store_ln42' <Predicate = (i_22 == 3)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_321103" [../layer.h:42->../layer.h:260]   --->   Operation 168 'store' 'store_ln42' <Predicate = (i_22 == 3)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_220100" [../layer.h:42->../layer.h:260]   --->   Operation 169 'store' 'store_ln42' <Predicate = (i_22 == 3)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_11997" [../layer.h:42->../layer.h:260]   --->   Operation 170 'store' 'store_ln42' <Predicate = (i_22 == 3)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_01894" [../layer.h:42->../layer.h:260]   --->   Operation 171 'store' 'store_ln42' <Predicate = (i_22 == 3)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i7.i57.7.exit" [../layer.h:42->../layer.h:260]   --->   Operation 172 'br' 'br_ln42' <Predicate = (i_22 == 3)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_71791" [../layer.h:42->../layer.h:260]   --->   Operation 173 'store' 'store_ln42' <Predicate = (i_22 == 2)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_61688" [../layer.h:42->../layer.h:260]   --->   Operation 174 'store' 'store_ln42' <Predicate = (i_22 == 2)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_51585" [../layer.h:42->../layer.h:260]   --->   Operation 175 'store' 'store_ln42' <Predicate = (i_22 == 2)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_41482" [../layer.h:42->../layer.h:260]   --->   Operation 176 'store' 'store_ln42' <Predicate = (i_22 == 2)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_31379" [../layer.h:42->../layer.h:260]   --->   Operation 177 'store' 'store_ln42' <Predicate = (i_22 == 2)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_21276" [../layer.h:42->../layer.h:260]   --->   Operation 178 'store' 'store_ln42' <Predicate = (i_22 == 2)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_11173" [../layer.h:42->../layer.h:260]   --->   Operation 179 'store' 'store_ln42' <Predicate = (i_22 == 2)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_01070" [../layer.h:42->../layer.h:260]   --->   Operation 180 'store' 'store_ln42' <Predicate = (i_22 == 2)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i7.i57.7.exit" [../layer.h:42->../layer.h:260]   --->   Operation 181 'br' 'br_ln42' <Predicate = (i_22 == 2)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_7967" [../layer.h:42->../layer.h:260]   --->   Operation 182 'store' 'store_ln42' <Predicate = (i_22 == 1)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_6864" [../layer.h:42->../layer.h:260]   --->   Operation 183 'store' 'store_ln42' <Predicate = (i_22 == 1)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_5761" [../layer.h:42->../layer.h:260]   --->   Operation 184 'store' 'store_ln42' <Predicate = (i_22 == 1)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_4658" [../layer.h:42->../layer.h:260]   --->   Operation 185 'store' 'store_ln42' <Predicate = (i_22 == 1)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_3555" [../layer.h:42->../layer.h:260]   --->   Operation 186 'store' 'store_ln42' <Predicate = (i_22 == 1)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_2452" [../layer.h:42->../layer.h:260]   --->   Operation 187 'store' 'store_ln42' <Predicate = (i_22 == 1)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_1349" [../layer.h:42->../layer.h:260]   --->   Operation 188 'store' 'store_ln42' <Predicate = (i_22 == 1)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_0246" [../layer.h:42->../layer.h:260]   --->   Operation 189 'store' 'store_ln42' <Predicate = (i_22 == 1)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i7.i57.7.exit" [../layer.h:42->../layer.h:260]   --->   Operation 190 'br' 'br_ln42' <Predicate = (i_22 == 1)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_743" [../layer.h:42->../layer.h:260]   --->   Operation 191 'store' 'store_ln42' <Predicate = (i_22 == 0)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_639" [../layer.h:42->../layer.h:260]   --->   Operation 192 'store' 'store_ln42' <Predicate = (i_22 == 0)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_536" [../layer.h:42->../layer.h:260]   --->   Operation 193 'store' 'store_ln42' <Predicate = (i_22 == 0)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_433" [../layer.h:42->../layer.h:260]   --->   Operation 194 'store' 'store_ln42' <Predicate = (i_22 == 0)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_330" [../layer.h:42->../layer.h:260]   --->   Operation 195 'store' 'store_ln42' <Predicate = (i_22 == 0)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_226" [../layer.h:42->../layer.h:260]   --->   Operation 196 'store' 'store_ln42' <Predicate = (i_22 == 0)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_122" [../layer.h:42->../layer.h:260]   --->   Operation 197 'store' 'store_ln42' <Predicate = (i_22 == 0)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_019" [../layer.h:42->../layer.h:260]   --->   Operation 198 'store' 'store_ln42' <Predicate = (i_22 == 0)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i7.i57.7.exit" [../layer.h:42->../layer.h:260]   --->   Operation 199 'br' 'br_ln42' <Predicate = (i_22 == 0)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_773259" [../layer.h:42->../layer.h:260]   --->   Operation 200 'store' 'store_ln42' <Predicate = (i_22 != 0 & i_22 != 1 & i_22 != 2 & i_22 != 3 & i_22 != 4 & i_22 != 5 & i_22 != 6 & i_22 != 7 & i_22 != 8)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_672256" [../layer.h:42->../layer.h:260]   --->   Operation 201 'store' 'store_ln42' <Predicate = (i_22 != 0 & i_22 != 1 & i_22 != 2 & i_22 != 3 & i_22 != 4 & i_22 != 5 & i_22 != 6 & i_22 != 7 & i_22 != 8)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_571253" [../layer.h:42->../layer.h:260]   --->   Operation 202 'store' 'store_ln42' <Predicate = (i_22 != 0 & i_22 != 1 & i_22 != 2 & i_22 != 3 & i_22 != 4 & i_22 != 5 & i_22 != 6 & i_22 != 7 & i_22 != 8)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_470250" [../layer.h:42->../layer.h:260]   --->   Operation 203 'store' 'store_ln42' <Predicate = (i_22 != 0 & i_22 != 1 & i_22 != 2 & i_22 != 3 & i_22 != 4 & i_22 != 5 & i_22 != 6 & i_22 != 7 & i_22 != 8)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_369247" [../layer.h:42->../layer.h:260]   --->   Operation 204 'store' 'store_ln42' <Predicate = (i_22 != 0 & i_22 != 1 & i_22 != 2 & i_22 != 3 & i_22 != 4 & i_22 != 5 & i_22 != 6 & i_22 != 7 & i_22 != 8)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_268244" [../layer.h:42->../layer.h:260]   --->   Operation 205 'store' 'store_ln42' <Predicate = (i_22 != 0 & i_22 != 1 & i_22 != 2 & i_22 != 3 & i_22 != 4 & i_22 != 5 & i_22 != 6 & i_22 != 7 & i_22 != 8)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_167241" [../layer.h:42->../layer.h:260]   --->   Operation 206 'store' 'store_ln42' <Predicate = (i_22 != 0 & i_22 != 1 & i_22 != 2 & i_22 != 3 & i_22 != 4 & i_22 != 5 & i_22 != 6 & i_22 != 7 & i_22 != 8)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_066238" [../layer.h:42->../layer.h:260]   --->   Operation 207 'store' 'store_ln42' <Predicate = (i_22 != 0 & i_22 != 1 & i_22 != 2 & i_22 != 3 & i_22 != 4 & i_22 != 5 & i_22 != 6 & i_22 != 7 & i_22 != 8)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i7.i57.7.exit" [../layer.h:42->../layer.h:260]   --->   Operation 208 'br' 'br_ln42' <Predicate = (i_22 != 0 & i_22 != 1 & i_22 != 2 & i_22 != 3 & i_22 != 4 & i_22 != 5 & i_22 != 6 & i_22 != 7 & i_22 != 8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln40', ../layer.h:40->../layer.h:260) of constant 0 on local variable 'i', ../layer.h:40->../layer.h:260 [164]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:40->../layer.h:260) on local variable 'i', ../layer.h:40->../layer.h:260 [167]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', ../layer.h:40->../layer.h:260) [168]  (0.868 ns)
	'store' operation 0 bit ('store_ln40', ../layer.h:40->../layer.h:260) of variable 'i', ../layer.h:40->../layer.h:260 on local variable 'i', ../layer.h:40->../layer.h:260 [296]  (0.489 ns)

 <State 2>: 1.352ns
The critical path consists of the following:
	'load' operation 512 bit ('weights_l3_load', ../layer.h:40->../layer.h:260) on array 'weights_l3' [177]  (1.352 ns)
	'store' operation 0 bit ('store_ln42', ../layer.h:42->../layer.h:260) of variable 'w_l_plus1_T', ../layer.h:42->../layer.h:260 on local variable 'mux_case_765235' [196]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
