#Start recording tcl command: 11/13/2019 09:54:07
#Project Location: D:/Project/Verilog/STEP/series_courses/01_LED_FSM; Project name: led_fsm
prj_project open "D:/Project/Verilog/STEP/series_courses/01_LED_FSM/led_fsm.ldf"
prj_src add "D:/Project/Verilog/STEP/series_courses/01_LED_FSM/led_fsm_tb/led_fsm_tb.spf"
prj_src add "D:/Project/Verilog/STEP/series_courses/01_LED_FSM/led_fsm_tb/led_fsm_tb.spf"
launch_synplify_prj impl_led_fsm
prj_run Synthesis -impl impl_led_fsm -task Synplify_Synthesis
prj_run Synthesis -impl impl_led_fsm -task Synplify_Synthesis
prj_run Synthesis -impl impl_led_fsm -task Synplify_Synthesis
prj_run Synthesis -impl impl_led_fsm -task Synplify_Synthesis
prj_run Synthesis -impl impl_led_fsm -task Synplify_Synthesis
#Stop recording: 11/13/2019 10:13:39
