{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526957450414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526957450414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 10:50:50 2018 " "Processing started: Tue May 22 10:50:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526957450414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526957450414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd602 -c lcd602 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd602 -c lcd602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526957450414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1526957450563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 lcd602.v(39) " "Verilog HDL Expression warning at lcd602.v(39): truncated literal to match 4 bits" {  } { { "lcd602.v" "" { Text "C:/Users/wslibeia/Desktop/my_module_0522/1602/lcd602.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1526957450586 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 lcd602.v(62) " "Verilog HDL Expression warning at lcd602.v(62): truncated literal to match 4 bits" {  } { { "lcd602.v" "" { Text "C:/Users/wslibeia/Desktop/my_module_0522/1602/lcd602.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1526957450587 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 lcd602.v(95) " "Verilog HDL Expression warning at lcd602.v(95): truncated literal to match 4 bits" {  } { { "lcd602.v" "" { Text "C:/Users/wslibeia/Desktop/my_module_0522/1602/lcd602.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1526957450587 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 lcd602.v(105) " "Verilog HDL Expression warning at lcd602.v(105): truncated literal to match 1 bits" {  } { { "lcd602.v" "" { Text "C:/Users/wslibeia/Desktop/my_module_0522/1602/lcd602.v" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1526957450587 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 lcd602.v(110) " "Verilog HDL Expression warning at lcd602.v(110): truncated literal to match 1 bits" {  } { { "lcd602.v" "" { Text "C:/Users/wslibeia/Desktop/my_module_0522/1602/lcd602.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1526957450587 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 lcd602.v(117) " "Verilog HDL Expression warning at lcd602.v(117): truncated literal to match 4 bits" {  } { { "lcd602.v" "" { Text "C:/Users/wslibeia/Desktop/my_module_0522/1602/lcd602.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1526957450587 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \";\" lcd602.v(120) " "Verilog HDL syntax error at lcd602.v(120) near text \"always\";  expecting \";\"" {  } { { "lcd602.v" "" { Text "C:/Users/wslibeia/Desktop/my_module_0522/1602/lcd602.v" 120 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1526957450587 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lcd1602 lcd602.v(1) " "Ignored design unit \"lcd1602\" at lcd602.v(1) due to previous errors" {  } { { "lcd602.v" "" { Text "C:/Users/wslibeia/Desktop/my_module_0522/1602/lcd602.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1526957450587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd602.v 0 0 " "Found 0 design units, including 0 entities, in source file lcd602.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526957450587 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526957450617 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 22 10:50:50 2018 " "Processing ended: Tue May 22 10:50:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526957450617 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526957450617 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526957450617 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526957450617 ""}
