Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/fa_143.v" into library work
Parsing module <fa_143>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_34.v" into library work
Parsing module <sixtnbitfa_34>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shift_36.v" into library work
Parsing module <shift_36>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" into library work
Parsing module <mul_35>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/comp_33.v" into library work
Parsing module <comp_33>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_37.v" into library work
Parsing module <boolean_37>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timer_entry_level_8.v" into library work
Parsing module <timer_entry_level_8>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timer_easy_7.v" into library work
Parsing module <timer_easy_7>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timeKeeper_9.v" into library work
Parsing module <timeKeeper_9>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/singlePause_32.v" into library work
Parsing module <singlePause_32>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_5_6.v" into library work
Parsing module <lightup_5_6>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_4_5.v" into library work
Parsing module <lightup_4_5>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_3_4.v" into library work
Parsing module <lightup_3_4>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_2_3.v" into library work
Parsing module <lightup_2_3>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_1_2.v" into library work
Parsing module <lightup_1_2>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_10.v" into library work
Parsing module <alu_10>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <lightup_1_2>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 110: Assignment to M_mylightup_1_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 111: Assignment to M_mylightup_1_mole1Up ignored, since the identifier is never used

Elaborating module <lightup_2_3>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 164: Assignment to M_mylightup_2_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 165: Assignment to M_mylightup_2_mole1Up ignored, since the identifier is never used

Elaborating module <lightup_3_4>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 218: Assignment to M_mylightup_3_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 219: Assignment to M_mylightup_3_mole1Up ignored, since the identifier is never used

Elaborating module <lightup_4_5>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 272: Assignment to M_mylightup_4_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 273: Assignment to M_mylightup_4_mole1Up ignored, since the identifier is never used

Elaborating module <lightup_5_6>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 326: Assignment to M_mylightup_5_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 327: Assignment to M_mylightup_5_mole1Up ignored, since the identifier is never used

Elaborating module <timer_easy_7>.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timer_easy_7.v" Line 346: Result of 88-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 366: Assignment to M_mytimer_easy_clkslow ignored, since the identifier is never used

Elaborating module <timer_entry_level_8>.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timer_entry_level_8.v" Line 220: Result of 88-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 383: Assignment to M_mytimer_entry_out ignored, since the identifier is never used

Elaborating module <timeKeeper_9>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 417: Assignment to M_myTimeKeeper_out ignored, since the identifier is never used

Elaborating module <alu_10>.

Elaborating module <comp_33>.

Elaborating module <sixtnbitfa_34>.

Elaborating module <fa_143>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_34.v" Line 224: Assignment to M_fa16_carryout ignored, since the identifier is never used

Elaborating module <mul_35>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 30: Assignment to M_fa1_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 31: Assignment to M_fa1_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 32: Assignment to M_fa1_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 47: Assignment to M_fa2_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 48: Assignment to M_fa2_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 49: Assignment to M_fa2_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 64: Assignment to M_fa3_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 65: Assignment to M_fa3_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 66: Assignment to M_fa3_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 81: Assignment to M_fa4_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 82: Assignment to M_fa4_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 83: Assignment to M_fa4_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 98: Assignment to M_fa5_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 99: Assignment to M_fa5_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 100: Assignment to M_fa5_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 115: Assignment to M_fa6_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 116: Assignment to M_fa6_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 117: Assignment to M_fa6_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 132: Assignment to M_fa7_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 133: Assignment to M_fa7_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 134: Assignment to M_fa7_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 149: Assignment to M_fa8_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 150: Assignment to M_fa8_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 151: Assignment to M_fa8_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 166: Assignment to M_fa9_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 167: Assignment to M_fa9_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 168: Assignment to M_fa9_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 183: Assignment to M_fa10_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 184: Assignment to M_fa10_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 185: Assignment to M_fa10_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 200: Assignment to M_fa11_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 201: Assignment to M_fa11_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 202: Assignment to M_fa11_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 217: Assignment to M_fa12_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 218: Assignment to M_fa12_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 219: Assignment to M_fa12_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 234: Assignment to M_fa13_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 235: Assignment to M_fa13_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 236: Assignment to M_fa13_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 251: Assignment to M_fa14_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 252: Assignment to M_fa14_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 253: Assignment to M_fa14_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 268: Assignment to M_fa15_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 269: Assignment to M_fa15_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 270: Assignment to M_fa15_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 285: Assignment to M_fa16_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 286: Assignment to M_fa16_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" Line 287: Assignment to M_fa16_n ignored, since the identifier is never used

Elaborating module <shift_36>.

Elaborating module <boolean_37>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 430: Assignment to M_aluadder_result ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 431: Assignment to M_aluadder_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 444: Assignment to M_alushifter_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 457: Assignment to M_alucomplt1_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 470: Assignment to M_alucomplt2_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 483: Assignment to M_alucomplt3_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 496: Assignment to M_alucomplt4_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 509: Assignment to M_alucomplt5_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 522: Assignment to M_alucomplt6_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 535: Assignment to M_alucomplt7_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 548: Assignment to M_alucomplt8_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 561: Assignment to M_alucomplt9_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 574: Assignment to M_alucomplt10_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 587: Assignment to M_aluand1_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 600: Assignment to M_aluand2_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 613: Assignment to M_aluand3_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 626: Assignment to M_aluand4_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 639: Assignment to M_aluand5_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 652: Assignment to M_aluand6_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 665: Assignment to M_aluand7_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 678: Assignment to M_aluand8_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 691: Assignment to M_aluand9_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 704: Assignment to M_aluand10_v ignored, since the identifier is never used

Elaborating module <singlePause_32>.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 740: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 743: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 746: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 749: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 752: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 755: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 758: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 761: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 764: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 767: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 770: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 773: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 853: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 856: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 859: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 862: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 865: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 868: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 871: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 874: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 877: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 880: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 881: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 882: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 883: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 884: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 885: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 886: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 887: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 888: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 889: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 890: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 891: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 892: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 893: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 894: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 895: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 896: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 897: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 898: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 899: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 900: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:Xst:2972 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 426. All outputs of instance <aluadder> of block <alu_10> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 95: Output port <out> of the instance <mylightup_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 95: Output port <mole1Up> of the instance <mylightup_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 149: Output port <out> of the instance <mylightup_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 149: Output port <mole1Up> of the instance <mylightup_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 203: Output port <out> of the instance <mylightup_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 203: Output port <mole1Up> of the instance <mylightup_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 257: Output port <out> of the instance <mylightup_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 257: Output port <mole1Up> of the instance <mylightup_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 311: Output port <out> of the instance <mylightup_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 311: Output port <mole1Up> of the instance <mylightup_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 352: Output port <clkslow> of the instance <mytimer_easy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 380: Output port <out> of the instance <mytimer_entry> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 412: Output port <out> of the instance <myTimeKeeper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 426: Output port <result> of the instance <aluadder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 426: Output port <v> of the instance <aluadder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 439: Output port <v> of the instance <alushifter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 452: Output port <v> of the instance <alucomplt1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 465: Output port <v> of the instance <alucomplt2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 478: Output port <v> of the instance <alucomplt3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 491: Output port <v> of the instance <alucomplt4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 504: Output port <v> of the instance <alucomplt5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 517: Output port <v> of the instance <alucomplt6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 530: Output port <v> of the instance <alucomplt7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 543: Output port <v> of the instance <alucomplt8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 556: Output port <v> of the instance <alucomplt9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 569: Output port <v> of the instance <alucomplt10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 582: Output port <v> of the instance <aluand1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 595: Output port <v> of the instance <aluand2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 608: Output port <v> of the instance <aluand3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 621: Output port <v> of the instance <aluand4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 634: Output port <v> of the instance <aluand5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 647: Output port <v> of the instance <aluand6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 660: Output port <v> of the instance <aluand7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 673: Output port <v> of the instance <aluand8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 686: Output port <v> of the instance <aluand9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 699: Output port <v> of the instance <aluand10> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <M_time_keeper_q>.
    Found 6-bit register for signal <M_points_q>.
    Found finite state machine <FSM_0> for signal <M_time_keeper_q>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 73                                             |
    | Inputs             | 21                                             |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <M_points_q[5]_GND_1_o_add_285_OUT> created at line 1532.
    Found 6-bit 7-to-1 multiplexer for signal <M_myTimeKeeper_moleNumber> created at line 902.
    Found 1-bit 8-to-1 multiplexer for signal <mole2> created at line 902.
    Found 1-bit 8-to-1 multiplexer for signal <mole3> created at line 902.
    Found 1-bit 8-to-1 multiplexer for signal <mole4> created at line 902.
    Found 1-bit 8-to-1 multiplexer for signal <mole5> created at line 902.
    Found 1-bit 8-to-1 multiplexer for signal <mole6> created at line 902.
    Found 1-bit 8-to-1 multiplexer for signal <mole7> created at line 902.
    Found 1-bit 8-to-1 multiplexer for signal <mole8> created at line 902.
    Found 1-bit 8-to-1 multiplexer for signal <mole9> created at line 902.
    Found 1-bit 8-to-1 multiplexer for signal <mole10> created at line 902.
    Found 1-bit 8-to-1 multiplexer for signal <mole11> created at line 902.
    Found 16-bit 7-to-1 multiplexer for signal <M_aluand2_b> created at line 902.
    Found 16-bit 7-to-1 multiplexer for signal <M_aluand3_b> created at line 902.
    Found 16-bit 7-to-1 multiplexer for signal <M_aluand4_b> created at line 902.
    Found 16-bit 7-to-1 multiplexer for signal <M_aluand5_b> created at line 902.
    Found 16-bit 7-to-1 multiplexer for signal <M_aluand6_b> created at line 902.
    Found 16-bit 7-to-1 multiplexer for signal <M_aluand7_b> created at line 902.
    Found 16-bit 7-to-1 multiplexer for signal <M_aluand8_b> created at line 902.
    Found 16-bit 7-to-1 multiplexer for signal <M_aluand9_b> created at line 902.
    Found 16-bit 7-to-1 multiplexer for signal <M_aluand10_b> created at line 902.
    Found 1-bit 7-to-1 multiplexer for signal <_n0943> created at line 1019.
    Found 1-bit 7-to-1 multiplexer for signal <_n0946> created at line 1019.
    Found 1-bit 7-to-1 multiplexer for signal <_n0949> created at line 1019.
    Found 1-bit 7-to-1 multiplexer for signal <_n0952> created at line 1019.
    Found 1-bit 7-to-1 multiplexer for signal <_n0955> created at line 1019.
    Found 1-bit 7-to-1 multiplexer for signal <_n0958> created at line 1019.
    Found 1-bit 7-to-1 multiplexer for signal <_n0961> created at line 1019.
    Found 1-bit 7-to-1 multiplexer for signal <_n0964> created at line 1019.
    Found 1-bit 7-to-1 multiplexer for signal <_n0967> created at line 1019.
    Found 1-bit 7-to-1 multiplexer for signal <_n0970> created at line 1019.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 720
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 720
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 720
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 720
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 720
    Found 1-bit tristate buffer for signal <avr_rx> created at line 720
WARNING:Xst:737 - Found 1-bit latch for signal <difficulty<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <difficulty<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <difficulty<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <difficulty<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred 445 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <lightup_1_2>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_1_2.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator lessequal for signal <n0225> created at line 140
    Found 7-bit comparator lessequal for signal <n0227> created at line 140
    Found 7-bit comparator lessequal for signal <n0230> created at line 140
    Found 7-bit comparator lessequal for signal <n0233> created at line 140
    Found 7-bit comparator lessequal for signal <n0236> created at line 140
    Found 7-bit comparator lessequal for signal <n0239> created at line 140
    Found 7-bit comparator lessequal for signal <n0242> created at line 140
    Found 7-bit comparator lessequal for signal <n0245> created at line 140
    Found 7-bit comparator lessequal for signal <n0248> created at line 140
    Found 7-bit comparator lessequal for signal <n0251> created at line 140
    Found 7-bit comparator lessequal for signal <n0254> created at line 140
    Summary:
	inferred  11 Comparator(s).
Unit <lightup_1_2> synthesized.

Synthesizing Unit <lightup_2_3>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_2_3.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator lessequal for signal <n0135> created at line 140
    Found 7-bit comparator lessequal for signal <n0137> created at line 140
    Found 7-bit comparator lessequal for signal <n0140> created at line 140
    Found 7-bit comparator lessequal for signal <n0143> created at line 140
    Found 7-bit comparator lessequal for signal <n0146> created at line 140
    Found 7-bit comparator lessequal for signal <n0149> created at line 140
    Found 7-bit comparator lessequal for signal <n0152> created at line 140
    Found 7-bit comparator lessequal for signal <n0155> created at line 140
    Found 7-bit comparator lessequal for signal <n0158> created at line 140
    Found 7-bit comparator lessequal for signal <n0161> created at line 140
    Found 7-bit comparator lessequal for signal <n0164> created at line 140
    Summary:
	inferred  11 Comparator(s).
Unit <lightup_2_3> synthesized.

Synthesizing Unit <lightup_3_4>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_3_4.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator lessequal for signal <n0101> created at line 140
    Found 7-bit comparator lessequal for signal <n0103> created at line 140
    Found 7-bit comparator lessequal for signal <n0106> created at line 140
    Found 7-bit comparator lessequal for signal <n0109> created at line 140
    Found 7-bit comparator lessequal for signal <n0112> created at line 140
    Found 7-bit comparator lessequal for signal <n0115> created at line 140
    Found 7-bit comparator lessequal for signal <n0118> created at line 140
    Found 7-bit comparator lessequal for signal <n0121> created at line 140
    Found 7-bit comparator lessequal for signal <n0124> created at line 140
    Found 7-bit comparator lessequal for signal <n0127> created at line 140
    Found 7-bit comparator lessequal for signal <n0130> created at line 140
    Summary:
	inferred  11 Comparator(s).
Unit <lightup_3_4> synthesized.

Synthesizing Unit <lightup_4_5>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_4_5.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator lessequal for signal <n0133> created at line 140
    Found 7-bit comparator lessequal for signal <n0135> created at line 140
    Found 7-bit comparator lessequal for signal <n0138> created at line 140
    Found 7-bit comparator lessequal for signal <n0141> created at line 140
    Found 7-bit comparator lessequal for signal <n0144> created at line 140
    Found 7-bit comparator lessequal for signal <n0147> created at line 140
    Found 7-bit comparator lessequal for signal <n0150> created at line 140
    Found 7-bit comparator lessequal for signal <n0153> created at line 140
    Found 7-bit comparator lessequal for signal <n0156> created at line 140
    Found 7-bit comparator lessequal for signal <n0159> created at line 140
    Found 7-bit comparator lessequal for signal <n0162> created at line 140
    Summary:
	inferred  11 Comparator(s).
Unit <lightup_4_5> synthesized.

Synthesizing Unit <lightup_5_6>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_5_6.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator lessequal for signal <n0119> created at line 140
    Found 7-bit comparator lessequal for signal <n0121> created at line 140
    Found 7-bit comparator lessequal for signal <n0124> created at line 140
    Found 7-bit comparator lessequal for signal <n0127> created at line 140
    Found 7-bit comparator lessequal for signal <n0130> created at line 140
    Found 7-bit comparator lessequal for signal <n0133> created at line 140
    Found 7-bit comparator lessequal for signal <n0136> created at line 140
    Found 7-bit comparator lessequal for signal <n0139> created at line 140
    Found 7-bit comparator lessequal for signal <n0142> created at line 140
    Found 7-bit comparator lessequal for signal <n0145> created at line 140
    Found 7-bit comparator lessequal for signal <n0148> created at line 140
    Summary:
	inferred  11 Comparator(s).
Unit <lightup_5_6> synthesized.

Synthesizing Unit <timer_easy_7>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timer_easy_7.v".
    Found 7-bit register for signal <M_dff5_q>.
    Found 1-bit register for signal <M_holder1_q<23>>.
    Found 1-bit register for signal <M_holder9_q<23>>.
    Found 24-bit register for signal <M_counter2_q>.
    Found 24-bit register for signal <M_counter10_q>.
    Found 7-bit register for signal <M_dff1_q>.
    Found 24-bit register for signal <M_counter6_q>.
    Found 1-bit register for signal <M_holder6_q<23>>.
    Found 24-bit register for signal <M_counter9_q>.
    Found 1-bit register for signal <M_holder11_q<23>>.
    Found 7-bit register for signal <M_dff4_q>.
    Found 24-bit register for signal <M_counter8_q>.
    Found 7-bit register for signal <M_dff7_q>.
    Found 1-bit register for signal <M_holder3_q<23>>.
    Found 24-bit register for signal <M_counter4_q>.
    Found 24-bit register for signal <M_counter7_q>.
    Found 2-bit register for signal <M_slowclk_q>.
    Found 1-bit register for signal <M_holder7_q<23>>.
    Found 24-bit register for signal <M_counter1_q>.
    Found 1-bit register for signal <M_holder8_q<23>>.
    Found 1-bit register for signal <M_holder5_q<23>>.
    Found 7-bit register for signal <M_dff10_q>.
    Found 24-bit register for signal <M_counter11_q>.
    Found 7-bit register for signal <M_dff6_q>.
    Found 1-bit register for signal <M_holder4_q<23>>.
    Found 24-bit register for signal <M_counter3_q>.
    Found 7-bit register for signal <M_dff8_q>.
    Found 1-bit register for signal <M_holder10_q<23>>.
    Found 7-bit register for signal <M_dff9_q>.
    Found 24-bit register for signal <M_counter5_q>.
    Found 1-bit register for signal <M_holder2_q<23>>.
    Found 7-bit register for signal <M_dff3_q>.
    Found 7-bit register for signal <M_dff11_q>.
    Found 7-bit register for signal <M_dff2_q>.
    Found 24-bit adder for signal <M_holder1_d> created at line 130.
    Found 7-bit adder for signal <M_dff1_q[6]_GND_8_o_add_2_OUT> created at line 132.
    Found 7-bit adder for signal <M_dff2_q[6]_GND_8_o_add_6_OUT> created at line 136.
    Found 24-bit adder for signal <M_holder3_d> created at line 138.
    Found 7-bit adder for signal <M_dff3_q[6]_GND_8_o_add_10_OUT> created at line 140.
    Found 7-bit adder for signal <M_dff4_q[6]_GND_8_o_add_14_OUT> created at line 144.
    Found 24-bit adder for signal <M_holder5_d> created at line 146.
    Found 7-bit adder for signal <M_dff5_q[6]_GND_8_o_add_18_OUT> created at line 148.
    Found 7-bit adder for signal <M_dff6_q[6]_GND_8_o_add_22_OUT> created at line 152.
    Found 7-bit adder for signal <M_dff7_q[6]_GND_8_o_add_26_OUT> created at line 156.
    Found 7-bit adder for signal <M_dff8_q[6]_GND_8_o_add_30_OUT> created at line 160.
    Found 24-bit adder for signal <M_holder9_d> created at line 162.
    Found 7-bit adder for signal <M_dff9_q[6]_GND_8_o_add_34_OUT> created at line 164.
    Found 7-bit adder for signal <M_dff10_q[6]_GND_8_o_add_38_OUT> created at line 168.
    Found 24-bit adder for signal <M_holder11_d> created at line 170.
    Found 7-bit adder for signal <M_dff11_q[6]_GND_8_o_add_42_OUT> created at line 172.
    Found 24-bit adder for signal <M_counter2_d> created at line 175.
    Found 24-bit adder for signal <M_counter4_d> created at line 177.
    Found 24-bit adder for signal <M_counter6_d> created at line 179.
    Found 24-bit adder for signal <M_counter7_d> created at line 180.
    Found 24-bit adder for signal <M_counter8_d> created at line 181.
    Found 24-bit adder for signal <M_counter10_d> created at line 183.
    Found 2-bit adder for signal <M_slowclk_d> created at line 196.
    Found 1-bit comparator equal for signal <n0001> created at line 131
    Found 1-bit comparator equal for signal <n0005> created at line 135
    Found 1-bit comparator equal for signal <n0010> created at line 139
    Found 1-bit comparator equal for signal <n0014> created at line 143
    Found 1-bit comparator equal for signal <n0019> created at line 147
    Found 1-bit comparator equal for signal <n0023> created at line 151
    Found 1-bit comparator equal for signal <n0027> created at line 155
    Found 1-bit comparator equal for signal <n0031> created at line 159
    Found 1-bit comparator equal for signal <n0036> created at line 163
    Found 1-bit comparator equal for signal <n0040> created at line 167
    Found 1-bit comparator equal for signal <n0045> created at line 171
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred 354 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <timer_easy_7> synthesized.

Synthesizing Unit <timer_entry_level_8>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timer_entry_level_8.v".
    Found 7-bit register for signal <M_dff3_q>.
    Found 24-bit register for signal <M_counter7_q>.
    Found 1-bit register for signal <M_holder7_q<23>>.
    Found 7-bit register for signal <M_dff2_q>.
    Found 24-bit register for signal <M_counter11_q>.
    Found 7-bit register for signal <M_dff6_q>.
    Found 7-bit register for signal <M_dff11_q>.
    Found 24-bit register for signal <M_counter9_q>.
    Found 24-bit register for signal <M_counter5_q>.
    Found 24-bit register for signal <M_counter6_q>.
    Found 24-bit register for signal <M_counter8_q>.
    Found 1-bit register for signal <M_holder8_q<23>>.
    Found 1-bit register for signal <M_holder4_q<23>>.
    Found 1-bit register for signal <M_holder11_q<23>>.
    Found 1-bit register for signal <M_holder2_q<23>>.
    Found 1-bit register for signal <M_holder1_q<23>>.
    Found 7-bit register for signal <M_dff8_q>.
    Found 3-bit register for signal <M_slowclk_q>.
    Found 1-bit register for signal <M_holder3_q<23>>.
    Found 24-bit register for signal <M_counter4_q>.
    Found 24-bit register for signal <M_counter1_q>.
    Found 1-bit register for signal <M_holder10_q<23>>.
    Found 1-bit register for signal <M_holder9_q<23>>.
    Found 7-bit register for signal <M_dff10_q>.
    Found 7-bit register for signal <M_dff5_q>.
    Found 1-bit register for signal <M_holder6_q<23>>.
    Found 7-bit register for signal <M_dff4_q>.
    Found 7-bit register for signal <M_dff7_q>.
    Found 7-bit register for signal <M_dff9_q>.
    Found 7-bit register for signal <M_dff1_q>.
    Found 24-bit register for signal <M_counter10_q>.
    Found 24-bit register for signal <M_counter3_q>.
    Found 1-bit register for signal <M_holder5_q<23>>.
    Found 24-bit register for signal <M_counter2_q>.
    Found 24-bit adder for signal <M_holder1_d> created at line 131.
    Found 7-bit adder for signal <M_dff1_q[6]_GND_9_o_add_2_OUT> created at line 133.
    Found 24-bit adder for signal <M_holder2_d> created at line 135.
    Found 7-bit adder for signal <M_dff2_q[6]_GND_9_o_add_6_OUT> created at line 137.
    Found 24-bit adder for signal <M_holder3_d> created at line 139.
    Found 7-bit adder for signal <M_dff3_q[6]_GND_9_o_add_10_OUT> created at line 141.
    Found 24-bit adder for signal <M_holder4_d> created at line 143.
    Found 7-bit adder for signal <M_dff4_q[6]_GND_9_o_add_14_OUT> created at line 145.
    Found 7-bit adder for signal <M_dff5_q[6]_GND_9_o_add_18_OUT> created at line 149.
    Found 7-bit adder for signal <M_dff6_q[6]_GND_9_o_add_22_OUT> created at line 153.
    Found 7-bit adder for signal <M_dff7_q[6]_GND_9_o_add_26_OUT> created at line 157.
    Found 7-bit adder for signal <M_dff8_q[6]_GND_9_o_add_30_OUT> created at line 161.
    Found 7-bit adder for signal <M_dff9_q[6]_GND_9_o_add_34_OUT> created at line 165.
    Found 24-bit adder for signal <M_holder10_d> created at line 167.
    Found 7-bit adder for signal <M_dff10_q[6]_GND_9_o_add_38_OUT> created at line 169.
    Found 7-bit adder for signal <M_dff11_q[6]_GND_9_o_add_42_OUT> created at line 173.
    Found 24-bit adder for signal <M_counter5_d> created at line 179.
    Found 24-bit adder for signal <M_counter6_d> created at line 180.
    Found 24-bit adder for signal <M_counter7_d> created at line 181.
    Found 24-bit adder for signal <M_counter8_d> created at line 182.
    Found 24-bit adder for signal <M_counter9_d> created at line 183.
    Found 24-bit adder for signal <M_counter11_d> created at line 185.
    Found 3-bit adder for signal <M_slowclk_d> created at line 197.
    Found 1-bit comparator equal for signal <n0001> created at line 132
    Found 1-bit comparator equal for signal <n0006> created at line 136
    Found 1-bit comparator equal for signal <n0011> created at line 140
    Found 1-bit comparator equal for signal <n0016> created at line 144
    Found 1-bit comparator equal for signal <n0020> created at line 148
    Found 1-bit comparator equal for signal <n0024> created at line 152
    Found 1-bit comparator equal for signal <n0028> created at line 156
    Found 1-bit comparator equal for signal <n0032> created at line 160
    Found 1-bit comparator equal for signal <n0036> created at line 164
    Found 1-bit comparator equal for signal <n0041> created at line 168
    Found 1-bit comparator equal for signal <n0045> created at line 172
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred 355 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <timer_entry_level_8> synthesized.

Synthesizing Unit <timeKeeper_9>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timeKeeper_9.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator lessequal for signal <n0001> created at line 20
    Summary:
	inferred   1 Comparator(s).
Unit <timeKeeper_9> synthesized.

Synthesizing Unit <alu_10>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_10.v".
    Summary:
	no macro.
Unit <alu_10> synthesized.

Synthesizing Unit <comp_33>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/comp_33.v".
    Found 1-bit 4-to-1 multiplexer for signal <comp> created at line 21.
    Summary:
	inferred   1 Multiplexer(s).
Unit <comp_33> synthesized.

Synthesizing Unit <sixtnbitfa_34>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_34.v".
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_34.v" line 219: Output port <carryout> of the instance <fa16> is unconnected or connected to loadless signal.
    Summary:
Unit <sixtnbitfa_34> synthesized.

Synthesizing Unit <fa_143>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/fa_143.v".
    Found 1-bit adder for signal <carryout> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fa_143> synthesized.

Synthesizing Unit <mul_35>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v".
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 25: Output port <v> of the instance <fa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 25: Output port <z> of the instance <fa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 25: Output port <n> of the instance <fa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 42: Output port <v> of the instance <fa2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 42: Output port <z> of the instance <fa2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 42: Output port <n> of the instance <fa2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 59: Output port <v> of the instance <fa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 59: Output port <z> of the instance <fa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 59: Output port <n> of the instance <fa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 76: Output port <v> of the instance <fa4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 76: Output port <z> of the instance <fa4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 76: Output port <n> of the instance <fa4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 93: Output port <v> of the instance <fa5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 93: Output port <z> of the instance <fa5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 93: Output port <n> of the instance <fa5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 110: Output port <v> of the instance <fa6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 110: Output port <z> of the instance <fa6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 110: Output port <n> of the instance <fa6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 127: Output port <v> of the instance <fa7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 127: Output port <z> of the instance <fa7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 127: Output port <n> of the instance <fa7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 144: Output port <v> of the instance <fa8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 144: Output port <z> of the instance <fa8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 144: Output port <n> of the instance <fa8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 161: Output port <v> of the instance <fa9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 161: Output port <z> of the instance <fa9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 161: Output port <n> of the instance <fa9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 178: Output port <v> of the instance <fa10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 178: Output port <z> of the instance <fa10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 178: Output port <n> of the instance <fa10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 195: Output port <v> of the instance <fa11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 195: Output port <z> of the instance <fa11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 195: Output port <n> of the instance <fa11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 212: Output port <v> of the instance <fa12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 212: Output port <z> of the instance <fa12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 212: Output port <n> of the instance <fa12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 229: Output port <v> of the instance <fa13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 229: Output port <z> of the instance <fa13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 229: Output port <n> of the instance <fa13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 246: Output port <v> of the instance <fa14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 246: Output port <z> of the instance <fa14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 246: Output port <n> of the instance <fa14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 263: Output port <v> of the instance <fa15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 263: Output port <z> of the instance <fa15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 263: Output port <n> of the instance <fa15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 280: Output port <v> of the instance <fa16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 280: Output port <z> of the instance <fa16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v" line 280: Output port <n> of the instance <fa16> is unconnected or connected to loadless signal.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mul_35> synthesized.

Synthesizing Unit <shift_36>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shift_36.v".
    Found 16-bit shifter logical left for signal <a[15]_b[15]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[15]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[15]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <shifted> created at line 18.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift_36> synthesized.

Synthesizing Unit <boolean_37>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_37.v".
    Summary:
Unit <boolean_37> synthesized.

Synthesizing Unit <singlePause_32>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/singlePause_32.v".
    Found 26-bit register for signal <M_pause_q>.
    Found 26-bit adder for signal <M_pause_q[25]_GND_20_o_add_0_OUT> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <singlePause_32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5760
 1-bit adder                                           : 5712
 2-bit adder                                           : 1
 24-bit adder                                          : 22
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 22
# Registers                                            : 71
 1-bit register                                        : 22
 2-bit register                                        : 1
 24-bit register                                       : 22
 26-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 22
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 78
 1-bit comparator equal                                : 22
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 55
# Multiplexers                                         : 1267
 1-bit 2-to-1 multiplexer                              : 59
 1-bit 4-to-1 multiplexer                              : 21
 1-bit 7-to-1 multiplexer                              : 10
 1-bit 8-to-1 multiplexer                              : 10
 16-bit 2-to-1 multiplexer                             : 753
 16-bit 4-to-1 multiplexer                             : 21
 16-bit 7-to-1 multiplexer                             : 9
 24-bit 2-to-1 multiplexer                             : 44
 26-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 19
 6-bit 7-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 319
# Logic shifters                                       : 63
 16-bit shifter arithmetic right                       : 21
 16-bit shifter logical left                           : 21
 16-bit shifter logical right                          : 21
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 17178
 1-bit xor2                                            : 17157
 16-bit xor2                                           : 21

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <singlePause_32>.
The following registers are absorbed into counter <M_pause_q>: 1 register on signal <M_pause_q>.
Unit <singlePause_32> synthesized (advanced).

Synthesizing (advanced) Unit <timer_easy_7>.
The following registers are absorbed into counter <M_slowclk_q>: 1 register on signal <M_slowclk_q>.
The following registers are absorbed into counter <M_dff1_q>: 1 register on signal <M_dff1_q>.
The following registers are absorbed into counter <M_dff5_q>: 1 register on signal <M_dff5_q>.
The following registers are absorbed into counter <M_dff4_q>: 1 register on signal <M_dff4_q>.
The following registers are absorbed into counter <M_dff10_q>: 1 register on signal <M_dff10_q>.
The following registers are absorbed into counter <M_dff7_q>: 1 register on signal <M_dff7_q>.
The following registers are absorbed into counter <M_dff6_q>: 1 register on signal <M_dff6_q>.
The following registers are absorbed into counter <M_dff9_q>: 1 register on signal <M_dff9_q>.
The following registers are absorbed into counter <M_dff8_q>: 1 register on signal <M_dff8_q>.
The following registers are absorbed into counter <M_dff3_q>: 1 register on signal <M_dff3_q>.
The following registers are absorbed into counter <M_dff11_q>: 1 register on signal <M_dff11_q>.
The following registers are absorbed into counter <M_dff2_q>: 1 register on signal <M_dff2_q>.
Unit <timer_easy_7> synthesized (advanced).

Synthesizing (advanced) Unit <timer_entry_level_8>.
The following registers are absorbed into counter <M_slowclk_q>: 1 register on signal <M_slowclk_q>.
The following registers are absorbed into counter <M_dff2_q>: 1 register on signal <M_dff2_q>.
The following registers are absorbed into counter <M_dff3_q>: 1 register on signal <M_dff3_q>.
The following registers are absorbed into counter <M_dff6_q>: 1 register on signal <M_dff6_q>.
The following registers are absorbed into counter <M_dff8_q>: 1 register on signal <M_dff8_q>.
The following registers are absorbed into counter <M_dff11_q>: 1 register on signal <M_dff11_q>.
The following registers are absorbed into counter <M_dff10_q>: 1 register on signal <M_dff10_q>.
The following registers are absorbed into counter <M_dff4_q>: 1 register on signal <M_dff4_q>.
The following registers are absorbed into counter <M_dff5_q>: 1 register on signal <M_dff5_q>.
The following registers are absorbed into counter <M_dff7_q>: 1 register on signal <M_dff7_q>.
The following registers are absorbed into counter <M_dff9_q>: 1 register on signal <M_dff9_q>.
The following registers are absorbed into counter <M_dff1_q>: 1 register on signal <M_dff1_q>.
Unit <timer_entry_level_8> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5735
 1-bit adder                                           : 5712
 24-bit adder                                          : 22
 6-bit adder                                           : 1
# Counters                                             : 25
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 7-bit up counter                                      : 22
# Registers                                            : 560
 Flip-Flops                                            : 560
# Comparators                                          : 78
 1-bit comparator equal                                : 22
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 55
# Multiplexers                                         : 1266
 1-bit 2-to-1 multiplexer                              : 59
 1-bit 4-to-1 multiplexer                              : 21
 1-bit 7-to-1 multiplexer                              : 10
 1-bit 8-to-1 multiplexer                              : 10
 16-bit 2-to-1 multiplexer                             : 753
 16-bit 4-to-1 multiplexer                             : 21
 16-bit 7-to-1 multiplexer                             : 9
 24-bit 2-to-1 multiplexer                             : 44
 6-bit 2-to-1 multiplexer                              : 19
 6-bit 7-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 319
# Logic shifters                                       : 63
 16-bit shifter arithmetic right                       : 21
 16-bit shifter logical left                           : 21
 16-bit shifter logical right                          : 21
# FSMs                                                 : 1
# Xors                                                 : 17178
 1-bit xor2                                            : 17157
 16-bit xor2                                           : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <difficulty_30> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <M_points_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_points_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_points_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_points_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_points_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_points_q_5> of sequential type is unconnected in block <mojo_top_0>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_time_keeper_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
 010   | 010
 001   | 001
-------------------

Optimizing unit <mojo_top_0> ...
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_0> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_0> <mytimer_easy/M_counter11_q_0> <mytimer_easy/M_counter7_q_0> <mytimer_easy/M_counter4_q_0> <mytimer_easy/M_counter1_q_0> <mytimer_easy/M_counter8_q_0> <mytimer_easy/M_counter9_q_0> <mytimer_easy/M_counter10_q_0> <mytimer_easy/M_counter2_q_0> <mytimer_easy/M_counter6_q_0> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_1> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_1> <mytimer_easy/M_counter11_q_1> <mytimer_easy/M_counter7_q_1> <mytimer_easy/M_counter4_q_1> <mytimer_easy/M_counter1_q_1> <mytimer_easy/M_counter8_q_1> <mytimer_easy/M_counter9_q_1> <mytimer_easy/M_counter10_q_1> <mytimer_easy/M_counter2_q_1> <mytimer_easy/M_counter6_q_1> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_2> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_2> <mytimer_easy/M_counter11_q_2> <mytimer_easy/M_counter7_q_2> <mytimer_easy/M_counter4_q_2> <mytimer_easy/M_counter1_q_2> <mytimer_easy/M_counter8_q_2> <mytimer_easy/M_counter9_q_2> <mytimer_easy/M_counter10_q_2> <mytimer_easy/M_counter2_q_2> <mytimer_easy/M_counter6_q_2> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_3> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_3> <mytimer_easy/M_counter11_q_3> <mytimer_easy/M_counter7_q_3> <mytimer_easy/M_counter4_q_3> <mytimer_easy/M_counter1_q_3> <mytimer_easy/M_counter8_q_3> <mytimer_easy/M_counter9_q_3> <mytimer_easy/M_counter10_q_3> <mytimer_easy/M_counter2_q_3> <mytimer_easy/M_counter6_q_3> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_4> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_4> <mytimer_easy/M_counter11_q_4> <mytimer_easy/M_counter7_q_4> <mytimer_easy/M_counter4_q_4> <mytimer_easy/M_counter1_q_4> <mytimer_easy/M_counter8_q_4> <mytimer_easy/M_counter9_q_4> <mytimer_easy/M_counter10_q_4> <mytimer_easy/M_counter2_q_4> <mytimer_easy/M_counter6_q_4> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_5> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_5> <mytimer_easy/M_counter11_q_5> <mytimer_easy/M_counter7_q_5> <mytimer_easy/M_counter4_q_5> <mytimer_easy/M_counter1_q_5> <mytimer_easy/M_counter8_q_5> <mytimer_easy/M_counter9_q_5> <mytimer_easy/M_counter10_q_5> <mytimer_easy/M_counter2_q_5> <mytimer_easy/M_counter6_q_5> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_6> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_6> <mytimer_easy/M_counter11_q_6> <mytimer_easy/M_counter7_q_6> <mytimer_easy/M_counter4_q_6> <mytimer_easy/M_counter1_q_6> <mytimer_easy/M_counter8_q_6> <mytimer_easy/M_counter9_q_6> <mytimer_easy/M_counter10_q_6> <mytimer_easy/M_counter2_q_6> <mytimer_easy/M_counter6_q_6> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_7> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_7> <mytimer_easy/M_counter11_q_7> <mytimer_easy/M_counter7_q_7> <mytimer_easy/M_counter4_q_7> <mytimer_easy/M_counter1_q_7> <mytimer_easy/M_counter8_q_7> <mytimer_easy/M_counter9_q_7> <mytimer_easy/M_counter10_q_7> <mytimer_easy/M_counter2_q_7> <mytimer_easy/M_counter6_q_7> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_8> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_8> <mytimer_easy/M_counter11_q_8> <mytimer_easy/M_counter7_q_8> <mytimer_easy/M_counter4_q_8> <mytimer_easy/M_counter1_q_8> <mytimer_easy/M_counter8_q_8> <mytimer_easy/M_counter9_q_8> <mytimer_easy/M_counter10_q_8> <mytimer_easy/M_counter2_q_8> <mytimer_easy/M_counter6_q_8> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_9> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_9> <mytimer_easy/M_counter11_q_9> <mytimer_easy/M_counter7_q_9> <mytimer_easy/M_counter4_q_9> <mytimer_easy/M_counter1_q_9> <mytimer_easy/M_counter8_q_9> <mytimer_easy/M_counter9_q_9> <mytimer_easy/M_counter10_q_9> <mytimer_easy/M_counter2_q_9> <mytimer_easy/M_counter6_q_9> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter11_q_22> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <mytimer_easy/M_counter9_q_22> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter11_q_23> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <mytimer_easy/M_counter9_q_23> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter4_q_21> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <mytimer_easy/M_counter2_q_21> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter8_q_21> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <mytimer_entry/M_counter6_q_21> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_10> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_10> <mytimer_entry/M_counter1_q_10> <mytimer_entry/M_counter8_q_10> <mytimer_entry/M_counter6_q_10> <mytimer_entry/M_counter4_q_10> <mytimer_entry/M_counter5_q_10> <mytimer_entry/M_counter9_q_10> <mytimer_entry/M_counter7_q_10> <mytimer_entry/M_counter2_q_10> <mytimer_entry/M_counter11_q_10> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_11> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_11> <mytimer_entry/M_counter1_q_11> <mytimer_entry/M_counter8_q_11> <mytimer_entry/M_counter6_q_11> <mytimer_entry/M_counter4_q_11> <mytimer_entry/M_counter5_q_11> <mytimer_entry/M_counter9_q_11> <mytimer_entry/M_counter7_q_11> <mytimer_entry/M_counter2_q_11> <mytimer_entry/M_counter11_q_11> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_12> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_12> <mytimer_entry/M_counter1_q_12> <mytimer_entry/M_counter8_q_12> <mytimer_entry/M_counter6_q_12> <mytimer_entry/M_counter4_q_12> <mytimer_entry/M_counter5_q_12> <mytimer_entry/M_counter9_q_12> <mytimer_entry/M_counter7_q_12> <mytimer_entry/M_counter2_q_12> <mytimer_entry/M_counter11_q_12> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_13> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_13> <mytimer_entry/M_counter1_q_13> <mytimer_entry/M_counter8_q_13> <mytimer_entry/M_counter6_q_13> <mytimer_entry/M_counter4_q_13> <mytimer_entry/M_counter5_q_13> <mytimer_entry/M_counter9_q_13> <mytimer_entry/M_counter7_q_13> <mytimer_entry/M_counter2_q_13> <mytimer_entry/M_counter11_q_13> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_14> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_14> <mytimer_entry/M_counter1_q_14> <mytimer_entry/M_counter8_q_14> <mytimer_entry/M_counter6_q_14> <mytimer_entry/M_counter4_q_14> <mytimer_entry/M_counter5_q_14> <mytimer_entry/M_counter9_q_14> <mytimer_entry/M_counter7_q_14> <mytimer_entry/M_counter2_q_14> <mytimer_entry/M_counter11_q_14> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_20> in Unit <mojo_top_0> is equivalent to the following 6 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_20> <mytimer_entry/M_counter1_q_20> <mytimer_entry/M_counter5_q_20> <mytimer_entry/M_counter9_q_20> <mytimer_entry/M_counter7_q_20> <mytimer_entry/M_counter11_q_20> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_15> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_15> <mytimer_entry/M_counter1_q_15> <mytimer_entry/M_counter8_q_15> <mytimer_entry/M_counter6_q_15> <mytimer_entry/M_counter4_q_15> <mytimer_entry/M_counter5_q_15> <mytimer_entry/M_counter9_q_15> <mytimer_entry/M_counter7_q_15> <mytimer_entry/M_counter2_q_15> <mytimer_entry/M_counter11_q_15> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_16> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_16> <mytimer_entry/M_counter1_q_16> <mytimer_entry/M_counter8_q_16> <mytimer_entry/M_counter6_q_16> <mytimer_entry/M_counter4_q_16> <mytimer_entry/M_counter5_q_16> <mytimer_entry/M_counter9_q_16> <mytimer_entry/M_counter7_q_16> <mytimer_entry/M_counter2_q_16> <mytimer_entry/M_counter11_q_16> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_21> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <mytimer_entry/M_counter1_q_21> <mytimer_entry/M_counter5_q_21> <mytimer_entry/M_counter7_q_21> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_17> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_17> <mytimer_entry/M_counter1_q_17> <mytimer_entry/M_counter8_q_17> <mytimer_entry/M_counter6_q_17> <mytimer_entry/M_counter4_q_17> <mytimer_entry/M_counter5_q_17> <mytimer_entry/M_counter9_q_17> <mytimer_entry/M_counter7_q_17> <mytimer_entry/M_counter2_q_17> <mytimer_entry/M_counter11_q_17> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_22> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <mytimer_entry/M_counter5_q_22> <mytimer_entry/M_counter7_q_22> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_18> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_18> <mytimer_entry/M_counter1_q_18> <mytimer_entry/M_counter8_q_18> <mytimer_entry/M_counter6_q_18> <mytimer_entry/M_counter4_q_18> <mytimer_entry/M_counter5_q_18> <mytimer_entry/M_counter9_q_18> <mytimer_entry/M_counter7_q_18> <mytimer_entry/M_counter2_q_18> <mytimer_entry/M_counter11_q_18> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_19> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_19> <mytimer_entry/M_counter1_q_19> <mytimer_entry/M_counter8_q_19> <mytimer_entry/M_counter6_q_19> <mytimer_entry/M_counter4_q_19> <mytimer_entry/M_counter5_q_19> <mytimer_entry/M_counter9_q_19> <mytimer_entry/M_counter7_q_19> <mytimer_entry/M_counter2_q_19> <mytimer_entry/M_counter11_q_19> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_10> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_10> <mytimer_easy/M_counter11_q_10> <mytimer_easy/M_counter7_q_10> <mytimer_easy/M_counter4_q_10> <mytimer_easy/M_counter1_q_10> <mytimer_easy/M_counter8_q_10> <mytimer_easy/M_counter9_q_10> <mytimer_easy/M_counter10_q_10> <mytimer_easy/M_counter2_q_10> <mytimer_easy/M_counter6_q_10> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_11> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_11> <mytimer_easy/M_counter11_q_11> <mytimer_easy/M_counter7_q_11> <mytimer_easy/M_counter4_q_11> <mytimer_easy/M_counter1_q_11> <mytimer_easy/M_counter8_q_11> <mytimer_easy/M_counter9_q_11> <mytimer_easy/M_counter10_q_11> <mytimer_easy/M_counter2_q_11> <mytimer_easy/M_counter6_q_11> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_12> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_12> <mytimer_easy/M_counter11_q_12> <mytimer_easy/M_counter7_q_12> <mytimer_easy/M_counter4_q_12> <mytimer_easy/M_counter1_q_12> <mytimer_easy/M_counter8_q_12> <mytimer_easy/M_counter9_q_12> <mytimer_easy/M_counter10_q_12> <mytimer_easy/M_counter2_q_12> <mytimer_easy/M_counter6_q_12> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_13> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_13> <mytimer_easy/M_counter11_q_13> <mytimer_easy/M_counter7_q_13> <mytimer_easy/M_counter4_q_13> <mytimer_easy/M_counter1_q_13> <mytimer_easy/M_counter8_q_13> <mytimer_easy/M_counter9_q_13> <mytimer_easy/M_counter10_q_13> <mytimer_easy/M_counter2_q_13> <mytimer_easy/M_counter6_q_13> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_14> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_14> <mytimer_easy/M_counter11_q_14> <mytimer_easy/M_counter7_q_14> <mytimer_easy/M_counter4_q_14> <mytimer_easy/M_counter1_q_14> <mytimer_easy/M_counter8_q_14> <mytimer_easy/M_counter9_q_14> <mytimer_easy/M_counter10_q_14> <mytimer_easy/M_counter2_q_14> <mytimer_easy/M_counter6_q_14> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_20> in Unit <mojo_top_0> is equivalent to the following 6 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_20> <mytimer_easy/M_counter11_q_20> <mytimer_easy/M_counter7_q_20> <mytimer_easy/M_counter1_q_20> <mytimer_easy/M_counter9_q_20> <mytimer_easy/M_counter10_q_20> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_15> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_15> <mytimer_easy/M_counter11_q_15> <mytimer_easy/M_counter7_q_15> <mytimer_easy/M_counter4_q_15> <mytimer_easy/M_counter1_q_15> <mytimer_easy/M_counter8_q_15> <mytimer_easy/M_counter9_q_15> <mytimer_easy/M_counter10_q_15> <mytimer_easy/M_counter2_q_15> <mytimer_easy/M_counter6_q_15> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_21> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_21> <mytimer_easy/M_counter7_q_21> <mytimer_easy/M_counter1_q_21> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_16> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_16> <mytimer_easy/M_counter11_q_16> <mytimer_easy/M_counter7_q_16> <mytimer_easy/M_counter4_q_16> <mytimer_easy/M_counter1_q_16> <mytimer_easy/M_counter8_q_16> <mytimer_easy/M_counter9_q_16> <mytimer_easy/M_counter10_q_16> <mytimer_easy/M_counter2_q_16> <mytimer_easy/M_counter6_q_16> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_22> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_22> <mytimer_easy/M_counter7_q_22> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_17> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_17> <mytimer_easy/M_counter11_q_17> <mytimer_easy/M_counter7_q_17> <mytimer_easy/M_counter4_q_17> <mytimer_easy/M_counter1_q_17> <mytimer_easy/M_counter8_q_17> <mytimer_easy/M_counter9_q_17> <mytimer_easy/M_counter10_q_17> <mytimer_easy/M_counter2_q_17> <mytimer_easy/M_counter6_q_17> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_18> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_18> <mytimer_easy/M_counter11_q_18> <mytimer_easy/M_counter7_q_18> <mytimer_easy/M_counter4_q_18> <mytimer_easy/M_counter1_q_18> <mytimer_easy/M_counter8_q_18> <mytimer_easy/M_counter9_q_18> <mytimer_easy/M_counter10_q_18> <mytimer_easy/M_counter2_q_18> <mytimer_easy/M_counter6_q_18> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_23> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <mytimer_easy/M_counter7_q_23> 
INFO:Xst:2261 - The FF/Latch <mytimer_easy/M_counter5_q_19> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_easy/M_counter3_q_19> <mytimer_easy/M_counter11_q_19> <mytimer_easy/M_counter7_q_19> <mytimer_easy/M_counter4_q_19> <mytimer_easy/M_counter1_q_19> <mytimer_easy/M_counter8_q_19> <mytimer_easy/M_counter9_q_19> <mytimer_easy/M_counter10_q_19> <mytimer_easy/M_counter2_q_19> <mytimer_easy/M_counter6_q_19> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter9_q_23> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <mytimer_entry/M_counter11_q_23> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_0> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_0> <mytimer_entry/M_counter1_q_0> <mytimer_entry/M_counter8_q_0> <mytimer_entry/M_counter6_q_0> <mytimer_entry/M_counter4_q_0> <mytimer_entry/M_counter5_q_0> <mytimer_entry/M_counter9_q_0> <mytimer_entry/M_counter7_q_0> <mytimer_entry/M_counter2_q_0> <mytimer_entry/M_counter11_q_0> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_1> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_1> <mytimer_entry/M_counter1_q_1> <mytimer_entry/M_counter8_q_1> <mytimer_entry/M_counter6_q_1> <mytimer_entry/M_counter4_q_1> <mytimer_entry/M_counter5_q_1> <mytimer_entry/M_counter9_q_1> <mytimer_entry/M_counter7_q_1> <mytimer_entry/M_counter2_q_1> <mytimer_entry/M_counter11_q_1> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_2> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_2> <mytimer_entry/M_counter1_q_2> <mytimer_entry/M_counter8_q_2> <mytimer_entry/M_counter6_q_2> <mytimer_entry/M_counter4_q_2> <mytimer_entry/M_counter5_q_2> <mytimer_entry/M_counter9_q_2> <mytimer_entry/M_counter7_q_2> <mytimer_entry/M_counter2_q_2> <mytimer_entry/M_counter11_q_2> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_3> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_3> <mytimer_entry/M_counter1_q_3> <mytimer_entry/M_counter8_q_3> <mytimer_entry/M_counter6_q_3> <mytimer_entry/M_counter4_q_3> <mytimer_entry/M_counter5_q_3> <mytimer_entry/M_counter9_q_3> <mytimer_entry/M_counter7_q_3> <mytimer_entry/M_counter2_q_3> <mytimer_entry/M_counter11_q_3> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_4> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_4> <mytimer_entry/M_counter1_q_4> <mytimer_entry/M_counter8_q_4> <mytimer_entry/M_counter6_q_4> <mytimer_entry/M_counter4_q_4> <mytimer_entry/M_counter5_q_4> <mytimer_entry/M_counter9_q_4> <mytimer_entry/M_counter7_q_4> <mytimer_entry/M_counter2_q_4> <mytimer_entry/M_counter11_q_4> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_5> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_5> <mytimer_entry/M_counter1_q_5> <mytimer_entry/M_counter8_q_5> <mytimer_entry/M_counter6_q_5> <mytimer_entry/M_counter4_q_5> <mytimer_entry/M_counter5_q_5> <mytimer_entry/M_counter9_q_5> <mytimer_entry/M_counter7_q_5> <mytimer_entry/M_counter2_q_5> <mytimer_entry/M_counter11_q_5> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_6> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_6> <mytimer_entry/M_counter1_q_6> <mytimer_entry/M_counter8_q_6> <mytimer_entry/M_counter6_q_6> <mytimer_entry/M_counter4_q_6> <mytimer_entry/M_counter5_q_6> <mytimer_entry/M_counter9_q_6> <mytimer_entry/M_counter7_q_6> <mytimer_entry/M_counter2_q_6> <mytimer_entry/M_counter11_q_6> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_7> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_7> <mytimer_entry/M_counter1_q_7> <mytimer_entry/M_counter8_q_7> <mytimer_entry/M_counter6_q_7> <mytimer_entry/M_counter4_q_7> <mytimer_entry/M_counter5_q_7> <mytimer_entry/M_counter9_q_7> <mytimer_entry/M_counter7_q_7> <mytimer_entry/M_counter2_q_7> <mytimer_entry/M_counter11_q_7> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_8> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_8> <mytimer_entry/M_counter1_q_8> <mytimer_entry/M_counter8_q_8> <mytimer_entry/M_counter6_q_8> <mytimer_entry/M_counter4_q_8> <mytimer_entry/M_counter5_q_8> <mytimer_entry/M_counter9_q_8> <mytimer_entry/M_counter7_q_8> <mytimer_entry/M_counter2_q_8> <mytimer_entry/M_counter11_q_8> 
INFO:Xst:2261 - The FF/Latch <mytimer_entry/M_counter3_q_9> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_9> <mytimer_entry/M_counter1_q_9> <mytimer_entry/M_counter8_q_9> <mytimer_entry/M_counter6_q_9> <mytimer_entry/M_counter4_q_9> <mytimer_entry/M_counter5_q_9> <mytimer_entry/M_counter9_q_9> <mytimer_entry/M_counter7_q_9> <mytimer_entry/M_counter2_q_9> <mytimer_entry/M_counter11_q_9> 
INFO:Xst:3203 - The FF/Latch <mytimer_easy/M_counter8_q_22> in Unit <mojo_top_0> is the opposite to the following FF/Latch, which will be removed : <mytimer_easy/M_counter6_q_22> 
INFO:Xst:3203 - The FF/Latch <mytimer_easy/M_counter11_q_22> in Unit <mojo_top_0> is the opposite to the following FF/Latch, which will be removed : <mytimer_easy/M_counter10_q_22> 
INFO:Xst:3203 - The FF/Latch <mytimer_easy/M_counter4_q_21> in Unit <mojo_top_0> is the opposite to the following 2 FFs/Latches, which will be removed : <mytimer_easy/M_counter8_q_21> <mytimer_easy/M_counter6_q_21> 
INFO:Xst:3203 - The FF/Latch <mytimer_easy/M_counter4_q_22> in Unit <mojo_top_0> is the opposite to the following FF/Latch, which will be removed : <mytimer_easy/M_counter2_q_22> 
INFO:Xst:3203 - The FF/Latch <mytimer_entry/M_counter8_q_21> in Unit <mojo_top_0> is the opposite to the following 2 FFs/Latches, which will be removed : <mytimer_entry/M_counter4_q_21> <mytimer_entry/M_counter2_q_21> 
INFO:Xst:3203 - The FF/Latch <mytimer_entry/M_counter8_q_22> in Unit <mojo_top_0> is the opposite to the following FF/Latch, which will be removed : <mytimer_entry/M_counter6_q_22> 
INFO:Xst:3203 - The FF/Latch <mytimer_entry/M_counter3_q_20> in Unit <mojo_top_0> is the opposite to the following 4 FFs/Latches, which will be removed : <mytimer_entry/M_counter8_q_20> <mytimer_entry/M_counter6_q_20> <mytimer_entry/M_counter4_q_20> <mytimer_entry/M_counter2_q_20> 
INFO:Xst:3203 - The FF/Latch <mytimer_entry/M_counter3_q_21> in Unit <mojo_top_0> is the opposite to the following 3 FFs/Latches, which will be removed : <mytimer_entry/M_counter10_q_21> <mytimer_entry/M_counter9_q_21> <mytimer_entry/M_counter11_q_21> 
INFO:Xst:3203 - The FF/Latch <mytimer_entry/M_counter3_q_22> in Unit <mojo_top_0> is the opposite to the following FF/Latch, which will be removed : <mytimer_entry/M_counter1_q_22> 
INFO:Xst:3203 - The FF/Latch <mytimer_entry/M_counter3_q_23> in Unit <mojo_top_0> is the opposite to the following 2 FFs/Latches, which will be removed : <mytimer_entry/M_counter5_q_23> <mytimer_entry/M_counter7_q_23> 
INFO:Xst:3203 - The FF/Latch <mytimer_easy/M_counter5_q_20> in Unit <mojo_top_0> is the opposite to the following 4 FFs/Latches, which will be removed : <mytimer_easy/M_counter4_q_20> <mytimer_easy/M_counter8_q_20> <mytimer_easy/M_counter2_q_20> <mytimer_easy/M_counter6_q_20> 
INFO:Xst:3203 - The FF/Latch <mytimer_easy/M_counter5_q_21> in Unit <mojo_top_0> is the opposite to the following 3 FFs/Latches, which will be removed : <mytimer_easy/M_counter11_q_21> <mytimer_easy/M_counter9_q_21> <mytimer_easy/M_counter10_q_21> 
INFO:Xst:3203 - The FF/Latch <mytimer_easy/M_counter5_q_22> in Unit <mojo_top_0> is the opposite to the following FF/Latch, which will be removed : <mytimer_easy/M_counter1_q_22> 
INFO:Xst:3203 - The FF/Latch <mytimer_easy/M_counter5_q_23> in Unit <mojo_top_0> is the opposite to the following FF/Latch, which will be removed : <mytimer_easy/M_counter3_q_23> 
INFO:Xst:3203 - The FF/Latch <mytimer_entry/M_counter4_q_22> in Unit <mojo_top_0> is the opposite to the following FF/Latch, which will be removed : <mytimer_entry/M_counter2_q_22> 
INFO:Xst:3203 - The FF/Latch <mytimer_entry/M_counter10_q_22> in Unit <mojo_top_0> is the opposite to the following 2 FFs/Latches, which will be removed : <mytimer_entry/M_counter9_q_22> <mytimer_entry/M_counter11_q_22> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 30.
FlipFlop M_time_keeper_q_FSM_FFd1 has been replicated 4 time(s)
FlipFlop M_time_keeper_q_FSM_FFd2 has been replicated 3 time(s)
FlipFlop M_time_keeper_q_FSM_FFd3 has been replicated 3 time(s)
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 295
 Flip-Flops                                            : 295

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2076
#      GND                         : 5
#      INV                         : 75
#      LUT1                        : 476
#      LUT2                        : 119
#      LUT3                        : 135
#      LUT4                        : 42
#      LUT5                        : 248
#      LUT6                        : 325
#      MUXCY                       : 531
#      MUXF7                       : 15
#      VCC                         : 3
#      XORCY                       : 102
# FlipFlops/Latches                : 298
#      FD                          : 109
#      FDR                         : 27
#      FDRE                        : 154
#      FDS                         : 5
#      LD                          : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 6
#      OBUF                        : 64
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             298  out of  11440     2%  
 Number of Slice LUTs:                 1420  out of   5720    24%  
    Number used as Logic:              1420  out of   5720    24%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1499
   Number with an unused Flip Flop:    1201  out of   1499    80%  
   Number with an unused LUT:            79  out of   1499     5%  
   Number of fully used LUT-FF pairs:   219  out of   1499    14%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                         117
 Number of bonded IOBs:                  77  out of    102    75%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------------------------+------------------------+-------+
M_time_keeper_q[2]_GND_28_o_Mux_480_o(Mmux_M_time_keeper_q[2]_GND_28_o_Mux_480_o11:O)| NONE(*)(difficulty_2)  | 3     |
clk                                                                                  | BUFGP                  | 71    |
mytimer_easy/M_slowclk_q_1                                                           | BUFG                   | 112   |
mytimer_entry/M_slowclk_q_2                                                          | BUFG                   | 112   |
-------------------------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.724ns (Maximum Frequency: 174.703MHz)
   Minimum input arrival time before clock: 7.904ns
   Maximum output required time after clock: 13.670ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.724ns (frequency: 174.703MHz)
  Total number of paths / destination ports: 3751 / 97
-------------------------------------------------------------------------
Delay:               5.724ns (Levels of Logic = 4)
  Source:            M_time_keeper_q_FSM_FFd3_1 (FF)
  Destination:       M_time_keeper_q_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_time_keeper_q_FSM_FFd3_1 to M_time_keeper_q_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.525   1.317  M_time_keeper_q_FSM_FFd3_1 (M_time_keeper_q_FSM_FFd3_1)
     LUT5:I3->O            2   0.250   1.156  M_myTimeKeeper_moleNumber<2>11011 (M_myTimeKeeper_moleNumber<2>11011)
     LUT6:I1->O            1   0.254   0.682  M_myTimeKeeper_moleNumber<2>3_SW0 (N89)
     LUT6:I5->O            1   0.254   0.958  M_myTimeKeeper_moleNumber<2>46_SW2 (N57)
     LUT6:I2->O            4   0.254   0.000  M_time_keeper_q_FSM_FFd2-In3 (M_time_keeper_q_FSM_FFd2-In)
     FDR:D                     0.074          M_time_keeper_q_FSM_FFd2
    ----------------------------------------
    Total                      5.724ns (1.611ns logic, 4.113ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mytimer_easy/M_slowclk_q_1'
  Clock period: 4.167ns (frequency: 239.966MHz)
  Total number of paths / destination ports: 944 / 189
-------------------------------------------------------------------------
Delay:               4.167ns (Levels of Logic = 25)
  Source:            mytimer_easy/M_counter5_q_0 (FF)
  Destination:       mytimer_easy/M_counter11_q_22 (FF)
  Source Clock:      mytimer_easy/M_slowclk_q_1 rising
  Destination Clock: mytimer_easy/M_slowclk_q_1 rising

  Data Path: mytimer_easy/M_counter5_q_0 to mytimer_easy/M_counter11_q_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.525   1.038  M_counter5_q_0 (M_counter5_q_0)
     INV:I->O              1   0.255   0.000  Madd_M_holder11_d_lut<0>_INV_0 (Madd_M_holder11_d_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_M_holder11_d_cy<0> (Madd_M_holder11_d_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<1> (Madd_M_holder11_d_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<2> (Madd_M_holder11_d_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<3> (Madd_M_holder11_d_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<4> (Madd_M_holder11_d_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<5> (Madd_M_holder11_d_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<6> (Madd_M_holder11_d_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<7> (Madd_M_holder11_d_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<8> (Madd_M_holder11_d_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<9> (Madd_M_holder11_d_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<10> (Madd_M_holder11_d_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<11> (Madd_M_holder11_d_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<12> (Madd_M_holder11_d_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<13> (Madd_M_holder11_d_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<14> (Madd_M_holder11_d_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<15> (Madd_M_holder11_d_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<16> (Madd_M_holder11_d_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<17> (Madd_M_holder11_d_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<18> (Madd_M_holder11_d_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<19> (Madd_M_holder11_d_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<20> (Madd_M_holder11_d_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder11_d_cy<21> (Madd_M_holder11_d_cy<21>)
     XORCY:CI->O           1   0.206   1.112  Madd_M_holder11_d_xor<22> (M_holder11_d<22>)
     LUT6:I1->O            1   0.254   0.000  Mmux_M_counter10_d[23]_PWR_8_o_mux_89_OUT1241 (M_counter11_d[23]_PWR_8_o_mux_161_OUT<22>)
     FD:D                      0.074          M_counter11_q_22
    ----------------------------------------
    Total                      4.167ns (2.017ns logic, 2.150ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mytimer_entry/M_slowclk_q_2'
  Clock period: 4.191ns (frequency: 238.635MHz)
  Total number of paths / destination ports: 944 / 189
-------------------------------------------------------------------------
Delay:               4.191ns (Levels of Logic = 26)
  Source:            mytimer_entry/M_counter3_q_0 (FF)
  Destination:       mytimer_entry/M_counter3_q_23 (FF)
  Source Clock:      mytimer_entry/M_slowclk_q_2 rising
  Destination Clock: mytimer_entry/M_slowclk_q_2 rising

  Data Path: mytimer_entry/M_counter3_q_0 to mytimer_entry/M_counter3_q_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.525   1.038  M_counter3_q_0 (M_counter3_q_0)
     INV:I->O              1   0.255   0.000  Madd_M_holder3_d_lut<0>_INV_0 (Madd_M_holder3_d_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_M_holder3_d_cy<0> (Madd_M_holder3_d_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<1> (Madd_M_holder3_d_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<2> (Madd_M_holder3_d_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<3> (Madd_M_holder3_d_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<4> (Madd_M_holder3_d_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<5> (Madd_M_holder3_d_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<6> (Madd_M_holder3_d_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<7> (Madd_M_holder3_d_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<8> (Madd_M_holder3_d_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<9> (Madd_M_holder3_d_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<10> (Madd_M_holder3_d_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<11> (Madd_M_holder3_d_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<12> (Madd_M_holder3_d_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<13> (Madd_M_holder3_d_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<14> (Madd_M_holder3_d_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<15> (Madd_M_holder3_d_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<16> (Madd_M_holder3_d_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<17> (Madd_M_holder3_d_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<18> (Madd_M_holder3_d_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<19> (Madd_M_holder3_d_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<20> (Madd_M_holder3_d_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_holder3_d_cy<21> (Madd_M_holder3_d_cy<21>)
     MUXCY:CI->O           0   0.023   0.000  Madd_M_holder3_d_cy<22> (Madd_M_holder3_d_cy<22>)
     XORCY:CI->O           1   0.206   1.112  Madd_M_holder3_d_xor<23> (M_holder3_d<23>)
     LUT6:I1->O            2   0.254   0.000  M_counter3_d[23]_GND_9_o_mux_197_OUT<23>1 (M_counter3_d[23]_GND_9_o_mux_197_OUT<23>)
     FD:D                      0.074          M_counter3_q_23
    ----------------------------------------
    Total                      4.191ns (2.041ns logic, 2.150ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M_time_keeper_q[2]_GND_28_o_Mux_480_o'
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Offset:              2.770ns (Levels of Logic = 2)
  Source:            mallet5 (PAD)
  Destination:       difficulty_1 (LATCH)
  Destination Clock: M_time_keeper_q[2]_GND_28_o_Mux_480_o falling

  Data Path: mallet5 to difficulty_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   1.152  mallet5_IBUF (mallet5_IBUF)
     LUT4:I0->O            1   0.254   0.000  Mmux_difficulty[31]_PWR_1_o_MUX_566_o11 (difficulty[31]_PWR_1_o_MUX_566_o)
     LD:D                      0.036          difficulty_0
    ----------------------------------------
    Total                      2.770ns (1.618ns logic, 1.152ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 211 / 84
-------------------------------------------------------------------------
Offset:              7.904ns (Levels of Logic = 5)
  Source:            mallet2 (PAD)
  Destination:       M_time_keeper_q_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: mallet2 to M_time_keeper_q_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           109   1.328   2.465  mallet2_IBUF (mallet2_IBUF)
     LUT5:I2->O            1   0.235   1.137  M_time_keeper_q_FSM_FFd3-In1 (M_time_keeper_q_FSM_FFd3-In1)
     LUT6:I0->O            3   0.254   0.766  M_time_keeper_q_FSM_FFd3-In2 (M_time_keeper_q_FSM_FFd3-In2)
     LUT3:I2->O            1   0.254   1.137  M_myTimeKeeper_moleNumber<2>46_SW7 (N63)
     LUT6:I0->O            4   0.254   0.000  M_time_keeper_q_FSM_FFd3-In3 (M_time_keeper_q_FSM_FFd3-In)
     FDR:D                     0.074          M_time_keeper_q_FSM_FFd3
    ----------------------------------------
    Total                      7.904ns (2.399ns logic, 5.505ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mytimer_easy/M_slowclk_q_1'
  Total number of paths / destination ports: 112 / 112
-------------------------------------------------------------------------
Offset:              7.106ns (Levels of Logic = 3)
  Source:            mallet2 (PAD)
  Destination:       mytimer_easy/M_dff2_q_0 (FF)
  Destination Clock: mytimer_easy/M_slowclk_q_1 rising

  Data Path: mallet2 to mytimer_easy/M_dff2_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           109   1.328   2.667  mallet2_IBUF (mallet2_IBUF)
     LUT5:I0->O          184   0.254   2.398  Mmux_rst11 (rst)
     begin scope: 'mytimer_easy:rst'
     FDRE:R                    0.459          M_dff2_q_0
    ----------------------------------------
    Total                      7.106ns (2.041ns logic, 5.065ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mytimer_entry/M_slowclk_q_2'
  Total number of paths / destination ports: 112 / 112
-------------------------------------------------------------------------
Offset:              7.106ns (Levels of Logic = 3)
  Source:            mallet2 (PAD)
  Destination:       mytimer_entry/M_dff1_q_0 (FF)
  Destination Clock: mytimer_entry/M_slowclk_q_2 rising

  Data Path: mallet2 to mytimer_entry/M_dff1_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           109   1.328   2.667  mallet2_IBUF (mallet2_IBUF)
     LUT5:I0->O          184   0.254   2.398  Mmux_rst11 (rst)
     begin scope: 'mytimer_entry:rst'
     FDRE:R                    0.459          M_dff1_q_0
    ----------------------------------------
    Total                      7.106ns (2.041ns logic, 5.065ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1510 / 20
-------------------------------------------------------------------------
Offset:              13.670ns (Levels of Logic = 7)
  Source:            M_time_keeper_q_FSM_FFd2 (FF)
  Destination:       mole8 (PAD)
  Source Clock:      clk rising

  Data Path: M_time_keeper_q_FSM_FFd2 to mole8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            264   0.525   2.863  M_time_keeper_q_FSM_FFd2 (M_time_keeper_q_FSM_FFd2)
     LUT5:I0->O           46   0.254   1.754  Mmux_M_mylightup_5_timer10111 (Mmux_M_mylightup_5_timer1011)
     LUT3:I2->O            1   0.254   1.112  Mmux_M_mylightup_5_timer861 (M_mylightup_5_timer8<5>)
     LUT5:I0->O            2   0.254   0.726  Mmux_mole8113 (Mmux_mole8112)
     LUT5:I4->O            1   0.254   0.682  Mmux_mole8114_SW0 (N297)
     LUT5:I4->O            1   0.254   0.910  Mmux_mole8114 (Mmux_mole8113)
     LUT4:I1->O            1   0.235   0.681  Mmux_mole8115 (mole8_OBUF)
     OBUF:I->O                 2.912          mole8_OBUF (mole8)
    ----------------------------------------
    Total                     13.670ns (4.942ns logic, 8.728ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mytimer_easy/M_slowclk_q_1'
  Total number of paths / destination ports: 362 / 11
-------------------------------------------------------------------------
Offset:              10.077ns (Levels of Logic = 7)
  Source:            mytimer_easy/M_dff8_q_5 (FF)
  Destination:       mole8 (PAD)
  Source Clock:      mytimer_easy/M_slowclk_q_1 rising

  Data Path: mytimer_easy/M_dff8_q_5 to mole8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.525   1.297  M_dff8_q_5 (M_dff8_q_5)
     end scope: 'mytimer_easy:up8<5>'
     LUT3:I0->O            1   0.235   1.112  Mmux_M_mylightup_5_timer861 (M_mylightup_5_timer8<5>)
     LUT5:I0->O            2   0.254   0.726  Mmux_mole8113 (Mmux_mole8112)
     LUT5:I4->O            1   0.254   0.682  Mmux_mole8114_SW0 (N297)
     LUT5:I4->O            1   0.254   0.910  Mmux_mole8114 (Mmux_mole8113)
     LUT4:I1->O            1   0.235   0.681  Mmux_mole8115 (mole8_OBUF)
     OBUF:I->O                 2.912          mole8_OBUF (mole8)
    ----------------------------------------
    Total                     10.077ns (4.669ns logic, 5.408ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mytimer_entry/M_slowclk_q_2'
  Total number of paths / destination ports: 333 / 11
-------------------------------------------------------------------------
Offset:              10.807ns (Levels of Logic = 8)
  Source:            mytimer_entry/M_dff4_q_2 (FF)
  Destination:       io_led<0> (PAD)
  Source Clock:      mytimer_entry/M_slowclk_q_2 rising

  Data Path: mytimer_entry/M_dff4_q_2 to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.525   1.431  M_dff4_q_2 (M_dff4_q_2)
     end scope: 'mytimer_entry:up4<2>'
     begin scope: 'mylightup_1:M_dff4_q_2'
     LUT6:I0->O            1   0.254   1.137  PWR_3_o_PWR_3_o_AND_10_o1_SW0 (N105)
     LUT6:I0->O            1   0.254   0.958  PWR_3_o_PWR_3_o_AND_10_o6_SW1 (N156)
     LUT6:I2->O            2   0.254   0.954  PWR_3_o_PWR_3_o_AND_10_o6 (PWR_3_o_PWR_3_o_AND_10_o5)
     LUT6:I3->O            1   0.235   0.958  PWR_3_o_PWR_3_o_AND_10_o16 (moleNum<5>)
     end scope: 'mylightup_1:moleNum<5>'
     LUT4:I0->O            1   0.254   0.681  Mmux_io_led<0>11 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                     10.807ns (4.688ns logic, 6.119ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M_time_keeper_q[2]_GND_28_o_Mux_480_o'
  Total number of paths / destination ports: 1482 / 11
-------------------------------------------------------------------------
Offset:              13.171ns (Levels of Logic = 7)
  Source:            difficulty_1 (LATCH)
  Destination:       mole5 (PAD)
  Source Clock:      M_time_keeper_q[2]_GND_28_o_Mux_480_o falling

  Data Path: difficulty_1 to mole5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              39   0.581   1.865  difficulty_1 (difficulty_1)
     LUT3:I0->O           48   0.235   1.788  Mmux__n0943151 (Mmux__n094315)
     LUT5:I4->O            1   0.254   1.137  Mmux_M_mylightup_2_timer571 (M_mylightup_2_timer5<6>)
     LUT6:I0->O            1   0.254   0.790  Mmux_mole5112_SW0 (N293)
     LUT2:I0->O            1   0.250   0.958  Mmux_mole5113_SW0 (N309)
     LUT6:I2->O            1   0.254   0.958  Mmux_mole5113 (Mmux_mole5112)
     LUT5:I1->O            1   0.254   0.681  Mmux_mole5114 (mole5_OBUF)
     OBUF:I->O                 2.912          mole5_OBUF (mole5)
    ----------------------------------------
    Total                     13.171ns (4.994ns logic, 8.177ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
M_time_keeper_q[2]_GND_28_o_Mux_480_o|         |    8.785|         |         |
clk                                  |    5.724|         |         |         |
mytimer_easy/M_slowclk_q_1           |    8.904|         |         |         |
mytimer_entry/M_slowclk_q_2          |    8.326|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mytimer_easy/M_slowclk_q_1
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk                       |    5.089|         |         |         |
mytimer_easy/M_slowclk_q_1|    4.167|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mytimer_entry/M_slowclk_q_2
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |    5.089|         |         |         |
mytimer_entry/M_slowclk_q_2|    4.191|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.35 secs
 
--> 

Total memory usage is 295652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  161 (   0 filtered)
Number of infos    :  154 (   0 filtered)

