<profile>

<section name = "Vitis HLS Report for 'dma_master_test_Pipeline_VITIS_LOOP_43_1'" level="0">
<item name = "Date">Thu Apr 27 23:04:42 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">dma-master-test</item>
<item name = "Solution">dma-master-test (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">94, 143, 0.940 us, 1.430 us, 94, 143, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_43_1">92, 141, 93, 1, 1, 1 ~ 50, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 134, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 134, 8471, 17682, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 50, -</column>
<column name="Register">-, -, 4371, 704, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 60, 12, 34, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dcmp_64ns_64ns_1_2_no_dsp_1_U82">dcmp_64ns_64ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dcmp_64ns_64ns_1_2_no_dsp_1_U83">dcmp_64ns_64ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U15">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U16">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U17">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U18">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U19">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U20">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U21">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U22">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U23">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U24">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U25">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U26">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U27">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U28">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U29">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U30">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fdiv_32ns_32ns_32_16_no_dsp_1_U75">fdiv_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fdiv_32ns_32ns_32_16_no_dsp_1_U76">fdiv_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U43">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U44">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U45">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U46">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U47">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U48">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U49">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U50">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U51">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U52">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U53">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U54">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U55">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U56">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U57">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U58">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U59">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U60">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U61">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U62">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U63">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U64">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U65">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U66">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U67">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U68">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U69">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U70">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U71">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U72">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U73">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U74">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fpext_32ns_64_2_no_dsp_1_U77">fpext_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fpext_32ns_64_2_no_dsp_1_U78">fpext_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fsqrt_32ns_32ns_32_16_no_dsp_1_U81">fsqrt_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U31">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U32">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U33">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln43_fu_656_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln47_fu_700_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln48_fu_674_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln53_fu_690_p2">+, 0, 0, 14, 7, 3</column>
<column name="ap_condition_2615">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln43_fu_650_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln100_fu_713_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_x_1">9, 2, 31, 62</column>
<column name="t_finals_d0">14, 3, 32, 96</column>
<column name="x_fu_96">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_reg_1247">32, 0, 32, 0</column>
<column name="B_reg_1268">32, 0, 32, 0</column>
<column name="C_reg_1263">32, 0, 32, 0</column>
<column name="a_reg_960">32, 0, 32, 0</column>
<column name="add3_reg_1258">32, 0, 32, 0</column>
<column name="add4_reg_1328">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter47">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter48">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter49">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter50">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter51">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter52">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter53">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter54">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter55">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter56">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter57">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter58">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter59">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter60">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter61">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter62">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter63">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter64">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter65">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter66">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter67">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter68">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter69">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter70">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter71">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter72">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter73">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter74">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter75">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter76">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter77">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter78">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter79">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter80">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter81">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter82">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter83">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter84">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter85">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter86">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter87">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter88">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter89">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter90">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter91">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter92">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter24_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter26_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter27_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter28_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter29_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter30_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter31_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter32_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter33_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter34_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter35_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter36_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter37_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter38_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter39_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter40_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter41_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter42_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter43_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter44_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter45_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter46_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter47_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter48_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter49_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter50_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter51_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter52_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter53_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter54_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter55_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter56_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter57_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter58_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter59_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter60_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter61_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter62_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter63_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter64_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter65_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter66_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter67_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter68_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter69_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter70_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter71_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter72_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter73_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter74_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter75_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter76_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter77_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter78_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter79_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter80_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter81_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter82_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter83_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter84_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter85_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter86_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter87_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter88_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter89_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter90_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter91_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="b_reg_900">32, 0, 32, 0</column>
<column name="c_reg_855">32, 0, 32, 0</column>
<column name="cmp1_reg_1297">1, 0, 1, 0</column>
<column name="cmp4_reg_1350">1, 0, 1, 0</column>
<column name="cmp5_reg_1364">1, 0, 1, 0</column>
<column name="cmp_reg_1254">1, 0, 1, 0</column>
<column name="conv1_reg_1359">64, 0, 64, 0</column>
<column name="conv_reg_1345">64, 0, 64, 0</column>
<column name="d_reg_927">32, 0, 32, 0</column>
<column name="disc_reg_1291">32, 0, 32, 0</column>
<column name="ds_reg_1301">32, 0, 32, 0</column>
<column name="e_reg_966">32, 0, 32, 0</column>
<column name="f_reg_906">32, 0, 32, 0</column>
<column name="g_reg_1044">32, 0, 32, 0</column>
<column name="h_reg_883">32, 0, 32, 0</column>
<column name="i_reg_938">32, 0, 32, 0</column>
<column name="j_reg_1102">32, 0, 32, 0</column>
<column name="mul10_reg_1112">32, 0, 32, 0</column>
<column name="mul11_reg_989">32, 0, 32, 0</column>
<column name="mul12_reg_895">32, 0, 32, 0</column>
<column name="mul13_reg_1009">32, 0, 32, 0</column>
<column name="mul14_reg_1076">32, 0, 32, 0</column>
<column name="mul15_reg_1117">32, 0, 32, 0</column>
<column name="mul16_reg_994">32, 0, 32, 0</column>
<column name="mul17_reg_1122">32, 0, 32, 0</column>
<column name="mul18_reg_949">32, 0, 32, 0</column>
<column name="mul19_reg_1014">32, 0, 32, 0</column>
<column name="mul1_reg_1065">32, 0, 32, 0</column>
<column name="mul20_reg_1019">32, 0, 32, 0</column>
<column name="mul21_reg_1137">32, 0, 32, 0</column>
<column name="mul22_reg_1142">32, 0, 32, 0</column>
<column name="mul23_reg_1024">32, 0, 32, 0</column>
<column name="mul24_reg_1029">32, 0, 32, 0</column>
<column name="mul25_reg_1147">32, 0, 32, 0</column>
<column name="mul26_reg_1152">32, 0, 32, 0</column>
<column name="mul27_reg_1157">32, 0, 32, 0</column>
<column name="mul28_reg_1034">32, 0, 32, 0</column>
<column name="mul29_reg_1039">32, 0, 32, 0</column>
<column name="mul2_reg_983">32, 0, 32, 0</column>
<column name="mul30_reg_1281">32, 0, 32, 0</column>
<column name="mul31_reg_1286">32, 0, 32, 0</column>
<column name="mul32_reg_1322">32, 0, 32, 0</column>
<column name="mul3_reg_1097">32, 0, 32, 0</column>
<column name="mul4_reg_944">32, 0, 32, 0</column>
<column name="mul5_reg_1070">32, 0, 32, 0</column>
<column name="mul6_reg_1107">32, 0, 32, 0</column>
<column name="mul7_reg_1050">32, 0, 32, 0</column>
<column name="mul8_reg_972">32, 0, 32, 0</column>
<column name="mul9_reg_889">32, 0, 32, 0</column>
<column name="mul_reg_1060">32, 0, 32, 0</column>
<column name="shl_ln_reg_836">6, 0, 7, 1</column>
<column name="sub1_reg_1317">32, 0, 32, 0</column>
<column name="t0_reg_1333">32, 0, 32, 0</column>
<column name="t1_reg_1339">32, 0, 32, 0</column>
<column name="t_finals_addr_reg_1354">6, 0, 6, 0</column>
<column name="tmp10_reg_1182">32, 0, 32, 0</column>
<column name="tmp11_reg_1127">32, 0, 32, 0</column>
<column name="tmp12_reg_1227">32, 0, 32, 0</column>
<column name="tmp13_reg_1187">32, 0, 32, 0</column>
<column name="tmp14_reg_1132">32, 0, 32, 0</column>
<column name="tmp15_reg_1192">32, 0, 32, 0</column>
<column name="tmp16_reg_1232">32, 0, 32, 0</column>
<column name="tmp17_reg_1082">32, 0, 32, 0</column>
<column name="tmp18_reg_955">32, 0, 32, 0</column>
<column name="tmp19_reg_1087">32, 0, 32, 0</column>
<column name="tmp21_reg_1197">32, 0, 32, 0</column>
<column name="tmp24_reg_1162">32, 0, 32, 0</column>
<column name="tmp25_reg_1202">32, 0, 32, 0</column>
<column name="tmp26_reg_1237">32, 0, 32, 0</column>
<column name="tmp27_reg_1207">32, 0, 32, 0</column>
<column name="tmp28_reg_1167">32, 0, 32, 0</column>
<column name="tmp29_reg_1212">32, 0, 32, 0</column>
<column name="tmp2_reg_1055">32, 0, 32, 0</column>
<column name="tmp30_reg_1242">32, 0, 32, 0</column>
<column name="tmp31_reg_1276">32, 0, 32, 0</column>
<column name="tmp3_reg_978">32, 0, 32, 0</column>
<column name="tmp5_reg_1004">32, 0, 32, 0</column>
<column name="tmp6_reg_1172">32, 0, 32, 0</column>
<column name="tmp7_reg_1222">32, 0, 32, 0</column>
<column name="tmp8_reg_1177">32, 0, 32, 0</column>
<column name="tmp_reg_1217">32, 0, 32, 0</column>
<column name="x_1_reg_827">31, 0, 31, 0</column>
<column name="x_fu_96">31, 0, 31, 0</column>
<column name="xor_ln100_reg_1307">32, 0, 32, 0</column>
<column name="zext_ln48_reg_842">6, 0, 64, 58</column>
<column name="zext_ln53_reg_861">6, 0, 64, 58</column>
<column name="A_reg_1247">64, 32, 32, 0</column>
<column name="B_reg_1268">64, 32, 32, 0</column>
<column name="cmp1_reg_1297">64, 32, 1, 0</column>
<column name="cmp4_reg_1350">64, 32, 1, 0</column>
<column name="cmp_reg_1254">64, 32, 1, 0</column>
<column name="disc_reg_1291">64, 32, 32, 0</column>
<column name="mul11_reg_989">64, 32, 32, 0</column>
<column name="mul12_reg_895">64, 32, 32, 0</column>
<column name="mul16_reg_994">64, 32, 32, 0</column>
<column name="mul2_reg_983">64, 32, 32, 0</column>
<column name="mul3_reg_1097">64, 32, 32, 0</column>
<column name="mul4_reg_944">64, 32, 32, 0</column>
<column name="mul6_reg_1107">64, 32, 32, 0</column>
<column name="mul9_reg_889">64, 32, 32, 0</column>
<column name="shl_ln_reg_836">64, 32, 7, 1</column>
<column name="t0_reg_1333">64, 32, 32, 0</column>
<column name="t1_reg_1339">64, 32, 32, 0</column>
<column name="t_finals_addr_reg_1354">64, 32, 6, 0</column>
<column name="tmp11_reg_1127">64, 32, 32, 0</column>
<column name="x_1_reg_827">64, 32, 31, 0</column>
<column name="zext_ln48_reg_842">64, 32, 64, 58</column>
<column name="zext_ln53_reg_861">64, 32, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_480_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_480_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_480_p_opcode">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_480_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_480_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_484_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_484_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_484_p_opcode">out, 2, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_484_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_484_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_488_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_488_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_488_p_opcode">out, 2, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_488_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_488_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_492_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_492_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_492_p_opcode">out, 2, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_492_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_492_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_496_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_496_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_496_p_opcode">out, 2, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_496_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_496_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_500_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_500_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_500_p_opcode">out, 2, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_500_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_500_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_505_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_505_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_505_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_505_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_509_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_509_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_509_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_509_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_513_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_513_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_513_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_513_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_517_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_517_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_517_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_517_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_521_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_521_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_521_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_521_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_525_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_525_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_525_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_525_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_535_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_535_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_535_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_535_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_539_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_539_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_539_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_539_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_543_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_543_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_543_p_dout0">in, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_543_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_1411_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_1411_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_1411_p_opcode">out, 5, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_1411_p_dout0">in, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_1411_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_1415_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_1415_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_1415_p_opcode">out, 5, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_1415_p_dout0">in, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="grp_fu_1415_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_43_1, return value</column>
<column name="trunc_ln1">in, 31, ap_none, trunc_ln1, scalar</column>
<column name="buff_4_address0">out, 7, ap_memory, buff_4, array</column>
<column name="buff_4_ce0">out, 1, ap_memory, buff_4, array</column>
<column name="buff_4_q0">in, 32, ap_memory, buff_4, array</column>
<column name="buff_4_address1">out, 7, ap_memory, buff_4, array</column>
<column name="buff_4_ce1">out, 1, ap_memory, buff_4, array</column>
<column name="buff_4_q1">in, 32, ap_memory, buff_4, array</column>
<column name="buff_address0">out, 7, ap_memory, buff, array</column>
<column name="buff_ce0">out, 1, ap_memory, buff, array</column>
<column name="buff_q0">in, 32, ap_memory, buff, array</column>
<column name="buff_address1">out, 7, ap_memory, buff, array</column>
<column name="buff_ce1">out, 1, ap_memory, buff, array</column>
<column name="buff_q1">in, 32, ap_memory, buff, array</column>
<column name="buff_1_address0">out, 7, ap_memory, buff_1, array</column>
<column name="buff_1_ce0">out, 1, ap_memory, buff_1, array</column>
<column name="buff_1_q0">in, 32, ap_memory, buff_1, array</column>
<column name="buff_1_address1">out, 7, ap_memory, buff_1, array</column>
<column name="buff_1_ce1">out, 1, ap_memory, buff_1, array</column>
<column name="buff_1_q1">in, 32, ap_memory, buff_1, array</column>
<column name="buff_2_address0">out, 7, ap_memory, buff_2, array</column>
<column name="buff_2_ce0">out, 1, ap_memory, buff_2, array</column>
<column name="buff_2_q0">in, 32, ap_memory, buff_2, array</column>
<column name="buff_2_address1">out, 7, ap_memory, buff_2, array</column>
<column name="buff_2_ce1">out, 1, ap_memory, buff_2, array</column>
<column name="buff_2_q1">in, 32, ap_memory, buff_2, array</column>
<column name="buff_3_address0">out, 7, ap_memory, buff_3, array</column>
<column name="buff_3_ce0">out, 1, ap_memory, buff_3, array</column>
<column name="buff_3_q0">in, 32, ap_memory, buff_3, array</column>
<column name="buff_3_address1">out, 7, ap_memory, buff_3, array</column>
<column name="buff_3_ce1">out, 1, ap_memory, buff_3, array</column>
<column name="buff_3_q1">in, 32, ap_memory, buff_3, array</column>
<column name="tmp1">in, 32, ap_none, tmp1, scalar</column>
<column name="dy">in, 32, ap_none, dy, scalar</column>
<column name="dx">in, 32, ap_none, dx, scalar</column>
<column name="dz">in, 32, ap_none, dz, scalar</column>
<column name="tmp4">in, 32, ap_none, tmp4, scalar</column>
<column name="tmp9">in, 32, ap_none, tmp9, scalar</column>
<column name="px">in, 32, ap_none, px, scalar</column>
<column name="add">in, 32, ap_none, add, scalar</column>
<column name="add1">in, 32, ap_none, add1, scalar</column>
<column name="py">in, 32, ap_none, py, scalar</column>
<column name="add2">in, 32, ap_none, add2, scalar</column>
<column name="pz">in, 32, ap_none, pz, scalar</column>
<column name="tmp20">in, 32, ap_none, tmp20, scalar</column>
<column name="tmp22">in, 32, ap_none, tmp22, scalar</column>
<column name="tmp23">in, 32, ap_none, tmp23, scalar</column>
<column name="t_finals_address0">out, 6, ap_memory, t_finals, array</column>
<column name="t_finals_ce0">out, 1, ap_memory, t_finals, array</column>
<column name="t_finals_we0">out, 1, ap_memory, t_finals, array</column>
<column name="t_finals_d0">out, 32, ap_memory, t_finals, array</column>
</table>
</item>
</section>
</profile>
