// Seed: 1035166596
module module_0 (
    output wand id_0,
    output uwire id_1,
    output supply1 id_2,
    input uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input wand id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wor id_10
);
endmodule
module module_1 (
    output tri   id_0,
    output tri   id_1,
    input  uwire id_2
);
  final $clog2(71);
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_2;
  logic id_1;
endmodule
module module_3 #(
    parameter id_3 = 32'd55,
    parameter id_4 = 32'd39
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  inout wire _id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
  logic [1 : 1] id_5 = 1;
  wire [id_4 : -1] id_6;
  wire [id_3 : 1] id_7, id_8;
endmodule
