<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>LeNet</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>D:/Project/FPGA/HLS/LeNet/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>D:/Project/FPGA/HLS/LeNet/.apc/.tb</location>
		</link>
		<link>
			<name>release_sln/constraints</name>
			<type>2</type>
			<location>D:/Project/FPGA/HLS/LeNet/release_sln/.tcls</location>
		</link>
		<link>
			<name>source/LeNet.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/src/LeNet.cpp</location>
		</link>
		<link>
			<name>source/avgpool_layer2.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/src/avgpool_layer2.cpp</location>
		</link>
		<link>
			<name>source/avgpool_layer4.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/src/avgpool_layer4.cpp</location>
		</link>
		<link>
			<name>source/common.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/src/common.cpp</location>
		</link>
		<link>
			<name>source/common.h</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/src/common.h</location>
		</link>
		<link>
			<name>source/conv2d_layer1.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/src/conv2d_layer1.cpp</location>
		</link>
		<link>
			<name>source/conv2d_layer3.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/src/conv2d_layer3.cpp</location>
		</link>
		<link>
			<name>source/dense_layer5.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/src/dense_layer5.cpp</location>
		</link>
		<link>
			<name>testbench/LeNet_tb.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/LeNet_tb.cpp</location>
		</link>
		<link>
			<name>testbench/LeNet_weights.txt</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/LeNet_weights.txt</location>
		</link>
		<link>
			<name>testbench/avgpool_layer2_output.txt</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/avgpool_layer2_output.txt</location>
		</link>
		<link>
			<name>testbench/avgpool_layer2_tb.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/avgpool_layer2_tb.cpp</location>
		</link>
		<link>
			<name>testbench/avgpool_layer4_output.txt</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/avgpool_layer4_output.txt</location>
		</link>
		<link>
			<name>testbench/avgpool_layer4_tb.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/avgpool_layer4_tb.cpp</location>
		</link>
		<link>
			<name>testbench/common.h</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/common.h</location>
		</link>
		<link>
			<name>testbench/conv2d_layer1_output.txt</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/conv2d_layer1_output.txt</location>
		</link>
		<link>
			<name>testbench/conv2d_layer1_tb.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/conv2d_layer1_tb.cpp</location>
		</link>
		<link>
			<name>testbench/conv2d_layer3_output.txt</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/conv2d_layer3_output.txt</location>
		</link>
		<link>
			<name>testbench/conv2d_layer3_tb.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/conv2d_layer3_tb.cpp</location>
		</link>
		<link>
			<name>testbench/dense_layer5_output.txt</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/dense_layer5_output.txt</location>
		</link>
		<link>
			<name>testbench/dense_layer5_tb.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/dense_layer5_tb.cpp</location>
		</link>
		<link>
			<name>testbench/main_tb.cpp</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/main_tb.cpp</location>
		</link>
		<link>
			<name>testbench/mnist_test_0_100.txt</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/mnist_test_0_100.txt</location>
		</link>
		<link>
			<name>testbench/mnist_test_0_1000.txt</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/test/mnist_test_0_1000.txt</location>
		</link>
		<link>
			<name>release_sln/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/release_sln/release_sln.directive</location>
		</link>
		<link>
			<name>release_sln/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/release_sln/directives.tcl</location>
		</link>
		<link>
			<name>release_sln/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Project/FPGA/HLS/LeNet/release_sln/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
