#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f4a3c939a0 .scope module, "nano_sc_system" "nano_sc_system" 2 10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 7 "seg";
    .port_info 1 /OUTPUT 4 "an";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 12 "sw";
v000001f4a3cfb8d0_0 .net "an", 3 0, L_000001f4a3d56760;  1 drivers
o000001f4a3cb3208 .functor BUFZ 1, C4<z>; HiZ drive
v000001f4a3cfc410_0 .net "clk", 0 0, o000001f4a3cb3208;  0 drivers
v000001f4a3cfc690_0 .var "clock", 0 0;
v000001f4a3cfcaf0_0 .net "d_address", 31 0, L_000001f4a3c8df40;  1 drivers
RS_000001f4a3cb1708 .resolv tri, L_000001f4a3d566c0, L_000001f4a3d56da0;
v000001f4a3cfb0b0_0 .net8 "d_data", 31 0, RS_000001f4a3cb1708;  2 drivers
L_000001f4a3cfd468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4a3cfc870_0 .net "dp", 0 0, L_000001f4a3cfd468;  1 drivers
v000001f4a3cfb1f0_0 .net "mem_wr", 0 0, v000001f4a3c86e30_0;  1 drivers
v000001f4a3cfc7d0_0 .var "nreset", 0 0;
v000001f4a3cfcb90_0 .net "p_address", 31 0, L_000001f4a3c8d7d0;  1 drivers
v000001f4a3cfcf50_0 .net "p_data", 31 0, L_000001f4a3c8d920;  1 drivers
v000001f4a3cfcc30_0 .net "seg", 6 0, L_000001f4a3c8de60;  1 drivers
o000001f4a3cb2f08 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000001f4a3cfc0f0_0 .net "sw", 11 0, o000001f4a3cb2f08;  0 drivers
L_000001f4a3d554a0 .part L_000001f4a3c8d7d0, 2, 16;
L_000001f4a3d55220 .part L_000001f4a3c8df40, 0, 16;
S_000001f4a3c09e00 .scope begin, "CLOCK" "CLOCK" 2 42, 2 42 0, S_000001f4a3c939a0;
 .timescale -9 -12;
S_000001f4a3c09f90 .scope module, "CPU" "nanocpu" 2 24, 3 9 0, S_000001f4a3c939a0;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 32 "p_address";
    .port_info 1 /INPUT 32 "p_data";
    .port_info 2 /OUTPUT 32 "d_address";
    .port_info 3 /INOUT 32 "d_data";
    .port_info 4 /OUTPUT 1 "mem_wr";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /INPUT 1 "nreset";
L_000001f4a3c8e410 .functor BUFZ 32, L_000001f4a3c8dbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f4a3c8d7d0 .functor BUFZ 32, v000001f4a3cf2d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f4a3c8dbc0 .functor BUFZ 32, L_000001f4a3c8d920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f4a3c8df40 .functor BUFZ 32, v000001f4a3c86610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f4a3c8e1e0 .functor BUFZ 32, RS_000001f4a3cb1708, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f4a3c8e170 .functor NOT 1, v000001f4a3c85d50_0, C4<0>, C4<0>, C4<0>;
v000001f4a3cac700_0 .net "A", 31 0, L_000001f4a3c8e330;  1 drivers
v000001f4a3cadf60_0 .net "B", 31 0, L_000001f4a3c8e560;  1 drivers
v000001f4a3cadd80_0 .net "B_selected", 31 0, L_000001f4a3d56d00;  1 drivers
L_000001f4a3cfd078 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f4a3cac980_0 .net/2u *"_ivl_16", 3 0, L_000001f4a3cfd078;  1 drivers
v000001f4a3cacac0_0 .net *"_ivl_32", 31 0, L_000001f4a3d55860;  1 drivers
L_000001f4a3cfd1e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4a3cadc40_0 .net *"_ivl_35", 30 0, L_000001f4a3cfd1e0;  1 drivers
L_000001f4a3cfd228 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f4a3cacd40_0 .net/2u *"_ivl_36", 31 0, L_000001f4a3cfd228;  1 drivers
v000001f4a3cac840_0 .net *"_ivl_38", 0 0, L_000001f4a3d56080;  1 drivers
o000001f4a3cb1648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001f4a3cad4c0_0 name=_ivl_40
v000001f4a3cad1a0_0 .net *"_ivl_7", 31 0, L_000001f4a3c8e410;  1 drivers
v000001f4a3cade20_0 .net "addr", 25 0, L_000001f4a3cfb510;  1 drivers
v000001f4a3cad240_0 .net "addr_zeroext", 29 0, L_000001f4a3cfc230;  1 drivers
v000001f4a3cadec0_0 .net "alu_ops", 2 0, v000001f4a3c85c10_0;  1 drivers
v000001f4a3cae0a0_0 .var "c_flag", 0 0;
v000001f4a3cad2e0_0 .net "c_new", 0 0, v000001f4a3c86930_0;  1 drivers
v000001f4a3cad420_0 .net "clock", 0 0, v000001f4a3cfc690_0;  1 drivers
v000001f4a3cad560_0 .net "d_address", 31 0, L_000001f4a3c8df40;  alias, 1 drivers
v000001f4a3cf38c0_0 .net8 "d_data", 31 0, RS_000001f4a3cb1708;  alias, 2 drivers
v000001f4a3cf31e0_0 .net "data_M", 31 0, L_000001f4a3c8e1e0;  1 drivers
v000001f4a3cf29c0_0 .net "data_S", 31 0, v000001f4a3c86610_0;  1 drivers
v000001f4a3cf33c0_0 .net "data_selected", 31 0, L_000001f4a3d55680;  1 drivers
v000001f4a3cf2ce0_0 .net "ext_ops", 1 0, v000001f4a3c870b0_0;  1 drivers
v000001f4a3cf3e60_0 .net "imm", 15 0, L_000001f4a3cfb970;  1 drivers
v000001f4a3cf2420_0 .net "imm_ext", 31 0, v000001f4a3c76ad0_0;  1 drivers
v000001f4a3cf3280_0 .net "instruction", 31 0, L_000001f4a3c8dbc0;  1 drivers
v000001f4a3cf24c0_0 .net "mem_wr", 0 0, v000001f4a3c86e30_0;  alias, 1 drivers
v000001f4a3cf3780_0 .net "nreset", 0 0, v000001f4a3cfc7d0_0;  1 drivers
v000001f4a3cf26a0_0 .net "opcode", 5 0, L_000001f4a3cfb470;  1 drivers
v000001f4a3cf2560_0 .net "p_address", 31 0, L_000001f4a3c8d7d0;  alias, 1 drivers
v000001f4a3cf3d20_0 .net "p_data", 31 0, L_000001f4a3c8d920;  alias, 1 drivers
v000001f4a3cf2d80_0 .var "pc", 31 0;
v000001f4a3cf2600_0 .net "pc_add", 29 0, L_000001f4a3cfb5b0;  1 drivers
v000001f4a3cf35a0_0 .net "pc_add_b", 29 0, L_000001f4a3cfbc90;  1 drivers
v000001f4a3cf3960_0 .net "pc_cout", 0 0, L_000001f4a3cfba10;  1 drivers
v000001f4a3cf2060_0 .net "pc_new", 29 0, L_000001f4a3cfc2d0;  1 drivers
v000001f4a3cf2240_0 .net "rd", 4 0, L_000001f4a3cfceb0;  1 drivers
v000001f4a3cf21a0_0 .net "reg_wr", 0 0, v000001f4a3c85d50_0;  1 drivers
v000001f4a3cf3320_0 .net "reserved", 10 0, L_000001f4a3cfce10;  1 drivers
v000001f4a3cf22e0_0 .net "rs", 4 0, L_000001f4a3cfb150;  1 drivers
v000001f4a3cf30a0_0 .net "rt", 4 0, L_000001f4a3cfccd0;  1 drivers
v000001f4a3cf3460_0 .net "rw", 4 0, L_000001f4a3d55900;  1 drivers
v000001f4a3cf2e20_0 .net "sel_addpc", 0 0, v000001f4a3c866b0_0;  1 drivers
v000001f4a3cf3f00_0 .net "sel_b", 0 0, v000001f4a3c86750_0;  1 drivers
v000001f4a3cf2740_0 .net "sel_data", 0 0, v000001f4a3c87290_0;  1 drivers
v000001f4a3cf27e0_0 .net "sel_pc", 0 0, v000001f4a3c76350_0;  1 drivers
v000001f4a3cf2380_0 .net "sel_wr", 0 0, v000001f4a3c76d50_0;  1 drivers
v000001f4a3cf2ec0_0 .var "z_flag", 0 0;
v000001f4a3cf3be0_0 .net "z_new", 0 0, L_000001f4a3d55720;  1 drivers
L_000001f4a3cfb470 .part L_000001f4a3c8e410, 26, 6;
L_000001f4a3cfb150 .part L_000001f4a3c8e410, 21, 5;
L_000001f4a3cfccd0 .part L_000001f4a3c8e410, 16, 5;
L_000001f4a3cfceb0 .part L_000001f4a3c8e410, 11, 5;
L_000001f4a3cfce10 .part L_000001f4a3c8e410, 0, 11;
L_000001f4a3cfb970 .part L_000001f4a3c8dbc0, 0, 16;
L_000001f4a3cfb510 .part L_000001f4a3c8dbc0, 0, 26;
L_000001f4a3cfc230 .concat [ 26 4 0 0], L_000001f4a3cfb510, L_000001f4a3cfd078;
L_000001f4a3cfc050 .part v000001f4a3cf2d80_0, 2, 30;
L_000001f4a3cfbd30 .part v000001f4a3c76ad0_0, 0, 30;
L_000001f4a3d55860 .concat [ 1 31 0 0], v000001f4a3c86e30_0, L_000001f4a3cfd1e0;
L_000001f4a3d56080 .cmp/eq 32, L_000001f4a3d55860, L_000001f4a3cfd228;
L_000001f4a3d566c0 .functor MUXZ 32, o000001f4a3cb1648, L_000001f4a3c8e560, L_000001f4a3d56080, C4<>;
S_000001f4a3c37cd0 .scope module, "ALU" "alu" 3 94, 4 9 0, S_000001f4a3c09f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "S";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /OUTPUT 1 "Cout";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /INPUT 32 "B";
    .port_info 5 /INPUT 1 "Cin";
    .port_info 6 /INPUT 3 "alu_ops";
v000001f4a3c85a30_0 .net "A", 31 0, L_000001f4a3c8e330;  alias, 1 drivers
v000001f4a3c85fd0_0 .net "B", 31 0, L_000001f4a3d56d00;  alias, 1 drivers
v000001f4a3c86890_0 .net "Cin", 0 0, v000001f4a3cae0a0_0;  1 drivers
v000001f4a3c86930_0 .var "Cout", 0 0;
v000001f4a3c86610_0 .var "S", 31 0;
v000001f4a3c869d0_0 .net "alu_ops", 2 0, v000001f4a3c85c10_0;  alias, 1 drivers
v000001f4a3c86070_0 .net "z", 0 0, L_000001f4a3d55720;  alias, 1 drivers
E_000001f4a3c717f0 .event anyedge, v000001f4a3c869d0_0, v000001f4a3c85fd0_0, v000001f4a3c85a30_0;
L_000001f4a3d55720 .reduce/nor v000001f4a3c86610_0;
S_000001f4a3c37e60 .scope module, "CONTROLUNIT" "control" 3 96, 5 10 0, S_000001f4a3c09f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sel_pc";
    .port_info 1 /OUTPUT 1 "sel_addpc";
    .port_info 2 /OUTPUT 1 "sel_wr";
    .port_info 3 /OUTPUT 1 "sel_b";
    .port_info 4 /OUTPUT 1 "sel_data";
    .port_info 5 /OUTPUT 1 "reg_wr";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /OUTPUT 2 "ext_ops";
    .port_info 8 /OUTPUT 3 "alu_ops";
    .port_info 9 /INPUT 6 "opcode";
    .port_info 10 /INPUT 11 "reserved";
    .port_info 11 /INPUT 1 "z_flag";
P_000001f4a3c18db0 .param/l "ADD" 1 5 40, C4<000001>;
P_000001f4a3c18de8 .param/l "ALU" 1 5 37, C4<000001>;
P_000001f4a3c18e20 .param/l "BEQ" 1 5 43, C4<100100>;
P_000001f4a3c18e58 .param/l "JMP" 1 5 44, C4<110000>;
P_000001f4a3c18e90 .param/l "LW" 1 5 41, C4<011000>;
P_000001f4a3c18ec8 .param/l "ORI" 1 5 38, C4<010000>;
P_000001f4a3c18f00 .param/l "ORUI" 1 5 39, C4<010001>;
P_000001f4a3c18f38 .param/l "SW" 1 5 42, C4<011100>;
L_000001f4a3c8ddf0 .functor OR 1, L_000001f4a3d55f40, L_000001f4a3d55400, C4<0>, C4<0>;
L_000001f4a3cfd300 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f4a3c85ad0_0 .net/2u *"_ivl_18", 5 0, L_000001f4a3cfd300;  1 drivers
v000001f4a3c85b70_0 .net *"_ivl_20", 0 0, L_000001f4a3d55f40;  1 drivers
L_000001f4a3cfd348 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f4a3c86cf0_0 .net/2u *"_ivl_22", 10 0, L_000001f4a3cfd348;  1 drivers
v000001f4a3c86110_0 .net *"_ivl_24", 0 0, L_000001f4a3d55400;  1 drivers
v000001f4a3c86430_0 .net *"_ivl_27", 0 0, L_000001f4a3c8ddf0;  1 drivers
v000001f4a3c85c10_0 .var "alu_ops", 2 0;
v000001f4a3c870b0_0 .var "ext_ops", 1 0;
v000001f4a3c86e30_0 .var "mem_wr", 0 0;
v000001f4a3c86f70_0 .net "opcode", 5 0, L_000001f4a3cfb470;  alias, 1 drivers
v000001f4a3c85d50_0 .var "reg_wr", 0 0;
v000001f4a3c871f0_0 .net "reserved", 10 0, L_000001f4a3cfce10;  alias, 1 drivers
v000001f4a3c866b0_0 .var "sel_addpc", 0 0;
v000001f4a3c86750_0 .var "sel_b", 0 0;
v000001f4a3c87290_0 .var "sel_data", 0 0;
v000001f4a3c76350_0 .var "sel_pc", 0 0;
v000001f4a3c76d50_0 .var "sel_wr", 0 0;
v000001f4a3c75ef0_0 .net "z_flag", 0 0, L_000001f4a3d55720;  alias, 1 drivers
E_000001f4a3c712f0 .event anyedge, L_000001f4a3c8ddf0;
E_000001f4a3c716b0 .event anyedge, v000001f4a3c86f70_0;
E_000001f4a3c71870 .event anyedge, v000001f4a3c86070_0, v000001f4a3c86f70_0;
L_000001f4a3d55f40 .cmp/ne 6, L_000001f4a3cfb470, L_000001f4a3cfd300;
L_000001f4a3d55400 .cmp/ne 11, L_000001f4a3cfce10, L_000001f4a3cfd348;
S_000001f4a3c18f80 .scope module, "EXTENDER" "extender" 3 64, 6 10 0, S_000001f4a3c09f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data32";
    .port_info 1 /INPUT 16 "data16";
    .port_info 2 /INPUT 2 "ext_ops";
v000001f4a3c760d0_0 .net "data16", 15 0, L_000001f4a3cfb970;  alias, 1 drivers
v000001f4a3c76ad0_0 .var "data32", 31 0;
v000001f4a3c77750_0 .net "ext_ops", 1 0, v000001f4a3c870b0_0;  alias, 1 drivers
E_000001f4a3c71230 .event anyedge, v000001f4a3c760d0_0, v000001f4a3c870b0_0;
S_000001f4a3c0b6b0 .scope module, "MUXADDPC" "mux2_1" 3 46, 7 9 0, S_000001f4a3c09f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "out";
    .port_info 1 /INPUT 30 "in0";
    .port_info 2 /INPUT 30 "in1";
    .port_info 3 /INPUT 1 "sel";
P_000001f4a3c71a70 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000011110>;
L_000001f4a3cfd198 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4a3c77890_0 .net "in0", 29 0, L_000001f4a3cfd198;  1 drivers
v000001f4a3c76e90_0 .net "in1", 29 0, L_000001f4a3cfbd30;  1 drivers
v000001f4a3c76530_0 .net "out", 29 0, L_000001f4a3cfbc90;  alias, 1 drivers
v000001f4a3c76170_0 .net "sel", 0 0, v000001f4a3c866b0_0;  alias, 1 drivers
L_000001f4a3cfbc90 .functor MUXZ 30, L_000001f4a3cfd198, L_000001f4a3cfbd30, v000001f4a3c866b0_0, C4<>;
S_000001f4a3c0b840 .scope module, "MUXB" "mux2_1" 3 93, 7 9 0, S_000001f4a3c09f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 1 "sel";
P_000001f4a3c711f0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v000001f4a3c765d0_0 .net "in0", 31 0, L_000001f4a3c8e560;  alias, 1 drivers
v000001f4a3c77930_0 .net "in1", 31 0, v000001f4a3c76ad0_0;  alias, 1 drivers
v000001f4a3c77070_0 .net "out", 31 0, L_000001f4a3d56d00;  alias, 1 drivers
v000001f4a3c77430_0 .net "sel", 0 0, v000001f4a3c86750_0;  alias, 1 drivers
L_000001f4a3d56d00 .functor MUXZ 32, L_000001f4a3c8e560, v000001f4a3c76ad0_0, v000001f4a3c86750_0, C4<>;
S_000001f4a3c3b690 .scope module, "MUXDATA" "mux2_1" 3 92, 7 9 0, S_000001f4a3c09f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 1 "sel";
P_000001f4a3c71330 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v000001f4a3c774d0_0 .net "in0", 31 0, v000001f4a3c86610_0;  alias, 1 drivers
v000001f4a3c77bb0_0 .net "in1", 31 0, L_000001f4a3c8e1e0;  alias, 1 drivers
v000001f4a3c77a70_0 .net "out", 31 0, L_000001f4a3d55680;  alias, 1 drivers
v000001f4a3c763f0_0 .net "sel", 0 0, v000001f4a3c87290_0;  alias, 1 drivers
L_000001f4a3d55680 .functor MUXZ 32, v000001f4a3c86610_0, L_000001f4a3c8e1e0, v000001f4a3c87290_0, C4<>;
S_000001f4a3c3b820 .scope module, "MUXRW" "mux2_1" 3 90, 7 9 0, S_000001f4a3c09f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "out";
    .port_info 1 /INPUT 5 "in0";
    .port_info 2 /INPUT 5 "in1";
    .port_info 3 /INPUT 1 "sel";
P_000001f4a3c715b0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000000101>;
v000001f4a3c64360_0 .net "in0", 4 0, L_000001f4a3cfceb0;  alias, 1 drivers
v000001f4a3c64400_0 .net "in1", 4 0, L_000001f4a3cfccd0;  alias, 1 drivers
v000001f4a3c64c20_0 .net "out", 4 0, L_000001f4a3d55900;  alias, 1 drivers
v000001f4a3cac2a0_0 .net "sel", 0 0, v000001f4a3c76d50_0;  alias, 1 drivers
L_000001f4a3d55900 .functor MUXZ 5, L_000001f4a3cfceb0, L_000001f4a3cfccd0, v000001f4a3c76d50_0, C4<>;
S_000001f4a3c44b50 .scope module, "MUXSELPC" "mux2_1" 3 47, 7 9 0, S_000001f4a3c09f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "out";
    .port_info 1 /INPUT 30 "in0";
    .port_info 2 /INPUT 30 "in1";
    .port_info 3 /INPUT 1 "sel";
P_000001f4a3c71d30 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000011110>;
v000001f4a3cad6a0_0 .net "in0", 29 0, L_000001f4a3cfb5b0;  alias, 1 drivers
v000001f4a3cacfc0_0 .net "in1", 29 0, L_000001f4a3cfc230;  alias, 1 drivers
v000001f4a3cadb00_0 .net "out", 29 0, L_000001f4a3cfc2d0;  alias, 1 drivers
v000001f4a3cadba0_0 .net "sel", 0 0, v000001f4a3c76350_0;  alias, 1 drivers
L_000001f4a3cfc2d0 .functor MUXZ 30, L_000001f4a3cfb5b0, L_000001f4a3cfc230, v000001f4a3c76350_0, C4<>;
S_000001f4a3c44ce0 .scope module, "PCADDER" "adder" 3 45, 8 9 0, S_000001f4a3c09f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 30 "A";
    .port_info 3 /INPUT 30 "B";
    .port_info 4 /INPUT 1 "Cin";
P_000001f4a3c716f0 .param/l "WIDTH" 0 8 10, +C4<00000000000000000000000000011110>;
v000001f4a3cacde0_0 .net "A", 29 0, L_000001f4a3cfc050;  1 drivers
v000001f4a3cac520_0 .net "B", 29 0, L_000001f4a3cfbc90;  alias, 1 drivers
L_000001f4a3cfd150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f4a3cac340_0 .net "Cin", 0 0, L_000001f4a3cfd150;  1 drivers
v000001f4a3cacc00_0 .net "Cout", 0 0, L_000001f4a3cfba10;  alias, 1 drivers
v000001f4a3cacb60_0 .net "S", 29 0, L_000001f4a3cfb5b0;  alias, 1 drivers
L_000001f4a3cfd108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4a3cadce0_0 .net *"_ivl_10", 0 0, L_000001f4a3cfd108;  1 drivers
v000001f4a3cac480_0 .net *"_ivl_11", 30 0, L_000001f4a3cfc190;  1 drivers
L_000001f4a3cfd4b0 .functor BUFT 1, C4<0000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f4a3cae000_0 .net *"_ivl_13", 30 0, L_000001f4a3cfd4b0;  1 drivers
v000001f4a3cad060_0 .net *"_ivl_17", 30 0, L_000001f4a3cfbbf0;  1 drivers
v000001f4a3cacca0_0 .net *"_ivl_3", 30 0, L_000001f4a3cfbab0;  1 drivers
L_000001f4a3cfd0c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4a3cad920_0 .net *"_ivl_6", 0 0, L_000001f4a3cfd0c0;  1 drivers
v000001f4a3cac3e0_0 .net *"_ivl_7", 30 0, L_000001f4a3cfbb50;  1 drivers
L_000001f4a3cfba10 .part L_000001f4a3cfbbf0, 30, 1;
L_000001f4a3cfb5b0 .part L_000001f4a3cfbbf0, 0, 30;
L_000001f4a3cfbab0 .concat [ 30 1 0 0], L_000001f4a3cfc050, L_000001f4a3cfd0c0;
L_000001f4a3cfbb50 .concat [ 30 1 0 0], L_000001f4a3cfbc90, L_000001f4a3cfd108;
L_000001f4a3cfc190 .arith/sum 31, L_000001f4a3cfbab0, L_000001f4a3cfbb50;
L_000001f4a3cfbbf0 .arith/sum 31, L_000001f4a3cfc190, L_000001f4a3cfd4b0;
S_000001f4a3c32320 .scope module, "REGFILE" "regfile" 3 91, 9 9 0, S_000001f4a3c09f90;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 32 "A";
    .port_info 1 /OUTPUT 32 "B";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 5 "ra";
    .port_info 4 /INPUT 5 "rb";
    .port_info 5 /INPUT 5 "rw";
    .port_info 6 /INPUT 1 "nwr";
    .port_info 7 /INPUT 1 "clock";
L_000001f4a3c8e330 .functor BUFZ 32, L_000001f4a3d557c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f4a3c8e560 .functor BUFZ 32, L_000001f4a3d56260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f4a3cad740_0 .net "A", 31 0, L_000001f4a3c8e330;  alias, 1 drivers
v000001f4a3cac200_0 .net "B", 31 0, L_000001f4a3c8e560;  alias, 1 drivers
v000001f4a3cada60_0 .net *"_ivl_0", 31 0, L_000001f4a3d557c0;  1 drivers
v000001f4a3cad7e0_0 .net *"_ivl_10", 6 0, L_000001f4a3d56800;  1 drivers
L_000001f4a3cfd2b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4a3cac7a0_0 .net *"_ivl_13", 1 0, L_000001f4a3cfd2b8;  1 drivers
v000001f4a3cace80_0 .net *"_ivl_2", 6 0, L_000001f4a3d56580;  1 drivers
L_000001f4a3cfd270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4a3cac8e0_0 .net *"_ivl_5", 1 0, L_000001f4a3cfd270;  1 drivers
v000001f4a3cad380_0 .net *"_ivl_8", 31 0, L_000001f4a3d56260;  1 drivers
v000001f4a3cad100_0 .net "clock", 0 0, v000001f4a3cfc690_0;  alias, 1 drivers
v000001f4a3cad880_0 .net "data", 31 0, L_000001f4a3d55680;  alias, 1 drivers
v000001f4a3caca20_0 .var/i "i", 31 0;
v000001f4a3cad9c0_0 .net "nwr", 0 0, L_000001f4a3c8e170;  1 drivers
v000001f4a3cac5c0_0 .net "ra", 4 0, L_000001f4a3cfb150;  alias, 1 drivers
v000001f4a3cac660_0 .net "rb", 4 0, L_000001f4a3cfccd0;  alias, 1 drivers
v000001f4a3cad600 .array "regs", 0 31, 31 0;
v000001f4a3cacf20_0 .net "rw", 4 0, L_000001f4a3d55900;  alias, 1 drivers
E_000001f4a3c71370 .event posedge, v000001f4a3cad100_0;
L_000001f4a3d557c0 .array/port v000001f4a3cad600, L_000001f4a3d56580;
L_000001f4a3d56580 .concat [ 5 2 0 0], L_000001f4a3cfb150, L_000001f4a3cfd270;
L_000001f4a3d56260 .array/port v000001f4a3cad600, L_000001f4a3d56800;
L_000001f4a3d56800 .concat [ 5 2 0 0], L_000001f4a3cfccd0, L_000001f4a3cfd2b8;
S_000001f4a3c25190 .scope module, "DATAMEM" "memory" 2 26, 10 9 0, S_000001f4a3c939a0;
 .timescale -9 -12;
    .port_info 0 /INOUT 32 "data";
    .port_info 1 /INPUT 16 "address";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 12 "sw";
    .port_info 5 /OUTPUT 7 "seg";
    .port_info 6 /OUTPUT 4 "an";
    .port_info 7 /OUTPUT 1 "dp";
P_000001f4a3bec700 .param/l "ADDR_WIDTH" 0 10 11, +C4<00000000000000000000000000010000>;
P_000001f4a3bec738 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000100000>;
L_000001f4a3c8e5d0 .functor BUFZ 1, v000001f4a3cfc690_0, C4<0>, C4<0>, C4<0>;
v000001f4a3cf7450_0 .net *"_ivl_54", 31 0, L_000001f4a3d56ee0;  1 drivers
L_000001f4a3cfd3d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4a3cf7090_0 .net *"_ivl_57", 30 0, L_000001f4a3cfd3d8;  1 drivers
L_000001f4a3cfd420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4a3cf8df0_0 .net/2u *"_ivl_58", 31 0, L_000001f4a3cfd420;  1 drivers
v000001f4a3cf71d0_0 .net *"_ivl_60", 0 0, L_000001f4a3d56bc0;  1 drivers
o000001f4a3cb2e18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001f4a3cf74f0_0 name=_ivl_62
v000001f4a3cf7770_0 .net *"_ivl_70", 0 0, L_000001f4a3c8e5d0;  1 drivers
v000001f4a3cf7810_0 .net "address", 15 0, L_000001f4a3d55220;  1 drivers
v000001f4a3cf78b0_0 .net "an", 3 0, L_000001f4a3d56760;  alias, 1 drivers
v000001f4a3cf7950_0 .net "an0", 0 0, L_000001f4a3d56b20;  1 drivers
v000001f4a3cf79f0_0 .net "an1", 0 0, L_000001f4a3d56a80;  1 drivers
v000001f4a3cf7a90_0 .net "an2", 0 0, L_000001f4a3d56300;  1 drivers
v000001f4a3cf7b30_0 .net "an3", 0 0, L_000001f4a3d55b80;  1 drivers
v000001f4a3cfc550_0 .net "clock", 0 0, v000001f4a3cfc690_0;  alias, 1 drivers
v000001f4a3cfc730_0 .net8 "data", 31 0, RS_000001f4a3cb1708;  alias, 2 drivers
v000001f4a3cfb290_0 .var "data_out", 31 0;
v000001f4a3cfc5f0_0 .net "dp", 0 0, L_000001f4a3cfd468;  alias, 1 drivers
v000001f4a3cfb6f0 .array "mem", 32768 0, 31 0;
v000001f4a3cfb650_0 .var "num0", 3 0;
v000001f4a3cfb3d0_0 .var "num1", 3 0;
v000001f4a3cfc9b0_0 .var "num2", 3 0;
v000001f4a3cfb790_0 .var "num3", 3 0;
v000001f4a3cfbf10_0 .net "seg", 6 0, L_000001f4a3c8de60;  alias, 1 drivers
v000001f4a3cfbdd0_0 .net "sw", 11 0, o000001f4a3cb2f08;  alias, 0 drivers
v000001f4a3cfb830_0 .net "targetClk", 0 0, v000001f4a3cf3640_0;  1 drivers
v000001f4a3cfbe70_0 .net "tclk", 18 0, L_000001f4a3d55ea0;  1 drivers
v000001f4a3cfbfb0_0 .net "wr", 0 0, v000001f4a3c86e30_0;  alias, 1 drivers
E_000001f4a3c71ab0 .event anyedge, v000001f4a3cf7810_0;
L_000001f4a3d552c0 .part L_000001f4a3d55ea0, 0, 1;
L_000001f4a3d56620 .part L_000001f4a3d55ea0, 1, 1;
L_000001f4a3d563a0 .part L_000001f4a3d55ea0, 2, 1;
L_000001f4a3d55540 .part L_000001f4a3d55ea0, 3, 1;
L_000001f4a3d550e0 .part L_000001f4a3d55ea0, 4, 1;
L_000001f4a3d56e40 .part L_000001f4a3d55ea0, 5, 1;
L_000001f4a3d56120 .part L_000001f4a3d55ea0, 6, 1;
L_000001f4a3d55fe0 .part L_000001f4a3d55ea0, 7, 1;
L_000001f4a3d568a0 .part L_000001f4a3d55ea0, 8, 1;
L_000001f4a3d569e0 .part L_000001f4a3d55ea0, 9, 1;
L_000001f4a3d55180 .part L_000001f4a3d55ea0, 10, 1;
L_000001f4a3d56940 .part L_000001f4a3d55ea0, 11, 1;
L_000001f4a3d55360 .part L_000001f4a3d55ea0, 12, 1;
L_000001f4a3d56c60 .part L_000001f4a3d55ea0, 13, 1;
L_000001f4a3d555e0 .part L_000001f4a3d55ea0, 14, 1;
L_000001f4a3d55a40 .part L_000001f4a3d55ea0, 15, 1;
L_000001f4a3d561c0 .part L_000001f4a3d55ea0, 16, 1;
L_000001f4a3d55ae0 .part L_000001f4a3d55ea0, 17, 1;
L_000001f4a3d56ee0 .concat [ 1 31 0 0], v000001f4a3c86e30_0, L_000001f4a3cfd3d8;
L_000001f4a3d56bc0 .cmp/eq 32, L_000001f4a3d56ee0, L_000001f4a3cfd420;
L_000001f4a3d56da0 .functor MUXZ 32, o000001f4a3cb2e18, v000001f4a3cfb290_0, L_000001f4a3d56bc0, C4<>;
LS_000001f4a3d55ea0_0_0 .concat8 [ 1 1 1 1], L_000001f4a3c8e5d0, v000001f4a3cf2f60_0, v000001f4a3cf2100_0, v000001f4a3cf2920_0;
LS_000001f4a3d55ea0_0_4 .concat8 [ 1 1 1 1], v000001f4a3cf3a00_0, v000001f4a3cf3820_0, v000001f4a3cf3aa0_0, v000001f4a3cf2c40_0;
LS_000001f4a3d55ea0_0_8 .concat8 [ 1 1 1 1], v000001f4a3cf3b40_0, v000001f4a3cf7bd0_0, v000001f4a3cf7db0_0, v000001f4a3cf7e50_0;
LS_000001f4a3d55ea0_0_12 .concat8 [ 1 1 1 1], v000001f4a3cf7130_0, v000001f4a3cf8b70_0, v000001f4a3cf8d50_0, v000001f4a3cf7270_0;
LS_000001f4a3d55ea0_0_16 .concat8 [ 1 1 1 0], v000001f4a3cf7c70_0, v000001f4a3cf7f90_0, v000001f4a3cf8170_0;
LS_000001f4a3d55ea0_1_0 .concat8 [ 4 4 4 4], LS_000001f4a3d55ea0_0_0, LS_000001f4a3d55ea0_0_4, LS_000001f4a3d55ea0_0_8, LS_000001f4a3d55ea0_0_12;
LS_000001f4a3d55ea0_1_4 .concat8 [ 3 0 0 0], LS_000001f4a3d55ea0_0_16;
L_000001f4a3d55ea0 .concat8 [ 16 3 0 0], LS_000001f4a3d55ea0_1_0, LS_000001f4a3d55ea0_1_4;
L_000001f4a3d56f80 .part L_000001f4a3d55ea0, 18, 1;
L_000001f4a3d56760 .concat [ 1 1 1 1], L_000001f4a3d56b20, L_000001f4a3d56a80, L_000001f4a3d56300, L_000001f4a3d55b80;
S_000001f4a3c25320 .scope begin, "MEM_WRITE" "MEM_WRITE" 10 64, 10 64 0, S_000001f4a3c25190;
 .timescale -9 -12;
S_000001f4a3c473f0 .scope module, "fdivTarget" "clockDiv" 10 37, 11 1 0, S_000001f4a3c25190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf2880_0 .net "clk", 0 0, L_000001f4a3d56f80;  1 drivers
v000001f4a3cf3640_0 .var "clkDiv", 0 0;
E_000001f4a3c71b30 .event posedge, v000001f4a3cf2880_0;
S_000001f4a3c47580 .scope generate, "genblk1[0]" "genblk1[0]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c714f0 .param/l "c" 0 10 34, +C4<00>;
S_000001f4a3cf4390 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3c47580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf2b00_0 .net "clk", 0 0, L_000001f4a3d552c0;  1 drivers
v000001f4a3cf2f60_0 .var "clkDiv", 0 0;
E_000001f4a3c71d70 .event posedge, v000001f4a3cf2b00_0;
S_000001f4a3cf49d0 .scope generate, "genblk1[1]" "genblk1[1]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c719b0 .param/l "c" 0 10 34, +C4<01>;
S_000001f4a3cf4840 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf49d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf3500_0 .net "clk", 0 0, L_000001f4a3d56620;  1 drivers
v000001f4a3cf2100_0 .var "clkDiv", 0 0;
E_000001f4a3c719f0 .event posedge, v000001f4a3cf3500_0;
S_000001f4a3cf4b60 .scope generate, "genblk1[2]" "genblk1[2]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c70ef0 .param/l "c" 0 10 34, +C4<010>;
S_000001f4a3cf4cf0 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf4b60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf3c80_0 .net "clk", 0 0, L_000001f4a3d563a0;  1 drivers
v000001f4a3cf2920_0 .var "clkDiv", 0 0;
E_000001f4a3c71b70 .event posedge, v000001f4a3cf3c80_0;
S_000001f4a3cf4e80 .scope generate, "genblk1[3]" "genblk1[3]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c71bb0 .param/l "c" 0 10 34, +C4<011>;
S_000001f4a3cf4070 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf4e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf3dc0_0 .net "clk", 0 0, L_000001f4a3d55540;  1 drivers
v000001f4a3cf3a00_0 .var "clkDiv", 0 0;
E_000001f4a3c71e70 .event posedge, v000001f4a3cf3dc0_0;
S_000001f4a3cf4200 .scope generate, "genblk1[4]" "genblk1[4]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c71c30 .param/l "c" 0 10 34, +C4<0100>;
S_000001f4a3cf4520 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf4200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf36e0_0 .net "clk", 0 0, L_000001f4a3d550e0;  1 drivers
v000001f4a3cf3820_0 .var "clkDiv", 0 0;
E_000001f4a3c71c70 .event posedge, v000001f4a3cf36e0_0;
S_000001f4a3cf46b0 .scope generate, "genblk1[5]" "genblk1[5]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c71cb0 .param/l "c" 0 10 34, +C4<0101>;
S_000001f4a3cf61b0 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf46b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf3000_0 .net "clk", 0 0, L_000001f4a3d56e40;  1 drivers
v000001f4a3cf3aa0_0 .var "clkDiv", 0 0;
E_000001f4a3c71db0 .event posedge, v000001f4a3cf3000_0;
S_000001f4a3cf64d0 .scope generate, "genblk1[6]" "genblk1[6]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c71430 .param/l "c" 0 10 34, +C4<0110>;
S_000001f4a3cf56c0 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf64d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf2a60_0 .net "clk", 0 0, L_000001f4a3d56120;  1 drivers
v000001f4a3cf2c40_0 .var "clkDiv", 0 0;
E_000001f4a3c71e30 .event posedge, v000001f4a3cf2a60_0;
S_000001f4a3cf6980 .scope generate, "genblk1[7]" "genblk1[7]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c70f30 .param/l "c" 0 10 34, +C4<0111>;
S_000001f4a3cf6660 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf6980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf2ba0_0 .net "clk", 0 0, L_000001f4a3d55fe0;  1 drivers
v000001f4a3cf3b40_0 .var "clkDiv", 0 0;
E_000001f4a3c715f0 .event posedge, v000001f4a3cf2ba0_0;
S_000001f4a3cf6e30 .scope generate, "genblk1[8]" "genblk1[8]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c71470 .param/l "c" 0 10 34, +C4<01000>;
S_000001f4a3cf5210 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf6e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf3140_0 .net "clk", 0 0, L_000001f4a3d568a0;  1 drivers
v000001f4a3cf7bd0_0 .var "clkDiv", 0 0;
E_000001f4a3c71eb0 .event posedge, v000001f4a3cf3140_0;
S_000001f4a3cf53a0 .scope generate, "genblk1[9]" "genblk1[9]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c714b0 .param/l "c" 0 10 34, +C4<01001>;
S_000001f4a3cf67f0 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf53a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf7d10_0 .net "clk", 0 0, L_000001f4a3d569e0;  1 drivers
v000001f4a3cf7db0_0 .var "clkDiv", 0 0;
E_000001f4a3c70fb0 .event posedge, v000001f4a3cf7d10_0;
S_000001f4a3cf5850 .scope generate, "genblk1[10]" "genblk1[10]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c70ff0 .param/l "c" 0 10 34, +C4<01010>;
S_000001f4a3cf6ca0 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf5850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf7ef0_0 .net "clk", 0 0, L_000001f4a3d55180;  1 drivers
v000001f4a3cf7e50_0 .var "clkDiv", 0 0;
E_000001f4a3c71030 .event posedge, v000001f4a3cf7ef0_0;
S_000001f4a3cf5080 .scope generate, "genblk1[11]" "genblk1[11]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c72cb0 .param/l "c" 0 10 34, +C4<01011>;
S_000001f4a3cf6020 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf5080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf8e90_0 .net "clk", 0 0, L_000001f4a3d56940;  1 drivers
v000001f4a3cf7130_0 .var "clkDiv", 0 0;
E_000001f4a3c72ab0 .event posedge, v000001f4a3cf8e90_0;
S_000001f4a3cf59e0 .scope generate, "genblk1[12]" "genblk1[12]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c720b0 .param/l "c" 0 10 34, +C4<01100>;
S_000001f4a3cf5530 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf59e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf7310_0 .net "clk", 0 0, L_000001f4a3d55360;  1 drivers
v000001f4a3cf8b70_0 .var "clkDiv", 0 0;
E_000001f4a3c720f0 .event posedge, v000001f4a3cf7310_0;
S_000001f4a3cf5b70 .scope generate, "genblk1[13]" "genblk1[13]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c72670 .param/l "c" 0 10 34, +C4<01101>;
S_000001f4a3cf6b10 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf5b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf7590_0 .net "clk", 0 0, L_000001f4a3d56c60;  1 drivers
v000001f4a3cf8d50_0 .var "clkDiv", 0 0;
E_000001f4a3c72330 .event posedge, v000001f4a3cf7590_0;
S_000001f4a3cf6340 .scope generate, "genblk1[14]" "genblk1[14]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c72bb0 .param/l "c" 0 10 34, +C4<01110>;
S_000001f4a3cf5d00 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf6340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf8210_0 .net "clk", 0 0, L_000001f4a3d555e0;  1 drivers
v000001f4a3cf7270_0 .var "clkDiv", 0 0;
E_000001f4a3c726f0 .event posedge, v000001f4a3cf8210_0;
S_000001f4a3cf5e90 .scope generate, "genblk1[15]" "genblk1[15]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c72c30 .param/l "c" 0 10 34, +C4<01111>;
S_000001f4a3cfa040 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cf5e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf8030_0 .net "clk", 0 0, L_000001f4a3d55a40;  1 drivers
v000001f4a3cf7c70_0 .var "clkDiv", 0 0;
E_000001f4a3c72370 .event posedge, v000001f4a3cf8030_0;
S_000001f4a3cfa4f0 .scope generate, "genblk1[16]" "genblk1[16]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c73df0 .param/l "c" 0 10 34, +C4<010000>;
S_000001f4a3cf9870 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cfa4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf80d0_0 .net "clk", 0 0, L_000001f4a3d561c0;  1 drivers
v000001f4a3cf7f90_0 .var "clkDiv", 0 0;
E_000001f4a3c731b0 .event posedge, v000001f4a3cf80d0_0;
S_000001f4a3cfae50 .scope generate, "genblk1[17]" "genblk1[17]" 10 34, 10 34 0, S_000001f4a3c25190;
 .timescale -9 -12;
P_000001f4a3c72ff0 .param/l "c" 0 10 34, +C4<010001>;
S_000001f4a3cf9550 .scope module, "fDiv" "clockDiv" 10 35, 11 1 0, S_000001f4a3cfae50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001f4a3cf7630_0 .net "clk", 0 0, L_000001f4a3d55ae0;  1 drivers
v000001f4a3cf8170_0 .var "clkDiv", 0 0;
E_000001f4a3c73430 .event posedge, v000001f4a3cf7630_0;
S_000001f4a3cf9a00 .scope module, "heptaSeg" "heptaSeg" 10 42, 12 35 0, S_000001f4a3c25190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 7 "seg";
    .port_info 1 /OUTPUT 1 "dp";
    .port_info 2 /OUTPUT 1 "an0";
    .port_info 3 /OUTPUT 1 "an1";
    .port_info 4 /OUTPUT 1 "an2";
    .port_info 5 /OUTPUT 1 "an3";
    .port_info 6 /INPUT 4 "num0";
    .port_info 7 /INPUT 4 "num1";
    .port_info 8 /INPUT 4 "num2";
    .port_info 9 /INPUT 4 "num3";
    .port_info 10 /INPUT 1 "clk";
L_000001f4a3c8de60 .functor BUFZ 7, v000001f4a3cf8350_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001f4a3c8dc30 .functor NOT 4, v000001f4a3cf83f0_0, C4<0000>, C4<0000>, C4<0000>;
v000001f4a3cf73b0_0 .net *"_ivl_9", 3 0, L_000001f4a3c8dc30;  1 drivers
v000001f4a3cf8490_0 .net "an0", 0 0, L_000001f4a3d56b20;  alias, 1 drivers
v000001f4a3cf87b0_0 .net "an1", 0 0, L_000001f4a3d56a80;  alias, 1 drivers
v000001f4a3cf8670_0 .net "an2", 0 0, L_000001f4a3d56300;  alias, 1 drivers
v000001f4a3cf88f0_0 .net "an3", 0 0, L_000001f4a3d55b80;  alias, 1 drivers
v000001f4a3cf8990_0 .net "clk", 0 0, v000001f4a3cf3640_0;  alias, 1 drivers
v000001f4a3cf83f0_0 .var "dispEn", 3 0;
v000001f4a3cf8530_0 .net "dp", 0 0, L_000001f4a3cfd468;  alias, 1 drivers
v000001f4a3cf85d0_0 .var "hexIn", 3 0;
v000001f4a3cf8710_0 .var "ns", 1 0;
v000001f4a3cf8850_0 .net "num0", 3 0, v000001f4a3cfb650_0;  1 drivers
v000001f4a3cf76d0_0 .net "num1", 3 0, v000001f4a3cfb3d0_0;  1 drivers
v000001f4a3cf8a30_0 .net "num2", 3 0, v000001f4a3cfc9b0_0;  1 drivers
v000001f4a3cf8ad0_0 .net "num3", 3 0, v000001f4a3cfb790_0;  1 drivers
v000001f4a3cf8f30_0 .var "ps", 1 0;
v000001f4a3cf8c10_0 .net "seg", 6 0, L_000001f4a3c8de60;  alias, 1 drivers
v000001f4a3cf8cb0_0 .net "segments", 6 0, v000001f4a3cf8350_0;  1 drivers
E_000001f4a3c73630 .event anyedge, v000001f4a3cf8f30_0;
E_000001f4a3c736b0 .event posedge, v000001f4a3cf3640_0;
L_000001f4a3d55b80 .part L_000001f4a3c8dc30, 3, 1;
L_000001f4a3d56300 .part L_000001f4a3c8dc30, 2, 1;
L_000001f4a3d56a80 .part L_000001f4a3c8dc30, 1, 1;
L_000001f4a3d56b20 .part L_000001f4a3c8dc30, 0, 1;
S_000001f4a3cfa360 .scope module, "segmentDecode" "hex2heptaSegModule" 12 57, 12 2 0, S_000001f4a3cf9a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hex";
    .port_info 1 /OUTPUT 7 "segments";
v000001f4a3cf82b0_0 .net "hex", 3 0, v000001f4a3cf85d0_0;  1 drivers
v000001f4a3cf8350_0 .var "segments", 6 0;
E_000001f4a3c73a30 .event anyedge, v000001f4a3cf82b0_0;
S_000001f4a3cfa1d0 .scope module, "PROGMEM" "rom" 2 25, 13 9 0, S_000001f4a3c939a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data";
    .port_info 1 /INPUT 16 "address";
P_000001f4a3beae80 .param/l "ADDR_WIDTH" 0 13 11, +C4<00000000000000000000000000010000>;
P_000001f4a3beaeb8 .param/l "DATA_WIDTH" 0 13 10, +C4<00000000000000000000000000100000>;
L_000001f4a3c8d920 .functor BUFZ 32, L_000001f4a3d564e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f4a3cfb330_0 .net *"_ivl_0", 31 0, L_000001f4a3d564e0;  1 drivers
v000001f4a3cfc4b0_0 .net *"_ivl_2", 16 0, L_000001f4a3d559a0;  1 drivers
L_000001f4a3cfd390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4a3cfc370_0 .net *"_ivl_5", 0 0, L_000001f4a3cfd390;  1 drivers
v000001f4a3cfc910_0 .net "address", 15 0, L_000001f4a3d554a0;  1 drivers
v000001f4a3cfca50_0 .net "data", 31 0, L_000001f4a3c8d920;  alias, 1 drivers
v000001f4a3cfcd70 .array "mem", 32768 0, 31 0;
L_000001f4a3d564e0 .array/port v000001f4a3cfcd70, L_000001f4a3d559a0;
L_000001f4a3d559a0 .concat [ 16 1 0 0], L_000001f4a3d554a0, L_000001f4a3cfd390;
    .scope S_000001f4a3c18f80;
T_0 ;
    %wait E_000001f4a3c71230;
    %load/vec4 v000001f4a3c77750_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f4a3c760d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f4a3c76ad0_0, 0, 32;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000001f4a3c760d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001f4a3c760d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f4a3c76ad0_0, 0, 32;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000001f4a3c760d0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001f4a3c76ad0_0, 0, 32;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f4a3c32320;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4a3caca20_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001f4a3caca20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f4a3caca20_0;
    %store/vec4a v000001f4a3cad600, 4, 0;
    %load/vec4 v000001f4a3caca20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4a3caca20_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_000001f4a3c32320;
T_2 ;
    %wait E_000001f4a3c71370;
    %vpi_call 9 34 "$display", "%10d - A(REG[%d]) -  %h, B(REG[%d]) -  %h\012", $time, v000001f4a3cac5c0_0, v000001f4a3cad740_0, v000001f4a3cac660_0, v000001f4a3cac200_0 {0 0 0};
    %load/vec4 v000001f4a3cad9c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001f4a3cad880_0;
    %load/vec4 v000001f4a3cacf20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001f4a3cad600, 4, 0;
    %vpi_call 9 38 "$display", "%10d - REG[%d] <- %h", $time, v000001f4a3cacf20_0, v000001f4a3cad880_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f4a3c37cd0;
T_3 ;
    %wait E_000001f4a3c717f0;
    %load/vec4 v000001f4a3c869d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %load/vec4 v000001f4a3c85a30_0;
    %pad/u 33;
    %load/vec4 v000001f4a3c85fd0_0;
    %pad/u 33;
    %add;
    %load/vec4 v000001f4a3c86890_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001f4a3c86610_0, 0, 32;
    %store/vec4 v000001f4a3c86930_0, 0, 1;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v000001f4a3c85a30_0;
    %pad/u 33;
    %load/vec4 v000001f4a3c85fd0_0;
    %pad/u 33;
    %add;
    %load/vec4 v000001f4a3c86890_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001f4a3c86610_0, 0, 32;
    %store/vec4 v000001f4a3c86930_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v000001f4a3c85a30_0;
    %pad/u 33;
    %load/vec4 v000001f4a3c85fd0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001f4a3c86610_0, 0, 32;
    %store/vec4 v000001f4a3c86930_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v000001f4a3c85a30_0;
    %load/vec4 v000001f4a3c85fd0_0;
    %or;
    %store/vec4 v000001f4a3c86610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c86930_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v000001f4a3c85a30_0;
    %load/vec4 v000001f4a3c85fd0_0;
    %and;
    %store/vec4 v000001f4a3c86610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c86930_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v000001f4a3c85a30_0;
    %load/vec4 v000001f4a3c85fd0_0;
    %xor;
    %store/vec4 v000001f4a3c86610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c86930_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v000001f4a3c85a30_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f4a3c86610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c86930_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v000001f4a3c85a30_0;
    %inv;
    %store/vec4 v000001f4a3c86610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c86930_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v000001f4a3c85fd0_0;
    %inv;
    %store/vec4 v000001f4a3c86610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c86930_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f4a3c37e60;
T_4 ;
    %wait E_000001f4a3c716b0;
    %load/vec4 v000001f4a3c86f70_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c76350_0, 0, 1;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c76350_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f4a3c37e60;
T_5 ;
    %wait E_000001f4a3c71870;
    %load/vec4 v000001f4a3c86f70_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c866b0_0, 0, 1;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v000001f4a3c75ef0_0;
    %store/vec4 v000001f4a3c866b0_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f4a3c37e60;
T_6 ;
    %wait E_000001f4a3c716b0;
    %load/vec4 v000001f4a3c86f70_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c76d50_0, 0, 1;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c76d50_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c76d50_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c76d50_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f4a3c37e60;
T_7 ;
    %wait E_000001f4a3c716b0;
    %load/vec4 v000001f4a3c86f70_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c86750_0, 0, 1;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c86750_0, 0, 1;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c86750_0, 0, 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c86750_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c86750_0, 0, 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f4a3c37e60;
T_8 ;
    %wait E_000001f4a3c716b0;
    %load/vec4 v000001f4a3c86f70_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c87290_0, 0, 1;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c87290_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f4a3c37e60;
T_9 ;
    %wait E_000001f4a3c716b0;
    %load/vec4 v000001f4a3c86f70_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c85d50_0, 0, 1;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c85d50_0, 0, 1;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c85d50_0, 0, 1;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c85d50_0, 0, 1;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c85d50_0, 0, 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f4a3c37e60;
T_10 ;
    %wait E_000001f4a3c716b0;
    %load/vec4 v000001f4a3c86f70_0;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3c86e30_0, 0, 1;
    %jmp T_10.2;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3c86e30_0, 0, 1;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001f4a3c37e60;
T_11 ;
    %wait E_000001f4a3c716b0;
    %load/vec4 v000001f4a3c86f70_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4a3c870b0_0, 0, 2;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4a3c870b0_0, 0, 2;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f4a3c870b0_0, 0, 2;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f4a3c870b0_0, 0, 2;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f4a3c870b0_0, 0, 2;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001f4a3c37e60;
T_12 ;
    %wait E_000001f4a3c712f0;
    %load/vec4 v000001f4a3c86f70_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f4a3c85c10_0, 0, 3;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f4a3c85c10_0, 0, 3;
    %jmp T_12.5;
T_12.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f4a3c85c10_0, 0, 3;
    %jmp T_12.5;
T_12.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f4a3c85c10_0, 0, 3;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v000001f4a3c871f0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000001f4a3c85c10_0, 0, 3;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001f4a3c09f90;
T_13 ;
    %wait E_000001f4a3c71370;
    %load/vec4 v000001f4a3cf3780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4a3cf2d80_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001f4a3cf2060_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001f4a3cf2d80_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001f4a3c09f90;
T_14 ;
    %wait E_000001f4a3c71370;
    %load/vec4 v000001f4a3cf3780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf2ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cae0a0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001f4a3cf3be0_0;
    %store/vec4 v000001f4a3cf2ec0_0, 0, 1;
    %load/vec4 v000001f4a3cad2e0_0;
    %store/vec4 v000001f4a3cae0a0_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001f4a3cfa1d0;
T_15 ;
    %vpi_call 13 21 "$readmemb", "prog.list", v000001f4a3cfcd70 {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001f4a3cf4390;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf2f60_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001f4a3cf4390;
T_17 ;
    %wait E_000001f4a3c71d70;
    %load/vec4 v000001f4a3cf2f60_0;
    %inv;
    %store/vec4 v000001f4a3cf2f60_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f4a3cf4840;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf2100_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000001f4a3cf4840;
T_19 ;
    %wait E_000001f4a3c719f0;
    %load/vec4 v000001f4a3cf2100_0;
    %inv;
    %store/vec4 v000001f4a3cf2100_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000001f4a3cf4cf0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf2920_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_000001f4a3cf4cf0;
T_21 ;
    %wait E_000001f4a3c71b70;
    %load/vec4 v000001f4a3cf2920_0;
    %inv;
    %store/vec4 v000001f4a3cf2920_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_000001f4a3cf4070;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf3a00_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001f4a3cf4070;
T_23 ;
    %wait E_000001f4a3c71e70;
    %load/vec4 v000001f4a3cf3a00_0;
    %inv;
    %store/vec4 v000001f4a3cf3a00_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_000001f4a3cf4520;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf3820_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_000001f4a3cf4520;
T_25 ;
    %wait E_000001f4a3c71c70;
    %load/vec4 v000001f4a3cf3820_0;
    %inv;
    %store/vec4 v000001f4a3cf3820_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_000001f4a3cf61b0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf3aa0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_000001f4a3cf61b0;
T_27 ;
    %wait E_000001f4a3c71db0;
    %load/vec4 v000001f4a3cf3aa0_0;
    %inv;
    %store/vec4 v000001f4a3cf3aa0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_000001f4a3cf56c0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf2c40_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_000001f4a3cf56c0;
T_29 ;
    %wait E_000001f4a3c71e30;
    %load/vec4 v000001f4a3cf2c40_0;
    %inv;
    %store/vec4 v000001f4a3cf2c40_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_000001f4a3cf6660;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf3b40_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_000001f4a3cf6660;
T_31 ;
    %wait E_000001f4a3c715f0;
    %load/vec4 v000001f4a3cf3b40_0;
    %inv;
    %store/vec4 v000001f4a3cf3b40_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_000001f4a3cf5210;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf7bd0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_000001f4a3cf5210;
T_33 ;
    %wait E_000001f4a3c71eb0;
    %load/vec4 v000001f4a3cf7bd0_0;
    %inv;
    %store/vec4 v000001f4a3cf7bd0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_000001f4a3cf67f0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf7db0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_000001f4a3cf67f0;
T_35 ;
    %wait E_000001f4a3c70fb0;
    %load/vec4 v000001f4a3cf7db0_0;
    %inv;
    %store/vec4 v000001f4a3cf7db0_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_000001f4a3cf6ca0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf7e50_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_000001f4a3cf6ca0;
T_37 ;
    %wait E_000001f4a3c71030;
    %load/vec4 v000001f4a3cf7e50_0;
    %inv;
    %store/vec4 v000001f4a3cf7e50_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_000001f4a3cf6020;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf7130_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_000001f4a3cf6020;
T_39 ;
    %wait E_000001f4a3c72ab0;
    %load/vec4 v000001f4a3cf7130_0;
    %inv;
    %store/vec4 v000001f4a3cf7130_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_000001f4a3cf5530;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf8b70_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_000001f4a3cf5530;
T_41 ;
    %wait E_000001f4a3c720f0;
    %load/vec4 v000001f4a3cf8b70_0;
    %inv;
    %store/vec4 v000001f4a3cf8b70_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_000001f4a3cf6b10;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf8d50_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_000001f4a3cf6b10;
T_43 ;
    %wait E_000001f4a3c72330;
    %load/vec4 v000001f4a3cf8d50_0;
    %inv;
    %store/vec4 v000001f4a3cf8d50_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_000001f4a3cf5d00;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf7270_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_000001f4a3cf5d00;
T_45 ;
    %wait E_000001f4a3c726f0;
    %load/vec4 v000001f4a3cf7270_0;
    %inv;
    %store/vec4 v000001f4a3cf7270_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_000001f4a3cfa040;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf7c70_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_000001f4a3cfa040;
T_47 ;
    %wait E_000001f4a3c72370;
    %load/vec4 v000001f4a3cf7c70_0;
    %inv;
    %store/vec4 v000001f4a3cf7c70_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_000001f4a3cf9870;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf7f90_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_000001f4a3cf9870;
T_49 ;
    %wait E_000001f4a3c731b0;
    %load/vec4 v000001f4a3cf7f90_0;
    %inv;
    %store/vec4 v000001f4a3cf7f90_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_000001f4a3cf9550;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf8170_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_000001f4a3cf9550;
T_51 ;
    %wait E_000001f4a3c73430;
    %load/vec4 v000001f4a3cf8170_0;
    %inv;
    %store/vec4 v000001f4a3cf8170_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_000001f4a3c473f0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cf3640_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_000001f4a3c473f0;
T_53 ;
    %wait E_000001f4a3c71b30;
    %load/vec4 v000001f4a3cf3640_0;
    %inv;
    %store/vec4 v000001f4a3cf3640_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_000001f4a3cfa360;
T_54 ;
    %wait E_000001f4a3c73a30;
    %load/vec4 v000001f4a3cf82b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_54.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_54.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_54.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_54.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_54.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_54.15, 6;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001f4a3cf8350_0, 0, 7;
    %jmp T_54.17;
T_54.17 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000001f4a3cf9a00;
T_55 ;
    %wait E_000001f4a3c736b0;
    %load/vec4 v000001f4a3cf8710_0;
    %store/vec4 v000001f4a3cf8f30_0, 0, 2;
    %jmp T_55;
    .thread T_55;
    .scope S_000001f4a3cf9a00;
T_56 ;
    %wait E_000001f4a3c73630;
    %load/vec4 v000001f4a3cf8f30_0;
    %addi 1, 0, 2;
    %store/vec4 v000001f4a3cf8710_0, 0, 2;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_000001f4a3cf9a00;
T_57 ;
    %wait E_000001f4a3c73630;
    %load/vec4 v000001f4a3cf8f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %jmp T_57.4;
T_57.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f4a3cf83f0_0, 0, 4;
    %jmp T_57.4;
T_57.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f4a3cf83f0_0, 0, 4;
    %jmp T_57.4;
T_57.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f4a3cf83f0_0, 0, 4;
    %jmp T_57.4;
T_57.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f4a3cf83f0_0, 0, 4;
    %jmp T_57.4;
T_57.4 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001f4a3cf9a00;
T_58 ;
    %wait E_000001f4a3c73630;
    %load/vec4 v000001f4a3cf8f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %jmp T_58.4;
T_58.0 ;
    %load/vec4 v000001f4a3cf8850_0;
    %store/vec4 v000001f4a3cf85d0_0, 0, 4;
    %jmp T_58.4;
T_58.1 ;
    %load/vec4 v000001f4a3cf76d0_0;
    %store/vec4 v000001f4a3cf85d0_0, 0, 4;
    %jmp T_58.4;
T_58.2 ;
    %load/vec4 v000001f4a3cf8a30_0;
    %store/vec4 v000001f4a3cf85d0_0, 0, 4;
    %jmp T_58.4;
T_58.3 ;
    %load/vec4 v000001f4a3cf8ad0_0;
    %store/vec4 v000001f4a3cf85d0_0, 0, 4;
    %jmp T_58.4;
T_58.4 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_000001f4a3c25190;
T_59 ;
    %vpi_call 10 47 "$readmemb", "data.list", v000001f4a3cfb6f0 {0 0 0};
    %end;
    .thread T_59;
    .scope S_000001f4a3c25190;
T_60 ;
    %wait E_000001f4a3c71ab0;
    %load/vec4 v000001f4a3cf7810_0;
    %dup/vec4;
    %pushi/vec4 65520, 0, 16;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 65524, 0, 16;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 65528, 0, 16;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 65532, 0, 16;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 65504, 0, 16;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 65508, 0, 16;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 65512, 0, 16;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %load/vec4 v000001f4a3cf7810_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v000001f4a3cfb6f0, 4;
    %store/vec4 v000001f4a3cfb290_0, 0, 32;
    %jmp T_60.8;
T_60.0 ;
    %load/vec4 v000001f4a3cfb650_0;
    %pad/u 32;
    %store/vec4 v000001f4a3cfb290_0, 0, 32;
    %jmp T_60.8;
T_60.1 ;
    %load/vec4 v000001f4a3cfb3d0_0;
    %pad/u 32;
    %store/vec4 v000001f4a3cfb290_0, 0, 32;
    %jmp T_60.8;
T_60.2 ;
    %load/vec4 v000001f4a3cfc9b0_0;
    %pad/u 32;
    %store/vec4 v000001f4a3cfb290_0, 0, 32;
    %jmp T_60.8;
T_60.3 ;
    %load/vec4 v000001f4a3cfb790_0;
    %pad/u 32;
    %store/vec4 v000001f4a3cfb290_0, 0, 32;
    %jmp T_60.8;
T_60.4 ;
    %load/vec4 v000001f4a3cfbdd0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %store/vec4 v000001f4a3cfb290_0, 0, 32;
    %jmp T_60.8;
T_60.5 ;
    %load/vec4 v000001f4a3cfbdd0_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %store/vec4 v000001f4a3cfb290_0, 0, 32;
    %jmp T_60.8;
T_60.6 ;
    %load/vec4 v000001f4a3cfbdd0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %store/vec4 v000001f4a3cfb290_0, 0, 32;
    %jmp T_60.8;
T_60.8 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000001f4a3c25190;
T_61 ;
    %wait E_000001f4a3c71370;
    %fork t_1, S_000001f4a3c25320;
    %jmp t_0;
    .scope S_000001f4a3c25320;
t_1 ;
    %load/vec4 v000001f4a3cfbfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v000001f4a3cf7810_0;
    %dup/vec4;
    %pushi/vec4 65520, 0, 16;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 65524, 0, 16;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 65528, 0, 16;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 65532, 0, 16;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %load/vec4 v000001f4a3cfc730_0;
    %load/vec4 v000001f4a3cf7810_0;
    %pad/u 17;
    %ix/vec4 4;
    %store/vec4a v000001f4a3cfb6f0, 4, 0;
    %jmp T_61.7;
T_61.2 ;
    %load/vec4 v000001f4a3cfc730_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001f4a3cfb650_0, 0, 4;
    %jmp T_61.7;
T_61.3 ;
    %load/vec4 v000001f4a3cfc730_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001f4a3cfb3d0_0, 0, 4;
    %jmp T_61.7;
T_61.4 ;
    %load/vec4 v000001f4a3cfc730_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001f4a3cfc9b0_0, 0, 4;
    %jmp T_61.7;
T_61.5 ;
    %load/vec4 v000001f4a3cfc730_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000001f4a3cfb790_0, 0, 4;
    %jmp T_61.7;
T_61.7 ;
    %pop/vec4 1;
    %vpi_call 10 73 "$display", "%10d - MEM[%h] <- %h", $time, v000001f4a3cf7810_0, v000001f4a3cfc730_0 {0 0 0};
T_61.0 ;
    %end;
    .scope S_000001f4a3c25190;
t_0 %join;
    %jmp T_61;
    .thread T_61;
    .scope S_000001f4a3c939a0;
T_62 ;
    %vpi_call 2 30 "$dumpfile", "nano_sc_system.dump" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000100, S_000001f4a3c939a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cfc690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4a3cfc7d0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4a3cfc7d0_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_62;
    .scope S_000001f4a3c939a0;
T_63 ;
    %fork t_3, S_000001f4a3c09e00;
    %jmp t_2;
    .scope S_000001f4a3c09e00;
t_3 ;
    %delay 20000, 0;
    %load/vec4 v000001f4a3cfc690_0;
    %inv;
    %store/vec4 v000001f4a3cfc690_0, 0, 1;
    %end;
    .scope S_000001f4a3c939a0;
t_2 %join;
    %jmp T_63;
    .thread T_63;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "nano_sc_system.v";
    "nanocpu.v";
    "alu.v";
    "control.v";
    "extender.v";
    "mux2_1.v";
    "adder.v";
    "regfile.v";
    "memory.v";
    "clkDiv.v";
    "7seg.v";
    "rom.v";
