
ScreenTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052d8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009bc  080053e8  080053e8  000153e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005da4  08005da4  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005da4  08005da4  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005da4  08005da4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005da4  08005da4  00015da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005da8  08005da8  00015da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000078  08005e24  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000194  08005e24  00020194  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000baf3  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e90  00000000  00000000  0002bb94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  0002da28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc0  00000000  00000000  0002e6e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b52  00000000  00000000  0002f2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d334  00000000  00000000  00047df2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bd87  00000000  00000000  00055126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0ead  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004244  00000000  00000000  000e0f00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080053d0 	.word	0x080053d0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080053d0 	.word	0x080053d0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_frsub>:
 8000aec:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000af0:	e002      	b.n	8000af8 <__addsf3>
 8000af2:	bf00      	nop

08000af4 <__aeabi_fsub>:
 8000af4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000af8 <__addsf3>:
 8000af8:	0042      	lsls	r2, r0, #1
 8000afa:	bf1f      	itttt	ne
 8000afc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b00:	ea92 0f03 	teqne	r2, r3
 8000b04:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b08:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b0c:	d06a      	beq.n	8000be4 <__addsf3+0xec>
 8000b0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b12:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b16:	bfc1      	itttt	gt
 8000b18:	18d2      	addgt	r2, r2, r3
 8000b1a:	4041      	eorgt	r1, r0
 8000b1c:	4048      	eorgt	r0, r1
 8000b1e:	4041      	eorgt	r1, r0
 8000b20:	bfb8      	it	lt
 8000b22:	425b      	neglt	r3, r3
 8000b24:	2b19      	cmp	r3, #25
 8000b26:	bf88      	it	hi
 8000b28:	4770      	bxhi	lr
 8000b2a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b32:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b36:	bf18      	it	ne
 8000b38:	4240      	negne	r0, r0
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b42:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b46:	bf18      	it	ne
 8000b48:	4249      	negne	r1, r1
 8000b4a:	ea92 0f03 	teq	r2, r3
 8000b4e:	d03f      	beq.n	8000bd0 <__addsf3+0xd8>
 8000b50:	f1a2 0201 	sub.w	r2, r2, #1
 8000b54:	fa41 fc03 	asr.w	ip, r1, r3
 8000b58:	eb10 000c 	adds.w	r0, r0, ip
 8000b5c:	f1c3 0320 	rsb	r3, r3, #32
 8000b60:	fa01 f103 	lsl.w	r1, r1, r3
 8000b64:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b68:	d502      	bpl.n	8000b70 <__addsf3+0x78>
 8000b6a:	4249      	negs	r1, r1
 8000b6c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b70:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b74:	d313      	bcc.n	8000b9e <__addsf3+0xa6>
 8000b76:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b7a:	d306      	bcc.n	8000b8a <__addsf3+0x92>
 8000b7c:	0840      	lsrs	r0, r0, #1
 8000b7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b82:	f102 0201 	add.w	r2, r2, #1
 8000b86:	2afe      	cmp	r2, #254	; 0xfe
 8000b88:	d251      	bcs.n	8000c2e <__addsf3+0x136>
 8000b8a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b92:	bf08      	it	eq
 8000b94:	f020 0001 	biceq.w	r0, r0, #1
 8000b98:	ea40 0003 	orr.w	r0, r0, r3
 8000b9c:	4770      	bx	lr
 8000b9e:	0049      	lsls	r1, r1, #1
 8000ba0:	eb40 0000 	adc.w	r0, r0, r0
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bac:	d2ed      	bcs.n	8000b8a <__addsf3+0x92>
 8000bae:	fab0 fc80 	clz	ip, r0
 8000bb2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bb6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bba:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bbe:	bfaa      	itet	ge
 8000bc0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bc4:	4252      	neglt	r2, r2
 8000bc6:	4318      	orrge	r0, r3
 8000bc8:	bfbc      	itt	lt
 8000bca:	40d0      	lsrlt	r0, r2
 8000bcc:	4318      	orrlt	r0, r3
 8000bce:	4770      	bx	lr
 8000bd0:	f092 0f00 	teq	r2, #0
 8000bd4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bd8:	bf06      	itte	eq
 8000bda:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bde:	3201      	addeq	r2, #1
 8000be0:	3b01      	subne	r3, #1
 8000be2:	e7b5      	b.n	8000b50 <__addsf3+0x58>
 8000be4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000be8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bec:	bf18      	it	ne
 8000bee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf2:	d021      	beq.n	8000c38 <__addsf3+0x140>
 8000bf4:	ea92 0f03 	teq	r2, r3
 8000bf8:	d004      	beq.n	8000c04 <__addsf3+0x10c>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	bf08      	it	eq
 8000c00:	4608      	moveq	r0, r1
 8000c02:	4770      	bx	lr
 8000c04:	ea90 0f01 	teq	r0, r1
 8000c08:	bf1c      	itt	ne
 8000c0a:	2000      	movne	r0, #0
 8000c0c:	4770      	bxne	lr
 8000c0e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c12:	d104      	bne.n	8000c1e <__addsf3+0x126>
 8000c14:	0040      	lsls	r0, r0, #1
 8000c16:	bf28      	it	cs
 8000c18:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c1c:	4770      	bx	lr
 8000c1e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c22:	bf3c      	itt	cc
 8000c24:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c28:	4770      	bxcc	lr
 8000c2a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c2e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c36:	4770      	bx	lr
 8000c38:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c3c:	bf16      	itet	ne
 8000c3e:	4608      	movne	r0, r1
 8000c40:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c44:	4601      	movne	r1, r0
 8000c46:	0242      	lsls	r2, r0, #9
 8000c48:	bf06      	itte	eq
 8000c4a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c4e:	ea90 0f01 	teqeq	r0, r1
 8000c52:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_ui2f>:
 8000c58:	f04f 0300 	mov.w	r3, #0
 8000c5c:	e004      	b.n	8000c68 <__aeabi_i2f+0x8>
 8000c5e:	bf00      	nop

08000c60 <__aeabi_i2f>:
 8000c60:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c64:	bf48      	it	mi
 8000c66:	4240      	negmi	r0, r0
 8000c68:	ea5f 0c00 	movs.w	ip, r0
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c74:	4601      	mov	r1, r0
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	e01c      	b.n	8000cb6 <__aeabi_l2f+0x2a>

08000c7c <__aeabi_ul2f>:
 8000c7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c80:	bf08      	it	eq
 8000c82:	4770      	bxeq	lr
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e00a      	b.n	8000ca0 <__aeabi_l2f+0x14>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_l2f>:
 8000c8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c90:	bf08      	it	eq
 8000c92:	4770      	bxeq	lr
 8000c94:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c98:	d502      	bpl.n	8000ca0 <__aeabi_l2f+0x14>
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	ea5f 0c01 	movs.w	ip, r1
 8000ca4:	bf02      	ittt	eq
 8000ca6:	4684      	moveq	ip, r0
 8000ca8:	4601      	moveq	r1, r0
 8000caa:	2000      	moveq	r0, #0
 8000cac:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cb0:	bf08      	it	eq
 8000cb2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cb6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cba:	fabc f28c 	clz	r2, ip
 8000cbe:	3a08      	subs	r2, #8
 8000cc0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cc4:	db10      	blt.n	8000ce8 <__aeabi_l2f+0x5c>
 8000cc6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cca:	4463      	add	r3, ip
 8000ccc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cd0:	f1c2 0220 	rsb	r2, r2, #32
 8000cd4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cd8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cdc:	eb43 0002 	adc.w	r0, r3, r2
 8000ce0:	bf08      	it	eq
 8000ce2:	f020 0001 	biceq.w	r0, r0, #1
 8000ce6:	4770      	bx	lr
 8000ce8:	f102 0220 	add.w	r2, r2, #32
 8000cec:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf0:	f1c2 0220 	rsb	r2, r2, #32
 8000cf4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cf8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cfc:	eb43 0002 	adc.w	r0, r3, r2
 8000d00:	bf08      	it	eq
 8000d02:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_fmul>:
 8000d08:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d0c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d10:	bf1e      	ittt	ne
 8000d12:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d16:	ea92 0f0c 	teqne	r2, ip
 8000d1a:	ea93 0f0c 	teqne	r3, ip
 8000d1e:	d06f      	beq.n	8000e00 <__aeabi_fmul+0xf8>
 8000d20:	441a      	add	r2, r3
 8000d22:	ea80 0c01 	eor.w	ip, r0, r1
 8000d26:	0240      	lsls	r0, r0, #9
 8000d28:	bf18      	it	ne
 8000d2a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d2e:	d01e      	beq.n	8000d6e <__aeabi_fmul+0x66>
 8000d30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d34:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d38:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d3c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d48:	bf3e      	ittt	cc
 8000d4a:	0049      	lslcc	r1, r1, #1
 8000d4c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d50:	005b      	lslcc	r3, r3, #1
 8000d52:	ea40 0001 	orr.w	r0, r0, r1
 8000d56:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d5a:	2afd      	cmp	r2, #253	; 0xfd
 8000d5c:	d81d      	bhi.n	8000d9a <__aeabi_fmul+0x92>
 8000d5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d66:	bf08      	it	eq
 8000d68:	f020 0001 	biceq.w	r0, r0, #1
 8000d6c:	4770      	bx	lr
 8000d6e:	f090 0f00 	teq	r0, #0
 8000d72:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d76:	bf08      	it	eq
 8000d78:	0249      	lsleq	r1, r1, #9
 8000d7a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d7e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d82:	3a7f      	subs	r2, #127	; 0x7f
 8000d84:	bfc2      	ittt	gt
 8000d86:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d8a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d8e:	4770      	bxgt	lr
 8000d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d94:	f04f 0300 	mov.w	r3, #0
 8000d98:	3a01      	subs	r2, #1
 8000d9a:	dc5d      	bgt.n	8000e58 <__aeabi_fmul+0x150>
 8000d9c:	f112 0f19 	cmn.w	r2, #25
 8000da0:	bfdc      	itt	le
 8000da2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000da6:	4770      	bxle	lr
 8000da8:	f1c2 0200 	rsb	r2, r2, #0
 8000dac:	0041      	lsls	r1, r0, #1
 8000dae:	fa21 f102 	lsr.w	r1, r1, r2
 8000db2:	f1c2 0220 	rsb	r2, r2, #32
 8000db6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dba:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dbe:	f140 0000 	adc.w	r0, r0, #0
 8000dc2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dc6:	bf08      	it	eq
 8000dc8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dcc:	4770      	bx	lr
 8000dce:	f092 0f00 	teq	r2, #0
 8000dd2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd6:	bf02      	ittt	eq
 8000dd8:	0040      	lsleq	r0, r0, #1
 8000dda:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dde:	3a01      	subeq	r2, #1
 8000de0:	d0f9      	beq.n	8000dd6 <__aeabi_fmul+0xce>
 8000de2:	ea40 000c 	orr.w	r0, r0, ip
 8000de6:	f093 0f00 	teq	r3, #0
 8000dea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dee:	bf02      	ittt	eq
 8000df0:	0049      	lsleq	r1, r1, #1
 8000df2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df6:	3b01      	subeq	r3, #1
 8000df8:	d0f9      	beq.n	8000dee <__aeabi_fmul+0xe6>
 8000dfa:	ea41 010c 	orr.w	r1, r1, ip
 8000dfe:	e78f      	b.n	8000d20 <__aeabi_fmul+0x18>
 8000e00:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e04:	ea92 0f0c 	teq	r2, ip
 8000e08:	bf18      	it	ne
 8000e0a:	ea93 0f0c 	teqne	r3, ip
 8000e0e:	d00a      	beq.n	8000e26 <__aeabi_fmul+0x11e>
 8000e10:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e14:	bf18      	it	ne
 8000e16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	d1d8      	bne.n	8000dce <__aeabi_fmul+0xc6>
 8000e1c:	ea80 0001 	eor.w	r0, r0, r1
 8000e20:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e24:	4770      	bx	lr
 8000e26:	f090 0f00 	teq	r0, #0
 8000e2a:	bf17      	itett	ne
 8000e2c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e30:	4608      	moveq	r0, r1
 8000e32:	f091 0f00 	teqne	r1, #0
 8000e36:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e3a:	d014      	beq.n	8000e66 <__aeabi_fmul+0x15e>
 8000e3c:	ea92 0f0c 	teq	r2, ip
 8000e40:	d101      	bne.n	8000e46 <__aeabi_fmul+0x13e>
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	d10f      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e46:	ea93 0f0c 	teq	r3, ip
 8000e4a:	d103      	bne.n	8000e54 <__aeabi_fmul+0x14c>
 8000e4c:	024b      	lsls	r3, r1, #9
 8000e4e:	bf18      	it	ne
 8000e50:	4608      	movne	r0, r1
 8000e52:	d108      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e54:	ea80 0001 	eor.w	r0, r0, r1
 8000e58:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e64:	4770      	bx	lr
 8000e66:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e6a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e6e:	4770      	bx	lr

08000e70 <__aeabi_fdiv>:
 8000e70:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e74:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e78:	bf1e      	ittt	ne
 8000e7a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e7e:	ea92 0f0c 	teqne	r2, ip
 8000e82:	ea93 0f0c 	teqne	r3, ip
 8000e86:	d069      	beq.n	8000f5c <__aeabi_fdiv+0xec>
 8000e88:	eba2 0203 	sub.w	r2, r2, r3
 8000e8c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e90:	0249      	lsls	r1, r1, #9
 8000e92:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e96:	d037      	beq.n	8000f08 <__aeabi_fdiv+0x98>
 8000e98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e9c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ea0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ea4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	bf38      	it	cc
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eb2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	bf24      	itt	cs
 8000eba:	1a5b      	subcs	r3, r3, r1
 8000ebc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ec0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ec4:	bf24      	itt	cs
 8000ec6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eca:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ece:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ed2:	bf24      	itt	cs
 8000ed4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ed8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000edc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ee0:	bf24      	itt	cs
 8000ee2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ee6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	bf18      	it	ne
 8000eee:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ef2:	d1e0      	bne.n	8000eb6 <__aeabi_fdiv+0x46>
 8000ef4:	2afd      	cmp	r2, #253	; 0xfd
 8000ef6:	f63f af50 	bhi.w	8000d9a <__aeabi_fmul+0x92>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f00:	bf08      	it	eq
 8000f02:	f020 0001 	biceq.w	r0, r0, #1
 8000f06:	4770      	bx	lr
 8000f08:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f0c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f10:	327f      	adds	r2, #127	; 0x7f
 8000f12:	bfc2      	ittt	gt
 8000f14:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f18:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f1c:	4770      	bxgt	lr
 8000f1e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f22:	f04f 0300 	mov.w	r3, #0
 8000f26:	3a01      	subs	r2, #1
 8000f28:	e737      	b.n	8000d9a <__aeabi_fmul+0x92>
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fdiv+0xc2>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fdiv+0xda>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e795      	b.n	8000e88 <__aeabi_fdiv+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	d108      	bne.n	8000f78 <__aeabi_fdiv+0x108>
 8000f66:	0242      	lsls	r2, r0, #9
 8000f68:	f47f af7d 	bne.w	8000e66 <__aeabi_fmul+0x15e>
 8000f6c:	ea93 0f0c 	teq	r3, ip
 8000f70:	f47f af70 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e776      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f78:	ea93 0f0c 	teq	r3, ip
 8000f7c:	d104      	bne.n	8000f88 <__aeabi_fdiv+0x118>
 8000f7e:	024b      	lsls	r3, r1, #9
 8000f80:	f43f af4c 	beq.w	8000e1c <__aeabi_fmul+0x114>
 8000f84:	4608      	mov	r0, r1
 8000f86:	e76e      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f88:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f8c:	bf18      	it	ne
 8000f8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f92:	d1ca      	bne.n	8000f2a <__aeabi_fdiv+0xba>
 8000f94:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f98:	f47f af5c 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f9c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fa0:	f47f af3c 	bne.w	8000e1c <__aeabi_fmul+0x114>
 8000fa4:	e75f      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000fa6:	bf00      	nop

08000fa8 <__gesf2>:
 8000fa8:	f04f 3cff 	mov.w	ip, #4294967295
 8000fac:	e006      	b.n	8000fbc <__cmpsf2+0x4>
 8000fae:	bf00      	nop

08000fb0 <__lesf2>:
 8000fb0:	f04f 0c01 	mov.w	ip, #1
 8000fb4:	e002      	b.n	8000fbc <__cmpsf2+0x4>
 8000fb6:	bf00      	nop

08000fb8 <__cmpsf2>:
 8000fb8:	f04f 0c01 	mov.w	ip, #1
 8000fbc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fc0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fc4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fcc:	bf18      	it	ne
 8000fce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fd2:	d011      	beq.n	8000ff8 <__cmpsf2+0x40>
 8000fd4:	b001      	add	sp, #4
 8000fd6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fda:	bf18      	it	ne
 8000fdc:	ea90 0f01 	teqne	r0, r1
 8000fe0:	bf58      	it	pl
 8000fe2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fe6:	bf88      	it	hi
 8000fe8:	17c8      	asrhi	r0, r1, #31
 8000fea:	bf38      	it	cc
 8000fec:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ff0:	bf18      	it	ne
 8000ff2:	f040 0001 	orrne.w	r0, r0, #1
 8000ff6:	4770      	bx	lr
 8000ff8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ffc:	d102      	bne.n	8001004 <__cmpsf2+0x4c>
 8000ffe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001002:	d105      	bne.n	8001010 <__cmpsf2+0x58>
 8001004:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001008:	d1e4      	bne.n	8000fd4 <__cmpsf2+0x1c>
 800100a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800100e:	d0e1      	beq.n	8000fd4 <__cmpsf2+0x1c>
 8001010:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <__aeabi_cfrcmple>:
 8001018:	4684      	mov	ip, r0
 800101a:	4608      	mov	r0, r1
 800101c:	4661      	mov	r1, ip
 800101e:	e7ff      	b.n	8001020 <__aeabi_cfcmpeq>

08001020 <__aeabi_cfcmpeq>:
 8001020:	b50f      	push	{r0, r1, r2, r3, lr}
 8001022:	f7ff ffc9 	bl	8000fb8 <__cmpsf2>
 8001026:	2800      	cmp	r0, #0
 8001028:	bf48      	it	mi
 800102a:	f110 0f00 	cmnmi.w	r0, #0
 800102e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001030 <__aeabi_fcmpeq>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff fff4 	bl	8001020 <__aeabi_cfcmpeq>
 8001038:	bf0c      	ite	eq
 800103a:	2001      	moveq	r0, #1
 800103c:	2000      	movne	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_fcmplt>:
 8001044:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001048:	f7ff ffea 	bl	8001020 <__aeabi_cfcmpeq>
 800104c:	bf34      	ite	cc
 800104e:	2001      	movcc	r0, #1
 8001050:	2000      	movcs	r0, #0
 8001052:	f85d fb08 	ldr.w	pc, [sp], #8
 8001056:	bf00      	nop

08001058 <__aeabi_fcmple>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff ffe0 	bl	8001020 <__aeabi_cfcmpeq>
 8001060:	bf94      	ite	ls
 8001062:	2001      	movls	r0, #1
 8001064:	2000      	movhi	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_fcmpge>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff ffd2 	bl	8001018 <__aeabi_cfrcmple>
 8001074:	bf94      	ite	ls
 8001076:	2001      	movls	r0, #1
 8001078:	2000      	movhi	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmpgt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffc8 	bl	8001018 <__aeabi_cfrcmple>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_f2iz>:
 8001094:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001098:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800109c:	d30f      	bcc.n	80010be <__aeabi_f2iz+0x2a>
 800109e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010a2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010a6:	d90d      	bls.n	80010c4 <__aeabi_f2iz+0x30>
 80010a8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010b0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010b4:	fa23 f002 	lsr.w	r0, r3, r2
 80010b8:	bf18      	it	ne
 80010ba:	4240      	negne	r0, r0
 80010bc:	4770      	bx	lr
 80010be:	f04f 0000 	mov.w	r0, #0
 80010c2:	4770      	bx	lr
 80010c4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010c8:	d101      	bne.n	80010ce <__aeabi_f2iz+0x3a>
 80010ca:	0242      	lsls	r2, r0, #9
 80010cc:	d105      	bne.n	80010da <__aeabi_f2iz+0x46>
 80010ce:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010d2:	bf08      	it	eq
 80010d4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010d8:	4770      	bx	lr
 80010da:	f04f 0000 	mov.w	r0, #0
 80010de:	4770      	bx	lr

080010e0 <__aeabi_f2uiz>:
 80010e0:	0042      	lsls	r2, r0, #1
 80010e2:	d20e      	bcs.n	8001102 <__aeabi_f2uiz+0x22>
 80010e4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010e8:	d30b      	bcc.n	8001102 <__aeabi_f2uiz+0x22>
 80010ea:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010f2:	d409      	bmi.n	8001108 <__aeabi_f2uiz+0x28>
 80010f4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010fc:	fa23 f002 	lsr.w	r0, r3, r2
 8001100:	4770      	bx	lr
 8001102:	f04f 0000 	mov.w	r0, #0
 8001106:	4770      	bx	lr
 8001108:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800110c:	d101      	bne.n	8001112 <__aeabi_f2uiz+0x32>
 800110e:	0242      	lsls	r2, r0, #9
 8001110:	d102      	bne.n	8001118 <__aeabi_f2uiz+0x38>
 8001112:	f04f 30ff 	mov.w	r0, #4294967295
 8001116:	4770      	bx	lr
 8001118:	f04f 0000 	mov.w	r0, #0
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop

08001120 <smallRbit>:

//These variables required for print function
static uint8_t YLine = 1;
static uint8_t Xcol = 1;

uint8_t smallRbit(uint8_t re) {
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	71fb      	strb	r3, [r7, #7]
	return (uint8_t) (__RBIT(re) >> 24);
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	fa93 f3a3 	rbit	r3, r3
 8001134:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	0e1b      	lsrs	r3, r3, #24
 800113a:	b2db      	uxtb	r3, r3
}
 800113c:	4618      	mov	r0, r3
 800113e:	3714      	adds	r7, #20
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr

08001146 <modulo>:

int modulo(int x, int N) {
 8001146:	b480      	push	{r7}
 8001148:	b083      	sub	sp, #12
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	6039      	str	r1, [r7, #0]
	return (x % N + N) % N;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	fb93 f2f2 	sdiv	r2, r3, r2
 8001158:	6839      	ldr	r1, [r7, #0]
 800115a:	fb01 f202 	mul.w	r2, r1, r2
 800115e:	1a9a      	subs	r2, r3, r2
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	4413      	add	r3, r2
 8001164:	683a      	ldr	r2, [r7, #0]
 8001166:	fb93 f2f2 	sdiv	r2, r3, r2
 800116a:	6839      	ldr	r1, [r7, #0]
 800116c:	fb01 f202 	mul.w	r2, r1, r2
 8001170:	1a9b      	subs	r3, r3, r2
}
 8001172:	4618      	mov	r0, r3
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	bc80      	pop	{r7}
 800117a:	4770      	bx	lr

0800117c <LCD_Init>:

// Display Initialization
void LCD_Init(LS013B4DN04 *MemDisp, SPI_HandleTypeDef *Bus,
		GPIO_TypeDef *dispGPIO, uint16_t LCDcs) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
 8001188:	807b      	strh	r3, [r7, #2]

	//Store params into our struct
	MemDisp->Bus = Bus;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	68ba      	ldr	r2, [r7, #8]
 800118e:	601a      	str	r2, [r3, #0]
	MemDisp->dispGPIO = dispGPIO;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	605a      	str	r2, [r3, #4]
	MemDisp->LCDcs = LCDcs;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	887a      	ldrh	r2, [r7, #2]
 800119a:	811a      	strh	r2, [r3, #8]

	DispBuf = malloc(1152);
 800119c:	f44f 6090 	mov.w	r0, #1152	; 0x480
 80011a0:	f003 f812 	bl	80041c8 <malloc>
 80011a4:	4603      	mov	r3, r0
 80011a6:	461a      	mov	r2, r3
 80011a8:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <LCD_Init+0x78>)
 80011aa:	601a      	str	r2, [r3, #0]

	memset(DispBuf, 0x00, 1152);
 80011ac:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <LCD_Init+0x78>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f44f 6290 	mov.w	r2, #1152	; 0x480
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f003 f81c 	bl	80041f4 <memset>

	//At lease 3 + 13 clock is needed for Display clear (16 Clock = 8x2 bit = 2 byte)
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET);
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	6858      	ldr	r0, [r3, #4]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	891b      	ldrh	r3, [r3, #8]
 80011c4:	2201      	movs	r2, #1
 80011c6:	4619      	mov	r1, r3
 80011c8:	f001 fd73 	bl	8002cb2 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(MemDisp->Bus, (uint8_t*) clearCMD, 2, 150); //According to data sheet
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	6818      	ldr	r0, [r3, #0]
 80011d0:	2396      	movs	r3, #150	; 0x96
 80011d2:	2202      	movs	r2, #2
 80011d4:	4908      	ldr	r1, [pc, #32]	; (80011f8 <LCD_Init+0x7c>)
 80011d6:	f002 f9f1 	bl	80035bc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6858      	ldr	r0, [r3, #4]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	891b      	ldrh	r3, [r3, #8]
 80011e2:	2200      	movs	r2, #0
 80011e4:	4619      	mov	r1, r3
 80011e6:	f001 fd64 	bl	8002cb2 <HAL_GPIO_WritePin>
}
 80011ea:	bf00      	nop
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000098 	.word	0x20000098
 80011f8:	20000000 	.word	0x20000000

080011fc <LCD_Update>:

// Display update (Transmit data)
void LCD_Update(LS013B4DN04 *MemDisp) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
	SendBuf[0] |= printCMD[0]; // M0 High, M2 Low
 8001204:	4b31      	ldr	r3, [pc, #196]	; (80012cc <LCD_Update+0xd0>)
 8001206:	781a      	ldrb	r2, [r3, #0]
 8001208:	4b31      	ldr	r3, [pc, #196]	; (80012d0 <LCD_Update+0xd4>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	4313      	orrs	r3, r2
 800120e:	b2da      	uxtb	r2, r3
 8001210:	4b2e      	ldr	r3, [pc, #184]	; (80012cc <LCD_Update+0xd0>)
 8001212:	701a      	strb	r2, [r3, #0]
	SendBuf[0] ^= 1 << 6;
 8001214:	4b2d      	ldr	r3, [pc, #180]	; (80012cc <LCD_Update+0xd0>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 800121c:	b2da      	uxtb	r2, r3
 800121e:	4b2b      	ldr	r3, [pc, #172]	; (80012cc <LCD_Update+0xd0>)
 8001220:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET); // Begin
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6858      	ldr	r0, [r3, #4]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	891b      	ldrh	r3, [r3, #8]
 800122a:	2201      	movs	r2, #1
 800122c:	4619      	mov	r1, r3
 800122e:	f001 fd40 	bl	8002cb2 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf, 1, 150);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6818      	ldr	r0, [r3, #0]
 8001236:	2396      	movs	r3, #150	; 0x96
 8001238:	2201      	movs	r2, #1
 800123a:	4924      	ldr	r1, [pc, #144]	; (80012cc <LCD_Update+0xd0>)
 800123c:	f002 f9be 	bl	80035bc <HAL_SPI_Transmit>

	for (uint8_t row = 0; row < 96; row++) {
 8001240:	2300      	movs	r3, #0
 8001242:	73fb      	strb	r3, [r7, #15]
 8001244:	e02b      	b.n	800129e <LCD_Update+0xa2>
		SendBuf[1] = smallRbit(row + 1); // counting from row number 1 to row number 96
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	3301      	adds	r3, #1
 800124a:	b2db      	uxtb	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff67 	bl	8001120 <smallRbit>
 8001252:	4603      	mov	r3, r0
 8001254:	461a      	mov	r2, r3
 8001256:	4b1d      	ldr	r3, [pc, #116]	; (80012cc <LCD_Update+0xd0>)
 8001258:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(MemDisp->Bus, SendBuf + 1, 1, 150);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6818      	ldr	r0, [r3, #0]
 800125e:	491d      	ldr	r1, [pc, #116]	; (80012d4 <LCD_Update+0xd8>)
 8001260:	2396      	movs	r3, #150	; 0x96
 8001262:	2201      	movs	r2, #1
 8001264:	f002 f9aa 	bl	80035bc <HAL_SPI_Transmit>

		uint16_t offset = row * 12;
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	b29b      	uxth	r3, r3
 800126c:	461a      	mov	r2, r3
 800126e:	0052      	lsls	r2, r2, #1
 8001270:	4413      	add	r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	81bb      	strh	r3, [r7, #12]
		HAL_SPI_Transmit(MemDisp->Bus, DispBuf + offset, 12, 150);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6818      	ldr	r0, [r3, #0]
 800127a:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <LCD_Update+0xdc>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	89bb      	ldrh	r3, [r7, #12]
 8001280:	18d1      	adds	r1, r2, r3
 8001282:	2396      	movs	r3, #150	; 0x96
 8001284:	220c      	movs	r2, #12
 8001286:	f002 f999 	bl	80035bc <HAL_SPI_Transmit>

		HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 1, 150);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6818      	ldr	r0, [r3, #0]
 800128e:	2396      	movs	r3, #150	; 0x96
 8001290:	2201      	movs	r2, #1
 8001292:	4912      	ldr	r1, [pc, #72]	; (80012dc <LCD_Update+0xe0>)
 8001294:	f002 f992 	bl	80035bc <HAL_SPI_Transmit>
	for (uint8_t row = 0; row < 96; row++) {
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	3301      	adds	r3, #1
 800129c:	73fb      	strb	r3, [r7, #15]
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	2b5f      	cmp	r3, #95	; 0x5f
 80012a2:	d9d0      	bls.n	8001246 <LCD_Update+0x4a>
	}

	HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 1, 150);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6818      	ldr	r0, [r3, #0]
 80012a8:	2396      	movs	r3, #150	; 0x96
 80012aa:	2201      	movs	r2, #1
 80012ac:	490b      	ldr	r1, [pc, #44]	; (80012dc <LCD_Update+0xe0>)
 80012ae:	f002 f985 	bl	80035bc <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET); // Done
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6858      	ldr	r0, [r3, #4]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	891b      	ldrh	r3, [r3, #8]
 80012ba:	2200      	movs	r2, #0
 80012bc:	4619      	mov	r1, r3
 80012be:	f001 fcf8 	bl	8002cb2 <HAL_GPIO_WritePin>
}
 80012c2:	bf00      	nop
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	2000009c 	.word	0x2000009c
 80012d0:	20000004 	.word	0x20000004
 80012d4:	2000009d 	.word	0x2000009d
 80012d8:	20000098 	.word	0x20000098
 80012dc:	20000094 	.word	0x20000094

080012e0 <LCD_LoadFull>:
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET);

}

// Buffer update (full 400*240 pixels)
void LCD_LoadFull(uint8_t *BMP) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	/*for(uint16_t l; l < 1152; l++){
	 DispBuf[l] = (uint8_t)(__RBIT(BMP[l]) >> 24);
	 }*/
	memcpy(DispBuf, BMP, 1152);
 80012e8:	4b05      	ldr	r3, [pc, #20]	; (8001300 <LCD_LoadFull+0x20>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f44f 6290 	mov.w	r2, #1152	; 0x480
 80012f0:	6879      	ldr	r1, [r7, #4]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f002 ff70 	bl	80041d8 <memcpy>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000098 	.word	0x20000098

08001304 <LCD_LoadObjs>:
			v1 = v2;
		}
	}
}

void LCD_LoadObjs(GameObj *header, uint8_t drawMode, uint8_t repeatMode) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	460b      	mov	r3, r1
 800130e:	70fb      	strb	r3, [r7, #3]
 8001310:	4613      	mov	r3, r2
 8001312:	70bb      	strb	r3, [r7, #2]
	GameObj *ptr = header;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	60fb      	str	r3, [r7, #12]

	if (!ptr->full)
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	7b9b      	ldrb	r3, [r3, #14]
 800131c:	f083 0301 	eor.w	r3, r3, #1
 8001320:	b2db      	uxtb	r3, r3
 8001322:	2b00      	cmp	r3, #0
 8001324:	d116      	bne.n	8001354 <LCD_LoadObjs+0x50>
		return;

	for (;;) {
		LCD_LoadObj(ptr, drawMode, repeatMode);
 8001326:	78ba      	ldrb	r2, [r7, #2]
 8001328:	78fb      	ldrb	r3, [r7, #3]
 800132a:	4619      	mov	r1, r3
 800132c:	68f8      	ldr	r0, [r7, #12]
 800132e:	f000 f817 	bl	8001360 <LCD_LoadObj>

		// If looped through all / next buffer is empty
		if (!ptr->next->full || ptr->next == header)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	691b      	ldr	r3, [r3, #16]
 8001336:	7b9b      	ldrb	r3, [r3, #14]
 8001338:	f083 0301 	eor.w	r3, r3, #1
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	d10a      	bne.n	8001358 <LCD_LoadObjs+0x54>
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	429a      	cmp	r2, r3
 800134a:	d005      	beq.n	8001358 <LCD_LoadObjs+0x54>
			return;
		ptr = ptr->next;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	691b      	ldr	r3, [r3, #16]
 8001350:	60fb      	str	r3, [r7, #12]
		LCD_LoadObj(ptr, drawMode, repeatMode);
 8001352:	e7e8      	b.n	8001326 <LCD_LoadObjs+0x22>
		return;
 8001354:	bf00      	nop
 8001356:	e000      	b.n	800135a <LCD_LoadObjs+0x56>
			return;
 8001358:	bf00      	nop
	}
}
 800135a:	3710      	adds	r7, #16
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <LCD_LoadObj>:

void LCD_LoadObj(GameObj *gameObj, uint8_t drawMode, uint8_t repeatMode) {
 8001360:	b5b0      	push	{r4, r5, r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	70fb      	strb	r3, [r7, #3]
 800136c:	4613      	mov	r3, r2
 800136e:	70bb      	strb	r3, [r7, #2]

	short displayRow;
	short displayRowOffset;

	//Counting from Y origin point to bmpH using for loop
	for (uint8_t y = 0; y < gameObj->height; y++) {
 8001370:	2300      	movs	r3, #0
 8001372:	77fb      	strb	r3, [r7, #31]
 8001374:	e10f      	b.n	8001596 <LCD_LoadObj+0x236>
		displayRow = modulo(floor(gameObj->y) + y, 96);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff f84c 	bl	8000418 <__aeabi_f2d>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4610      	mov	r0, r2
 8001386:	4619      	mov	r1, r3
 8001388:	f003 ffa2 	bl	80052d0 <floor>
 800138c:	4604      	mov	r4, r0
 800138e:	460d      	mov	r5, r1
 8001390:	7ffb      	ldrb	r3, [r7, #31]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff f82e 	bl	80003f4 <__aeabi_i2d>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	4620      	mov	r0, r4
 800139e:	4629      	mov	r1, r5
 80013a0:	f7fe fedc 	bl	800015c <__adddf3>
 80013a4:	4602      	mov	r2, r0
 80013a6:	460b      	mov	r3, r1
 80013a8:	4610      	mov	r0, r2
 80013aa:	4619      	mov	r1, r3
 80013ac:	f7ff fb26 	bl	80009fc <__aeabi_d2iz>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2160      	movs	r1, #96	; 0x60
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff fec6 	bl	8001146 <modulo>
 80013ba:	4603      	mov	r3, r0
 80013bc:	837b      	strh	r3, [r7, #26]

		if ((repeatMode == REPEATMODE_NONE)
 80013be:	78bb      	ldrb	r3, [r7, #2]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d109      	bne.n	80013d8 <LCD_LoadObj+0x78>
				&& (displayRow < 0 || displayRow >= 96)) {
 80013c4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f2c0 80e0 	blt.w	800158e <LCD_LoadObj+0x22e>
 80013ce:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80013d2:	2b5f      	cmp	r3, #95	; 0x5f
 80013d4:	f300 80db 	bgt.w	800158e <LCD_LoadObj+0x22e>
			continue;
		}

		displayRowOffset = displayRow * 12;
 80013d8:	8b7b      	ldrh	r3, [r7, #26]
 80013da:	461a      	mov	r2, r3
 80013dc:	0052      	lsls	r2, r2, #1
 80013de:	4413      	add	r3, r2
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	833b      	strh	r3, [r7, #24]

		int firstXByte = floor(floor(gameObj->x) / 8);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff f814 	bl	8000418 <__aeabi_f2d>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	4610      	mov	r0, r2
 80013f6:	4619      	mov	r1, r3
 80013f8:	f003 ff6a 	bl	80052d0 <floor>
 80013fc:	f04f 0200 	mov.w	r2, #0
 8001400:	4b6a      	ldr	r3, [pc, #424]	; (80015ac <LCD_LoadObj+0x24c>)
 8001402:	f7ff f98b 	bl	800071c <__aeabi_ddiv>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	4610      	mov	r0, r2
 800140c:	4619      	mov	r1, r3
 800140e:	f003 ff5f 	bl	80052d0 <floor>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4610      	mov	r0, r2
 8001418:	4619      	mov	r1, r3
 800141a:	f7ff faef 	bl	80009fc <__aeabi_d2iz>
 800141e:	4603      	mov	r3, r0
 8001420:	617b      	str	r3, [r7, #20]
		uint8_t leftOffset = modulo(floor(gameObj->x), 8);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	4618      	mov	r0, r3
 8001428:	f7fe fff6 	bl	8000418 <__aeabi_f2d>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	4610      	mov	r0, r2
 8001432:	4619      	mov	r1, r3
 8001434:	f003 ff4c 	bl	80052d0 <floor>
 8001438:	4602      	mov	r2, r0
 800143a:	460b      	mov	r3, r1
 800143c:	4610      	mov	r0, r2
 800143e:	4619      	mov	r1, r3
 8001440:	f7ff fadc 	bl	80009fc <__aeabi_d2iz>
 8001444:	4603      	mov	r3, r0
 8001446:	2108      	movs	r1, #8
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fe7c 	bl	8001146 <modulo>
 800144e:	4603      	mov	r3, r0
 8001450:	74fb      	strb	r3, [r7, #19]

		uint8_t v1, v2 = 0x00;
 8001452:	2300      	movs	r3, #0
 8001454:	777b      	strb	r3, [r7, #29]
		uint8_t *currentEditingBuf;

		for (uint8_t j = 0; j < gameObj->width + 1; j++) {
 8001456:	2300      	movs	r3, #0
 8001458:	773b      	strb	r3, [r7, #28]
 800145a:	e091      	b.n	8001580 <LCD_LoadObj+0x220>
			if (j == gameObj->width)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	7b1b      	ldrb	r3, [r3, #12]
 8001460:	7f3a      	ldrb	r2, [r7, #28]
 8001462:	429a      	cmp	r2, r3
 8001464:	d102      	bne.n	800146c <LCD_LoadObj+0x10c>
				v2 = 0x00;
 8001466:	2300      	movs	r3, #0
 8001468:	777b      	strb	r3, [r7, #29]
 800146a:	e00d      	b.n	8001488 <LCD_LoadObj+0x128>
			else
				v2 = *(gameObj->bmp + gameObj->width * y + j);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	7b1b      	ldrb	r3, [r3, #12]
 8001474:	4619      	mov	r1, r3
 8001476:	7ffb      	ldrb	r3, [r7, #31]
 8001478:	fb01 f303 	mul.w	r3, r1, r3
 800147c:	4619      	mov	r1, r3
 800147e:	7f3b      	ldrb	r3, [r7, #28]
 8001480:	440b      	add	r3, r1
 8001482:	4413      	add	r3, r2
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	777b      	strb	r3, [r7, #29]

			if (repeatMode == REPEATMODE_NONE
 8001488:	78bb      	ldrb	r3, [r7, #2]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10c      	bne.n	80014a8 <LCD_LoadObj+0x148>
					&& (firstXByte + j < 0 || firstXByte + j > 11)) {
 800148e:	7f3a      	ldrb	r2, [r7, #28]
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	4413      	add	r3, r2
 8001494:	2b00      	cmp	r3, #0
 8001496:	db04      	blt.n	80014a2 <LCD_LoadObj+0x142>
 8001498:	7f3a      	ldrb	r2, [r7, #28]
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	4413      	add	r3, r2
 800149e:	2b0b      	cmp	r3, #11
 80014a0:	dd02      	ble.n	80014a8 <LCD_LoadObj+0x148>
				v1 = v2;
 80014a2:	7f7b      	ldrb	r3, [r7, #29]
 80014a4:	77bb      	strb	r3, [r7, #30]
				continue;
 80014a6:	e068      	b.n	800157a <LCD_LoadObj+0x21a>
			}

			currentEditingBuf = DispBuf + displayRowOffset
					+ (firstXByte + j) % 12;
 80014a8:	4b41      	ldr	r3, [pc, #260]	; (80015b0 <LCD_LoadObj+0x250>)
 80014aa:	6818      	ldr	r0, [r3, #0]
 80014ac:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 80014b0:	7f3a      	ldrb	r2, [r7, #28]
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	441a      	add	r2, r3
 80014b6:	4b3f      	ldr	r3, [pc, #252]	; (80015b4 <LCD_LoadObj+0x254>)
 80014b8:	fb83 1302 	smull	r1, r3, r3, r2
 80014bc:	1059      	asrs	r1, r3, #1
 80014be:	17d3      	asrs	r3, r2, #31
 80014c0:	1ac9      	subs	r1, r1, r3
 80014c2:	460b      	mov	r3, r1
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	440b      	add	r3, r1
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	1ad1      	subs	r1, r2, r3
 80014cc:	460b      	mov	r3, r1
 80014ce:	4423      	add	r3, r4
			currentEditingBuf = DispBuf + displayRowOffset
 80014d0:	4403      	add	r3, r0
 80014d2:	60fb      	str	r3, [r7, #12]

			switch (drawMode) {
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d036      	beq.n	8001548 <LCD_LoadObj+0x1e8>
 80014da:	2b02      	cmp	r3, #2
 80014dc:	dc4b      	bgt.n	8001576 <LCD_LoadObj+0x216>
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d002      	beq.n	80014e8 <LCD_LoadObj+0x188>
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d017      	beq.n	8001516 <LCD_LoadObj+0x1b6>
 80014e6:	e046      	b.n	8001576 <LCD_LoadObj+0x216>
			case DRAWMODE_ADD:
				*currentEditingBuf |= ((v1 << (8 - leftOffset))
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	b25a      	sxtb	r2, r3
 80014ee:	7fb9      	ldrb	r1, [r7, #30]
 80014f0:	7cfb      	ldrb	r3, [r7, #19]
 80014f2:	f1c3 0308 	rsb	r3, r3, #8
 80014f6:	fa01 f303 	lsl.w	r3, r1, r3
						| (v2 >> leftOffset));
 80014fa:	b259      	sxtb	r1, r3
 80014fc:	7f78      	ldrb	r0, [r7, #29]
 80014fe:	7cfb      	ldrb	r3, [r7, #19]
 8001500:	fa40 f303 	asr.w	r3, r0, r3
 8001504:	b25b      	sxtb	r3, r3
 8001506:	430b      	orrs	r3, r1
 8001508:	b25b      	sxtb	r3, r3
				*currentEditingBuf |= ((v1 << (8 - leftOffset))
 800150a:	4313      	orrs	r3, r2
 800150c:	b25b      	sxtb	r3, r3
 800150e:	b2da      	uxtb	r2, r3
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	701a      	strb	r2, [r3, #0]
				break;
 8001514:	e02f      	b.n	8001576 <LCD_LoadObj+0x216>
			case DRAWMODE_CULL:
				*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	b25a      	sxtb	r2, r3
 800151c:	7fb9      	ldrb	r1, [r7, #30]
 800151e:	7cfb      	ldrb	r3, [r7, #19]
 8001520:	f1c3 0308 	rsb	r3, r3, #8
 8001524:	fa01 f303 	lsl.w	r3, r1, r3
						| (v2 >> leftOffset));
 8001528:	b259      	sxtb	r1, r3
 800152a:	7f78      	ldrb	r0, [r7, #29]
 800152c:	7cfb      	ldrb	r3, [r7, #19]
 800152e:	fa40 f303 	asr.w	r3, r0, r3
 8001532:	b25b      	sxtb	r3, r3
 8001534:	430b      	orrs	r3, r1
 8001536:	b25b      	sxtb	r3, r3
				*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 8001538:	43db      	mvns	r3, r3
 800153a:	b25b      	sxtb	r3, r3
 800153c:	4013      	ands	r3, r2
 800153e:	b25b      	sxtb	r3, r3
 8001540:	b2da      	uxtb	r2, r3
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	701a      	strb	r2, [r3, #0]
				break;
 8001546:	e016      	b.n	8001576 <LCD_LoadObj+0x216>
			case DRAWMODE_TOGGLE:
				*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	b25a      	sxtb	r2, r3
 800154e:	7fb9      	ldrb	r1, [r7, #30]
 8001550:	7cfb      	ldrb	r3, [r7, #19]
 8001552:	f1c3 0308 	rsb	r3, r3, #8
 8001556:	fa01 f303 	lsl.w	r3, r1, r3
						| (v2 >> leftOffset));
 800155a:	b259      	sxtb	r1, r3
 800155c:	7f78      	ldrb	r0, [r7, #29]
 800155e:	7cfb      	ldrb	r3, [r7, #19]
 8001560:	fa40 f303 	asr.w	r3, r0, r3
 8001564:	b25b      	sxtb	r3, r3
 8001566:	430b      	orrs	r3, r1
 8001568:	b25b      	sxtb	r3, r3
				*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 800156a:	4053      	eors	r3, r2
 800156c:	b25b      	sxtb	r3, r3
 800156e:	b2da      	uxtb	r2, r3
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	701a      	strb	r2, [r3, #0]
				break;
 8001574:	bf00      	nop
			}

			v1 = v2;
 8001576:	7f7b      	ldrb	r3, [r7, #29]
 8001578:	77bb      	strb	r3, [r7, #30]
		for (uint8_t j = 0; j < gameObj->width + 1; j++) {
 800157a:	7f3b      	ldrb	r3, [r7, #28]
 800157c:	3301      	adds	r3, #1
 800157e:	773b      	strb	r3, [r7, #28]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	7b1b      	ldrb	r3, [r3, #12]
 8001584:	7f3a      	ldrb	r2, [r7, #28]
 8001586:	429a      	cmp	r2, r3
 8001588:	f67f af68 	bls.w	800145c <LCD_LoadObj+0xfc>
 800158c:	e000      	b.n	8001590 <LCD_LoadObj+0x230>
			continue;
 800158e:	bf00      	nop
	for (uint8_t y = 0; y < gameObj->height; y++) {
 8001590:	7ffb      	ldrb	r3, [r7, #31]
 8001592:	3301      	adds	r3, #1
 8001594:	77fb      	strb	r3, [r7, #31]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	7b5b      	ldrb	r3, [r3, #13]
 800159a:	7ffa      	ldrb	r2, [r7, #31]
 800159c:	429a      	cmp	r2, r3
 800159e:	f4ff aeea 	bcc.w	8001376 <LCD_LoadObj+0x16>
		}
	}
}
 80015a2:	bf00      	nop
 80015a4:	bf00      	nop
 80015a6:	3720      	adds	r7, #32
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bdb0      	pop	{r4, r5, r7, pc}
 80015ac:	40200000 	.word	0x40200000
 80015b0:	20000098 	.word	0x20000098
 80015b4:	2aaaaaab 	.word	0x2aaaaaab

080015b8 <LCD_DrawLine>:

void LCD_DrawLine(uint8_t startingRow, int startingPoint, uint8_t length,
		uint8_t drawMode) {
 80015b8:	b480      	push	{r7}
 80015ba:	b087      	sub	sp, #28
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6039      	str	r1, [r7, #0]
 80015c0:	4611      	mov	r1, r2
 80015c2:	461a      	mov	r2, r3
 80015c4:	4603      	mov	r3, r0
 80015c6:	71fb      	strb	r3, [r7, #7]
 80015c8:	460b      	mov	r3, r1
 80015ca:	71bb      	strb	r3, [r7, #6]
 80015cc:	4613      	mov	r3, r2
 80015ce:	717b      	strb	r3, [r7, #5]
	uint16_t rowOffset = (startingRow % 96) * 12;
 80015d0:	79fa      	ldrb	r2, [r7, #7]
 80015d2:	4b4b      	ldr	r3, [pc, #300]	; (8001700 <LCD_DrawLine+0x148>)
 80015d4:	fba3 1302 	umull	r1, r3, r3, r2
 80015d8:	0999      	lsrs	r1, r3, #6
 80015da:	460b      	mov	r3, r1
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	440b      	add	r3, r1
 80015e0:	015b      	lsls	r3, r3, #5
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	0052      	lsls	r2, r2, #1
 80015ec:	4413      	add	r3, r2
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	82bb      	strh	r3, [r7, #20]

	for (uint8_t j = 0; j < length; j++) {
 80015f2:	2300      	movs	r3, #0
 80015f4:	75fb      	strb	r3, [r7, #23]
 80015f6:	e079      	b.n	80016ec <LCD_DrawLine+0x134>
		if (startingPoint + j < 0 || startingPoint + j > 95)
 80015f8:	7dfa      	ldrb	r2, [r7, #23]
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	4413      	add	r3, r2
 80015fe:	2b00      	cmp	r3, #0
 8001600:	db70      	blt.n	80016e4 <LCD_DrawLine+0x12c>
 8001602:	7dfa      	ldrb	r2, [r7, #23]
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	4413      	add	r3, r2
 8001608:	2b5f      	cmp	r3, #95	; 0x5f
 800160a:	dc6b      	bgt.n	80016e4 <LCD_DrawLine+0x12c>
			continue;
		uint8_t additionalOffset = ((startingPoint + j) % 96) / 8;
 800160c:	7dfa      	ldrb	r2, [r7, #23]
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	441a      	add	r2, r3
 8001612:	4b3c      	ldr	r3, [pc, #240]	; (8001704 <LCD_DrawLine+0x14c>)
 8001614:	fb83 1302 	smull	r1, r3, r3, r2
 8001618:	1119      	asrs	r1, r3, #4
 800161a:	17d3      	asrs	r3, r2, #31
 800161c:	1ac9      	subs	r1, r1, r3
 800161e:	460b      	mov	r3, r1
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	440b      	add	r3, r1
 8001624:	015b      	lsls	r3, r3, #5
 8001626:	1ad1      	subs	r1, r2, r3
 8001628:	460b      	mov	r3, r1
 800162a:	2b00      	cmp	r3, #0
 800162c:	da00      	bge.n	8001630 <LCD_DrawLine+0x78>
 800162e:	3307      	adds	r3, #7
 8001630:	10db      	asrs	r3, r3, #3
 8001632:	74fb      	strb	r3, [r7, #19]

		uint8_t *currentEditingBuf = DispBuf + rowOffset + additionalOffset;
 8001634:	4b34      	ldr	r3, [pc, #208]	; (8001708 <LCD_DrawLine+0x150>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	8ab9      	ldrh	r1, [r7, #20]
 800163a:	7cfb      	ldrb	r3, [r7, #19]
 800163c:	440b      	add	r3, r1
 800163e:	4413      	add	r3, r2
 8001640:	60fb      	str	r3, [r7, #12]
		switch (drawMode) {
 8001642:	797b      	ldrb	r3, [r7, #5]
 8001644:	2b02      	cmp	r3, #2
 8001646:	d036      	beq.n	80016b6 <LCD_DrawLine+0xfe>
 8001648:	2b02      	cmp	r3, #2
 800164a:	dc4c      	bgt.n	80016e6 <LCD_DrawLine+0x12e>
 800164c:	2b00      	cmp	r3, #0
 800164e:	d002      	beq.n	8001656 <LCD_DrawLine+0x9e>
 8001650:	2b01      	cmp	r3, #1
 8001652:	d017      	beq.n	8001684 <LCD_DrawLine+0xcc>
 8001654:	e047      	b.n	80016e6 <LCD_DrawLine+0x12e>
		case DRAWMODE_ADD:
			*currentEditingBuf |= (0x80 >> ((startingPoint + j) % 8));
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	b25a      	sxtb	r2, r3
 800165c:	7df9      	ldrb	r1, [r7, #23]
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	440b      	add	r3, r1
 8001662:	4259      	negs	r1, r3
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	f001 0107 	and.w	r1, r1, #7
 800166c:	bf58      	it	pl
 800166e:	424b      	negpl	r3, r1
 8001670:	2180      	movs	r1, #128	; 0x80
 8001672:	fa41 f303 	asr.w	r3, r1, r3
 8001676:	b25b      	sxtb	r3, r3
 8001678:	4313      	orrs	r3, r2
 800167a:	b25b      	sxtb	r3, r3
 800167c:	b2da      	uxtb	r2, r3
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	701a      	strb	r2, [r3, #0]
			break;
 8001682:	e030      	b.n	80016e6 <LCD_DrawLine+0x12e>
		case DRAWMODE_CULL:
			*currentEditingBuf &= ~(0x80 >> ((startingPoint + j) % 8));
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	b25a      	sxtb	r2, r3
 800168a:	7df9      	ldrb	r1, [r7, #23]
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	440b      	add	r3, r1
 8001690:	4259      	negs	r1, r3
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	f001 0107 	and.w	r1, r1, #7
 800169a:	bf58      	it	pl
 800169c:	424b      	negpl	r3, r1
 800169e:	2180      	movs	r1, #128	; 0x80
 80016a0:	fa41 f303 	asr.w	r3, r1, r3
 80016a4:	b25b      	sxtb	r3, r3
 80016a6:	43db      	mvns	r3, r3
 80016a8:	b25b      	sxtb	r3, r3
 80016aa:	4013      	ands	r3, r2
 80016ac:	b25b      	sxtb	r3, r3
 80016ae:	b2da      	uxtb	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	701a      	strb	r2, [r3, #0]
			break;
 80016b4:	e017      	b.n	80016e6 <LCD_DrawLine+0x12e>
		case DRAWMODE_TOGGLE:
			*currentEditingBuf ^= (0x80 >> ((startingPoint + j) % 8));
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	b25a      	sxtb	r2, r3
 80016bc:	7df9      	ldrb	r1, [r7, #23]
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	440b      	add	r3, r1
 80016c2:	4259      	negs	r1, r3
 80016c4:	f003 0307 	and.w	r3, r3, #7
 80016c8:	f001 0107 	and.w	r1, r1, #7
 80016cc:	bf58      	it	pl
 80016ce:	424b      	negpl	r3, r1
 80016d0:	2180      	movs	r1, #128	; 0x80
 80016d2:	fa41 f303 	asr.w	r3, r1, r3
 80016d6:	b25b      	sxtb	r3, r3
 80016d8:	4053      	eors	r3, r2
 80016da:	b25b      	sxtb	r3, r3
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	701a      	strb	r2, [r3, #0]
			break;
 80016e2:	e000      	b.n	80016e6 <LCD_DrawLine+0x12e>
			continue;
 80016e4:	bf00      	nop
	for (uint8_t j = 0; j < length; j++) {
 80016e6:	7dfb      	ldrb	r3, [r7, #23]
 80016e8:	3301      	adds	r3, #1
 80016ea:	75fb      	strb	r3, [r7, #23]
 80016ec:	7dfa      	ldrb	r2, [r7, #23]
 80016ee:	79bb      	ldrb	r3, [r7, #6]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d381      	bcc.n	80015f8 <LCD_DrawLine+0x40>
		}
	}
}
 80016f4:	bf00      	nop
 80016f6:	bf00      	nop
 80016f8:	371c      	adds	r7, #28
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	aaaaaaab 	.word	0xaaaaaaab
 8001704:	2aaaaaab 	.word	0x2aaaaaab
 8001708:	20000098 	.word	0x20000098

0800170c <LCD_Fill>:
		DispBuf[invt] = ~DispBuf[invt];
	} while (invt);
}

//Fill screen with either black or white color
void LCD_Fill(bool fill) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	71fb      	strb	r3, [r7, #7]
	memset(DispBuf, (fill ? 0 : 0xFF), 1152);
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <LCD_Fill+0x2c>)
 8001718:	6818      	ldr	r0, [r3, #0]
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <LCD_Fill+0x18>
 8001720:	2300      	movs	r3, #0
 8001722:	e000      	b.n	8001726 <LCD_Fill+0x1a>
 8001724:	23ff      	movs	r3, #255	; 0xff
 8001726:	f44f 6290 	mov.w	r2, #1152	; 0x480
 800172a:	4619      	mov	r1, r3
 800172c:	f002 fd62 	bl	80041f4 <memset>
//	HAL_Delay(10);
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20000098 	.word	0x20000098

0800173c <IsFadedOutOfScene>:
		return false;
	}
	return true;
}

bool IsFadedOutOfScene(GameObj *obj) {
 800173c:	b590      	push	{r4, r7, lr}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	if (obj->x + obj->width * 8 < 0) {
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685c      	ldr	r4, [r3, #4]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	7b1b      	ldrb	r3, [r3, #12]
 800174c:	00db      	lsls	r3, r3, #3
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff fa86 	bl	8000c60 <__aeabi_i2f>
 8001754:	4603      	mov	r3, r0
 8001756:	4619      	mov	r1, r3
 8001758:	4620      	mov	r0, r4
 800175a:	f7ff f9cd 	bl	8000af8 <__addsf3>
 800175e:	4603      	mov	r3, r0
 8001760:	f04f 0100 	mov.w	r1, #0
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff fc6d 	bl	8001044 <__aeabi_fcmplt>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <IsFadedOutOfScene+0x38>
		return true;
 8001770:	2301      	movs	r3, #1
 8001772:	e000      	b.n	8001776 <IsFadedOutOfScene+0x3a>
	} else {
		return false;
 8001774:	2300      	movs	r3, #0
	}
}
 8001776:	4618      	mov	r0, r3
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	bd90      	pop	{r4, r7, pc}

0800177e <Append>:

// Append buffer in loop, if buffers are all occupied, use the first buffer
GameObj* Append(GameObj *header, short xPos, short yPos) {
 800177e:	b580      	push	{r7, lr}
 8001780:	b084      	sub	sp, #16
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
 8001786:	460b      	mov	r3, r1
 8001788:	807b      	strh	r3, [r7, #2]
 800178a:	4613      	mov	r3, r2
 800178c:	803b      	strh	r3, [r7, #0]
	GameObj *ptr = header;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	60fb      	str	r3, [r7, #12]

	// If the current pointer is occupied, look for the next pos
	while (ptr->full) {
 8001792:	e028      	b.n	80017e6 <Append+0x68>
		ptr = ptr->next;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	691b      	ldr	r3, [r3, #16]
 8001798:	60fb      	str	r3, [r7, #12]
		// Have cycled for a whole loop
		if (ptr == header) {
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d121      	bne.n	80017e6 <Append+0x68>
			ptr->bmp = header->bmp;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	601a      	str	r2, [r3, #0]
			ptr->x = xPos;
 80017aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff fa56 	bl	8000c60 <__aeabi_i2f>
 80017b4:	4602      	mov	r2, r0
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	605a      	str	r2, [r3, #4]
			ptr->y = yPos;
 80017ba:	f9b7 3000 	ldrsh.w	r3, [r7]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff fa4e 	bl	8000c60 <__aeabi_i2f>
 80017c4:	4602      	mov	r2, r0
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	609a      	str	r2, [r3, #8]
			ptr->width = header->width;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	7b1a      	ldrb	r2, [r3, #12]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	731a      	strb	r2, [r3, #12]
			ptr->height = header->height;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	7b5a      	ldrb	r2, [r3, #13]
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	735a      	strb	r2, [r3, #13]
			ptr->full = 1;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2201      	movs	r2, #1
 80017de:	739a      	strb	r2, [r3, #14]
			return header->next;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	691b      	ldr	r3, [r3, #16]
 80017e4:	e023      	b.n	800182e <Append+0xb0>
	while (ptr->full) {
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	7b9b      	ldrb	r3, [r3, #14]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1d2      	bne.n	8001794 <Append+0x16>
		}
	}

	ptr->bmp = header->bmp;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	601a      	str	r2, [r3, #0]
	ptr->x = xPos;
 80017f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fa30 	bl	8000c60 <__aeabi_i2f>
 8001800:	4602      	mov	r2, r0
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	605a      	str	r2, [r3, #4]
	ptr->y = yPos;
 8001806:	f9b7 3000 	ldrsh.w	r3, [r7]
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff fa28 	bl	8000c60 <__aeabi_i2f>
 8001810:	4602      	mov	r2, r0
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	609a      	str	r2, [r3, #8]
	ptr->width = header->width;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	7b1a      	ldrb	r2, [r3, #12]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	731a      	strb	r2, [r3, #12]
	ptr->height = header->height;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	7b5a      	ldrb	r2, [r3, #13]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	735a      	strb	r2, [r3, #13]
	ptr->full = 1;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2201      	movs	r2, #1
 800182a:	739a      	strb	r2, [r3, #14]
	return header;
 800182c:	687b      	ldr	r3, [r7, #4]
}
 800182e:	4618      	mov	r0, r3
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <GenLoopBuf>:

// Generate loop buffer given certain size
GameObj* GenLoopBuf(uint8_t size) {
 8001836:	b580      	push	{r7, lr}
 8001838:	b086      	sub	sp, #24
 800183a:	af00      	add	r7, sp, #0
 800183c:	4603      	mov	r3, r0
 800183e:	71fb      	strb	r3, [r7, #7]
	GameObj *head = NULL, *cyclic = NULL;
 8001840:	2300      	movs	r3, #0
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
	head = (GameObj*) malloc(sizeof(GameObj));
 8001848:	2014      	movs	r0, #20
 800184a:	f002 fcbd 	bl	80041c8 <malloc>
 800184e:	4603      	mov	r3, r0
 8001850:	60fb      	str	r3, [r7, #12]
	head->full = 0;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2200      	movs	r2, #0
 8001856:	739a      	strb	r2, [r3, #14]
	cyclic = head;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	617b      	str	r3, [r7, #20]
	for (int i = 1; i < size; i++) {
 800185c:	2301      	movs	r3, #1
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	e00f      	b.n	8001882 <GenLoopBuf+0x4c>
		GameObj *body = (GameObj*) malloc(sizeof(GameObj));
 8001862:	2014      	movs	r0, #20
 8001864:	f002 fcb0 	bl	80041c8 <malloc>
 8001868:	4603      	mov	r3, r0
 800186a:	60bb      	str	r3, [r7, #8]
		body->full = 0;
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	2200      	movs	r2, #0
 8001870:	739a      	strb	r2, [r3, #14]
		cyclic->next = body;
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	68ba      	ldr	r2, [r7, #8]
 8001876:	611a      	str	r2, [r3, #16]
		cyclic = body;
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	617b      	str	r3, [r7, #20]
	for (int i = 1; i < size; i++) {
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	3301      	adds	r3, #1
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	429a      	cmp	r2, r3
 8001888:	dbeb      	blt.n	8001862 <GenLoopBuf+0x2c>
	}
	cyclic->next = head;
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	68fa      	ldr	r2, [r7, #12]
 800188e:	611a      	str	r2, [r3, #16]
	return head;
 8001890:	68fb      	ldr	r3, [r7, #12]
}
 8001892:	4618      	mov	r0, r3
 8001894:	3718      	adds	r7, #24
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <HeaderInit>:

// Initializes the head pointer with the given values, n resets other buffers
void HeaderInit(GameObj *header, uint8_t *bmp, float x, float y, uint8_t width,
		uint8_t height) {
 800189a:	b480      	push	{r7}
 800189c:	b087      	sub	sp, #28
 800189e:	af00      	add	r7, sp, #0
 80018a0:	60f8      	str	r0, [r7, #12]
 80018a2:	60b9      	str	r1, [r7, #8]
 80018a4:	607a      	str	r2, [r7, #4]
 80018a6:	603b      	str	r3, [r7, #0]
	GameObj *ptr = header;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	617b      	str	r3, [r7, #20]

	ptr->bmp = bmp;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	601a      	str	r2, [r3, #0]
	ptr->x = x;
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	605a      	str	r2, [r3, #4]
	ptr->y = y;
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	683a      	ldr	r2, [r7, #0]
 80018bc:	609a      	str	r2, [r3, #8]
	ptr->width = width;
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80018c4:	731a      	strb	r2, [r3, #12]
	ptr->height = height;
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80018cc:	735a      	strb	r2, [r3, #13]
	ptr->full = 0;
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	2200      	movs	r2, #0
 80018d2:	739a      	strb	r2, [r3, #14]

	for (;;) {
		if (ptr->next == header)
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	691b      	ldr	r3, [r3, #16]
 80018d8:	68fa      	ldr	r2, [r7, #12]
 80018da:	429a      	cmp	r2, r3
 80018dc:	d006      	beq.n	80018ec <HeaderInit+0x52>
			return;
		ptr = ptr->next;
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	691b      	ldr	r3, [r3, #16]
 80018e2:	617b      	str	r3, [r7, #20]
		ptr->full = 0;
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	2200      	movs	r2, #0
 80018e8:	739a      	strb	r2, [r3, #14]
		if (ptr->next == header)
 80018ea:	e7f3      	b.n	80018d4 <HeaderInit+0x3a>
			return;
 80018ec:	bf00      	nop
	}
}
 80018ee:	371c      	adds	r7, #28
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr

080018f6 <ShiftX>:

// Shift all buffers and return the first active pointer
GameObj* ShiftX(GameObj *header, float byX) {
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b084      	sub	sp, #16
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
 80018fe:	6039      	str	r1, [r7, #0]
	GameObj *ptr = header;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	60fb      	str	r3, [r7, #12]

	// Cycle through all valid buffers once and apply the drift
	for (;;) {
		if (ptr->full) {
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	7b9b      	ldrb	r3, [r3, #14]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d009      	beq.n	8001920 <ShiftX+0x2a>
			ptr->x += byX;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	6839      	ldr	r1, [r7, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff f8f0 	bl	8000af8 <__addsf3>
 8001918:	4603      	mov	r3, r0
 800191a:	461a      	mov	r2, r3
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	605a      	str	r2, [r3, #4]
		}
		// Have cycled through the buffer
		if (!ptr->next->full || ptr->next == header)
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	691b      	ldr	r3, [r3, #16]
 8001924:	7b9b      	ldrb	r3, [r3, #14]
 8001926:	f083 0301 	eor.w	r3, r3, #1
 800192a:	b2db      	uxtb	r3, r3
 800192c:	2b00      	cmp	r3, #0
 800192e:	d108      	bne.n	8001942 <ShiftX+0x4c>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	691b      	ldr	r3, [r3, #16]
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	429a      	cmp	r2, r3
 8001938:	d003      	beq.n	8001942 <ShiftX+0x4c>
			break;
		ptr = ptr->next;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	60fb      	str	r3, [r7, #12]
		if (ptr->full) {
 8001940:	e7e0      	b.n	8001904 <ShiftX+0xe>
	}

	ptr = header;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	60fb      	str	r3, [r7, #12]
	// Return the first available buffer, if no buf is available, return header
	while (IsFadedOutOfScene(ptr)) {
 8001946:	e012      	b.n	800196e <ShiftX+0x78>
		ptr->full = 0;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	2200      	movs	r2, #0
 800194c:	739a      	strb	r2, [r3, #14]
		if (!ptr->next->full || ptr->next == header) {
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	691b      	ldr	r3, [r3, #16]
 8001952:	7b9b      	ldrb	r3, [r3, #14]
 8001954:	f083 0301 	eor.w	r3, r3, #1
 8001958:	b2db      	uxtb	r3, r3
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10d      	bne.n	800197a <ShiftX+0x84>
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	691b      	ldr	r3, [r3, #16]
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	429a      	cmp	r2, r3
 8001966:	d008      	beq.n	800197a <ShiftX+0x84>
			break;
		}
		ptr = ptr->next;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	60fb      	str	r3, [r7, #12]
	while (IsFadedOutOfScene(ptr)) {
 800196e:	68f8      	ldr	r0, [r7, #12]
 8001970:	f7ff fee4 	bl	800173c <IsFadedOutOfScene>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1e6      	bne.n	8001948 <ShiftX+0x52>
	}
	return ptr;
 800197a:	68fb      	ldr	r3, [r7, #12]
}
 800197c:	4618      	mov	r0, r3
 800197e:	3710      	adds	r7, #16
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <Random>:

short Random(unsigned long seed, short lowerLim, short upperLim) {
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	460b      	mov	r3, r1
 800198e:	807b      	strh	r3, [r7, #2]
 8001990:	4613      	mov	r3, r2
 8001992:	803b      	strh	r3, [r7, #0]
	srand(seed);
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f002 fd11 	bl	80043bc <srand>
	return rand() % (upperLim - lowerLim + 1) + lowerLim;
 800199a:	f002 fd3d 	bl	8004418 <rand>
 800199e:	4602      	mov	r2, r0
 80019a0:	f9b7 1000 	ldrsh.w	r1, [r7]
 80019a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80019a8:	1acb      	subs	r3, r1, r3
 80019aa:	3301      	adds	r3, #1
 80019ac:	fb92 f1f3 	sdiv	r1, r2, r3
 80019b0:	fb01 f303 	mul.w	r3, r1, r3
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	887b      	ldrh	r3, [r7, #2]
 80019ba:	4413      	add	r3, r2
 80019bc:	b29b      	uxth	r3, r3
 80019be:	b21b      	sxth	r3, r3
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80019c8:	b5b0      	push	{r4, r5, r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80019ce:	f000 fe65 	bl	800269c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80019d2:	f000 fb13 	bl	8001ffc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80019d6:	f000 fbd9 	bl	800218c <MX_GPIO_Init>
	MX_SPI1_Init();
 80019da:	f000 fb51 	bl	8002080 <MX_SPI1_Init>
	MX_TIM1_Init();
 80019de:	f000 fb85 	bl	80020ec <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim1);
 80019e2:	4898      	ldr	r0, [pc, #608]	; (8001c44 <main+0x27c>)
 80019e4:	f002 f81c 	bl	8003a20 <HAL_TIM_Base_Start_IT>

	// ALL GPIO AND BUSES MUST BE INITED BEFORE CALL THIS FUNCTION
	LCD_Init(&MemDisp, &hspi1, GPIOA, CS_Pin);
 80019e8:	2310      	movs	r3, #16
 80019ea:	4a97      	ldr	r2, [pc, #604]	; (8001c48 <main+0x280>)
 80019ec:	4997      	ldr	r1, [pc, #604]	; (8001c4c <main+0x284>)
 80019ee:	4898      	ldr	r0, [pc, #608]	; (8001c50 <main+0x288>)
 80019f0:	f7ff fbc4 	bl	800117c <LCD_Init>

	GameObj *dinoHeader = GenLoopBuf(1);
 80019f4:	2001      	movs	r0, #1
 80019f6:	f7ff ff1e 	bl	8001836 <GenLoopBuf>
 80019fa:	60f8      	str	r0, [r7, #12]
	GameObj *fireHeader = GenLoopBuf(1);
 80019fc:	2001      	movs	r0, #1
 80019fe:	f7ff ff1a 	bl	8001836 <GenLoopBuf>
 8001a02:	60b8      	str	r0, [r7, #8]
	GameObj *cloudHeader = GenLoopBuf(CLOUD_BUF_SIZE);
 8001a04:	2002      	movs	r0, #2
 8001a06:	f7ff ff16 	bl	8001836 <GenLoopBuf>
 8001a0a:	6078      	str	r0, [r7, #4]
	GameObj *plantHeader = GenLoopBuf(PLANT_BUF_SIZE);
 8001a0c:	2002      	movs	r0, #2
 8001a0e:	f7ff ff12 	bl	8001836 <GenLoopBuf>
 8001a12:	6038      	str	r0, [r7, #0]
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		/* USER CODE BEGIN 3 */
		LCD_LoadFull((uint8_t*) Title);
 8001a14:	488f      	ldr	r0, [pc, #572]	; (8001c54 <main+0x28c>)
 8001a16:	f7ff fc63 	bl	80012e0 <LCD_LoadFull>
		LCD_Update(&MemDisp);
 8001a1a:	488d      	ldr	r0, [pc, #564]	; (8001c50 <main+0x288>)
 8001a1c:	f7ff fbee 	bl	80011fc <LCD_Update>

		while (!JUMP_BUTTON_PRESSED);
 8001a20:	bf00      	nop
 8001a22:	4b8d      	ldr	r3, [pc, #564]	; (8001c58 <main+0x290>)
 8001a24:	785b      	ldrb	r3, [r3, #1]
 8001a26:	f083 0301 	eor.w	r3, r3, #1
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1f8      	bne.n	8001a22 <main+0x5a>
		JUMP_BUTTON_PRESSED= 0;
 8001a30:	4b89      	ldr	r3, [pc, #548]	; (8001c58 <main+0x290>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	705a      	strb	r2, [r3, #1]

		isJumping = 0;
 8001a36:	4b89      	ldr	r3, [pc, #548]	; (8001c5c <main+0x294>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	701a      	strb	r2, [r3, #0]
		dinoIsDead = 0;
 8001a3c:	4b88      	ldr	r3, [pc, #544]	; (8001c60 <main+0x298>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	701a      	strb	r2, [r3, #0]
		jumpTick = 0, nextPlantTickDel = 0, nextCloudTickDel = 0;
 8001a42:	4b88      	ldr	r3, [pc, #544]	; (8001c64 <main+0x29c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	801a      	strh	r2, [r3, #0]
 8001a48:	4b87      	ldr	r3, [pc, #540]	; (8001c68 <main+0x2a0>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	801a      	strh	r2, [r3, #0]
 8001a4e:	4b87      	ldr	r3, [pc, #540]	; (8001c6c <main+0x2a4>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	801a      	strh	r2, [r3, #0]
		tick = 0, plantSubTick = 0, cloudSubTick = 0;
 8001a54:	4b86      	ldr	r3, [pc, #536]	; (8001c70 <main+0x2a8>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	4b86      	ldr	r3, [pc, #536]	; (8001c74 <main+0x2ac>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	4b85      	ldr	r3, [pc, #532]	; (8001c78 <main+0x2b0>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
		overallSpeed = 0;
 8001a66:	4b85      	ldr	r3, [pc, #532]	; (8001c7c <main+0x2b4>)
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]

		HeaderInit(dinoHeader, NULL, 4, DinoGroundPos, 3, 22);
 8001a6e:	4a84      	ldr	r2, [pc, #528]	; (8001c80 <main+0x2b8>)
 8001a70:	2316      	movs	r3, #22
 8001a72:	9301      	str	r3, [sp, #4]
 8001a74:	2303      	movs	r3, #3
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8001a7e:	2100      	movs	r1, #0
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f7ff ff0a 	bl	800189a <HeaderInit>
		HeaderInit(fireHeader, NULL, 24, 52, 9, 25);
 8001a86:	2319      	movs	r3, #25
 8001a88:	9301      	str	r3, [sp, #4]
 8001a8a:	2309      	movs	r3, #9
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	4b7d      	ldr	r3, [pc, #500]	; (8001c84 <main+0x2bc>)
 8001a90:	4a7d      	ldr	r2, [pc, #500]	; (8001c88 <main+0x2c0>)
 8001a92:	2100      	movs	r1, #0
 8001a94:	68b8      	ldr	r0, [r7, #8]
 8001a96:	f7ff ff00 	bl	800189a <HeaderInit>
		HeaderInit(cloudHeader, (uint8_t*) Cloud, 96, 18, 6, 14);
 8001a9a:	230e      	movs	r3, #14
 8001a9c:	9301      	str	r3, [sp, #4]
 8001a9e:	2306      	movs	r3, #6
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	4b7a      	ldr	r3, [pc, #488]	; (8001c8c <main+0x2c4>)
 8001aa4:	4a7a      	ldr	r2, [pc, #488]	; (8001c90 <main+0x2c8>)
 8001aa6:	497b      	ldr	r1, [pc, #492]	; (8001c94 <main+0x2cc>)
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff fef6 	bl	800189a <HeaderInit>
		HeaderInit(plantHeader, (uint8_t*) Plant1, 96, 59, 2, 22);
 8001aae:	2316      	movs	r3, #22
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	4b78      	ldr	r3, [pc, #480]	; (8001c98 <main+0x2d0>)
 8001ab8:	4a75      	ldr	r2, [pc, #468]	; (8001c90 <main+0x2c8>)
 8001aba:	4978      	ldr	r1, [pc, #480]	; (8001c9c <main+0x2d4>)
 8001abc:	6838      	ldr	r0, [r7, #0]
 8001abe:	f7ff feec 	bl	800189a <HeaderInit>

		dinoHeader = Append(dinoHeader, 4, DinoGroundPos);
 8001ac2:	4b6f      	ldr	r3, [pc, #444]	; (8001c80 <main+0x2b8>)
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff fae5 	bl	8001094 <__aeabi_f2iz>
 8001aca:	4603      	mov	r3, r0
 8001acc:	b21b      	sxth	r3, r3
 8001ace:	461a      	mov	r2, r3
 8001ad0:	2104      	movs	r1, #4
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f7ff fe53 	bl	800177e <Append>
 8001ad8:	60f8      	str	r0, [r7, #12]
		fireHeader = Append(fireHeader, 24, 52);
 8001ada:	2234      	movs	r2, #52	; 0x34
 8001adc:	2118      	movs	r1, #24
 8001ade:	68b8      	ldr	r0, [r7, #8]
 8001ae0:	f7ff fe4d 	bl	800177e <Append>
 8001ae4:	60b8      	str	r0, [r7, #8]

		while (1) {
			if(tick % 2000 == 0){
 8001ae6:	4b62      	ldr	r3, [pc, #392]	; (8001c70 <main+0x2a8>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	4b6d      	ldr	r3, [pc, #436]	; (8001ca0 <main+0x2d8>)
 8001aec:	fba3 1302 	umull	r1, r3, r3, r2
 8001af0:	09db      	lsrs	r3, r3, #7
 8001af2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001af6:	fb01 f303 	mul.w	r3, r1, r3
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d10a      	bne.n	8001b16 <main+0x14e>
				overallSpeed += 0.5;
 8001b00:	4b5e      	ldr	r3, [pc, #376]	; (8001c7c <main+0x2b4>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fff5 	bl	8000af8 <__addsf3>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	461a      	mov	r2, r3
 8001b12:	4b5a      	ldr	r3, [pc, #360]	; (8001c7c <main+0x2b4>)
 8001b14:	601a      	str	r2, [r3, #0]
//			// Speed Gradual Control
//			if (overallSpeed < 1.2) {
//				overallSpeed += 0.001;
//			}

			if (JUMP_BUTTON_PRESSED) {
 8001b16:	4b50      	ldr	r3, [pc, #320]	; (8001c58 <main+0x290>)
 8001b18:	785b      	ldrb	r3, [r3, #1]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00c      	beq.n	8001b38 <main+0x170>
				if(!isJumping) {
 8001b1e:	4b4f      	ldr	r3, [pc, #316]	; (8001c5c <main+0x294>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	f083 0301 	eor.w	r3, r3, #1
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d002      	beq.n	8001b32 <main+0x16a>
					isJumping = 1;
 8001b2c:	4b4b      	ldr	r3, [pc, #300]	; (8001c5c <main+0x294>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	701a      	strb	r2, [r3, #0]
				}
				JUMP_BUTTON_PRESSED = 0;
 8001b32:	4b49      	ldr	r3, [pc, #292]	; (8001c58 <main+0x290>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	705a      	strb	r2, [r3, #1]
			}

			dinoVerticalMovement = DinoGroundPos;
 8001b38:	4b51      	ldr	r3, [pc, #324]	; (8001c80 <main+0x2b8>)
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff faaa 	bl	8001094 <__aeabi_f2iz>
 8001b40:	4603      	mov	r3, r0
 8001b42:	b21a      	sxth	r2, r3
 8001b44:	4b57      	ldr	r3, [pc, #348]	; (8001ca4 <main+0x2dc>)
 8001b46:	801a      	strh	r2, [r3, #0]
			if (isJumping) {
 8001b48:	4b44      	ldr	r3, [pc, #272]	; (8001c5c <main+0x294>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	f000 80b5 	beq.w	8001cbc <main+0x2f4>
				if (jumpTick < JumpTickMax / overallSpeed - 1) {
 8001b52:	4b44      	ldr	r3, [pc, #272]	; (8001c64 <main+0x29c>)
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff f882 	bl	8000c60 <__aeabi_i2f>
 8001b5c:	4604      	mov	r4, r0
 8001b5e:	4a52      	ldr	r2, [pc, #328]	; (8001ca8 <main+0x2e0>)
 8001b60:	4b46      	ldr	r3, [pc, #280]	; (8001c7c <main+0x2b4>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4619      	mov	r1, r3
 8001b66:	4610      	mov	r0, r2
 8001b68:	f7ff f982 	bl	8000e70 <__aeabi_fdiv>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7fe ffbe 	bl	8000af4 <__aeabi_fsub>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4620      	mov	r0, r4
 8001b7e:	f7ff fa61 	bl	8001044 <__aeabi_fcmplt>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	f000 8093 	beq.w	8001cb0 <main+0x2e8>
					jumpTick++;
 8001b8a:	4b36      	ldr	r3, [pc, #216]	; (8001c64 <main+0x29c>)
 8001b8c:	881b      	ldrh	r3, [r3, #0]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	4b34      	ldr	r3, [pc, #208]	; (8001c64 <main+0x29c>)
 8001b94:	801a      	strh	r2, [r3, #0]
					dinoVerticalMovement = jumpTick
							* (jumpTick - JumpTickMax / overallSpeed)
 8001b96:	4b33      	ldr	r3, [pc, #204]	; (8001c64 <main+0x29c>)
 8001b98:	881b      	ldrh	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff f860 	bl	8000c60 <__aeabi_i2f>
 8001ba0:	4604      	mov	r4, r0
 8001ba2:	4b30      	ldr	r3, [pc, #192]	; (8001c64 <main+0x29c>)
 8001ba4:	881b      	ldrh	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff f85a 	bl	8000c60 <__aeabi_i2f>
 8001bac:	4605      	mov	r5, r0
 8001bae:	4a3e      	ldr	r2, [pc, #248]	; (8001ca8 <main+0x2e0>)
 8001bb0:	4b32      	ldr	r3, [pc, #200]	; (8001c7c <main+0x2b4>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4610      	mov	r0, r2
 8001bb8:	f7ff f95a 	bl	8000e70 <__aeabi_fdiv>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4628      	mov	r0, r5
 8001bc2:	f7fe ff97 	bl	8000af4 <__aeabi_fsub>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4620      	mov	r0, r4
 8001bcc:	f7ff f89c 	bl	8000d08 <__aeabi_fmul>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	461c      	mov	r4, r3
							* (4
									/ ((JumpTickMax / overallSpeed)
 8001bd4:	4a34      	ldr	r2, [pc, #208]	; (8001ca8 <main+0x2e0>)
 8001bd6:	4b29      	ldr	r3, [pc, #164]	; (8001c7c <main+0x2b4>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4610      	mov	r0, r2
 8001bde:	f7ff f947 	bl	8000e70 <__aeabi_fdiv>
 8001be2:	4603      	mov	r3, r0
 8001be4:	461d      	mov	r5, r3
											* (JumpTickMax / overallSpeed)))
 8001be6:	4a30      	ldr	r2, [pc, #192]	; (8001ca8 <main+0x2e0>)
 8001be8:	4b24      	ldr	r3, [pc, #144]	; (8001c7c <main+0x2b4>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4619      	mov	r1, r3
 8001bee:	4610      	mov	r0, r2
 8001bf0:	f7ff f93e 	bl	8000e70 <__aeabi_fdiv>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4628      	mov	r0, r5
 8001bfa:	f7ff f885 	bl	8000d08 <__aeabi_fmul>
 8001bfe:	4603      	mov	r3, r0
									/ ((JumpTickMax / overallSpeed)
 8001c00:	4619      	mov	r1, r3
 8001c02:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
 8001c06:	f7ff f933 	bl	8000e70 <__aeabi_fdiv>
 8001c0a:	4603      	mov	r3, r0
							* (4
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4620      	mov	r0, r4
 8001c10:	f7ff f87a 	bl	8000d08 <__aeabi_fmul>
 8001c14:	4603      	mov	r3, r0
 8001c16:	461a      	mov	r2, r3
							* DinoJumpHeight + DinoGroundPos;
 8001c18:	4b24      	ldr	r3, [pc, #144]	; (8001cac <main+0x2e4>)
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4610      	mov	r0, r2
 8001c1e:	f7ff f873 	bl	8000d08 <__aeabi_fmul>
 8001c22:	4603      	mov	r3, r0
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b16      	ldr	r3, [pc, #88]	; (8001c80 <main+0x2b8>)
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4610      	mov	r0, r2
 8001c2c:	f7fe ff64 	bl	8000af8 <__addsf3>
 8001c30:	4603      	mov	r3, r0
					dinoVerticalMovement = jumpTick
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff fa2e 	bl	8001094 <__aeabi_f2iz>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	b21a      	sxth	r2, r3
 8001c3c:	4b19      	ldr	r3, [pc, #100]	; (8001ca4 <main+0x2dc>)
 8001c3e:	801a      	strh	r2, [r3, #0]
 8001c40:	e03c      	b.n	8001cbc <main+0x2f4>
 8001c42:	bf00      	nop
 8001c44:	200000f8 	.word	0x200000f8
 8001c48:	40010800 	.word	0x40010800
 8001c4c:	200000a0 	.word	0x200000a0
 8001c50:	20000140 	.word	0x20000140
 8001c54:	080057cc 	.word	0x080057cc
 8001c58:	20000150 	.word	0x20000150
 8001c5c:	20000156 	.word	0x20000156
 8001c60:	20000157 	.word	0x20000157
 8001c64:	20000158 	.word	0x20000158
 8001c68:	2000015a 	.word	0x2000015a
 8001c6c:	2000015c 	.word	0x2000015c
 8001c70:	20000160 	.word	0x20000160
 8001c74:	20000164 	.word	0x20000164
 8001c78:	20000168 	.word	0x20000168
 8001c7c:	20000170 	.word	0x20000170
 8001c80:	42680000 	.word	0x42680000
 8001c84:	42500000 	.word	0x42500000
 8001c88:	41c00000 	.word	0x41c00000
 8001c8c:	41900000 	.word	0x41900000
 8001c90:	42c00000 	.word	0x42c00000
 8001c94:	080053f8 	.word	0x080053f8
 8001c98:	426c0000 	.word	0x426c0000
 8001c9c:	0800544c 	.word	0x0800544c
 8001ca0:	10624dd3 	.word	0x10624dd3
 8001ca4:	2000016c 	.word	0x2000016c
 8001ca8:	42a00000 	.word	0x42a00000
 8001cac:	42200000 	.word	0x42200000
				} else {
					isJumping = 0;
 8001cb0:	4b97      	ldr	r3, [pc, #604]	; (8001f10 <main+0x548>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
					jumpTick = 0;
 8001cb6:	4b97      	ldr	r3, [pc, #604]	; (8001f14 <main+0x54c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	801a      	strh	r2, [r3, #0]
				}
			}

			if (tick - plantSubTick == nextPlantTickDel) {
 8001cbc:	4b96      	ldr	r3, [pc, #600]	; (8001f18 <main+0x550>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b96      	ldr	r3, [pc, #600]	; (8001f1c <main+0x554>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	4a96      	ldr	r2, [pc, #600]	; (8001f20 <main+0x558>)
 8001cc8:	8812      	ldrh	r2, [r2, #0]
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d114      	bne.n	8001cf8 <main+0x330>
				plantHeader = Append(plantHeader, 96, 59);
 8001cce:	223b      	movs	r2, #59	; 0x3b
 8001cd0:	2160      	movs	r1, #96	; 0x60
 8001cd2:	6838      	ldr	r0, [r7, #0]
 8001cd4:	f7ff fd53 	bl	800177e <Append>
 8001cd8:	6038      	str	r0, [r7, #0]
				nextPlantTickDel = Random(tick, 60, 160);
 8001cda:	4b8f      	ldr	r3, [pc, #572]	; (8001f18 <main+0x550>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	22a0      	movs	r2, #160	; 0xa0
 8001ce0:	213c      	movs	r1, #60	; 0x3c
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff fe4e 	bl	8001984 <Random>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	4b8c      	ldr	r3, [pc, #560]	; (8001f20 <main+0x558>)
 8001cee:	801a      	strh	r2, [r3, #0]
				plantSubTick = tick;
 8001cf0:	4b89      	ldr	r3, [pc, #548]	; (8001f18 <main+0x550>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a89      	ldr	r2, [pc, #548]	; (8001f1c <main+0x554>)
 8001cf6:	6013      	str	r3, [r2, #0]
			}
			if (tick - cloudSubTick == nextCloudTickDel) {
 8001cf8:	4b87      	ldr	r3, [pc, #540]	; (8001f18 <main+0x550>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	4b89      	ldr	r3, [pc, #548]	; (8001f24 <main+0x55c>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	4a89      	ldr	r2, [pc, #548]	; (8001f28 <main+0x560>)
 8001d04:	8812      	ldrh	r2, [r2, #0]
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d116      	bne.n	8001d38 <main+0x370>
				cloudHeader = Append(cloudHeader, 96, 18);
 8001d0a:	2212      	movs	r2, #18
 8001d0c:	2160      	movs	r1, #96	; 0x60
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f7ff fd35 	bl	800177e <Append>
 8001d14:	6078      	str	r0, [r7, #4]
				nextCloudTickDel = Random(tick, 800, 1500);
 8001d16:	4b80      	ldr	r3, [pc, #512]	; (8001f18 <main+0x550>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001d1e:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fe2e 	bl	8001984 <Random>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	4b7e      	ldr	r3, [pc, #504]	; (8001f28 <main+0x560>)
 8001d2e:	801a      	strh	r2, [r3, #0]
				cloudSubTick = tick;
 8001d30:	4b79      	ldr	r3, [pc, #484]	; (8001f18 <main+0x550>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a7b      	ldr	r2, [pc, #492]	; (8001f24 <main+0x55c>)
 8001d36:	6013      	str	r3, [r2, #0]
			}

			plantHeader = ShiftX(plantHeader, -0.8 * overallSpeed);
 8001d38:	4b7c      	ldr	r3, [pc, #496]	; (8001f2c <main+0x564>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7fe fb6b 	bl	8000418 <__aeabi_f2d>
 8001d42:	a36f      	add	r3, pc, #444	; (adr r3, 8001f00 <main+0x538>)
 8001d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d48:	f7fe fbbe 	bl	80004c8 <__aeabi_dmul>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4610      	mov	r0, r2
 8001d52:	4619      	mov	r1, r3
 8001d54:	f7fe fe7a 	bl	8000a4c <__aeabi_d2f>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	6838      	ldr	r0, [r7, #0]
 8001d5e:	f7ff fdca 	bl	80018f6 <ShiftX>
 8001d62:	6038      	str	r0, [r7, #0]
			cloudHeader = ShiftX(cloudHeader, -0.1 * overallSpeed);
 8001d64:	4b71      	ldr	r3, [pc, #452]	; (8001f2c <main+0x564>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7fe fb55 	bl	8000418 <__aeabi_f2d>
 8001d6e:	a366      	add	r3, pc, #408	; (adr r3, 8001f08 <main+0x540>)
 8001d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d74:	f7fe fba8 	bl	80004c8 <__aeabi_dmul>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	4619      	mov	r1, r3
 8001d80:	f7fe fe64 	bl	8000a4c <__aeabi_d2f>
 8001d84:	4603      	mov	r3, r0
 8001d86:	4619      	mov	r1, r3
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f7ff fdb4 	bl	80018f6 <ShiftX>
 8001d8e:	6078      	str	r0, [r7, #4]
			dinoHeader->y = dinoVerticalMovement;
 8001d90:	4b67      	ldr	r3, [pc, #412]	; (8001f30 <main+0x568>)
 8001d92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7fe ff62 	bl	8000c60 <__aeabi_i2f>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	609a      	str	r2, [r3, #8]

			// Reset canvas
			LCD_Fill(true);
 8001da2:	2001      	movs	r0, #1
 8001da4:	f7ff fcb2 	bl	800170c <LCD_Fill>
			LCD_DrawLine(77, 0, 96, DRAWMODE_ADD);
 8001da8:	2300      	movs	r3, #0
 8001daa:	2260      	movs	r2, #96	; 0x60
 8001dac:	2100      	movs	r1, #0
 8001dae:	204d      	movs	r0, #77	; 0x4d
 8001db0:	f7ff fc02 	bl	80015b8 <LCD_DrawLine>

			// Add culling masks
			// Plant
			ptr = plantHeader;
 8001db4:	4a5f      	ldr	r2, [pc, #380]	; (8001f34 <main+0x56c>)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	6013      	str	r3, [r2, #0]
			for (;;) {
				if (ptr->full) {
 8001dba:	4b5e      	ldr	r3, [pc, #376]	; (8001f34 <main+0x56c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	7b9b      	ldrb	r3, [r3, #14]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d011      	beq.n	8001de8 <main+0x420>
					LCD_DrawLine(77, ptr->x + 2, 6, DRAWMODE_CULL);
 8001dc4:	4b5b      	ldr	r3, [pc, #364]	; (8001f34 <main+0x56c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7fe fe92 	bl	8000af8 <__addsf3>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff f95c 	bl	8001094 <__aeabi_f2iz>
 8001ddc:	4601      	mov	r1, r0
 8001dde:	2301      	movs	r3, #1
 8001de0:	2206      	movs	r2, #6
 8001de2:	204d      	movs	r0, #77	; 0x4d
 8001de4:	f7ff fbe8 	bl	80015b8 <LCD_DrawLine>
				}
				// If looped through all / next buffer is empty
				if (!ptr->next->full || ptr->next == plantHeader) {
 8001de8:	4b52      	ldr	r3, [pc, #328]	; (8001f34 <main+0x56c>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	691b      	ldr	r3, [r3, #16]
 8001dee:	7b9b      	ldrb	r3, [r3, #14]
 8001df0:	f083 0301 	eor.w	r3, r3, #1
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d10b      	bne.n	8001e12 <main+0x44a>
 8001dfa:	4b4e      	ldr	r3, [pc, #312]	; (8001f34 <main+0x56c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	683a      	ldr	r2, [r7, #0]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d005      	beq.n	8001e12 <main+0x44a>
					break;
				}
				ptr = ptr->next;
 8001e06:	4b4b      	ldr	r3, [pc, #300]	; (8001f34 <main+0x56c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	4a49      	ldr	r2, [pc, #292]	; (8001f34 <main+0x56c>)
 8001e0e:	6013      	str	r3, [r2, #0]
				if (ptr->full) {
 8001e10:	e7d3      	b.n	8001dba <main+0x3f2>
			}
			// Dino
			LCD_DrawLine(dinoHeader->y + 19, dinoHeader->x + 3, 10,
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	4948      	ldr	r1, [pc, #288]	; (8001f38 <main+0x570>)
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe fe6d 	bl	8000af8 <__addsf3>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff f95d 	bl	80010e0 <__aeabi_f2uiz>
 8001e26:	4603      	mov	r3, r0
 8001e28:	b2dc      	uxtb	r4, r3
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	4943      	ldr	r1, [pc, #268]	; (8001f3c <main+0x574>)
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe fe61 	bl	8000af8 <__addsf3>
 8001e36:	4603      	mov	r3, r0
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff f92b 	bl	8001094 <__aeabi_f2iz>
 8001e3e:	4601      	mov	r1, r0
 8001e40:	2301      	movs	r3, #1
 8001e42:	220a      	movs	r2, #10
 8001e44:	4620      	mov	r0, r4
 8001e46:	f7ff fbb7 	bl	80015b8 <LCD_DrawLine>
					DRAWMODE_CULL);
			// Render fire
			if (!isJumping) {
 8001e4a:	4b31      	ldr	r3, [pc, #196]	; (8001f10 <main+0x548>)
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	f083 0301 	eor.w	r3, r3, #1
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d022      	beq.n	8001e9e <main+0x4d6>
				if (FIRE_BUTTON_PRESSED) {
 8001e58:	4b39      	ldr	r3, [pc, #228]	; (8001f40 <main+0x578>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d01e      	beq.n	8001e9e <main+0x4d6>
					fireHeader->bmp = (uint8_t*) Fire[(tick / (int)(30 / overallSpeed)) % 2];
 8001e60:	4b2d      	ldr	r3, [pc, #180]	; (8001f18 <main+0x550>)
 8001e62:	681c      	ldr	r4, [r3, #0]
 8001e64:	4b31      	ldr	r3, [pc, #196]	; (8001f2c <main+0x564>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4836      	ldr	r0, [pc, #216]	; (8001f44 <main+0x57c>)
 8001e6c:	f7ff f800 	bl	8000e70 <__aeabi_fdiv>
 8001e70:	4603      	mov	r3, r0
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff f90e 	bl	8001094 <__aeabi_f2iz>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	fbb4 f3f3 	udiv	r3, r4, r3
 8001e7e:	f003 0201 	and.w	r2, r3, #1
 8001e82:	4613      	mov	r3, r2
 8001e84:	011b      	lsls	r3, r3, #4
 8001e86:	1a9b      	subs	r3, r3, r2
 8001e88:	011a      	lsls	r2, r3, #4
 8001e8a:	1ad2      	subs	r2, r2, r3
 8001e8c:	4b2e      	ldr	r3, [pc, #184]	; (8001f48 <main+0x580>)
 8001e8e:	441a      	add	r2, r3
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	601a      	str	r2, [r3, #0]
					LCD_LoadObj(fireHeader, DRAWMODE_ADD, REPEATMODE_NONE);
 8001e94:	2200      	movs	r2, #0
 8001e96:	2100      	movs	r1, #0
 8001e98:	68b8      	ldr	r0, [r7, #8]
 8001e9a:	f7ff fa61 	bl	8001360 <LCD_LoadObj>
//				ptr = ptr->next;
//			}

			// Render dino!
			// Dino is dead
			if (dinoIsDead) {
 8001e9e:	4b2b      	ldr	r3, [pc, #172]	; (8001f4c <main+0x584>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <main+0x4e6>
				dinoHeader->bmp = (uint8_t*) DinoDead;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	4a29      	ldr	r2, [pc, #164]	; (8001f50 <main+0x588>)
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	e070      	b.n	8001f90 <main+0x5c8>
			}
			// Dino is jumping
			else if (isJumping) {
 8001eae:	4b18      	ldr	r3, [pc, #96]	; (8001f10 <main+0x548>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d003      	beq.n	8001ebe <main+0x4f6>
				dinoHeader->bmp = (uint8_t*) DinoNormalS;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	4a26      	ldr	r2, [pc, #152]	; (8001f54 <main+0x58c>)
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	e068      	b.n	8001f90 <main+0x5c8>
			}
			// Fire dino
			else if (FIRE_BUTTON_PRESSED) {
 8001ebe:	4b20      	ldr	r3, [pc, #128]	; (8001f40 <main+0x578>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d04a      	beq.n	8001f5c <main+0x594>
				dinoHeader->bmp = (uint8_t*) DinoFireRunning[(tick / (int)(16 / overallSpeed)) % 2];
 8001ec6:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <main+0x550>)
 8001ec8:	681c      	ldr	r4, [r3, #0]
 8001eca:	4b18      	ldr	r3, [pc, #96]	; (8001f2c <main+0x564>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4619      	mov	r1, r3
 8001ed0:	f04f 4083 	mov.w	r0, #1098907648	; 0x41800000
 8001ed4:	f7fe ffcc 	bl	8000e70 <__aeabi_fdiv>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff f8da 	bl	8001094 <__aeabi_f2iz>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	fbb4 f3f3 	udiv	r3, r4, r3
 8001ee6:	f003 0201 	and.w	r2, r3, #1
 8001eea:	4613      	mov	r3, r2
 8001eec:	015b      	lsls	r3, r3, #5
 8001eee:	4413      	add	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4a19      	ldr	r2, [pc, #100]	; (8001f58 <main+0x590>)
 8001ef4:	441a      	add	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	e049      	b.n	8001f90 <main+0x5c8>
 8001efc:	f3af 8000 	nop.w
 8001f00:	9999999a 	.word	0x9999999a
 8001f04:	bfe99999 	.word	0xbfe99999
 8001f08:	9999999a 	.word	0x9999999a
 8001f0c:	bfb99999 	.word	0xbfb99999
 8001f10:	20000156 	.word	0x20000156
 8001f14:	20000158 	.word	0x20000158
 8001f18:	20000160 	.word	0x20000160
 8001f1c:	20000164 	.word	0x20000164
 8001f20:	2000015a 	.word	0x2000015a
 8001f24:	20000168 	.word	0x20000168
 8001f28:	2000015c 	.word	0x2000015c
 8001f2c:	20000170 	.word	0x20000170
 8001f30:	2000016c 	.word	0x2000016c
 8001f34:	20000174 	.word	0x20000174
 8001f38:	41980000 	.word	0x41980000
 8001f3c:	40400000 	.word	0x40400000
 8001f40:	2000014c 	.word	0x2000014c
 8001f44:	41f00000 	.word	0x41f00000
 8001f48:	08005608 	.word	0x08005608
 8001f4c:	20000157 	.word	0x20000157
 8001f50:	08005478 	.word	0x08005478
 8001f54:	08005540 	.word	0x08005540
 8001f58:	08005584 	.word	0x08005584
			}
			// Dino is running normally
			else {
				dinoHeader->bmp = (uint8_t*) DinoNormalRunning[(tick / (int)(16 / overallSpeed)) % 2];
 8001f5c:	4b21      	ldr	r3, [pc, #132]	; (8001fe4 <main+0x61c>)
 8001f5e:	681c      	ldr	r4, [r3, #0]
 8001f60:	4b21      	ldr	r3, [pc, #132]	; (8001fe8 <main+0x620>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4619      	mov	r1, r3
 8001f66:	f04f 4083 	mov.w	r0, #1098907648	; 0x41800000
 8001f6a:	f7fe ff81 	bl	8000e70 <__aeabi_fdiv>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff f88f 	bl	8001094 <__aeabi_f2iz>
 8001f76:	4603      	mov	r3, r0
 8001f78:	fbb4 f3f3 	udiv	r3, r4, r3
 8001f7c:	f003 0201 	and.w	r2, r3, #1
 8001f80:	4613      	mov	r3, r2
 8001f82:	015b      	lsls	r3, r3, #5
 8001f84:	4413      	add	r3, r2
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	4a18      	ldr	r2, [pc, #96]	; (8001fec <main+0x624>)
 8001f8a:	441a      	add	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	601a      	str	r2, [r3, #0]
			}

			// Render dino
			LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE);
 8001f90:	2200      	movs	r2, #0
 8001f92:	2100      	movs	r1, #0
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	f7ff f9b5 	bl	8001304 <LCD_LoadObjs>

			// Render clouds
			LCD_LoadObjs(cloudHeader, DRAWMODE_ADD, REPEATMODE_NONE);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7ff f9b0 	bl	8001304 <LCD_LoadObjs>

			// Render plants
			LCD_LoadObjs(plantHeader, DRAWMODE_ADD, REPEATMODE_NONE);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	6838      	ldr	r0, [r7, #0]
 8001faa:	f7ff f9ab 	bl	8001304 <LCD_LoadObjs>

			LCD_Update(&MemDisp);
 8001fae:	4810      	ldr	r0, [pc, #64]	; (8001ff0 <main+0x628>)
 8001fb0:	f7ff f924 	bl	80011fc <LCD_Update>

			if (dinoIsDead) {
 8001fb4:	4b0f      	ldr	r3, [pc, #60]	; (8001ff4 <main+0x62c>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d00b      	beq.n	8001fd4 <main+0x60c>
				while (!JUMP_BUTTON_PRESSED);
 8001fbc:	bf00      	nop
 8001fbe:	4b0e      	ldr	r3, [pc, #56]	; (8001ff8 <main+0x630>)
 8001fc0:	785b      	ldrb	r3, [r3, #1]
 8001fc2:	f083 0301 	eor.w	r3, r3, #1
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d1f8      	bne.n	8001fbe <main+0x5f6>
				JUMP_BUTTON_PRESSED = 0;
 8001fcc:	4b0a      	ldr	r3, [pc, #40]	; (8001ff8 <main+0x630>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	705a      	strb	r2, [r3, #1]
				break;
 8001fd2:	e005      	b.n	8001fe0 <main+0x618>
			}

			tick++;
 8001fd4:	4b03      	ldr	r3, [pc, #12]	; (8001fe4 <main+0x61c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	4a02      	ldr	r2, [pc, #8]	; (8001fe4 <main+0x61c>)
 8001fdc:	6013      	str	r3, [r2, #0]
			if(tick % 2000 == 0){
 8001fde:	e582      	b.n	8001ae6 <main+0x11e>
		LCD_LoadFull((uint8_t*) Title);
 8001fe0:	e518      	b.n	8001a14 <main+0x4c>
 8001fe2:	bf00      	nop
 8001fe4:	20000160 	.word	0x20000160
 8001fe8:	20000170 	.word	0x20000170
 8001fec:	080054bc 	.word	0x080054bc
 8001ff0:	20000140 	.word	0x20000140
 8001ff4:	20000157 	.word	0x20000157
 8001ff8:	20000150 	.word	0x20000150

08001ffc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b090      	sub	sp, #64	; 0x40
 8002000:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002002:	f107 0318 	add.w	r3, r7, #24
 8002006:	2228      	movs	r2, #40	; 0x28
 8002008:	2100      	movs	r1, #0
 800200a:	4618      	mov	r0, r3
 800200c:	f002 f8f2 	bl	80041f4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002010:	1d3b      	adds	r3, r7, #4
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]
 8002018:	609a      	str	r2, [r3, #8]
 800201a:	60da      	str	r2, [r3, #12]
 800201c:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800201e:	2302      	movs	r3, #2
 8002020:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002022:	2301      	movs	r3, #1
 8002024:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002026:	2310      	movs	r3, #16
 8002028:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800202a:	2302      	movs	r3, #2
 800202c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800202e:	2300      	movs	r3, #0
 8002030:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8002032:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8002036:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002038:	f107 0318 	add.w	r3, r7, #24
 800203c:	4618      	mov	r0, r3
 800203e:	f000 fe51 	bl	8002ce4 <HAL_RCC_OscConfig>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <SystemClock_Config+0x50>
		Error_Handler();
 8002048:	f000 f96e 	bl	8002328 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800204c:	230f      	movs	r3, #15
 800204e:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002050:	2302      	movs	r3, #2
 8002052:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002054:	2300      	movs	r3, #0
 8002056:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002058:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800205c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800205e:	2300      	movs	r3, #0
 8002060:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8002062:	1d3b      	adds	r3, r7, #4
 8002064:	2101      	movs	r1, #1
 8002066:	4618      	mov	r0, r3
 8002068:	f001 f8be 	bl	80031e8 <HAL_RCC_ClockConfig>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <SystemClock_Config+0x7a>
		Error_Handler();
 8002072:	f000 f959 	bl	8002328 <Error_Handler>
	}
}
 8002076:	bf00      	nop
 8002078:	3740      	adds	r7, #64	; 0x40
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
	...

08002080 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8002084:	4b17      	ldr	r3, [pc, #92]	; (80020e4 <MX_SPI1_Init+0x64>)
 8002086:	4a18      	ldr	r2, [pc, #96]	; (80020e8 <MX_SPI1_Init+0x68>)
 8002088:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800208a:	4b16      	ldr	r3, [pc, #88]	; (80020e4 <MX_SPI1_Init+0x64>)
 800208c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002090:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002092:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <MX_SPI1_Init+0x64>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002098:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <MX_SPI1_Init+0x64>)
 800209a:	2200      	movs	r2, #0
 800209c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800209e:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020a4:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80020aa:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020b0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80020b2:	4b0c      	ldr	r3, [pc, #48]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020b4:	2210      	movs	r2, #16
 80020b6:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020b8:	4b0a      	ldr	r3, [pc, #40]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020be:	4b09      	ldr	r3, [pc, #36]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020c4:	4b07      	ldr	r3, [pc, #28]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80020ca:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020cc:	220a      	movs	r2, #10
 80020ce:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80020d0:	4804      	ldr	r0, [pc, #16]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020d2:	f001 f9ef 	bl	80034b4 <HAL_SPI_Init>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_SPI1_Init+0x60>
		Error_Handler();
 80020dc:	f000 f924 	bl	8002328 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80020e0:	bf00      	nop
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	200000a0 	.word	0x200000a0
 80020e8:	40013000 	.word	0x40013000

080020ec <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80020f2:	f107 0308 	add.w	r3, r7, #8
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	605a      	str	r2, [r3, #4]
 80020fc:	609a      	str	r2, [r3, #8]
 80020fe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002100:	463b      	mov	r3, r7
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002108:	4b1e      	ldr	r3, [pc, #120]	; (8002184 <MX_TIM1_Init+0x98>)
 800210a:	4a1f      	ldr	r2, [pc, #124]	; (8002188 <MX_TIM1_Init+0x9c>)
 800210c:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 1000 - 1;
 800210e:	4b1d      	ldr	r3, [pc, #116]	; (8002184 <MX_TIM1_Init+0x98>)
 8002110:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002114:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002116:	4b1b      	ldr	r3, [pc, #108]	; (8002184 <MX_TIM1_Init+0x98>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 100 - 1;
 800211c:	4b19      	ldr	r3, [pc, #100]	; (8002184 <MX_TIM1_Init+0x98>)
 800211e:	2263      	movs	r2, #99	; 0x63
 8002120:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002122:	4b18      	ldr	r3, [pc, #96]	; (8002184 <MX_TIM1_Init+0x98>)
 8002124:	2200      	movs	r2, #0
 8002126:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002128:	4b16      	ldr	r3, [pc, #88]	; (8002184 <MX_TIM1_Init+0x98>)
 800212a:	2200      	movs	r2, #0
 800212c:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800212e:	4b15      	ldr	r3, [pc, #84]	; (8002184 <MX_TIM1_Init+0x98>)
 8002130:	2280      	movs	r2, #128	; 0x80
 8002132:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8002134:	4813      	ldr	r0, [pc, #76]	; (8002184 <MX_TIM1_Init+0x98>)
 8002136:	f001 fc23 	bl	8003980 <HAL_TIM_Base_Init>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_TIM1_Init+0x58>
		Error_Handler();
 8002140:	f000 f8f2 	bl	8002328 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002144:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002148:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 800214a:	f107 0308 	add.w	r3, r7, #8
 800214e:	4619      	mov	r1, r3
 8002150:	480c      	ldr	r0, [pc, #48]	; (8002184 <MX_TIM1_Init+0x98>)
 8002152:	f001 fdbf 	bl	8003cd4 <HAL_TIM_ConfigClockSource>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <MX_TIM1_Init+0x74>
		Error_Handler();
 800215c:	f000 f8e4 	bl	8002328 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002160:	2300      	movs	r3, #0
 8002162:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002164:	2300      	movs	r3, #0
 8002166:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8002168:	463b      	mov	r3, r7
 800216a:	4619      	mov	r1, r3
 800216c:	4805      	ldr	r0, [pc, #20]	; (8002184 <MX_TIM1_Init+0x98>)
 800216e:	f001 ff91 	bl	8004094 <HAL_TIMEx_MasterConfigSynchronization>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8002178:	f000 f8d6 	bl	8002328 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 800217c:	bf00      	nop
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	200000f8 	.word	0x200000f8
 8002188:	40012c00 	.word	0x40012c00

0800218c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002192:	f107 0308 	add.w	r3, r7, #8
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	605a      	str	r2, [r3, #4]
 800219c:	609a      	str	r2, [r3, #8]
 800219e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80021a0:	4b1f      	ldr	r3, [pc, #124]	; (8002220 <MX_GPIO_Init+0x94>)
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	4a1e      	ldr	r2, [pc, #120]	; (8002220 <MX_GPIO_Init+0x94>)
 80021a6:	f043 0304 	orr.w	r3, r3, #4
 80021aa:	6193      	str	r3, [r2, #24]
 80021ac:	4b1c      	ldr	r3, [pc, #112]	; (8002220 <MX_GPIO_Init+0x94>)
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	607b      	str	r3, [r7, #4]
 80021b6:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80021b8:	4b19      	ldr	r3, [pc, #100]	; (8002220 <MX_GPIO_Init+0x94>)
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	4a18      	ldr	r2, [pc, #96]	; (8002220 <MX_GPIO_Init+0x94>)
 80021be:	f043 0308 	orr.w	r3, r3, #8
 80021c2:	6193      	str	r3, [r2, #24]
 80021c4:	4b16      	ldr	r3, [pc, #88]	; (8002220 <MX_GPIO_Init+0x94>)
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	f003 0308 	and.w	r3, r3, #8
 80021cc:	603b      	str	r3, [r7, #0]
 80021ce:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 80021d0:	2201      	movs	r2, #1
 80021d2:	2104      	movs	r1, #4
 80021d4:	4813      	ldr	r0, [pc, #76]	; (8002224 <MX_GPIO_Init+0x98>)
 80021d6:	f000 fd6c 	bl	8002cb2 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80021da:	2200      	movs	r2, #0
 80021dc:	2110      	movs	r1, #16
 80021de:	4811      	ldr	r0, [pc, #68]	; (8002224 <MX_GPIO_Init+0x98>)
 80021e0:	f000 fd67 	bl	8002cb2 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : LED_B_Pin CS_Pin */
	GPIO_InitStruct.Pin = LED_B_Pin | CS_Pin;
 80021e4:	2314      	movs	r3, #20
 80021e6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e8:	2301      	movs	r3, #1
 80021ea:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f0:	2302      	movs	r3, #2
 80021f2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f4:	f107 0308 	add.w	r3, r7, #8
 80021f8:	4619      	mov	r1, r3
 80021fa:	480a      	ldr	r0, [pc, #40]	; (8002224 <MX_GPIO_Init+0x98>)
 80021fc:	f000 fbbe 	bl	800297c <HAL_GPIO_Init>

	/*Configure GPIO pins : KEY0_Pin KEY1_Pin */
	GPIO_InitStruct.Pin = KEY0_Pin | KEY1_Pin;
 8002200:	2303      	movs	r3, #3
 8002202:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002204:	2300      	movs	r3, #0
 8002206:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002208:	2300      	movs	r3, #0
 800220a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800220c:	f107 0308 	add.w	r3, r7, #8
 8002210:	4619      	mov	r1, r3
 8002212:	4805      	ldr	r0, [pc, #20]	; (8002228 <MX_GPIO_Init+0x9c>)
 8002214:	f000 fbb2 	bl	800297c <HAL_GPIO_Init>

}
 8002218:	bf00      	nop
 800221a:	3718      	adds	r7, #24
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40021000 	.word	0x40021000
 8002224:	40010800 	.word	0x40010800
 8002228:	40010c00 	.word	0x40010c00

0800222c <KeyScan>:

/* USER CODE BEGIN 4 */
void KeyScan() {
 800222c:	b590      	push	{r4, r7, lr}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0

	static uint8_t KeyBuffer[2] = { 0x00, 0x00 };

	KeyBuffer[0] = ((KeyBuffer[0] << 1) | (KEY0_STATE & 0x01));
 8002232:	4b30      	ldr	r3, [pc, #192]	; (80022f4 <KeyScan+0xc8>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	b25c      	sxtb	r4, r3
 800223a:	2101      	movs	r1, #1
 800223c:	482e      	ldr	r0, [pc, #184]	; (80022f8 <KeyScan+0xcc>)
 800223e:	f000 fd21 	bl	8002c84 <HAL_GPIO_ReadPin>
 8002242:	4603      	mov	r3, r0
 8002244:	b25b      	sxtb	r3, r3
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	b25b      	sxtb	r3, r3
 800224c:	4323      	orrs	r3, r4
 800224e:	b25b      	sxtb	r3, r3
 8002250:	b2da      	uxtb	r2, r3
 8002252:	4b28      	ldr	r3, [pc, #160]	; (80022f4 <KeyScan+0xc8>)
 8002254:	701a      	strb	r2, [r3, #0]
	KeyBuffer[1] = ((KeyBuffer[1] << 1) | (KEY1_STATE & 0x01));
 8002256:	4b27      	ldr	r3, [pc, #156]	; (80022f4 <KeyScan+0xc8>)
 8002258:	785b      	ldrb	r3, [r3, #1]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	b25c      	sxtb	r4, r3
 800225e:	2102      	movs	r1, #2
 8002260:	4825      	ldr	r0, [pc, #148]	; (80022f8 <KeyScan+0xcc>)
 8002262:	f000 fd0f 	bl	8002c84 <HAL_GPIO_ReadPin>
 8002266:	4603      	mov	r3, r0
 8002268:	b25b      	sxtb	r3, r3
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	b25b      	sxtb	r3, r3
 8002270:	4323      	orrs	r3, r4
 8002272:	b25b      	sxtb	r3, r3
 8002274:	b2da      	uxtb	r2, r3
 8002276:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <KeyScan+0xc8>)
 8002278:	705a      	strb	r2, [r3, #1]

	for (uint8_t j = 0; j < 2; j++) {
 800227a:	2300      	movs	r3, #0
 800227c:	71fb      	strb	r3, [r7, #7]
 800227e:	e030      	b.n	80022e2 <KeyScan+0xb6>
		if ((KeyBuffer[j] | 0xf0) == 0xff) {
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	4a1c      	ldr	r2, [pc, #112]	; (80022f4 <KeyScan+0xc8>)
 8002284:	5cd3      	ldrb	r3, [r2, r3]
 8002286:	f063 030f 	orn	r3, r3, #15
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2bff      	cmp	r3, #255	; 0xff
 800228e:	d110      	bne.n	80022b2 <KeyScan+0x86>
			if (!KeyState[j]) {
 8002290:	79fb      	ldrb	r3, [r7, #7]
 8002292:	4a1a      	ldr	r2, [pc, #104]	; (80022fc <KeyScan+0xd0>)
 8002294:	5cd3      	ldrb	r3, [r2, r3]
 8002296:	f083 0301 	eor.w	r3, r3, #1
 800229a:	b2db      	uxtb	r3, r3
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <KeyScan+0x7c>
				KeyPressed[j] = 1;
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	4a17      	ldr	r2, [pc, #92]	; (8002300 <KeyScan+0xd4>)
 80022a4:	2101      	movs	r1, #1
 80022a6:	54d1      	strb	r1, [r2, r3]
			}
			KeyState[j] = 1;
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	4a14      	ldr	r2, [pc, #80]	; (80022fc <KeyScan+0xd0>)
 80022ac:	2101      	movs	r1, #1
 80022ae:	54d1      	strb	r1, [r2, r3]
 80022b0:	e014      	b.n	80022dc <KeyScan+0xb0>
		} else if ((KeyBuffer[j] | 0xf0) == 0xf0) {
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	4a0f      	ldr	r2, [pc, #60]	; (80022f4 <KeyScan+0xc8>)
 80022b6:	5cd3      	ldrb	r3, [r2, r3]
 80022b8:	f063 030f 	orn	r3, r3, #15
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2bf0      	cmp	r3, #240	; 0xf0
 80022c0:	d10c      	bne.n	80022dc <KeyScan+0xb0>
			if (KeyState[j]) {
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	4a0d      	ldr	r2, [pc, #52]	; (80022fc <KeyScan+0xd0>)
 80022c6:	5cd3      	ldrb	r3, [r2, r3]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d003      	beq.n	80022d4 <KeyScan+0xa8>
				KeyReleased[j] = 1;
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	4a0d      	ldr	r2, [pc, #52]	; (8002304 <KeyScan+0xd8>)
 80022d0:	2101      	movs	r1, #1
 80022d2:	54d1      	strb	r1, [r2, r3]
			}
			KeyState[j] = 0;
 80022d4:	79fb      	ldrb	r3, [r7, #7]
 80022d6:	4a09      	ldr	r2, [pc, #36]	; (80022fc <KeyScan+0xd0>)
 80022d8:	2100      	movs	r1, #0
 80022da:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 2; j++) {
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	3301      	adds	r3, #1
 80022e0:	71fb      	strb	r3, [r7, #7]
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d9cb      	bls.n	8002280 <KeyScan+0x54>
		}
	}
}
 80022e8:	bf00      	nop
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd90      	pop	{r4, r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000178 	.word	0x20000178
 80022f8:	40010c00 	.word	0x40010c00
 80022fc:	2000014c 	.word	0x2000014c
 8002300:	20000150 	.word	0x20000150
 8002304:	20000154 	.word	0x20000154

08002308 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a04      	ldr	r2, [pc, #16]	; (8002324 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d101      	bne.n	800231c <HAL_TIM_PeriodElapsedCallback+0x14>
//		LEDB_TOGGLE;
		KeyScan();
 8002318:	f7ff ff88 	bl	800222c <KeyScan>

	}
}
 800231c:	bf00      	nop
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	200000f8 	.word	0x200000f8

08002328 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800232c:	b672      	cpsid	i
}
 800232e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002330:	e7fe      	b.n	8002330 <Error_Handler+0x8>
	...

08002334 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800233a:	4b15      	ldr	r3, [pc, #84]	; (8002390 <HAL_MspInit+0x5c>)
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	4a14      	ldr	r2, [pc, #80]	; (8002390 <HAL_MspInit+0x5c>)
 8002340:	f043 0301 	orr.w	r3, r3, #1
 8002344:	6193      	str	r3, [r2, #24]
 8002346:	4b12      	ldr	r3, [pc, #72]	; (8002390 <HAL_MspInit+0x5c>)
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	60bb      	str	r3, [r7, #8]
 8002350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002352:	4b0f      	ldr	r3, [pc, #60]	; (8002390 <HAL_MspInit+0x5c>)
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	4a0e      	ldr	r2, [pc, #56]	; (8002390 <HAL_MspInit+0x5c>)
 8002358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800235c:	61d3      	str	r3, [r2, #28]
 800235e:	4b0c      	ldr	r3, [pc, #48]	; (8002390 <HAL_MspInit+0x5c>)
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002366:	607b      	str	r3, [r7, #4]
 8002368:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800236a:	4b0a      	ldr	r3, [pc, #40]	; (8002394 <HAL_MspInit+0x60>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	4a04      	ldr	r2, [pc, #16]	; (8002394 <HAL_MspInit+0x60>)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002386:	bf00      	nop
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr
 8002390:	40021000 	.word	0x40021000
 8002394:	40010000 	.word	0x40010000

08002398 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b088      	sub	sp, #32
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a0:	f107 0310 	add.w	r3, r7, #16
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	605a      	str	r2, [r3, #4]
 80023aa:	609a      	str	r2, [r3, #8]
 80023ac:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a15      	ldr	r2, [pc, #84]	; (8002408 <HAL_SPI_MspInit+0x70>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d123      	bne.n	8002400 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023b8:	4b14      	ldr	r3, [pc, #80]	; (800240c <HAL_SPI_MspInit+0x74>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	4a13      	ldr	r2, [pc, #76]	; (800240c <HAL_SPI_MspInit+0x74>)
 80023be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023c2:	6193      	str	r3, [r2, #24]
 80023c4:	4b11      	ldr	r3, [pc, #68]	; (800240c <HAL_SPI_MspInit+0x74>)
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d0:	4b0e      	ldr	r3, [pc, #56]	; (800240c <HAL_SPI_MspInit+0x74>)
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	4a0d      	ldr	r2, [pc, #52]	; (800240c <HAL_SPI_MspInit+0x74>)
 80023d6:	f043 0304 	orr.w	r3, r3, #4
 80023da:	6193      	str	r3, [r2, #24]
 80023dc:	4b0b      	ldr	r3, [pc, #44]	; (800240c <HAL_SPI_MspInit+0x74>)
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	60bb      	str	r3, [r7, #8]
 80023e6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80023e8:	23a0      	movs	r3, #160	; 0xa0
 80023ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ec:	2302      	movs	r3, #2
 80023ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023f0:	2303      	movs	r3, #3
 80023f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f4:	f107 0310 	add.w	r3, r7, #16
 80023f8:	4619      	mov	r1, r3
 80023fa:	4805      	ldr	r0, [pc, #20]	; (8002410 <HAL_SPI_MspInit+0x78>)
 80023fc:	f000 fabe 	bl	800297c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002400:	bf00      	nop
 8002402:	3720      	adds	r7, #32
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40013000 	.word	0x40013000
 800240c:	40021000 	.word	0x40021000
 8002410:	40010800 	.word	0x40010800

08002414 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a0d      	ldr	r2, [pc, #52]	; (8002458 <HAL_TIM_Base_MspInit+0x44>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d113      	bne.n	800244e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002426:	4b0d      	ldr	r3, [pc, #52]	; (800245c <HAL_TIM_Base_MspInit+0x48>)
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	4a0c      	ldr	r2, [pc, #48]	; (800245c <HAL_TIM_Base_MspInit+0x48>)
 800242c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002430:	6193      	str	r3, [r2, #24]
 8002432:	4b0a      	ldr	r3, [pc, #40]	; (800245c <HAL_TIM_Base_MspInit+0x48>)
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800243e:	2200      	movs	r2, #0
 8002440:	2100      	movs	r1, #0
 8002442:	2019      	movs	r0, #25
 8002444:	f000 fa63 	bl	800290e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002448:	2019      	movs	r0, #25
 800244a:	f000 fa7c 	bl	8002946 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800244e:	bf00      	nop
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40012c00 	.word	0x40012c00
 800245c:	40021000 	.word	0x40021000

08002460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002464:	e7fe      	b.n	8002464 <NMI_Handler+0x4>

08002466 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002466:	b480      	push	{r7}
 8002468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800246a:	e7fe      	b.n	800246a <HardFault_Handler+0x4>

0800246c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002470:	e7fe      	b.n	8002470 <MemManage_Handler+0x4>

08002472 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002472:	b480      	push	{r7}
 8002474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002476:	e7fe      	b.n	8002476 <BusFault_Handler+0x4>

08002478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800247c:	e7fe      	b.n	800247c <UsageFault_Handler+0x4>

0800247e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800247e:	b480      	push	{r7}
 8002480:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr

0800248a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800248a:	b480      	push	{r7}
 800248c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	46bd      	mov	sp, r7
 8002492:	bc80      	pop	{r7}
 8002494:	4770      	bx	lr

08002496 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002496:	b480      	push	{r7}
 8002498:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	46bd      	mov	sp, r7
 800249e:	bc80      	pop	{r7}
 80024a0:	4770      	bx	lr

080024a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024a6:	f000 f93f 	bl	8002728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
	...

080024b0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024b4:	4802      	ldr	r0, [pc, #8]	; (80024c0 <TIM1_UP_IRQHandler+0x10>)
 80024b6:	f001 fb05 	bl	8003ac4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	200000f8 	.word	0x200000f8

080024c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
	return 1;
 80024c8:	2301      	movs	r3, #1
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr

080024d2 <_kill>:

int _kill(int pid, int sig)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80024dc:	f001 fe4a 	bl	8004174 <__errno>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2216      	movs	r2, #22
 80024e4:	601a      	str	r2, [r3, #0]
	return -1;
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <_exit>:

void _exit (int status)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80024fa:	f04f 31ff 	mov.w	r1, #4294967295
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7ff ffe7 	bl	80024d2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002504:	e7fe      	b.n	8002504 <_exit+0x12>

08002506 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b086      	sub	sp, #24
 800250a:	af00      	add	r7, sp, #0
 800250c:	60f8      	str	r0, [r7, #12]
 800250e:	60b9      	str	r1, [r7, #8]
 8002510:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002512:	2300      	movs	r3, #0
 8002514:	617b      	str	r3, [r7, #20]
 8002516:	e00a      	b.n	800252e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002518:	f3af 8000 	nop.w
 800251c:	4601      	mov	r1, r0
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	1c5a      	adds	r2, r3, #1
 8002522:	60ba      	str	r2, [r7, #8]
 8002524:	b2ca      	uxtb	r2, r1
 8002526:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	3301      	adds	r3, #1
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	697a      	ldr	r2, [r7, #20]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	429a      	cmp	r2, r3
 8002534:	dbf0      	blt.n	8002518 <_read+0x12>
	}

return len;
 8002536:	687b      	ldr	r3, [r7, #4]
}
 8002538:	4618      	mov	r0, r3
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800254c:	2300      	movs	r3, #0
 800254e:	617b      	str	r3, [r7, #20]
 8002550:	e009      	b.n	8002566 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	1c5a      	adds	r2, r3, #1
 8002556:	60ba      	str	r2, [r7, #8]
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	3301      	adds	r3, #1
 8002564:	617b      	str	r3, [r7, #20]
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	429a      	cmp	r2, r3
 800256c:	dbf1      	blt.n	8002552 <_write+0x12>
	}
	return len;
 800256e:	687b      	ldr	r3, [r7, #4]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <_close>:

int _close(int file)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
	return -1;
 8002580:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002584:	4618      	mov	r0, r3
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr

0800258e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
 8002596:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800259e:	605a      	str	r2, [r3, #4]
	return 0;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <_isatty>:

int _isatty(int file)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	return 1;
 80025b4:	2301      	movs	r3, #1
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
	return 0;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr

080025d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e0:	4a14      	ldr	r2, [pc, #80]	; (8002634 <_sbrk+0x5c>)
 80025e2:	4b15      	ldr	r3, [pc, #84]	; (8002638 <_sbrk+0x60>)
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025ec:	4b13      	ldr	r3, [pc, #76]	; (800263c <_sbrk+0x64>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d102      	bne.n	80025fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025f4:	4b11      	ldr	r3, [pc, #68]	; (800263c <_sbrk+0x64>)
 80025f6:	4a12      	ldr	r2, [pc, #72]	; (8002640 <_sbrk+0x68>)
 80025f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025fa:	4b10      	ldr	r3, [pc, #64]	; (800263c <_sbrk+0x64>)
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4413      	add	r3, r2
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	429a      	cmp	r2, r3
 8002606:	d207      	bcs.n	8002618 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002608:	f001 fdb4 	bl	8004174 <__errno>
 800260c:	4603      	mov	r3, r0
 800260e:	220c      	movs	r2, #12
 8002610:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002612:	f04f 33ff 	mov.w	r3, #4294967295
 8002616:	e009      	b.n	800262c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002618:	4b08      	ldr	r3, [pc, #32]	; (800263c <_sbrk+0x64>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800261e:	4b07      	ldr	r3, [pc, #28]	; (800263c <_sbrk+0x64>)
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4413      	add	r3, r2
 8002626:	4a05      	ldr	r2, [pc, #20]	; (800263c <_sbrk+0x64>)
 8002628:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800262a:	68fb      	ldr	r3, [r7, #12]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3718      	adds	r7, #24
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	20005000 	.word	0x20005000
 8002638:	00000400 	.word	0x00000400
 800263c:	2000017c 	.word	0x2000017c
 8002640:	20000198 	.word	0x20000198

08002644 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002648:	bf00      	nop
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr

08002650 <Reset_Handler>:
 8002650:	480c      	ldr	r0, [pc, #48]	; (8002684 <LoopFillZerobss+0x12>)
 8002652:	490d      	ldr	r1, [pc, #52]	; (8002688 <LoopFillZerobss+0x16>)
 8002654:	4a0d      	ldr	r2, [pc, #52]	; (800268c <LoopFillZerobss+0x1a>)
 8002656:	2300      	movs	r3, #0
 8002658:	e002      	b.n	8002660 <LoopCopyDataInit>

0800265a <CopyDataInit>:
 800265a:	58d4      	ldr	r4, [r2, r3]
 800265c:	50c4      	str	r4, [r0, r3]
 800265e:	3304      	adds	r3, #4

08002660 <LoopCopyDataInit>:
 8002660:	18c4      	adds	r4, r0, r3
 8002662:	428c      	cmp	r4, r1
 8002664:	d3f9      	bcc.n	800265a <CopyDataInit>
 8002666:	4a0a      	ldr	r2, [pc, #40]	; (8002690 <LoopFillZerobss+0x1e>)
 8002668:	4c0a      	ldr	r4, [pc, #40]	; (8002694 <LoopFillZerobss+0x22>)
 800266a:	2300      	movs	r3, #0
 800266c:	e001      	b.n	8002672 <LoopFillZerobss>

0800266e <FillZerobss>:
 800266e:	6013      	str	r3, [r2, #0]
 8002670:	3204      	adds	r2, #4

08002672 <LoopFillZerobss>:
 8002672:	42a2      	cmp	r2, r4
 8002674:	d3fb      	bcc.n	800266e <FillZerobss>
 8002676:	f7ff ffe5 	bl	8002644 <SystemInit>
 800267a:	f001 fd81 	bl	8004180 <__libc_init_array>
 800267e:	f7ff f9a3 	bl	80019c8 <main>
 8002682:	4770      	bx	lr
 8002684:	20000000 	.word	0x20000000
 8002688:	20000078 	.word	0x20000078
 800268c:	08005dac 	.word	0x08005dac
 8002690:	20000078 	.word	0x20000078
 8002694:	20000194 	.word	0x20000194

08002698 <ADC1_2_IRQHandler>:
 8002698:	e7fe      	b.n	8002698 <ADC1_2_IRQHandler>
	...

0800269c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026a0:	4b08      	ldr	r3, [pc, #32]	; (80026c4 <HAL_Init+0x28>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a07      	ldr	r2, [pc, #28]	; (80026c4 <HAL_Init+0x28>)
 80026a6:	f043 0310 	orr.w	r3, r3, #16
 80026aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026ac:	2003      	movs	r0, #3
 80026ae:	f000 f923 	bl	80028f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026b2:	200f      	movs	r0, #15
 80026b4:	f000 f808 	bl	80026c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026b8:	f7ff fe3c 	bl	8002334 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40022000 	.word	0x40022000

080026c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026d0:	4b12      	ldr	r3, [pc, #72]	; (800271c <HAL_InitTick+0x54>)
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	4b12      	ldr	r3, [pc, #72]	; (8002720 <HAL_InitTick+0x58>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	4619      	mov	r1, r3
 80026da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026de:	fbb3 f3f1 	udiv	r3, r3, r1
 80026e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e6:	4618      	mov	r0, r3
 80026e8:	f000 f93b 	bl	8002962 <HAL_SYSTICK_Config>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e00e      	b.n	8002714 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b0f      	cmp	r3, #15
 80026fa:	d80a      	bhi.n	8002712 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026fc:	2200      	movs	r2, #0
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	f04f 30ff 	mov.w	r0, #4294967295
 8002704:	f000 f903 	bl	800290e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002708:	4a06      	ldr	r2, [pc, #24]	; (8002724 <HAL_InitTick+0x5c>)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800270e:	2300      	movs	r3, #0
 8002710:	e000      	b.n	8002714 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
}
 8002714:	4618      	mov	r0, r3
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	20000008 	.word	0x20000008
 8002720:	20000010 	.word	0x20000010
 8002724:	2000000c 	.word	0x2000000c

08002728 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800272c:	4b05      	ldr	r3, [pc, #20]	; (8002744 <HAL_IncTick+0x1c>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	461a      	mov	r2, r3
 8002732:	4b05      	ldr	r3, [pc, #20]	; (8002748 <HAL_IncTick+0x20>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4413      	add	r3, r2
 8002738:	4a03      	ldr	r2, [pc, #12]	; (8002748 <HAL_IncTick+0x20>)
 800273a:	6013      	str	r3, [r2, #0]
}
 800273c:	bf00      	nop
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr
 8002744:	20000010 	.word	0x20000010
 8002748:	20000180 	.word	0x20000180

0800274c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  return uwTick;
 8002750:	4b02      	ldr	r3, [pc, #8]	; (800275c <HAL_GetTick+0x10>)
 8002752:	681b      	ldr	r3, [r3, #0]
}
 8002754:	4618      	mov	r0, r3
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr
 800275c:	20000180 	.word	0x20000180

08002760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002770:	4b0c      	ldr	r3, [pc, #48]	; (80027a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800277c:	4013      	ands	r3, r2
 800277e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800278c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002792:	4a04      	ldr	r2, [pc, #16]	; (80027a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	60d3      	str	r3, [r2, #12]
}
 8002798:	bf00      	nop
 800279a:	3714      	adds	r7, #20
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027ac:	4b04      	ldr	r3, [pc, #16]	; (80027c0 <__NVIC_GetPriorityGrouping+0x18>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	0a1b      	lsrs	r3, r3, #8
 80027b2:	f003 0307 	and.w	r3, r3, #7
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	e000ed00 	.word	0xe000ed00

080027c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	db0b      	blt.n	80027ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	f003 021f 	and.w	r2, r3, #31
 80027dc:	4906      	ldr	r1, [pc, #24]	; (80027f8 <__NVIC_EnableIRQ+0x34>)
 80027de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e2:	095b      	lsrs	r3, r3, #5
 80027e4:	2001      	movs	r0, #1
 80027e6:	fa00 f202 	lsl.w	r2, r0, r2
 80027ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027ee:	bf00      	nop
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr
 80027f8:	e000e100 	.word	0xe000e100

080027fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	6039      	str	r1, [r7, #0]
 8002806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280c:	2b00      	cmp	r3, #0
 800280e:	db0a      	blt.n	8002826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	b2da      	uxtb	r2, r3
 8002814:	490c      	ldr	r1, [pc, #48]	; (8002848 <__NVIC_SetPriority+0x4c>)
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	0112      	lsls	r2, r2, #4
 800281c:	b2d2      	uxtb	r2, r2
 800281e:	440b      	add	r3, r1
 8002820:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002824:	e00a      	b.n	800283c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	b2da      	uxtb	r2, r3
 800282a:	4908      	ldr	r1, [pc, #32]	; (800284c <__NVIC_SetPriority+0x50>)
 800282c:	79fb      	ldrb	r3, [r7, #7]
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	3b04      	subs	r3, #4
 8002834:	0112      	lsls	r2, r2, #4
 8002836:	b2d2      	uxtb	r2, r2
 8002838:	440b      	add	r3, r1
 800283a:	761a      	strb	r2, [r3, #24]
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	e000e100 	.word	0xe000e100
 800284c:	e000ed00 	.word	0xe000ed00

08002850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002850:	b480      	push	{r7}
 8002852:	b089      	sub	sp, #36	; 0x24
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	f1c3 0307 	rsb	r3, r3, #7
 800286a:	2b04      	cmp	r3, #4
 800286c:	bf28      	it	cs
 800286e:	2304      	movcs	r3, #4
 8002870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	3304      	adds	r3, #4
 8002876:	2b06      	cmp	r3, #6
 8002878:	d902      	bls.n	8002880 <NVIC_EncodePriority+0x30>
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	3b03      	subs	r3, #3
 800287e:	e000      	b.n	8002882 <NVIC_EncodePriority+0x32>
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002884:	f04f 32ff 	mov.w	r2, #4294967295
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43da      	mvns	r2, r3
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	401a      	ands	r2, r3
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002898:	f04f 31ff 	mov.w	r1, #4294967295
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	fa01 f303 	lsl.w	r3, r1, r3
 80028a2:	43d9      	mvns	r1, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a8:	4313      	orrs	r3, r2
         );
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3724      	adds	r7, #36	; 0x24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr

080028b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3b01      	subs	r3, #1
 80028c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028c4:	d301      	bcc.n	80028ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028c6:	2301      	movs	r3, #1
 80028c8:	e00f      	b.n	80028ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028ca:	4a0a      	ldr	r2, [pc, #40]	; (80028f4 <SysTick_Config+0x40>)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3b01      	subs	r3, #1
 80028d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028d2:	210f      	movs	r1, #15
 80028d4:	f04f 30ff 	mov.w	r0, #4294967295
 80028d8:	f7ff ff90 	bl	80027fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028dc:	4b05      	ldr	r3, [pc, #20]	; (80028f4 <SysTick_Config+0x40>)
 80028de:	2200      	movs	r2, #0
 80028e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028e2:	4b04      	ldr	r3, [pc, #16]	; (80028f4 <SysTick_Config+0x40>)
 80028e4:	2207      	movs	r2, #7
 80028e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	e000e010 	.word	0xe000e010

080028f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f7ff ff2d 	bl	8002760 <__NVIC_SetPriorityGrouping>
}
 8002906:	bf00      	nop
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800290e:	b580      	push	{r7, lr}
 8002910:	b086      	sub	sp, #24
 8002912:	af00      	add	r7, sp, #0
 8002914:	4603      	mov	r3, r0
 8002916:	60b9      	str	r1, [r7, #8]
 8002918:	607a      	str	r2, [r7, #4]
 800291a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800291c:	2300      	movs	r3, #0
 800291e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002920:	f7ff ff42 	bl	80027a8 <__NVIC_GetPriorityGrouping>
 8002924:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	68b9      	ldr	r1, [r7, #8]
 800292a:	6978      	ldr	r0, [r7, #20]
 800292c:	f7ff ff90 	bl	8002850 <NVIC_EncodePriority>
 8002930:	4602      	mov	r2, r0
 8002932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002936:	4611      	mov	r1, r2
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff ff5f 	bl	80027fc <__NVIC_SetPriority>
}
 800293e:	bf00      	nop
 8002940:	3718      	adds	r7, #24
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b082      	sub	sp, #8
 800294a:	af00      	add	r7, sp, #0
 800294c:	4603      	mov	r3, r0
 800294e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff ff35 	bl	80027c4 <__NVIC_EnableIRQ>
}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b082      	sub	sp, #8
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7ff ffa2 	bl	80028b4 <SysTick_Config>
 8002970:	4603      	mov	r3, r0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800297c:	b480      	push	{r7}
 800297e:	b08b      	sub	sp, #44	; 0x2c
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002986:	2300      	movs	r3, #0
 8002988:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800298a:	2300      	movs	r3, #0
 800298c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800298e:	e169      	b.n	8002c64 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002990:	2201      	movs	r2, #1
 8002992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	69fa      	ldr	r2, [r7, #28]
 80029a0:	4013      	ands	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	f040 8158 	bne.w	8002c5e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	4a9a      	ldr	r2, [pc, #616]	; (8002c1c <HAL_GPIO_Init+0x2a0>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d05e      	beq.n	8002a76 <HAL_GPIO_Init+0xfa>
 80029b8:	4a98      	ldr	r2, [pc, #608]	; (8002c1c <HAL_GPIO_Init+0x2a0>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d875      	bhi.n	8002aaa <HAL_GPIO_Init+0x12e>
 80029be:	4a98      	ldr	r2, [pc, #608]	; (8002c20 <HAL_GPIO_Init+0x2a4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d058      	beq.n	8002a76 <HAL_GPIO_Init+0xfa>
 80029c4:	4a96      	ldr	r2, [pc, #600]	; (8002c20 <HAL_GPIO_Init+0x2a4>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d86f      	bhi.n	8002aaa <HAL_GPIO_Init+0x12e>
 80029ca:	4a96      	ldr	r2, [pc, #600]	; (8002c24 <HAL_GPIO_Init+0x2a8>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d052      	beq.n	8002a76 <HAL_GPIO_Init+0xfa>
 80029d0:	4a94      	ldr	r2, [pc, #592]	; (8002c24 <HAL_GPIO_Init+0x2a8>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d869      	bhi.n	8002aaa <HAL_GPIO_Init+0x12e>
 80029d6:	4a94      	ldr	r2, [pc, #592]	; (8002c28 <HAL_GPIO_Init+0x2ac>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d04c      	beq.n	8002a76 <HAL_GPIO_Init+0xfa>
 80029dc:	4a92      	ldr	r2, [pc, #584]	; (8002c28 <HAL_GPIO_Init+0x2ac>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d863      	bhi.n	8002aaa <HAL_GPIO_Init+0x12e>
 80029e2:	4a92      	ldr	r2, [pc, #584]	; (8002c2c <HAL_GPIO_Init+0x2b0>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d046      	beq.n	8002a76 <HAL_GPIO_Init+0xfa>
 80029e8:	4a90      	ldr	r2, [pc, #576]	; (8002c2c <HAL_GPIO_Init+0x2b0>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d85d      	bhi.n	8002aaa <HAL_GPIO_Init+0x12e>
 80029ee:	2b12      	cmp	r3, #18
 80029f0:	d82a      	bhi.n	8002a48 <HAL_GPIO_Init+0xcc>
 80029f2:	2b12      	cmp	r3, #18
 80029f4:	d859      	bhi.n	8002aaa <HAL_GPIO_Init+0x12e>
 80029f6:	a201      	add	r2, pc, #4	; (adr r2, 80029fc <HAL_GPIO_Init+0x80>)
 80029f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029fc:	08002a77 	.word	0x08002a77
 8002a00:	08002a51 	.word	0x08002a51
 8002a04:	08002a63 	.word	0x08002a63
 8002a08:	08002aa5 	.word	0x08002aa5
 8002a0c:	08002aab 	.word	0x08002aab
 8002a10:	08002aab 	.word	0x08002aab
 8002a14:	08002aab 	.word	0x08002aab
 8002a18:	08002aab 	.word	0x08002aab
 8002a1c:	08002aab 	.word	0x08002aab
 8002a20:	08002aab 	.word	0x08002aab
 8002a24:	08002aab 	.word	0x08002aab
 8002a28:	08002aab 	.word	0x08002aab
 8002a2c:	08002aab 	.word	0x08002aab
 8002a30:	08002aab 	.word	0x08002aab
 8002a34:	08002aab 	.word	0x08002aab
 8002a38:	08002aab 	.word	0x08002aab
 8002a3c:	08002aab 	.word	0x08002aab
 8002a40:	08002a59 	.word	0x08002a59
 8002a44:	08002a6d 	.word	0x08002a6d
 8002a48:	4a79      	ldr	r2, [pc, #484]	; (8002c30 <HAL_GPIO_Init+0x2b4>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d013      	beq.n	8002a76 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a4e:	e02c      	b.n	8002aaa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	623b      	str	r3, [r7, #32]
          break;
 8002a56:	e029      	b.n	8002aac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	3304      	adds	r3, #4
 8002a5e:	623b      	str	r3, [r7, #32]
          break;
 8002a60:	e024      	b.n	8002aac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	3308      	adds	r3, #8
 8002a68:	623b      	str	r3, [r7, #32]
          break;
 8002a6a:	e01f      	b.n	8002aac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	330c      	adds	r3, #12
 8002a72:	623b      	str	r3, [r7, #32]
          break;
 8002a74:	e01a      	b.n	8002aac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d102      	bne.n	8002a84 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a7e:	2304      	movs	r3, #4
 8002a80:	623b      	str	r3, [r7, #32]
          break;
 8002a82:	e013      	b.n	8002aac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d105      	bne.n	8002a98 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a8c:	2308      	movs	r3, #8
 8002a8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	69fa      	ldr	r2, [r7, #28]
 8002a94:	611a      	str	r2, [r3, #16]
          break;
 8002a96:	e009      	b.n	8002aac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a98:	2308      	movs	r3, #8
 8002a9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	69fa      	ldr	r2, [r7, #28]
 8002aa0:	615a      	str	r2, [r3, #20]
          break;
 8002aa2:	e003      	b.n	8002aac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	623b      	str	r3, [r7, #32]
          break;
 8002aa8:	e000      	b.n	8002aac <HAL_GPIO_Init+0x130>
          break;
 8002aaa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	2bff      	cmp	r3, #255	; 0xff
 8002ab0:	d801      	bhi.n	8002ab6 <HAL_GPIO_Init+0x13a>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	e001      	b.n	8002aba <HAL_GPIO_Init+0x13e>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	3304      	adds	r3, #4
 8002aba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	2bff      	cmp	r3, #255	; 0xff
 8002ac0:	d802      	bhi.n	8002ac8 <HAL_GPIO_Init+0x14c>
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	e002      	b.n	8002ace <HAL_GPIO_Init+0x152>
 8002ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aca:	3b08      	subs	r3, #8
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	210f      	movs	r1, #15
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8002adc:	43db      	mvns	r3, r3
 8002ade:	401a      	ands	r2, r3
 8002ae0:	6a39      	ldr	r1, [r7, #32]
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae8:	431a      	orrs	r2, r3
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 80b1 	beq.w	8002c5e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002afc:	4b4d      	ldr	r3, [pc, #308]	; (8002c34 <HAL_GPIO_Init+0x2b8>)
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	4a4c      	ldr	r2, [pc, #304]	; (8002c34 <HAL_GPIO_Init+0x2b8>)
 8002b02:	f043 0301 	orr.w	r3, r3, #1
 8002b06:	6193      	str	r3, [r2, #24]
 8002b08:	4b4a      	ldr	r3, [pc, #296]	; (8002c34 <HAL_GPIO_Init+0x2b8>)
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	60bb      	str	r3, [r7, #8]
 8002b12:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b14:	4a48      	ldr	r2, [pc, #288]	; (8002c38 <HAL_GPIO_Init+0x2bc>)
 8002b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b18:	089b      	lsrs	r3, r3, #2
 8002b1a:	3302      	adds	r3, #2
 8002b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b20:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	f003 0303 	and.w	r3, r3, #3
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	220f      	movs	r2, #15
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	43db      	mvns	r3, r3
 8002b32:	68fa      	ldr	r2, [r7, #12]
 8002b34:	4013      	ands	r3, r2
 8002b36:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a40      	ldr	r2, [pc, #256]	; (8002c3c <HAL_GPIO_Init+0x2c0>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d013      	beq.n	8002b68 <HAL_GPIO_Init+0x1ec>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a3f      	ldr	r2, [pc, #252]	; (8002c40 <HAL_GPIO_Init+0x2c4>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d00d      	beq.n	8002b64 <HAL_GPIO_Init+0x1e8>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a3e      	ldr	r2, [pc, #248]	; (8002c44 <HAL_GPIO_Init+0x2c8>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d007      	beq.n	8002b60 <HAL_GPIO_Init+0x1e4>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a3d      	ldr	r2, [pc, #244]	; (8002c48 <HAL_GPIO_Init+0x2cc>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d101      	bne.n	8002b5c <HAL_GPIO_Init+0x1e0>
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e006      	b.n	8002b6a <HAL_GPIO_Init+0x1ee>
 8002b5c:	2304      	movs	r3, #4
 8002b5e:	e004      	b.n	8002b6a <HAL_GPIO_Init+0x1ee>
 8002b60:	2302      	movs	r3, #2
 8002b62:	e002      	b.n	8002b6a <HAL_GPIO_Init+0x1ee>
 8002b64:	2301      	movs	r3, #1
 8002b66:	e000      	b.n	8002b6a <HAL_GPIO_Init+0x1ee>
 8002b68:	2300      	movs	r3, #0
 8002b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b6c:	f002 0203 	and.w	r2, r2, #3
 8002b70:	0092      	lsls	r2, r2, #2
 8002b72:	4093      	lsls	r3, r2
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b7a:	492f      	ldr	r1, [pc, #188]	; (8002c38 <HAL_GPIO_Init+0x2bc>)
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7e:	089b      	lsrs	r3, r3, #2
 8002b80:	3302      	adds	r3, #2
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d006      	beq.n	8002ba2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b94:	4b2d      	ldr	r3, [pc, #180]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	492c      	ldr	r1, [pc, #176]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	600b      	str	r3, [r1, #0]
 8002ba0:	e006      	b.n	8002bb0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ba2:	4b2a      	ldr	r3, [pc, #168]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	43db      	mvns	r3, r3
 8002baa:	4928      	ldr	r1, [pc, #160]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d006      	beq.n	8002bca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002bbc:	4b23      	ldr	r3, [pc, #140]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	4922      	ldr	r1, [pc, #136]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	604b      	str	r3, [r1, #4]
 8002bc8:	e006      	b.n	8002bd8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002bca:	4b20      	ldr	r3, [pc, #128]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	491e      	ldr	r1, [pc, #120]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d006      	beq.n	8002bf2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002be4:	4b19      	ldr	r3, [pc, #100]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	4918      	ldr	r1, [pc, #96]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	608b      	str	r3, [r1, #8]
 8002bf0:	e006      	b.n	8002c00 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002bf2:	4b16      	ldr	r3, [pc, #88]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002bf4:	689a      	ldr	r2, [r3, #8]
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	4914      	ldr	r1, [pc, #80]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d021      	beq.n	8002c50 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c0c:	4b0f      	ldr	r3, [pc, #60]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002c0e:	68da      	ldr	r2, [r3, #12]
 8002c10:	490e      	ldr	r1, [pc, #56]	; (8002c4c <HAL_GPIO_Init+0x2d0>)
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	60cb      	str	r3, [r1, #12]
 8002c18:	e021      	b.n	8002c5e <HAL_GPIO_Init+0x2e2>
 8002c1a:	bf00      	nop
 8002c1c:	10320000 	.word	0x10320000
 8002c20:	10310000 	.word	0x10310000
 8002c24:	10220000 	.word	0x10220000
 8002c28:	10210000 	.word	0x10210000
 8002c2c:	10120000 	.word	0x10120000
 8002c30:	10110000 	.word	0x10110000
 8002c34:	40021000 	.word	0x40021000
 8002c38:	40010000 	.word	0x40010000
 8002c3c:	40010800 	.word	0x40010800
 8002c40:	40010c00 	.word	0x40010c00
 8002c44:	40011000 	.word	0x40011000
 8002c48:	40011400 	.word	0x40011400
 8002c4c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c50:	4b0b      	ldr	r3, [pc, #44]	; (8002c80 <HAL_GPIO_Init+0x304>)
 8002c52:	68da      	ldr	r2, [r3, #12]
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	43db      	mvns	r3, r3
 8002c58:	4909      	ldr	r1, [pc, #36]	; (8002c80 <HAL_GPIO_Init+0x304>)
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c60:	3301      	adds	r3, #1
 8002c62:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f47f ae8e 	bne.w	8002990 <HAL_GPIO_Init+0x14>
  }
}
 8002c74:	bf00      	nop
 8002c76:	bf00      	nop
 8002c78:	372c      	adds	r7, #44	; 0x2c
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr
 8002c80:	40010400 	.word	0x40010400

08002c84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	887b      	ldrh	r3, [r7, #2]
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d002      	beq.n	8002ca2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	73fb      	strb	r3, [r7, #15]
 8002ca0:	e001      	b.n	8002ca6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr

08002cb2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b083      	sub	sp, #12
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
 8002cba:	460b      	mov	r3, r1
 8002cbc:	807b      	strh	r3, [r7, #2]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cc2:	787b      	ldrb	r3, [r7, #1]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d003      	beq.n	8002cd0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cc8:	887a      	ldrh	r2, [r7, #2]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002cce:	e003      	b.n	8002cd8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002cd0:	887b      	ldrh	r3, [r7, #2]
 8002cd2:	041a      	lsls	r2, r3, #16
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	611a      	str	r2, [r3, #16]
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bc80      	pop	{r7}
 8002ce0:	4770      	bx	lr
	...

08002ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e272      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	f000 8087 	beq.w	8002e12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d04:	4b92      	ldr	r3, [pc, #584]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f003 030c 	and.w	r3, r3, #12
 8002d0c:	2b04      	cmp	r3, #4
 8002d0e:	d00c      	beq.n	8002d2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d10:	4b8f      	ldr	r3, [pc, #572]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f003 030c 	and.w	r3, r3, #12
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	d112      	bne.n	8002d42 <HAL_RCC_OscConfig+0x5e>
 8002d1c:	4b8c      	ldr	r3, [pc, #560]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d28:	d10b      	bne.n	8002d42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d2a:	4b89      	ldr	r3, [pc, #548]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d06c      	beq.n	8002e10 <HAL_RCC_OscConfig+0x12c>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d168      	bne.n	8002e10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e24c      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d4a:	d106      	bne.n	8002d5a <HAL_RCC_OscConfig+0x76>
 8002d4c:	4b80      	ldr	r3, [pc, #512]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a7f      	ldr	r2, [pc, #508]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d56:	6013      	str	r3, [r2, #0]
 8002d58:	e02e      	b.n	8002db8 <HAL_RCC_OscConfig+0xd4>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10c      	bne.n	8002d7c <HAL_RCC_OscConfig+0x98>
 8002d62:	4b7b      	ldr	r3, [pc, #492]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a7a      	ldr	r2, [pc, #488]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d6c:	6013      	str	r3, [r2, #0]
 8002d6e:	4b78      	ldr	r3, [pc, #480]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a77      	ldr	r2, [pc, #476]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d78:	6013      	str	r3, [r2, #0]
 8002d7a:	e01d      	b.n	8002db8 <HAL_RCC_OscConfig+0xd4>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d84:	d10c      	bne.n	8002da0 <HAL_RCC_OscConfig+0xbc>
 8002d86:	4b72      	ldr	r3, [pc, #456]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a71      	ldr	r2, [pc, #452]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d90:	6013      	str	r3, [r2, #0]
 8002d92:	4b6f      	ldr	r3, [pc, #444]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a6e      	ldr	r2, [pc, #440]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d9c:	6013      	str	r3, [r2, #0]
 8002d9e:	e00b      	b.n	8002db8 <HAL_RCC_OscConfig+0xd4>
 8002da0:	4b6b      	ldr	r3, [pc, #428]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a6a      	ldr	r2, [pc, #424]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002daa:	6013      	str	r3, [r2, #0]
 8002dac:	4b68      	ldr	r3, [pc, #416]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a67      	ldr	r2, [pc, #412]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002db2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002db6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d013      	beq.n	8002de8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc0:	f7ff fcc4 	bl	800274c <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dc8:	f7ff fcc0 	bl	800274c <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b64      	cmp	r3, #100	; 0x64
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e200      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dda:	4b5d      	ldr	r3, [pc, #372]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d0f0      	beq.n	8002dc8 <HAL_RCC_OscConfig+0xe4>
 8002de6:	e014      	b.n	8002e12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de8:	f7ff fcb0 	bl	800274c <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dee:	e008      	b.n	8002e02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002df0:	f7ff fcac 	bl	800274c <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b64      	cmp	r3, #100	; 0x64
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e1ec      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e02:	4b53      	ldr	r3, [pc, #332]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1f0      	bne.n	8002df0 <HAL_RCC_OscConfig+0x10c>
 8002e0e:	e000      	b.n	8002e12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d063      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e1e:	4b4c      	ldr	r3, [pc, #304]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f003 030c 	and.w	r3, r3, #12
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00b      	beq.n	8002e42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e2a:	4b49      	ldr	r3, [pc, #292]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 030c 	and.w	r3, r3, #12
 8002e32:	2b08      	cmp	r3, #8
 8002e34:	d11c      	bne.n	8002e70 <HAL_RCC_OscConfig+0x18c>
 8002e36:	4b46      	ldr	r3, [pc, #280]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d116      	bne.n	8002e70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e42:	4b43      	ldr	r3, [pc, #268]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d005      	beq.n	8002e5a <HAL_RCC_OscConfig+0x176>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d001      	beq.n	8002e5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e1c0      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e5a:	4b3d      	ldr	r3, [pc, #244]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	4939      	ldr	r1, [pc, #228]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e6e:	e03a      	b.n	8002ee6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d020      	beq.n	8002eba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e78:	4b36      	ldr	r3, [pc, #216]	; (8002f54 <HAL_RCC_OscConfig+0x270>)
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e7e:	f7ff fc65 	bl	800274c <HAL_GetTick>
 8002e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e84:	e008      	b.n	8002e98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e86:	f7ff fc61 	bl	800274c <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e1a1      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e98:	4b2d      	ldr	r3, [pc, #180]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d0f0      	beq.n	8002e86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ea4:	4b2a      	ldr	r3, [pc, #168]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	00db      	lsls	r3, r3, #3
 8002eb2:	4927      	ldr	r1, [pc, #156]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	600b      	str	r3, [r1, #0]
 8002eb8:	e015      	b.n	8002ee6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eba:	4b26      	ldr	r3, [pc, #152]	; (8002f54 <HAL_RCC_OscConfig+0x270>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec0:	f7ff fc44 	bl	800274c <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ec8:	f7ff fc40 	bl	800274c <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e180      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eda:	4b1d      	ldr	r3, [pc, #116]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1f0      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d03a      	beq.n	8002f68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d019      	beq.n	8002f2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002efa:	4b17      	ldr	r3, [pc, #92]	; (8002f58 <HAL_RCC_OscConfig+0x274>)
 8002efc:	2201      	movs	r2, #1
 8002efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f00:	f7ff fc24 	bl	800274c <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f08:	f7ff fc20 	bl	800274c <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e160      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f1a:	4b0d      	ldr	r3, [pc, #52]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0f0      	beq.n	8002f08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f26:	2001      	movs	r0, #1
 8002f28:	f000 faa6 	bl	8003478 <RCC_Delay>
 8002f2c:	e01c      	b.n	8002f68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f2e:	4b0a      	ldr	r3, [pc, #40]	; (8002f58 <HAL_RCC_OscConfig+0x274>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f34:	f7ff fc0a 	bl	800274c <HAL_GetTick>
 8002f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f3a:	e00f      	b.n	8002f5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f3c:	f7ff fc06 	bl	800274c <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d908      	bls.n	8002f5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e146      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
 8002f4e:	bf00      	nop
 8002f50:	40021000 	.word	0x40021000
 8002f54:	42420000 	.word	0x42420000
 8002f58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f5c:	4b92      	ldr	r3, [pc, #584]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1e9      	bne.n	8002f3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 80a6 	beq.w	80030c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f76:	2300      	movs	r3, #0
 8002f78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f7a:	4b8b      	ldr	r3, [pc, #556]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d10d      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f86:	4b88      	ldr	r3, [pc, #544]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	4a87      	ldr	r2, [pc, #540]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f90:	61d3      	str	r3, [r2, #28]
 8002f92:	4b85      	ldr	r3, [pc, #532]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9a:	60bb      	str	r3, [r7, #8]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa2:	4b82      	ldr	r3, [pc, #520]	; (80031ac <HAL_RCC_OscConfig+0x4c8>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d118      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fae:	4b7f      	ldr	r3, [pc, #508]	; (80031ac <HAL_RCC_OscConfig+0x4c8>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a7e      	ldr	r2, [pc, #504]	; (80031ac <HAL_RCC_OscConfig+0x4c8>)
 8002fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fba:	f7ff fbc7 	bl	800274c <HAL_GetTick>
 8002fbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc0:	e008      	b.n	8002fd4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fc2:	f7ff fbc3 	bl	800274c <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b64      	cmp	r3, #100	; 0x64
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e103      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fd4:	4b75      	ldr	r3, [pc, #468]	; (80031ac <HAL_RCC_OscConfig+0x4c8>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d0f0      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d106      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x312>
 8002fe8:	4b6f      	ldr	r3, [pc, #444]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	4a6e      	ldr	r2, [pc, #440]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8002fee:	f043 0301 	orr.w	r3, r3, #1
 8002ff2:	6213      	str	r3, [r2, #32]
 8002ff4:	e02d      	b.n	8003052 <HAL_RCC_OscConfig+0x36e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10c      	bne.n	8003018 <HAL_RCC_OscConfig+0x334>
 8002ffe:	4b6a      	ldr	r3, [pc, #424]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	4a69      	ldr	r2, [pc, #420]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003004:	f023 0301 	bic.w	r3, r3, #1
 8003008:	6213      	str	r3, [r2, #32]
 800300a:	4b67      	ldr	r3, [pc, #412]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	4a66      	ldr	r2, [pc, #408]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003010:	f023 0304 	bic.w	r3, r3, #4
 8003014:	6213      	str	r3, [r2, #32]
 8003016:	e01c      	b.n	8003052 <HAL_RCC_OscConfig+0x36e>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	2b05      	cmp	r3, #5
 800301e:	d10c      	bne.n	800303a <HAL_RCC_OscConfig+0x356>
 8003020:	4b61      	ldr	r3, [pc, #388]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	4a60      	ldr	r2, [pc, #384]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003026:	f043 0304 	orr.w	r3, r3, #4
 800302a:	6213      	str	r3, [r2, #32]
 800302c:	4b5e      	ldr	r3, [pc, #376]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 800302e:	6a1b      	ldr	r3, [r3, #32]
 8003030:	4a5d      	ldr	r2, [pc, #372]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003032:	f043 0301 	orr.w	r3, r3, #1
 8003036:	6213      	str	r3, [r2, #32]
 8003038:	e00b      	b.n	8003052 <HAL_RCC_OscConfig+0x36e>
 800303a:	4b5b      	ldr	r3, [pc, #364]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 800303c:	6a1b      	ldr	r3, [r3, #32]
 800303e:	4a5a      	ldr	r2, [pc, #360]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003040:	f023 0301 	bic.w	r3, r3, #1
 8003044:	6213      	str	r3, [r2, #32]
 8003046:	4b58      	ldr	r3, [pc, #352]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	4a57      	ldr	r2, [pc, #348]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 800304c:	f023 0304 	bic.w	r3, r3, #4
 8003050:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d015      	beq.n	8003086 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800305a:	f7ff fb77 	bl	800274c <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003060:	e00a      	b.n	8003078 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003062:	f7ff fb73 	bl	800274c <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003070:	4293      	cmp	r3, r2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e0b1      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003078:	4b4b      	ldr	r3, [pc, #300]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	f003 0302 	and.w	r3, r3, #2
 8003080:	2b00      	cmp	r3, #0
 8003082:	d0ee      	beq.n	8003062 <HAL_RCC_OscConfig+0x37e>
 8003084:	e014      	b.n	80030b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003086:	f7ff fb61 	bl	800274c <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800308c:	e00a      	b.n	80030a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308e:	f7ff fb5d 	bl	800274c <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	f241 3288 	movw	r2, #5000	; 0x1388
 800309c:	4293      	cmp	r3, r2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e09b      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030a4:	4b40      	ldr	r3, [pc, #256]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1ee      	bne.n	800308e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80030b0:	7dfb      	ldrb	r3, [r7, #23]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d105      	bne.n	80030c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030b6:	4b3c      	ldr	r3, [pc, #240]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	4a3b      	ldr	r2, [pc, #236]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 80030bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 8087 	beq.w	80031da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030cc:	4b36      	ldr	r3, [pc, #216]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 030c 	and.w	r3, r3, #12
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d061      	beq.n	800319c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	69db      	ldr	r3, [r3, #28]
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d146      	bne.n	800316e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030e0:	4b33      	ldr	r3, [pc, #204]	; (80031b0 <HAL_RCC_OscConfig+0x4cc>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e6:	f7ff fb31 	bl	800274c <HAL_GetTick>
 80030ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030ec:	e008      	b.n	8003100 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030ee:	f7ff fb2d 	bl	800274c <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e06d      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003100:	4b29      	ldr	r3, [pc, #164]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1f0      	bne.n	80030ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003114:	d108      	bne.n	8003128 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003116:	4b24      	ldr	r3, [pc, #144]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	4921      	ldr	r1, [pc, #132]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003124:	4313      	orrs	r3, r2
 8003126:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003128:	4b1f      	ldr	r3, [pc, #124]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a19      	ldr	r1, [r3, #32]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003138:	430b      	orrs	r3, r1
 800313a:	491b      	ldr	r1, [pc, #108]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 800313c:	4313      	orrs	r3, r2
 800313e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003140:	4b1b      	ldr	r3, [pc, #108]	; (80031b0 <HAL_RCC_OscConfig+0x4cc>)
 8003142:	2201      	movs	r2, #1
 8003144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003146:	f7ff fb01 	bl	800274c <HAL_GetTick>
 800314a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800314c:	e008      	b.n	8003160 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800314e:	f7ff fafd 	bl	800274c <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e03d      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003160:	4b11      	ldr	r3, [pc, #68]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0f0      	beq.n	800314e <HAL_RCC_OscConfig+0x46a>
 800316c:	e035      	b.n	80031da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800316e:	4b10      	ldr	r3, [pc, #64]	; (80031b0 <HAL_RCC_OscConfig+0x4cc>)
 8003170:	2200      	movs	r2, #0
 8003172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003174:	f7ff faea 	bl	800274c <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800317c:	f7ff fae6 	bl	800274c <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e026      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800318e:	4b06      	ldr	r3, [pc, #24]	; (80031a8 <HAL_RCC_OscConfig+0x4c4>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f0      	bne.n	800317c <HAL_RCC_OscConfig+0x498>
 800319a:	e01e      	b.n	80031da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d107      	bne.n	80031b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e019      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
 80031a8:	40021000 	.word	0x40021000
 80031ac:	40007000 	.word	0x40007000
 80031b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80031b4:	4b0b      	ldr	r3, [pc, #44]	; (80031e4 <HAL_RCC_OscConfig+0x500>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a1b      	ldr	r3, [r3, #32]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d106      	bne.n	80031d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d001      	beq.n	80031da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e000      	b.n	80031dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40021000 	.word	0x40021000

080031e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0d0      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031fc:	4b6a      	ldr	r3, [pc, #424]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	683a      	ldr	r2, [r7, #0]
 8003206:	429a      	cmp	r2, r3
 8003208:	d910      	bls.n	800322c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800320a:	4b67      	ldr	r3, [pc, #412]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f023 0207 	bic.w	r2, r3, #7
 8003212:	4965      	ldr	r1, [pc, #404]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	4313      	orrs	r3, r2
 8003218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800321a:	4b63      	ldr	r3, [pc, #396]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	429a      	cmp	r2, r3
 8003226:	d001      	beq.n	800322c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e0b8      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d020      	beq.n	800327a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003244:	4b59      	ldr	r3, [pc, #356]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	4a58      	ldr	r2, [pc, #352]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 800324a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800324e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0308 	and.w	r3, r3, #8
 8003258:	2b00      	cmp	r3, #0
 800325a:	d005      	beq.n	8003268 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800325c:	4b53      	ldr	r3, [pc, #332]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	4a52      	ldr	r2, [pc, #328]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003262:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003266:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003268:	4b50      	ldr	r3, [pc, #320]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	494d      	ldr	r1, [pc, #308]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003276:	4313      	orrs	r3, r2
 8003278:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d040      	beq.n	8003308 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d107      	bne.n	800329e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328e:	4b47      	ldr	r3, [pc, #284]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d115      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e07f      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d107      	bne.n	80032b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a6:	4b41      	ldr	r3, [pc, #260]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d109      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e073      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b6:	4b3d      	ldr	r3, [pc, #244]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e06b      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032c6:	4b39      	ldr	r3, [pc, #228]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f023 0203 	bic.w	r2, r3, #3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	4936      	ldr	r1, [pc, #216]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032d8:	f7ff fa38 	bl	800274c <HAL_GetTick>
 80032dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032de:	e00a      	b.n	80032f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e0:	f7ff fa34 	bl	800274c <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e053      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032f6:	4b2d      	ldr	r3, [pc, #180]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f003 020c 	and.w	r2, r3, #12
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	429a      	cmp	r2, r3
 8003306:	d1eb      	bne.n	80032e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003308:	4b27      	ldr	r3, [pc, #156]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d210      	bcs.n	8003338 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003316:	4b24      	ldr	r3, [pc, #144]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f023 0207 	bic.w	r2, r3, #7
 800331e:	4922      	ldr	r1, [pc, #136]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003326:	4b20      	ldr	r3, [pc, #128]	; (80033a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0307 	and.w	r3, r3, #7
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d001      	beq.n	8003338 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e032      	b.n	800339e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	d008      	beq.n	8003356 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003344:	4b19      	ldr	r3, [pc, #100]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	4916      	ldr	r1, [pc, #88]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003352:	4313      	orrs	r3, r2
 8003354:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	2b00      	cmp	r3, #0
 8003360:	d009      	beq.n	8003376 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003362:	4b12      	ldr	r3, [pc, #72]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	490e      	ldr	r1, [pc, #56]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 8003372:	4313      	orrs	r3, r2
 8003374:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003376:	f000 f821 	bl	80033bc <HAL_RCC_GetSysClockFreq>
 800337a:	4602      	mov	r2, r0
 800337c:	4b0b      	ldr	r3, [pc, #44]	; (80033ac <HAL_RCC_ClockConfig+0x1c4>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	091b      	lsrs	r3, r3, #4
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	490a      	ldr	r1, [pc, #40]	; (80033b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003388:	5ccb      	ldrb	r3, [r1, r3]
 800338a:	fa22 f303 	lsr.w	r3, r2, r3
 800338e:	4a09      	ldr	r2, [pc, #36]	; (80033b4 <HAL_RCC_ClockConfig+0x1cc>)
 8003390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003392:	4b09      	ldr	r3, [pc, #36]	; (80033b8 <HAL_RCC_ClockConfig+0x1d0>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff f996 	bl	80026c8 <HAL_InitTick>

  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	40022000 	.word	0x40022000
 80033ac:	40021000 	.word	0x40021000
 80033b0:	08005c4c 	.word	0x08005c4c
 80033b4:	20000008 	.word	0x20000008
 80033b8:	2000000c 	.word	0x2000000c

080033bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033bc:	b490      	push	{r4, r7}
 80033be:	b08a      	sub	sp, #40	; 0x28
 80033c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80033c2:	4b29      	ldr	r3, [pc, #164]	; (8003468 <HAL_RCC_GetSysClockFreq+0xac>)
 80033c4:	1d3c      	adds	r4, r7, #4
 80033c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80033cc:	f240 2301 	movw	r3, #513	; 0x201
 80033d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033d2:	2300      	movs	r3, #0
 80033d4:	61fb      	str	r3, [r7, #28]
 80033d6:	2300      	movs	r3, #0
 80033d8:	61bb      	str	r3, [r7, #24]
 80033da:	2300      	movs	r3, #0
 80033dc:	627b      	str	r3, [r7, #36]	; 0x24
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80033e2:	2300      	movs	r3, #0
 80033e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80033e6:	4b21      	ldr	r3, [pc, #132]	; (800346c <HAL_RCC_GetSysClockFreq+0xb0>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f003 030c 	and.w	r3, r3, #12
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d002      	beq.n	80033fc <HAL_RCC_GetSysClockFreq+0x40>
 80033f6:	2b08      	cmp	r3, #8
 80033f8:	d003      	beq.n	8003402 <HAL_RCC_GetSysClockFreq+0x46>
 80033fa:	e02b      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80033fc:	4b1c      	ldr	r3, [pc, #112]	; (8003470 <HAL_RCC_GetSysClockFreq+0xb4>)
 80033fe:	623b      	str	r3, [r7, #32]
      break;
 8003400:	e02b      	b.n	800345a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	0c9b      	lsrs	r3, r3, #18
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	3328      	adds	r3, #40	; 0x28
 800340c:	443b      	add	r3, r7
 800340e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003412:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d012      	beq.n	8003444 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800341e:	4b13      	ldr	r3, [pc, #76]	; (800346c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	0c5b      	lsrs	r3, r3, #17
 8003424:	f003 0301 	and.w	r3, r3, #1
 8003428:	3328      	adds	r3, #40	; 0x28
 800342a:	443b      	add	r3, r7
 800342c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003430:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	4a0e      	ldr	r2, [pc, #56]	; (8003470 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003436:	fb03 f202 	mul.w	r2, r3, r2
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003440:	627b      	str	r3, [r7, #36]	; 0x24
 8003442:	e004      	b.n	800344e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	4a0b      	ldr	r2, [pc, #44]	; (8003474 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003448:	fb02 f303 	mul.w	r3, r2, r3
 800344c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800344e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003450:	623b      	str	r3, [r7, #32]
      break;
 8003452:	e002      	b.n	800345a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003454:	4b06      	ldr	r3, [pc, #24]	; (8003470 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003456:	623b      	str	r3, [r7, #32]
      break;
 8003458:	bf00      	nop
    }
  }
  return sysclockfreq;
 800345a:	6a3b      	ldr	r3, [r7, #32]
}
 800345c:	4618      	mov	r0, r3
 800345e:	3728      	adds	r7, #40	; 0x28
 8003460:	46bd      	mov	sp, r7
 8003462:	bc90      	pop	{r4, r7}
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	080053e8 	.word	0x080053e8
 800346c:	40021000 	.word	0x40021000
 8003470:	007a1200 	.word	0x007a1200
 8003474:	003d0900 	.word	0x003d0900

08003478 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003480:	4b0a      	ldr	r3, [pc, #40]	; (80034ac <RCC_Delay+0x34>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a0a      	ldr	r2, [pc, #40]	; (80034b0 <RCC_Delay+0x38>)
 8003486:	fba2 2303 	umull	r2, r3, r2, r3
 800348a:	0a5b      	lsrs	r3, r3, #9
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	fb02 f303 	mul.w	r3, r2, r3
 8003492:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003494:	bf00      	nop
  }
  while (Delay --);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	1e5a      	subs	r2, r3, #1
 800349a:	60fa      	str	r2, [r7, #12]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1f9      	bne.n	8003494 <RCC_Delay+0x1c>
}
 80034a0:	bf00      	nop
 80034a2:	bf00      	nop
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bc80      	pop	{r7}
 80034aa:	4770      	bx	lr
 80034ac:	20000008 	.word	0x20000008
 80034b0:	10624dd3 	.word	0x10624dd3

080034b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e076      	b.n	80035b4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d108      	bne.n	80034e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034d6:	d009      	beq.n	80034ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	61da      	str	r2, [r3, #28]
 80034de:	e005      	b.n	80034ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d106      	bne.n	800350c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7fe ff46 	bl	8002398 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2202      	movs	r2, #2
 8003510:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003522:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003534:	431a      	orrs	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800353e:	431a      	orrs	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	431a      	orrs	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	f003 0301 	and.w	r3, r3, #1
 8003552:	431a      	orrs	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800355c:	431a      	orrs	r2, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003566:	431a      	orrs	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003570:	ea42 0103 	orr.w	r1, r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003578:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	0c1a      	lsrs	r2, r3, #16
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f002 0204 	and.w	r2, r2, #4
 8003592:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	69da      	ldr	r2, [r3, #28]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3708      	adds	r7, #8
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b088      	sub	sp, #32
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	603b      	str	r3, [r7, #0]
 80035c8:	4613      	mov	r3, r2
 80035ca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80035cc:	2300      	movs	r3, #0
 80035ce:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d101      	bne.n	80035de <HAL_SPI_Transmit+0x22>
 80035da:	2302      	movs	r3, #2
 80035dc:	e126      	b.n	800382c <HAL_SPI_Transmit+0x270>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035e6:	f7ff f8b1 	bl	800274c <HAL_GetTick>
 80035ea:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80035ec:	88fb      	ldrh	r3, [r7, #6]
 80035ee:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d002      	beq.n	8003602 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80035fc:	2302      	movs	r3, #2
 80035fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003600:	e10b      	b.n	800381a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d002      	beq.n	800360e <HAL_SPI_Transmit+0x52>
 8003608:	88fb      	ldrh	r3, [r7, #6]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d102      	bne.n	8003614 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003612:	e102      	b.n	800381a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2203      	movs	r2, #3
 8003618:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	68ba      	ldr	r2, [r7, #8]
 8003626:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	88fa      	ldrh	r2, [r7, #6]
 800362c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	88fa      	ldrh	r2, [r7, #6]
 8003632:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800365a:	d10f      	bne.n	800367c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800366a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800367a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003686:	2b40      	cmp	r3, #64	; 0x40
 8003688:	d007      	beq.n	800369a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003698:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036a2:	d14b      	bne.n	800373c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d002      	beq.n	80036b2 <HAL_SPI_Transmit+0xf6>
 80036ac:	8afb      	ldrh	r3, [r7, #22]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d13e      	bne.n	8003730 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b6:	881a      	ldrh	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c2:	1c9a      	adds	r2, r3, #2
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80036d6:	e02b      	b.n	8003730 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d112      	bne.n	800370c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ea:	881a      	ldrh	r2, [r3, #0]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f6:	1c9a      	adds	r2, r3, #2
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003700:	b29b      	uxth	r3, r3
 8003702:	3b01      	subs	r3, #1
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	86da      	strh	r2, [r3, #54]	; 0x36
 800370a:	e011      	b.n	8003730 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800370c:	f7ff f81e 	bl	800274c <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	429a      	cmp	r2, r3
 800371a:	d803      	bhi.n	8003724 <HAL_SPI_Transmit+0x168>
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003722:	d102      	bne.n	800372a <HAL_SPI_Transmit+0x16e>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d102      	bne.n	8003730 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800372e:	e074      	b.n	800381a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003734:	b29b      	uxth	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1ce      	bne.n	80036d8 <HAL_SPI_Transmit+0x11c>
 800373a:	e04c      	b.n	80037d6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d002      	beq.n	800374a <HAL_SPI_Transmit+0x18e>
 8003744:	8afb      	ldrh	r3, [r7, #22]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d140      	bne.n	80037cc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	330c      	adds	r3, #12
 8003754:	7812      	ldrb	r2, [r2, #0]
 8003756:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003766:	b29b      	uxth	r3, r3
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003770:	e02c      	b.n	80037cc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b02      	cmp	r3, #2
 800377e:	d113      	bne.n	80037a8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	330c      	adds	r3, #12
 800378a:	7812      	ldrb	r2, [r2, #0]
 800378c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003792:	1c5a      	adds	r2, r3, #1
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800379c:	b29b      	uxth	r3, r3
 800379e:	3b01      	subs	r3, #1
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	86da      	strh	r2, [r3, #54]	; 0x36
 80037a6:	e011      	b.n	80037cc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037a8:	f7fe ffd0 	bl	800274c <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	683a      	ldr	r2, [r7, #0]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d803      	bhi.n	80037c0 <HAL_SPI_Transmit+0x204>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037be:	d102      	bne.n	80037c6 <HAL_SPI_Transmit+0x20a>
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d102      	bne.n	80037cc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80037ca:	e026      	b.n	800381a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1cd      	bne.n	8003772 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	6839      	ldr	r1, [r7, #0]
 80037da:	68f8      	ldr	r0, [r7, #12]
 80037dc:	f000 f8b2 	bl	8003944 <SPI_EndRxTxTransaction>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d002      	beq.n	80037ec <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2220      	movs	r2, #32
 80037ea:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10a      	bne.n	800380a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037f4:	2300      	movs	r3, #0
 80037f6:	613b      	str	r3, [r7, #16]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	613b      	str	r3, [r7, #16]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	613b      	str	r3, [r7, #16]
 8003808:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800380e:	2b00      	cmp	r3, #0
 8003810:	d002      	beq.n	8003818 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	77fb      	strb	r3, [r7, #31]
 8003816:	e000      	b.n	800381a <HAL_SPI_Transmit+0x25e>
  }

error:
 8003818:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800382a:	7ffb      	ldrb	r3, [r7, #31]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3720      	adds	r7, #32
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b088      	sub	sp, #32
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	603b      	str	r3, [r7, #0]
 8003840:	4613      	mov	r3, r2
 8003842:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003844:	f7fe ff82 	bl	800274c <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800384c:	1a9b      	subs	r3, r3, r2
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	4413      	add	r3, r2
 8003852:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003854:	f7fe ff7a 	bl	800274c <HAL_GetTick>
 8003858:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800385a:	4b39      	ldr	r3, [pc, #228]	; (8003940 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	015b      	lsls	r3, r3, #5
 8003860:	0d1b      	lsrs	r3, r3, #20
 8003862:	69fa      	ldr	r2, [r7, #28]
 8003864:	fb02 f303 	mul.w	r3, r2, r3
 8003868:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800386a:	e054      	b.n	8003916 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003872:	d050      	beq.n	8003916 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003874:	f7fe ff6a 	bl	800274c <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	69bb      	ldr	r3, [r7, #24]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	69fa      	ldr	r2, [r7, #28]
 8003880:	429a      	cmp	r2, r3
 8003882:	d902      	bls.n	800388a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d13d      	bne.n	8003906 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003898:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038a2:	d111      	bne.n	80038c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038ac:	d004      	beq.n	80038b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038b6:	d107      	bne.n	80038c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038d0:	d10f      	bne.n	80038f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e017      	b.n	8003936 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d101      	bne.n	8003910 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800390c:	2300      	movs	r3, #0
 800390e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	3b01      	subs	r3, #1
 8003914:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689a      	ldr	r2, [r3, #8]
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	4013      	ands	r3, r2
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	429a      	cmp	r2, r3
 8003924:	bf0c      	ite	eq
 8003926:	2301      	moveq	r3, #1
 8003928:	2300      	movne	r3, #0
 800392a:	b2db      	uxtb	r3, r3
 800392c:	461a      	mov	r2, r3
 800392e:	79fb      	ldrb	r3, [r7, #7]
 8003930:	429a      	cmp	r2, r3
 8003932:	d19b      	bne.n	800386c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3720      	adds	r7, #32
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	20000008 	.word	0x20000008

08003944 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af02      	add	r7, sp, #8
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	2200      	movs	r2, #0
 8003958:	2180      	movs	r1, #128	; 0x80
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f7ff ff6a 	bl	8003834 <SPI_WaitFlagStateUntilTimeout>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d007      	beq.n	8003976 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396a:	f043 0220 	orr.w	r2, r3, #32
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e000      	b.n	8003978 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3710      	adds	r7, #16
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e041      	b.n	8003a16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d106      	bne.n	80039ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7fe fd34 	bl	8002414 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2202      	movs	r2, #2
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	3304      	adds	r3, #4
 80039bc:	4619      	mov	r1, r3
 80039be:	4610      	mov	r0, r2
 80039c0:	f000 fa70 	bl	8003ea4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
	...

08003a20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d001      	beq.n	8003a38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e03a      	b.n	8003aae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68da      	ldr	r2, [r3, #12]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 0201 	orr.w	r2, r2, #1
 8003a4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a18      	ldr	r2, [pc, #96]	; (8003ab8 <HAL_TIM_Base_Start_IT+0x98>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d00e      	beq.n	8003a78 <HAL_TIM_Base_Start_IT+0x58>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a62:	d009      	beq.n	8003a78 <HAL_TIM_Base_Start_IT+0x58>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a14      	ldr	r2, [pc, #80]	; (8003abc <HAL_TIM_Base_Start_IT+0x9c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d004      	beq.n	8003a78 <HAL_TIM_Base_Start_IT+0x58>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a13      	ldr	r2, [pc, #76]	; (8003ac0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d111      	bne.n	8003a9c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 0307 	and.w	r3, r3, #7
 8003a82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2b06      	cmp	r3, #6
 8003a88:	d010      	beq.n	8003aac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f042 0201 	orr.w	r2, r2, #1
 8003a98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a9a:	e007      	b.n	8003aac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f042 0201 	orr.w	r2, r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3714      	adds	r7, #20
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bc80      	pop	{r7}
 8003ab6:	4770      	bx	lr
 8003ab8:	40012c00 	.word	0x40012c00
 8003abc:	40000400 	.word	0x40000400
 8003ac0:	40000800 	.word	0x40000800

08003ac4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d122      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	f003 0302 	and.w	r3, r3, #2
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d11b      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f06f 0202 	mvn.w	r2, #2
 8003af0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2201      	movs	r2, #1
 8003af6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	699b      	ldr	r3, [r3, #24]
 8003afe:	f003 0303 	and.w	r3, r3, #3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f9b1 	bl	8003e6e <HAL_TIM_IC_CaptureCallback>
 8003b0c:	e005      	b.n	8003b1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f9a4 	bl	8003e5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f9b3 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f003 0304 	and.w	r3, r3, #4
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d122      	bne.n	8003b74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f003 0304 	and.w	r3, r3, #4
 8003b38:	2b04      	cmp	r3, #4
 8003b3a:	d11b      	bne.n	8003b74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0204 	mvn.w	r2, #4
 8003b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2202      	movs	r2, #2
 8003b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f987 	bl	8003e6e <HAL_TIM_IC_CaptureCallback>
 8003b60:	e005      	b.n	8003b6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f97a 	bl	8003e5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f989 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	f003 0308 	and.w	r3, r3, #8
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d122      	bne.n	8003bc8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f003 0308 	and.w	r3, r3, #8
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d11b      	bne.n	8003bc8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f06f 0208 	mvn.w	r2, #8
 8003b98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2204      	movs	r2, #4
 8003b9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	f003 0303 	and.w	r3, r3, #3
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d003      	beq.n	8003bb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f95d 	bl	8003e6e <HAL_TIM_IC_CaptureCallback>
 8003bb4:	e005      	b.n	8003bc2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 f950 	bl	8003e5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 f95f 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	f003 0310 	and.w	r3, r3, #16
 8003bd2:	2b10      	cmp	r3, #16
 8003bd4:	d122      	bne.n	8003c1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f003 0310 	and.w	r3, r3, #16
 8003be0:	2b10      	cmp	r3, #16
 8003be2:	d11b      	bne.n	8003c1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f06f 0210 	mvn.w	r2, #16
 8003bec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2208      	movs	r2, #8
 8003bf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d003      	beq.n	8003c0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f933 	bl	8003e6e <HAL_TIM_IC_CaptureCallback>
 8003c08:	e005      	b.n	8003c16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f926 	bl	8003e5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 f935 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d10e      	bne.n	8003c48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d107      	bne.n	8003c48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f06f 0201 	mvn.w	r2, #1
 8003c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7fe fb60 	bl	8002308 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c52:	2b80      	cmp	r3, #128	; 0x80
 8003c54:	d10e      	bne.n	8003c74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c60:	2b80      	cmp	r3, #128	; 0x80
 8003c62:	d107      	bne.n	8003c74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 fa77 	bl	8004162 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c7e:	2b40      	cmp	r3, #64	; 0x40
 8003c80:	d10e      	bne.n	8003ca0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c8c:	2b40      	cmp	r3, #64	; 0x40
 8003c8e:	d107      	bne.n	8003ca0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 f8f9 	bl	8003e92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	f003 0320 	and.w	r3, r3, #32
 8003caa:	2b20      	cmp	r3, #32
 8003cac:	d10e      	bne.n	8003ccc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	f003 0320 	and.w	r3, r3, #32
 8003cb8:	2b20      	cmp	r3, #32
 8003cba:	d107      	bne.n	8003ccc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f06f 0220 	mvn.w	r2, #32
 8003cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 fa42 	bl	8004150 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ccc:	bf00      	nop
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d101      	bne.n	8003cec <HAL_TIM_ConfigClockSource+0x18>
 8003ce8:	2302      	movs	r3, #2
 8003cea:	e0b3      	b.n	8003e54 <HAL_TIM_ConfigClockSource+0x180>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d0a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d12:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d24:	d03e      	beq.n	8003da4 <HAL_TIM_ConfigClockSource+0xd0>
 8003d26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d2a:	f200 8087 	bhi.w	8003e3c <HAL_TIM_ConfigClockSource+0x168>
 8003d2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d32:	f000 8085 	beq.w	8003e40 <HAL_TIM_ConfigClockSource+0x16c>
 8003d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d3a:	d87f      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x168>
 8003d3c:	2b70      	cmp	r3, #112	; 0x70
 8003d3e:	d01a      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0xa2>
 8003d40:	2b70      	cmp	r3, #112	; 0x70
 8003d42:	d87b      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x168>
 8003d44:	2b60      	cmp	r3, #96	; 0x60
 8003d46:	d050      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x116>
 8003d48:	2b60      	cmp	r3, #96	; 0x60
 8003d4a:	d877      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x168>
 8003d4c:	2b50      	cmp	r3, #80	; 0x50
 8003d4e:	d03c      	beq.n	8003dca <HAL_TIM_ConfigClockSource+0xf6>
 8003d50:	2b50      	cmp	r3, #80	; 0x50
 8003d52:	d873      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x168>
 8003d54:	2b40      	cmp	r3, #64	; 0x40
 8003d56:	d058      	beq.n	8003e0a <HAL_TIM_ConfigClockSource+0x136>
 8003d58:	2b40      	cmp	r3, #64	; 0x40
 8003d5a:	d86f      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x168>
 8003d5c:	2b30      	cmp	r3, #48	; 0x30
 8003d5e:	d064      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x156>
 8003d60:	2b30      	cmp	r3, #48	; 0x30
 8003d62:	d86b      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x168>
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d060      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x156>
 8003d68:	2b20      	cmp	r3, #32
 8003d6a:	d867      	bhi.n	8003e3c <HAL_TIM_ConfigClockSource+0x168>
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d05c      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x156>
 8003d70:	2b10      	cmp	r3, #16
 8003d72:	d05a      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003d74:	e062      	b.n	8003e3c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6818      	ldr	r0, [r3, #0]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	6899      	ldr	r1, [r3, #8]
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	685a      	ldr	r2, [r3, #4]
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	f000 f966 	bl	8004056 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d98:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	609a      	str	r2, [r3, #8]
      break;
 8003da2:	e04e      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6818      	ldr	r0, [r3, #0]
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	6899      	ldr	r1, [r3, #8]
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	f000 f94f 	bl	8004056 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689a      	ldr	r2, [r3, #8]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003dc6:	609a      	str	r2, [r3, #8]
      break;
 8003dc8:	e03b      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6818      	ldr	r0, [r3, #0]
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	6859      	ldr	r1, [r3, #4]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	f000 f8c6 	bl	8003f68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2150      	movs	r1, #80	; 0x50
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 f91d 	bl	8004022 <TIM_ITRx_SetConfig>
      break;
 8003de8:	e02b      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6818      	ldr	r0, [r3, #0]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	6859      	ldr	r1, [r3, #4]
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	461a      	mov	r2, r3
 8003df8:	f000 f8e4 	bl	8003fc4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2160      	movs	r1, #96	; 0x60
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 f90d 	bl	8004022 <TIM_ITRx_SetConfig>
      break;
 8003e08:	e01b      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6818      	ldr	r0, [r3, #0]
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	6859      	ldr	r1, [r3, #4]
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	461a      	mov	r2, r3
 8003e18:	f000 f8a6 	bl	8003f68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2140      	movs	r1, #64	; 0x40
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 f8fd 	bl	8004022 <TIM_ITRx_SetConfig>
      break;
 8003e28:	e00b      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4619      	mov	r1, r3
 8003e34:	4610      	mov	r0, r2
 8003e36:	f000 f8f4 	bl	8004022 <TIM_ITRx_SetConfig>
        break;
 8003e3a:	e002      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e3c:	bf00      	nop
 8003e3e:	e000      	b.n	8003e42 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e40:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3710      	adds	r7, #16
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bc80      	pop	{r7}
 8003e6c:	4770      	bx	lr

08003e6e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bc80      	pop	{r7}
 8003e7e:	4770      	bx	lr

08003e80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e88:	bf00      	nop
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bc80      	pop	{r7}
 8003e90:	4770      	bx	lr

08003e92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e9a:	bf00      	nop
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bc80      	pop	{r7}
 8003ea2:	4770      	bx	lr

08003ea4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4a29      	ldr	r2, [pc, #164]	; (8003f5c <TIM_Base_SetConfig+0xb8>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d00b      	beq.n	8003ed4 <TIM_Base_SetConfig+0x30>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ec2:	d007      	beq.n	8003ed4 <TIM_Base_SetConfig+0x30>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a26      	ldr	r2, [pc, #152]	; (8003f60 <TIM_Base_SetConfig+0xbc>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d003      	beq.n	8003ed4 <TIM_Base_SetConfig+0x30>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	4a25      	ldr	r2, [pc, #148]	; (8003f64 <TIM_Base_SetConfig+0xc0>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d108      	bne.n	8003ee6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a1c      	ldr	r2, [pc, #112]	; (8003f5c <TIM_Base_SetConfig+0xb8>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00b      	beq.n	8003f06 <TIM_Base_SetConfig+0x62>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ef4:	d007      	beq.n	8003f06 <TIM_Base_SetConfig+0x62>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a19      	ldr	r2, [pc, #100]	; (8003f60 <TIM_Base_SetConfig+0xbc>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d003      	beq.n	8003f06 <TIM_Base_SetConfig+0x62>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a18      	ldr	r2, [pc, #96]	; (8003f64 <TIM_Base_SetConfig+0xc0>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d108      	bne.n	8003f18 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68fa      	ldr	r2, [r7, #12]
 8003f2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a07      	ldr	r2, [pc, #28]	; (8003f5c <TIM_Base_SetConfig+0xb8>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d103      	bne.n	8003f4c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	691a      	ldr	r2, [r3, #16]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	615a      	str	r2, [r3, #20]
}
 8003f52:	bf00      	nop
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bc80      	pop	{r7}
 8003f5a:	4770      	bx	lr
 8003f5c:	40012c00 	.word	0x40012c00
 8003f60:	40000400 	.word	0x40000400
 8003f64:	40000800 	.word	0x40000800

08003f68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b087      	sub	sp, #28
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6a1b      	ldr	r3, [r3, #32]
 8003f78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6a1b      	ldr	r3, [r3, #32]
 8003f7e:	f023 0201 	bic.w	r2, r3, #1
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f023 030a 	bic.w	r3, r3, #10
 8003fa4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	697a      	ldr	r2, [r7, #20]
 8003fb8:	621a      	str	r2, [r3, #32]
}
 8003fba:	bf00      	nop
 8003fbc:	371c      	adds	r7, #28
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bc80      	pop	{r7}
 8003fc2:	4770      	bx	lr

08003fc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b087      	sub	sp, #28
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6a1b      	ldr	r3, [r3, #32]
 8003fd4:	f023 0210 	bic.w	r2, r3, #16
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	699b      	ldr	r3, [r3, #24]
 8003fe0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003fee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	031b      	lsls	r3, r3, #12
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004000:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	011b      	lsls	r3, r3, #4
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	4313      	orrs	r3, r2
 800400a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	621a      	str	r2, [r3, #32]
}
 8004018:	bf00      	nop
 800401a:	371c      	adds	r7, #28
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr

08004022 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004022:	b480      	push	{r7}
 8004024:	b085      	sub	sp, #20
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
 800402a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004038:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800403a:	683a      	ldr	r2, [r7, #0]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	4313      	orrs	r3, r2
 8004040:	f043 0307 	orr.w	r3, r3, #7
 8004044:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	609a      	str	r2, [r3, #8]
}
 800404c:	bf00      	nop
 800404e:	3714      	adds	r7, #20
 8004050:	46bd      	mov	sp, r7
 8004052:	bc80      	pop	{r7}
 8004054:	4770      	bx	lr

08004056 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004056:	b480      	push	{r7}
 8004058:	b087      	sub	sp, #28
 800405a:	af00      	add	r7, sp, #0
 800405c:	60f8      	str	r0, [r7, #12]
 800405e:	60b9      	str	r1, [r7, #8]
 8004060:	607a      	str	r2, [r7, #4]
 8004062:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004070:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	021a      	lsls	r2, r3, #8
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	431a      	orrs	r2, r3
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	4313      	orrs	r3, r2
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	4313      	orrs	r3, r2
 8004082:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	609a      	str	r2, [r3, #8]
}
 800408a:	bf00      	nop
 800408c:	371c      	adds	r7, #28
 800408e:	46bd      	mov	sp, r7
 8004090:	bc80      	pop	{r7}
 8004092:	4770      	bx	lr

08004094 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d101      	bne.n	80040ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040a8:	2302      	movs	r3, #2
 80040aa:	e046      	b.n	800413a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2202      	movs	r2, #2
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	4313      	orrs	r3, r2
 80040dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a16      	ldr	r2, [pc, #88]	; (8004144 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d00e      	beq.n	800410e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040f8:	d009      	beq.n	800410e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a12      	ldr	r2, [pc, #72]	; (8004148 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d004      	beq.n	800410e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a10      	ldr	r2, [pc, #64]	; (800414c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d10c      	bne.n	8004128 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004114:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	68ba      	ldr	r2, [r7, #8]
 800411c:	4313      	orrs	r3, r2
 800411e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68ba      	ldr	r2, [r7, #8]
 8004126:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004138:	2300      	movs	r3, #0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3714      	adds	r7, #20
 800413e:	46bd      	mov	sp, r7
 8004140:	bc80      	pop	{r7}
 8004142:	4770      	bx	lr
 8004144:	40012c00 	.word	0x40012c00
 8004148:	40000400 	.word	0x40000400
 800414c:	40000800 	.word	0x40000800

08004150 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004158:	bf00      	nop
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	bc80      	pop	{r7}
 8004160:	4770      	bx	lr

08004162 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004162:	b480      	push	{r7}
 8004164:	b083      	sub	sp, #12
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800416a:	bf00      	nop
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	bc80      	pop	{r7}
 8004172:	4770      	bx	lr

08004174 <__errno>:
 8004174:	4b01      	ldr	r3, [pc, #4]	; (800417c <__errno+0x8>)
 8004176:	6818      	ldr	r0, [r3, #0]
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	20000014 	.word	0x20000014

08004180 <__libc_init_array>:
 8004180:	b570      	push	{r4, r5, r6, lr}
 8004182:	2600      	movs	r6, #0
 8004184:	4d0c      	ldr	r5, [pc, #48]	; (80041b8 <__libc_init_array+0x38>)
 8004186:	4c0d      	ldr	r4, [pc, #52]	; (80041bc <__libc_init_array+0x3c>)
 8004188:	1b64      	subs	r4, r4, r5
 800418a:	10a4      	asrs	r4, r4, #2
 800418c:	42a6      	cmp	r6, r4
 800418e:	d109      	bne.n	80041a4 <__libc_init_array+0x24>
 8004190:	f001 f91e 	bl	80053d0 <_init>
 8004194:	2600      	movs	r6, #0
 8004196:	4d0a      	ldr	r5, [pc, #40]	; (80041c0 <__libc_init_array+0x40>)
 8004198:	4c0a      	ldr	r4, [pc, #40]	; (80041c4 <__libc_init_array+0x44>)
 800419a:	1b64      	subs	r4, r4, r5
 800419c:	10a4      	asrs	r4, r4, #2
 800419e:	42a6      	cmp	r6, r4
 80041a0:	d105      	bne.n	80041ae <__libc_init_array+0x2e>
 80041a2:	bd70      	pop	{r4, r5, r6, pc}
 80041a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80041a8:	4798      	blx	r3
 80041aa:	3601      	adds	r6, #1
 80041ac:	e7ee      	b.n	800418c <__libc_init_array+0xc>
 80041ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80041b2:	4798      	blx	r3
 80041b4:	3601      	adds	r6, #1
 80041b6:	e7f2      	b.n	800419e <__libc_init_array+0x1e>
 80041b8:	08005da4 	.word	0x08005da4
 80041bc:	08005da4 	.word	0x08005da4
 80041c0:	08005da4 	.word	0x08005da4
 80041c4:	08005da8 	.word	0x08005da8

080041c8 <malloc>:
 80041c8:	4b02      	ldr	r3, [pc, #8]	; (80041d4 <malloc+0xc>)
 80041ca:	4601      	mov	r1, r0
 80041cc:	6818      	ldr	r0, [r3, #0]
 80041ce:	f000 b881 	b.w	80042d4 <_malloc_r>
 80041d2:	bf00      	nop
 80041d4:	20000014 	.word	0x20000014

080041d8 <memcpy>:
 80041d8:	440a      	add	r2, r1
 80041da:	4291      	cmp	r1, r2
 80041dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80041e0:	d100      	bne.n	80041e4 <memcpy+0xc>
 80041e2:	4770      	bx	lr
 80041e4:	b510      	push	{r4, lr}
 80041e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041ea:	4291      	cmp	r1, r2
 80041ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041f0:	d1f9      	bne.n	80041e6 <memcpy+0xe>
 80041f2:	bd10      	pop	{r4, pc}

080041f4 <memset>:
 80041f4:	4603      	mov	r3, r0
 80041f6:	4402      	add	r2, r0
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d100      	bne.n	80041fe <memset+0xa>
 80041fc:	4770      	bx	lr
 80041fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004202:	e7f9      	b.n	80041f8 <memset+0x4>

08004204 <_free_r>:
 8004204:	b538      	push	{r3, r4, r5, lr}
 8004206:	4605      	mov	r5, r0
 8004208:	2900      	cmp	r1, #0
 800420a:	d040      	beq.n	800428e <_free_r+0x8a>
 800420c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004210:	1f0c      	subs	r4, r1, #4
 8004212:	2b00      	cmp	r3, #0
 8004214:	bfb8      	it	lt
 8004216:	18e4      	addlt	r4, r4, r3
 8004218:	f000 f97c 	bl	8004514 <__malloc_lock>
 800421c:	4a1c      	ldr	r2, [pc, #112]	; (8004290 <_free_r+0x8c>)
 800421e:	6813      	ldr	r3, [r2, #0]
 8004220:	b933      	cbnz	r3, 8004230 <_free_r+0x2c>
 8004222:	6063      	str	r3, [r4, #4]
 8004224:	6014      	str	r4, [r2, #0]
 8004226:	4628      	mov	r0, r5
 8004228:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800422c:	f000 b978 	b.w	8004520 <__malloc_unlock>
 8004230:	42a3      	cmp	r3, r4
 8004232:	d908      	bls.n	8004246 <_free_r+0x42>
 8004234:	6820      	ldr	r0, [r4, #0]
 8004236:	1821      	adds	r1, r4, r0
 8004238:	428b      	cmp	r3, r1
 800423a:	bf01      	itttt	eq
 800423c:	6819      	ldreq	r1, [r3, #0]
 800423e:	685b      	ldreq	r3, [r3, #4]
 8004240:	1809      	addeq	r1, r1, r0
 8004242:	6021      	streq	r1, [r4, #0]
 8004244:	e7ed      	b.n	8004222 <_free_r+0x1e>
 8004246:	461a      	mov	r2, r3
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	b10b      	cbz	r3, 8004250 <_free_r+0x4c>
 800424c:	42a3      	cmp	r3, r4
 800424e:	d9fa      	bls.n	8004246 <_free_r+0x42>
 8004250:	6811      	ldr	r1, [r2, #0]
 8004252:	1850      	adds	r0, r2, r1
 8004254:	42a0      	cmp	r0, r4
 8004256:	d10b      	bne.n	8004270 <_free_r+0x6c>
 8004258:	6820      	ldr	r0, [r4, #0]
 800425a:	4401      	add	r1, r0
 800425c:	1850      	adds	r0, r2, r1
 800425e:	4283      	cmp	r3, r0
 8004260:	6011      	str	r1, [r2, #0]
 8004262:	d1e0      	bne.n	8004226 <_free_r+0x22>
 8004264:	6818      	ldr	r0, [r3, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	4401      	add	r1, r0
 800426a:	6011      	str	r1, [r2, #0]
 800426c:	6053      	str	r3, [r2, #4]
 800426e:	e7da      	b.n	8004226 <_free_r+0x22>
 8004270:	d902      	bls.n	8004278 <_free_r+0x74>
 8004272:	230c      	movs	r3, #12
 8004274:	602b      	str	r3, [r5, #0]
 8004276:	e7d6      	b.n	8004226 <_free_r+0x22>
 8004278:	6820      	ldr	r0, [r4, #0]
 800427a:	1821      	adds	r1, r4, r0
 800427c:	428b      	cmp	r3, r1
 800427e:	bf01      	itttt	eq
 8004280:	6819      	ldreq	r1, [r3, #0]
 8004282:	685b      	ldreq	r3, [r3, #4]
 8004284:	1809      	addeq	r1, r1, r0
 8004286:	6021      	streq	r1, [r4, #0]
 8004288:	6063      	str	r3, [r4, #4]
 800428a:	6054      	str	r4, [r2, #4]
 800428c:	e7cb      	b.n	8004226 <_free_r+0x22>
 800428e:	bd38      	pop	{r3, r4, r5, pc}
 8004290:	20000184 	.word	0x20000184

08004294 <sbrk_aligned>:
 8004294:	b570      	push	{r4, r5, r6, lr}
 8004296:	4e0e      	ldr	r6, [pc, #56]	; (80042d0 <sbrk_aligned+0x3c>)
 8004298:	460c      	mov	r4, r1
 800429a:	6831      	ldr	r1, [r6, #0]
 800429c:	4605      	mov	r5, r0
 800429e:	b911      	cbnz	r1, 80042a6 <sbrk_aligned+0x12>
 80042a0:	f000 f8f8 	bl	8004494 <_sbrk_r>
 80042a4:	6030      	str	r0, [r6, #0]
 80042a6:	4621      	mov	r1, r4
 80042a8:	4628      	mov	r0, r5
 80042aa:	f000 f8f3 	bl	8004494 <_sbrk_r>
 80042ae:	1c43      	adds	r3, r0, #1
 80042b0:	d00a      	beq.n	80042c8 <sbrk_aligned+0x34>
 80042b2:	1cc4      	adds	r4, r0, #3
 80042b4:	f024 0403 	bic.w	r4, r4, #3
 80042b8:	42a0      	cmp	r0, r4
 80042ba:	d007      	beq.n	80042cc <sbrk_aligned+0x38>
 80042bc:	1a21      	subs	r1, r4, r0
 80042be:	4628      	mov	r0, r5
 80042c0:	f000 f8e8 	bl	8004494 <_sbrk_r>
 80042c4:	3001      	adds	r0, #1
 80042c6:	d101      	bne.n	80042cc <sbrk_aligned+0x38>
 80042c8:	f04f 34ff 	mov.w	r4, #4294967295
 80042cc:	4620      	mov	r0, r4
 80042ce:	bd70      	pop	{r4, r5, r6, pc}
 80042d0:	20000188 	.word	0x20000188

080042d4 <_malloc_r>:
 80042d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042d8:	1ccd      	adds	r5, r1, #3
 80042da:	f025 0503 	bic.w	r5, r5, #3
 80042de:	3508      	adds	r5, #8
 80042e0:	2d0c      	cmp	r5, #12
 80042e2:	bf38      	it	cc
 80042e4:	250c      	movcc	r5, #12
 80042e6:	2d00      	cmp	r5, #0
 80042e8:	4607      	mov	r7, r0
 80042ea:	db01      	blt.n	80042f0 <_malloc_r+0x1c>
 80042ec:	42a9      	cmp	r1, r5
 80042ee:	d905      	bls.n	80042fc <_malloc_r+0x28>
 80042f0:	230c      	movs	r3, #12
 80042f2:	2600      	movs	r6, #0
 80042f4:	603b      	str	r3, [r7, #0]
 80042f6:	4630      	mov	r0, r6
 80042f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042fc:	4e2e      	ldr	r6, [pc, #184]	; (80043b8 <_malloc_r+0xe4>)
 80042fe:	f000 f909 	bl	8004514 <__malloc_lock>
 8004302:	6833      	ldr	r3, [r6, #0]
 8004304:	461c      	mov	r4, r3
 8004306:	bb34      	cbnz	r4, 8004356 <_malloc_r+0x82>
 8004308:	4629      	mov	r1, r5
 800430a:	4638      	mov	r0, r7
 800430c:	f7ff ffc2 	bl	8004294 <sbrk_aligned>
 8004310:	1c43      	adds	r3, r0, #1
 8004312:	4604      	mov	r4, r0
 8004314:	d14d      	bne.n	80043b2 <_malloc_r+0xde>
 8004316:	6834      	ldr	r4, [r6, #0]
 8004318:	4626      	mov	r6, r4
 800431a:	2e00      	cmp	r6, #0
 800431c:	d140      	bne.n	80043a0 <_malloc_r+0xcc>
 800431e:	6823      	ldr	r3, [r4, #0]
 8004320:	4631      	mov	r1, r6
 8004322:	4638      	mov	r0, r7
 8004324:	eb04 0803 	add.w	r8, r4, r3
 8004328:	f000 f8b4 	bl	8004494 <_sbrk_r>
 800432c:	4580      	cmp	r8, r0
 800432e:	d13a      	bne.n	80043a6 <_malloc_r+0xd2>
 8004330:	6821      	ldr	r1, [r4, #0]
 8004332:	3503      	adds	r5, #3
 8004334:	1a6d      	subs	r5, r5, r1
 8004336:	f025 0503 	bic.w	r5, r5, #3
 800433a:	3508      	adds	r5, #8
 800433c:	2d0c      	cmp	r5, #12
 800433e:	bf38      	it	cc
 8004340:	250c      	movcc	r5, #12
 8004342:	4638      	mov	r0, r7
 8004344:	4629      	mov	r1, r5
 8004346:	f7ff ffa5 	bl	8004294 <sbrk_aligned>
 800434a:	3001      	adds	r0, #1
 800434c:	d02b      	beq.n	80043a6 <_malloc_r+0xd2>
 800434e:	6823      	ldr	r3, [r4, #0]
 8004350:	442b      	add	r3, r5
 8004352:	6023      	str	r3, [r4, #0]
 8004354:	e00e      	b.n	8004374 <_malloc_r+0xa0>
 8004356:	6822      	ldr	r2, [r4, #0]
 8004358:	1b52      	subs	r2, r2, r5
 800435a:	d41e      	bmi.n	800439a <_malloc_r+0xc6>
 800435c:	2a0b      	cmp	r2, #11
 800435e:	d916      	bls.n	800438e <_malloc_r+0xba>
 8004360:	1961      	adds	r1, r4, r5
 8004362:	42a3      	cmp	r3, r4
 8004364:	6025      	str	r5, [r4, #0]
 8004366:	bf18      	it	ne
 8004368:	6059      	strne	r1, [r3, #4]
 800436a:	6863      	ldr	r3, [r4, #4]
 800436c:	bf08      	it	eq
 800436e:	6031      	streq	r1, [r6, #0]
 8004370:	5162      	str	r2, [r4, r5]
 8004372:	604b      	str	r3, [r1, #4]
 8004374:	4638      	mov	r0, r7
 8004376:	f104 060b 	add.w	r6, r4, #11
 800437a:	f000 f8d1 	bl	8004520 <__malloc_unlock>
 800437e:	f026 0607 	bic.w	r6, r6, #7
 8004382:	1d23      	adds	r3, r4, #4
 8004384:	1af2      	subs	r2, r6, r3
 8004386:	d0b6      	beq.n	80042f6 <_malloc_r+0x22>
 8004388:	1b9b      	subs	r3, r3, r6
 800438a:	50a3      	str	r3, [r4, r2]
 800438c:	e7b3      	b.n	80042f6 <_malloc_r+0x22>
 800438e:	6862      	ldr	r2, [r4, #4]
 8004390:	42a3      	cmp	r3, r4
 8004392:	bf0c      	ite	eq
 8004394:	6032      	streq	r2, [r6, #0]
 8004396:	605a      	strne	r2, [r3, #4]
 8004398:	e7ec      	b.n	8004374 <_malloc_r+0xa0>
 800439a:	4623      	mov	r3, r4
 800439c:	6864      	ldr	r4, [r4, #4]
 800439e:	e7b2      	b.n	8004306 <_malloc_r+0x32>
 80043a0:	4634      	mov	r4, r6
 80043a2:	6876      	ldr	r6, [r6, #4]
 80043a4:	e7b9      	b.n	800431a <_malloc_r+0x46>
 80043a6:	230c      	movs	r3, #12
 80043a8:	4638      	mov	r0, r7
 80043aa:	603b      	str	r3, [r7, #0]
 80043ac:	f000 f8b8 	bl	8004520 <__malloc_unlock>
 80043b0:	e7a1      	b.n	80042f6 <_malloc_r+0x22>
 80043b2:	6025      	str	r5, [r4, #0]
 80043b4:	e7de      	b.n	8004374 <_malloc_r+0xa0>
 80043b6:	bf00      	nop
 80043b8:	20000184 	.word	0x20000184

080043bc <srand>:
 80043bc:	b538      	push	{r3, r4, r5, lr}
 80043be:	4b10      	ldr	r3, [pc, #64]	; (8004400 <srand+0x44>)
 80043c0:	4604      	mov	r4, r0
 80043c2:	681d      	ldr	r5, [r3, #0]
 80043c4:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80043c6:	b9b3      	cbnz	r3, 80043f6 <srand+0x3a>
 80043c8:	2018      	movs	r0, #24
 80043ca:	f7ff fefd 	bl	80041c8 <malloc>
 80043ce:	4602      	mov	r2, r0
 80043d0:	63a8      	str	r0, [r5, #56]	; 0x38
 80043d2:	b920      	cbnz	r0, 80043de <srand+0x22>
 80043d4:	2142      	movs	r1, #66	; 0x42
 80043d6:	4b0b      	ldr	r3, [pc, #44]	; (8004404 <srand+0x48>)
 80043d8:	480b      	ldr	r0, [pc, #44]	; (8004408 <srand+0x4c>)
 80043da:	f000 f86b 	bl	80044b4 <__assert_func>
 80043de:	490b      	ldr	r1, [pc, #44]	; (800440c <srand+0x50>)
 80043e0:	4b0b      	ldr	r3, [pc, #44]	; (8004410 <srand+0x54>)
 80043e2:	e9c0 1300 	strd	r1, r3, [r0]
 80043e6:	4b0b      	ldr	r3, [pc, #44]	; (8004414 <srand+0x58>)
 80043e8:	2100      	movs	r1, #0
 80043ea:	6083      	str	r3, [r0, #8]
 80043ec:	230b      	movs	r3, #11
 80043ee:	8183      	strh	r3, [r0, #12]
 80043f0:	2001      	movs	r0, #1
 80043f2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80043f6:	2200      	movs	r2, #0
 80043f8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80043fa:	611c      	str	r4, [r3, #16]
 80043fc:	615a      	str	r2, [r3, #20]
 80043fe:	bd38      	pop	{r3, r4, r5, pc}
 8004400:	20000014 	.word	0x20000014
 8004404:	08005c60 	.word	0x08005c60
 8004408:	08005c77 	.word	0x08005c77
 800440c:	abcd330e 	.word	0xabcd330e
 8004410:	e66d1234 	.word	0xe66d1234
 8004414:	0005deec 	.word	0x0005deec

08004418 <rand>:
 8004418:	4b16      	ldr	r3, [pc, #88]	; (8004474 <rand+0x5c>)
 800441a:	b510      	push	{r4, lr}
 800441c:	681c      	ldr	r4, [r3, #0]
 800441e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004420:	b9b3      	cbnz	r3, 8004450 <rand+0x38>
 8004422:	2018      	movs	r0, #24
 8004424:	f7ff fed0 	bl	80041c8 <malloc>
 8004428:	4602      	mov	r2, r0
 800442a:	63a0      	str	r0, [r4, #56]	; 0x38
 800442c:	b920      	cbnz	r0, 8004438 <rand+0x20>
 800442e:	214e      	movs	r1, #78	; 0x4e
 8004430:	4b11      	ldr	r3, [pc, #68]	; (8004478 <rand+0x60>)
 8004432:	4812      	ldr	r0, [pc, #72]	; (800447c <rand+0x64>)
 8004434:	f000 f83e 	bl	80044b4 <__assert_func>
 8004438:	4911      	ldr	r1, [pc, #68]	; (8004480 <rand+0x68>)
 800443a:	4b12      	ldr	r3, [pc, #72]	; (8004484 <rand+0x6c>)
 800443c:	e9c0 1300 	strd	r1, r3, [r0]
 8004440:	4b11      	ldr	r3, [pc, #68]	; (8004488 <rand+0x70>)
 8004442:	2100      	movs	r1, #0
 8004444:	6083      	str	r3, [r0, #8]
 8004446:	230b      	movs	r3, #11
 8004448:	8183      	strh	r3, [r0, #12]
 800444a:	2001      	movs	r0, #1
 800444c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004450:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8004452:	4a0e      	ldr	r2, [pc, #56]	; (800448c <rand+0x74>)
 8004454:	6920      	ldr	r0, [r4, #16]
 8004456:	6963      	ldr	r3, [r4, #20]
 8004458:	4342      	muls	r2, r0
 800445a:	490d      	ldr	r1, [pc, #52]	; (8004490 <rand+0x78>)
 800445c:	fb01 2203 	mla	r2, r1, r3, r2
 8004460:	fba0 0101 	umull	r0, r1, r0, r1
 8004464:	1c43      	adds	r3, r0, #1
 8004466:	eb42 0001 	adc.w	r0, r2, r1
 800446a:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800446e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004472:	bd10      	pop	{r4, pc}
 8004474:	20000014 	.word	0x20000014
 8004478:	08005c60 	.word	0x08005c60
 800447c:	08005c77 	.word	0x08005c77
 8004480:	abcd330e 	.word	0xabcd330e
 8004484:	e66d1234 	.word	0xe66d1234
 8004488:	0005deec 	.word	0x0005deec
 800448c:	5851f42d 	.word	0x5851f42d
 8004490:	4c957f2d 	.word	0x4c957f2d

08004494 <_sbrk_r>:
 8004494:	b538      	push	{r3, r4, r5, lr}
 8004496:	2300      	movs	r3, #0
 8004498:	4d05      	ldr	r5, [pc, #20]	; (80044b0 <_sbrk_r+0x1c>)
 800449a:	4604      	mov	r4, r0
 800449c:	4608      	mov	r0, r1
 800449e:	602b      	str	r3, [r5, #0]
 80044a0:	f7fe f89a 	bl	80025d8 <_sbrk>
 80044a4:	1c43      	adds	r3, r0, #1
 80044a6:	d102      	bne.n	80044ae <_sbrk_r+0x1a>
 80044a8:	682b      	ldr	r3, [r5, #0]
 80044aa:	b103      	cbz	r3, 80044ae <_sbrk_r+0x1a>
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	bd38      	pop	{r3, r4, r5, pc}
 80044b0:	2000018c 	.word	0x2000018c

080044b4 <__assert_func>:
 80044b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80044b6:	4614      	mov	r4, r2
 80044b8:	461a      	mov	r2, r3
 80044ba:	4b09      	ldr	r3, [pc, #36]	; (80044e0 <__assert_func+0x2c>)
 80044bc:	4605      	mov	r5, r0
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68d8      	ldr	r0, [r3, #12]
 80044c2:	b14c      	cbz	r4, 80044d8 <__assert_func+0x24>
 80044c4:	4b07      	ldr	r3, [pc, #28]	; (80044e4 <__assert_func+0x30>)
 80044c6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80044ca:	9100      	str	r1, [sp, #0]
 80044cc:	462b      	mov	r3, r5
 80044ce:	4906      	ldr	r1, [pc, #24]	; (80044e8 <__assert_func+0x34>)
 80044d0:	f000 f80e 	bl	80044f0 <fiprintf>
 80044d4:	f000 fbd8 	bl	8004c88 <abort>
 80044d8:	4b04      	ldr	r3, [pc, #16]	; (80044ec <__assert_func+0x38>)
 80044da:	461c      	mov	r4, r3
 80044dc:	e7f3      	b.n	80044c6 <__assert_func+0x12>
 80044de:	bf00      	nop
 80044e0:	20000014 	.word	0x20000014
 80044e4:	08005cd2 	.word	0x08005cd2
 80044e8:	08005cdf 	.word	0x08005cdf
 80044ec:	08005d0d 	.word	0x08005d0d

080044f0 <fiprintf>:
 80044f0:	b40e      	push	{r1, r2, r3}
 80044f2:	b503      	push	{r0, r1, lr}
 80044f4:	4601      	mov	r1, r0
 80044f6:	ab03      	add	r3, sp, #12
 80044f8:	4805      	ldr	r0, [pc, #20]	; (8004510 <fiprintf+0x20>)
 80044fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80044fe:	6800      	ldr	r0, [r0, #0]
 8004500:	9301      	str	r3, [sp, #4]
 8004502:	f000 f83b 	bl	800457c <_vfiprintf_r>
 8004506:	b002      	add	sp, #8
 8004508:	f85d eb04 	ldr.w	lr, [sp], #4
 800450c:	b003      	add	sp, #12
 800450e:	4770      	bx	lr
 8004510:	20000014 	.word	0x20000014

08004514 <__malloc_lock>:
 8004514:	4801      	ldr	r0, [pc, #4]	; (800451c <__malloc_lock+0x8>)
 8004516:	f000 bd73 	b.w	8005000 <__retarget_lock_acquire_recursive>
 800451a:	bf00      	nop
 800451c:	20000190 	.word	0x20000190

08004520 <__malloc_unlock>:
 8004520:	4801      	ldr	r0, [pc, #4]	; (8004528 <__malloc_unlock+0x8>)
 8004522:	f000 bd6e 	b.w	8005002 <__retarget_lock_release_recursive>
 8004526:	bf00      	nop
 8004528:	20000190 	.word	0x20000190

0800452c <__sfputc_r>:
 800452c:	6893      	ldr	r3, [r2, #8]
 800452e:	b410      	push	{r4}
 8004530:	3b01      	subs	r3, #1
 8004532:	2b00      	cmp	r3, #0
 8004534:	6093      	str	r3, [r2, #8]
 8004536:	da07      	bge.n	8004548 <__sfputc_r+0x1c>
 8004538:	6994      	ldr	r4, [r2, #24]
 800453a:	42a3      	cmp	r3, r4
 800453c:	db01      	blt.n	8004542 <__sfputc_r+0x16>
 800453e:	290a      	cmp	r1, #10
 8004540:	d102      	bne.n	8004548 <__sfputc_r+0x1c>
 8004542:	bc10      	pop	{r4}
 8004544:	f000 bae0 	b.w	8004b08 <__swbuf_r>
 8004548:	6813      	ldr	r3, [r2, #0]
 800454a:	1c58      	adds	r0, r3, #1
 800454c:	6010      	str	r0, [r2, #0]
 800454e:	7019      	strb	r1, [r3, #0]
 8004550:	4608      	mov	r0, r1
 8004552:	bc10      	pop	{r4}
 8004554:	4770      	bx	lr

08004556 <__sfputs_r>:
 8004556:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004558:	4606      	mov	r6, r0
 800455a:	460f      	mov	r7, r1
 800455c:	4614      	mov	r4, r2
 800455e:	18d5      	adds	r5, r2, r3
 8004560:	42ac      	cmp	r4, r5
 8004562:	d101      	bne.n	8004568 <__sfputs_r+0x12>
 8004564:	2000      	movs	r0, #0
 8004566:	e007      	b.n	8004578 <__sfputs_r+0x22>
 8004568:	463a      	mov	r2, r7
 800456a:	4630      	mov	r0, r6
 800456c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004570:	f7ff ffdc 	bl	800452c <__sfputc_r>
 8004574:	1c43      	adds	r3, r0, #1
 8004576:	d1f3      	bne.n	8004560 <__sfputs_r+0xa>
 8004578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800457c <_vfiprintf_r>:
 800457c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004580:	460d      	mov	r5, r1
 8004582:	4614      	mov	r4, r2
 8004584:	4698      	mov	r8, r3
 8004586:	4606      	mov	r6, r0
 8004588:	b09d      	sub	sp, #116	; 0x74
 800458a:	b118      	cbz	r0, 8004594 <_vfiprintf_r+0x18>
 800458c:	6983      	ldr	r3, [r0, #24]
 800458e:	b90b      	cbnz	r3, 8004594 <_vfiprintf_r+0x18>
 8004590:	f000 fc98 	bl	8004ec4 <__sinit>
 8004594:	4b89      	ldr	r3, [pc, #548]	; (80047bc <_vfiprintf_r+0x240>)
 8004596:	429d      	cmp	r5, r3
 8004598:	d11b      	bne.n	80045d2 <_vfiprintf_r+0x56>
 800459a:	6875      	ldr	r5, [r6, #4]
 800459c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800459e:	07d9      	lsls	r1, r3, #31
 80045a0:	d405      	bmi.n	80045ae <_vfiprintf_r+0x32>
 80045a2:	89ab      	ldrh	r3, [r5, #12]
 80045a4:	059a      	lsls	r2, r3, #22
 80045a6:	d402      	bmi.n	80045ae <_vfiprintf_r+0x32>
 80045a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80045aa:	f000 fd29 	bl	8005000 <__retarget_lock_acquire_recursive>
 80045ae:	89ab      	ldrh	r3, [r5, #12]
 80045b0:	071b      	lsls	r3, r3, #28
 80045b2:	d501      	bpl.n	80045b8 <_vfiprintf_r+0x3c>
 80045b4:	692b      	ldr	r3, [r5, #16]
 80045b6:	b9eb      	cbnz	r3, 80045f4 <_vfiprintf_r+0x78>
 80045b8:	4629      	mov	r1, r5
 80045ba:	4630      	mov	r0, r6
 80045bc:	f000 faf6 	bl	8004bac <__swsetup_r>
 80045c0:	b1c0      	cbz	r0, 80045f4 <_vfiprintf_r+0x78>
 80045c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80045c4:	07dc      	lsls	r4, r3, #31
 80045c6:	d50e      	bpl.n	80045e6 <_vfiprintf_r+0x6a>
 80045c8:	f04f 30ff 	mov.w	r0, #4294967295
 80045cc:	b01d      	add	sp, #116	; 0x74
 80045ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045d2:	4b7b      	ldr	r3, [pc, #492]	; (80047c0 <_vfiprintf_r+0x244>)
 80045d4:	429d      	cmp	r5, r3
 80045d6:	d101      	bne.n	80045dc <_vfiprintf_r+0x60>
 80045d8:	68b5      	ldr	r5, [r6, #8]
 80045da:	e7df      	b.n	800459c <_vfiprintf_r+0x20>
 80045dc:	4b79      	ldr	r3, [pc, #484]	; (80047c4 <_vfiprintf_r+0x248>)
 80045de:	429d      	cmp	r5, r3
 80045e0:	bf08      	it	eq
 80045e2:	68f5      	ldreq	r5, [r6, #12]
 80045e4:	e7da      	b.n	800459c <_vfiprintf_r+0x20>
 80045e6:	89ab      	ldrh	r3, [r5, #12]
 80045e8:	0598      	lsls	r0, r3, #22
 80045ea:	d4ed      	bmi.n	80045c8 <_vfiprintf_r+0x4c>
 80045ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80045ee:	f000 fd08 	bl	8005002 <__retarget_lock_release_recursive>
 80045f2:	e7e9      	b.n	80045c8 <_vfiprintf_r+0x4c>
 80045f4:	2300      	movs	r3, #0
 80045f6:	9309      	str	r3, [sp, #36]	; 0x24
 80045f8:	2320      	movs	r3, #32
 80045fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80045fe:	2330      	movs	r3, #48	; 0x30
 8004600:	f04f 0901 	mov.w	r9, #1
 8004604:	f8cd 800c 	str.w	r8, [sp, #12]
 8004608:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80047c8 <_vfiprintf_r+0x24c>
 800460c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004610:	4623      	mov	r3, r4
 8004612:	469a      	mov	sl, r3
 8004614:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004618:	b10a      	cbz	r2, 800461e <_vfiprintf_r+0xa2>
 800461a:	2a25      	cmp	r2, #37	; 0x25
 800461c:	d1f9      	bne.n	8004612 <_vfiprintf_r+0x96>
 800461e:	ebba 0b04 	subs.w	fp, sl, r4
 8004622:	d00b      	beq.n	800463c <_vfiprintf_r+0xc0>
 8004624:	465b      	mov	r3, fp
 8004626:	4622      	mov	r2, r4
 8004628:	4629      	mov	r1, r5
 800462a:	4630      	mov	r0, r6
 800462c:	f7ff ff93 	bl	8004556 <__sfputs_r>
 8004630:	3001      	adds	r0, #1
 8004632:	f000 80aa 	beq.w	800478a <_vfiprintf_r+0x20e>
 8004636:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004638:	445a      	add	r2, fp
 800463a:	9209      	str	r2, [sp, #36]	; 0x24
 800463c:	f89a 3000 	ldrb.w	r3, [sl]
 8004640:	2b00      	cmp	r3, #0
 8004642:	f000 80a2 	beq.w	800478a <_vfiprintf_r+0x20e>
 8004646:	2300      	movs	r3, #0
 8004648:	f04f 32ff 	mov.w	r2, #4294967295
 800464c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004650:	f10a 0a01 	add.w	sl, sl, #1
 8004654:	9304      	str	r3, [sp, #16]
 8004656:	9307      	str	r3, [sp, #28]
 8004658:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800465c:	931a      	str	r3, [sp, #104]	; 0x68
 800465e:	4654      	mov	r4, sl
 8004660:	2205      	movs	r2, #5
 8004662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004666:	4858      	ldr	r0, [pc, #352]	; (80047c8 <_vfiprintf_r+0x24c>)
 8004668:	f000 fd32 	bl	80050d0 <memchr>
 800466c:	9a04      	ldr	r2, [sp, #16]
 800466e:	b9d8      	cbnz	r0, 80046a8 <_vfiprintf_r+0x12c>
 8004670:	06d1      	lsls	r1, r2, #27
 8004672:	bf44      	itt	mi
 8004674:	2320      	movmi	r3, #32
 8004676:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800467a:	0713      	lsls	r3, r2, #28
 800467c:	bf44      	itt	mi
 800467e:	232b      	movmi	r3, #43	; 0x2b
 8004680:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004684:	f89a 3000 	ldrb.w	r3, [sl]
 8004688:	2b2a      	cmp	r3, #42	; 0x2a
 800468a:	d015      	beq.n	80046b8 <_vfiprintf_r+0x13c>
 800468c:	4654      	mov	r4, sl
 800468e:	2000      	movs	r0, #0
 8004690:	f04f 0c0a 	mov.w	ip, #10
 8004694:	9a07      	ldr	r2, [sp, #28]
 8004696:	4621      	mov	r1, r4
 8004698:	f811 3b01 	ldrb.w	r3, [r1], #1
 800469c:	3b30      	subs	r3, #48	; 0x30
 800469e:	2b09      	cmp	r3, #9
 80046a0:	d94e      	bls.n	8004740 <_vfiprintf_r+0x1c4>
 80046a2:	b1b0      	cbz	r0, 80046d2 <_vfiprintf_r+0x156>
 80046a4:	9207      	str	r2, [sp, #28]
 80046a6:	e014      	b.n	80046d2 <_vfiprintf_r+0x156>
 80046a8:	eba0 0308 	sub.w	r3, r0, r8
 80046ac:	fa09 f303 	lsl.w	r3, r9, r3
 80046b0:	4313      	orrs	r3, r2
 80046b2:	46a2      	mov	sl, r4
 80046b4:	9304      	str	r3, [sp, #16]
 80046b6:	e7d2      	b.n	800465e <_vfiprintf_r+0xe2>
 80046b8:	9b03      	ldr	r3, [sp, #12]
 80046ba:	1d19      	adds	r1, r3, #4
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	9103      	str	r1, [sp, #12]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	bfbb      	ittet	lt
 80046c4:	425b      	neglt	r3, r3
 80046c6:	f042 0202 	orrlt.w	r2, r2, #2
 80046ca:	9307      	strge	r3, [sp, #28]
 80046cc:	9307      	strlt	r3, [sp, #28]
 80046ce:	bfb8      	it	lt
 80046d0:	9204      	strlt	r2, [sp, #16]
 80046d2:	7823      	ldrb	r3, [r4, #0]
 80046d4:	2b2e      	cmp	r3, #46	; 0x2e
 80046d6:	d10c      	bne.n	80046f2 <_vfiprintf_r+0x176>
 80046d8:	7863      	ldrb	r3, [r4, #1]
 80046da:	2b2a      	cmp	r3, #42	; 0x2a
 80046dc:	d135      	bne.n	800474a <_vfiprintf_r+0x1ce>
 80046de:	9b03      	ldr	r3, [sp, #12]
 80046e0:	3402      	adds	r4, #2
 80046e2:	1d1a      	adds	r2, r3, #4
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	9203      	str	r2, [sp, #12]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	bfb8      	it	lt
 80046ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80046f0:	9305      	str	r3, [sp, #20]
 80046f2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80047cc <_vfiprintf_r+0x250>
 80046f6:	2203      	movs	r2, #3
 80046f8:	4650      	mov	r0, sl
 80046fa:	7821      	ldrb	r1, [r4, #0]
 80046fc:	f000 fce8 	bl	80050d0 <memchr>
 8004700:	b140      	cbz	r0, 8004714 <_vfiprintf_r+0x198>
 8004702:	2340      	movs	r3, #64	; 0x40
 8004704:	eba0 000a 	sub.w	r0, r0, sl
 8004708:	fa03 f000 	lsl.w	r0, r3, r0
 800470c:	9b04      	ldr	r3, [sp, #16]
 800470e:	3401      	adds	r4, #1
 8004710:	4303      	orrs	r3, r0
 8004712:	9304      	str	r3, [sp, #16]
 8004714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004718:	2206      	movs	r2, #6
 800471a:	482d      	ldr	r0, [pc, #180]	; (80047d0 <_vfiprintf_r+0x254>)
 800471c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004720:	f000 fcd6 	bl	80050d0 <memchr>
 8004724:	2800      	cmp	r0, #0
 8004726:	d03f      	beq.n	80047a8 <_vfiprintf_r+0x22c>
 8004728:	4b2a      	ldr	r3, [pc, #168]	; (80047d4 <_vfiprintf_r+0x258>)
 800472a:	bb1b      	cbnz	r3, 8004774 <_vfiprintf_r+0x1f8>
 800472c:	9b03      	ldr	r3, [sp, #12]
 800472e:	3307      	adds	r3, #7
 8004730:	f023 0307 	bic.w	r3, r3, #7
 8004734:	3308      	adds	r3, #8
 8004736:	9303      	str	r3, [sp, #12]
 8004738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800473a:	443b      	add	r3, r7
 800473c:	9309      	str	r3, [sp, #36]	; 0x24
 800473e:	e767      	b.n	8004610 <_vfiprintf_r+0x94>
 8004740:	460c      	mov	r4, r1
 8004742:	2001      	movs	r0, #1
 8004744:	fb0c 3202 	mla	r2, ip, r2, r3
 8004748:	e7a5      	b.n	8004696 <_vfiprintf_r+0x11a>
 800474a:	2300      	movs	r3, #0
 800474c:	f04f 0c0a 	mov.w	ip, #10
 8004750:	4619      	mov	r1, r3
 8004752:	3401      	adds	r4, #1
 8004754:	9305      	str	r3, [sp, #20]
 8004756:	4620      	mov	r0, r4
 8004758:	f810 2b01 	ldrb.w	r2, [r0], #1
 800475c:	3a30      	subs	r2, #48	; 0x30
 800475e:	2a09      	cmp	r2, #9
 8004760:	d903      	bls.n	800476a <_vfiprintf_r+0x1ee>
 8004762:	2b00      	cmp	r3, #0
 8004764:	d0c5      	beq.n	80046f2 <_vfiprintf_r+0x176>
 8004766:	9105      	str	r1, [sp, #20]
 8004768:	e7c3      	b.n	80046f2 <_vfiprintf_r+0x176>
 800476a:	4604      	mov	r4, r0
 800476c:	2301      	movs	r3, #1
 800476e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004772:	e7f0      	b.n	8004756 <_vfiprintf_r+0x1da>
 8004774:	ab03      	add	r3, sp, #12
 8004776:	9300      	str	r3, [sp, #0]
 8004778:	462a      	mov	r2, r5
 800477a:	4630      	mov	r0, r6
 800477c:	4b16      	ldr	r3, [pc, #88]	; (80047d8 <_vfiprintf_r+0x25c>)
 800477e:	a904      	add	r1, sp, #16
 8004780:	f3af 8000 	nop.w
 8004784:	4607      	mov	r7, r0
 8004786:	1c78      	adds	r0, r7, #1
 8004788:	d1d6      	bne.n	8004738 <_vfiprintf_r+0x1bc>
 800478a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800478c:	07d9      	lsls	r1, r3, #31
 800478e:	d405      	bmi.n	800479c <_vfiprintf_r+0x220>
 8004790:	89ab      	ldrh	r3, [r5, #12]
 8004792:	059a      	lsls	r2, r3, #22
 8004794:	d402      	bmi.n	800479c <_vfiprintf_r+0x220>
 8004796:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004798:	f000 fc33 	bl	8005002 <__retarget_lock_release_recursive>
 800479c:	89ab      	ldrh	r3, [r5, #12]
 800479e:	065b      	lsls	r3, r3, #25
 80047a0:	f53f af12 	bmi.w	80045c8 <_vfiprintf_r+0x4c>
 80047a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047a6:	e711      	b.n	80045cc <_vfiprintf_r+0x50>
 80047a8:	ab03      	add	r3, sp, #12
 80047aa:	9300      	str	r3, [sp, #0]
 80047ac:	462a      	mov	r2, r5
 80047ae:	4630      	mov	r0, r6
 80047b0:	4b09      	ldr	r3, [pc, #36]	; (80047d8 <_vfiprintf_r+0x25c>)
 80047b2:	a904      	add	r1, sp, #16
 80047b4:	f000 f882 	bl	80048bc <_printf_i>
 80047b8:	e7e4      	b.n	8004784 <_vfiprintf_r+0x208>
 80047ba:	bf00      	nop
 80047bc:	08005d64 	.word	0x08005d64
 80047c0:	08005d84 	.word	0x08005d84
 80047c4:	08005d44 	.word	0x08005d44
 80047c8:	08005d0e 	.word	0x08005d0e
 80047cc:	08005d14 	.word	0x08005d14
 80047d0:	08005d18 	.word	0x08005d18
 80047d4:	00000000 	.word	0x00000000
 80047d8:	08004557 	.word	0x08004557

080047dc <_printf_common>:
 80047dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047e0:	4616      	mov	r6, r2
 80047e2:	4699      	mov	r9, r3
 80047e4:	688a      	ldr	r2, [r1, #8]
 80047e6:	690b      	ldr	r3, [r1, #16]
 80047e8:	4607      	mov	r7, r0
 80047ea:	4293      	cmp	r3, r2
 80047ec:	bfb8      	it	lt
 80047ee:	4613      	movlt	r3, r2
 80047f0:	6033      	str	r3, [r6, #0]
 80047f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047f6:	460c      	mov	r4, r1
 80047f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047fc:	b10a      	cbz	r2, 8004802 <_printf_common+0x26>
 80047fe:	3301      	adds	r3, #1
 8004800:	6033      	str	r3, [r6, #0]
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	0699      	lsls	r1, r3, #26
 8004806:	bf42      	ittt	mi
 8004808:	6833      	ldrmi	r3, [r6, #0]
 800480a:	3302      	addmi	r3, #2
 800480c:	6033      	strmi	r3, [r6, #0]
 800480e:	6825      	ldr	r5, [r4, #0]
 8004810:	f015 0506 	ands.w	r5, r5, #6
 8004814:	d106      	bne.n	8004824 <_printf_common+0x48>
 8004816:	f104 0a19 	add.w	sl, r4, #25
 800481a:	68e3      	ldr	r3, [r4, #12]
 800481c:	6832      	ldr	r2, [r6, #0]
 800481e:	1a9b      	subs	r3, r3, r2
 8004820:	42ab      	cmp	r3, r5
 8004822:	dc28      	bgt.n	8004876 <_printf_common+0x9a>
 8004824:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004828:	1e13      	subs	r3, r2, #0
 800482a:	6822      	ldr	r2, [r4, #0]
 800482c:	bf18      	it	ne
 800482e:	2301      	movne	r3, #1
 8004830:	0692      	lsls	r2, r2, #26
 8004832:	d42d      	bmi.n	8004890 <_printf_common+0xb4>
 8004834:	4649      	mov	r1, r9
 8004836:	4638      	mov	r0, r7
 8004838:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800483c:	47c0      	blx	r8
 800483e:	3001      	adds	r0, #1
 8004840:	d020      	beq.n	8004884 <_printf_common+0xa8>
 8004842:	6823      	ldr	r3, [r4, #0]
 8004844:	68e5      	ldr	r5, [r4, #12]
 8004846:	f003 0306 	and.w	r3, r3, #6
 800484a:	2b04      	cmp	r3, #4
 800484c:	bf18      	it	ne
 800484e:	2500      	movne	r5, #0
 8004850:	6832      	ldr	r2, [r6, #0]
 8004852:	f04f 0600 	mov.w	r6, #0
 8004856:	68a3      	ldr	r3, [r4, #8]
 8004858:	bf08      	it	eq
 800485a:	1aad      	subeq	r5, r5, r2
 800485c:	6922      	ldr	r2, [r4, #16]
 800485e:	bf08      	it	eq
 8004860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004864:	4293      	cmp	r3, r2
 8004866:	bfc4      	itt	gt
 8004868:	1a9b      	subgt	r3, r3, r2
 800486a:	18ed      	addgt	r5, r5, r3
 800486c:	341a      	adds	r4, #26
 800486e:	42b5      	cmp	r5, r6
 8004870:	d11a      	bne.n	80048a8 <_printf_common+0xcc>
 8004872:	2000      	movs	r0, #0
 8004874:	e008      	b.n	8004888 <_printf_common+0xac>
 8004876:	2301      	movs	r3, #1
 8004878:	4652      	mov	r2, sl
 800487a:	4649      	mov	r1, r9
 800487c:	4638      	mov	r0, r7
 800487e:	47c0      	blx	r8
 8004880:	3001      	adds	r0, #1
 8004882:	d103      	bne.n	800488c <_printf_common+0xb0>
 8004884:	f04f 30ff 	mov.w	r0, #4294967295
 8004888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800488c:	3501      	adds	r5, #1
 800488e:	e7c4      	b.n	800481a <_printf_common+0x3e>
 8004890:	2030      	movs	r0, #48	; 0x30
 8004892:	18e1      	adds	r1, r4, r3
 8004894:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004898:	1c5a      	adds	r2, r3, #1
 800489a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800489e:	4422      	add	r2, r4
 80048a0:	3302      	adds	r3, #2
 80048a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80048a6:	e7c5      	b.n	8004834 <_printf_common+0x58>
 80048a8:	2301      	movs	r3, #1
 80048aa:	4622      	mov	r2, r4
 80048ac:	4649      	mov	r1, r9
 80048ae:	4638      	mov	r0, r7
 80048b0:	47c0      	blx	r8
 80048b2:	3001      	adds	r0, #1
 80048b4:	d0e6      	beq.n	8004884 <_printf_common+0xa8>
 80048b6:	3601      	adds	r6, #1
 80048b8:	e7d9      	b.n	800486e <_printf_common+0x92>
	...

080048bc <_printf_i>:
 80048bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048c0:	7e0f      	ldrb	r7, [r1, #24]
 80048c2:	4691      	mov	r9, r2
 80048c4:	2f78      	cmp	r7, #120	; 0x78
 80048c6:	4680      	mov	r8, r0
 80048c8:	460c      	mov	r4, r1
 80048ca:	469a      	mov	sl, r3
 80048cc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80048ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80048d2:	d807      	bhi.n	80048e4 <_printf_i+0x28>
 80048d4:	2f62      	cmp	r7, #98	; 0x62
 80048d6:	d80a      	bhi.n	80048ee <_printf_i+0x32>
 80048d8:	2f00      	cmp	r7, #0
 80048da:	f000 80d9 	beq.w	8004a90 <_printf_i+0x1d4>
 80048de:	2f58      	cmp	r7, #88	; 0x58
 80048e0:	f000 80a4 	beq.w	8004a2c <_printf_i+0x170>
 80048e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048ec:	e03a      	b.n	8004964 <_printf_i+0xa8>
 80048ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048f2:	2b15      	cmp	r3, #21
 80048f4:	d8f6      	bhi.n	80048e4 <_printf_i+0x28>
 80048f6:	a101      	add	r1, pc, #4	; (adr r1, 80048fc <_printf_i+0x40>)
 80048f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048fc:	08004955 	.word	0x08004955
 8004900:	08004969 	.word	0x08004969
 8004904:	080048e5 	.word	0x080048e5
 8004908:	080048e5 	.word	0x080048e5
 800490c:	080048e5 	.word	0x080048e5
 8004910:	080048e5 	.word	0x080048e5
 8004914:	08004969 	.word	0x08004969
 8004918:	080048e5 	.word	0x080048e5
 800491c:	080048e5 	.word	0x080048e5
 8004920:	080048e5 	.word	0x080048e5
 8004924:	080048e5 	.word	0x080048e5
 8004928:	08004a77 	.word	0x08004a77
 800492c:	08004999 	.word	0x08004999
 8004930:	08004a59 	.word	0x08004a59
 8004934:	080048e5 	.word	0x080048e5
 8004938:	080048e5 	.word	0x080048e5
 800493c:	08004a99 	.word	0x08004a99
 8004940:	080048e5 	.word	0x080048e5
 8004944:	08004999 	.word	0x08004999
 8004948:	080048e5 	.word	0x080048e5
 800494c:	080048e5 	.word	0x080048e5
 8004950:	08004a61 	.word	0x08004a61
 8004954:	682b      	ldr	r3, [r5, #0]
 8004956:	1d1a      	adds	r2, r3, #4
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	602a      	str	r2, [r5, #0]
 800495c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004960:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004964:	2301      	movs	r3, #1
 8004966:	e0a4      	b.n	8004ab2 <_printf_i+0x1f6>
 8004968:	6820      	ldr	r0, [r4, #0]
 800496a:	6829      	ldr	r1, [r5, #0]
 800496c:	0606      	lsls	r6, r0, #24
 800496e:	f101 0304 	add.w	r3, r1, #4
 8004972:	d50a      	bpl.n	800498a <_printf_i+0xce>
 8004974:	680e      	ldr	r6, [r1, #0]
 8004976:	602b      	str	r3, [r5, #0]
 8004978:	2e00      	cmp	r6, #0
 800497a:	da03      	bge.n	8004984 <_printf_i+0xc8>
 800497c:	232d      	movs	r3, #45	; 0x2d
 800497e:	4276      	negs	r6, r6
 8004980:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004984:	230a      	movs	r3, #10
 8004986:	485e      	ldr	r0, [pc, #376]	; (8004b00 <_printf_i+0x244>)
 8004988:	e019      	b.n	80049be <_printf_i+0x102>
 800498a:	680e      	ldr	r6, [r1, #0]
 800498c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004990:	602b      	str	r3, [r5, #0]
 8004992:	bf18      	it	ne
 8004994:	b236      	sxthne	r6, r6
 8004996:	e7ef      	b.n	8004978 <_printf_i+0xbc>
 8004998:	682b      	ldr	r3, [r5, #0]
 800499a:	6820      	ldr	r0, [r4, #0]
 800499c:	1d19      	adds	r1, r3, #4
 800499e:	6029      	str	r1, [r5, #0]
 80049a0:	0601      	lsls	r1, r0, #24
 80049a2:	d501      	bpl.n	80049a8 <_printf_i+0xec>
 80049a4:	681e      	ldr	r6, [r3, #0]
 80049a6:	e002      	b.n	80049ae <_printf_i+0xf2>
 80049a8:	0646      	lsls	r6, r0, #25
 80049aa:	d5fb      	bpl.n	80049a4 <_printf_i+0xe8>
 80049ac:	881e      	ldrh	r6, [r3, #0]
 80049ae:	2f6f      	cmp	r7, #111	; 0x6f
 80049b0:	bf0c      	ite	eq
 80049b2:	2308      	moveq	r3, #8
 80049b4:	230a      	movne	r3, #10
 80049b6:	4852      	ldr	r0, [pc, #328]	; (8004b00 <_printf_i+0x244>)
 80049b8:	2100      	movs	r1, #0
 80049ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049be:	6865      	ldr	r5, [r4, #4]
 80049c0:	2d00      	cmp	r5, #0
 80049c2:	bfa8      	it	ge
 80049c4:	6821      	ldrge	r1, [r4, #0]
 80049c6:	60a5      	str	r5, [r4, #8]
 80049c8:	bfa4      	itt	ge
 80049ca:	f021 0104 	bicge.w	r1, r1, #4
 80049ce:	6021      	strge	r1, [r4, #0]
 80049d0:	b90e      	cbnz	r6, 80049d6 <_printf_i+0x11a>
 80049d2:	2d00      	cmp	r5, #0
 80049d4:	d04d      	beq.n	8004a72 <_printf_i+0x1b6>
 80049d6:	4615      	mov	r5, r2
 80049d8:	fbb6 f1f3 	udiv	r1, r6, r3
 80049dc:	fb03 6711 	mls	r7, r3, r1, r6
 80049e0:	5dc7      	ldrb	r7, [r0, r7]
 80049e2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80049e6:	4637      	mov	r7, r6
 80049e8:	42bb      	cmp	r3, r7
 80049ea:	460e      	mov	r6, r1
 80049ec:	d9f4      	bls.n	80049d8 <_printf_i+0x11c>
 80049ee:	2b08      	cmp	r3, #8
 80049f0:	d10b      	bne.n	8004a0a <_printf_i+0x14e>
 80049f2:	6823      	ldr	r3, [r4, #0]
 80049f4:	07de      	lsls	r6, r3, #31
 80049f6:	d508      	bpl.n	8004a0a <_printf_i+0x14e>
 80049f8:	6923      	ldr	r3, [r4, #16]
 80049fa:	6861      	ldr	r1, [r4, #4]
 80049fc:	4299      	cmp	r1, r3
 80049fe:	bfde      	ittt	le
 8004a00:	2330      	movle	r3, #48	; 0x30
 8004a02:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a06:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a0a:	1b52      	subs	r2, r2, r5
 8004a0c:	6122      	str	r2, [r4, #16]
 8004a0e:	464b      	mov	r3, r9
 8004a10:	4621      	mov	r1, r4
 8004a12:	4640      	mov	r0, r8
 8004a14:	f8cd a000 	str.w	sl, [sp]
 8004a18:	aa03      	add	r2, sp, #12
 8004a1a:	f7ff fedf 	bl	80047dc <_printf_common>
 8004a1e:	3001      	adds	r0, #1
 8004a20:	d14c      	bne.n	8004abc <_printf_i+0x200>
 8004a22:	f04f 30ff 	mov.w	r0, #4294967295
 8004a26:	b004      	add	sp, #16
 8004a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a2c:	4834      	ldr	r0, [pc, #208]	; (8004b00 <_printf_i+0x244>)
 8004a2e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004a32:	6829      	ldr	r1, [r5, #0]
 8004a34:	6823      	ldr	r3, [r4, #0]
 8004a36:	f851 6b04 	ldr.w	r6, [r1], #4
 8004a3a:	6029      	str	r1, [r5, #0]
 8004a3c:	061d      	lsls	r5, r3, #24
 8004a3e:	d514      	bpl.n	8004a6a <_printf_i+0x1ae>
 8004a40:	07df      	lsls	r7, r3, #31
 8004a42:	bf44      	itt	mi
 8004a44:	f043 0320 	orrmi.w	r3, r3, #32
 8004a48:	6023      	strmi	r3, [r4, #0]
 8004a4a:	b91e      	cbnz	r6, 8004a54 <_printf_i+0x198>
 8004a4c:	6823      	ldr	r3, [r4, #0]
 8004a4e:	f023 0320 	bic.w	r3, r3, #32
 8004a52:	6023      	str	r3, [r4, #0]
 8004a54:	2310      	movs	r3, #16
 8004a56:	e7af      	b.n	80049b8 <_printf_i+0xfc>
 8004a58:	6823      	ldr	r3, [r4, #0]
 8004a5a:	f043 0320 	orr.w	r3, r3, #32
 8004a5e:	6023      	str	r3, [r4, #0]
 8004a60:	2378      	movs	r3, #120	; 0x78
 8004a62:	4828      	ldr	r0, [pc, #160]	; (8004b04 <_printf_i+0x248>)
 8004a64:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a68:	e7e3      	b.n	8004a32 <_printf_i+0x176>
 8004a6a:	0659      	lsls	r1, r3, #25
 8004a6c:	bf48      	it	mi
 8004a6e:	b2b6      	uxthmi	r6, r6
 8004a70:	e7e6      	b.n	8004a40 <_printf_i+0x184>
 8004a72:	4615      	mov	r5, r2
 8004a74:	e7bb      	b.n	80049ee <_printf_i+0x132>
 8004a76:	682b      	ldr	r3, [r5, #0]
 8004a78:	6826      	ldr	r6, [r4, #0]
 8004a7a:	1d18      	adds	r0, r3, #4
 8004a7c:	6961      	ldr	r1, [r4, #20]
 8004a7e:	6028      	str	r0, [r5, #0]
 8004a80:	0635      	lsls	r5, r6, #24
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	d501      	bpl.n	8004a8a <_printf_i+0x1ce>
 8004a86:	6019      	str	r1, [r3, #0]
 8004a88:	e002      	b.n	8004a90 <_printf_i+0x1d4>
 8004a8a:	0670      	lsls	r0, r6, #25
 8004a8c:	d5fb      	bpl.n	8004a86 <_printf_i+0x1ca>
 8004a8e:	8019      	strh	r1, [r3, #0]
 8004a90:	2300      	movs	r3, #0
 8004a92:	4615      	mov	r5, r2
 8004a94:	6123      	str	r3, [r4, #16]
 8004a96:	e7ba      	b.n	8004a0e <_printf_i+0x152>
 8004a98:	682b      	ldr	r3, [r5, #0]
 8004a9a:	2100      	movs	r1, #0
 8004a9c:	1d1a      	adds	r2, r3, #4
 8004a9e:	602a      	str	r2, [r5, #0]
 8004aa0:	681d      	ldr	r5, [r3, #0]
 8004aa2:	6862      	ldr	r2, [r4, #4]
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	f000 fb13 	bl	80050d0 <memchr>
 8004aaa:	b108      	cbz	r0, 8004ab0 <_printf_i+0x1f4>
 8004aac:	1b40      	subs	r0, r0, r5
 8004aae:	6060      	str	r0, [r4, #4]
 8004ab0:	6863      	ldr	r3, [r4, #4]
 8004ab2:	6123      	str	r3, [r4, #16]
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004aba:	e7a8      	b.n	8004a0e <_printf_i+0x152>
 8004abc:	462a      	mov	r2, r5
 8004abe:	4649      	mov	r1, r9
 8004ac0:	4640      	mov	r0, r8
 8004ac2:	6923      	ldr	r3, [r4, #16]
 8004ac4:	47d0      	blx	sl
 8004ac6:	3001      	adds	r0, #1
 8004ac8:	d0ab      	beq.n	8004a22 <_printf_i+0x166>
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	079b      	lsls	r3, r3, #30
 8004ace:	d413      	bmi.n	8004af8 <_printf_i+0x23c>
 8004ad0:	68e0      	ldr	r0, [r4, #12]
 8004ad2:	9b03      	ldr	r3, [sp, #12]
 8004ad4:	4298      	cmp	r0, r3
 8004ad6:	bfb8      	it	lt
 8004ad8:	4618      	movlt	r0, r3
 8004ada:	e7a4      	b.n	8004a26 <_printf_i+0x16a>
 8004adc:	2301      	movs	r3, #1
 8004ade:	4632      	mov	r2, r6
 8004ae0:	4649      	mov	r1, r9
 8004ae2:	4640      	mov	r0, r8
 8004ae4:	47d0      	blx	sl
 8004ae6:	3001      	adds	r0, #1
 8004ae8:	d09b      	beq.n	8004a22 <_printf_i+0x166>
 8004aea:	3501      	adds	r5, #1
 8004aec:	68e3      	ldr	r3, [r4, #12]
 8004aee:	9903      	ldr	r1, [sp, #12]
 8004af0:	1a5b      	subs	r3, r3, r1
 8004af2:	42ab      	cmp	r3, r5
 8004af4:	dcf2      	bgt.n	8004adc <_printf_i+0x220>
 8004af6:	e7eb      	b.n	8004ad0 <_printf_i+0x214>
 8004af8:	2500      	movs	r5, #0
 8004afa:	f104 0619 	add.w	r6, r4, #25
 8004afe:	e7f5      	b.n	8004aec <_printf_i+0x230>
 8004b00:	08005d1f 	.word	0x08005d1f
 8004b04:	08005d30 	.word	0x08005d30

08004b08 <__swbuf_r>:
 8004b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b0a:	460e      	mov	r6, r1
 8004b0c:	4614      	mov	r4, r2
 8004b0e:	4605      	mov	r5, r0
 8004b10:	b118      	cbz	r0, 8004b1a <__swbuf_r+0x12>
 8004b12:	6983      	ldr	r3, [r0, #24]
 8004b14:	b90b      	cbnz	r3, 8004b1a <__swbuf_r+0x12>
 8004b16:	f000 f9d5 	bl	8004ec4 <__sinit>
 8004b1a:	4b21      	ldr	r3, [pc, #132]	; (8004ba0 <__swbuf_r+0x98>)
 8004b1c:	429c      	cmp	r4, r3
 8004b1e:	d12b      	bne.n	8004b78 <__swbuf_r+0x70>
 8004b20:	686c      	ldr	r4, [r5, #4]
 8004b22:	69a3      	ldr	r3, [r4, #24]
 8004b24:	60a3      	str	r3, [r4, #8]
 8004b26:	89a3      	ldrh	r3, [r4, #12]
 8004b28:	071a      	lsls	r2, r3, #28
 8004b2a:	d52f      	bpl.n	8004b8c <__swbuf_r+0x84>
 8004b2c:	6923      	ldr	r3, [r4, #16]
 8004b2e:	b36b      	cbz	r3, 8004b8c <__swbuf_r+0x84>
 8004b30:	6923      	ldr	r3, [r4, #16]
 8004b32:	6820      	ldr	r0, [r4, #0]
 8004b34:	b2f6      	uxtb	r6, r6
 8004b36:	1ac0      	subs	r0, r0, r3
 8004b38:	6963      	ldr	r3, [r4, #20]
 8004b3a:	4637      	mov	r7, r6
 8004b3c:	4283      	cmp	r3, r0
 8004b3e:	dc04      	bgt.n	8004b4a <__swbuf_r+0x42>
 8004b40:	4621      	mov	r1, r4
 8004b42:	4628      	mov	r0, r5
 8004b44:	f000 f92a 	bl	8004d9c <_fflush_r>
 8004b48:	bb30      	cbnz	r0, 8004b98 <__swbuf_r+0x90>
 8004b4a:	68a3      	ldr	r3, [r4, #8]
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	60a3      	str	r3, [r4, #8]
 8004b52:	6823      	ldr	r3, [r4, #0]
 8004b54:	1c5a      	adds	r2, r3, #1
 8004b56:	6022      	str	r2, [r4, #0]
 8004b58:	701e      	strb	r6, [r3, #0]
 8004b5a:	6963      	ldr	r3, [r4, #20]
 8004b5c:	4283      	cmp	r3, r0
 8004b5e:	d004      	beq.n	8004b6a <__swbuf_r+0x62>
 8004b60:	89a3      	ldrh	r3, [r4, #12]
 8004b62:	07db      	lsls	r3, r3, #31
 8004b64:	d506      	bpl.n	8004b74 <__swbuf_r+0x6c>
 8004b66:	2e0a      	cmp	r6, #10
 8004b68:	d104      	bne.n	8004b74 <__swbuf_r+0x6c>
 8004b6a:	4621      	mov	r1, r4
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	f000 f915 	bl	8004d9c <_fflush_r>
 8004b72:	b988      	cbnz	r0, 8004b98 <__swbuf_r+0x90>
 8004b74:	4638      	mov	r0, r7
 8004b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b78:	4b0a      	ldr	r3, [pc, #40]	; (8004ba4 <__swbuf_r+0x9c>)
 8004b7a:	429c      	cmp	r4, r3
 8004b7c:	d101      	bne.n	8004b82 <__swbuf_r+0x7a>
 8004b7e:	68ac      	ldr	r4, [r5, #8]
 8004b80:	e7cf      	b.n	8004b22 <__swbuf_r+0x1a>
 8004b82:	4b09      	ldr	r3, [pc, #36]	; (8004ba8 <__swbuf_r+0xa0>)
 8004b84:	429c      	cmp	r4, r3
 8004b86:	bf08      	it	eq
 8004b88:	68ec      	ldreq	r4, [r5, #12]
 8004b8a:	e7ca      	b.n	8004b22 <__swbuf_r+0x1a>
 8004b8c:	4621      	mov	r1, r4
 8004b8e:	4628      	mov	r0, r5
 8004b90:	f000 f80c 	bl	8004bac <__swsetup_r>
 8004b94:	2800      	cmp	r0, #0
 8004b96:	d0cb      	beq.n	8004b30 <__swbuf_r+0x28>
 8004b98:	f04f 37ff 	mov.w	r7, #4294967295
 8004b9c:	e7ea      	b.n	8004b74 <__swbuf_r+0x6c>
 8004b9e:	bf00      	nop
 8004ba0:	08005d64 	.word	0x08005d64
 8004ba4:	08005d84 	.word	0x08005d84
 8004ba8:	08005d44 	.word	0x08005d44

08004bac <__swsetup_r>:
 8004bac:	4b32      	ldr	r3, [pc, #200]	; (8004c78 <__swsetup_r+0xcc>)
 8004bae:	b570      	push	{r4, r5, r6, lr}
 8004bb0:	681d      	ldr	r5, [r3, #0]
 8004bb2:	4606      	mov	r6, r0
 8004bb4:	460c      	mov	r4, r1
 8004bb6:	b125      	cbz	r5, 8004bc2 <__swsetup_r+0x16>
 8004bb8:	69ab      	ldr	r3, [r5, #24]
 8004bba:	b913      	cbnz	r3, 8004bc2 <__swsetup_r+0x16>
 8004bbc:	4628      	mov	r0, r5
 8004bbe:	f000 f981 	bl	8004ec4 <__sinit>
 8004bc2:	4b2e      	ldr	r3, [pc, #184]	; (8004c7c <__swsetup_r+0xd0>)
 8004bc4:	429c      	cmp	r4, r3
 8004bc6:	d10f      	bne.n	8004be8 <__swsetup_r+0x3c>
 8004bc8:	686c      	ldr	r4, [r5, #4]
 8004bca:	89a3      	ldrh	r3, [r4, #12]
 8004bcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004bd0:	0719      	lsls	r1, r3, #28
 8004bd2:	d42c      	bmi.n	8004c2e <__swsetup_r+0x82>
 8004bd4:	06dd      	lsls	r5, r3, #27
 8004bd6:	d411      	bmi.n	8004bfc <__swsetup_r+0x50>
 8004bd8:	2309      	movs	r3, #9
 8004bda:	6033      	str	r3, [r6, #0]
 8004bdc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004be0:	f04f 30ff 	mov.w	r0, #4294967295
 8004be4:	81a3      	strh	r3, [r4, #12]
 8004be6:	e03e      	b.n	8004c66 <__swsetup_r+0xba>
 8004be8:	4b25      	ldr	r3, [pc, #148]	; (8004c80 <__swsetup_r+0xd4>)
 8004bea:	429c      	cmp	r4, r3
 8004bec:	d101      	bne.n	8004bf2 <__swsetup_r+0x46>
 8004bee:	68ac      	ldr	r4, [r5, #8]
 8004bf0:	e7eb      	b.n	8004bca <__swsetup_r+0x1e>
 8004bf2:	4b24      	ldr	r3, [pc, #144]	; (8004c84 <__swsetup_r+0xd8>)
 8004bf4:	429c      	cmp	r4, r3
 8004bf6:	bf08      	it	eq
 8004bf8:	68ec      	ldreq	r4, [r5, #12]
 8004bfa:	e7e6      	b.n	8004bca <__swsetup_r+0x1e>
 8004bfc:	0758      	lsls	r0, r3, #29
 8004bfe:	d512      	bpl.n	8004c26 <__swsetup_r+0x7a>
 8004c00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c02:	b141      	cbz	r1, 8004c16 <__swsetup_r+0x6a>
 8004c04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c08:	4299      	cmp	r1, r3
 8004c0a:	d002      	beq.n	8004c12 <__swsetup_r+0x66>
 8004c0c:	4630      	mov	r0, r6
 8004c0e:	f7ff faf9 	bl	8004204 <_free_r>
 8004c12:	2300      	movs	r3, #0
 8004c14:	6363      	str	r3, [r4, #52]	; 0x34
 8004c16:	89a3      	ldrh	r3, [r4, #12]
 8004c18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004c1c:	81a3      	strh	r3, [r4, #12]
 8004c1e:	2300      	movs	r3, #0
 8004c20:	6063      	str	r3, [r4, #4]
 8004c22:	6923      	ldr	r3, [r4, #16]
 8004c24:	6023      	str	r3, [r4, #0]
 8004c26:	89a3      	ldrh	r3, [r4, #12]
 8004c28:	f043 0308 	orr.w	r3, r3, #8
 8004c2c:	81a3      	strh	r3, [r4, #12]
 8004c2e:	6923      	ldr	r3, [r4, #16]
 8004c30:	b94b      	cbnz	r3, 8004c46 <__swsetup_r+0x9a>
 8004c32:	89a3      	ldrh	r3, [r4, #12]
 8004c34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004c38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c3c:	d003      	beq.n	8004c46 <__swsetup_r+0x9a>
 8004c3e:	4621      	mov	r1, r4
 8004c40:	4630      	mov	r0, r6
 8004c42:	f000 fa05 	bl	8005050 <__smakebuf_r>
 8004c46:	89a0      	ldrh	r0, [r4, #12]
 8004c48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c4c:	f010 0301 	ands.w	r3, r0, #1
 8004c50:	d00a      	beq.n	8004c68 <__swsetup_r+0xbc>
 8004c52:	2300      	movs	r3, #0
 8004c54:	60a3      	str	r3, [r4, #8]
 8004c56:	6963      	ldr	r3, [r4, #20]
 8004c58:	425b      	negs	r3, r3
 8004c5a:	61a3      	str	r3, [r4, #24]
 8004c5c:	6923      	ldr	r3, [r4, #16]
 8004c5e:	b943      	cbnz	r3, 8004c72 <__swsetup_r+0xc6>
 8004c60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004c64:	d1ba      	bne.n	8004bdc <__swsetup_r+0x30>
 8004c66:	bd70      	pop	{r4, r5, r6, pc}
 8004c68:	0781      	lsls	r1, r0, #30
 8004c6a:	bf58      	it	pl
 8004c6c:	6963      	ldrpl	r3, [r4, #20]
 8004c6e:	60a3      	str	r3, [r4, #8]
 8004c70:	e7f4      	b.n	8004c5c <__swsetup_r+0xb0>
 8004c72:	2000      	movs	r0, #0
 8004c74:	e7f7      	b.n	8004c66 <__swsetup_r+0xba>
 8004c76:	bf00      	nop
 8004c78:	20000014 	.word	0x20000014
 8004c7c:	08005d64 	.word	0x08005d64
 8004c80:	08005d84 	.word	0x08005d84
 8004c84:	08005d44 	.word	0x08005d44

08004c88 <abort>:
 8004c88:	2006      	movs	r0, #6
 8004c8a:	b508      	push	{r3, lr}
 8004c8c:	f000 fa56 	bl	800513c <raise>
 8004c90:	2001      	movs	r0, #1
 8004c92:	f7fd fc2e 	bl	80024f2 <_exit>
	...

08004c98 <__sflush_r>:
 8004c98:	898a      	ldrh	r2, [r1, #12]
 8004c9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c9c:	4605      	mov	r5, r0
 8004c9e:	0710      	lsls	r0, r2, #28
 8004ca0:	460c      	mov	r4, r1
 8004ca2:	d457      	bmi.n	8004d54 <__sflush_r+0xbc>
 8004ca4:	684b      	ldr	r3, [r1, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	dc04      	bgt.n	8004cb4 <__sflush_r+0x1c>
 8004caa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	dc01      	bgt.n	8004cb4 <__sflush_r+0x1c>
 8004cb0:	2000      	movs	r0, #0
 8004cb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cb6:	2e00      	cmp	r6, #0
 8004cb8:	d0fa      	beq.n	8004cb0 <__sflush_r+0x18>
 8004cba:	2300      	movs	r3, #0
 8004cbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004cc0:	682f      	ldr	r7, [r5, #0]
 8004cc2:	602b      	str	r3, [r5, #0]
 8004cc4:	d032      	beq.n	8004d2c <__sflush_r+0x94>
 8004cc6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004cc8:	89a3      	ldrh	r3, [r4, #12]
 8004cca:	075a      	lsls	r2, r3, #29
 8004ccc:	d505      	bpl.n	8004cda <__sflush_r+0x42>
 8004cce:	6863      	ldr	r3, [r4, #4]
 8004cd0:	1ac0      	subs	r0, r0, r3
 8004cd2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004cd4:	b10b      	cbz	r3, 8004cda <__sflush_r+0x42>
 8004cd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004cd8:	1ac0      	subs	r0, r0, r3
 8004cda:	2300      	movs	r3, #0
 8004cdc:	4602      	mov	r2, r0
 8004cde:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004ce0:	4628      	mov	r0, r5
 8004ce2:	6a21      	ldr	r1, [r4, #32]
 8004ce4:	47b0      	blx	r6
 8004ce6:	1c43      	adds	r3, r0, #1
 8004ce8:	89a3      	ldrh	r3, [r4, #12]
 8004cea:	d106      	bne.n	8004cfa <__sflush_r+0x62>
 8004cec:	6829      	ldr	r1, [r5, #0]
 8004cee:	291d      	cmp	r1, #29
 8004cf0:	d82c      	bhi.n	8004d4c <__sflush_r+0xb4>
 8004cf2:	4a29      	ldr	r2, [pc, #164]	; (8004d98 <__sflush_r+0x100>)
 8004cf4:	40ca      	lsrs	r2, r1
 8004cf6:	07d6      	lsls	r6, r2, #31
 8004cf8:	d528      	bpl.n	8004d4c <__sflush_r+0xb4>
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	6062      	str	r2, [r4, #4]
 8004cfe:	6922      	ldr	r2, [r4, #16]
 8004d00:	04d9      	lsls	r1, r3, #19
 8004d02:	6022      	str	r2, [r4, #0]
 8004d04:	d504      	bpl.n	8004d10 <__sflush_r+0x78>
 8004d06:	1c42      	adds	r2, r0, #1
 8004d08:	d101      	bne.n	8004d0e <__sflush_r+0x76>
 8004d0a:	682b      	ldr	r3, [r5, #0]
 8004d0c:	b903      	cbnz	r3, 8004d10 <__sflush_r+0x78>
 8004d0e:	6560      	str	r0, [r4, #84]	; 0x54
 8004d10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d12:	602f      	str	r7, [r5, #0]
 8004d14:	2900      	cmp	r1, #0
 8004d16:	d0cb      	beq.n	8004cb0 <__sflush_r+0x18>
 8004d18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d1c:	4299      	cmp	r1, r3
 8004d1e:	d002      	beq.n	8004d26 <__sflush_r+0x8e>
 8004d20:	4628      	mov	r0, r5
 8004d22:	f7ff fa6f 	bl	8004204 <_free_r>
 8004d26:	2000      	movs	r0, #0
 8004d28:	6360      	str	r0, [r4, #52]	; 0x34
 8004d2a:	e7c2      	b.n	8004cb2 <__sflush_r+0x1a>
 8004d2c:	6a21      	ldr	r1, [r4, #32]
 8004d2e:	2301      	movs	r3, #1
 8004d30:	4628      	mov	r0, r5
 8004d32:	47b0      	blx	r6
 8004d34:	1c41      	adds	r1, r0, #1
 8004d36:	d1c7      	bne.n	8004cc8 <__sflush_r+0x30>
 8004d38:	682b      	ldr	r3, [r5, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d0c4      	beq.n	8004cc8 <__sflush_r+0x30>
 8004d3e:	2b1d      	cmp	r3, #29
 8004d40:	d001      	beq.n	8004d46 <__sflush_r+0xae>
 8004d42:	2b16      	cmp	r3, #22
 8004d44:	d101      	bne.n	8004d4a <__sflush_r+0xb2>
 8004d46:	602f      	str	r7, [r5, #0]
 8004d48:	e7b2      	b.n	8004cb0 <__sflush_r+0x18>
 8004d4a:	89a3      	ldrh	r3, [r4, #12]
 8004d4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d50:	81a3      	strh	r3, [r4, #12]
 8004d52:	e7ae      	b.n	8004cb2 <__sflush_r+0x1a>
 8004d54:	690f      	ldr	r7, [r1, #16]
 8004d56:	2f00      	cmp	r7, #0
 8004d58:	d0aa      	beq.n	8004cb0 <__sflush_r+0x18>
 8004d5a:	0793      	lsls	r3, r2, #30
 8004d5c:	bf18      	it	ne
 8004d5e:	2300      	movne	r3, #0
 8004d60:	680e      	ldr	r6, [r1, #0]
 8004d62:	bf08      	it	eq
 8004d64:	694b      	ldreq	r3, [r1, #20]
 8004d66:	1bf6      	subs	r6, r6, r7
 8004d68:	600f      	str	r7, [r1, #0]
 8004d6a:	608b      	str	r3, [r1, #8]
 8004d6c:	2e00      	cmp	r6, #0
 8004d6e:	dd9f      	ble.n	8004cb0 <__sflush_r+0x18>
 8004d70:	4633      	mov	r3, r6
 8004d72:	463a      	mov	r2, r7
 8004d74:	4628      	mov	r0, r5
 8004d76:	6a21      	ldr	r1, [r4, #32]
 8004d78:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004d7c:	47e0      	blx	ip
 8004d7e:	2800      	cmp	r0, #0
 8004d80:	dc06      	bgt.n	8004d90 <__sflush_r+0xf8>
 8004d82:	89a3      	ldrh	r3, [r4, #12]
 8004d84:	f04f 30ff 	mov.w	r0, #4294967295
 8004d88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d8c:	81a3      	strh	r3, [r4, #12]
 8004d8e:	e790      	b.n	8004cb2 <__sflush_r+0x1a>
 8004d90:	4407      	add	r7, r0
 8004d92:	1a36      	subs	r6, r6, r0
 8004d94:	e7ea      	b.n	8004d6c <__sflush_r+0xd4>
 8004d96:	bf00      	nop
 8004d98:	20400001 	.word	0x20400001

08004d9c <_fflush_r>:
 8004d9c:	b538      	push	{r3, r4, r5, lr}
 8004d9e:	690b      	ldr	r3, [r1, #16]
 8004da0:	4605      	mov	r5, r0
 8004da2:	460c      	mov	r4, r1
 8004da4:	b913      	cbnz	r3, 8004dac <_fflush_r+0x10>
 8004da6:	2500      	movs	r5, #0
 8004da8:	4628      	mov	r0, r5
 8004daa:	bd38      	pop	{r3, r4, r5, pc}
 8004dac:	b118      	cbz	r0, 8004db6 <_fflush_r+0x1a>
 8004dae:	6983      	ldr	r3, [r0, #24]
 8004db0:	b90b      	cbnz	r3, 8004db6 <_fflush_r+0x1a>
 8004db2:	f000 f887 	bl	8004ec4 <__sinit>
 8004db6:	4b14      	ldr	r3, [pc, #80]	; (8004e08 <_fflush_r+0x6c>)
 8004db8:	429c      	cmp	r4, r3
 8004dba:	d11b      	bne.n	8004df4 <_fflush_r+0x58>
 8004dbc:	686c      	ldr	r4, [r5, #4]
 8004dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d0ef      	beq.n	8004da6 <_fflush_r+0xa>
 8004dc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004dc8:	07d0      	lsls	r0, r2, #31
 8004dca:	d404      	bmi.n	8004dd6 <_fflush_r+0x3a>
 8004dcc:	0599      	lsls	r1, r3, #22
 8004dce:	d402      	bmi.n	8004dd6 <_fflush_r+0x3a>
 8004dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dd2:	f000 f915 	bl	8005000 <__retarget_lock_acquire_recursive>
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	4621      	mov	r1, r4
 8004dda:	f7ff ff5d 	bl	8004c98 <__sflush_r>
 8004dde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004de0:	4605      	mov	r5, r0
 8004de2:	07da      	lsls	r2, r3, #31
 8004de4:	d4e0      	bmi.n	8004da8 <_fflush_r+0xc>
 8004de6:	89a3      	ldrh	r3, [r4, #12]
 8004de8:	059b      	lsls	r3, r3, #22
 8004dea:	d4dd      	bmi.n	8004da8 <_fflush_r+0xc>
 8004dec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dee:	f000 f908 	bl	8005002 <__retarget_lock_release_recursive>
 8004df2:	e7d9      	b.n	8004da8 <_fflush_r+0xc>
 8004df4:	4b05      	ldr	r3, [pc, #20]	; (8004e0c <_fflush_r+0x70>)
 8004df6:	429c      	cmp	r4, r3
 8004df8:	d101      	bne.n	8004dfe <_fflush_r+0x62>
 8004dfa:	68ac      	ldr	r4, [r5, #8]
 8004dfc:	e7df      	b.n	8004dbe <_fflush_r+0x22>
 8004dfe:	4b04      	ldr	r3, [pc, #16]	; (8004e10 <_fflush_r+0x74>)
 8004e00:	429c      	cmp	r4, r3
 8004e02:	bf08      	it	eq
 8004e04:	68ec      	ldreq	r4, [r5, #12]
 8004e06:	e7da      	b.n	8004dbe <_fflush_r+0x22>
 8004e08:	08005d64 	.word	0x08005d64
 8004e0c:	08005d84 	.word	0x08005d84
 8004e10:	08005d44 	.word	0x08005d44

08004e14 <std>:
 8004e14:	2300      	movs	r3, #0
 8004e16:	b510      	push	{r4, lr}
 8004e18:	4604      	mov	r4, r0
 8004e1a:	e9c0 3300 	strd	r3, r3, [r0]
 8004e1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e22:	6083      	str	r3, [r0, #8]
 8004e24:	8181      	strh	r1, [r0, #12]
 8004e26:	6643      	str	r3, [r0, #100]	; 0x64
 8004e28:	81c2      	strh	r2, [r0, #14]
 8004e2a:	6183      	str	r3, [r0, #24]
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	2208      	movs	r2, #8
 8004e30:	305c      	adds	r0, #92	; 0x5c
 8004e32:	f7ff f9df 	bl	80041f4 <memset>
 8004e36:	4b05      	ldr	r3, [pc, #20]	; (8004e4c <std+0x38>)
 8004e38:	6224      	str	r4, [r4, #32]
 8004e3a:	6263      	str	r3, [r4, #36]	; 0x24
 8004e3c:	4b04      	ldr	r3, [pc, #16]	; (8004e50 <std+0x3c>)
 8004e3e:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e40:	4b04      	ldr	r3, [pc, #16]	; (8004e54 <std+0x40>)
 8004e42:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e44:	4b04      	ldr	r3, [pc, #16]	; (8004e58 <std+0x44>)
 8004e46:	6323      	str	r3, [r4, #48]	; 0x30
 8004e48:	bd10      	pop	{r4, pc}
 8004e4a:	bf00      	nop
 8004e4c:	08005175 	.word	0x08005175
 8004e50:	08005197 	.word	0x08005197
 8004e54:	080051cf 	.word	0x080051cf
 8004e58:	080051f3 	.word	0x080051f3

08004e5c <_cleanup_r>:
 8004e5c:	4901      	ldr	r1, [pc, #4]	; (8004e64 <_cleanup_r+0x8>)
 8004e5e:	f000 b8af 	b.w	8004fc0 <_fwalk_reent>
 8004e62:	bf00      	nop
 8004e64:	08004d9d 	.word	0x08004d9d

08004e68 <__sfmoreglue>:
 8004e68:	2268      	movs	r2, #104	; 0x68
 8004e6a:	b570      	push	{r4, r5, r6, lr}
 8004e6c:	1e4d      	subs	r5, r1, #1
 8004e6e:	4355      	muls	r5, r2
 8004e70:	460e      	mov	r6, r1
 8004e72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004e76:	f7ff fa2d 	bl	80042d4 <_malloc_r>
 8004e7a:	4604      	mov	r4, r0
 8004e7c:	b140      	cbz	r0, 8004e90 <__sfmoreglue+0x28>
 8004e7e:	2100      	movs	r1, #0
 8004e80:	e9c0 1600 	strd	r1, r6, [r0]
 8004e84:	300c      	adds	r0, #12
 8004e86:	60a0      	str	r0, [r4, #8]
 8004e88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004e8c:	f7ff f9b2 	bl	80041f4 <memset>
 8004e90:	4620      	mov	r0, r4
 8004e92:	bd70      	pop	{r4, r5, r6, pc}

08004e94 <__sfp_lock_acquire>:
 8004e94:	4801      	ldr	r0, [pc, #4]	; (8004e9c <__sfp_lock_acquire+0x8>)
 8004e96:	f000 b8b3 	b.w	8005000 <__retarget_lock_acquire_recursive>
 8004e9a:	bf00      	nop
 8004e9c:	20000191 	.word	0x20000191

08004ea0 <__sfp_lock_release>:
 8004ea0:	4801      	ldr	r0, [pc, #4]	; (8004ea8 <__sfp_lock_release+0x8>)
 8004ea2:	f000 b8ae 	b.w	8005002 <__retarget_lock_release_recursive>
 8004ea6:	bf00      	nop
 8004ea8:	20000191 	.word	0x20000191

08004eac <__sinit_lock_acquire>:
 8004eac:	4801      	ldr	r0, [pc, #4]	; (8004eb4 <__sinit_lock_acquire+0x8>)
 8004eae:	f000 b8a7 	b.w	8005000 <__retarget_lock_acquire_recursive>
 8004eb2:	bf00      	nop
 8004eb4:	20000192 	.word	0x20000192

08004eb8 <__sinit_lock_release>:
 8004eb8:	4801      	ldr	r0, [pc, #4]	; (8004ec0 <__sinit_lock_release+0x8>)
 8004eba:	f000 b8a2 	b.w	8005002 <__retarget_lock_release_recursive>
 8004ebe:	bf00      	nop
 8004ec0:	20000192 	.word	0x20000192

08004ec4 <__sinit>:
 8004ec4:	b510      	push	{r4, lr}
 8004ec6:	4604      	mov	r4, r0
 8004ec8:	f7ff fff0 	bl	8004eac <__sinit_lock_acquire>
 8004ecc:	69a3      	ldr	r3, [r4, #24]
 8004ece:	b11b      	cbz	r3, 8004ed8 <__sinit+0x14>
 8004ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ed4:	f7ff bff0 	b.w	8004eb8 <__sinit_lock_release>
 8004ed8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004edc:	6523      	str	r3, [r4, #80]	; 0x50
 8004ede:	4b13      	ldr	r3, [pc, #76]	; (8004f2c <__sinit+0x68>)
 8004ee0:	4a13      	ldr	r2, [pc, #76]	; (8004f30 <__sinit+0x6c>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	62a2      	str	r2, [r4, #40]	; 0x28
 8004ee6:	42a3      	cmp	r3, r4
 8004ee8:	bf08      	it	eq
 8004eea:	2301      	moveq	r3, #1
 8004eec:	4620      	mov	r0, r4
 8004eee:	bf08      	it	eq
 8004ef0:	61a3      	streq	r3, [r4, #24]
 8004ef2:	f000 f81f 	bl	8004f34 <__sfp>
 8004ef6:	6060      	str	r0, [r4, #4]
 8004ef8:	4620      	mov	r0, r4
 8004efa:	f000 f81b 	bl	8004f34 <__sfp>
 8004efe:	60a0      	str	r0, [r4, #8]
 8004f00:	4620      	mov	r0, r4
 8004f02:	f000 f817 	bl	8004f34 <__sfp>
 8004f06:	2200      	movs	r2, #0
 8004f08:	2104      	movs	r1, #4
 8004f0a:	60e0      	str	r0, [r4, #12]
 8004f0c:	6860      	ldr	r0, [r4, #4]
 8004f0e:	f7ff ff81 	bl	8004e14 <std>
 8004f12:	2201      	movs	r2, #1
 8004f14:	2109      	movs	r1, #9
 8004f16:	68a0      	ldr	r0, [r4, #8]
 8004f18:	f7ff ff7c 	bl	8004e14 <std>
 8004f1c:	2202      	movs	r2, #2
 8004f1e:	2112      	movs	r1, #18
 8004f20:	68e0      	ldr	r0, [r4, #12]
 8004f22:	f7ff ff77 	bl	8004e14 <std>
 8004f26:	2301      	movs	r3, #1
 8004f28:	61a3      	str	r3, [r4, #24]
 8004f2a:	e7d1      	b.n	8004ed0 <__sinit+0xc>
 8004f2c:	08005c5c 	.word	0x08005c5c
 8004f30:	08004e5d 	.word	0x08004e5d

08004f34 <__sfp>:
 8004f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f36:	4607      	mov	r7, r0
 8004f38:	f7ff ffac 	bl	8004e94 <__sfp_lock_acquire>
 8004f3c:	4b1e      	ldr	r3, [pc, #120]	; (8004fb8 <__sfp+0x84>)
 8004f3e:	681e      	ldr	r6, [r3, #0]
 8004f40:	69b3      	ldr	r3, [r6, #24]
 8004f42:	b913      	cbnz	r3, 8004f4a <__sfp+0x16>
 8004f44:	4630      	mov	r0, r6
 8004f46:	f7ff ffbd 	bl	8004ec4 <__sinit>
 8004f4a:	3648      	adds	r6, #72	; 0x48
 8004f4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004f50:	3b01      	subs	r3, #1
 8004f52:	d503      	bpl.n	8004f5c <__sfp+0x28>
 8004f54:	6833      	ldr	r3, [r6, #0]
 8004f56:	b30b      	cbz	r3, 8004f9c <__sfp+0x68>
 8004f58:	6836      	ldr	r6, [r6, #0]
 8004f5a:	e7f7      	b.n	8004f4c <__sfp+0x18>
 8004f5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004f60:	b9d5      	cbnz	r5, 8004f98 <__sfp+0x64>
 8004f62:	4b16      	ldr	r3, [pc, #88]	; (8004fbc <__sfp+0x88>)
 8004f64:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004f68:	60e3      	str	r3, [r4, #12]
 8004f6a:	6665      	str	r5, [r4, #100]	; 0x64
 8004f6c:	f000 f847 	bl	8004ffe <__retarget_lock_init_recursive>
 8004f70:	f7ff ff96 	bl	8004ea0 <__sfp_lock_release>
 8004f74:	2208      	movs	r2, #8
 8004f76:	4629      	mov	r1, r5
 8004f78:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004f7c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004f80:	6025      	str	r5, [r4, #0]
 8004f82:	61a5      	str	r5, [r4, #24]
 8004f84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004f88:	f7ff f934 	bl	80041f4 <memset>
 8004f8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004f90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004f94:	4620      	mov	r0, r4
 8004f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f98:	3468      	adds	r4, #104	; 0x68
 8004f9a:	e7d9      	b.n	8004f50 <__sfp+0x1c>
 8004f9c:	2104      	movs	r1, #4
 8004f9e:	4638      	mov	r0, r7
 8004fa0:	f7ff ff62 	bl	8004e68 <__sfmoreglue>
 8004fa4:	4604      	mov	r4, r0
 8004fa6:	6030      	str	r0, [r6, #0]
 8004fa8:	2800      	cmp	r0, #0
 8004faa:	d1d5      	bne.n	8004f58 <__sfp+0x24>
 8004fac:	f7ff ff78 	bl	8004ea0 <__sfp_lock_release>
 8004fb0:	230c      	movs	r3, #12
 8004fb2:	603b      	str	r3, [r7, #0]
 8004fb4:	e7ee      	b.n	8004f94 <__sfp+0x60>
 8004fb6:	bf00      	nop
 8004fb8:	08005c5c 	.word	0x08005c5c
 8004fbc:	ffff0001 	.word	0xffff0001

08004fc0 <_fwalk_reent>:
 8004fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fc4:	4606      	mov	r6, r0
 8004fc6:	4688      	mov	r8, r1
 8004fc8:	2700      	movs	r7, #0
 8004fca:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004fce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fd2:	f1b9 0901 	subs.w	r9, r9, #1
 8004fd6:	d505      	bpl.n	8004fe4 <_fwalk_reent+0x24>
 8004fd8:	6824      	ldr	r4, [r4, #0]
 8004fda:	2c00      	cmp	r4, #0
 8004fdc:	d1f7      	bne.n	8004fce <_fwalk_reent+0xe>
 8004fde:	4638      	mov	r0, r7
 8004fe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fe4:	89ab      	ldrh	r3, [r5, #12]
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d907      	bls.n	8004ffa <_fwalk_reent+0x3a>
 8004fea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004fee:	3301      	adds	r3, #1
 8004ff0:	d003      	beq.n	8004ffa <_fwalk_reent+0x3a>
 8004ff2:	4629      	mov	r1, r5
 8004ff4:	4630      	mov	r0, r6
 8004ff6:	47c0      	blx	r8
 8004ff8:	4307      	orrs	r7, r0
 8004ffa:	3568      	adds	r5, #104	; 0x68
 8004ffc:	e7e9      	b.n	8004fd2 <_fwalk_reent+0x12>

08004ffe <__retarget_lock_init_recursive>:
 8004ffe:	4770      	bx	lr

08005000 <__retarget_lock_acquire_recursive>:
 8005000:	4770      	bx	lr

08005002 <__retarget_lock_release_recursive>:
 8005002:	4770      	bx	lr

08005004 <__swhatbuf_r>:
 8005004:	b570      	push	{r4, r5, r6, lr}
 8005006:	460e      	mov	r6, r1
 8005008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800500c:	4614      	mov	r4, r2
 800500e:	2900      	cmp	r1, #0
 8005010:	461d      	mov	r5, r3
 8005012:	b096      	sub	sp, #88	; 0x58
 8005014:	da08      	bge.n	8005028 <__swhatbuf_r+0x24>
 8005016:	2200      	movs	r2, #0
 8005018:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800501c:	602a      	str	r2, [r5, #0]
 800501e:	061a      	lsls	r2, r3, #24
 8005020:	d410      	bmi.n	8005044 <__swhatbuf_r+0x40>
 8005022:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005026:	e00e      	b.n	8005046 <__swhatbuf_r+0x42>
 8005028:	466a      	mov	r2, sp
 800502a:	f000 f909 	bl	8005240 <_fstat_r>
 800502e:	2800      	cmp	r0, #0
 8005030:	dbf1      	blt.n	8005016 <__swhatbuf_r+0x12>
 8005032:	9a01      	ldr	r2, [sp, #4]
 8005034:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005038:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800503c:	425a      	negs	r2, r3
 800503e:	415a      	adcs	r2, r3
 8005040:	602a      	str	r2, [r5, #0]
 8005042:	e7ee      	b.n	8005022 <__swhatbuf_r+0x1e>
 8005044:	2340      	movs	r3, #64	; 0x40
 8005046:	2000      	movs	r0, #0
 8005048:	6023      	str	r3, [r4, #0]
 800504a:	b016      	add	sp, #88	; 0x58
 800504c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005050 <__smakebuf_r>:
 8005050:	898b      	ldrh	r3, [r1, #12]
 8005052:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005054:	079d      	lsls	r5, r3, #30
 8005056:	4606      	mov	r6, r0
 8005058:	460c      	mov	r4, r1
 800505a:	d507      	bpl.n	800506c <__smakebuf_r+0x1c>
 800505c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005060:	6023      	str	r3, [r4, #0]
 8005062:	6123      	str	r3, [r4, #16]
 8005064:	2301      	movs	r3, #1
 8005066:	6163      	str	r3, [r4, #20]
 8005068:	b002      	add	sp, #8
 800506a:	bd70      	pop	{r4, r5, r6, pc}
 800506c:	466a      	mov	r2, sp
 800506e:	ab01      	add	r3, sp, #4
 8005070:	f7ff ffc8 	bl	8005004 <__swhatbuf_r>
 8005074:	9900      	ldr	r1, [sp, #0]
 8005076:	4605      	mov	r5, r0
 8005078:	4630      	mov	r0, r6
 800507a:	f7ff f92b 	bl	80042d4 <_malloc_r>
 800507e:	b948      	cbnz	r0, 8005094 <__smakebuf_r+0x44>
 8005080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005084:	059a      	lsls	r2, r3, #22
 8005086:	d4ef      	bmi.n	8005068 <__smakebuf_r+0x18>
 8005088:	f023 0303 	bic.w	r3, r3, #3
 800508c:	f043 0302 	orr.w	r3, r3, #2
 8005090:	81a3      	strh	r3, [r4, #12]
 8005092:	e7e3      	b.n	800505c <__smakebuf_r+0xc>
 8005094:	4b0d      	ldr	r3, [pc, #52]	; (80050cc <__smakebuf_r+0x7c>)
 8005096:	62b3      	str	r3, [r6, #40]	; 0x28
 8005098:	89a3      	ldrh	r3, [r4, #12]
 800509a:	6020      	str	r0, [r4, #0]
 800509c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050a0:	81a3      	strh	r3, [r4, #12]
 80050a2:	9b00      	ldr	r3, [sp, #0]
 80050a4:	6120      	str	r0, [r4, #16]
 80050a6:	6163      	str	r3, [r4, #20]
 80050a8:	9b01      	ldr	r3, [sp, #4]
 80050aa:	b15b      	cbz	r3, 80050c4 <__smakebuf_r+0x74>
 80050ac:	4630      	mov	r0, r6
 80050ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050b2:	f000 f8d7 	bl	8005264 <_isatty_r>
 80050b6:	b128      	cbz	r0, 80050c4 <__smakebuf_r+0x74>
 80050b8:	89a3      	ldrh	r3, [r4, #12]
 80050ba:	f023 0303 	bic.w	r3, r3, #3
 80050be:	f043 0301 	orr.w	r3, r3, #1
 80050c2:	81a3      	strh	r3, [r4, #12]
 80050c4:	89a0      	ldrh	r0, [r4, #12]
 80050c6:	4305      	orrs	r5, r0
 80050c8:	81a5      	strh	r5, [r4, #12]
 80050ca:	e7cd      	b.n	8005068 <__smakebuf_r+0x18>
 80050cc:	08004e5d 	.word	0x08004e5d

080050d0 <memchr>:
 80050d0:	4603      	mov	r3, r0
 80050d2:	b510      	push	{r4, lr}
 80050d4:	b2c9      	uxtb	r1, r1
 80050d6:	4402      	add	r2, r0
 80050d8:	4293      	cmp	r3, r2
 80050da:	4618      	mov	r0, r3
 80050dc:	d101      	bne.n	80050e2 <memchr+0x12>
 80050de:	2000      	movs	r0, #0
 80050e0:	e003      	b.n	80050ea <memchr+0x1a>
 80050e2:	7804      	ldrb	r4, [r0, #0]
 80050e4:	3301      	adds	r3, #1
 80050e6:	428c      	cmp	r4, r1
 80050e8:	d1f6      	bne.n	80050d8 <memchr+0x8>
 80050ea:	bd10      	pop	{r4, pc}

080050ec <_raise_r>:
 80050ec:	291f      	cmp	r1, #31
 80050ee:	b538      	push	{r3, r4, r5, lr}
 80050f0:	4604      	mov	r4, r0
 80050f2:	460d      	mov	r5, r1
 80050f4:	d904      	bls.n	8005100 <_raise_r+0x14>
 80050f6:	2316      	movs	r3, #22
 80050f8:	6003      	str	r3, [r0, #0]
 80050fa:	f04f 30ff 	mov.w	r0, #4294967295
 80050fe:	bd38      	pop	{r3, r4, r5, pc}
 8005100:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005102:	b112      	cbz	r2, 800510a <_raise_r+0x1e>
 8005104:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005108:	b94b      	cbnz	r3, 800511e <_raise_r+0x32>
 800510a:	4620      	mov	r0, r4
 800510c:	f000 f830 	bl	8005170 <_getpid_r>
 8005110:	462a      	mov	r2, r5
 8005112:	4601      	mov	r1, r0
 8005114:	4620      	mov	r0, r4
 8005116:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800511a:	f000 b817 	b.w	800514c <_kill_r>
 800511e:	2b01      	cmp	r3, #1
 8005120:	d00a      	beq.n	8005138 <_raise_r+0x4c>
 8005122:	1c59      	adds	r1, r3, #1
 8005124:	d103      	bne.n	800512e <_raise_r+0x42>
 8005126:	2316      	movs	r3, #22
 8005128:	6003      	str	r3, [r0, #0]
 800512a:	2001      	movs	r0, #1
 800512c:	e7e7      	b.n	80050fe <_raise_r+0x12>
 800512e:	2400      	movs	r4, #0
 8005130:	4628      	mov	r0, r5
 8005132:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005136:	4798      	blx	r3
 8005138:	2000      	movs	r0, #0
 800513a:	e7e0      	b.n	80050fe <_raise_r+0x12>

0800513c <raise>:
 800513c:	4b02      	ldr	r3, [pc, #8]	; (8005148 <raise+0xc>)
 800513e:	4601      	mov	r1, r0
 8005140:	6818      	ldr	r0, [r3, #0]
 8005142:	f7ff bfd3 	b.w	80050ec <_raise_r>
 8005146:	bf00      	nop
 8005148:	20000014 	.word	0x20000014

0800514c <_kill_r>:
 800514c:	b538      	push	{r3, r4, r5, lr}
 800514e:	2300      	movs	r3, #0
 8005150:	4d06      	ldr	r5, [pc, #24]	; (800516c <_kill_r+0x20>)
 8005152:	4604      	mov	r4, r0
 8005154:	4608      	mov	r0, r1
 8005156:	4611      	mov	r1, r2
 8005158:	602b      	str	r3, [r5, #0]
 800515a:	f7fd f9ba 	bl	80024d2 <_kill>
 800515e:	1c43      	adds	r3, r0, #1
 8005160:	d102      	bne.n	8005168 <_kill_r+0x1c>
 8005162:	682b      	ldr	r3, [r5, #0]
 8005164:	b103      	cbz	r3, 8005168 <_kill_r+0x1c>
 8005166:	6023      	str	r3, [r4, #0]
 8005168:	bd38      	pop	{r3, r4, r5, pc}
 800516a:	bf00      	nop
 800516c:	2000018c 	.word	0x2000018c

08005170 <_getpid_r>:
 8005170:	f7fd b9a8 	b.w	80024c4 <_getpid>

08005174 <__sread>:
 8005174:	b510      	push	{r4, lr}
 8005176:	460c      	mov	r4, r1
 8005178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800517c:	f000 f894 	bl	80052a8 <_read_r>
 8005180:	2800      	cmp	r0, #0
 8005182:	bfab      	itete	ge
 8005184:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005186:	89a3      	ldrhlt	r3, [r4, #12]
 8005188:	181b      	addge	r3, r3, r0
 800518a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800518e:	bfac      	ite	ge
 8005190:	6563      	strge	r3, [r4, #84]	; 0x54
 8005192:	81a3      	strhlt	r3, [r4, #12]
 8005194:	bd10      	pop	{r4, pc}

08005196 <__swrite>:
 8005196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800519a:	461f      	mov	r7, r3
 800519c:	898b      	ldrh	r3, [r1, #12]
 800519e:	4605      	mov	r5, r0
 80051a0:	05db      	lsls	r3, r3, #23
 80051a2:	460c      	mov	r4, r1
 80051a4:	4616      	mov	r6, r2
 80051a6:	d505      	bpl.n	80051b4 <__swrite+0x1e>
 80051a8:	2302      	movs	r3, #2
 80051aa:	2200      	movs	r2, #0
 80051ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051b0:	f000 f868 	bl	8005284 <_lseek_r>
 80051b4:	89a3      	ldrh	r3, [r4, #12]
 80051b6:	4632      	mov	r2, r6
 80051b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051bc:	81a3      	strh	r3, [r4, #12]
 80051be:	4628      	mov	r0, r5
 80051c0:	463b      	mov	r3, r7
 80051c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051ca:	f000 b817 	b.w	80051fc <_write_r>

080051ce <__sseek>:
 80051ce:	b510      	push	{r4, lr}
 80051d0:	460c      	mov	r4, r1
 80051d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051d6:	f000 f855 	bl	8005284 <_lseek_r>
 80051da:	1c43      	adds	r3, r0, #1
 80051dc:	89a3      	ldrh	r3, [r4, #12]
 80051de:	bf15      	itete	ne
 80051e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80051e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80051e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80051ea:	81a3      	strheq	r3, [r4, #12]
 80051ec:	bf18      	it	ne
 80051ee:	81a3      	strhne	r3, [r4, #12]
 80051f0:	bd10      	pop	{r4, pc}

080051f2 <__sclose>:
 80051f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051f6:	f000 b813 	b.w	8005220 <_close_r>
	...

080051fc <_write_r>:
 80051fc:	b538      	push	{r3, r4, r5, lr}
 80051fe:	4604      	mov	r4, r0
 8005200:	4608      	mov	r0, r1
 8005202:	4611      	mov	r1, r2
 8005204:	2200      	movs	r2, #0
 8005206:	4d05      	ldr	r5, [pc, #20]	; (800521c <_write_r+0x20>)
 8005208:	602a      	str	r2, [r5, #0]
 800520a:	461a      	mov	r2, r3
 800520c:	f7fd f998 	bl	8002540 <_write>
 8005210:	1c43      	adds	r3, r0, #1
 8005212:	d102      	bne.n	800521a <_write_r+0x1e>
 8005214:	682b      	ldr	r3, [r5, #0]
 8005216:	b103      	cbz	r3, 800521a <_write_r+0x1e>
 8005218:	6023      	str	r3, [r4, #0]
 800521a:	bd38      	pop	{r3, r4, r5, pc}
 800521c:	2000018c 	.word	0x2000018c

08005220 <_close_r>:
 8005220:	b538      	push	{r3, r4, r5, lr}
 8005222:	2300      	movs	r3, #0
 8005224:	4d05      	ldr	r5, [pc, #20]	; (800523c <_close_r+0x1c>)
 8005226:	4604      	mov	r4, r0
 8005228:	4608      	mov	r0, r1
 800522a:	602b      	str	r3, [r5, #0]
 800522c:	f7fd f9a4 	bl	8002578 <_close>
 8005230:	1c43      	adds	r3, r0, #1
 8005232:	d102      	bne.n	800523a <_close_r+0x1a>
 8005234:	682b      	ldr	r3, [r5, #0]
 8005236:	b103      	cbz	r3, 800523a <_close_r+0x1a>
 8005238:	6023      	str	r3, [r4, #0]
 800523a:	bd38      	pop	{r3, r4, r5, pc}
 800523c:	2000018c 	.word	0x2000018c

08005240 <_fstat_r>:
 8005240:	b538      	push	{r3, r4, r5, lr}
 8005242:	2300      	movs	r3, #0
 8005244:	4d06      	ldr	r5, [pc, #24]	; (8005260 <_fstat_r+0x20>)
 8005246:	4604      	mov	r4, r0
 8005248:	4608      	mov	r0, r1
 800524a:	4611      	mov	r1, r2
 800524c:	602b      	str	r3, [r5, #0]
 800524e:	f7fd f99e 	bl	800258e <_fstat>
 8005252:	1c43      	adds	r3, r0, #1
 8005254:	d102      	bne.n	800525c <_fstat_r+0x1c>
 8005256:	682b      	ldr	r3, [r5, #0]
 8005258:	b103      	cbz	r3, 800525c <_fstat_r+0x1c>
 800525a:	6023      	str	r3, [r4, #0]
 800525c:	bd38      	pop	{r3, r4, r5, pc}
 800525e:	bf00      	nop
 8005260:	2000018c 	.word	0x2000018c

08005264 <_isatty_r>:
 8005264:	b538      	push	{r3, r4, r5, lr}
 8005266:	2300      	movs	r3, #0
 8005268:	4d05      	ldr	r5, [pc, #20]	; (8005280 <_isatty_r+0x1c>)
 800526a:	4604      	mov	r4, r0
 800526c:	4608      	mov	r0, r1
 800526e:	602b      	str	r3, [r5, #0]
 8005270:	f7fd f99c 	bl	80025ac <_isatty>
 8005274:	1c43      	adds	r3, r0, #1
 8005276:	d102      	bne.n	800527e <_isatty_r+0x1a>
 8005278:	682b      	ldr	r3, [r5, #0]
 800527a:	b103      	cbz	r3, 800527e <_isatty_r+0x1a>
 800527c:	6023      	str	r3, [r4, #0]
 800527e:	bd38      	pop	{r3, r4, r5, pc}
 8005280:	2000018c 	.word	0x2000018c

08005284 <_lseek_r>:
 8005284:	b538      	push	{r3, r4, r5, lr}
 8005286:	4604      	mov	r4, r0
 8005288:	4608      	mov	r0, r1
 800528a:	4611      	mov	r1, r2
 800528c:	2200      	movs	r2, #0
 800528e:	4d05      	ldr	r5, [pc, #20]	; (80052a4 <_lseek_r+0x20>)
 8005290:	602a      	str	r2, [r5, #0]
 8005292:	461a      	mov	r2, r3
 8005294:	f7fd f994 	bl	80025c0 <_lseek>
 8005298:	1c43      	adds	r3, r0, #1
 800529a:	d102      	bne.n	80052a2 <_lseek_r+0x1e>
 800529c:	682b      	ldr	r3, [r5, #0]
 800529e:	b103      	cbz	r3, 80052a2 <_lseek_r+0x1e>
 80052a0:	6023      	str	r3, [r4, #0]
 80052a2:	bd38      	pop	{r3, r4, r5, pc}
 80052a4:	2000018c 	.word	0x2000018c

080052a8 <_read_r>:
 80052a8:	b538      	push	{r3, r4, r5, lr}
 80052aa:	4604      	mov	r4, r0
 80052ac:	4608      	mov	r0, r1
 80052ae:	4611      	mov	r1, r2
 80052b0:	2200      	movs	r2, #0
 80052b2:	4d05      	ldr	r5, [pc, #20]	; (80052c8 <_read_r+0x20>)
 80052b4:	602a      	str	r2, [r5, #0]
 80052b6:	461a      	mov	r2, r3
 80052b8:	f7fd f925 	bl	8002506 <_read>
 80052bc:	1c43      	adds	r3, r0, #1
 80052be:	d102      	bne.n	80052c6 <_read_r+0x1e>
 80052c0:	682b      	ldr	r3, [r5, #0]
 80052c2:	b103      	cbz	r3, 80052c6 <_read_r+0x1e>
 80052c4:	6023      	str	r3, [r4, #0]
 80052c6:	bd38      	pop	{r3, r4, r5, pc}
 80052c8:	2000018c 	.word	0x2000018c
 80052cc:	00000000 	.word	0x00000000

080052d0 <floor>:
 80052d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052d4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80052d8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80052dc:	2e13      	cmp	r6, #19
 80052de:	4602      	mov	r2, r0
 80052e0:	460b      	mov	r3, r1
 80052e2:	4607      	mov	r7, r0
 80052e4:	460c      	mov	r4, r1
 80052e6:	4605      	mov	r5, r0
 80052e8:	dc33      	bgt.n	8005352 <floor+0x82>
 80052ea:	2e00      	cmp	r6, #0
 80052ec:	da14      	bge.n	8005318 <floor+0x48>
 80052ee:	a334      	add	r3, pc, #208	; (adr r3, 80053c0 <floor+0xf0>)
 80052f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f4:	f7fa ff32 	bl	800015c <__adddf3>
 80052f8:	2200      	movs	r2, #0
 80052fa:	2300      	movs	r3, #0
 80052fc:	f7fb fb74 	bl	80009e8 <__aeabi_dcmpgt>
 8005300:	b138      	cbz	r0, 8005312 <floor+0x42>
 8005302:	2c00      	cmp	r4, #0
 8005304:	da58      	bge.n	80053b8 <floor+0xe8>
 8005306:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800530a:	431d      	orrs	r5, r3
 800530c:	d001      	beq.n	8005312 <floor+0x42>
 800530e:	2500      	movs	r5, #0
 8005310:	4c2d      	ldr	r4, [pc, #180]	; (80053c8 <floor+0xf8>)
 8005312:	4623      	mov	r3, r4
 8005314:	462f      	mov	r7, r5
 8005316:	e025      	b.n	8005364 <floor+0x94>
 8005318:	4a2c      	ldr	r2, [pc, #176]	; (80053cc <floor+0xfc>)
 800531a:	fa42 f806 	asr.w	r8, r2, r6
 800531e:	ea01 0208 	and.w	r2, r1, r8
 8005322:	4302      	orrs	r2, r0
 8005324:	d01e      	beq.n	8005364 <floor+0x94>
 8005326:	a326      	add	r3, pc, #152	; (adr r3, 80053c0 <floor+0xf0>)
 8005328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800532c:	f7fa ff16 	bl	800015c <__adddf3>
 8005330:	2200      	movs	r2, #0
 8005332:	2300      	movs	r3, #0
 8005334:	f7fb fb58 	bl	80009e8 <__aeabi_dcmpgt>
 8005338:	2800      	cmp	r0, #0
 800533a:	d0ea      	beq.n	8005312 <floor+0x42>
 800533c:	2c00      	cmp	r4, #0
 800533e:	bfbe      	ittt	lt
 8005340:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005344:	fa43 f606 	asrlt.w	r6, r3, r6
 8005348:	19a4      	addlt	r4, r4, r6
 800534a:	2500      	movs	r5, #0
 800534c:	ea24 0408 	bic.w	r4, r4, r8
 8005350:	e7df      	b.n	8005312 <floor+0x42>
 8005352:	2e33      	cmp	r6, #51	; 0x33
 8005354:	dd0a      	ble.n	800536c <floor+0x9c>
 8005356:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800535a:	d103      	bne.n	8005364 <floor+0x94>
 800535c:	f7fa fefe 	bl	800015c <__adddf3>
 8005360:	4607      	mov	r7, r0
 8005362:	460b      	mov	r3, r1
 8005364:	4638      	mov	r0, r7
 8005366:	4619      	mov	r1, r3
 8005368:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800536c:	f04f 32ff 	mov.w	r2, #4294967295
 8005370:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8005374:	fa22 f808 	lsr.w	r8, r2, r8
 8005378:	ea18 0f00 	tst.w	r8, r0
 800537c:	d0f2      	beq.n	8005364 <floor+0x94>
 800537e:	a310      	add	r3, pc, #64	; (adr r3, 80053c0 <floor+0xf0>)
 8005380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005384:	f7fa feea 	bl	800015c <__adddf3>
 8005388:	2200      	movs	r2, #0
 800538a:	2300      	movs	r3, #0
 800538c:	f7fb fb2c 	bl	80009e8 <__aeabi_dcmpgt>
 8005390:	2800      	cmp	r0, #0
 8005392:	d0be      	beq.n	8005312 <floor+0x42>
 8005394:	2c00      	cmp	r4, #0
 8005396:	da02      	bge.n	800539e <floor+0xce>
 8005398:	2e14      	cmp	r6, #20
 800539a:	d103      	bne.n	80053a4 <floor+0xd4>
 800539c:	3401      	adds	r4, #1
 800539e:	ea25 0508 	bic.w	r5, r5, r8
 80053a2:	e7b6      	b.n	8005312 <floor+0x42>
 80053a4:	2301      	movs	r3, #1
 80053a6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80053aa:	fa03 f606 	lsl.w	r6, r3, r6
 80053ae:	4435      	add	r5, r6
 80053b0:	42bd      	cmp	r5, r7
 80053b2:	bf38      	it	cc
 80053b4:	18e4      	addcc	r4, r4, r3
 80053b6:	e7f2      	b.n	800539e <floor+0xce>
 80053b8:	2500      	movs	r5, #0
 80053ba:	462c      	mov	r4, r5
 80053bc:	e7a9      	b.n	8005312 <floor+0x42>
 80053be:	bf00      	nop
 80053c0:	8800759c 	.word	0x8800759c
 80053c4:	7e37e43c 	.word	0x7e37e43c
 80053c8:	bff00000 	.word	0xbff00000
 80053cc:	000fffff 	.word	0x000fffff

080053d0 <_init>:
 80053d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053d2:	bf00      	nop
 80053d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053d6:	bc08      	pop	{r3}
 80053d8:	469e      	mov	lr, r3
 80053da:	4770      	bx	lr

080053dc <_fini>:
 80053dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053de:	bf00      	nop
 80053e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053e2:	bc08      	pop	{r3}
 80053e4:	469e      	mov	lr, r3
 80053e6:	4770      	bx	lr
