/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  wire [21:0] _03_;
  reg [6:0] _04_;
  wire [11:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [31:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [18:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_5z & celloutsig_0_4z);
  assign celloutsig_1_16z = celloutsig_1_15z | ~(celloutsig_1_13z);
  assign celloutsig_1_17z = celloutsig_1_9z | ~(_00_);
  assign celloutsig_1_18z = celloutsig_1_7z[8] | ~(celloutsig_1_17z);
  assign celloutsig_0_12z = celloutsig_0_3z | ~(celloutsig_0_10z);
  assign celloutsig_0_15z = celloutsig_0_6z | ~(in_data[76]);
  assign celloutsig_0_28z = celloutsig_0_7z[4] | ~(celloutsig_0_2z[2]);
  assign celloutsig_0_9z = celloutsig_0_3z | celloutsig_0_0z[1];
  assign celloutsig_0_16z = celloutsig_0_5z | celloutsig_0_10z;
  assign celloutsig_1_12z = celloutsig_1_9z ^ celloutsig_1_1z[6];
  assign celloutsig_0_10z = celloutsig_0_1z ^ celloutsig_0_6z;
  assign celloutsig_0_1z = in_data[8] ^ in_data[29];
  assign celloutsig_0_40z = ~(celloutsig_0_20z[2] ^ celloutsig_0_6z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_0z[1]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[7] ^ in_data[137]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z ^ celloutsig_0_2z[4]);
  assign celloutsig_1_13z = ~(celloutsig_1_11z[12] ^ celloutsig_1_12z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z[0] ^ celloutsig_0_5z);
  assign celloutsig_0_22z = ~(celloutsig_0_7z[3] ^ celloutsig_0_9z);
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_1_0z[4:2], celloutsig_1_2z };
  reg [21:0] _26_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _26_ <= 22'h000000;
    else _26_ <= { in_data[129:124], celloutsig_1_1z, celloutsig_1_0z };
  assign { _00_, _03_[20:0] } = _26_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 7'h00;
    else _04_ <= celloutsig_1_0z[7:1];
  reg [11:0] _28_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _28_ <= 12'h000;
    else _28_ <= { celloutsig_0_20z[3:0], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_11z };
  assign { _01_, _05_[10:0] } = _28_;
  assign celloutsig_1_5z = { in_data[165:164], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[5:4], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[153:146] / { 1'h1, in_data[107:101] };
  assign celloutsig_1_9z = in_data[156:152] === _03_[5:1];
  assign celloutsig_0_3z = { celloutsig_0_2z[2:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } > { in_data[12:10], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_15z = celloutsig_1_6z[12:3] <= { _04_[6:5], _04_, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_7z[5:3], celloutsig_1_16z } <= _03_[8:5];
  assign celloutsig_0_32z = { celloutsig_0_23z[7:1], celloutsig_0_9z } <= celloutsig_0_21z[15:8];
  assign celloutsig_0_17z = ! { celloutsig_0_0z[1:0], celloutsig_0_16z };
  assign celloutsig_1_3z = in_data[159:157] % { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_41z = { celloutsig_0_2z, _01_, _05_[10:0], celloutsig_0_32z, celloutsig_0_1z } * { celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_24z[8], celloutsig_0_7z[2], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_24z[2:0], celloutsig_0_1z, celloutsig_0_39z };
  assign celloutsig_1_7z = { celloutsig_1_5z[3:2], _02_, _02_ } * { celloutsig_1_5z[8:2], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_5z[6:2], celloutsig_1_1z } * { celloutsig_1_5z[11:8], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_19z = { in_data[15:14], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_16z } * { celloutsig_0_18z[5:2], celloutsig_0_12z };
  assign celloutsig_0_20z = { celloutsig_0_19z, celloutsig_0_8z } * { celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_13z = ~^ { in_data[56:52], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[88:86] >>> in_data[61:59];
  assign celloutsig_1_6z = in_data[117:103] >>> celloutsig_1_5z[14:0];
  assign celloutsig_0_7z = { in_data[86:85], celloutsig_0_0z } >>> { celloutsig_0_2z[4:3], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_7z } >>> { 4'hf, celloutsig_0_14z[0], celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[87:83] >>> { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_39z = { celloutsig_0_21z[28:23], celloutsig_0_5z } ~^ { in_data[50:47], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_32z };
  assign celloutsig_1_0z = in_data[133:126] ~^ in_data[151:144];
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_19z } ~^ { celloutsig_0_21z[21:16], celloutsig_0_6z, celloutsig_0_9z };
  assign { celloutsig_0_14z[6], celloutsig_0_14z[0] } = { celloutsig_0_12z, celloutsig_0_6z } ~^ { celloutsig_0_6z, celloutsig_0_13z };
  assign { celloutsig_0_21z[1], celloutsig_0_21z[31:2] } = ~ { celloutsig_0_1z, in_data[48:19] };
  assign { celloutsig_0_24z[8], celloutsig_0_24z[1], celloutsig_0_24z[2], celloutsig_0_24z[0] } = { celloutsig_0_14z[6], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z } ~^ { celloutsig_0_7z[3], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_17z };
  assign _03_[21] = _00_;
  assign _05_[11] = _01_;
  assign celloutsig_0_14z[5:1] = 5'h1f;
  assign celloutsig_0_21z[0] = celloutsig_0_21z[1];
  assign celloutsig_0_24z[7:3] = { celloutsig_0_7z[2], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
