{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "test_design1_test_wrapper_0_0",
    "cell_name": "test_wrapper_0",
    "component_reference": "xilinx.com:module_ref:test_wrapper:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../AlgoFPGA.gen/sources_1/bd/test_design1/ip/test_design1_test_wrapper_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "test_design1_test_wrapper_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z010i" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "VERILOG" } ],
        "SPEEDGRADE": [ { "value": "-1L" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "I" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../AlgoFPGA.gen/sources_1/bd/test_design1/ip/test_design1_test_wrapper_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "ta": [ { "direction": "in" } ],
        "tb": [ { "direction": "in" } ],
        "tc": [ { "direction": "out" } ]
      }
    }
  }
}