Analysis & Synthesis report for finalproject
Mon Nov 26 13:17:53 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|control_vga:c0|current_state
 11. State Machine - |finalproject|audio_main:defne|avconf:avc|mSetup_ST
 12. State Machine - |finalproject|control:c0|current_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component|altsyncram_pfo1:auto_generated
 19. Source assignments for audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated
 20. Source assignments for audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 21. Source assignments for audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 22. Source assignments for audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 23. Source assignments for audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 24. Source assignments for datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated
 25. Parameter Settings for User Entity Instance: datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 28. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 29. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 30. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 31. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 32. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 33. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 34. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 35. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 36. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 37. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 38. Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: audio_main:defne|avconf:avc
 40. Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA
 41. Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_address_translator:user_input_translator
 42. Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory
 43. Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_controller:controller
 45. Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 46. altsyncram Parameter Settings by Entity Instance
 47. scfifo Parameter Settings by Entity Instance
 48. altpll Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_controller:controller"
 50. Port Connectivity Checks: "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA"
 51. Port Connectivity Checks: "audio_main:defne|avconf:avc|I2C_Controller:u0"
 52. Port Connectivity Checks: "audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 53. Port Connectivity Checks: "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 54. Port Connectivity Checks: "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 55. Port Connectivity Checks: "audio_main:defne|Audio_Controller:Audio_Controller"
 56. Port Connectivity Checks: "audio_main:defne|audio_ram:ram"
 57. Port Connectivity Checks: "datapath:d0|pattern_ram:pr0"
 58. Port Connectivity Checks: "datapath:d0|lfsr:l0"
 59. Port Connectivity Checks: "datapath:d0|hexDecoder:h0"
 60. Port Connectivity Checks: "hexDecoder:comb_14"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 26 13:17:53 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; finalproject                                ;
; Top-level Entity Name           ; finalproject                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 437                                         ;
; Total pins                      ; 117                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,009,280                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; finalproject       ; finalproject       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+----------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; datapath_intermediate_vga.v                              ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v                                    ;         ;
; vga/vga_pll.v                                            ; yes             ; User Wizard-Generated File             ; D:/dev/ece241/project/finalproject/vga/vga_pll.v                                                  ;         ;
; vga/vga_main.v                                           ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/vga/vga_main.v                                                 ;         ;
; vga/vga_controller.v                                     ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/vga/vga_controller.v                                           ;         ;
; vga/vga_address_translator.v                             ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/vga/vga_address_translator.v                                   ;         ;
; vga/vga_adapter.v                                        ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/vga/vga_adapter.v                                              ;         ;
; audio/avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/audio/avconf/I2C_Controller.v                                  ;         ;
; audio/avconf/avconf.v                                    ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/audio/avconf/avconf.v                                          ;         ;
; audio/Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Controller.v                      ;         ;
; audio/Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Clock.v                           ;         ;
; audio/Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v                   ;         ;
; audio/Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_Clock_Edge.v                  ;         ;
; audio/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_Audio_Out_Serializer.v        ;         ;
; audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v       ;         ;
; audio/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_Audio_Bit_Counter.v           ;         ;
; audio/audio_main.v                                       ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/audio/audio_main.v                                             ;         ;
; finalproject.v                                           ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/finalproject.v                                                 ;         ;
; control.v                                                ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/control.v                                                      ;         ;
; datapath.v                                               ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/datapath.v                                                     ;         ;
; pattern_ram.v                                            ; yes             ; User Wizard-Generated File             ; D:/dev/ece241/project/finalproject/pattern_ram.v                                                  ;         ;
; output_files/hexDecoder.v                                ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/output_files/hexDecoder.v                                      ;         ;
; audio_ram.v                                              ; yes             ; User Wizard-Generated File             ; D:/dev/ece241/project/finalproject/audio_ram.v                                                    ;         ;
; lfsr.v                                                   ; yes             ; User Verilog HDL File                  ; D:/dev/ece241/project/finalproject/lfsr.v                                                         ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                                           ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                               ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                               ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_pfo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/altsyncram_pfo1.tdf                                         ;         ;
; pattern.mif                                              ; yes             ; Auto-Found Memory Initialization File  ; D:/dev/ece241/project/finalproject/pattern.mif                                                    ;         ;
; db/altsyncram_o9p1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/altsyncram_o9p1.tdf                                         ;         ;
; /dev/ece241/project/res/combined.mif                     ; yes             ; Auto-Found Memory Initialization File  ; /dev/ece241/project/res/combined.mif                                                              ;         ;
; db/decode_vma.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/decode_vma.tdf                                              ;         ;
; db/decode_o2a.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/decode_o2a.tdf                                              ;         ;
; db/mux_dhb.tdf                                           ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/mux_dhb.tdf                                                 ;         ;
; scfifo.tdf                                               ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                                            ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                                             ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                                             ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                                             ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                                             ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; db/scfifo_7ba1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/scfifo_7ba1.tdf                                             ;         ;
; db/a_dpfifo_q2a1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/a_dpfifo_q2a1.tdf                                           ;         ;
; db/altsyncram_n3i1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf                                         ;         ;
; db/cmpr_6l8.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/cmpr_6l8.tdf                                                ;         ;
; db/cntr_h2b.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/cntr_h2b.tdf                                                ;         ;
; db/cntr_u27.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/cntr_u27.tdf                                                ;         ;
; db/cntr_i2b.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/cntr_i2b.tdf                                                ;         ;
; altpll.tdf                                               ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                                          ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                        ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                        ; yes             ; Megafunction                           ; d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/audio_clock_altpll.v                                  ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/audio_clock_altpll.v                                        ;         ;
; db/altsyncram_b4m1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/altsyncram_b4m1.tdf                                         ;         ;
; grid.mif                                                 ; yes             ; Auto-Found Memory Initialization File  ; D:/dev/ece241/project/finalproject/grid.mif                                                       ;         ;
; db/decode_7la.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/decode_7la.tdf                                              ;         ;
; db/decode_01a.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/decode_01a.tdf                                              ;         ;
; db/mux_ofb.tdf                                           ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/mux_ofb.tdf                                                 ;         ;
; db/altpll_80u.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/dev/ece241/project/finalproject/db/altpll_80u.tdf                                              ;         ;
+----------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 491            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 774            ;
;     -- 7 input functions                    ; 9              ;
;     -- 6 input functions                    ; 183            ;
;     -- 5 input functions                    ; 158            ;
;     -- 4 input functions                    ; 101            ;
;     -- <=3 input functions                  ; 323            ;
;                                             ;                ;
; Dedicated logic registers                   ; 437            ;
;                                             ;                ;
; I/O pins                                    ; 117            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1009280        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 553            ;
; Total fan-out                               ; 8296           ;
; Average fan-out                             ; 5.02           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Entity Name                    ; Library Name ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |finalproject                                                  ; 774 (2)             ; 437 (0)                   ; 1009280           ; 0          ; 117  ; 0            ; |finalproject                                                                                                                                                                                                                                                  ; finalproject                   ; work         ;
;    |audio_main:defne|                                          ; 394 (87)            ; 226 (36)                  ; 836192            ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne                                                                                                                                                                                                                                 ; audio_main                     ; work         ;
;       |Audio_Controller:Audio_Controller|                      ; 160 (2)             ; 110 (2)                   ; 8192              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller               ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer| ; 158 (62)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|  ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO            ; work         ;
;                |scfifo:Sync_FIFO|                              ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                         ; work         ;
;                   |scfifo_7ba1:auto_generated|                 ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                    ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                    ; 48 (26)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                  ; work         ;
;                         |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                       ; work         ;
;                         |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                       ; work         ;
;                         |cntr_u27:usedw_counter|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                       ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO| ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO            ; work         ;
;                |scfifo:Sync_FIFO|                              ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                         ; work         ;
;                   |scfifo_7ba1:auto_generated|                 ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                    ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                    ; 48 (26)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                  ; work         ;
;                         |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                       ; work         ;
;                         |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                       ; work         ;
;                         |cntr_u27:usedw_counter|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                       ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge           ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge           ; work         ;
;          |Audio_Clock:Audio_Clock|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                    ; work         ;
;             |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                         ; work         ;
;                |Audio_Clock_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll             ; work         ;
;       |audio_ram:ram|                                          ; 55 (0)              ; 5 (0)                     ; 828000            ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|audio_ram:ram                                                                                                                                                                                                                   ; audio_ram                      ; work         ;
;          |altsyncram:altsyncram_component|                     ; 55 (0)              ; 5 (0)                     ; 828000            ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component                                                                                                                                                                                   ; altsyncram                     ; work         ;
;             |altsyncram_o9p1:auto_generated|                   ; 55 (0)              ; 5 (5)                     ; 828000            ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated                                                                                                                                                    ; altsyncram_o9p1                ; work         ;
;                |decode_o2a:rden_decode|                        ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated|decode_o2a:rden_decode                                                                                                                             ; decode_o2a                     ; work         ;
;                |mux_dhb:mux2|                                  ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated|mux_dhb:mux2                                                                                                                                       ; mux_dhb                        ; work         ;
;       |avconf:avc|                                             ; 92 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|avconf:avc                                                                                                                                                                                                                      ; avconf                         ; work         ;
;          |I2C_Controller:u0|                                   ; 38 (38)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|audio_main:defne|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                 ; work         ;
;    |control:c0|                                                ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|control:c0                                                                                                                                                                                                                                       ; control                        ; work         ;
;    |datapath:d0|                                               ; 60 (55)             ; 46 (37)                   ; 288               ; 0          ; 0    ; 0            ; |finalproject|datapath:d0                                                                                                                                                                                                                                      ; datapath                       ; work         ;
;       |hexDecoder:h0|                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath:d0|hexDecoder:h0                                                                                                                                                                                                                        ; hexDecoder                     ; work         ;
;       |lfsr:l0|                                                ; 2 (2)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath:d0|lfsr:l0                                                                                                                                                                                                                              ; lfsr                           ; work         ;
;       |pattern_ram:pr0|                                        ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |finalproject|datapath:d0|pattern_ram:pr0                                                                                                                                                                                                                      ; pattern_ram                    ; work         ;
;          |altsyncram:altsyncram_component|                     ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |finalproject|datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component                                                                                                                                                                                      ; altsyncram                     ; work         ;
;             |altsyncram_pfo1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |finalproject|datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component|altsyncram_pfo1:auto_generated                                                                                                                                                       ; altsyncram_pfo1                ; work         ;
;    |datapath_intermediate_vga:sarhad|                          ; 306 (170)           ; 156 (86)                  ; 172800            ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad                                                                                                                                                                                                                 ; datapath_intermediate_vga      ; work         ;
;       |vga_main:v0|                                            ; 136 (0)             ; 70 (0)                    ; 172800            ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0                                                                                                                                                                                                     ; vga_main                       ; work         ;
;          |control_vga:c0|                                      ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|control_vga:c0                                                                                                                                                                                      ; control_vga                    ; work         ;
;          |datapath_vga:d0|                                     ; 65 (65)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0                                                                                                                                                                                     ; datapath_vga                   ; work         ;
;          |vga_adapter:VGA|                                     ; 68 (1)              ; 30 (0)                    ; 172800            ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA                                                                                                                                                                                     ; vga_adapter                    ; work         ;
;             |altsyncram:VideoMemory|                           ; 15 (0)              ; 4 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                              ; altsyncram                     ; work         ;
;                |altsyncram_b4m1:auto_generated|                ; 15 (0)              ; 4 (4)                     ; 172800            ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated                                                                                                                               ; altsyncram_b4m1                ; work         ;
;                   |decode_01a:rden_decode_b|                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated|decode_01a:rden_decode_b                                                                                                      ; decode_01a                     ; work         ;
;                   |decode_7la:decode2|                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated|decode_7la:decode2                                                                                                            ; decode_7la                     ; work         ;
;                   |mux_ofb:mux3|                               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated|mux_ofb:mux3                                                                                                                  ; mux_ofb                        ; work         ;
;             |vga_address_translator:user_input_translator|     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                        ; vga_address_translator         ; work         ;
;             |vga_controller:controller|                        ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_controller:controller                                                                                                                                                           ; vga_controller                 ; work         ;
;                |vga_address_translator:controller_translator|  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                              ; vga_address_translator         ; work         ;
;             |vga_pll:mypll|                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                       ; vga_pll                        ; work         ;
;                |altpll:altpll_component|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                               ; altpll                         ; work         ;
;                   |altpll_80u:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                     ; altpll_80u                     ; work         ;
;    |hexDecoder:comb_14|                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|hexDecoder:comb_14                                                                                                                                                                                                                               ; hexDecoder                     ; work         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                ;
; audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Single Port      ; 138000       ; 6            ; --           ; --           ; 828000 ; ../res/combined.mif ;
; datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component|altsyncram_pfo1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Single Port      ; 32           ; 9            ; --           ; --           ; 288    ; pattern.mif         ;
; datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 19200        ; 9            ; 19200        ; 9            ; 172800 ; grid.mif            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |finalproject|datapath:d0|pattern_ram:pr0    ; pattern_ram.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |finalproject|audio_main:defne|audio_ram:ram ; audio_ram.v     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|control_vga:c0|current_state               ;
+---------------------------------+----------------------------+----------------------+---------------------------------+
; Name                            ; current_state.S_LOAD_COORD ; current_state.S_DRAW ; current_state.S_LOAD_COORD_WAIT ;
+---------------------------------+----------------------------+----------------------+---------------------------------+
; current_state.S_LOAD_COORD      ; 0                          ; 0                    ; 0                               ;
; current_state.S_LOAD_COORD_WAIT ; 1                          ; 0                    ; 1                               ;
; current_state.S_DRAW            ; 1                          ; 1                    ; 0                               ;
+---------------------------------+----------------------------+----------------------+---------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |finalproject|audio_main:defne|avconf:avc|mSetup_ST ;
+----------------+----------------+----------------+------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001   ;
+----------------+----------------+----------------+------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                ;
+----------------+----------------+----------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|control:c0|current_state                                                                                                                                                                                                                                  ;
+-------------------------------+--------------------------+-------------------------------+-----------------------+----------------------------+-------------------------+---------------------------+-----------------------+---------------------------+-------------------------------+
; Name                          ; current_state.S_EVALUATE ; current_state.S_EVALUATE_LOAD ; current_state.S_INPUT ; current_state.S_INPUT_LOAD ; current_state.S_READING ; current_state.S_READ_LOAD ; current_state.S_START ; current_state.S_SET_LEVEL ; current_state.S_EVALUATE_WAIT ;
+-------------------------------+--------------------------+-------------------------------+-----------------------+----------------------------+-------------------------+---------------------------+-----------------------+---------------------------+-------------------------------+
; current_state.S_SET_LEVEL     ; 0                        ; 0                             ; 0                     ; 0                          ; 0                       ; 0                         ; 0                     ; 0                         ; 0                             ;
; current_state.S_START         ; 0                        ; 0                             ; 0                     ; 0                          ; 0                       ; 0                         ; 1                     ; 1                         ; 0                             ;
; current_state.S_READ_LOAD     ; 0                        ; 0                             ; 0                     ; 0                          ; 0                       ; 1                         ; 0                     ; 1                         ; 0                             ;
; current_state.S_READING       ; 0                        ; 0                             ; 0                     ; 0                          ; 1                       ; 0                         ; 0                     ; 1                         ; 0                             ;
; current_state.S_INPUT_LOAD    ; 0                        ; 0                             ; 0                     ; 1                          ; 0                       ; 0                         ; 0                     ; 1                         ; 0                             ;
; current_state.S_INPUT         ; 0                        ; 0                             ; 1                     ; 0                          ; 0                       ; 0                         ; 0                     ; 1                         ; 0                             ;
; current_state.S_EVALUATE_LOAD ; 0                        ; 1                             ; 0                     ; 0                          ; 0                       ; 0                         ; 0                     ; 1                         ; 0                             ;
; current_state.S_EVALUATE      ; 1                        ; 0                             ; 0                     ; 0                          ; 0                       ; 0                         ; 0                     ; 1                         ; 0                             ;
; current_state.S_EVALUATE_WAIT ; 0                        ; 0                             ; 0                     ; 0                          ; 0                       ; 0                         ; 0                     ; 1                         ; 1                             ;
+-------------------------------+--------------------------+-------------------------------+-----------------------+----------------------------+-------------------------+---------------------------+-----------------------+---------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                          ; Reason for Removal                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0|reg_x[0,1,7]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                            ;
; audio_main:defne|soundend[1]                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                            ;
; audio_main:defne|soundend[6,11,13,15]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                            ;
; audio_main:defne|soundstart[6,9,11..13,15,17]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                            ;
; audio_main:defne|Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                  ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                      ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                              ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                               ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                    ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                     ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                     ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                      ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                       ;
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                       ;
; audio_main:defne|avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                            ;
; audio_main:defne|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                            ;
; audio_main:defne|soundend[3,5,8,10]                                                                                                                                                                                                                                    ; Merged with audio_main:defne|soundend[0]                                          ;
; audio_main:defne|soundstart[2]                                                                                                                                                                                                                                         ; Merged with audio_main:defne|soundend[0]                                          ;
; audio_main:defne|soundend[16]                                                                                                                                                                                                                                          ; Merged with audio_main:defne|soundend[2]                                          ;
; audio_main:defne|soundstart[0,1,5,8,10,16]                                                                                                                                                                                                                             ; Merged with audio_main:defne|soundend[4]                                          ;
; audio_main:defne|soundstart[14]                                                                                                                                                                                                                                        ; Merged with audio_main:defne|soundend[7]                                          ;
; audio_main:defne|soundend[14]                                                                                                                                                                                                                                          ; Merged with audio_main:defne|soundend[7]                                          ;
; audio_main:defne|soundend[12,17]                                                                                                                                                                                                                                       ; Merged with audio_main:defne|soundend[9]                                          ;
; audio_main:defne|soundstart[4]                                                                                                                                                                                                                                         ; Merged with audio_main:defne|soundend[9]                                          ;
; datapath_intermediate_vga:sarhad|color_vga_reg[7,8]                                                                                                                                                                                                                    ; Merged with datapath_intermediate_vga:sarhad|color_vga_reg[6]                     ;
; datapath_intermediate_vga:sarhad|color_vga_reg[4,5]                                                                                                                                                                                                                    ; Merged with datapath_intermediate_vga:sarhad|color_vga_reg[3]                     ;
; datapath_intermediate_vga:sarhad|color_vga_reg[1,2]                                                                                                                                                                                                                    ; Merged with datapath_intermediate_vga:sarhad|color_vga_reg[0]                     ;
; datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0|reg_y[1]                                                                                                                                                                                                  ; Merged with datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0|reg_y[0] ;
; datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0|reg_x[6]                                                                                                                                                                                                  ; Merged with datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0|reg_x[3] ;
; audio_main:defne|avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                                ; Merged with audio_main:defne|avconf:avc|I2C_Controller:u0|SD[18]                  ;
; audio_main:defne|avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                           ; Merged with audio_main:defne|avconf:avc|mI2C_DATA[18]                             ;
; datapath_intermediate_vga:sarhad|vga_main:v0|control_vga:c0|current_state~4                                                                                                                                                                                            ; Lost fanout                                                                       ;
; datapath_intermediate_vga:sarhad|vga_main:v0|control_vga:c0|current_state~5                                                                                                                                                                                            ; Lost fanout                                                                       ;
; audio_main:defne|avconf:avc|mSetup_ST~9                                                                                                                                                                                                                                ; Lost fanout                                                                       ;
; audio_main:defne|avconf:avc|mSetup_ST~10                                                                                                                                                                                                                               ; Lost fanout                                                                       ;
; control:c0|current_state~2                                                                                                                                                                                                                                             ; Lost fanout                                                                       ;
; control:c0|current_state~3                                                                                                                                                                                                                                             ; Lost fanout                                                                       ;
; control:c0|current_state~4                                                                                                                                                                                                                                             ; Lost fanout                                                                       ;
; control:c0|current_state~6                                                                                                                                                                                                                                             ; Lost fanout                                                                       ;
; datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0|counterx[5]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                            ;
; datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0|countery[5]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                            ;
; Total Number of Removed Registers = 174                                                                                                                                                                                                                                ;                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1] ; Lost Fanouts              ; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,       ;
;                                                                                                                               ;                           ; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3], ;
;                                                                                                                               ;                           ; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4], ;
;                                                                                                                               ;                           ; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                          ;
;                                                                                                                               ;                           ; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                            ;
; audio_main:defne|avconf:avc|mI2C_DATA[23]                                                                                     ; Stuck at GND              ; audio_main:defne|avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                            ;
; audio_main:defne|avconf:avc|mI2C_DATA[19]                                                                                     ; Stuck at GND              ; audio_main:defne|avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                            ;
; audio_main:defne|avconf:avc|mI2C_DATA[17]                                                                                     ; Stuck at GND              ; audio_main:defne|avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                            ;
; audio_main:defne|avconf:avc|mI2C_DATA[16]                                                                                     ; Stuck at GND              ; audio_main:defne|avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 437   ;
; Number of registers using Synchronous Clear  ; 242   ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 265   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Inverted Register Statistics                                          ;
+-------------------------------------------------------------+---------+
; Inverted Register                                           ; Fan out ;
+-------------------------------------------------------------+---------+
; audio_main:defne|avconf:avc|I2C_Controller:u0|SCLK          ; 3       ;
; audio_main:defne|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 18      ;
; audio_main:defne|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 21      ;
; audio_main:defne|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; audio_main:defne|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 18      ;
; audio_main:defne|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 16      ;
; audio_main:defne|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 24      ;
; audio_main:defne|avconf:avc|I2C_Controller:u0|END           ; 6       ;
; audio_main:defne|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9                      ;         ;
+-------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |finalproject|datapath:d0|lfsr:l0|out[3]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0|out_xcoord[4]                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |finalproject|datapath:d0|level_draw_counter[8]                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|counter[1]                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|counter4[2]                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |finalproject|datapath:d0|address[4]                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0|countery[1]                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |finalproject|audio_main:defne|clock_count[3]                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |finalproject|audio_main:defne|addr_count[2]                                                                                                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalproject|datapath:d0|board_out[2]                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|counter3[1]                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|counter1[2]                                                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0|out_ycoord[6]                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |finalproject|audio_main:defne|addr_count[9]                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |finalproject|datapath:d0|state[1]                                                                                                                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|clock_count3[9]                                                                                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|clock_count[9]                                                                                                ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|clock_count1[1]                                                                                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|clock_count2[0]                                                                                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|clock_count4[6]                                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|counter2[2]                                                                                                   ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |finalproject|audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |finalproject|datapath_intermediate_vga:sarhad|position_reg[1]                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |finalproject|audio_main:defne|avconf:avc|I2C_Controller:u0|SD_COUNTER[4]                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |finalproject|datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated|mux_ofb:mux3|result_node[1] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |finalproject|datapath_intermediate_vga:sarhad|Mux2                                                                                                          ;
; 17:1               ; 6 bits    ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |finalproject|audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated|mux_dhb:mux2|l5_w5_n0_mux_dataout                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component|altsyncram_pfo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 9                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; pattern.mif          ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_pfo1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 6                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 138000               ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; ../res/combined.mif  ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_o9p1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                             ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                            ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                              ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                               ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                 ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                 ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+---------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                            ;
+-------------------------------+-------------------------------+---------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                         ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                         ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                         ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                         ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                         ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                         ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                         ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                         ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                         ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                         ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                         ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                         ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                         ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                         ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                         ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                         ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                         ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                         ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                         ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                         ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                         ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                         ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                         ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                         ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                         ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                         ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                  ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                         ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                         ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                         ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                         ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                         ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                         ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                         ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                         ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                         ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                  ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                         ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                         ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                         ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                         ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                         ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                         ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                         ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                         ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                         ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                         ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                         ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                         ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                         ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                         ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                         ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                         ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                         ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                         ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                         ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                         ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                         ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                         ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                         ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                         ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                         ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                         ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                         ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                         ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                         ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                         ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                         ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                         ;
; VCO_MIN                       ; 0                             ; Untyped                                                                         ;
; VCO_MAX                       ; 0                             ; Untyped                                                                         ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                         ;
; PFD_MIN                       ; 0                             ; Untyped                                                                         ;
; PFD_MAX                       ; 0                             ; Untyped                                                                         ;
; M_INITIAL                     ; 0                             ; Untyped                                                                         ;
; M                             ; 0                             ; Untyped                                                                         ;
; N                             ; 1                             ; Untyped                                                                         ;
; M2                            ; 1                             ; Untyped                                                                         ;
; N2                            ; 1                             ; Untyped                                                                         ;
; SS                            ; 1                             ; Untyped                                                                         ;
; C0_HIGH                       ; 0                             ; Untyped                                                                         ;
; C1_HIGH                       ; 0                             ; Untyped                                                                         ;
; C2_HIGH                       ; 0                             ; Untyped                                                                         ;
; C3_HIGH                       ; 0                             ; Untyped                                                                         ;
; C4_HIGH                       ; 0                             ; Untyped                                                                         ;
; C5_HIGH                       ; 0                             ; Untyped                                                                         ;
; C6_HIGH                       ; 0                             ; Untyped                                                                         ;
; C7_HIGH                       ; 0                             ; Untyped                                                                         ;
; C8_HIGH                       ; 0                             ; Untyped                                                                         ;
; C9_HIGH                       ; 0                             ; Untyped                                                                         ;
; C0_LOW                        ; 0                             ; Untyped                                                                         ;
; C1_LOW                        ; 0                             ; Untyped                                                                         ;
; C2_LOW                        ; 0                             ; Untyped                                                                         ;
; C3_LOW                        ; 0                             ; Untyped                                                                         ;
; C4_LOW                        ; 0                             ; Untyped                                                                         ;
; C5_LOW                        ; 0                             ; Untyped                                                                         ;
; C6_LOW                        ; 0                             ; Untyped                                                                         ;
; C7_LOW                        ; 0                             ; Untyped                                                                         ;
; C8_LOW                        ; 0                             ; Untyped                                                                         ;
; C9_LOW                        ; 0                             ; Untyped                                                                         ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                         ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                         ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                         ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                         ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                         ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                         ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                         ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                         ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                         ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                         ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; C0_PH                         ; 0                             ; Untyped                                                                         ;
; C1_PH                         ; 0                             ; Untyped                                                                         ;
; C2_PH                         ; 0                             ; Untyped                                                                         ;
; C3_PH                         ; 0                             ; Untyped                                                                         ;
; C4_PH                         ; 0                             ; Untyped                                                                         ;
; C5_PH                         ; 0                             ; Untyped                                                                         ;
; C6_PH                         ; 0                             ; Untyped                                                                         ;
; C7_PH                         ; 0                             ; Untyped                                                                         ;
; C8_PH                         ; 0                             ; Untyped                                                                         ;
; C9_PH                         ; 0                             ; Untyped                                                                         ;
; L0_HIGH                       ; 1                             ; Untyped                                                                         ;
; L1_HIGH                       ; 1                             ; Untyped                                                                         ;
; G0_HIGH                       ; 1                             ; Untyped                                                                         ;
; G1_HIGH                       ; 1                             ; Untyped                                                                         ;
; G2_HIGH                       ; 1                             ; Untyped                                                                         ;
; G3_HIGH                       ; 1                             ; Untyped                                                                         ;
; E0_HIGH                       ; 1                             ; Untyped                                                                         ;
; E1_HIGH                       ; 1                             ; Untyped                                                                         ;
; E2_HIGH                       ; 1                             ; Untyped                                                                         ;
; E3_HIGH                       ; 1                             ; Untyped                                                                         ;
; L0_LOW                        ; 1                             ; Untyped                                                                         ;
; L1_LOW                        ; 1                             ; Untyped                                                                         ;
; G0_LOW                        ; 1                             ; Untyped                                                                         ;
; G1_LOW                        ; 1                             ; Untyped                                                                         ;
; G2_LOW                        ; 1                             ; Untyped                                                                         ;
; G3_LOW                        ; 1                             ; Untyped                                                                         ;
; E0_LOW                        ; 1                             ; Untyped                                                                         ;
; E1_LOW                        ; 1                             ; Untyped                                                                         ;
; E2_LOW                        ; 1                             ; Untyped                                                                         ;
; E3_LOW                        ; 1                             ; Untyped                                                                         ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                         ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                         ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                         ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                         ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                         ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                         ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                         ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                         ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                         ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                         ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                         ;
; L0_PH                         ; 0                             ; Untyped                                                                         ;
; L1_PH                         ; 0                             ; Untyped                                                                         ;
; G0_PH                         ; 0                             ; Untyped                                                                         ;
; G1_PH                         ; 0                             ; Untyped                                                                         ;
; G2_PH                         ; 0                             ; Untyped                                                                         ;
; G3_PH                         ; 0                             ; Untyped                                                                         ;
; E0_PH                         ; 0                             ; Untyped                                                                         ;
; E1_PH                         ; 0                             ; Untyped                                                                         ;
; E2_PH                         ; 0                             ; Untyped                                                                         ;
; E3_PH                         ; 0                             ; Untyped                                                                         ;
; M_PH                          ; 0                             ; Untyped                                                                         ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                         ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                         ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                         ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                         ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                         ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                         ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                         ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                         ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                         ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                         ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                         ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                         ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                         ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                         ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                         ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                         ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                         ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                         ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                         ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                         ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                         ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                         ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                         ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                         ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                         ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                         ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                         ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                         ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                         ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                         ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                         ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                         ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                         ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                         ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                         ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                         ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                         ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                         ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                         ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                         ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                         ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                         ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                         ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                         ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                         ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                         ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                         ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                         ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                         ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                         ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                         ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                         ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                         ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                         ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                         ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                         ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                         ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                         ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                  ;
+-------------------------------+-------------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_main:defne|avconf:avc ;
+-----------------+-----------+--------------------------------------------+
; Parameter Name  ; Value     ; Type                                       ;
+-----------------+-----------+--------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                             ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                            ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                            ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                            ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                            ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                            ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                            ;
; CLK_Freq        ; 50000000  ; Signed Integer                             ;
; I2C_Freq        ; 20000     ; Signed Integer                             ;
; LUT_SIZE        ; 50        ; Signed Integer                             ;
; SET_LIN_L       ; 0         ; Signed Integer                             ;
; SET_LIN_R       ; 1         ; Signed Integer                             ;
; SET_HEAD_L      ; 2         ; Signed Integer                             ;
; SET_HEAD_R      ; 3         ; Signed Integer                             ;
; A_PATH_CTRL     ; 4         ; Signed Integer                             ;
; D_PATH_CTRL     ; 5         ; Signed Integer                             ;
; POWER_ON        ; 6         ; Signed Integer                             ;
; SET_FORMAT      ; 7         ; Signed Integer                             ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                             ;
; SET_ACTIVE      ; 9         ; Signed Integer                             ;
; SET_VIDEO       ; 10        ; Signed Integer                             ;
+-----------------+-----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA ;
+-------------------------+----------+----------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                 ;
+-------------------------+----------+----------------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3        ; Signed Integer                                                       ;
; MONOCHROME              ; FALSE    ; String                                                               ;
; RESOLUTION              ; 160x120  ; String                                                               ;
; BACKGROUND_IMAGE        ; grid.mif ; String                                                               ;
+-------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                        ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                                      ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; grid.mif             ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_b4m1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                        ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                     ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                     ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                     ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                     ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                     ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                                     ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                                     ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                     ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                     ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                     ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                     ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                     ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                     ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                     ;
; M                             ; 0                 ; Untyped                                                                                     ;
; N                             ; 1                 ; Untyped                                                                                     ;
; M2                            ; 1                 ; Untyped                                                                                     ;
; N2                            ; 1                 ; Untyped                                                                                     ;
; SS                            ; 1                 ; Untyped                                                                                     ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                     ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                     ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                     ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                     ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                     ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                     ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                     ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                     ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                     ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                     ;
; C0_LOW                        ; 0                 ; Untyped                                                                                     ;
; C1_LOW                        ; 0                 ; Untyped                                                                                     ;
; C2_LOW                        ; 0                 ; Untyped                                                                                     ;
; C3_LOW                        ; 0                 ; Untyped                                                                                     ;
; C4_LOW                        ; 0                 ; Untyped                                                                                     ;
; C5_LOW                        ; 0                 ; Untyped                                                                                     ;
; C6_LOW                        ; 0                 ; Untyped                                                                                     ;
; C7_LOW                        ; 0                 ; Untyped                                                                                     ;
; C8_LOW                        ; 0                 ; Untyped                                                                                     ;
; C9_LOW                        ; 0                 ; Untyped                                                                                     ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                     ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                     ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                     ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                     ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                     ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                     ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                     ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                     ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                     ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                     ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; C0_PH                         ; 0                 ; Untyped                                                                                     ;
; C1_PH                         ; 0                 ; Untyped                                                                                     ;
; C2_PH                         ; 0                 ; Untyped                                                                                     ;
; C3_PH                         ; 0                 ; Untyped                                                                                     ;
; C4_PH                         ; 0                 ; Untyped                                                                                     ;
; C5_PH                         ; 0                 ; Untyped                                                                                     ;
; C6_PH                         ; 0                 ; Untyped                                                                                     ;
; C7_PH                         ; 0                 ; Untyped                                                                                     ;
; C8_PH                         ; 0                 ; Untyped                                                                                     ;
; C9_PH                         ; 0                 ; Untyped                                                                                     ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                     ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                     ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                     ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                     ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                     ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                     ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                     ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                     ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                     ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                     ;
; L0_LOW                        ; 1                 ; Untyped                                                                                     ;
; L1_LOW                        ; 1                 ; Untyped                                                                                     ;
; G0_LOW                        ; 1                 ; Untyped                                                                                     ;
; G1_LOW                        ; 1                 ; Untyped                                                                                     ;
; G2_LOW                        ; 1                 ; Untyped                                                                                     ;
; G3_LOW                        ; 1                 ; Untyped                                                                                     ;
; E0_LOW                        ; 1                 ; Untyped                                                                                     ;
; E1_LOW                        ; 1                 ; Untyped                                                                                     ;
; E2_LOW                        ; 1                 ; Untyped                                                                                     ;
; E3_LOW                        ; 1                 ; Untyped                                                                                     ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                     ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                     ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                     ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                     ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                     ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                     ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                     ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                     ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                     ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                     ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                     ;
; L0_PH                         ; 0                 ; Untyped                                                                                     ;
; L1_PH                         ; 0                 ; Untyped                                                                                     ;
; G0_PH                         ; 0                 ; Untyped                                                                                     ;
; G1_PH                         ; 0                 ; Untyped                                                                                     ;
; G2_PH                         ; 0                 ; Untyped                                                                                     ;
; G3_PH                         ; 0                 ; Untyped                                                                                     ;
; E0_PH                         ; 0                 ; Untyped                                                                                     ;
; E1_PH                         ; 0                 ; Untyped                                                                                     ;
; E2_PH                         ; 0                 ; Untyped                                                                                     ;
; E3_PH                         ; 0                 ; Untyped                                                                                     ;
; M_PH                          ; 0                 ; Untyped                                                                                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                                     ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                     ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                     ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                     ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                     ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                              ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                         ;
+-------------------------+------------+----------------------------------------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                                                               ;
; MONOCHROME              ; FALSE      ; String                                                                                       ;
; RESOLUTION              ; 160x120    ; String                                                                                       ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                                                              ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                                                              ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                                                              ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                                                              ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                                                              ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                                                              ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                                                              ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                                                              ;
+-------------------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                                  ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                                                                ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                   ;
; Entity Instance                           ; datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 9                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 6                                                                                   ;
;     -- NUMWORDS_A                         ; 138000                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 9                                                                                   ;
;     -- NUMWORDS_A                         ; 19200                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 9                                                                                   ;
;     -- NUMWORDS_B                         ; 19200                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                         ;
; Entity Instance            ; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                                        ;
; Entity Instance            ; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                                        ;
; Entity Instance            ; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                                        ;
; Entity Instance            ; audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------+----------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                              ;
+-------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                  ;
; Entity Instance               ; audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                  ;
; Entity Instance               ; datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                             ;
;     -- PLL_TYPE               ; FAST                                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                  ;
+-------------------------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_controller:controller"    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA"                                                                                                           ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA_R ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_G ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_B ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_main:defne|avconf:avc|I2C_Controller:u0"                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+---------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                    ;
; locked ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"        ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_main:defne|Audio_Controller:Audio_Controller"                                                          ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_audio_in_memory         ; Input  ; Info     ; Explicitly unconnected                                                              ;
; clear_audio_out_memory        ; Input  ; Info     ; Explicitly unconnected                                                              ;
; left_channel_audio_out[26..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; right_channel_audio_out       ; Input  ; Info     ; Stuck at GND                                                                        ;
; left_channel_audio_in         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_audio_in        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_main:defne|audio_ram:ram"                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|pattern_ram:pr0"                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|lfsr:l0"                                                                                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out       ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; out[8..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|hexDecoder:h0" ;
+-----------+-------+----------+------------------------+
; Port      ; Type  ; Severity ; Details                ;
+-----------+-------+----------+------------------------+
; hex[3..2] ; Input ; Info     ; Stuck at GND           ;
+-----------+-------+----------+------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "hexDecoder:comb_14" ;
+-----------+-------+----------+-----------------+
; Port      ; Type  ; Severity ; Details         ;
+-----------+-------+----------+-----------------+
; hex[3..2] ; Input ; Info     ; Stuck at GND    ;
+-----------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 437                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 70                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 171                         ;
;     ENA SCLR SLD      ; 10                          ;
;     SCLR              ; 23                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 2                           ;
;     plain             ; 100                         ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 780                         ;
;     arith             ; 192                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 169                         ;
;         2 data inputs ; 22                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 559                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 101                         ;
;         5 data inputs ; 158                         ;
;         6 data inputs ; 183                         ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 117                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 202                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 26 13:17:35 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datapath_intermediate_vga.v
    Info (12023): Found entity 1: datapath_intermediate_vga File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/dev/ece241/project/finalproject/vga/vga_pll.v Line: 36
Info (12021): Found 5 design units, including 5 entities, in source file vga/vga_main.v
    Info (12023): Found entity 1: vga_main File: D:/dev/ece241/project/finalproject/vga/vga_main.v Line: 1
    Info (12023): Found entity 2: control_level File: D:/dev/ece241/project/finalproject/vga/vga_main.v Line: 43
    Info (12023): Found entity 3: datapath_level File: D:/dev/ece241/project/finalproject/vga/vga_main.v Line: 94
    Info (12023): Found entity 4: control_vga File: D:/dev/ece241/project/finalproject/vga/vga_main.v Line: 210
    Info (12023): Found entity 5: datapath_vga File: D:/dev/ece241/project/finalproject/vga/vga_main.v Line: 260
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/dev/ece241/project/finalproject/vga/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/dev/ece241/project/finalproject/vga/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/dev/ece241/project/finalproject/vga/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file audio/avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/dev/ece241/project/finalproject/audio/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audio/avconf/avconf.v
    Info (12023): Found entity 1: avconf File: D:/dev/ece241/project/finalproject/audio/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_main.v
    Info (12023): Found entity 1: audio_main File: D:/dev/ece241/project/finalproject/audio/audio_main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file finalproject.v
    Info (12023): Found entity 1: finalproject File: D:/dev/ece241/project/finalproject/finalproject.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: D:/dev/ece241/project/finalproject/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: D:/dev/ece241/project/finalproject/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pattern_ram.v
    Info (12023): Found entity 1: pattern_ram File: D:/dev/ece241/project/finalproject/pattern_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file output_files/hexdecoder.v
    Info (12023): Found entity 1: hexDecoder File: D:/dev/ece241/project/finalproject/output_files/hexDecoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file audio_ram.v
    Info (12023): Found entity 1: audio_ram File: D:/dev/ece241/project/finalproject/audio_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.v
    Info (12023): Found entity 1: lfsr File: D:/dev/ece241/project/finalproject/lfsr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file levels_ram.v
    Info (12023): Found entity 1: levels_ram File: D:/dev/ece241/project/finalproject/levels_ram.v Line: 39
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(44): instance has no name File: D:/dev/ece241/project/finalproject/finalproject.v Line: 44
Info (12127): Elaborating entity "finalproject" for the top level hierarchy
Warning (10034): Output port "LEDR[5..0]" at finalproject.v(16) has no driver File: D:/dev/ece241/project/finalproject/finalproject.v Line: 16
Info (12128): Elaborating entity "hexDecoder" for hierarchy "hexDecoder:comb_14" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 44
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 46
Info (10264): Verilog HDL Case Statement information at control.v(42): all case item expressions in this case statement are onehot File: D:/dev/ece241/project/finalproject/control.v Line: 42
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at datapath.v(15): object "address_reg" assigned a value but never read File: D:/dev/ece241/project/finalproject/datapath.v Line: 15
Info (12128): Elaborating entity "lfsr" for hierarchy "datapath:d0|lfsr:l0" File: D:/dev/ece241/project/finalproject/datapath.v Line: 27
Info (12128): Elaborating entity "pattern_ram" for hierarchy "datapath:d0|pattern_ram:pr0" File: D:/dev/ece241/project/finalproject/datapath.v Line: 29
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component" File: D:/dev/ece241/project/finalproject/pattern_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component" File: D:/dev/ece241/project/finalproject/pattern_ram.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component" with the following parameter: File: D:/dev/ece241/project/finalproject/pattern_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pattern.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pfo1.tdf
    Info (12023): Found entity 1: altsyncram_pfo1 File: D:/dev/ece241/project/finalproject/db/altsyncram_pfo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pfo1" for hierarchy "datapath:d0|pattern_ram:pr0|altsyncram:altsyncram_component|altsyncram_pfo1:auto_generated" File: d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "audio_main" for hierarchy "audio_main:defne" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at audio_main.v(28): object "write_audio_out" assigned a value but never read File: D:/dev/ece241/project/finalproject/audio/audio_main.v Line: 28
Warning (10230): Verilog HDL assignment warning at audio_main.v(77): truncated value with size 32 to match size of target (11) File: D:/dev/ece241/project/finalproject/audio/audio_main.v Line: 77
Info (12128): Elaborating entity "audio_ram" for hierarchy "audio_main:defne|audio_ram:ram" File: D:/dev/ece241/project/finalproject/audio/audio_main.v Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component" File: D:/dev/ece241/project/finalproject/audio_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component" File: D:/dev/ece241/project/finalproject/audio_ram.v Line: 85
Info (12133): Instantiated megafunction "audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component" with the following parameter: File: D:/dev/ece241/project/finalproject/audio_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../res/combined.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "138000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9p1.tdf
    Info (12023): Found entity 1: altsyncram_o9p1 File: D:/dev/ece241/project/finalproject/db/altsyncram_o9p1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_o9p1" for hierarchy "audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated" File: d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vma.tdf
    Info (12023): Found entity 1: decode_vma File: D:/dev/ece241/project/finalproject/db/decode_vma.tdf Line: 22
Info (12128): Elaborating entity "decode_vma" for hierarchy "audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated|decode_vma:decode3" File: D:/dev/ece241/project/finalproject/db/altsyncram_o9p1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_o2a.tdf
    Info (12023): Found entity 1: decode_o2a File: D:/dev/ece241/project/finalproject/db/decode_o2a.tdf Line: 22
Info (12128): Elaborating entity "decode_o2a" for hierarchy "audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated|decode_o2a:rden_decode" File: D:/dev/ece241/project/finalproject/db/altsyncram_o9p1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: D:/dev/ece241/project/finalproject/db/mux_dhb.tdf Line: 22
Info (12128): Elaborating entity "mux_dhb" for hierarchy "audio_main:defne|audio_ram:ram|altsyncram:altsyncram_component|altsyncram_o9p1:auto_generated|mux_dhb:mux2" File: D:/dev/ece241/project/finalproject/db/altsyncram_o9p1.tdf Line: 45
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller" File: D:/dev/ece241/project/finalproject/audio/audio_main.v Line: 116
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: D:/dev/ece241/project/finalproject/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: D:/dev/ece241/project/finalproject/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: D:/dev/ece241/project/finalproject/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: D:/dev/ece241/project/finalproject/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: D:/dev/ece241/project/finalproject/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/dev/ece241/project/finalproject/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: D:/dev/ece241/project/finalproject/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: D:/dev/ece241/project/finalproject/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: D:/dev/ece241/project/finalproject/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: D:/dev/ece241/project/finalproject/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: D:/dev/ece241/project/finalproject/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/dev/ece241/project/finalproject/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: D:/dev/ece241/project/finalproject/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: D:/dev/ece241/project/finalproject/audio/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: D:/dev/ece241/project/finalproject/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "audio_main:defne|avconf:avc" File: D:/dev/ece241/project/finalproject/audio/audio_main.v Line: 123
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: D:/dev/ece241/project/finalproject/audio/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: D:/dev/ece241/project/finalproject/audio/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: D:/dev/ece241/project/finalproject/audio/avconf/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: D:/dev/ece241/project/finalproject/audio/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "audio_main:defne|avconf:avc|I2C_Controller:u0" File: D:/dev/ece241/project/finalproject/audio/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: D:/dev/ece241/project/finalproject/audio/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: D:/dev/ece241/project/finalproject/audio/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: D:/dev/ece241/project/finalproject/audio/avconf/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "datapath_intermediate_vga" for hierarchy "datapath_intermediate_vga:sarhad" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 58
Warning (10230): Verilog HDL assignment warning at datapath_intermediate_vga.v(93): truncated value with size 32 to match size of target (4) File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 93
Warning (10230): Verilog HDL assignment warning at datapath_intermediate_vga.v(97): truncated value with size 32 to match size of target (10) File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 97
Warning (10230): Verilog HDL assignment warning at datapath_intermediate_vga.v(134): truncated value with size 32 to match size of target (4) File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 134
Warning (10230): Verilog HDL assignment warning at datapath_intermediate_vga.v(138): truncated value with size 32 to match size of target (10) File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 138
Warning (10230): Verilog HDL assignment warning at datapath_intermediate_vga.v(181): truncated value with size 32 to match size of target (4) File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 181
Warning (10230): Verilog HDL assignment warning at datapath_intermediate_vga.v(185): truncated value with size 32 to match size of target (10) File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 185
Warning (10230): Verilog HDL assignment warning at datapath_intermediate_vga.v(224): truncated value with size 32 to match size of target (4) File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 224
Warning (10230): Verilog HDL assignment warning at datapath_intermediate_vga.v(227): truncated value with size 32 to match size of target (10) File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 227
Warning (10230): Verilog HDL assignment warning at datapath_intermediate_vga.v(264): truncated value with size 32 to match size of target (4) File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 264
Warning (10230): Verilog HDL assignment warning at datapath_intermediate_vga.v(267): truncated value with size 32 to match size of target (10) File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 267
Info (12128): Elaborating entity "vga_main" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0" File: D:/dev/ece241/project/finalproject/datapath_intermediate_vga.v Line: 22
Info (12128): Elaborating entity "vga_adapter" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA" File: D:/dev/ece241/project/finalproject/vga/vga_main.v Line: 21
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_address_translator:user_input_translator" File: D:/dev/ece241/project/finalproject/vga/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory" File: D:/dev/ece241/project/finalproject/vga/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory" File: D:/dev/ece241/project/finalproject/vga/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: D:/dev/ece241/project/finalproject/vga/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "grid.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4m1.tdf
    Info (12023): Found entity 1: altsyncram_b4m1 File: D:/dev/ece241/project/finalproject/db/altsyncram_b4m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_b4m1" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated" File: d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: D:/dev/ece241/project/finalproject/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated|decode_7la:decode2" File: D:/dev/ece241/project/finalproject/db/altsyncram_b4m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: D:/dev/ece241/project/finalproject/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated|decode_01a:rden_decode_b" File: D:/dev/ece241/project/finalproject/db/altsyncram_b4m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: D:/dev/ece241/project/finalproject/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4m1:auto_generated|mux_ofb:mux3" File: D:/dev/ece241/project/finalproject/db/altsyncram_b4m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll" File: D:/dev/ece241/project/finalproject/vga/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/dev/ece241/project/finalproject/vga/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/dev/ece241/project/finalproject/vga/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: D:/dev/ece241/project/finalproject/vga/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: D:/dev/ece241/project/finalproject/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: d:/windows/applications/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_controller:controller" File: D:/dev/ece241/project/finalproject/vga/vga_adapter.v Line: 262
Info (12128): Elaborating entity "control_vga" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|control_vga:c0" File: D:/dev/ece241/project/finalproject/vga/vga_main.v Line: 28
Info (10264): Verilog HDL Case Statement information at vga_main.v(236): all case item expressions in this case statement are onehot File: D:/dev/ece241/project/finalproject/vga/vga_main.v Line: 236
Info (12128): Elaborating entity "datapath_vga" for hierarchy "datapath_intermediate_vga:sarhad|vga_main:v0|datapath_vga:d0" File: D:/dev/ece241/project/finalproject/vga/vga_main.v Line: 29
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 967
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "audio_main:defne|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: D:/dev/ece241/project/finalproject/db/altsyncram_n3i1.tdf Line: 967
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_main:defne|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: D:/dev/ece241/project/finalproject/audio/avconf/avconf.v Line: 131
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 16
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 16
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 16
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 16
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 16
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 16
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 17
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/dev/ece241/project/finalproject/finalproject.v Line: 18
    Warning (13410): Pin "VGA_R[8]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 19
    Warning (13410): Pin "VGA_R[9]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 19
    Warning (13410): Pin "VGA_G[8]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 19
    Warning (13410): Pin "VGA_G[9]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 19
    Warning (13410): Pin "VGA_B[8]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 19
    Warning (13410): Pin "VGA_B[9]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 19
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/dev/ece241/project/finalproject/finalproject.v Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 120 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance audio_main:defne|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/dev/ece241/project/finalproject/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance datapath_intermediate_vga:sarhad|vga_main:v0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/dev/ece241/project/finalproject/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 43 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_0[0]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[1]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[2]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[3]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[4]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[5]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[6]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[7]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[8]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[9]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[10]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[11]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[12]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[13]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[14]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[15]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[16]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[17]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[18]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[19]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[20]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[21]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[22]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[23]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[24]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[25]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[26]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[27]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[28]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[29]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[30]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[31]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[32]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[33]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "GPIO_0[34]" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 6
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/dev/ece241/project/finalproject/finalproject.v Line: 7
Info (21057): Implemented 1161 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 62 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 840 logic cells
    Info (21064): Implemented 202 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 152 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Mon Nov 26 13:17:53 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:28


