<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v.html" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v</a>
defines: 
time_elapsed: 1.440s
ram usage: 40032 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpuuzo39nn/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v.html" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v:27</a>: No timescale set for &#34;fpu_in2_gt_in1_3b&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v:27</a>: Compile module &#34;work@fpu_in2_gt_in1_3b&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v:27</a>: Top level module &#34;work@fpu_in2_gt_in1_3b&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpuuzo39nn/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_fpu_in2_gt_in1_3b
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpuuzo39nn/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpuuzo39nn/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@fpu_in2_gt_in1_3b)
 |vpiName:work@fpu_in2_gt_in1_3b
 |uhdmallPackages:
 \_package: builtin, parent:work@fpu_in2_gt_in1_3b
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@fpu_in2_gt_in1_3b, file:<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v.html" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v</a>, line:27, parent:work@fpu_in2_gt_in1_3b
   |vpiDefName:work@fpu_in2_gt_in1_3b
   |vpiFullName:work@fpu_in2_gt_in1_3b
   |vpiPort:
   \_port: (din1), line:28
     |vpiName:din1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din1), line:28
         |vpiName:din1
         |vpiFullName:work@fpu_in2_gt_in1_3b.din1
   |vpiPort:
   \_port: (din2), line:29
     |vpiName:din2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2), line:29
         |vpiName:din2
         |vpiFullName:work@fpu_in2_gt_in1_3b.din2
   |vpiPort:
   \_port: (din2_neq_din1), line:31
     |vpiName:din2_neq_din1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_neq_din1), line:44
         |vpiName:din2_neq_din1
         |vpiFullName:work@fpu_in2_gt_in1_3b.din2_neq_din1
         |vpiNetType:1
   |vpiPort:
   \_port: (din2_gt_din1), line:32
     |vpiName:din2_gt_din1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_gt_din1), line:45
         |vpiName:din2_gt_din1
         |vpiFullName:work@fpu_in2_gt_in1_3b.din2_gt_din1
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:48
     |vpiRhs:
     \_operation: , line:48
       |vpiOpType:4
       |vpiOperand:
       \_operation: , line:48
         |vpiOpType:30
         |vpiOperand:
         \_ref_obj: (din1), line:48
           |vpiName:din1
           |vpiFullName:work@fpu_in2_gt_in1_3b.din1
         |vpiOperand:
         \_ref_obj: (din2), line:48
           |vpiName:din2
           |vpiFullName:work@fpu_in2_gt_in1_3b.din2
     |vpiLhs:
     \_part_select: , line:48, parent:din2_eq_din1
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (din2_eq_din1)
       |vpiLeftRange:
       \_constant: , line:48
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:48
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:50
     |vpiRhs:
     \_operation: , line:50
       |vpiOpType:3
       |vpiOperand:
       \_operation: , line:50
         |vpiOpType:5
         |vpiOperand:
         \_ref_obj: (din2_eq_din1), line:50
           |vpiName:din2_eq_din1
           |vpiFullName:work@fpu_in2_gt_in1_3b.din2_eq_din1
     |vpiLhs:
     \_ref_obj: (din2_neq_din1), line:50
       |vpiName:din2_neq_din1
       |vpiFullName:work@fpu_in2_gt_in1_3b.din2_neq_din1
   |vpiContAssign:
   \_cont_assign: , line:52
     |vpiRhs:
     \_operation: , line:52
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:52
         |vpiOpType:27
         |vpiOperand:
         \_operation: , line:52
           |vpiOpType:26
           |vpiOperand:
           \_operation: , line:52
             |vpiOpType:3
             |vpiOperand:
             \_bit_select: (din1), line:52
               |vpiName:din1
               |vpiIndex:
               \_constant: , line:52
                 |vpiConstType:7
                 |vpiDecompile:2
                 |vpiSize:32
                 |INT:2
           |vpiOperand:
           \_bit_select: (din2), line:52
             |vpiName:din2
             |vpiFullName:work@fpu_in2_gt_in1_3b.din2
             |vpiIndex:
             \_constant: , line:52
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiOperand:
         \_operation: , line:53
           |vpiOpType:26
           |vpiOperand:
           \_operation: , line:53
             |vpiOpType:26
             |vpiOperand:
             \_bit_select: (din2_eq_din1), line:53
               |vpiName:din2_eq_din1
               |vpiFullName:work@fpu_in2_gt_in1_3b.din2_eq_din1
               |vpiIndex:
               \_constant: , line:53
                 |vpiConstType:7
                 |vpiDecompile:2
                 |vpiSize:32
                 |INT:2
             |vpiOperand:
             \_operation: , line:53
               |vpiOpType:3
               |vpiOperand:
               \_bit_select: (din1), line:53
                 |vpiName:din1
                 |vpiIndex:
                 \_constant: , line:53
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
           |vpiOperand:
           \_bit_select: (din2), line:53
             |vpiName:din2
             |vpiFullName:work@fpu_in2_gt_in1_3b.din2
             |vpiIndex:
             \_constant: , line:53
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiOperand:
       \_operation: , line:54
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:54
           |vpiOpType:26
           |vpiOperand:
           \_operation: , line:54
             |vpiOpType:5
             |vpiOperand:
             \_part_select: , line:54, parent:din2_eq_din1
               |vpiConstantSelect:1
               |vpiParent:
               \_ref_obj: (din2_eq_din1)
               |vpiLeftRange:
               \_constant: , line:54
                 |vpiConstType:7
                 |vpiDecompile:2
                 |vpiSize:32
                 |INT:2
               |vpiRightRange:
               \_constant: , line:54
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiOperand:
           \_operation: , line:54
             |vpiOpType:3
             |vpiOperand:
             \_bit_select: (din1), line:54
               |vpiName:din1
               |vpiIndex:
               \_constant: , line:54
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
         |vpiOperand:
         \_bit_select: (din2), line:54
           |vpiName:din2
           |vpiFullName:work@fpu_in2_gt_in1_3b.din2
           |vpiIndex:
           \_constant: , line:54
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiLhs:
     \_ref_obj: (din2_gt_din1), line:52
       |vpiName:din2_gt_din1
       |vpiFullName:work@fpu_in2_gt_in1_3b.din2_gt_din1
   |vpiNet:
   \_logic_net: (din2_eq_din1), line:43
     |vpiName:din2_eq_din1
     |vpiFullName:work@fpu_in2_gt_in1_3b.din2_eq_din1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (din2_neq_din1), line:44
   |vpiNet:
   \_logic_net: (din2_gt_din1), line:45
   |vpiNet:
   \_logic_net: (din1), line:28
   |vpiNet:
   \_logic_net: (din2), line:29
 |uhdmtopModules:
 \_module: work@fpu_in2_gt_in1_3b (work@fpu_in2_gt_in1_3b), file:<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v.html" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3b.v</a>, line:27
   |vpiDefName:work@fpu_in2_gt_in1_3b
   |vpiName:work@fpu_in2_gt_in1_3b
   |vpiPort:
   \_port: (din1), line:28, parent:work@fpu_in2_gt_in1_3b
     |vpiName:din1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din1), line:28, parent:work@fpu_in2_gt_in1_3b
         |vpiName:din1
         |vpiFullName:work@fpu_in2_gt_in1_3b.din1
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (din2), line:29, parent:work@fpu_in2_gt_in1_3b
     |vpiName:din2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2), line:29, parent:work@fpu_in2_gt_in1_3b
         |vpiName:din2
         |vpiFullName:work@fpu_in2_gt_in1_3b.din2
         |vpiRange:
         \_range: , line:37
           |vpiLeftRange:
           \_constant: , line:37
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:37
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (din2_neq_din1), line:31, parent:work@fpu_in2_gt_in1_3b
     |vpiName:din2_neq_din1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_neq_din1), line:44, parent:work@fpu_in2_gt_in1_3b
         |vpiName:din2_neq_din1
         |vpiFullName:work@fpu_in2_gt_in1_3b.din2_neq_din1
         |vpiNetType:1
   |vpiPort:
   \_port: (din2_gt_din1), line:32, parent:work@fpu_in2_gt_in1_3b
     |vpiName:din2_gt_din1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_gt_din1), line:45, parent:work@fpu_in2_gt_in1_3b
         |vpiName:din2_gt_din1
         |vpiFullName:work@fpu_in2_gt_in1_3b.din2_gt_din1
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (din2_eq_din1), line:43, parent:work@fpu_in2_gt_in1_3b
     |vpiName:din2_eq_din1
     |vpiFullName:work@fpu_in2_gt_in1_3b.din2_eq_din1
     |vpiNetType:1
     |vpiRange:
     \_range: , line:43
       |vpiLeftRange:
       \_constant: , line:43
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:43
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (din2_neq_din1), line:44, parent:work@fpu_in2_gt_in1_3b
   |vpiNet:
   \_logic_net: (din2_gt_din1), line:45, parent:work@fpu_in2_gt_in1_3b
   |vpiNet:
   \_logic_net: (din1), line:28, parent:work@fpu_in2_gt_in1_3b
   |vpiNet:
   \_logic_net: (din2), line:29, parent:work@fpu_in2_gt_in1_3b
Object: \work_fpu_in2_gt_in1_3b of type 3000
Object: \work_fpu_in2_gt_in1_3b of type 32
Object: \din1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \din2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \din2_neq_din1 of type 44
Object: \din2_gt_din1 of type 44
Object: \din2_eq_din1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \din2_neq_din1 of type 36
Object: \din2_gt_din1 of type 36
Object: \din1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \din2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_fpu_in2_gt_in1_3b of type 32
Object: \din1 of type 44
Object: \din2 of type 44
Object: \din2_neq_din1 of type 44
Object: \din2_gt_din1 of type 44
Object:  of type 8
Object:  of type 42
Object: \din2_eq_din1 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \din1 of type 608
Object: \din2 of type 608
Object:  of type 8
Object: \din2_neq_din1 of type 608
Object:  of type 39
Object:  of type 39
Object: \din2_eq_din1 of type 608
ERROR: Encountered unhandled operation: 5

</pre>
</body>