<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Pipeline.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PipelinedProcessor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PipelinedProcessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PipelinedProcessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PipelinedProcessor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PipelinedProcessor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PipelinedProcessor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PipelinedProcessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PipelinedProcessor.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PipelinedProcessor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PipelinedProcessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RegisterFile.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipelineTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pipelineTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pipelineTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1493749251" xil_pn:in_ck="8418941302498241358" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1493749251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="DECODE.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Extender16to32.vhd"/>
      <outfile xil_pn:name="Forwarding_Unit.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="Incrementor.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="PipelinedProcessor.vhd"/>
      <outfile xil_pn:name="Reg1Bit.vhd"/>
      <outfile xil_pn:name="Reg1BitR.vhd"/>
      <outfile xil_pn:name="Reg32Bit.vhd"/>
      <outfile xil_pn:name="Reg32BitR.vhd"/>
      <outfile xil_pn:name="Reg4Bit.vhd"/>
      <outfile xil_pn:name="Reg4BitR.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="Stall_Unit.vhd"/>
      <outfile xil_pn:name="Table.vhd"/>
      <outfile xil_pn:name="compareModule.vhd"/>
      <outfile xil_pn:name="demux1bit.vhd"/>
      <outfile xil_pn:name="demux2to4.vhd"/>
      <outfile xil_pn:name="demux3to8.vhd"/>
      <outfile xil_pn:name="demux4to16.vhd"/>
      <outfile xil_pn:name="demux5to32.vhd"/>
      <outfile xil_pn:name="flipflop.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux16bit.vhd"/>
      <outfile xil_pn:name="mux16to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux32Bit.vhd"/>
      <outfile xil_pn:name="mux32to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux5Bit.vhd"/>
      <outfile xil_pn:name="mux8to1_32Bit.vhd"/>
      <outfile xil_pn:name="pipelineTest.vhd"/>
      <outfile xil_pn:name="top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1493749251" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-673381114762173716" xil_pn:start_ts="1493749251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493749251" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8272507753114293230" xil_pn:start_ts="1493749251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493749251" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="262565064606870872" xil_pn:start_ts="1493749251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493749251" xil_pn:in_ck="8418941302498241358" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1493749251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="DECODE.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Extender16to32.vhd"/>
      <outfile xil_pn:name="Forwarding_Unit.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="Incrementor.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="PipelinedProcessor.vhd"/>
      <outfile xil_pn:name="Reg1Bit.vhd"/>
      <outfile xil_pn:name="Reg1BitR.vhd"/>
      <outfile xil_pn:name="Reg32Bit.vhd"/>
      <outfile xil_pn:name="Reg32BitR.vhd"/>
      <outfile xil_pn:name="Reg4Bit.vhd"/>
      <outfile xil_pn:name="Reg4BitR.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="Stall_Unit.vhd"/>
      <outfile xil_pn:name="Table.vhd"/>
      <outfile xil_pn:name="compareModule.vhd"/>
      <outfile xil_pn:name="demux1bit.vhd"/>
      <outfile xil_pn:name="demux2to4.vhd"/>
      <outfile xil_pn:name="demux3to8.vhd"/>
      <outfile xil_pn:name="demux4to16.vhd"/>
      <outfile xil_pn:name="demux5to32.vhd"/>
      <outfile xil_pn:name="flipflop.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux16bit.vhd"/>
      <outfile xil_pn:name="mux16to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux32Bit.vhd"/>
      <outfile xil_pn:name="mux32to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux5Bit.vhd"/>
      <outfile xil_pn:name="mux8to1_32Bit.vhd"/>
      <outfile xil_pn:name="pipelineTest.vhd"/>
      <outfile xil_pn:name="top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1493750161" xil_pn:in_ck="8418941302498241358" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1069985124446572486" xil_pn:start_ts="1493750155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="pipelineTest_beh.prj"/>
      <outfile xil_pn:name="pipelineTest_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1493750162" xil_pn:in_ck="4349601310785319077" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5455517016647444551" xil_pn:start_ts="1493750161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="pipelineTest_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1493749219" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1493749219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493749219" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5905094532315551617" xil_pn:start_ts="1493749219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493749219" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="262565064606870872" xil_pn:start_ts="1493749219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493749219" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1493749219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493749219" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3805183447663094589" xil_pn:start_ts="1493749219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493749219" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6080340526466663008" xil_pn:start_ts="1493749219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493749219" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4546162427669621154" xil_pn:start_ts="1493749219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493749244" xil_pn:in_ck="5728880076202966792" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3033311367109932565" xil_pn:start_ts="1493749219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PipelinedProcessor.lso"/>
      <outfile xil_pn:name="PipelinedProcessor.ngc"/>
      <outfile xil_pn:name="PipelinedProcessor.ngr"/>
      <outfile xil_pn:name="PipelinedProcessor.prj"/>
      <outfile xil_pn:name="PipelinedProcessor.stx"/>
      <outfile xil_pn:name="PipelinedProcessor.syr"/>
      <outfile xil_pn:name="PipelinedProcessor.xst"/>
      <outfile xil_pn:name="PipelinedProcessor_vhdl.prj"/>
      <outfile xil_pn:name="PipelinedProcessor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
