WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2599862 heartbeat IPC: 3.846 cumulative IPC: 3.846 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2599863 cumulative IPC: 3.846 (Simulation time: 00 hr 00 min 38 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2599863 cumulative IPC: 3.846 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 7169363 heartbeat IPC: 2.188 cumulative IPC: 2.188 (Simulation time: 00 hr 01 min 43 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 4569501 cumulative IPC: 2.188 (Simulation time: 00 hr 01 min 43 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 4569501 cumulative IPC: 2.188 (Simulation time: 00 hr 01 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_768B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.188 instructions: 10000000 cycles: 4569501
CPU 0 Branch Prediction Accuracy: 99.55% MPKI: 1.692 Average ROB Occupancy at Mispredict: 51.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0003
BRANCH_INDIRECT: 0.0008
BRANCH_CONDITIONAL: 1.62
BRANCH_DIRECT_CALL: 0.0003
BRANCH_INDIRECT_CALL: 0.0008
BRANCH_RETURN: 0.0664

LLC TOTAL        ACCESS:      35030 HIT:      34386 MISS:        644
LLC LOAD         ACCESS:      31287 HIT:      30894 MISS:        393
LLC RFO          ACCESS:        236 HIT:        205 MISS:         31
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1668 HIT:       1668 MISS:          0
LLC TRANSLATION  ACCESS:       1839 HIT:       1619 MISS:        220
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 218.2 cycles
cpu0_DTLB TOTAL        ACCESS:    3073328 HIT:    2908012 MISS:     165316
cpu0_DTLB LOAD         ACCESS:    3073328 HIT:    2908012 MISS:     165316
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.269 cycles
cpu0_ITLB TOTAL        ACCESS:       2078 HIT:       2078 MISS:          0
cpu0_ITLB LOAD         ACCESS:       2078 HIT:       2078 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3102528 HIT:     264195 MISS:    2838333
cpu0_L1D LOAD         ACCESS:    2992180 HIT:     165308 MISS:    2826872
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     102897 HIT:      98009 MISS:       4888
cpu0_L1D TRANSLATION  ACCESS:       7451 HIT:        878 MISS:       6573
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0.9344 cycles
cpu0_L1I TOTAL        ACCESS:       2094 HIT:       2080 MISS:         14
cpu0_L1I LOAD         ACCESS:       2094 HIT:       2080 MISS:         14
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 228.3 cycles
cpu0_L2C TOTAL        ACCESS:     489330 HIT:     455964 MISS:      33366
cpu0_L2C LOAD         ACCESS:     475104 HIT:     443817 MISS:      31287
cpu0_L2C RFO          ACCESS:       1685 HIT:       1449 MISS:        236
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       5975 HIT:       5971 MISS:          4
cpu0_L2C TRANSLATION  ACCESS:       6566 HIT:       4727 MISS:       1839
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 24.23 cycles
cpu0_STLB TOTAL        ACCESS:      82863 HIT:      77781 MISS:       5082
cpu0_STLB LOAD         ACCESS:      82863 HIT:      77781 MISS:       5082
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 44.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         30
  ROW_BUFFER_MISS:        614
 AVG DBUS CONGESTED CYCLE: 3.868
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        110
  FULL:        392
