$date
	Sun Oct 23 06:53:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1010849
b1 !
1"
#1010850
b1 &
b1 %
1$
#1010851
0"
#1010854
1#
#1010858
b0 &
b0 %
0#
0$
#1963576
b10100 !
1"
#1963578
b10100 &
b10100 %
1$
#1963579
0"
#1963582
b1010 &
b1010 %
#1963586
b101 &
b101 %
#1963590
b10000 &
b10000 %
#1963594
b1000 &
b1000 %
#1963598
b100 &
b100 %
#1963602
b10 &
b10 %
#1963606
b1 &
1#
b1 %
#1963610
b0 &
b0 %
0#
0$
#2982159
b1100 !
1"
#2982162
b1100 &
b1100 %
1$
#2982163
0"
#2982166
b110 &
b110 %
#2982170
b11 &
b11 %
#2982174
b1010 &
b1010 %
#2982178
b101 &
b101 %
#2982182
b10000 &
b10000 %
#2982186
b1000 &
b1000 %
#2982190
b100 &
b100 %
#2982194
b10 &
b10 %
#2982198
b1 &
1#
b1 %
#2982202
b0 &
b0 %
0#
0$
#4500012
