$date
	Mon Jan  3 12:50:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module maj_state_machine_3x8_decoder_tb $end
$var wire 32 ! write_data [31:0] $end
$var wire 1 " execute_MIG $end
$var wire 32 # data_bus_MIG_mem [31:0] $end
$var wire 5 $ address_MIG [4:0] $end
$var wire 1 % WE $end
$var wire 1 & OE $end
$var wire 1 ' CS $end
$var reg 32 ( MAJ_OP_REG [31:0] $end
$var reg 5 ) address_start [4:0] $end
$var reg 1 * clk $end
$var reg 1 + enable $end
$var reg 1 , in $end
$var reg 1 - rstn $end
$scope module uut $end
$var wire 32 . MAJ_OP_REG [31:0] $end
$var wire 5 / address_start [4:0] $end
$var wire 1 * clk $end
$var wire 1 + enable $end
$var wire 1 , in $end
$var wire 1 - rstn $end
$var wire 32 0 data_bus_MIG_mem [31:0] $end
$var reg 1 ' CS $end
$var reg 1 & OE $end
$var reg 1 1 OE_reg1 $end
$var reg 1 % WE $end
$var reg 5 2 address_MIG [4:0] $end
$var reg 32 3 data_bus_MIG_mem_reg [31:0] $end
$var reg 32 4 data_in_from_MIG_temp [31:0] $end
$var reg 1 " execute_MIG $end
$var reg 3 5 state [2:0] $end
$var reg 32 6 write_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6
bx 5
bx 4
bx 3
bx 2
x1
bx 0
bx /
bx .
x-
x,
x+
x*
bx )
bx (
x'
x&
x%
bx $
bx #
x"
bx !
$end
#5
b0 5
b0 4
0"
0'
bz $
bz 2
bz !
bz 6
1*
0+
0-
#10
0*
#15
bz #
bz 0
1'
1&
0%
11
bx 4
b11 $
b11 2
1"
b1 5
1*
b11 )
b11 /
b1101000000000000000000000000000 (
b1101000000000000000000000000000 .
1+
1-
#20
0*
#25
b0xxx000x000000000000000000000000 #
b0xxx000x000000000000000000000000 0
0&
1%
b100 $
b100 2
01
b0xxx000x000000000000000000000000 3
b10 5
1*
#30
0*
#35
b101 $
b101 2
b11 5
1*
#40
0*
#45
b0xxx000x000000000000000000000000 4
b100 5
1*
#50
0*
#55
bz $
bz 2
b0 5
1*
#60
0*
#65
bz #
bz 0
1&
0%
11
b11 $
b11 2
b1 5
1*
#70
0*
#75
b0xx0000x000000000000000000000000 #
b0xx0000x000000000000000000000000 0
0&
1%
b100 $
b100 2
01
b0xx0000x000000000000000000000000 3
b10 5
1*
#80
0*
#85
b101 $
b101 2
b11 5
1*
#90
0*
#95
b0xx0000x000000000000000000000000 4
b100 5
1*
