#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Nov  4 20:35:20 2023
# Process ID: 910
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 919
INFO: [Synth 8-11241] undeclared symbol 'sys_rst', assumed default net type 'wire' [/home/fpga/hdl/top_level.sv:104]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'bto7s' [/home/fpga/hdl/seven_segment_controller.sv:78]
INFO: [Synth 8-9937] previous definition of design element 'bto7s' is here [/home/fpga/hdl/bto7s.sv:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1992.379 ; gain = 379.738 ; free physical = 3359 ; free virtual = 8840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'audio_clk_wiz' [/home/fpga/hdl/audio_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 57.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 11.750000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'audio_clk_wiz' (0#1) [/home/fpga/hdl/audio_clk_wiz.v:68]
WARNING: [Synth 8-6104] Input port 'pmodb' has an internal driver [/home/fpga/hdl/top_level.sv:60]
WARNING: [Synth 8-6104] Input port 'pmodb' has an internal driver [/home/fpga/hdl/top_level.sv:64]
INFO: [Synth 8-6157] synthesizing module 'i2s' [/home/fpga/hdl/i2s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'i2s' (0#1) [/home/fpga/hdl/i2s.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/hdl/seven_segment_controller.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/hdl/seven_segment_controller.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/hdl/top_level.sv:1]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/fpga/hdl/top_level.sv:33]
WARNING: [Synth 8-3848] Net spkl in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:11]
WARNING: [Synth 8-3848] Net spkr in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:12]
WARNING: [Synth 8-3848] Net uart_txd in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:14]
WARNING: [Synth 8-3848] Net sys_rst in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:104]
WARNING: [Synth 8-7129] Port spkl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port spkr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_txd in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_rxd in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.348 ; gain = 444.707 ; free physical = 3230 ; free virtual = 8713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2072.191 ; gain = 459.551 ; free physical = 3227 ; free virtual = 8711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2072.191 ; gain = 459.551 ; free physical = 3227 ; free virtual = 8711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.129 ; gain = 0.000 ; free physical = 3221 ; free virtual = 8706
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'pmodbclk'. [/home/fpga/xdc/top_level.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [/home/fpga/xdc/top_level.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [/home/fpga/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [/home/fpga/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [/home/fpga/xdc/top_level.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [/home/fpga/xdc/top_level.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [/home/fpga/xdc/top_level.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [/home/fpga/xdc/top_level.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [/home/fpga/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [/home/fpga/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic_clk'. [/home/fpga/xdc/top_level.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic_data'. [/home/fpga/xdc/top_level.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic*'. [/home/fpga/xdc/top_level.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.914 ; gain = 0.000 ; free physical = 3191 ; free virtual = 8691
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.914 ; gain = 0.000 ; free physical = 3191 ; free virtual = 8691
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3190 ; free virtual = 8690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3190 ; free virtual = 8690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3190 ; free virtual = 8690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3189 ; free virtual = 8690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port spkl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port spkr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_txd in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_rxd in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3158 ; free virtual = 8665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3150 ; free virtual = 8664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3150 ; free virtual = 8664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3150 ; free virtual = 8664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3150 ; free virtual = 8664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3150 ; free virtual = 8664
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pmodb_IBUF[1] with 1st driver pin 'pmodb_IBUF[1]_inst/O' [/home/fpga/hdl/top_level.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pmodb_IBUF[1] with 2nd driver pin 'prev_lrcl_clk_i_1/O' [/home/fpga/hdl/top_level.sv:41]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pmodb_IBUF[3] with 1st driver pin 'pmodb_IBUF[3]_inst/O' [/home/fpga/hdl/top_level.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pmodb_IBUF[3] with 2nd driver pin 'i2s_clk_counter_reg[4]/Q' [/home/fpga/hdl/top_level.sv:41]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3150 ; free virtual = 8664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3150 ; free virtual = 8664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3150 ; free virtual = 8664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3150 ; free virtual = 8664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |     8|
|3     |LUT1       |    12|
|4     |LUT2       |     6|
|5     |LUT3       |     5|
|6     |LUT4       |    21|
|7     |LUT5       |    81|
|8     |LUT6       |    35|
|9     |MMCME2_ADV |     1|
|10    |FDRE       |   255|
|11    |FDSE       |     1|
|12    |IBUF       |    20|
|13    |OBUF       |    38|
|14    |OBUFT      |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.914 ; gain = 540.273 ; free physical = 3150 ; free virtual = 8664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2152.914 ; gain = 459.551 ; free physical = 3150 ; free virtual = 8664
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.922 ; gain = 540.273 ; free physical = 3149 ; free virtual = 8665
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.922 ; gain = 0.000 ; free physical = 3148 ; free virtual = 8664
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'pmodbclk'. [/home/fpga/xdc/top_level.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [/home/fpga/xdc/top_level.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [/home/fpga/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [/home/fpga/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [/home/fpga/xdc/top_level.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [/home/fpga/xdc/top_level.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [/home/fpga/xdc/top_level.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [/home/fpga/xdc/top_level.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [/home/fpga/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [/home/fpga/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic_clk'. [/home/fpga/xdc/top_level.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic_data'. [/home/fpga/xdc/top_level.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic*'. [/home/fpga/xdc/top_level.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.922 ; gain = 0.000 ; free physical = 3426 ; free virtual = 8943
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6a1e0c89
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 76 Warnings, 31 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.922 ; gain = 859.219 ; free physical = 3426 ; free virtual = 8944
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1955.252; main = 1671.877; forked = 431.342
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3127.723; main = 2152.918; forked = 974.805
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.922 ; gain = 0.000 ; free physical = 3425 ; free virtual = 8944
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net pmodb_IBUF[1] has multiple drivers: mic_1/prev_lrcl_clk_i_1/O, and pmodb_IBUF[1]_inst/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net pmodb_IBUF[3] has multiple drivers: pmodb_IBUF[3]_inst/O, and i2s_clk_counter_reg[4]/Q.
INFO: [Project 1-461] DRC finished with 2 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2255.586 ; gain = 19.879 ; free physical = 3365 ; free virtual = 8901
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

    while executing
"opt_design"
    (file "build.tcl" line 37)
INFO: [Common 17-206] Exiting Vivado at Sat Nov  4 20:35:47 2023...
