Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 08 10:57:15 2017
| Host         : IFI-DEARNE running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab4_top_control_sets_placed.rpt
| Design       : lab4_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    62 |
| Minimum Number of register sites lost to control set restrictions |   151 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             127 |           46 |
| No           | No                    | Yes                    |              70 |           23 |
| No           | Yes                   | No                     |              82 |           23 |
| Yes          | No                    | No                     |             413 |           94 |
| Yes          | No                    | Yes                    |             327 |           94 |
| Yes          | Yes                   | No                     |              30 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                             |                                                                              Enable Signal                                                                             |                                                                         Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_div                           |                                                                                                                                                                        | pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rst_div                                                                                                                        |                2 |              2 |
|  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_div                           |                                                                                                                                                                        | arst_IBUF                                                                                                                                                       |                1 |              2 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                                 |                1 |              2 |
|  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/CLK                                |                                                                                                                                                                        | arst_IBUF                                                                                                                                                       |                1 |              2 |
|  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_div                           |                                                                                                                                                                        |                                                                                                                                                                 |                2 |              2 |
|  mclk_IBUF_BUFG                                                      |                                                                                                                                                                        | arst_IBUF                                                                                                                                                       |                1 |              2 |
|  mclk_IBUF_BUFG                                                      |                                                                                                                                                                        | rst_mclk_s2                                                                                                                                                     |                2 |              3 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | axi4pifb_0/FSM_sequential_fsm_state[3]_i_1_n_0                                                                                                                         | lab4processor_0/FSM_sequential_fsm_state_reg[3]                                                                                                                 |                2 |              4 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                                 |                1 |              4 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                                 |                1 |              4 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                                 |                1 |              4 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                                 |                1 |              4 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                             |                3 |              5 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | axi4pifb_0/mem_ack_wr_i_1_n_0                                                                                                                                          | lab4processor_0/FSM_sequential_fsm_state_reg[3]                                                                                                                 |                3 |              6 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                     | lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                4 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/rwtest_i_reg[24][3]                                                                                                                                         | rst_mclk_s2                                                                                                                                                     |                1 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/setpoint_i_reg[7][0]                                                                                                                                        | rst_mclk_s2                                                                                                                                                     |                3 |              8 |
|  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/CLK                                | pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp0                                                                                                                  |                                                                                                                                                                 |                4 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/rwtest_i_reg[24][2]                                                                                                                                         | rst_mclk_s2                                                                                                                                                     |                3 |              8 |
|  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_div                           | pos_seq7_ctrl_0/CLOCK_RESET_UNIT/err_reg[0]                                                                                                                            | pos_seq7_ctrl_0/POS_CONTROL/REGULATOR/err[7]_i_1_n_0                                                                                                            |                2 |              8 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/setpoint16_i_reg[15][1]                                                                                                                                     | rst_mclk_s2                                                                                                                                                     |                1 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/setpoint16_i_reg[15][0]                                                                                                                                     | rst_mclk_s2                                                                                                                                                     |                2 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/rwtest_i_reg[24][1]                                                                                                                                         | rst_mclk_s2                                                                                                                                                     |                2 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/rwtest_i_reg[24][0]                                                                                                                                         | rst_mclk_s2                                                                                                                                                     |                3 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/E[3]                                                                                                                                                        | rst_mclk_s2                                                                                                                                                     |                2 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/E[2]                                                                                                                                                        | rst_mclk_s2                                                                                                                                                     |                6 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/E[1]                                                                                                                                                        | rst_mclk_s2                                                                                                                                                     |                1 |              8 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/E[0]                                                                                                                                                        | rst_mclk_s2                                                                                                                                                     |                3 |              8 |
|  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/CLK                                | pos_seq7_ctrl_0/CLOCK_RESET_UNIT/E[0]                                                                                                                                  |                                                                                                                                                                 |                4 |             11 |
|  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/CLK                                |                                                                                                                                                                        |                                                                                                                                                                 |               10 |             11 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                                 |                6 |             12 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                 |                3 |             12 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                 |                3 |             12 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                                 |                5 |             12 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                                 |                4 |             12 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                                 |                3 |             12 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                                 |                4 |             13 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                                 |                2 |             14 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                 |                2 |             14 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | axi4pifb_0/pif_regcs_i[0]_i_1_n_0                                                                                                                                      | lab4processor_0/FSM_sequential_fsm_state_reg[3]                                                                                                                 |                4 |             15 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | lab4processor_0/FSM_sequential_fsm_state_reg[3]                                                                                                                 |                5 |             16 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                                 |                4 |             20 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | axi4pifb_0/axi_arready                                                                                                                                                 | lab4processor_0/FSM_sequential_fsm_state_reg[3]                                                                                                                 |                6 |             24 |
|  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/CLK                                | pos_seq7_ctrl_0/SEG7_CONTROL/display_number[31]_i_1_n_0                                                                                                                | pos_seq7_ctrl_0/CLOCK_RESET_UNIT/AR[0]                                                                                                                          |               11 |             32 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | axi4pifb_0/pif_wdata[31]_i_1_n_0                                                                                                                                       | lab4processor_0/FSM_sequential_fsm_state_reg[3]                                                                                                                 |                6 |             32 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | axi4pifb_0/axi_rdata[31]_i_1_n_0                                                                                                                                       | lab4processor_0/FSM_sequential_fsm_state_reg[3]                                                                                                                 |               10 |             33 |
|  mclk_IBUF_BUFG                                                      | axi4pifb_0/rdata_2pif_reg[31]                                                                                                                                          | rst_mclk_s2                                                                                                                                                     |               12 |             33 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                                 |               10 |             34 |
|  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/CLK                                |                                                                                                                                                                        | pos_seq7_ctrl_0/CLOCK_RESET_UNIT/AR[0]                                                                                                                          |               11 |             43 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                                 |               10 |             46 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                                 |                8 |             46 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                 |                9 |             46 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                 |               10 |             46 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                                 |                8 |             47 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                 |                9 |             47 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 | axi4pifb_0/axi_awready                                                                                                                                                 | lab4processor_0/FSM_sequential_fsm_state_reg[3]                                                                                                                 |               13 |             60 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               16 |             69 |
|  lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        |                                                                                                                                                                 |               35 |            115 |
+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


