URL: ftp://ftp.cse.ucsc.edu/pub/tr/ucsc-crl-92-06.ps.Z
Refering-URL: ftp://ftp.cse.ucsc.edu/pub/tr/README.html
Root-URL: http://www.cse.ucsc.edu
Title: "MIS: A Multiple-Level Logic Optimization System," IEEE Transactions on Computer-Aided Design of Integrated Circuits and
Author: [] R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, [] K. Karplus, "Xmap: 
Date: 1062-1081, Nov. 1987.  19  
Address: Drive, San Jose, CA 95124, 1991.  Street, Suite 102, Berkeley, CA 94710, 1990.  
Affiliation: Logic  
Note: [14] XILINX 2000/3000 Development System Reference Guide: The XNFMAP Program. 2100  vol. CAD-6, pp.  in ACM IEEE 28 th Design Automation Conference Proceedings, (San Franciso, California), pp. 240-243, June 1991. [17] EXEMPLAR: XNFOPT. 2550 Ninth  
Abstract-found: 0
Intro-found: 1
Reference: [1] <author> K. A. El-Ayat, A. El Gamal, R. Guo, J. Chang, R. K. Mak, F. Chiu, E. Z. Hamdy, J. McCollum, and A. Mohsen, </author> <title> "A CMOS electrically configurable gate array," </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> vol. 24, </volume> <pages> pp. 752-762, </pages> <month> June </month> <year> 1989. </year>
Reference: [2] <author> XILINX: </author> <title> The Programmable Gate Array Data Book. 2100 Logic Drive, </title> <address> San Jose, CA 95124, </address> <year> 1991. </year>
Reference: [3] <author> R. Murgai, Y. Nishizaki, N. Shenoy, R. K. Brayton, and A. Sangiovanni-Vincentelli, </author> <title> "Logic synthesis for programmable gate arrays," </title> <booktitle> in ACM IEEE 27 th Design Automation Conference Proceedings, </booktitle> <address> (Orlando, Florida), </address> <pages> pp. 620-625, </pages> <month> June </month> <year> 1990. </year>
Reference: [4] <author> R. Murgai, N. Shenoy, R. K. Brayton, and A. Sangiovanni-Vincentelli, </author> <title> "Improved logic synthesis algorithms for table look up architectures," </title> <booktitle> in IEEE International Conference on Computer-Aided Design ICCAD-91, </booktitle> <address> (Santa Clara, California), </address> <pages> pp. 564-567, </pages> <month> November </month> <year> 1991. </year>
Reference: [5] <author> N.-S. Woo, </author> <title> "A heuristic method for FPGA technology mapping based on the edge visibility," </title> <booktitle> in ACM IEEE 28 th Design Automation Conference Proceedings, </booktitle> <address> (San Franciso, California), </address> <pages> pp. 248-251, </pages> <month> June </month> <year> 1991. </year>
Reference: [6] <author> R. J. Franics, J. Rose, and K. Chung, "Chortle: </author> <title> A technology mapping program for lookup table-based field programmable gate arrays," </title> <booktitle> in ACM IEEE 27 th Design Automation Conference Proceedings, </booktitle> <address> (Orlando, Florida), </address> <pages> pp. 613-619, </pages> <month> June </month> <year> 1990. </year>
Reference: [7] <author> R. J. Franics, J. Rose, and Z. Vranesic, "Chortle-crf: </author> <title> Fast technology mapping for lookup table-based FPGAs," </title> <booktitle> in ACM IEEE 28 th Design Automation Conference Proceedings, </booktitle> <address> (San Franciso, California), </address> <pages> pp. 227-233, </pages> <month> June </month> <year> 1991. </year>
Reference: [8] <author> F. Dresig, O. Rettig, and U. G. Baitinger, </author> <title> "Logic synthesis for universal logic cells," </title> <booktitle> in Proceedings of International Workshop on Field Programmable Logic and Applications, </booktitle> <address> (Oxford, England), </address> <month> 4-6 September </month> <year> 1991. </year>
Reference: [9] <author> D. Filo, J. Yang, F. Mailhot, and G. </author> <title> Micheli, "Technology Mapping for a Two-Output RAM-based Field-Programmable Gate Arrays," </title> <booktitle> in European Design Automation Conference, </booktitle> <pages> pp. 534-538, </pages> <month> February </month> <year> 1991. </year>
Reference: [10] <author> J. Rose and S. Brown, </author> <title> "Flexibility of interconnection structures for field-programmable gate arrays," </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> vol. 26, </volume> <pages> pp. 277-282, </pages> <month> Mar. </month> <year> 1991. </year>
Reference: [11] <editor> XILINX Application Note: </editor> <title> Fundamentals of Placement and Routing. 2100 Logic Drive, </title> <address> San Jose, CA 95124, </address> <year> 1990. </year>
Reference: [12] <author> A. El Gamal, </author> <title> "Two-Dimensional Stochastic Model for Interconnections in Master Slice Integrated Circuits," </title> <journal> IEEE Transactions on Circuits and Systems, </journal> <volume> vol. 28, </volume> <pages> pp. 127-138, </pages> <month> Feb. </month> <year> 1981. </year>

References-found: 12

