// Seed: 1397753656
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8
    , id_13,
    input id_9,
    output id_10,
    input logic id_11,
    output logic id_12
);
  logic id_14, id_15, id_16;
  reg id_17, id_18;
  logic id_19 = id_14;
  logic id_20;
  assign id_3  = 1;
  assign id_15 = id_8;
  logic id_21;
  logic id_22;
  logic id_23;
  logic id_24;
  always begin
    if (id_13) id_23 = (1'b0);
    else;
  end
  function id_25;
    input logic id_26, id_27;
    id_17 <= 1;
  endfunction
  logic id_28;
  type_0 id_29 (
      id_20,
      1
  );
  assign id_12 = 1;
  always id_3 = 1'b0;
  assign id_19 = 1 == 1'b0;
  logic id_30;
endmodule
`define pp_13 0
