#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55627828e0f0 .scope module, "ripple_counter_tb" "ripple_counter_tb" 2 27;
 .timescale 0 0;
v0x5562782e67f0_0 .var "clk", 0 0;
v0x5562782e68b0_0 .var "dir", 0 0;
v0x5562782e6970_0 .net "q", 3 0, L_0x5562782e7430;  1 drivers
v0x5562782e6a10_0 .var "rst", 0 0;
S_0x55627828e270 .scope module, "dut" "counter" 2 35, 3 19 0, S_0x55627828e0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "control"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 4 "q"
L_0x5562782e6ab0 .functor XOR 1, v0x5562782e68b0_0, L_0x5562782e6b20, C4<0>, C4<0>;
L_0x5562782e6c60 .functor XOR 1, v0x5562782e68b0_0, L_0x5562782e6cd0, C4<0>, C4<0>;
L_0x5562782e6dc0 .functor XOR 1, v0x5562782e68b0_0, L_0x5562782e6e30, C4<0>, C4<0>;
v0x5562782e5e70_0 .net *"_s1", 0 0, L_0x5562782e6b20;  1 drivers
v0x5562782e5f50_0 .net *"_s3", 0 0, L_0x5562782e6cd0;  1 drivers
v0x5562782e6030_0 .net *"_s5", 0 0, L_0x5562782e6e30;  1 drivers
v0x5562782e6120_0 .net "clk", 0 0, v0x5562782e67f0_0;  1 drivers
v0x5562782e6210_0 .net "clk1", 0 0, L_0x5562782e6ab0;  1 drivers
v0x5562782e6350_0 .net "clk2", 0 0, L_0x5562782e6c60;  1 drivers
v0x5562782e6440_0 .net "clk3", 0 0, L_0x5562782e6dc0;  1 drivers
v0x5562782e6530_0 .net "control", 0 0, v0x5562782e68b0_0;  1 drivers
v0x5562782e65f0_0 .net "q", 3 0, L_0x5562782e7430;  alias, 1 drivers
v0x5562782e66d0_0 .net "rst", 0 0, v0x5562782e6a10_0;  1 drivers
L_0x5562782e6b20 .part L_0x5562782e7430, 0, 1;
L_0x5562782e6cd0 .part L_0x5562782e7430, 1, 1;
L_0x5562782e6e30 .part L_0x5562782e7430, 2, 1;
L_0x5562782e7430 .concat8 [ 1 1 1 1], v0x5562782b8490_0, v0x5562782e4180_0, v0x5562782e4d90_0, v0x5562782e5920_0;
S_0x5562782c8540 .scope module, "tff0" "tflipflop" 3 28, 4 25 0, S_0x55627828e270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
L_0x5562782e6f60 .functor NOT 1, v0x5562782b8490_0, C4<0>, C4<0>, C4<0>;
v0x5562782e37e0_0 .net "clk", 0 0, v0x5562782e67f0_0;  alias, 1 drivers
v0x5562782e38a0_0 .net "d", 0 0, L_0x5562782e6f60;  1 drivers
v0x5562782e3940_0 .net "q", 0 0, v0x5562782b8490_0;  1 drivers
v0x5562782e3a40_0 .net "rst", 0 0, v0x5562782e6a10_0;  alias, 1 drivers
S_0x5562782c8760 .scope module, "dff" "dflipflop" 4 29, 5 1 0, S_0x5562782c8540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x5562782b9d10_0 .net "clk", 0 0, v0x5562782e67f0_0;  alias, 1 drivers
v0x5562782b90d0_0 .net "d", 0 0, L_0x5562782e6f60;  alias, 1 drivers
v0x5562782b8490_0 .var "q", 0 0;
v0x5562782b77f0_0 .net "rst", 0 0, v0x5562782e6a10_0;  alias, 1 drivers
E_0x5562782c6af0/0 .event negedge, v0x5562782b9d10_0;
E_0x5562782c6af0/1 .event posedge, v0x5562782b77f0_0;
E_0x5562782c6af0 .event/or E_0x5562782c6af0/0, E_0x5562782c6af0/1;
S_0x5562782e3b10 .scope module, "tff1" "tflipflop" 3 29, 4 25 0, S_0x55627828e270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
L_0x5562782e7040 .functor NOT 1, v0x5562782e4180_0, C4<0>, C4<0>, C4<0>;
v0x5562782e43c0_0 .net "clk", 0 0, L_0x5562782e6ab0;  alias, 1 drivers
v0x5562782e4480_0 .net "d", 0 0, L_0x5562782e7040;  1 drivers
v0x5562782e4550_0 .net "q", 0 0, v0x5562782e4180_0;  1 drivers
v0x5562782e4650_0 .net "rst", 0 0, v0x5562782e6a10_0;  alias, 1 drivers
S_0x5562782e3d30 .scope module, "dff" "dflipflop" 4 29, 5 1 0, S_0x5562782e3b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x5562782e3fe0_0 .net "clk", 0 0, L_0x5562782e6ab0;  alias, 1 drivers
v0x5562782e40c0_0 .net "d", 0 0, L_0x5562782e7040;  alias, 1 drivers
v0x5562782e4180_0 .var "q", 0 0;
v0x5562782e4250_0 .net "rst", 0 0, v0x5562782e6a10_0;  alias, 1 drivers
E_0x5562782c61c0/0 .event negedge, v0x5562782e3fe0_0;
E_0x5562782c61c0/1 .event posedge, v0x5562782b77f0_0;
E_0x5562782c61c0 .event/or E_0x5562782c61c0/0, E_0x5562782c61c0/1;
S_0x5562782e46f0 .scope module, "tff2" "tflipflop" 3 30, 4 25 0, S_0x55627828e270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
L_0x5562782e7190 .functor NOT 1, v0x5562782e4d90_0, C4<0>, C4<0>, C4<0>;
v0x5562782e4fb0_0 .net "clk", 0 0, L_0x5562782e6c60;  alias, 1 drivers
v0x5562782e5070_0 .net "d", 0 0, L_0x5562782e7190;  1 drivers
v0x5562782e5140_0 .net "q", 0 0, v0x5562782e4d90_0;  1 drivers
v0x5562782e5240_0 .net "rst", 0 0, v0x5562782e6a10_0;  alias, 1 drivers
S_0x5562782e4940 .scope module, "dff" "dflipflop" 4 29, 5 1 0, S_0x5562782e46f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x5562782e4bf0_0 .net "clk", 0 0, L_0x5562782e6c60;  alias, 1 drivers
v0x5562782e4cd0_0 .net "d", 0 0, L_0x5562782e7190;  alias, 1 drivers
v0x5562782e4d90_0 .var "q", 0 0;
v0x5562782e4e60_0 .net "rst", 0 0, v0x5562782e6a10_0;  alias, 1 drivers
E_0x5562782c6670/0 .event negedge, v0x5562782e4bf0_0;
E_0x5562782c6670/1 .event posedge, v0x5562782b77f0_0;
E_0x5562782c6670 .event/or E_0x5562782c6670/0, E_0x5562782c6670/1;
S_0x5562782e52e0 .scope module, "tff3" "tflipflop" 3 31, 4 25 0, S_0x55627828e270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
L_0x5562782e72e0 .functor NOT 1, v0x5562782e5920_0, C4<0>, C4<0>, C4<0>;
v0x5562782e5b40_0 .net "clk", 0 0, L_0x5562782e6dc0;  alias, 1 drivers
v0x5562782e5c00_0 .net "d", 0 0, L_0x5562782e72e0;  1 drivers
v0x5562782e5cd0_0 .net "q", 0 0, v0x5562782e5920_0;  1 drivers
v0x5562782e5dd0_0 .net "rst", 0 0, v0x5562782e6a10_0;  alias, 1 drivers
S_0x5562782e54b0 .scope module, "dff" "dflipflop" 4 29, 5 1 0, S_0x5562782e52e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x5562782e5780_0 .net "clk", 0 0, L_0x5562782e6dc0;  alias, 1 drivers
v0x5562782e5860_0 .net "d", 0 0, L_0x5562782e72e0;  alias, 1 drivers
v0x5562782e5920_0 .var "q", 0 0;
v0x5562782e59f0_0 .net "rst", 0 0, v0x5562782e6a10_0;  alias, 1 drivers
E_0x5562782c63e0/0 .event negedge, v0x5562782e5780_0;
E_0x5562782c63e0/1 .event posedge, v0x5562782b77f0_0;
E_0x5562782c63e0 .event/or E_0x5562782c63e0/0, E_0x5562782c63e0/1;
    .scope S_0x5562782c8760;
T_0 ;
    %wait E_0x5562782c6af0;
    %load/vec4 v0x5562782b77f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562782b8490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5562782b90d0_0;
    %assign/vec4 v0x5562782b8490_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5562782e3d30;
T_1 ;
    %wait E_0x5562782c61c0;
    %load/vec4 v0x5562782e4250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562782e4180_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5562782e40c0_0;
    %assign/vec4 v0x5562782e4180_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5562782e4940;
T_2 ;
    %wait E_0x5562782c6670;
    %load/vec4 v0x5562782e4e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562782e4d90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5562782e4cd0_0;
    %assign/vec4 v0x5562782e4d90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5562782e54b0;
T_3 ;
    %wait E_0x5562782c63e0;
    %load/vec4 v0x5562782e59f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562782e5920_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5562782e5860_0;
    %assign/vec4 v0x5562782e5920_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55627828e0f0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562782e68b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562782e67f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55627828e0f0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x5562782e67f0_0;
    %inv;
    %store/vec4 v0x5562782e67f0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55627828e0f0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562782e68b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562782e6a10_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562782e6a10_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562782e68b0_0, 0, 1;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562782e6a10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562782e6a10_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55627828e0f0;
T_7 ;
    %vpi_call 2 60 "$monitor", "time=%g,rst=%b,clk=%b,q=%d,dir=%d", $time, v0x5562782e6a10_0, v0x5562782e67f0_0, v0x5562782e6970_0, v0x5562782e68b0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ripple_counter_tb.v";
    "././ripple_counter.v";
    "././t_flipflop.v";
    "././d_flipflop.v";
