/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_6z | celloutsig_1_8z);
  assign celloutsig_1_13z = ~((celloutsig_1_3z | celloutsig_1_0z) & (in_data[186] | celloutsig_1_9z[3]));
  assign celloutsig_1_19z = ~((celloutsig_1_8z | celloutsig_1_8z) & (celloutsig_1_17z | celloutsig_1_5z));
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 11'h000;
    else _00_ <= { in_data[70:62], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[71:51] > in_data[91:71];
  assign celloutsig_0_4z = { _00_[6:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, _00_, celloutsig_0_0z } > { in_data[39:34], _00_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[140:138], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } || in_data[185:174];
  assign celloutsig_1_3z = celloutsig_1_2z & ~(in_data[116]);
  assign celloutsig_1_10z = { in_data[127:125], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z } * { in_data[182:175], celloutsig_1_9z[5:1], 1'h1 };
  assign celloutsig_1_0z = in_data[191:184] != in_data[139:132];
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z } != { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_5z[6:5], _00_, celloutsig_0_1z } !== { celloutsig_0_5z[12:2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_4z = & { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_2z = | { celloutsig_1_1z[3:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = | { in_data[185:176], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_17z = | { celloutsig_1_15z[3:2], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[15];
  assign celloutsig_0_5z = { in_data[30:17], celloutsig_0_0z, celloutsig_0_2z } << { in_data[17:4], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[130:127] ~^ { in_data[146:144], celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_9z[4:1], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } ~^ { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_1_18z = celloutsig_1_10z[11:5] ~^ { celloutsig_1_15z[5:0], celloutsig_1_14z };
  assign celloutsig_0_7z = ~((celloutsig_0_4z & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_2z));
  assign celloutsig_1_6z = ~((celloutsig_1_1z[3] & celloutsig_1_2z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_0z));
  assign { celloutsig_1_9z[3], celloutsig_1_9z[4], celloutsig_1_9z[1], celloutsig_1_9z[5], celloutsig_1_9z[2] } = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } ~^ { in_data[187], in_data[188], celloutsig_1_4z, in_data[189], in_data[186] };
  assign celloutsig_1_9z[0] = 1'h1;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
