<HdlPlatform Language="VHDL" spec='platform-spec'>
  <!-- All platform workers must provide these two ports -->
  <metadata master='true'/> <!-- access to container metadata via the platform worker -->
  <timebase master='true'/> <!-- providing a timebase for the time service -->
  <!-- This platform worker provides a control plane -->
  <cpmaster master='true'/>
  <!-- Declare and parameterize the time_server device worker for this platform -->
  <device worker='time_server'>
    <property name='frequency' value='50e6'/>
  </device>
  <unoc name="zynq" master='true'/>
  <unoc name="zynq_slave"/>
  <property name='useGP1' type='bool' parameter='1' default='false'/>
  <property name="axi_error" type="bool" volatile='true'/>
  <property name="unocDropCount" type='uchar' volatile='true'/>
  <property name="unoc_headers_in" type="Ulonglong" arraylength='16' volatile='true' debug='true'/>
  <property name="unoc_headers_in1" type="Ulonglong" arraylength='16' volatile='true' debug='true'/>
  <property name="unoc_headers_out" type="Ulonglong" arraylength='16' volatile='true' debug='true'/>
  <property name="unoc_headers_out1" type="Ulonglong" arraylength='16' volatile='true' debug='true'/>
  <property name="unoc_out_status" arraylength='16' volatile='true' debug='true'/>
  <property name="unoc_count_in" volatile='true' debug='true'/>
  <property name="unoc_count_out" volatile='true' debug='true'/>
  <property name="axi_racount" volatile='true' debug='true'/>
  <property name="axi_raddr" type="Ulonglong" arraylength='16' volatile='true' debug='true'/>
  <property name="axi_rdcount" volatile='true' debug='true'/>
  <property name="axi_rdata" type="Ulonglong" arraylength='16' volatile='true' debug='true'/>
  <property name="axi_wacount" volatile='true' debug='true'/>
  <property name="axi_waddr" type="Ulonglong" arraylength='16' volatile='true' debug='true'/>
  <property name="axi_wdcount" volatile='true' debug='true'/>
  <property name="axi_wdata" type="Ulonglong" arraylength='16' volatile='true' debug='true'/>
  <property name="debug_state" type="Ulonglong" volatile='true' debug='true'/>
  <property name="debug_state1" type="Ulonglong" volatile='true' debug='true'/>
  <signal  output='led' width='8'/>

  <!-- The Zed FMC LPC slot.
       Unconnected LPC signals are:
       - DP0-C2M_P/N
       - DP0-M2C_P/N
       - GBTCLK0_M2C_P/N
       Hard-connected LPC signals are:
       - PG_C2M is connected to PS_POR_B - the Zynq powerup reset where high is power good.
       - TCK, TDI, TDO, TMS JTAG for normal jtag chain when an FMC is present
  -->
  <slot name='FMC' type='fmc_lpc'>
    <!-- We only mention signals that don't have the canonical signal name -->
   <signal slot='LA00_P_CC' platform='LA00_CC_P'/>
   <signal slot='LA00_N_CC' platform='LA00_CC_N'/>

   <signal slot='LA01_P_CC' platform='LA01_CC_P'/>
   <signal slot='LA01_N_CC' platform='LA01_CC_N'/>

   <signal slot='LA17_P_CC' platform='LA17_CC_P'/>
   <signal slot='LA17_N_CC' platform='LA17_CC_N'/>

   <signal slot='LA18_P_CC' platform='LA18_CC_P'/>
   <signal slot='LA18_N_CC' platform='LA18_CC_N'/>

   <signal slot='CLK0_M2C_N' platform='CLK0_N'/>
   <signal slot='CLK0_M2C_P' platform='CLK0_P'/>

   <signal slot='CLK1_M2C_N' platform='CLK1_N'/>
   <signal slot='CLK1_M2C_P' platform='CLK1_P'/>

   <signal slot='DP0_C2M_P' platform=''/>
   <signal slot='DP0_C2M_N' platform=''/>

  </slot>
</HdlPlatform>
