// Seed: 3083080477
module module_0 (
    input  wire  id_0,
    output uwire id_1
);
  parameter id_3 = {1{-1}};
  module_2 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign module_1.id_5  = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output tri1  id_1,
    input  tri   id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  wand  id_6,
    input  tri0  id_7,
    input  tri0  id_8,
    input  tri1  id_9
);
  logic [1 : 1] id_11;
  buf primCall (id_1, id_11);
  assign id_11 = id_4;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input  tri1  id_1
);
endmodule
