// Seed: 2780281626
module module_0;
  wire id_1;
  supply1 id_2 = -1;
  wire id_3;
  assign module_2.id_12 = 0;
  supply1 id_4;
  assign id_4 = {-1{id_2}};
  assign id_3 = id_1;
endmodule
module module_1 (
    output logic id_0
);
  always begin : LABEL_0
    id_0 <= -1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wire id_3,
    input wire id_4,
    input tri id_5,
    output uwire id_6,
    input wor id_7,
    input wor id_8,
    input wand id_9,
    input tri1 id_10,
    input tri id_11,
    input wire id_12
    , id_15,
    output wor id_13
);
  module_0 modCall_1 ();
endmodule
