// Seed: 2032447842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  assign module_1.id_1 = 0;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_14;
  wire [1 : 1] id_15 = id_15;
  wire id_16;
  ;
  assign id_5 = id_6;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input wire id_2,
    output wire id_3,
    output supply0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    inout supply0 id_8,
    output wand id_9,
    input tri id_10,
    output supply1 id_11,
    output uwire id_12,
    input wor id_13,
    output wor id_14
);
  wand id_16 = -1'b0;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16
  );
endmodule
