<root versionMajor = "1" versionMinor = "5">
  <kernel name="seq_align_multiple_static" language="c" vlnv="xilinx.com:hls:seq_align_multiple_static:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM_0" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_2" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_3" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_4" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_5" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_6" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_7" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_8" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_9" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_10" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_11" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_12" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_13" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_14" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_15" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_16" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_17" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_18" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_19" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_20" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_21" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_22" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_23" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_24" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_25" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_26" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_27" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_28" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_29" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_30" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM_31" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
      <port name="M_AXI_GMEM" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x11CC" dataWidth="32"/>
    </ports>
    <args>
      <arg id="0" name="querys_0" addressQualifier="1" port="M_AXI_GMEM_0" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="void*"/>
      <arg id="1" name="querys_1" addressQualifier="1" port="M_AXI_GMEM_1" hostOffset="0x0" hostSize="0x8" offset="0x1C" size="0x8" type="void*"/>
      <arg id="2" name="querys_2" addressQualifier="1" port="M_AXI_GMEM_2" hostOffset="0x0" hostSize="0x8" offset="0x28" size="0x8" type="void*"/>
      <arg id="3" name="querys_3" addressQualifier="1" port="M_AXI_GMEM_3" hostOffset="0x0" hostSize="0x8" offset="0x34" size="0x8" type="void*"/>
      <arg id="4" name="querys_4" addressQualifier="1" port="M_AXI_GMEM_4" hostOffset="0x0" hostSize="0x8" offset="0x40" size="0x8" type="void*"/>
      <arg id="5" name="querys_5" addressQualifier="1" port="M_AXI_GMEM_5" hostOffset="0x0" hostSize="0x8" offset="0x4C" size="0x8" type="void*"/>
      <arg id="6" name="querys_6" addressQualifier="1" port="M_AXI_GMEM_6" hostOffset="0x0" hostSize="0x8" offset="0x58" size="0x8" type="void*"/>
      <arg id="7" name="querys_7" addressQualifier="1" port="M_AXI_GMEM_7" hostOffset="0x0" hostSize="0x8" offset="0x64" size="0x8" type="void*"/>
      <arg id="8" name="querys_8" addressQualifier="1" port="M_AXI_GMEM_8" hostOffset="0x0" hostSize="0x8" offset="0x70" size="0x8" type="void*"/>
      <arg id="9" name="querys_9" addressQualifier="1" port="M_AXI_GMEM_9" hostOffset="0x0" hostSize="0x8" offset="0x7C" size="0x8" type="void*"/>
      <arg id="10" name="querys_10" addressQualifier="1" port="M_AXI_GMEM_10" hostOffset="0x0" hostSize="0x8" offset="0x88" size="0x8" type="void*"/>
      <arg id="11" name="querys_11" addressQualifier="1" port="M_AXI_GMEM_11" hostOffset="0x0" hostSize="0x8" offset="0x94" size="0x8" type="void*"/>
      <arg id="12" name="querys_12" addressQualifier="1" port="M_AXI_GMEM_12" hostOffset="0x0" hostSize="0x8" offset="0xA0" size="0x8" type="void*"/>
      <arg id="13" name="querys_13" addressQualifier="1" port="M_AXI_GMEM_13" hostOffset="0x0" hostSize="0x8" offset="0xAC" size="0x8" type="void*"/>
      <arg id="14" name="querys_14" addressQualifier="1" port="M_AXI_GMEM_14" hostOffset="0x0" hostSize="0x8" offset="0xB8" size="0x8" type="void*"/>
      <arg id="15" name="querys_15" addressQualifier="1" port="M_AXI_GMEM_15" hostOffset="0x0" hostSize="0x8" offset="0xC4" size="0x8" type="void*"/>
      <arg id="16" name="querys_16" addressQualifier="1" port="M_AXI_GMEM_16" hostOffset="0x0" hostSize="0x8" offset="0xD0" size="0x8" type="void*"/>
      <arg id="17" name="querys_17" addressQualifier="1" port="M_AXI_GMEM_17" hostOffset="0x0" hostSize="0x8" offset="0xDC" size="0x8" type="void*"/>
      <arg id="18" name="querys_18" addressQualifier="1" port="M_AXI_GMEM_18" hostOffset="0x0" hostSize="0x8" offset="0xE8" size="0x8" type="void*"/>
      <arg id="19" name="querys_19" addressQualifier="1" port="M_AXI_GMEM_19" hostOffset="0x0" hostSize="0x8" offset="0xF4" size="0x8" type="void*"/>
      <arg id="20" name="querys_20" addressQualifier="1" port="M_AXI_GMEM_20" hostOffset="0x0" hostSize="0x8" offset="0x100" size="0x8" type="void*"/>
      <arg id="21" name="querys_21" addressQualifier="1" port="M_AXI_GMEM_21" hostOffset="0x0" hostSize="0x8" offset="0x10C" size="0x8" type="void*"/>
      <arg id="22" name="querys_22" addressQualifier="1" port="M_AXI_GMEM_22" hostOffset="0x0" hostSize="0x8" offset="0x118" size="0x8" type="void*"/>
      <arg id="23" name="querys_23" addressQualifier="1" port="M_AXI_GMEM_23" hostOffset="0x0" hostSize="0x8" offset="0x124" size="0x8" type="void*"/>
      <arg id="24" name="querys_24" addressQualifier="1" port="M_AXI_GMEM_24" hostOffset="0x0" hostSize="0x8" offset="0x130" size="0x8" type="void*"/>
      <arg id="25" name="querys_25" addressQualifier="1" port="M_AXI_GMEM_25" hostOffset="0x0" hostSize="0x8" offset="0x13C" size="0x8" type="void*"/>
      <arg id="26" name="querys_26" addressQualifier="1" port="M_AXI_GMEM_26" hostOffset="0x0" hostSize="0x8" offset="0x148" size="0x8" type="void*"/>
      <arg id="27" name="querys_27" addressQualifier="1" port="M_AXI_GMEM_27" hostOffset="0x0" hostSize="0x8" offset="0x154" size="0x8" type="void*"/>
      <arg id="28" name="querys_28" addressQualifier="1" port="M_AXI_GMEM_28" hostOffset="0x0" hostSize="0x8" offset="0x160" size="0x8" type="void*"/>
      <arg id="29" name="querys_29" addressQualifier="1" port="M_AXI_GMEM_29" hostOffset="0x0" hostSize="0x8" offset="0x16C" size="0x8" type="void*"/>
      <arg id="30" name="querys_30" addressQualifier="1" port="M_AXI_GMEM_30" hostOffset="0x0" hostSize="0x8" offset="0x178" size="0x8" type="void*"/>
      <arg id="31" name="querys_31" addressQualifier="1" port="M_AXI_GMEM_31" hostOffset="0x0" hostSize="0x8" offset="0x184" size="0x8" type="void*"/>
      <arg id="32" name="references" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x190" size="0x8" type="void*"/>
      <arg id="33" name="query_lengths" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x19C" size="0x8" type="void*"/>
      <arg id="34" name="reference_lengths" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x1A8" size="0x8" type="void*"/>
      <arg id="35" name="penalties" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x1B4" size="0x8" type="unsigned long long"/>
      <arg id="36" name="tb_streams" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x1C0" size="0x8" type="void*"/>
    </args>
    <arg-map>
      <arg id="0" orig_id="0"/>
      <arg id="1" orig_id="0"/>
      <arg id="2" orig_id="0"/>
      <arg id="3" orig_id="0"/>
      <arg id="4" orig_id="0"/>
      <arg id="5" orig_id="0"/>
      <arg id="6" orig_id="0"/>
      <arg id="7" orig_id="0"/>
      <arg id="8" orig_id="0"/>
      <arg id="9" orig_id="0"/>
      <arg id="10" orig_id="0"/>
      <arg id="11" orig_id="0"/>
      <arg id="12" orig_id="0"/>
      <arg id="13" orig_id="0"/>
      <arg id="14" orig_id="0"/>
      <arg id="15" orig_id="0"/>
      <arg id="16" orig_id="0"/>
      <arg id="17" orig_id="0"/>
      <arg id="18" orig_id="0"/>
      <arg id="19" orig_id="0"/>
      <arg id="20" orig_id="0"/>
      <arg id="21" orig_id="0"/>
      <arg id="22" orig_id="0"/>
      <arg id="23" orig_id="0"/>
      <arg id="24" orig_id="0"/>
      <arg id="25" orig_id="0"/>
      <arg id="26" orig_id="0"/>
      <arg id="27" orig_id="0"/>
      <arg id="28" orig_id="0"/>
      <arg id="29" orig_id="0"/>
      <arg id="30" orig_id="0"/>
      <arg id="31" orig_id="0"/>
      <arg id="32" orig_id="1"/>
      <arg id="33" orig_id="2"/>
      <arg id="34" orig_id="3"/>
      <arg id="35" orig_id="4"/>
      <arg id="36" orig_id="5"/>
    </arg-map>
    <transforms>
      <transform0>
        <inputs>
          <input id="0" variable-type="[1 x [256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]]*"/>
        </inputs>
        <layout-changes>
          <array_partition type="Cyclic" dim="1" factor="32"/>
        </layout-changes>
        <outputs>
          <input id="0.0" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.1" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.2" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.3" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.4" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.5" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.6" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.7" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.8" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.9" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.10" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.11" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.12" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.13" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.14" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.15" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.16" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.17" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.18" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.19" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.20" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.21" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.22" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.23" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.24" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.25" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.26" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.27" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.28" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.29" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.30" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
          <input id="0.31" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
        </outputs>
      </transform0>
      <transform1>
        <inputs>
          <input id="1" variable-type="[1 x [256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]]*"/>
        </inputs>
        <layout-changes>
          <array_partition type="Complete" dim="1"/>
        </layout-changes>
        <outputs>
          <input id="1" variable-type="[256 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
        </outputs>
      </transform1>
      <transform2>
        <inputs>
          <input id="2" variable-type="[1 x i32]*"/>
        </inputs>
        <layout-changes>
          <array_partition type="Complete" dim="1"/>
        </layout-changes>
        <outputs>
          <input id="2" variable-type="i32*"/>
        </outputs>
      </transform2>
      <transform3>
        <inputs>
          <input id="3" variable-type="[1 x i32]*"/>
        </inputs>
        <layout-changes>
          <array_partition type="Complete" dim="1"/>
        </layout-changes>
        <outputs>
          <input id="3" variable-type="i32*"/>
        </outputs>
      </transform3>
      <transform4>
        <inputs>
          <input id="5" variable-type="[1 x [512 x %&quot;struct.ap_uint&lt;2&gt;&quot;]]*"/>
        </inputs>
        <layout-changes>
          <array_partition type="Complete" dim="1"/>
        </layout-changes>
        <outputs>
          <input id="5" variable-type="[512 x %&quot;struct.ap_uint&lt;2&gt;&quot;]*"/>
        </outputs>
      </transform4>
    </transforms>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
