TimeQuest Timing Analyzer report for M3
Thu Jun 18 18:17:09 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Recovery: 'FPGA_CLK'
 15. Removal: 'FPGA_CLK'
 16. Minimum Pulse Width: 'FPGA_CLK'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Setup Transfers
 24. Hold Transfers
 25. Recovery Transfers
 26. Removal Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths
 30. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Thu Jun 18 18:17:07 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+------------------------------------------------+
; Fmax Summary                                   ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 9.65 MHz ; 9.65 MHz        ; FPGA_CLK   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -93.595 ; -1086.279     ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Recovery Summary                 ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 6.576 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Removal Summary                  ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 2.696 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 1.933 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -93.595 ; host_itf:inst10|my_clk_cnt[0]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 105.026    ;
; -93.518 ; host_itf:inst10|my_clk_cnt[1]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 104.949    ;
; -93.433 ; host_itf:inst10|my_clk_cnt[2]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 104.864    ;
; -93.397 ; host_itf:inst10|my_clk_cnt[3]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 104.828    ;
; -93.262 ; host_itf:inst10|my_clk_cnt[4]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 104.693    ;
; -93.226 ; host_itf:inst10|my_clk_cnt[5]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 104.657    ;
; -93.140 ; host_itf:inst10|my_clk_cnt[6]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 104.571    ;
; -93.010 ; host_itf:inst10|my_clk_cnt[7]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 104.441    ;
; -92.863 ; host_itf:inst10|my_clk_cnt[8]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 104.294    ;
; -92.727 ; host_itf:inst10|my_clk_cnt[9]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 104.158    ;
; -92.691 ; host_itf:inst10|my_clk_cnt[10]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 104.122    ;
; -92.556 ; host_itf:inst10|my_clk_cnt[11]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 103.987    ;
; -92.520 ; host_itf:inst10|my_clk_cnt[12]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 103.951    ;
; -92.384 ; host_itf:inst10|my_clk_cnt[13]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 103.815    ;
; -92.298 ; host_itf:inst10|my_clk_cnt[14]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 103.729    ;
; -92.232 ; host_itf:inst10|my_clk_cnt[15]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.391      ; 103.663    ;
; -92.007 ; host_itf:inst10|my_clk_cnt[16]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 103.457    ;
; -91.930 ; host_itf:inst10|my_clk_cnt[17]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 103.380    ;
; -91.845 ; host_itf:inst10|my_clk_cnt[18]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 103.295    ;
; -91.809 ; host_itf:inst10|my_clk_cnt[19]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 103.259    ;
; -91.674 ; host_itf:inst10|my_clk_cnt[20]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 103.124    ;
; -91.638 ; host_itf:inst10|my_clk_cnt[21]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 103.088    ;
; -91.552 ; host_itf:inst10|my_clk_cnt[22]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 103.002    ;
; -91.422 ; host_itf:inst10|my_clk_cnt[23]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 102.872    ;
; -91.275 ; host_itf:inst10|my_clk_cnt[24]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 102.725    ;
; -91.139 ; host_itf:inst10|my_clk_cnt[25]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 102.589    ;
; -91.103 ; host_itf:inst10|my_clk_cnt[26]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 102.553    ;
; -90.968 ; host_itf:inst10|my_clk_cnt[27]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 102.418    ;
; -90.932 ; host_itf:inst10|my_clk_cnt[28]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 102.382    ;
; -90.796 ; host_itf:inst10|my_clk_cnt[29]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 102.246    ;
; -90.710 ; host_itf:inst10|my_clk_cnt[30]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 102.160    ;
; -89.807 ; host_itf:inst10|my_clk_cnt[31]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.410      ; 101.257    ;
; -5.171  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.002      ; 15.213     ;
; -4.870  ; processor:inst7|s_constK[24]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 14.932     ;
; -4.711  ; processor:inst7|s_constK[21]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.001      ; 14.752     ;
; -4.663  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[0]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.024      ; 14.727     ;
; -4.479  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[21]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.002      ; 14.521     ;
; -4.444  ; processor:inst7|s_constK[25]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 14.506     ;
; -4.412  ; processor:inst7|s_constK[7]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.010      ; 14.462     ;
; -4.410  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[3]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 14.472     ;
; -4.387  ; processor:inst7|s_constK[29]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 14.449     ;
; -4.292  ; processor:inst7|s_constK[23]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 14.354     ;
; -4.209  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[4]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.024      ; 14.273     ;
; -4.207  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[1]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 14.269     ;
; -4.175  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[8]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 14.230     ;
; -4.170  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[2]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 14.232     ;
; -4.162  ; processor:inst7|s_constK[20]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.001      ; 14.203     ;
; -4.155  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[20]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.002      ; 14.197     ;
; -4.128  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[7]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 14.183     ;
; -4.121  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[5]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.024      ; 14.185     ;
; -4.119  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[11]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 14.174     ;
; -4.066  ; processor:inst7|s_constK[24]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 14.118     ;
; -4.063  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[14]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 14.118     ;
; -4.058  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[12]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 14.113     ;
; -4.053  ; processor:inst7|s_constK[26]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 14.115     ;
; -4.038  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[19]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.002      ; 14.080     ;
; -4.020  ; processor:inst7|s_constK[3]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 14.058     ;
; -3.914  ; processor:inst7|s_constK[8]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 13.957     ;
; -3.913  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 13.945     ;
; -3.901  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[4]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.005     ; 13.936     ;
; -3.901  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[4]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.005     ; 13.936     ;
; -3.859  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[0]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.014      ; 13.913     ;
; -3.857  ; processor:inst7|s_constK[27]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 13.919     ;
; -3.855  ; processor:inst7|s_constK[14]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 13.898     ;
; -3.828  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[10]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 13.883     ;
; -3.822  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[15]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 13.877     ;
; -3.814  ; processor:inst7|s_constK[24]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 13.876     ;
; -3.774  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[17]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 13.829     ;
; -3.765  ; processor:inst7|s_constK[28]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 13.827     ;
; -3.736  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[11]          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 13.766     ;
; -3.734  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[11]          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.010     ; 13.764     ;
; -3.707  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.002      ; 13.749     ;
; -3.702  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[9]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 13.757     ;
; -3.683  ; processor:inst7|s_constK[19]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.001      ; 13.724     ;
; -3.676  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[6]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 13.738     ;
; -3.652  ; processor:inst7|s_constK[21]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 13.683     ;
; -3.648  ; processor:inst7|s_constK[24]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 13.703     ;
; -3.648  ; processor:inst7|s_constK[30]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 13.710     ;
; -3.648  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[13]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 13.703     ;
; -3.647  ; processor:inst7|s_constK[24]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 13.702     ;
; -3.640  ; processor:inst7|s_constK[25]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.692     ;
; -3.607  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[0]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.024      ; 13.671     ;
; -3.606  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[3]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.658     ;
; -3.597  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[7]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.022      ; 13.659     ;
; -3.582  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[8]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 13.621     ;
; -3.541  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.005     ; 13.576     ;
; -3.540  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.005     ; 13.575     ;
; -3.497  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[26]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.020     ; 13.415     ;
; -3.490  ; processor:inst7|s_constK[10]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 13.533     ;
; -3.488  ; processor:inst7|s_constK[23]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.540     ;
; -3.487  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[5]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 13.543     ;
; -3.479  ; processor:inst7|s_constK[11]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 13.522     ;
; -3.475  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[18]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 13.530     ;
; -3.472  ; processor:inst7|s_constK[24]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[4]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 13.527     ;
; -3.472  ; processor:inst7|s_constK[24]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[4]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.015      ; 13.527     ;
; -3.447  ; processor:inst7|s_constK[24]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[3]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.021      ; 13.508     ;
; -3.441  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[0]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 13.498     ;
; -3.440  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[0]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 13.497     ;
; -3.437  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[26]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.020     ; 13.355     ;
; -3.425  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.011     ; 13.352     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst10|seg_clk                                                                                                                                                                                             ; host_itf:inst10|seg_clk                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.IDLE                                                                                                                                                                                          ; processor:inst7|state.IDLE                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[30]                                                                                                                                                                                         ; processor:inst7|pow_acc[30]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[63]                                                                                                                                                                                         ; processor:inst7|pow_acc[63]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[29]                                                                                                                                                                                         ; processor:inst7|pow_acc[29]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.RUNNING                                                                                                                                                                                       ; processor:inst7|state.RUNNING                                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[28]                                                                                                                                                                                         ; processor:inst7|pow_acc[28]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[26]                                                                                                                                                                                         ; processor:inst7|pow_acc[26]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[27]                                                                                                                                                                                         ; processor:inst7|pow_acc[27]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[38]                                                                                                                                                                                         ; processor:inst7|pow_acc[38]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[37]                                                                                                                                                                                         ; processor:inst7|pow_acc[37]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[35]                                                                                                                                                                                         ; processor:inst7|pow_acc[35]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[36]                                                                                                                                                                                         ; processor:inst7|pow_acc[36]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[32]                                                                                                                                                                                         ; processor:inst7|pow_acc[32]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[34]                                                                                                                                                                                         ; processor:inst7|pow_acc[34]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[31]                                                                                                                                                                                         ; processor:inst7|pow_acc[31]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[33]                                                                                                                                                                                         ; processor:inst7|pow_acc[33]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.COMPLETE                                                                                                                                                                                      ; processor:inst7|state.COMPLETE                                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[0]                                                                                                                                                                                          ; processor:inst7|cnt_clk[0]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[57]                                                                                                                                                                                         ; processor:inst7|pow_acc[57]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[56]                                                                                                                                                                                         ; processor:inst7|pow_acc[56]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[58]                                                                                                                                                                                         ; processor:inst7|pow_acc[58]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[55]                                                                                                                                                                                         ; processor:inst7|pow_acc[55]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[61]                                                                                                                                                                                         ; processor:inst7|pow_acc[61]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[60]                                                                                                                                                                                         ; processor:inst7|pow_acc[60]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[62]                                                                                                                                                                                         ; processor:inst7|pow_acc[62]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[59]                                                                                                                                                                                         ; processor:inst7|pow_acc[59]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[52]                                                                                                                                                                                         ; processor:inst7|pow_acc[52]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[54]                                                                                                                                                                                         ; processor:inst7|pow_acc[54]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[53]                                                                                                                                                                                         ; processor:inst7|pow_acc[53]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[40]                                                                                                                                                                                         ; processor:inst7|pow_acc[40]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[42]                                                                                                                                                                                         ; processor:inst7|pow_acc[42]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[39]                                                                                                                                                                                         ; processor:inst7|pow_acc[39]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[41]                                                                                                                                                                                         ; processor:inst7|pow_acc[41]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[45]                                                                                                                                                                                         ; processor:inst7|pow_acc[45]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[46]                                                                                                                                                                                         ; processor:inst7|pow_acc[46]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[44]                                                                                                                                                                                         ; processor:inst7|pow_acc[44]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[43]                                                                                                                                                                                         ; processor:inst7|pow_acc[43]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[51]                                                                                                                                                                                         ; processor:inst7|pow_acc[51]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[47]                                                                                                                                                                                         ; processor:inst7|pow_acc[47]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[50]                                                                                                                                                                                         ; processor:inst7|pow_acc[50]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[49]                                                                                                                                                                                         ; processor:inst7|pow_acc[49]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[48]                                                                                                                                                                                         ; processor:inst7|pow_acc[48]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[23]                                                                                                                                                                                         ; processor:inst7|pow_acc[23]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[25]                                                                                                                                                                                         ; processor:inst7|pow_acc[25]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[24]                                                                                                                                                                                         ; processor:inst7|pow_acc[24]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[4]                                                                                                                                                                                          ; processor:inst7|pow_acc[4]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[6]                                                                                                                                                                                          ; processor:inst7|pow_acc[6]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[5]                                                                                                                                                                                          ; processor:inst7|pow_acc[5]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[13]                                                                                                                                                                                         ; processor:inst7|pow_acc[13]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[12]                                                                                                                                                                                         ; processor:inst7|pow_acc[12]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[14]                                                                                                                                                                                         ; processor:inst7|pow_acc[14]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[11]                                                                                                                                                                                         ; processor:inst7|pow_acc[11]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[3]                                                                                                                                                                                          ; processor:inst7|pow_acc[3]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[5]                                                                                                                                                                                          ; processor:inst7|cnt_clk[5]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[3]                                                                                                                                                                                          ; processor:inst7|cnt_clk[3]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[21]                                                                                                                                                                                         ; processor:inst7|pow_acc[21]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[22]                                                                                                                                                                                         ; processor:inst7|pow_acc[22]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[20]                                                                                                                                                                                         ; processor:inst7|pow_acc[20]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[7]                                                                                                                                                                                          ; processor:inst7|pow_acc[7]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[8]                                                                                                                                                                                          ; processor:inst7|pow_acc[8]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[10]                                                                                                                                                                                         ; processor:inst7|pow_acc[10]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[9]                                                                                                                                                                                          ; processor:inst7|pow_acc[9]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[2]                                                                                                                                                                                          ; processor:inst7|pow_acc[2]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[1]                                                                                                                                                                                          ; processor:inst7|pow_acc[1]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[19]                                                                                                                                                                                         ; processor:inst7|pow_acc[19]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[18]                                                                                                                                                                                         ; processor:inst7|pow_acc[18]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[17]                                                                                                                                                                                         ; processor:inst7|pow_acc[17]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[15]                                                                                                                                                                                         ; processor:inst7|pow_acc[15]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[16]                                                                                                                                                                                         ; processor:inst7|pow_acc[16]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[4]                                                                                                                                                                                          ; processor:inst7|cnt_clk[4]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[1]                                                                                                                                                                                          ; processor:inst7|cnt_clk[1]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[2]                                                                                                                                                                                          ; processor:inst7|cnt_clk[2]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[9]                                                                                                                                                                                          ; processor:inst7|cnt_clk[9]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[10]                                                                                                                                                                                         ; processor:inst7|cnt_clk[10]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[11]                                                                                                                                                                                         ; processor:inst7|cnt_clk[11]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[7]                                                                                                                                                                                          ; processor:inst7|cnt_clk[7]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[6]                                                                                                                                                                                          ; processor:inst7|cnt_clk[6]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[8]                                                                                                                                                                                          ; processor:inst7|cnt_clk[8]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|pow_acc[0]                                                                                                                                                                                          ; processor:inst7|pow_acc[0]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[13]                                                                                                                                                                                         ; processor:inst7|cnt_clk[13]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[12]                                                                                                                                                                                         ; processor:inst7|cnt_clk[12]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[14]                                                                                                                                                                                         ; processor:inst7|cnt_clk[14]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[15]                                                                                                                                                                                         ; processor:inst7|cnt_clk[15]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[28]                                                                                                                                                                                         ; processor:inst7|cnt_clk[28]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[30]                                                                                                                                                                                         ; processor:inst7|cnt_clk[30]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[29]                                                                                                                                                                                         ; processor:inst7|cnt_clk[29]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[31]                                                                                                                                                                                         ; processor:inst7|cnt_clk[31]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[24]                                                                                                                                                                                         ; processor:inst7|cnt_clk[24]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[27]                                                                                                                                                                                         ; processor:inst7|cnt_clk[27]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[26]                                                                                                                                                                                         ; processor:inst7|cnt_clk[26]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[25]                                                                                                                                                                                         ; processor:inst7|cnt_clk[25]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[22]                                                                                                                                                                                         ; processor:inst7|cnt_clk[22]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[23]                                                                                                                                                                                         ; processor:inst7|cnt_clk[23]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[21]                                                                                                                                                                                         ; processor:inst7|cnt_clk[21]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[20]                                                                                                                                                                                         ; processor:inst7|cnt_clk[20]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.576 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.062      ; 3.440      ;
; 6.576 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.062      ; 3.440      ;
; 6.576 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.062      ; 3.440      ;
; 6.576 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.062      ; 3.440      ;
; 6.576 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.062      ; 3.440      ;
; 6.576 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.062      ; 3.440      ;
; 6.576 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.062      ; 3.440      ;
; 6.576 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.062      ; 3.440      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a3            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a4            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a5            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a6            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a7            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a8            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a9            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a10           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a11           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a12           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a13           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a14           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.925 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a15           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.069      ; 3.098      ;
; 6.935 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.063      ; 3.082      ;
; 6.935 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.063      ; 3.082      ;
; 6.935 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.063      ; 3.082      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a3        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a4        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a5        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a6        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a7        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a8        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a9        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a10       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a11       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a12       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.982 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a13       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.079      ; 3.051      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a21 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a22 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a23 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a24 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a25 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a26 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a27 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a28 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a29 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a30 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a31 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a32 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.983 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a33 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.049      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a19                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a20                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a21                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a22                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a23                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
; 6.991 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a24                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.044      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a19                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a20                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a21                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a22                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a23                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a24                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a25                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a26                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a27                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.696 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a28                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.044      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a21 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a22 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a23 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a24 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a25 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a26 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a27 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a28 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a29 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a30 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a31 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a32 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.704 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_9gm:auto_generated|altsyncram_f461:altsyncram4|ram_block7a33 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.049      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a3        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a4        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a5        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a6        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a7        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a8        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a9        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a10       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a11       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a12       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.705 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|dffe4       ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_agm:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a13       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.079      ; 3.051      ;
; 2.752 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 3.082      ;
; 2.752 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 3.082      ;
; 2.752 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 3.082      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a3            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a4            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a5            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a6            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a7            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a8            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a9            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a10           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a11           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a12           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a13           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a14           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 2.762 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a15           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 3.098      ;
; 3.111 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 3.440      ;
; 3.111 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 3.440      ;
; 3.111 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 3.440      ;
; 3.111 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 3.440      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0      ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 13.105 ; 13.105 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 7.409  ; 7.409  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 7.545  ; 7.545  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 13.505 ; 13.505 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 10.425 ; 10.425 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 9.932  ; 9.932  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 10.169 ; 10.169 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 9.154  ; 9.154  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 10.263 ; 10.263 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 10.007 ; 10.007 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 12.680 ; 12.680 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 12.875 ; 12.875 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 12.716 ; 12.716 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 12.628 ; 12.628 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 12.731 ; 12.731 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 12.915 ; 12.915 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 9.335  ; 9.335  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 12.716 ; 12.716 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 12.769 ; 12.769 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 13.143 ; 13.143 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 13.505 ; 13.505 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 12.886 ; 12.886 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 13.053 ; 13.053 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 12.171 ; 12.171 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+---------------+------------+---------+---------+------------+-----------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference ;
+---------------+------------+---------+---------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -10.323 ; -10.323 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 0.930   ; 0.930   ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -4.763  ; -4.763  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -6.384  ; -6.384  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -7.643  ; -7.643  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -7.156  ; -7.156  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -7.398  ; -7.398  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -6.384  ; -6.384  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -7.481  ; -7.481  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -7.225  ; -7.225  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -9.898  ; -9.898  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -10.093 ; -10.093 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -9.934  ; -9.934  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -9.846  ; -9.846  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -9.949  ; -9.949  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -10.133 ; -10.133 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -6.569  ; -6.569  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -9.934  ; -9.934  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -9.987  ; -9.987  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -10.361 ; -10.361 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -10.723 ; -10.723 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -10.104 ; -10.104 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -10.271 ; -10.271 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -9.389  ; -9.389  ; Rise       ; FPGA_CLK        ;
+---------------+------------+---------+---------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.724 ; 8.724 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.714 ; 8.714 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.724 ; 8.724 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.578 ; 7.578 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.578 ; 7.578 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.997 ; 7.997 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.724 ; 8.724 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.595 ; 7.595 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.595 ; 7.595 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.618 ; 7.618 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.724 ; 8.724 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.577 ; 7.577 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.577 ; 7.577 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.714 ; 8.714 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.439 ; 7.439 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.522 ; 7.522 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.574 ; 7.574 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.439 ; 7.439 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.714 ; 8.714 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.724 ; 8.724 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.578 ; 7.578 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.578 ; 7.578 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.997 ; 7.997 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.724 ; 8.724 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.595 ; 7.595 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.595 ; 7.595 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.618 ; 7.618 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.724 ; 8.724 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.577 ; 7.577 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.577 ; 7.577 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.714 ; 8.714 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.439 ; 7.439 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.522 ; 7.522 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.574 ; 7.574 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 13.116 ;    ;    ; 13.116 ;
; CPLD_0     ; XM0_DATA[1]  ; 13.126 ;    ;    ; 13.126 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.980 ;    ;    ; 11.980 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.980 ;    ;    ; 11.980 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.399 ;    ;    ; 12.399 ;
; CPLD_0     ; XM0_DATA[5]  ; 13.126 ;    ;    ; 13.126 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.997 ;    ;    ; 11.997 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.997 ;    ;    ; 11.997 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.020 ;    ;    ; 12.020 ;
; CPLD_0     ; XM0_DATA[9]  ; 13.126 ;    ;    ; 13.126 ;
; CPLD_0     ; XM0_DATA[10] ; 11.979 ;    ;    ; 11.979 ;
; CPLD_0     ; XM0_DATA[11] ; 11.979 ;    ;    ; 11.979 ;
; CPLD_0     ; XM0_DATA[12] ; 13.116 ;    ;    ; 13.116 ;
; CPLD_0     ; XM0_DATA[13] ; 11.841 ;    ;    ; 11.841 ;
; CPLD_0     ; XM0_DATA[14] ; 11.924 ;    ;    ; 11.924 ;
; CPLD_0     ; XM0_DATA[15] ; 11.976 ;    ;    ; 11.976 ;
; XM0OEN     ; XM0_DATA[0]  ; 7.442  ;    ;    ; 7.442  ;
; XM0OEN     ; XM0_DATA[1]  ; 7.452  ;    ;    ; 7.452  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.306  ;    ;    ; 6.306  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.306  ;    ;    ; 6.306  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.725  ;    ;    ; 6.725  ;
; XM0OEN     ; XM0_DATA[5]  ; 7.452  ;    ;    ; 7.452  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.323  ;    ;    ; 6.323  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.323  ;    ;    ; 6.323  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.346  ;    ;    ; 6.346  ;
; XM0OEN     ; XM0_DATA[9]  ; 7.452  ;    ;    ; 7.452  ;
; XM0OEN     ; XM0_DATA[10] ; 6.305  ;    ;    ; 6.305  ;
; XM0OEN     ; XM0_DATA[11] ; 6.305  ;    ;    ; 6.305  ;
; XM0OEN     ; XM0_DATA[12] ; 7.442  ;    ;    ; 7.442  ;
; XM0OEN     ; XM0_DATA[13] ; 6.167  ;    ;    ; 6.167  ;
; XM0OEN     ; XM0_DATA[14] ; 6.250  ;    ;    ; 6.250  ;
; XM0OEN     ; XM0_DATA[15] ; 6.302  ;    ;    ; 6.302  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 13.116 ;    ;    ; 13.116 ;
; CPLD_0     ; XM0_DATA[1]  ; 13.126 ;    ;    ; 13.126 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.980 ;    ;    ; 11.980 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.980 ;    ;    ; 11.980 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.399 ;    ;    ; 12.399 ;
; CPLD_0     ; XM0_DATA[5]  ; 13.126 ;    ;    ; 13.126 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.997 ;    ;    ; 11.997 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.997 ;    ;    ; 11.997 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.020 ;    ;    ; 12.020 ;
; CPLD_0     ; XM0_DATA[9]  ; 13.126 ;    ;    ; 13.126 ;
; CPLD_0     ; XM0_DATA[10] ; 11.979 ;    ;    ; 11.979 ;
; CPLD_0     ; XM0_DATA[11] ; 11.979 ;    ;    ; 11.979 ;
; CPLD_0     ; XM0_DATA[12] ; 13.116 ;    ;    ; 13.116 ;
; CPLD_0     ; XM0_DATA[13] ; 11.841 ;    ;    ; 11.841 ;
; CPLD_0     ; XM0_DATA[14] ; 11.924 ;    ;    ; 11.924 ;
; CPLD_0     ; XM0_DATA[15] ; 11.976 ;    ;    ; 11.976 ;
; XM0OEN     ; XM0_DATA[0]  ; 7.442  ;    ;    ; 7.442  ;
; XM0OEN     ; XM0_DATA[1]  ; 7.452  ;    ;    ; 7.452  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.306  ;    ;    ; 6.306  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.306  ;    ;    ; 6.306  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.725  ;    ;    ; 6.725  ;
; XM0OEN     ; XM0_DATA[5]  ; 7.452  ;    ;    ; 7.452  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.323  ;    ;    ; 6.323  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.323  ;    ;    ; 6.323  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.346  ;    ;    ; 6.346  ;
; XM0OEN     ; XM0_DATA[9]  ; 7.452  ;    ;    ; 7.452  ;
; XM0OEN     ; XM0_DATA[10] ; 6.305  ;    ;    ; 6.305  ;
; XM0OEN     ; XM0_DATA[11] ; 6.305  ;    ;    ; 6.305  ;
; XM0OEN     ; XM0_DATA[12] ; 7.442  ;    ;    ; 7.442  ;
; XM0OEN     ; XM0_DATA[13] ; 6.167  ;    ;    ; 6.167  ;
; XM0OEN     ; XM0_DATA[14] ; 6.250  ;    ;    ; 6.250  ;
; XM0OEN     ; XM0_DATA[15] ; 6.302  ;    ;    ; 6.302  ;
+------------+--------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 104      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 104      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 7119  ; 7119 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Thu Jun 18 18:17:05 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst10|seg_clk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -93.595
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -93.595     -1086.279 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: Worst-case recovery slack is 6.576
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.576         0.000 FPGA_CLK 
Info: Worst-case removal slack is 2.696
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.696         0.000 FPGA_CLK 
Info: Worst-case minimum pulse width slack is 1.933
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.933         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 297 megabytes
    Info: Processing ended: Thu Jun 18 18:17:09 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


