INFO     : Efinix FPGA Synthesis.
INFO     : Version: 2024.1.163
INFO     : Compiled: Jun 25 2024.
INFO     : 
INFO     : Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

INFO     : Reading project database "/home/trinity/Downloads/efinity/2024.1/project/test_project/test_project.xml"
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(8): compiling module 'EFX_IBUF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(16): compiling module 'EFX_OBUF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(23): compiling module 'EFX_IO_BUF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(33): compiling module 'EFX_CLKOUT' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(41): compiling module 'EFX_IREG' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(51): compiling module 'EFX_OREG' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(60): compiling module 'EFX_IOREG' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(75): compiling module 'EFX_IDDIO' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(87): compiling module 'EFX_ODDIO' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(99): compiling module 'EFX_GPIO_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(124): compiling module 'EFX_GPIO_V2' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(149): compiling module 'EFX_GPIO_V3' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(187): compiling module 'EFX_PLL_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(206): compiling module 'EFX_PLL_V2' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(232): compiling module 'EFX_PLL_V3' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(267): compiling module 'EFX_OSC_V1' [VERI-1018]
INFO     : Reading project database "/home/trinity/Downloads/efinity/2024.1/project/test_project/test_project.xml"
INFO     : ***** Beginning Analysis ... *****
INFO     : default VHDL library search path is now "/home/trinity/Downloads/efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" [VHDL-1504]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.1/project/test_project/top_module.v' [VERI-1482]
INFO     : Analysis took 0.00595567 seconds.
INFO     : 	Analysis took 0.01 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 201.688 MB, end = 201.688 MB, delta = 0 MB
INFO     : Analysis resident set memory usage: begin = 82.336 MB, end = 83.064 MB, delta = 0.728 MB
INFO     : 	Analysis peak resident set memory usage = 1249.61 MB
INFO     : ***** Ending Analysis ... *****
INFO     : ***** Beginning Elaboration ... *****
INFO     : /home/trinity/Downloads/efinity/2024.1/project/test_project/top_module.v(1): compiling module 'top_module' [VERI-1018]
INFO     : Elaboration took 0.00025695 seconds.
INFO     : 	Elaboration took 0 seconds (approximately) in total CPU time.
INFO     : Elaboration virtual memory usage: begin = 201.688 MB, end = 201.688 MB, delta = 0 MB
INFO     : Elaboration resident set memory usage: begin = 83.064 MB, end = 83.064 MB, delta = 0 MB
INFO     : 	Elaboration peak resident set memory usage = 1249.61 MB
INFO     : ***** Ending Elaboration ... *****
INFO     : ... Setting Synthesis Option: mode=speed
INFO     : ***** Beginning Reading Mapping Library ... *****
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(8): compiling module 'EFX_ADD' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(21): compiling module 'EFX_FF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(38): compiling module 'EFX_COMB4' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(48): compiling module 'EFX_GBUFCE' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(57): compiling module 'EFX_LUT4' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(65): compiling module 'EFX_MULT' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(100): compiling module 'EFX_DSP48' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(156): compiling module 'EFX_DSP24' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(209): compiling module 'EFX_DSP12' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(262): compiling module 'EFX_RAM_4K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(322): compiling module 'EFX_RAM_5K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(394): compiling module 'EFX_DPRAM_5K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(499): compiling module 'RAMB5' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(561): compiling module 'EFX_RAM_10K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(653): compiling module 'EFX_RAM10' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(754): compiling module 'EFX_DPRAM10' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v(884): compiling module 'EFX_SRL8' [VERI-1018]
INFO     : Reading Mapping Library took 0.00884141 seconds.
INFO     : 	Reading Mapping Library took 0.01 seconds (approximately) in total CPU time.
INFO     : Reading Mapping Library virtual memory usage: begin = 201.688 MB, end = 201.688 MB, delta = 0 MB
INFO     : Reading Mapping Library resident set memory usage: begin = 83.768 MB, end = 84.28 MB, delta = 0.512 MB
INFO     : 	Reading Mapping Library peak resident set memory usage = 1249.61 MB
INFO     : ***** Ending Reading Mapping Library ... *****
INFO     : ... Pre-synthesis checks begin
INFO     : ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... NameSpace init begin
INFO     : ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... Mapping design "top_module"
INFO     : ... Hierarchical pre-synthesis "top_module" begin
INFO     : ... Hierarchical pre-synthesis "top_module" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... Flat synthesis begin
INFO     : ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... Check and break combinational loops begin
INFO     : ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... Sequential Optimization begin
INFO     : ... Sequential Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... Setup for logic synthesis begin
INFO     : ... Setup for logic synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... LUT mapping begin
INFO     : ... LS, strategy: 3, nd: 1, ed: 2, lv: 1, pw: 3.35
INFO     : ... LUT mapping end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... Post-synthesis Verific netlist creation begin
INFO     : ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... Postmap Retiming Optimization begin
INFO     : ... Performed 0 retime moves.
INFO     : ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ... Post-synthesis Verific netlist unification/params processing begin
INFO     : ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1249608KB)
INFO     : ***** Beginning VDB Netlist Checker ... *****
INFO     : VDB Netlist Checker took 0.000150161 seconds.
INFO     : 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 243.72 MB, end = 243.72 MB, delta = 0 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 127.424 MB, end = 127.424 MB, delta = 0 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 1249.61 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Writing netlist 'top_module' to Verilog file '/home/trinity/Downloads/efinity/2024.1/project/test_project/outflow/test_project.map.v' [VDB-1030]
INFO     : Resource Summary 
INFO     : =============================== 
INFO     : EFX_LUT4        : 	1
INFO     : EFX_FF          : 	1
INFO     : EFX_GBUFCE      : 	1
INFO     : =============================== 
