
<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta http-equiv='cache-control' content='no-cache'> 
  <meta http-equiv='expires' content='0'> 
  <meta http-equiv='pragma' content='no-cache'>

<title>Giorgos Dimitrakopoulos Homepage</title>

<!-- Bootstrap core CSS -->
<link rel="stylesheet" href="css/custom.css">
<link rel="stylesheet" href="css/bootstrap.min.css">
<script type="text/javascript" src="js/jquery-3.2.1.min.js"></script>
<script type="text/javascript" src="js/bootstrap.min.js"></script>

</head>

<body>

<div class="container">

<div class="row row-padded">
  <div class="col-md-2 col-sm-2 masthead">
    <p class="lead">
    <div style="max-width: 150px; display: inline-block; text-align: center;">
      <img src="img/dimitrak.jpg" style="width: 110%;">
    </div>
    </p>
  </div>

  <div class="col-md-10 col-sm-10">
    <h2>Giorgos Dimitrakopoulos</h2>
    <p>Professor of Digital Integrated Circuits <br>
    <a href="https://www.ee.duth.gr">Electrical and Computer Engineering </a><br>
    Democritus University of Thrace, Xanthi, Greece<br>
    Office: Kimmeria Campus, ECE Building B' 1.10 <br>
    Email: <tt>dimitrak@ee.duth.gr</tt></p>
    Phone: (+30) 25410 79543 <br>
    <a href="cv.pdf"> CV </a><br>
  <!--  
    <a href="https://github.com/twhuang-uiuc"><img src="img/logo-github.jpg" height=25px></a>&nbsp;
    <a href="https://scholar.google.com/citations?user=ibeirYQAAAAJ&hl=en"><img src="img/logo-scholar.jpg" height=25px></a>&nbsp;
    <a href="twhuang_cv.pdf"><img src="img/logo-cv.png" height=25px></a>&nbsp;
    </p> -->

  </div>
</div>

<hr>

<div class="content">

<h2>Research</h2>

<p>My research focuses on Digital VLSI design, Computer architecture, and EDA physical synthesis. Currently my research group designs data-parallel accelerators and RISC-V processors using both RTL and high-level synthesis design flows. </p>

<div class="row row-padded">


<div class="col-md-10 col-sm-10">
<h4> Data parallel accelerators</h4>
<p><ul>
<li> FlashAttention-based parallel hardware accelerators for Transformers and LLMs </li>
<li> Accelerators for homomorphic-encryption-based privacy preserving technologies </li>
<li> Systolic arrays with optimized reduced-precision floating point arithmetic </li>
</ul></p></div>

<div class="col-md-10 col-sm-10">
<h4> DRiM: DUTH RISC-V Microprocessors</h4>
<p><ul>
<li> RISC-V Vector Processors </li>
<li> <a href="https://github.com/ic-lab-duth/DRIM"> DRIM: Low-cost 6-stage pipelined OoO processor dual-issuing only compressed instructions </a></li>
</ul></p></div>

<div class="col-md-10 col-sm-10">
<h4> IP for HLS design flows</h4>
<p><ul>
<li> FlashAttention-based parallel hardware accelerators for Transformers and LLMs </li>
<li> <a href="https://github.com/ic-lab-duth/MLMB4HLS"> CNN dataflow hardware accelerators (Py2HLS) 
</a></li>
<li> <a href="https://github.com/ic-lab-duth/Fast-Float4HLS"> FastFloat Library of optimized Floating Point hardware operators</a></li>
<li> <a href="https://github.com/ic-lab-duth/DRIM4HLS"> DRIM4HLS: DUTH RISCV Microprocessor designed in SystemC HLS </a></li>
<li> <a href="https://github.com/ic-lab-duth/NoCpad"> NoCpad: SystemC HLS infrastucture for building scalable industry-grade cache-coherent NoCs </a> </li>
</ul></p></div>


<!--
  <div class="col-md-10 col-sm-10">
  <h4> Data parallel accelerators for Machine Learning </h4>
  <p><ul>
    <li> Systolic architectures with reduced latency for integer and reduced-precision floating point arithmetic </li>
    <li> Selective data encoding for low power data streaming in systolic architectures </li>
    <li> Optimized buffering for spatial variants of CNN accelerators </li>
    <li> <a href ="https://github.com/ic-lab-duth/FusedGCN4HLS"> Systolic Three Matrix Multiplier for Graph Convolutional Networks          </a></li>
  </ul></p></div>  

  <div class="col-md-10 col-sm-10">
    <h4>DRiM: DUTH RISC-V Microprocessors</h4>
    <p><ul>
      <li> <a href="https://github.com/ic-lab-duth/DRIM"> DRIM: Low-cost 6-stage pipelined OoO processor dual-issuing only compressed instructions </a></li>
      <li> <a href="https://github.com/ic-lab-duth/DRIM-S"> 
      DRIM-S: Two-way superscalar OoO processor
      </a></li>
      <li> <a href="https://github.com/ic-lab-duth/RISC-V-Vector">
      RISC-V<sup>2</sup>: Vector processor for the RISC-V Vector ISA extension
      </a></li>
      <li> <a href="https://github.com/ic-lab-duth/DRIM4HLS"> DRIM4HLS: DUTH RISCV Microprocessor designed in SystemC HLS </a></li>
    </ul></p></div>  

 <div class="col-md-10 col-sm-10">
    <h4>Computer Arithmetic</h4>
    <p><ul>
    <li> <a href=""> Synthesis of accuarate and approximate parallel prefix adders </a></li>
    <li> <a href = "https://github.com/ic-lab-duth/Fast-Float4HLS"> Fast Floating Point Operators (Mul, Add, Dot Product) for HLS </a></li> 
    </ul></p></div>  


  <div class="col-md-10 col-sm-10">
    <h4>Network on Chip</h4>
    <p>
      <ul>
      <li> <a href="https://github.com/ic-lab-duth/NoCpad"> NoCpad: SystemC HLS infrastucture for building scalable industry-grade cache-coherent NoCs </a> </li>
      <li> Efficient in-network multicasting </li>
     	<li> Low cost clock domain crossing </li>
     </ul>
    </p>
  </div>

  <div class="col-md-10 col-sm-10">
    <h4>EDA physical synthesis </h4>
    <p>
     <ul>
     	<li> Machine learning based physical synthesis flow tuning </li>
     	<li> OCV-aware clock tree optimization </li>
     </ul>
    </p>
  </div>
-->

</div>



<hr>

<h2>Awards and Honors</h2>
<ul>
<li> <a href="img/aicas24-best-student-paper-award.jpg"> Best Student Paper Award </a> for my PhD students Christodoulos Peltekis and Kosmas Alexandridis 
at IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS) 2024 for the paper "Reusing Softmax Hardware Unit for GELU Computation in Transformers" </li>

<li> <a href="img/AWARD_Student_electronics_2021.pdf"> Best Student Paper Award </a> for my PhD student D. Mangiras - Electronics, Circuits and Systems Track of Modern Circuits and Systems Technologies (MOCAST) conference for the paper 
"Incremental Lagrangian Relaxation based Discrete Gate Sizing and Threshold Voltage Assignment", July 2021. </li>

<li> 
Best Paper Award - T track in Design Automation and Test in Europe conferene for the paper "Error-Shielded Register Renaming Subsystem for a Dynamically Scheduled Out-of-Order Core” March 2019. 
<a href="img/bpa-date19.png"> photo </a> </li>

<li> 
<a href="https://www.edaa.com/edaa-outstanding-dissertation-award/"> EDAA Outstanding Dissertation Award 2018 </a> 
to my PhD student Anastasios Psarras in "Topic 2 – New directions in system-on-chip platforms co-design, 
novel emerging architectures and system-level management" for his PhD thesis 
"High-performance Networks-on-Chip". <a href="img/tasos.png"> photoA </a> <a href="img/dimitrak-tasos.png"> photoB </a> </li>

<li> Second position to the
<a href="http://www.tauworkshop.com/2019/contest.html"> timing optimization constest </a> 
organized by the TAU workshop - ACM International Workshop on Timing Issues in the Specification and 
Synthesis of Digital Systems (TAU), March 2019. <a href="img/apostolis.jpg"> photo </a> </li>

<li> 
<a href="https://www.hipeac.net/news/6774/hipeac-tech-transfer-award-2015-winners-announced/">
Hipeac technology transfer award </a> 
"Network-on-Chip for Think Silicon’s ultra-low-power GPU", 2015. </li>

<li> Best Paper Award - D track in Design Automation and Test in Europe conferene for the paper "PhaseNoC: TDM Scheduling at the Virtual-Channel Level for Efficient Network Traffic Isolation", March 2015.
<a href="img/date15-bpa-a.jpg"> photoA </a> <a href="img/date15-bpa-b.jpg"> photoB </a> </li>

</ul>

<hr>

<h2>Publications</h2>


<h4>Journal Papers</h4>

<ol>

  <li><p>
  V. Titopoulos, K. Alexandridis, C. Peltekis, C. Nicopoulos, G. Dimitrakopoulos, 
  <b>"Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors",</b> 
  accepted in IEEE Transactions on Computers, Jan. 2025.
  <a href="https://arxiv.org/pdf/2501.10189"> paper </a>
  </p></li>

  <li><p>
  C. Peltekis, G. Dimitrakopoulos,
  <b>GCN-ABFT: Low-Cost Online Error Checking for Graph Convolutional Networks</b>
  in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
  accepted Dec. 2024.
  <a href="https://arxiv.org/pdf/2412.18534"> paper </a>
  </p></li>

  <li><p>
  A. Stefanidis, G. Dimitrakopoulos, 
  <b>"Reinforcement-Learning based Synthesis of Custom Approximate Parallel Prefix Adders"</b>
  in Journal of Low Power Electronics and Applications, 2024.	  
  <a href="https://www.mdpi.com/2079-9268/14/4/57"> paper </a>
  </p></li>
	
  <li><p>
  K. Alexandridis, G. Dimitrakopoulos, 
  <b>"Online Alignment and Addition in Multi-Term Floating-Point Adders"</b>
  in IEEE Transactions on VLSI Systems, accepted Oct. 2024.
  <a href = "papers/TVLSI24-Online-FLP-Add.pdf"> paper </a>	  
  </p></li>
	
  <li><p>
  D. Filippas, C. Peltekis, V. Titopoulos, I. Kansizoglou, G. Sirakoulis, A. Gasteratos, G. Dimitrakopoulos,
  <b>"A High-Level Synthesis Library for Synthesizing Efficient and Functional-Safe CNN Dataflow Accelerators"</b>,
  in IEEE Access, 2024.
  <a href = "https://doi.org/10.1109/ACCESS.2024.3390422"> paper </a>
  </p></li>

  <li><p>
  C. Peltekis, V. Titopoulos, C. Nicopoulos, G. Dimitrakopoulos, 
  <b>"DeMM: A Decoupled Matrix Multiplication Engine Supporting Relaxed Structured Sparsity"</b>
  in IEEE Computer Architecture Letters, 2024.	  
  <a href="https://arxiv.org/pdf/2401.08179.pdf"> paper </a>
  </p></li>

  <li><p>
  A. Stefanidis, I. Zoumpoulidou, D. Filippas, G. Dimitrakopoulos, G. Ch. Sirakoulis,
  <b> "Synthesis of Approximate Parallel Prefix Adders" </b>, 
  in IEEE Transactions on VLSI Systems, vol. 31, no. 11, pp. 1686-1699, Nov. 2023, 
  <a href = "papers/TVLSI23_synthesis_approximate_prefix_adders.pdf"> paper </a>
  </p></li>

  <li><p>
  C. Peltekis, D. Filippas, G. Dimitrakopoulos, C. Nicopoulos,
  <b>"Exploiting Data Encoding and Reordering for Low-Power Streaming in Systolic Arrays"</b>
  in Microprocessors and Microsystems, Elsevier, Oct. 2023.
  <a href="https://www.sciencedirect.com/science/article/pii/S0141933123001825"> paper </a>
  </p></li>
	
  <li><p>
  K. Rallis, I.-A. Fyrigos, P. Dimitrakis, G. Dimitrakopoulos, I. Karafyllidis, A. Rubio, G. Ch. Sirakoulis,
  <b>"A Reprogrammable Graphene Nanoribbon-based Logic Gate"</b>
  in IEEE Transactions on Nanotechnology, vol.22, pp. 684-695, Oct. 2023.	  
  <a href="https://ieeexplore.ieee.org/document/10275008"> paper </a>	  
  </p></li>
	

  <li><p>
    D. Mangiras, D. Chinnery, G. Dimitrakopoulos, 
   <b>"Task-based Parallel Programming for Gate Sizing"</b>
   in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 
   vol. 42, no. 4, pp. 1309-1322, April 2023.
   <a href="papers/taskflow-tcad22.pdf"> paper </a>
 </p></li>

 <li><p>
    D. Filippas, C. Nicopoulos, and G. Dimitrakopoulos, <b>"Streaming Dilated Convolution Engine"</b>, in IEEE Transactions on VLSI Systems, vol. 31, no. 3, pp. 401-405, March 2023. 
    <a href="papers/tvlsi22-stream-dilated.pdf"> paper </a>
 </p></li>

  <li><p>
    D. Filippas, C. Nicopoulos, and G. Dimitrakopoulos, <b>"Templatized Fused Vector Floating-Point Dot Product for High-Level 
Synthesis"</b>, in Journal of Low Power Electronics and Applications, 12(4), 2022.
<a href="https://www.mdpi.com/2079-9268/12/4/56/pdf"> paper </a>
	  </p></li>


<li>
<p>
D. Filippas, N. Margomenos, N. Mitianoudis, C. Nicopoulos, and G. Dimitrakopoulos, 
<b> "Low-Cost On-Line Convolution Checksum Checker" </b>,
in IEEE Transactions on VLSI Systems, vol. 30, no. 2, Feb. 2022.
<a href="papers/tvlsi21.pdf"> paper </a>
</p></li>

<li>
<p>
D. Mangiras, G. Dimitrakopoulos, <b>"Incremental Lagrangian Relaxation based Discrete Gate Sizing and Threshold Voltage Assignment" </b>, Technologies, 2021, 9(4):92.
<a href="https://www.mdpi.com/2227-7080/9/4/92/pdf"> paper </a>
</p>
</li>

<li>
<p>
G. Dimitrakopoulos, K. Papachatzopoulos, and V. Paliouras, 
<b>"Sum Propagate Adders"</b>,
in IEEE Transactions on Emerging Topics in Computing (Special Section on Emerging and Impacting Trends on Computer Arithmetic), vol. 9, no. 3, pp. 1479-1488, July-Sept. 2021
<a href="https://ieeexplore.ieee.org/document/9387158"> paper </a>
</p></li>


<li>
<p>
A. Stefanidis, D. Mangiras, C. Nicopoulos, D. Chinnery, G. Dimitrakopoulos
<b> "Autonomous Application of Netlist Transformations inside Lagrangian Relaxation-based Optimization" </b>, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 8, pp. 1672-1686, Aug. 2021.
<a href="papers/tcad20-mab.pdf"> paper </a>
</p>
</li>

<li><p>
D. Konstantinou, C. Nicopoulos, J. Lee, and G. Dimitrakopoulos,
<b> "Multicast-enabled Network-on-Chip Routers leveraging Partitioned Allocation and Switching” </b>, in Integration: the VLSI journal, Elsevier, vol. 77, pp. 104-112, 2021.
<a href="papers/integration2021.pdf"> paper </a> 
</p></li>




<li>
<p>
D. Mangiras, A. Stefanidis, I. Seitanidis, C. Nicopoulos, G. Dimitrakopoulos
<b> "Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering" </b>,
in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 
vol. 39, no. 10 , Oct. 2020, pp. 2835 - 2848.
<a href="papers/tcad-LR-placement.pdf"> paper </a>
</p>
</li>


<li>
<p>
D. Konstantinou, A. Psarras, C. Nicopoulos, G. Dimitrakopoulos
<b> "The Mesochronous Dual-Clock FIFO Buffer" </b>,
in IEEE Transactions on VLSI Systems, vol. 28, no. 1, pp. 302-306, Jan. 2020
<a href="papers/tvlsi20.pdf"> paper </a> 
</p>
</li>

<li>
<p>
I. Seitanidis, G. Dimitrakopoulos, P. Mattheakis, L. Masse-Navette, D. Chinnery,
<b> "Timing-Driven and Placement-Aware Multi-Bit Register Composition" </b>,
in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 8., 
pp. 1501-1514, Aug., 2019.
<a href="papers/tcad19b.pdf"> paper </a>
</p>
</li>

<li>
<p>
I. Seitanidis, C. Nicopoulos, G. Dimitrakopoulos,
<b> "Automatic Generation of Peak-Power Traffic for Networks-on-Chip" </b>,
in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no.1, 
pp. 96-108, Jan., 2019.
<a href="papers/tcad19a.pdf"> paper </a>
</p>
</li>

<li>
<p>
K. Patsidis, D. Konstantinou, C. Nicopoulos, G. Dimitrakopoulos,
<b> "A Low-Cost Synthesizable RISC-V Dual-Issue Processor Core Leveraging the Compressed Instruction Set Extension" </b>,
in Microprocessors and Microsystems, Elsevier, Sept. 2018.
<a href="papers/micropro18.pdf"> paper </a>
</p>
</li>


<li>
<p>
A. Psarras, S. Moisidis, C. Nicopoulos, G. Dimitrakopoulos,
<b> "Networks-on-Chip with Double-Data-Rate Links" </b>,
in IEEE Transactions on Circuits and Systems I, vol. 64, no. 12, 
pp. 3103-3114, Dec. 2017.
<a href="papers/TCAS2017.pdf"> paper </a>
</p>
</li>

<li>
<p>
A. Psarras, M. Paschou, C. Nicopoulos, G. Dimitrakopoulos, 
<b>"A Dual-Clock Multiple-Queue Shared Buffer"</b>, 
in IEEE Transactions on Computers, vol. 66, no. 10, pp. 1809 - 1815, Oct. 2017.
<a href="papers/TC2017.pdf"> paper </a>
</p>
</li>

<li>
<p>
E. Karampasis, N. Papanikolaou, D. Voglitsis, M. Loupis, A. Psarras, A. Boubaris, D. Baros, G. Dimitrakopoulos,
<b>"Active Thermoelectric Cooling Solutions for Airspace Applications: the THERMICOOL Project"</b>, 
in IEEE Access, 2017.
<a href="papers/ieee-access.pdf"> paper </a>
</p>
</li>

<li>
<p>
A. Psarras, I. Seitanidis, C. Nicopoulos, G. Dimitrakopoulos 
<b>"ShortPath: A Network-on-Chip Router with Fine-Grained Pipeline Bypassing"</b>, 
in IEEE Transactions on Computers, vol. 65, no. 10, pp. 3136-3147, Oct. 2016. 
<a href="papers/tc-shortpath.pdf"> paper </a> 
</p>
</li>

<li>
<p>
K. Chrysanthou, P. Englezakis, A. Prodromou, A. Panteli, C. Nicopoulos ,Y. Sazeides, G. Dimitrakopoulos, 
<b> "An On-Line and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures" </b>, 
in ACM Transactions on Architecture and Code optimisation (TACO), Vol. 13, No. 2, June 2016.
<a href="papers/taco2016.pdf"> paper </a>
</p>
</li>




<li>
<p>
A. Psarras, J. Lee, I. Seitanidis, C. Nicopoulos, G. Dimitrakopoulos 
<b>"PhaseNoC: Versatile Network Traffic Isolation through TDM-Scheduled Virtual Channels"</b>, 
in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
vol.35, no.5, pp.844-857, May 2016.
<a href="papers/tcad16.pdf"> paper </a> 
</p>
</li>


<li>
<p>
I. Seitanidis, A. Psarras, K. Chrysanthou, C. Nicopoulos, G. Dimitrakopoulos 
<b>"ElastiStore: Flexible Elastic Buffering for Virtual-Channel-based Networks-on-Chip"</b>, 
in IEEE Transactions on VLSI Systems, vol.23, no.12, pp.3015-3028, Dec. 2015.
<a href="papers/tvlsi-elastistore.pdf"> paper </a>
</p>
</li>

<li>
<p>
D. Bertozzi, G. Dimitrakopoulos, J. Flich, S. Sonntag, "<b>The fast evolving landscape of on-chip communication</b>", in Design Automation of Embedded Systems, Springer,
vol. 19, no. 1-2, March 2015, pp. 59-76.
<a href="papers/springer-DAES.pdf">paper</a>
</p>
</li>


<li>
<p>
G. Dimitrakopoulos, E. Kalligeros, K. Galanopoulos
&ldquo;<b>Merged Switch Allocation and Traversal in Network-On-Chip Switches</b>&rdquo;, in IEEE Transactions on Computers, Oct. 2013, pp. 2001-2012.
<a href="papers/tcomp13.pdf">paper</a>
</p>
</li>

<li><p>D. S. Gracia, G. Dimitrakopoulos, T. Monreal Arnal, M. G.H. Katevenis, and V. Vinals Yufera

&ldquo;<b>LP-NUCA: Networks-in-Cache for high-performance low-power embedded processors</b>&rdquo;,

in IEEE Transactions on VLSI Systems. vol.20, no.8, pp. 1510-1523, Aug. 2012.

<a href="papers/tvlsi-aug12.pdf">paper</a>


</p>
</li>
<li><p>H. T. Vergos, G. Dimitrakopoulos  &ldquo;<b>On modulo 2<sup>n</sup>+1 adder design</b>&rdquo;,

in IEEE Transactions on Computers, vol.61, no.2, pp. 173-186, Feb. 2012. <a href="papers/tcomp12.pdf">paper</a>


</p>
</li>
<li><p>N. Chrysos, G. Dimitrakopoulos &ldquo;<b>Practical High-Throughput Crossbar Scheduling</b>&rdquo;,

in IEEE Micro, Micro's Top Picks from Hot Interconnects 16, Summer 2009. <a href="papers/micro09.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, K. Galanopoulos, C. Mavrokefalidis, D. Nikolos,

&ldquo;<b>Low-Power Leading Zero Counting and Anticipation Logic for High-Speed Floating Point Units</b>&rdquo;,

in IEEE Transactions on VLSI Systems, July 2008. <a href="papers/tvlsi08.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, C. Mavrokefalidis, K. Galanopoulos, and D. Nikolos,

&ldquo;<b>Sorter Based Permutation Units for Media-Enhanced Microprocessors</b>&rdquo;,

in IEEE Transactions on VLSI Systems, vol. 15, no. 6, June 2007. <a href="papers/tvlsi07.pdf">paper</a>


</p>
</li>
<li><p>C. Efstathiou, H. T. Vergos, G. Dimitrakopoulos, and D. Nikolos,

&ldquo;<b>Efficient Diminished-1 Modulo 2<sup>n</sup>+1 Multipliers</b>&rdquo;,
in IEEE Transactions on Computers, vol. 54, no. 4, April 2005. <a href="papers/tcomp05b.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos and D. Nikolos, &ldquo;<b>High-Speed Parallel-Prefix VLSI Ling Adders</b>&rdquo;,
in IEEE Transactions on Computers, vol. 54, no. 2, pp. 225-231, February 2005. <a href="papers/tcomp05a.pdf">paper</a>


</p>
</li>

<li><p>G. Dimitrakopoulos and V. Paliouras,

<b>"A Novel Architecture and a Systematic Graph-Based Optimization Methodology for Modulo Multiplication"</b>,
in IEEE Transactions on Circuits and Systems I, vol. 51, no. 2, pp. 354 - 370, February 2004. <a href="papers/tcasI04.pdf">paper</a>
</p></li>

   

</ol>

<h4>Conference Papers</h4>
<ol>

  <li><p>
  V. Titopoulos, G. Alexakis, K. Alexandridis, C. Nicopoulos, G. Dimitrakopoulos,
  <b>"Register Dispersion: Reducing the Footprint of the Vector Register File in Vector Engines of Low-Cost RISC-V CPUs"</b>
  in ACM International Conference on Computing Frontiers (CF' 25), May 2025, Italy.
  <a href="https://arxiv.org/pdf/2503.17333"> paper </a>
  </p></li>

  <li><p>
  K. Alexandridis, C. Peltekis, D. Filippas, G. Dimitrakopoulos,
  <b>"Floating-Point Multiply-Add with Approximate Normalization for Low-cost Matrix Engines"</b>,
  in IEEE International Conference on Electronics, Circuts and Systems (ICECS), Nov., 2024.
  <a href = "https://arxiv.org/pdf/2408.11997"> paper </a>	  
  </p></li>

  <li><p>
  C. Peltekis, D. Filippas, G. Dimitrakopoulos,
  <b>"Error Checking for Sparse Systolic Tensor Arrays"</b>
  in IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS), April 2024. 
  <a href="https://arxiv.org/pdf/2402.10850.pdf"> paper </a>
  <a href="presentations/Error_checking_Sparse_AICAS24.pptx"> slides </a>	
  </p></li>

  <li><p>
  C. Peltekis, K. Alexandridis, G. Dimitrakopoulos,
  <b>"Reusing Softmax Hardware Unit for GELU Computation in Transformers"</b>
  in IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS), April 2024. 
  <a href="https://arxiv.org/pdf/2402.10118.pdf"> paper </a>	
  <a href="presentations/GELU_via_Softmax_AICAS24.pptx"> slides </a>	
  <font color = "OrangeRed"> Best Student Paper Award </font>
  </p></li>
	
  <li><p>
  V. Titopoulos, K. Alexandridis, C. Peltekis, C. Nicopoulos, G. Dimitrakopoulos, 
  <b>"IndexMAC: A Custom RISC-V Vector Instruction to Accelerate Structured-Sparse Matrix Multiplications"</b>, 
  in Design Automation and Test in Europe (DATE), March 2024.
  <a href="https://arxiv.org/abs/2311.07241"> arxiv </a>
  </p></li>

 <li><p>
 C. Peltekis, D. Filippas, G. Dimitrakopoulos, C. Nicopoulos,  
 <b>"The Case for Asymmetric Systolic Array Floorplanning"</b>, 
 in IEEE International Workshop on Cellular Nanoscale Networks and their Applications (CNNA), Sept. 2023.
 <a href="https://arxiv.org/abs/2309.02969"> paper </a>	
 </p></li>

  <li><p>
  K. Rallis, G. Dimitrakopoulos, P. Dimitrakis, A. Rubio, S. Cotofana, I. Karafyllidis, G. Ch. Sirakoulis
  <b> "Novel Circuit Design Methodology with Graphene Nanoribbon Based Devices" </b>
  in IEEE International Conference on Nanotechnology (NANO), 2023.
  <a href="https://ieeexplore.ieee.org/document/10231221"> paper </a>
  </p></li>

  <li><p>
    C. Peltekis, D. Filippas, G. Dimitrakopoulos, C. Nicopoulos,  
   <b>"Low-Power Data Streaming in Systolic Arrays with Bus-Invert Coding and Zero-Value Clock Gating"</b>, in 
    International Conference on Circuits and Systems Technologies (MOCAST), June 2023.   
   <a href="http://arxiv.org/abs/2304.12691"> arxiv </a>	 
   <a href="https://ieeexplore.ieee.org/document/10176467"> paper </a>    	  	  
  </p></li>

  <li><p>
  G. Dimitrakopoulos, E. Kallitsounakis, Z. Takakis, A. Stefanidis, C. Nicopoulos, 
  <b>"Multi-Armed Bandits for Autonomous Test Application in RISC-V Processor Verification"</b> , 
  in International Conference on Circuits and Systems Technologies (MOCAST), June 2023. 
  <a href="https://ieeexplore.ieee.org/document/10176659"> paper </a>  
  </p></li>


  <li><p>
    D. Filippas, C. Peltekis, G. Dimitrakopoulos, C. Nicopoulos,  
   <b> "Reduced-Precision Floating-Point Arithmetic in Systolic Arrays with Skewed Pipelines" </b>
   in IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS), June 2023. 
   <a href="http://arxiv.org/abs/2304.01668"> arxiv </a>	  
   <a href="https://ieeexplore.ieee.org/document/10168556"> paper </a>  
  </p></li>
	

  <li><p>
    C. Peltekis, D. Filippas, G. Dimitrakopoulos, C. Nicopoulos, D. Pnevmatikatos,
    <b> ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining </b>,
    in Design Automation and Test in Europe (DATE), Apr. 2023.
    <a href="http://arxiv.org/abs/2211.12600"> arxiv </a>
    <a href="https://ieeexplore.ieee.org/document/10136913"> paper </a>  
  </p>
  </li>

<li><p>
Y. Sazeides, A. Gerber, R. Gabor, A. Bramnik, G. Papadimitirou, D. Gizopoulos,
C. Nicopoulos, G. Dimitrakopoulos, K. Patsidis, 
<b> IDLD: Instantaneous Detection of Leakage and Duplication of Identifiers used for Register Renaming </b>, 
in ACM/IEEE International Symposium on Microarchitecture (MICRO), Oct. 2022.
<a href="papers/micro2022.pdf"> paper </a>
</p></li>


<li><p>
C. Peltekis, D. Filippas, C. Nicopoulos, G. Dimitrakopoulos, 
<b> "FusedGCN: A Systolic Three-Matrix Multiplication Architecture for Graph Convolutional Networks" </b>, 
in IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), July 2022.
<a href="papers/asap2022.pdf"> paper </a>
</p></li>

<li><p>
D. Filippas, C. Nicopoulos, G. Dimitrakopoulos,
<b> LeapConv: An Energy-efficient Streaming Convolution Engine with Reconfigurable Stride </b>,
in IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2022.
<a href="papers/isvlsi2022.pdf"> paper </a>
</p></li>

<li><p>
G. Dimitrakopoulos, A. Psarras, C. Nicopoulos, 
<b> "Virtual Channel Flow Control Across Mesochronous Clock Domains" </b>, 
in IEEE Int. Conf. on Modern Circuits and Systems Technologies (MOCAST), June 2022.
<a href="papers/mocast2022.pdf"> paper </a>
<a href="presentations/MOCAST_2022_presentation.pdf"> slides </a>
</p></li>


<li><p>
D. Mangiras, G. Dimitrakopoulos, <b> "Incremental Lagrangian Relaxation based Discrete Gate Sizing and Threshold Voltage Assignment" </b>, 
in IEEE Int. Conf. on Modern Circuits and Systems Technologies (MOCAST), July 2021.
<a href="papers/mocast21.pdf"> paper </a>
<font color = "OrangeRed"> Best Student Paper Award </font>
</p></li>

<li><p>
Y. Sazeides, A. Bramnik, R. Gabor, C. Nicopoulos, R. Canal, D. Konstantinou, G. Dimitrakopoulos,
<b> "2D Error Correction for F/F based Arrays using In-Situ Real-Time Error Detection (RTD)", </b>
in IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), Oct. 2020. 
<a href="papers/dfts20.pdf"> paper </a>
</p></li>

<li><p>
R. Karamani, I. Fyrigos, V. Ntinas, O. Liolis, G. Dimitrakopoulos, M. Altun, A. Adamatzky, M. R. Stan, G. Ch. Sirakoulis, 
<b> "Memristive Learning Cellular Automata: Theory and Applications", </b>
in IEEE Int. Conf. on Modern Circuits and Systems Technologies (MOCAST), Germany, Sept 2020.
<a href="https://arxiv.org/pdf/2003.06983.pdf"> paper </a>
</p></li>  


<li> 
<p> 
K. Patsidis, C. Nicopoulos, G. Sirakoulis, G. Dimitrakopoulos,
<b> "RISC-V<sup>2</sup>: a Scalable RISC-V Vector Processor", </b>
in IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020.
<a href="papers/iscas2020-riscv-vector.pdf"> paper </a>
</p>
</li>

<li>
T. Chatzinikolaou, I.-A. Fyrigos, R.-E. Karamani, V. Ntinas, G. Dimitrakopoulos, S. Cotofana, G. Sirakoulis
<b> "Memristive Oscillatory Circuits for Resolution of NP-Complete Logic Puzzles: Sudoku Case", </b>
in IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020.
<a href="https://arxiv.org/pdf/2002.06339.pdf"> paper </a>
</p>
</li>

<li> 
<p> 
D. Konstantinou, C. Nicopoulos, J. Lee, G. Sirakoulis, G. Dimitrakopoulos,
<b> "SmartFork: Partitioned Multicast Allocation and Switching in Network-on-Chip Routers", </b>
in IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020.
<a href="papers/iscas2020-smartfork.pdf"> paper </a>
</p>
</li>


<li>
<p> 
A. Stefanidis, D. Mangiras, C. Nicopoulos, D. Chinnery and G. Dimitrakopoulos, 
<b> "Design optimization by fine-grained interleaving of local netlist transformations in Lagrangian relaxation", </b> in ACM International Symposium on Physical Design (ISPD), March, 2020.
 <a href="papers/ispd_2020_lr.pdf"> paper </a> 
</p>
</li>

<li>
<p> 
D. Mangiras, P. Mattheakis, P.-O. Ribet and G. Dimitrakopoulos, 
<b> "Soft-Clustering Driven Flip-flop Placement Targeting Clock-induced OCV", </b> 
in ACM International Symposium on Physical Design (ISPD), March, 2020.
 <a href="papers/ispd_2020_ocv.pdf"> paper </a> 
</p>
</li>

<li>
<p> 
A. Stefanidis, D. Mangiras, C. Nicopoulos and G. Dimitrakopoulos, 
<b> "Multi-Armed Bandits for Autonomous Timing-driven Design Optimization", </b> in 
29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), July, 2019,
pp. 17-22.
<a href="papers/patmos19.pdf"> paper </a> 
</p>
</li>

<li>
<p> 
Z. Takakis, D. Mangiras, C. Nicopoulos and G. Dimitrakopoulos, 
<b> "Dynamic Adjustment of Test-Sequence Duration for Increasing the Functional Coverage" </b>
in 4th International Verification and Security Workshop (IVSW), July 2019, pp. 61-66.
<a href="papers/ivsw19.pdf"> paper </a> 
</p>
</li>

<li>
<p>    
R. Gabor, Y. Sazeides, A. Bramnik, A. Andreou, C. Nicopoulos, K. Patsidis, D. Konstantinou and G. Dimitrakopoulos, <b>"Error-Shielded Register Renaming Subsystem for a Dynamically Scheduled Out-of-Order Core”, </b> in Design Automation and Test in Europe (DATE), Mar. 2019.
<a href="papers/date19.pdf"> paper </a> 
<font color = "OrangeRed"> Best Paper Award </font>
</p>
</li>

<li>
<p>
D. Konstantinou, A. Psarras, G. Dimitrakopoulos, C. Nicopoulos,
<b>"Low-Power Dual-Edge-Triggered Synchronous Latency-Insensitive Systems", </b>
in Proc. IEEE Int. Conf. on Modern Circuits and Systems Technologies (MOCAST), Greece, May 2018.
<a href="papers/mocast18.pdf"> paper </a> 
</p>
</li>


<li><p>
I. Seitanidis, G. Dimitrakopoulos, P. Mattheakis, L. Masse-Navette, D. Chinnery, 
<b>"Timing Driven Incremental Multi-Bit Register Composition Using a Placement Aware ILP formulation", </b>
in Proc. ACM/IEEE Design Automation Conference (DAC), USA, June 2017.
<a href="papers/dac17.pdf"> paper </a>
</p></li>


<li>
<p>
M. Debnath, D. Konstatinou, C. Nicopoulos, G. Dimitrakopoulos, W-M Lin, and J. Lee
<b> "Low-Cost Congestion Management in Networks-on-Chip Using Edge and In-Network Traffic Throttling" </b>
in 2nd Int'l Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems 
(HIPEAC-AISTECS), Sweden, 2017.
<a href="papers/aistecs17.pdf"> paper </a>
</p>

<li>
<p>
A. Psarras, S. Moisidis, C. Nicopoulos and G. Dimitrakopoulos
<b> "RapidLink: a Network-on-Chip Architecture with Double-Data-Rate Links" </b>, 
in IEEE Int'l Conference on Electronics, Circuits, and Systems (ICECS), France, Dec. 2016.
<a href="papers/icecs16.pdf"> paper </a>
</p>


<li>
<p>
I. Seitanidis, C. Nicopoulos and G. Dimitrakopoulos
<b> "PowerMax: An Automated Methodology for Generating Peak-Power
Traffic in Networks-on-Chip" </b>
in 10th IEEE/ACM International Symposium on Networks-on-Chip (NoCS), Sept. 2016, Japan.
<a href="papers/nocs16.pdf"> paper </a> 
<font color = "OrangeRed"> Best Paper Award Finalist </font>
</p>


<li>
<p>
A. Psarras, J. Lee, P. Mattheakis, C. Nicopoulos and G. Dimitrakopoulos
<b> "A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors" </b>
in ACM Great Lakes Symposium on VLSI (GLSVLSI) 2016, Boston, USA, May 2016.
<a href="papers/glsvlsi16.pdf"> paper </a>
</p>


<li>
<p>
M. Paschou, A. Psarras, C. Nicopoulos and G. Dimitrakopoulos
<b> "CrossOver: Clock Domain Crossing under Virtual-Channel Flow Control" </b>
in Design Automation and Test in Europe (DATE), Dresden, Germany, Mar. 2016.
<a href="papers/date16.pdf"> paper </a>
</p>


<li>
<p>
A. Panteloukas, A. Psarras, C. Nicopoulos and G. Dimitrakopoulos
<b> "Timing Resilient Network-on-Chip Architectures" </b>
in IEEE International On-Line Testing Symposium (IOLTS), July 2015.
<a href="papers/iolts15.pdf"> paper </a>	
</p>

<li>	
<p>
A. Psarras, I. Seitanidis, C. Nicopoulos and G. Dimitrakopoulos
<b> "PhaseNoC: TDM Scheduling at the Virtual-Channel Level for Efficient Network Traffic Isolation" </b>
in Design Automation and Test in Europe (DATE), Grenoble, France, Mar. 2015.
<a href="papers/date15-phasenoc.pdf">paper</a>
<font color = "OrangeRed"> Best Paper Award </font>
</p>

<li>
<p>
I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, G. Dimitrakopoulos
<b> "ElastiNoC: A Self-Testable Distributed VC-based Network-on-Chip Architecture" </b>
in 8th IEEE/ACM International Symposium on Networks-on-Chip (NoCS), Sept. 2014, Italy.
<a href="papers/elastinoc-nocs14.pdf">paper</a>
</p>

<li>
<p> I. Seitanidis, A. Psarras, G. Dimitrakopoulos, C. Nicopoulos
<b>"ElastiStore: An Elastic Buffer Architecture for Network-on-Chip Routers"</b>, in Design Automation and Test in Europe (DATE), Mar. 2014.
<a href="papers/date14a.pdf">paper</a>
</p>



<li>
<p> G. Dimitrakopoulos, I. Seitanidis, A. Psarras, K. Tsiouris, P. Matthaiakis, J. Cortadella
<b>"Hardware Primitives for the Synthesis of Multithreaded Elastic Systems"</b>, in Design Automation and Test in Europe (DATE), Mar. 2014.
<a href="papers/date14b.pdf">paper</a>
</p>



<li><p> G. Dimitrakopoulos, N. Georgiadis, C. Nicopoulos, E. Kalligeros, 
<b>"Switch Folding: Network-on-Chip Routers with Time-Multiplexed Output Ports"</b>, in Design Automation and Test in Europe (DATE), Mar. 2013.
<a href="papers/DATE2013.pdf">paper</a>


</p>

<li><p>A. Roca, J. Flich, G. Dimitrakopoulos

&ldquo;<b>DESA: Distibuted Elastic Switch Architecture for efficient Networks-on-FPGAs</b>&rdquo;,

in the International Conference on Field-Programmable Logic and Applications (FPL 2012) Oslo, Norway, August 2012.

<a href="papers/FPL2012.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, E. Kalligeros, &ldquo;<b>Dynamic-Priority Arbiter and Multiplexer Soft Macros for On-Chip Networks Switches</b>&rdquo;,
in ACM Design Automation and Test in Europe (DATE), Mar. 2012. <a href="papers/date12.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, E. Kalligeros, &ldquo;<b>Low-cost fault-tolerant switch allocator for network-on-chip routers</b>&rdquo;,
Proc. of the 6th Interconnection Network Architecture, On-Chip Multi-Chip Workshop (INA-OCMC), Jan. 2012.
<a href="papers/inaocmc12.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, C. Kachris, E. Kalligeros, &ldquo;<b>Scalable arbiters and multiplexers for on-FPGA interconnection networks</b>&rdquo;,
in Proceedings of the 21st International Conference on Field-Programmable Logic and Applications (FPL 2011) Chania, Greece, September 2011.
<a href="papersfpl11.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos and K. Galanopoulos, &ldquo;<b>Switch allocator for bufferless network-on-chip routers</b>&rdquo;,
in Proceedings of the Fifth ACM Interconnection Network Architecture, On-Chip Multi-Chip Workshop (INA-OCMC) Heraklion, Greece, January 2011
<a href="papers/inaocmc11.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, N. Chrysos, K. Galanopoulos &ldquo;<b>Fast Arbiters for On-Chip Network Switches</b>&rdquo;,
in IEEE International Conference on Computer Design (ICCD), Oct. 2008.
<a href="papers/iccd08.pdf">paper</a>


</p>
</li>
<li><p>N. Chrysos and G. Dimitrakopoulos &ldquo;<b>Backlog-Aware Crossbar Schedulers: A New Algorithm and its Efficient Hardware Implementation</b>&rdquo;,
in IEEE Symposium on High-Performance Interconnects (HOT-Interconnects), pp. 67-74, Aug. 2008.
<a href="papers/hoti08.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, C. Mavrokefalidis, K. Galanopoulos, and D. Nikolos, &ldquo;<b>An Energy-Delay Efficient Subword Permutation Unit</b>&rdquo;,
in IEEE Conference on Application Specific Systems, Architectures, and Processors (ASAP), Sept. 2006.
<a href="papers/asap06.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, C. Mavrokefalidis, K. Galanopoulos, and D. Nikolos, &ldquo;<b>Fast Bit Permutation Unit for Media-Enhanced Microprocessor</b>&rdquo;,
in IEEE International Symposium on Circuits and Systems (ISCAS), May 2006.
<a href="papers/iscas06.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, D. G. Nikolos, H. T. Vergos, D. Nikolos, and C. Efstathiou, &ldquo;<b>New architectures for modulo 2<sup>n</sup>-1 adders</b>&rdquo;,
in IEEE International Conference on Electronics, Circuits and Systems (ICECS), December 2005.
<a href="papers/icecs05.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos and D. Nikolos, &ldquo;<b>Closed-Form Bounds for Interconnect-Aware Minimum Delay Gate Sizing</b>&rdquo;,
in International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2005), Lectures Notes in Computer Science, vol. 3728, pp. 308 - 317, Sep. 2005
<a href="papers/patmos05.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, P. Kolovos, P. Kalogerakis, and D. Nikolos, &ldquo;<b>Design of High-Speed Low-Power VLSI Parallel-Prefix Adders</b>&rdquo;,
in Proceedings of the 14th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2004), Lectures Notes in Computer Science, vol. 3254, pp. 248 - 257, August 2004.
<a href="papers/patmos04.pdf">paper</a>


</p>
</li>
<li><p>C. Efstathiou, H. Vergos, G. Dimitrakopoulos, and D. Nikolos, &ldquo;<b>Efficient Modulo 2<sup>n</sup> + 1 Tree Multipliers for Diminished-1 Operands</b>&rdquo;,
in Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems (ICECS&rsquo; 03), December 2003, pp. 200-203.
<a href="papers/icecs03.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, H. T. Vergos, D. Nikolos, and C. Efstathiou, <b>"A Family of Parallel Prefix Modulo 2<sup>n</sup>-1 Adders</b>&rsquo;,
in Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP&rsquo;03), June 2003, pp. 326 - 336.
<a href="papers/asap03.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, X. Kavousianos, and D. Nikolos, &ldquo;<b>Virtual-Scan: A Novel Approach for Software-Based Self-Testing of Microprocessors</b>&rdquo;,
in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS&rsquo;03), May 2003, pp. 237-240.
<a href="papers/iscas03a.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, H. T. Vergos, D. Nikolos, and C. Efstathiou, &ldquo;<b>A Systematic Methodology for Designing Area-Time Efficient Parallel-Prefix Modulo 2<sup>n</sup> - 1 Adders</b>&rdquo;,
in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS&rsquo; 03), May 2003, pp. 225-228.
<a href="papers/iscas03b.pdf">paper</a>



</p>
</li>
<li><p>G. Dimitrakopoulos, X. Kavousianos, and D. Nikolos, "<b>Software-Based Self-testing of Microprocessors by Exploiting a Virtual Scan Path</b>&rsquo;,
in the Supplement of the 4th European Dependable Computing Conference (EDCC-4), October 2002, pp. 23-24.
<a href="papers/edcc02.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos and V. Paliouras, &ldquo;<b>Graph-Based Optimization for a CSD-Enhanced RNS Multiplier</b>&rdquo;,
in Proceedings of the 45th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS&rsquo;02), August 2002, Volume III, pp. 648-651
<a href="papers/mwscas02.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, D. Nikolos, and D. Bakalis, &ldquo;<b>Bit-Serial Test Pattern Generation by an Accumulator Behaving as a Non-Linear Feedback Shift Register</b>&rdquo;,
in Proceedings of the 8th IEEE International On-Line Testing Workshop (IOLTW&rsquo;02), July 2002, pp. 152-157.
<a href="papers/ioltw02.pdf">paper</a>
</p>
</li>


</ol>

</div>

<h4>Book and Book Chapters</h4>

<ol>

<li>
<p>
G. Dimitrakopoulos, A. Psarras, I. Seitanidis &ldquo;<b>Microarchitecture of Network-on-Chip Routers</b>&rdquo;, Springer, ISBN 978-1-4614-4300-1, Oct. 2014.
<a href="https://www.springer.com/gp/book/9781461443001">web</a>
</p>
</li>

<li><p>G. Dimitrakopoulos and D. Bertozzi, &ldquo;<b>Switch architecture</b>&rdquo;, Chapter 2 in &ldquo;Designing Network-on-Chip Architectures in the Nanoscale Era&rdquo;, J. Flich and D. Bertozzi (editors), Dec. 2010, CRC press, ISBN: 978-1-4398-3710-8
</p>
</li>
<li><p>G. Dimitrakopoulos, &ldquo;<b>Logic Design of Basic Switch Components</b>&rdquo;, Chapter 3 in &ldquo;Designing Network-on-Chip Architectures in the Nanoscale Era&rdquo;, J. Flich and D. Bertozzi (editors), Dec. 2010, CRC press, ISBN: 978-1-4398-3710-8
</p>
</li>
<li><p>G. Dimitrakopoulos, C. Kachris, E. Kalligeros, &ldquo;<b>Switch design for soft interconnection networks</b>&rdquo;, in &ldquo;Embedded Systems Design with FPGAs&rdquo;, P. Athanas, D. Pnevmatikatos, N. Sklavos (editors), Springer.
</p>
</li>

<li><p>
D. Zoni, P. Englezakis, K. Chrysanthou, A. Canidio, A. Prodromou, A. Panteli, C. Nicopoulos. G. Dimitrakopoulos, Y. Sazeides, W. Fornaciari, <b>"Monitor and Knob Techniques in Network-on-Chip Architectures"</b>, in 
Harnessing Performance Variability in Embedded and High-performance Many/Multi-core Platforms
A Cross-layer Approach W. Fornaciari and D. Soudris (editors), Springer 2018.
</p></li>


</ol>

<h4> PhD Theses Supervised </h4>
<ol>
  <li> 
   <a href="https://www.linkedin.com/in/apsarras/"> Anastasios Psarras</a>, 
   "High-Performance Networks on Chip", 2017. 
   <a href="papers/PhD-psarras.pdf">pdf</a>
    (EDAA Outstanding Dissertation Award)</li>

  <li> <a href="https://www.linkedin.com/in/iseitanidis/"> Ioannis Seitanidis </a>, 
    "Low-power Networks-on-Chip", 2018.
   <a href="papers/PhD-seitanidis.pdf">pdf</a></li>

   <li> 
    <a href="https://www.linkedin.com/in/dimitrios-mangiras/"> Dimitrios Mangiras</a>, 
    "Timing Optimization Techniques for the Scalable Physical Synthesis of Digital Integrated Circuits", 2022.
    <a href="papers/PhD-mangiras.pdf"> pdf </a>
   </li>

    <li> 
    <a href="https://www.linkedin.com/in/astefanidis/"> Apostolos Stefanidis</a>, 
    "Reinforcement Learning for automated design of digital integrated circuits", work completed. PhD thesis defence pending in 2025
    </li>

    <li> 
    <a href="https://www.linkedin.com/in/dionisisfilippas/"> Dionysios Filippas</a>, 
    "Automated design of accelerators for machine learning applications", work completed. PhD thesis defence pending in 2025
    </li>

    <li> 
    <a href="https://www.linkedin.com/in/christodoulos-peltekis-126467238/"> Christodoulos Peltekis</a>, 
    "Data Parallel Hardware Accelerators for Machine Learning Algorithms", work completed. PhD thesis defence pending in 2025 
    </li>

</ol>

<hr>

<h2>Teaching</h2>
<ul>
<li>Integrated Circuits - Fall 2013 - 2024 </li>
<li> High-level synthesis for digital design - Fall 2020 - 2024</li>
<li>VLSI systems - Spring 2013 - 2025 </li>
<li> Computer Organization - Fall 2021 - 2023</li>
<li> Computer Architecture - Spring 2023 - 2024  </li>
<li>Systems-on-Chips - MSc/PhD course - Spring 2012-2025</li>
</ul>

<hr>

<h2>Research Team</h2>

<!--
<h4>Current students</h4>
-->

<ul>
  <li> <a href="https://www.linkedin.com/in/vasileios-titopoulos-230806267/"> Vasileios Titopoulos</a>, PhD student </li>
  <li> <a href="https://www.linkedin.com/in/kosmas-alexandridis-776392177/"> Kosmas Alexandridis</a>, PhD student </li>
  <li> Georgios Alexakis, PhD student </li>
  <li> Angelos Kavaleros, PhD student </li>
</ul>



<hr>
<footer>Last update March 2025</footer>


</div>

</body>

</html>
