
---------- Begin Simulation Statistics ----------
final_tick                                44646461000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 512902                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704004                       # Number of bytes of host memory used
host_op_rate                                   795191                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.75                       # Real time elapsed on the host
host_tick_rate                             4579763973                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       7751997                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044646                       # Number of seconds simulated
sim_ticks                                 44646461000                       # Number of ticks simulated
system.cpu.Branches                            582428                       # Number of branches fetched
system.cpu.committedInsts                     5000000                       # Number of instructions committed
system.cpu.committedOps                       7751997                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1386339                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            44                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      901065                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1072                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6607444                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         44646461                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   44646461                       # Number of busy cycles
system.cpu.num_cc_register_reads              4325546                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4221912                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       370925                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 278396                       # Number of float alu accesses
system.cpu.num_fp_insts                        278396                       # number of float instructions
system.cpu.num_fp_register_reads               277232                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               12453                       # number of times the floating registers were written
system.cpu.num_func_calls                      196550                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               7735257                       # Number of integer alu accesses
system.cpu.num_int_insts                      7735257                       # number of integer instructions
system.cpu.num_int_register_reads            17502252                       # number of times the integer registers were read
system.cpu.num_int_register_writes            6247661                       # number of times the integer registers were written
system.cpu.num_load_insts                     1386314                       # Number of load instructions
system.cpu.num_mem_refs                       2287377                       # number of memory refs
system.cpu.num_store_insts                     901063                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  4938      0.06%      0.06% # Class of executed instruction
system.cpu.op_class::IntAlu                   5450573     70.31%     70.37% # Class of executed instruction
system.cpu.op_class::IntMult                       10      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3232      0.04%     70.41% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.41% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.41% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.41% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.41% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.41% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.41% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.41% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     70.41% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.41% # Class of executed instruction
system.cpu.op_class::SimdAlu                      842      0.01%     70.42% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.42% # Class of executed instruction
system.cpu.op_class::SimdCvt                      302      0.00%     70.43% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1563      0.02%     70.45% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.45% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.45% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.45% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.45% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.45% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.45% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.45% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.45% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.45% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                2434      0.03%     70.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               1217      0.02%     70.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.50% # Class of executed instruction
system.cpu.op_class::MemRead                  1381974     17.83%     88.32% # Class of executed instruction
system.cpu.op_class::MemWrite                  636627      8.21%     96.53% # Class of executed instruction
system.cpu.op_class::FloatMemRead                4340      0.06%     96.59% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             264436      3.41%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    7752525                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        71843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         2650                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         144578                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             2650                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1476                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17716                       # Transaction distribution
system.membus.trans_dist::CleanEvict              481                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33841                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33841                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1476                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        88831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        88831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  88831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      3394112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      3394112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3394112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35317                       # Request fanout histogram
system.membus.reqLayer0.occupancy           124378000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          186611500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6577928                       # number of demand (read+write) hits
system.icache.demand_hits::total              6577928                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6577928                       # number of overall hits
system.icache.overall_hits::total             6577928                       # number of overall hits
system.icache.demand_misses::.cpu.inst          29516                       # number of demand (read+write) misses
system.icache.demand_misses::total              29516                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         29516                       # number of overall misses
system.icache.overall_misses::total             29516                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   1313430000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   1313430000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   1313430000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   1313430000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6607444                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6607444                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6607444                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6607444                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.004467                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.004467                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.004467                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.004467                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 44498.915842                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 44498.915842                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 44498.915842                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 44498.915842                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        29516                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         29516                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        29516                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        29516                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   1254398000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   1254398000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   1254398000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   1254398000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.004467                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.004467                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.004467                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.004467                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 42498.915842                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 42498.915842                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 42498.915842                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 42498.915842                       # average overall mshr miss latency
system.icache.replacements                      29131                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6577928                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6577928                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         29516                       # number of ReadReq misses
system.icache.ReadReq_misses::total             29516                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   1313430000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   1313430000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6607444                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6607444                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.004467                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.004467                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 44498.915842                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 44498.915842                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        29516                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        29516                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   1254398000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   1254398000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004467                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.004467                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42498.915842                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 42498.915842                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               376.297133                       # Cycle average of tags in use
system.icache.tags.total_refs                 6607444                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 29516                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                223.859737                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   376.297133                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.734955                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.734955                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6636960                       # Number of tag accesses
system.icache.tags.data_accesses              6636960                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           49600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2210688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2260288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        49600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          49600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1133824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1133824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              775                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            34542                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                35317                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         17716                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               17716                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1110950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           49515414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               50626364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1110950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1110950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        25395608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              25395608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        25395608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1110950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          49515414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              76021972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     17716.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       775.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     34542.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000649492500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           983                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           983                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                99810                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               16715                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        35317                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       17716                       # Number of write requests accepted
system.mem_ctrl.readBursts                      35317                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     17716                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2219                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2313                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2336                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2339                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2409                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2227                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2074                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2077                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2154                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2096                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2295                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1029                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1156                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1242                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1295                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1213                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1152                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1127                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1111                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1024                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1031                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1054                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1029                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1062                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1036                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1046                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1089                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       15.36                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     865518750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   176585000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1527712500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      24507.14                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 43257.14                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     29837                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    15696                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.48                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.60                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  35317                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 17716                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    35314                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     984                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     986                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     984                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     984                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     984                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     983                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         7480                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     453.587166                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    330.782730                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    303.793705                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           807     10.79%     10.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1737     23.22%     34.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          696      9.30%     43.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          522      6.98%     50.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          484      6.47%     56.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         2300     30.75%     87.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           33      0.44%     87.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           44      0.59%     88.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          857     11.46%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          7480                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          983                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       35.768057                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.526243                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     516.030199                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511            982     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::15872-16383            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            983                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          983                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       18.002035                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.001980                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.045083                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               981     99.80%     99.80% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            983                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2260288                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1132544                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2260288                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1133824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         50.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         25.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      50.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      25.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.59                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.40                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.20                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    44644866000                       # Total gap between requests
system.mem_ctrl.avgGap                      841831.80                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        49600                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2210688                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1132544                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1110950.316980331438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 49515413.998883359134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 25366937.818430896848                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          775                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        34542                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        17716                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     23172750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   1504539750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 372212876750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29900.32                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     43556.82                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  21009984.01                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     85.86                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              24890040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              13229370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            122243940                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            43696620                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3524345760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        6771142290                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       11442281280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         21941829300                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         491.457303                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  29677763250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1490683500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  13478014250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              28517160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              15157230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            129919440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            48676500                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3524345760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        7573476000                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       10766637120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         22086729210                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         494.702799                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  27913730000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1490669750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  15242061250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           28729                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            8595                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               37324                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          28729                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           8595                       # number of overall hits
system.l2cache.overall_hits::total              37324                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           787                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         34624                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             35411                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          787                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        34624                       # number of overall misses
system.l2cache.overall_misses::total            35411                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    562533000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  25528440000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  26090973000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    562533000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  25528440000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  26090973000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        29516                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        43219                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           72735                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        29516                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        43219                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          72735                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.026664                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.801129                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.486850                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.026664                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.801129                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.486850                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 714781.448539                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 737304.759704                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 736804.185140                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 714781.448539                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 737304.759704                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 736804.185140                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          30317                       # number of writebacks
system.l2cache.writebacks::total                30317                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          787                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        34624                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        35411                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          787                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        34624                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        35411                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    546793000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  24835960000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  25382753000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    546793000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  24835960000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  25382753000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.026664                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.801129                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.486850                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.026664                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.801129                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.486850                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 694781.448539                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 717304.759704                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 716804.185140                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 694781.448539                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 717304.759704                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 716804.185140                       # average overall mshr miss latency
system.l2cache.replacements                     31793                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        42189                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        42189                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        42189                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        42189                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          208                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          208                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            5                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               5                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          982                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              982                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        33848                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          33848                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  25013339000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  25013339000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        34830                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        34830                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.971806                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.971806                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 738990.161900                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 738990.161900                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        33848                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        33848                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  24336379000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  24336379000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.971806                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.971806                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 718990.161900                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 718990.161900                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        28729                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         7613                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        36342                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          787                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          776                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1563                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    562533000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    515101000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1077634000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        29516                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         8389                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        37905                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.026664                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.092502                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.041235                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 714781.448539                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 663789.948454                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 689465.131158                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          787                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          776                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1563                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    546793000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    499581000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1046374000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.026664                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.092502                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.041235                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 694781.448539                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 643789.948454                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 669465.131158                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3874.204817                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 144369                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                35889                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.022653                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    50.701917                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    50.391178                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3773.111722                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.012378                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.012303                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.921170                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.945851                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         4000                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               180466                       # Number of tag accesses
system.l2cache.tags.data_accesses              180466                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst                7                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data               75                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                   82                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst               7                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data              75                       # number of overall hits
system.l3Dram.overall_hits::total                  82                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            780                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          34549                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              35329                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           780                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         34549                       # number of overall misses
system.l3Dram.overall_misses::total             35329                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    529909000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  24105031000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  24634940000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    529909000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  24105031000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  24634940000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          787                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        34624                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            35411                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          787                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        34624                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           35411                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.991105                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.997834                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.997684                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.991105                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.997834                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.997684                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 679370.512821                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 697705.606530                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 697300.801042                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 679370.512821                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 697705.606530                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 697300.801042                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           25904                       # number of writebacks
system.l3Dram.writebacks::total                 25904                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          780                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        34549                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         35329                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          780                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        34549                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        35329                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    490129000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  22343032000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  22833161000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    490129000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  22343032000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  22833161000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.991105                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.997834                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.997684                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.991105                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.997834                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.997684                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 628370.512821                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 646705.606530                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 646300.801042                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 628370.512821                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 646705.606530                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 646300.801042                       # average overall mshr miss latency
system.l3Dram.replacements                      27646                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        30317                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        30317                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        30317                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        30317                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          226                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          226                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_hits::.cpu.data             5                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                 5                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        33843                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           33843                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data  23625316000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total  23625316000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        33848                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         33848                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.999852                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.999852                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 698085.748899                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 698085.748899                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        33843                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        33843                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data  21899323000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total  21899323000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.999852                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.999852                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 647085.748899                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 647085.748899                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data           70                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total            77                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          780                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          706                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         1486                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    529909000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    479715000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   1009624000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          787                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          776                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         1563                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.991105                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.909794                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.950736                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 679370.512821                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 679483.002833                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 679423.956931                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          780                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          706                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         1486                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    490129000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    443709000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    933838000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.991105                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.909794                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.950736                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 628370.512821                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 628483.002833                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 628423.956931                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              7459.840343                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   66065                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 35838                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.843434                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   110.311043                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst    82.814237                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  7266.715064                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.013466                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.010109                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.887050                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.910625                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         8096                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                102129                       # Number of tag accesses
system.l3Dram.tags.data_accesses               102129                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2243430                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2243430                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2243431                       # number of overall hits
system.dcache.overall_hits::total             2243431                       # number of overall hits
system.dcache.demand_misses::.cpu.data          43006                       # number of demand (read+write) misses
system.dcache.demand_misses::total              43006                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         43445                       # number of overall misses
system.dcache.overall_misses::total             43445                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  25690932000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  25690932000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  25690932000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  25690932000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2286436                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2286436                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2286876                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2286876                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.018809                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.018809                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.018998                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.018998                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 597380.179510                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 597380.179510                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 591343.814018                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 591343.814018                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           42189                       # number of writebacks
system.dcache.writebacks::total                 42189                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          221                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             221                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          221                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            221                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        42785                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         42785                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        43224                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        43224                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  25521912000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  25521912000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  25839868000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  25839868000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.018713                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.018713                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.018901                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.018901                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 596515.414281                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 596515.414281                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 597812.974274                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 597812.974274                       # average overall mshr miss latency
system.dcache.replacements                      42707                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1377949                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1377949                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          7950                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              7950                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    398773000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    398773000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1385899                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1385899                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.005736                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.005736                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 50160.125786                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 50160.125786                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         7950                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         7950                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    382873000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    382873000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005736                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.005736                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48160.125786                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 48160.125786                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         865481                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             865481                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        35056                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            35056                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  25292159000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  25292159000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       900537                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         900537                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.038928                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.038928                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 721478.748288                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 721478.748288                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data          221                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total           221                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        34835                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        34835                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  25139039000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  25139039000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038682                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.038682                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 721660.370317                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 721660.370317                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data             1                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                 1                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          439                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             439                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          440                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           440                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.997727                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.997727                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          439                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          439                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    317956000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    317956000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.997727                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.997727                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 724273.348519                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 724273.348519                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               503.136662                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2286655                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 43219                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 52.908559                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   503.136662                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.982689                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.982689                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2330095                       # Number of tag accesses
system.dcache.tags.data_accesses              2330095                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst            5                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data            7                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total             12                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst            5                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data            7                       # number of overall hits
system.DynamicCache.overall_hits::total            12                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst          775                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        34542                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        35317                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          775                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        34542                       # number of overall misses
system.DynamicCache.overall_misses::total        35317                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    449699000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  20580123000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  21029822000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    449699000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  20580123000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  21029822000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          780                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        34549                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        35329                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          780                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        34549                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        35329                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.993590                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.999797                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.999660                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.993590                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.999797                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.999660                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580256.774194                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 595799.982630                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 595458.900813                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580256.774194                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 595799.982630                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 595458.900813                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks        17716                       # number of writebacks
system.DynamicCache.writebacks::total           17716                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          775                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        34542                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        35317                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          775                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        34542                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        35317                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    348949000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  16089663000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  16438612000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    348949000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  16089663000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  16438612000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.993590                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.999797                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.999660                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.993590                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.999797                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.999660                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450256.774194                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 465799.982630                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 465458.900813                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450256.774194                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 465799.982630                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 465458.900813                       # average overall mshr miss latency
system.DynamicCache.replacements                37027                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        25904                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        25904                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        25904                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        25904                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks           67                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total           67                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        33841                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        33841                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data  20173070000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total  20173070000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        33843                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        33843                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.999941                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.999941                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 596113.294524                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 596113.294524                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        33841                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        33841                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data  15773740000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total  15773740000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 466113.294524                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 466113.294524                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst            5                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data            5                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          775                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          701                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         1476                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    449699000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    407053000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    856752000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          780                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          706                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         1486                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.993590                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.992918                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.993271                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580256.774194                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 580674.750357                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 580455.284553                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          775                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          701                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         1476                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    348949000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    315923000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    664872000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.993590                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.992918                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.993271                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450256.774194                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 450674.750357                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 450455.284553                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse       13791.880751                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             61659                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           53411                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.154425                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  5087.346097                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   186.997755                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  8517.536900                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.621014                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.022827                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     1.039738                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.683579                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4        16274                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            2                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          115137                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         115137                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               37905                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        116126                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             52178                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp                5                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              34830                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             34830                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          37905                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       129155                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        88163                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  217318                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      5466112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1889024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  7355136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             96466                       # Total snoops (count)
system.l2bar.snoopTraffic                     4731968                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             169206                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.015667                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.124185                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   166555     98.43%     98.43% # Request fanout histogram
system.l2bar.snoop_fanout::1                     2651      1.57%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               169206                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            228956000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy            88548000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           129662000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44646461000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  44646461000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
