QPU_PM	,	V_69
"uniforms address change must be "	,	L_9
QPU_SIG_LOAD_TMU0	,	V_63
QPU_SIG_LOAD_TMU1	,	V_64
QPU_W_VPM	,	V_93
"shader BO end at %zd\n"	,	L_42
raddr_add_a_to_live_reg_index	,	F_2
"Texturing with undefined uniform address\n"	,	L_8
check_instruction_writes	,	F_14
uniforms_src_size	,	V_130
clamp_reg	,	V_46
branch_target_ip	,	V_116
"Branch at %d outside of shader (ip %d/%d)\n"	,	L_32
"Uniform read with undefined uniform "	,	L_25
QPU_SIG_PROG_END	,	V_117
QPU_W_VPMVCD_SETUP	,	V_94
tmu_setup	,	V_33
QPU_W_TLB_COLOR_ALL	,	V_82
max_branch_target	,	V_110
"Unsupported waddr %d\n"	,	L_21
vc4_validate_branches	,	F_17
size	,	V_127
GFP_KERNEL	,	V_32
QPU_RADDR_A	,	V_11
QPU_RADDR_B	,	V_13
QPU_PACK	,	V_67
"TMU%d got too many parameters before dispatch\n"	,	L_7
shader_obj	,	V_124
QPU_A_ADD	,	V_49
test_bit	,	F_23
"texture setup.\n"	,	L_6
"Resetting uniforms with offset %db instead of %db\n"	,	L_16
waddr	,	V_1
vc4_shader_validation_state	,	V_23
QPU_OP_ADD	,	V_48
uniform_addr_offsets	,	V_57
require_uniform_address_uniform	,	F_10
live_immediates	,	V_70
add_a_is_min_0	,	V_102
live_min_clamp_offsets	,	V_50
num_uniform_addr_offsets	,	V_55
uint32_t	,	T_1
i	,	V_28
p_offset	,	V_34
kcalloc	,	F_25
cond_mul	,	V_76
max_ip	,	V_114
"Uniform address reset must be unconditional.\n"	,	L_12
o	,	V_54
s	,	V_26
"uniform read in the same instruction as "	,	L_5
inst	,	V_5
QPU_W_ACC3	,	V_3
is_mul	,	V_35
QPU_W_ACC0	,	V_4
num_uniforms	,	V_56
op_add	,	V_96
"Bad write at ip %d\n"	,	L_37
"relative uniforms address change "	,	L_19
add_lri	,	V_58
"branch instruction at %d wrote a register.\n"	,	L_24
QPU_A_MAX	,	V_104
waddr_to_live_reg_index	,	F_1
"Unsupported QPU signal %d at "	,	L_39
QPU_W_TLB_Z	,	V_83
BITS_TO_LONGS	,	F_26
record_texture_sample	,	F_6
QPU_SIG_NONE	,	V_60
check_tmu_write	,	F_8
QPU_R_UNIF	,	V_51
"branch target not aligned\n"	,	L_31
live_max_clamp_regs	,	V_103
DRM_ERROR	,	F_9
lri_mul	,	V_101
QPU_BRANCH_REL	,	V_120
is_b	,	V_2
QPU_BRANCH_REG	,	V_119
expected_offset	,	V_59
"ADD and MUL both set up textures\n"	,	L_23
submit	,	V_41
needs_uniform_address_for_loop	,	V_71
waddr_mul	,	V_98
clamp_offset	,	V_47
QPU_SIG_BRANCH	,	V_118
sig	,	V_6
after_delay_ip	,	V_115
is_direct	,	V_42
QPU_W_NOP	,	V_109
is_tmu_submit	,	F_4
QPU_WADDR_ADD	,	V_39
"Branch landed after QPU_SIG_PROG_END"	,	L_35
QPU_ADD_B	,	V_45
ws	,	V_72
QPU_ADD_A	,	V_9
QPU_W_UNIFORMS_ADDRESS	,	V_80
texturing_in_progress	,	F_21
QPU_SIG_WAIT_FOR_SCOREBOARD	,	V_129
LIVE_REG_COUNT	,	V_122
"a uniform.\n"	,	L_18
check_branch	,	F_15
QPU_MUX_A	,	V_14
QPU_MUX_B	,	V_15
"Branch target landed during TMU setup\n"	,	L_36
base	,	V_126
branch_imm	,	V_107
validation_state	,	V_24
"Branch at %d during delay slots\n"	,	L_27
uint64_t	,	T_2
shader_end_ip	,	V_112
QPU_W_TMU1_B	,	V_20
vc4_texture_sample_info	,	V_29
"unsupported\n"	,	L_20
"Second argument of uniform address write must be "	,	L_17
QPU_W_TMU1_S	,	V_19
tmu	,	V_25
QPU_W_TMU1_T	,	V_86
"instruction %d\n"	,	L_40
QPU_W_TMU1_R	,	V_87
texture_samples	,	V_31
QPU_SIG_SCOREBOARD_UNLOCK	,	V_61
"branching from register relative "	,	L_28
"shader failed to terminate before "	,	L_41
ip	,	V_37
QPU_W_VPM_ADDR	,	V_92
QPU_COND_ALWAYS	,	V_66
fail	,	V_128
num_texture_samples	,	V_27
drm_gem_cma_object	,	V_123
"direct TMU load wasn't clamped\n"	,	L_3
temp_samples	,	V_30
raddr_a	,	V_10
QPU_BRANCH_TARGET	,	V_108
raddr_b	,	V_12
QPU_SIG	,	V_7
kfree	,	F_27
QPU_W_HOST_INT	,	V_88
QPU_W_TMU0_B	,	V_40
cond_add	,	V_75
tmu_write_count	,	V_43
QPU_MUX_R3	,	V_17
found_shader_end	,	V_111
QPU_W_TMU0_T	,	V_84
QPU_W_TMU_NOSWAP	,	V_89
QPU_W_TMU0_R	,	V_85
QPU_W_TMU0_S	,	V_18
QPU_PACK_A_NOP	,	V_68
last_branch	,	V_113
QPU_WS	,	V_73
QPU_SIG_SMALL_IMM	,	V_16
"direct TMU load didn't add to a uniform\n"	,	L_4
QPU_COND_MUL	,	V_77
max	,	F_19
vc4_validate_shader	,	F_24
QPU_SIG_LOAD_IMM	,	V_78
QPU_W_TLB_ALPHA_MASK	,	V_90
reset_validation_state	,	F_20
branch_targets	,	V_121
"normal math\n"	,	L_10
krealloc	,	F_7
needs_uniform_address_update	,	V_53
lri_add_a	,	V_99
validate_uniform_address_write	,	F_11
u32	,	T_3
lri_add	,	V_100
QPU_A_MIN	,	V_105
QPU_COND_ADD	,	V_65
check_instruction_reads	,	F_16
int32_t	,	T_4
"(%d/%d)\n"	,	L_34
lri	,	V_74
"address\n"	,	L_26
"First argument of uniform address write must be "	,	L_14
"direct TMU read used small immediate\n"	,	L_1
"Branch at %d continues past shader end "	,	L_33
QPU_WADDR_MUL	,	V_38
"Uniform address reset must be an ADD.\n"	,	L_11
validated_shader	,	V_22
shader	,	V_36
add_b	,	V_44
add_a	,	V_8
"Bad LOAD_IMM write at ip %d\n"	,	L_38
"an immediate value.\n"	,	L_15
vaddr	,	V_125
"relative branching required\n"	,	L_30
"not supported\n"	,	L_29
QPU_GET_FIELD	,	F_3
"direct TMU load wasn't an add\n"	,	L_2
"General VPM DMA unsupported\n"	,	L_22
track_live_clamps	,	F_13
ok	,	V_106
waddr_add	,	V_97
vc4_handle_branch_target	,	F_22
set_bit	,	F_18
QPU_LOAD_IMM	,	V_79
QPU_W_TLB_STENCIL_SETUP	,	V_95
"No packing allowed on uniforms reset\n"	,	L_13
QPU_W_TLB_COLOR_MS	,	V_81
uniforms_size	,	V_52
QPU_SIG_COLOR_LOAD	,	V_62
QPU_W_MUTEX_RELEASE	,	V_91
is_tmu_write	,	F_5
vc4_validated_shader_info	,	V_21
check_reg_write	,	F_12
