FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"PULSE_OUT";
2"DELAY_OUT";
3"VCC\G";
4"VCC\G";
5"GND\G";
6"GND\G";
7"PULSE_IN";
8"LE";
9"VCC\G";
10"GND\G";
11"VCC\G";
12"VCC\G";
13"GND\G";
14"GND\G";
15"UN$1$HCT123$I22$Q1";
16"UN$1$DS102350$I1$Q";
17"DELAY_IN";
18"DATA";
19"UN$1$HCT123$I22$Q2";
20"UN$1$LEDL$I18$A";
21"GND\G";
22"VCC\G";
23"UN$1$LEDL$I17$A";
24"GND\G";
25"CLK";
26"VCC\G";
27"GND\G";
28"GND\G";
29"UN$1$CSMD0805$I14$B";
30"UN$1$CSMD0805$I13$B";
31"VCC\G";
32"GND\G";
33"VCC\G";
34"GND\G";
%"DS102350"
"1","(-325,3000)","0","ttl","I1";
;
ROOM"GENERIC_DELAYS"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
CDS_LIB"ttl";
"VCC"3;
"GND"6;
"D/P2"18;
"CLK/P1"25;
"Q/P0"16;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"IN"7;
"PS"33;
"MS"34;
"OUT"1;
"PWM"0;
"LE* \B"8;
%"INPORT"
"1","(-1750,1575)","0","standard","I10";
;
ROOM"GENERIC_DELAYS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"OUTPORT"
"1","(900,1350)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"GENERIC_DELAYS";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(825,3100)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"GENERIC_DELAYS";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"CSMD0805"
"1","(1725,3975)","1","capacitors","I13";
;
ROOM"GENERIC_DELAYS"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TC"0"
MAX_TEMP"CTMAX"
SLOPE"CSMAX"
DIST"FLAT"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
IC"UNDEF"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
KNEE"CBMAX"
POSTOL"10%";
"B<0>"30;
"A<0>"14;
%"CSMD0805"
"1","(1425,3925)","1","capacitors","I14";
;
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
ROOM"GENERIC_DELAYS"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
POSTOL"10%";
"B<0>"29;
"A<0>"28;
%"RSMD0805"
"1","(1075,4375)","0","resistors","I15";
;
ROOM"GENERIC_DELAYS"
$LOCATION"?"
VALUE"10K"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"9;
"B<0>"30;
%"RSMD0805"
"1","(1075,4175)","0","resistors","I16";
;
VALUE"10K"
$LOCATION"?"
ROOM"GENERIC_DELAYS"
NEGTOL"5%"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
IC"UNDEF"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"22;
"B<0>"29;
%"LED_L"
"1","(2425,3575)","5","misc","I17";
;
ROOM"GENERIC_DELAYS"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc";
"A\NAC"23;
"B\NAC"24;
%"LED_L"
"1","(2425,3375)","5","misc","I18";
;
ROOM"GENERIC_DELAYS"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc";
"A\NAC"20;
"B\NAC"21;
%"RSMD0805"
"1","(2125,3575)","0","resistors","I19";
;
ROOM"GENERIC_DELAYS"
$LOCATION"?"
VALUE"100"
CDS_LIB"resistors"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VOLTAGE"25V"
TC1"RTMPL"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
SLOPE"RSMAX"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"15;
"B<0>"23;
%"CSMD0603"
"1","(-250,3750)","0","capacitors","I2";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
ROOM"GENERIC_DELAYS"
POSTOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"3;
"A<0>"6;
%"RSMD0805"
"1","(2075,3375)","0","resistors","I20";
;
ROOM"GENERIC_DELAYS"
$LOCATION"?"
VALUE"100"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"19;
"B<0>"20;
%"CSMD0603"
"1","(1675,2875)","1","capacitors","I21";
;
ROOM"GENERIC_DELAYS"
VOLTAGE"25V"
PACKTYPE"0603"
VALUE"1.0UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
NEGTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%";
"B<0>"27;
"A<0>"26;
%"HCT123"
"1","(1575,3375)","0","misc","I22";
;
ROOM"GENERIC_DELAYS"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
VLOG_PARAM1"pulse_width:integer"
PULSE_WIDTH"10000";
"GND"27;
"VCC"26;
"IN_B2"1;
"IN_B1"2;
"IN_A2* \B"13;
"IN_A1* \B"10;
"REXT/CEXT2"30;
"REXT/CEXT1"29;
"CEXT2"14;
"CEXT1"28;
"Q2* \B"0;
"Q1* \B"0;
"Q2"19;
"Q1"15;
"RD2* \B"12;
"RD1* \B"11;
%"DS102350"
"1","(-250,1250)","0","ttl","I3";
;
ROOM"GENERIC_DELAYS"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
CDS_LIB"ttl";
"VCC"4;
"GND"5;
"D/P2"16;
"CLK/P1"25;
"Q/P0"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"IN"17;
"PS"31;
"MS"32;
"OUT"2;
"PWM"0;
"LE* \B"8;
%"CSMD0603"
"1","(-175,2000)","0","capacitors","I4";
;
ROOM"GENERIC_DELAYS"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
POSTOL"10%";
"B<0>"4;
"A<0>"5;
%"INPORT"
"1","(-2350,2150)","0","standard","I5";
;
ROOM"GENERIC_DELAYS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-2350,1925)","0","standard","I7";
;
ROOM"GENERIC_DELAYS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"25;
%"INPORT"
"1","(-1375,2925)","0","standard","I8";
;
ROOM"GENERIC_DELAYS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"INPORT"
"1","(-1400,3325)","0","standard","I9";
;
ROOM"GENERIC_DELAYS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
END.
