---
layout: post
title: "[Verilog] More Verilog Features"
category: education
---
---

# ðŸ“˜ More Verilog Features

---

## âœ… Conditional ternary operator

```verilog
module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min);
    
    wire [7:0] min1;
    wire [7:0] min2;
    
    assign min1 = (a < b) ? a : b;
    assign min2 = (c < d) ? c : d;
    assign min = (min1 < min2) ? min1 : min2;

endmodule
```

ðŸ“Œ **í¬ì¸íŠ¸**
- `? :` ì¡°ê±´ ì—°ì‚°ìžëŠ” **ifë¬¸ ì—†ì´ í•œ ì¤„ë¡œ MUX êµ¬í˜„**ì´ ê°€ëŠ¥
- ì—¬ëŸ¬ ë‹¨ê³„ë¡œ ì¤‘ì²©í•˜ì—¬ **4ê°œ ì´ìƒì˜ ë¹„êµ ë¡œì§ë„ ì²˜ë¦¬ ê°€ëŠ¥**

---

## âœ… Reduction operators

```verilog
module top_module (
    input [7:0] in,
    output parity); 
    
    assign parity = ^in;

endmodule
```

ðŸ“Œ **í¬ì¸íŠ¸**
- `&`, `|`, `^` ì—°ì‚°ìžë¥¼ í•˜ë‚˜ì˜ ë²¡í„°ì— ì ìš©í•˜ë©´ **reduction ì—°ì‚°ìž**ë¡œ ì‚¬ìš©ë¨
- **XOR reduction**ì€ **parity bit ê³„ì‚°**ì— í™œìš©ë¨
- **ë²¡í„° ë‚´ë¶€ì˜ ëª¨ë“  ë¹„íŠ¸** ê°ê°ì— ëŒ€í•œ ì—°ì‚°

---

## âœ… Reduction: Even wider gates

```verilog
module top_module( 
    input [99:0] in,
    output out_and,
    output out_or,
    output out_xor 
);
    
    assign out_and = &in;
    assign out_or = |in;
    assign out_xor = ^in;

endmodule
```

ðŸ“Œ **í¬ì¸íŠ¸**
- 100ë¹„íŠ¸ ì´ìƒì˜ **ëŒ€ê·œëª¨ ë²¡í„° ê²Œì´íŠ¸ ì—°ì‚°**ë„ reduction operator í•˜ë‚˜ë¡œ êµ¬í˜„
- **ë³µìž¡í•œ íšŒë¡œ ê°„ê²°í•˜ê²Œ í‘œí˜„** ê°€ëŠ¥

---

## âœ… Combinational for-loop: Vector reversal 2

```verilog
module top_module( 
    input [99:0] in,
    output [99:0] out
);
    
    always @(*) begin
        for (int i = 0; i < $bits(out); i++) begin
            out[i] = in[$bits(out) - i - 1];
        end
    end

endmodule
```

ðŸ“Œ **í¬ì¸íŠ¸**
- `always @(*)` ì•ˆì˜ `for`ë¬¸ì€ **í•˜ë“œì›¨ì–´ êµ¬ì¡°ë¥¼ ë°˜ë³µ ìƒì„±í•˜ëŠ” ë¬¸ë²•**
- `$bits(out)`ëŠ” outì˜ ë¹„íŠ¸ ìˆ˜(100)ë¥¼ ê³„ì‚°í•˜ì—¬ ë°˜ë³µ ì¡°ê±´ì— ì‚¬ìš©ë¨
- `out[i] = in[99-i]`ì™€ ê°™ìŒ â†’ **ë²¡í„° ë’¤ì§‘ê¸°**

---

## âœ… Combinational for-loop: 255-bit population count

```verilog
module top_module( 
    input [254:0] in,
    output [7:0] out );
    
    always @(*) begin
        out = 0;
        for(int i = 0; i < $bits(in); i++) begin
            out = out + in[i];
        end
    end

endmodule
```

ðŸ“Œ **í¬ì¸íŠ¸**
- ì „ì²´ ë¹„íŠ¸ ì¤‘ **1ì˜ ê°œìˆ˜(=population count)ë¥¼ ê³„ì‚°**
- ë°˜ë³µë¬¸ ì•ˆì—ì„œ ëˆ„ì í•©ì„ ë”í•˜ë ¤ë©´ ë¨¼ì € **outì„ ì´ˆê¸°í™”í•´ì•¼ í•¨**
- ëˆ„ë½ ì‹œ ì‹œë®¬ë ˆì´ì…˜ê³¼ í•©ì„± ê²°ê³¼ ë¶ˆì¼ì¹˜ ê°€ëŠ¥ â†’ **ì´ˆê¸°í™” í•„ìˆ˜**

---

## âœ… Generate for-loop: 100-bit binary adder 2

```verilog
module full_adder (
    input a,
    input b,
    input cin,
    output sum,
    output cout
);
    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (a & cin) | (b & cin);
endmodule

module top_module( 
    input [99:0] a, b,
    input cin,
    output [99:0] cout,
    output [99:0] sum );
    
    wire [99:0] carry;
    
    genvar i;
    generate
        for (i = 0; i < 100; i++) begin: fa_chain
            if (i == 0) begin
                full_adder u_fa (
                    .a(a[0]),
                    .b(b[0]),
                    .cin(cin),
                    .sum(sum[0]),
                    .cout(carry[0])
                );
            end else begin
                full_adder u_fa (
                    .a(a[i]),
                    .b(b[i]),
                    .cin(carry[i - 1]),
                    .sum(sum[i]),
                    .cout(carry[i])
                );
            end
            assign cout[i] = carry[i];
        end
    endgenerate  

endmodule
```

ðŸ“Œ **í¬ì¸íŠ¸**
- `generate-for`ëŠ” **ë°˜ë³µ êµ¬ì¡°ë¥¼ ì»´íŒŒì¼ íƒ€ìž„ì— ìƒì„±**
- `genvar`ë¡œ ì„ ì–¸ëœ ë³€ìˆ˜ëŠ” `generate`**ì•ˆì—ì„œë§Œ ì‚¬ìš© ê°€ëŠ¥**
- **carry ë°°ì—´ì„ ì¤‘ê°„ ì‹ í˜¸ë¡œ ë”°ë¡œ ë§Œë“¤ê³ **, ë§ˆì§€ë§‰ì— `cout[i]`ë¡œ ì™¸ë¶€ ì¶œë ¥

---

## âœ… Generate for-loop: 100-digit BCD adder

```verilog
/*
module bcd_fadd (
    input [3:0] a,
    input [3:0] b,
    input cin,
    output cout,
    output [3:0] sum
);
*/
module top_module( 
    input [399:0] a, b,
    input cin,
    output cout,
    output [399:0] sum );

    wire [99:0] carry;

    genvar i;
    generate
        for (i = 0; i < 100; i++) begin: bcd_adders
            if (i == 0) begin
                bcd_fadd u_bcd (
                    .a(a[3:0]),
                    .b(b[3:0]),
                    .cin(cin),
                    .cout(carry[0]),
                    .sum(sum[3:0])
                );
            end else begin
                bcd_fadd u_bcd (
                    .a(a[(4*i)+3 : 4*i]),
                    .b(b[(4*i)+3 : 4*i]),
                    .cin(carry[i-1]),
                    .cout(carry[i]),
                    .sum(sum[(4*i)+3 : 4*i])
                );
            end
        end
    endgenerate

    assign cout = carry[99];  

endmodule
```

ðŸ“Œ **í¬ì¸íŠ¸**
- BCD(Binary Coded Decimal)ëŠ” **4ë¹„íŠ¸ë‹¹ 1ìžë¦¬ ì‹­ì§„ìˆ˜(0~9)**ë¥¼ í‘œí˜„ (ìžë¦¿ìˆ˜ ë„ìž…)
- `generate` ì•ˆì—ì„œ `i == 0`ì¼ ë•Œë§Œ `cin`ì„ ì—°ê²°í•˜ê³ , ì´í›„ëŠ” ì´ì „ carry ë°›ì•„ì˜´
- **ê°™ì€ ì¸ìŠ¤í„´ìŠ¤ ì´ë¦„(u_bcd)**ë„ `generate` ë¸”ë¡ ì•ˆì—ì„œëŠ” ê°ê° ë‹¤ë¥¸ ê²ƒìœ¼ë¡œ ì¸ì‹ë¨
- ë²”ìœ„ ì„ íƒì—ì„œ `[(4*i)+3 : 4*i]` ëŒ€ì‹  `[4*i +: 4]` ì‚¬ìš© ê°€ëŠ¥

