{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696263139633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696263139634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 10:12:19 2023 " "Processing started: Mon Oct 02 10:12:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696263139634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263139634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263139634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696263140142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696263140142 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpu.qsys " "Elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263146330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:28 Progress: Loading cpu/cpu.qsys " "2023.10.02.10:12:28 Progress: Loading cpu/cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263148786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Reading input file " "2023.10.02.10:12:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding clk_0 \[clock_source 20.1\] " "2023.10.02.10:12:29 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module clk_0 " "2023.10.02.10:12:29 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\] " "2023.10.02.10:12:29 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module new_sdram_controller_0 " "2023.10.02.10:12:29 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\] " "2023.10.02.10:12:29 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module nios2_gen2_0 " "2023.10.02.10:12:29 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_auto_manual_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_auto_manual_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_auto_manual_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_auto_manual_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_continue_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_continue_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_continue_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_continue_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_display1_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_display1_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_display1_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_display1_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_display2_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_display2_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_display2_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_display2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_display3_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_display3_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_display3_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_display3_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_display4_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_display4_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_display4_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_display4_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_display5_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_display5_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_display5_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_display5_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_display6_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_display6_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_display6_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_display6_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_leds_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_leds_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_leds_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_leds_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_left_right_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_left_right_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_left_right_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_left_right_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_ready_rsa_filter_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_ready_rsa_filter_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_ready_rsa_filter_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_ready_rsa_filter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_set_value_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_set_value_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_set_value_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_set_value_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding pio_up_down_0 \[altera_avalon_pio 20.1\] " "2023.10.02.10:12:29 Progress: Adding pio_up_down_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module pio_up_down_0 " "2023.10.02.10:12:29 Progress: Parameterizing module pio_up_down_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding ram_0 \[altera_avalon_onchip_memory2 20.1\] " "2023.10.02.10:12:29 Progress: Adding ram_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module ram_0 " "2023.10.02.10:12:29 Progress: Parameterizing module ram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding rom_0 \[altera_avalon_onchip_memory2 20.1\] " "2023.10.02.10:12:29 Progress: Adding rom_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module rom_0 " "2023.10.02.10:12:29 Progress: Parameterizing module rom_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding timer_0 \[altera_avalon_timer 20.1\] " "2023.10.02.10:12:29 Progress: Adding timer_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module timer_0 " "2023.10.02.10:12:29 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Adding timer_100ms_0 \[altera_avalon_timer 20.1\] " "2023.10.02.10:12:29 Progress: Adding timer_100ms_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing module timer_100ms_0 " "2023.10.02.10:12:29 Progress: Parameterizing module timer_100ms_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Building connections " "2023.10.02.10:12:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Parameterizing connections " "2023.10.02.10:12:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:29 Progress: Validating " "2023.10.02.10:12:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263149921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.02.10:12:30 Progress: Done reading input file " "2023.10.02.10:12:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263150730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Cpu.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263151398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.pio_auto_manual_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpu.pio_auto_manual_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263151398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.pio_continue_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpu.pio_continue_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263151398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.pio_left_right_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpu.pio_left_right_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263151398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.pio_set_value_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpu.pio_set_value_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263151398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.pio_up_down_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpu.pio_up_down_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263151398 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu.new_sdram_controller_0: new_sdram_controller_0.wire must be exported, or connected to a matching conduit. " "Cpu.new_sdram_controller_0: new_sdram_controller_0.wire must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263151401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH " "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263152118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'cpu_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'cpu_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263157695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_new_sdram_controller_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0002_new_sdram_controller_0_gen//cpu_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_new_sdram_controller_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0002_new_sdram_controller_0_gen//cpu_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263157695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'cpu_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'cpu_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"cpu\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"cpu\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"cpu\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"cpu\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_auto_manual_0: Starting RTL generation for module 'cpu_pio_auto_manual_0' " "Pio_auto_manual_0: Starting RTL generation for module 'cpu_pio_auto_manual_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_auto_manual_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_auto_manual_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0003_pio_auto_manual_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0003_pio_auto_manual_0_gen//cpu_pio_auto_manual_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_auto_manual_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_auto_manual_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0003_pio_auto_manual_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0003_pio_auto_manual_0_gen//cpu_pio_auto_manual_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_auto_manual_0: Done RTL generation for module 'cpu_pio_auto_manual_0' " "Pio_auto_manual_0: Done RTL generation for module 'cpu_pio_auto_manual_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_auto_manual_0: \"cpu\" instantiated altera_avalon_pio \"pio_auto_manual_0\" " "Pio_auto_manual_0: \"cpu\" instantiated altera_avalon_pio \"pio_auto_manual_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display1_0: Starting RTL generation for module 'cpu_pio_display1_0' " "Pio_display1_0: Starting RTL generation for module 'cpu_pio_display1_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display1_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_display1_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0004_pio_display1_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0004_pio_display1_0_gen//cpu_pio_display1_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_display1_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_display1_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0004_pio_display1_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0004_pio_display1_0_gen//cpu_pio_display1_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display1_0: Done RTL generation for module 'cpu_pio_display1_0' " "Pio_display1_0: Done RTL generation for module 'cpu_pio_display1_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display1_0: \"cpu\" instantiated altera_avalon_pio \"pio_display1_0\" " "Pio_display1_0: \"cpu\" instantiated altera_avalon_pio \"pio_display1_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds_0: Starting RTL generation for module 'cpu_pio_leds_0' " "Pio_leds_0: Starting RTL generation for module 'cpu_pio_leds_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_leds_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0005_pio_leds_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0005_pio_leds_0_gen//cpu_pio_leds_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_leds_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_leds_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0005_pio_leds_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0005_pio_leds_0_gen//cpu_pio_leds_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds_0: Done RTL generation for module 'cpu_pio_leds_0' " "Pio_leds_0: Done RTL generation for module 'cpu_pio_leds_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds_0: \"cpu\" instantiated altera_avalon_pio \"pio_leds_0\" " "Pio_leds_0: \"cpu\" instantiated altera_avalon_pio \"pio_leds_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_left_right_0: Starting RTL generation for module 'cpu_pio_left_right_0' " "Pio_left_right_0: Starting RTL generation for module 'cpu_pio_left_right_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_left_right_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_left_right_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0006_pio_left_right_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0006_pio_left_right_0_gen//cpu_pio_left_right_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_left_right_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_left_right_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0006_pio_left_right_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0006_pio_left_right_0_gen//cpu_pio_left_right_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263158973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_left_right_0: Done RTL generation for module 'cpu_pio_left_right_0' " "Pio_left_right_0: Done RTL generation for module 'cpu_pio_left_right_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_left_right_0: \"cpu\" instantiated altera_avalon_pio \"pio_left_right_0\" " "Pio_left_right_0: \"cpu\" instantiated altera_avalon_pio \"pio_left_right_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_ready_rsa_filter_0: Starting RTL generation for module 'cpu_pio_ready_rsa_filter_0' " "Pio_ready_rsa_filter_0: Starting RTL generation for module 'cpu_pio_ready_rsa_filter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_ready_rsa_filter_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_ready_rsa_filter_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0007_pio_ready_rsa_filter_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0007_pio_ready_rsa_filter_0_gen//cpu_pio_ready_rsa_filter_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_ready_rsa_filter_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_ready_rsa_filter_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0007_pio_ready_rsa_filter_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0007_pio_ready_rsa_filter_0_gen//cpu_pio_ready_rsa_filter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_ready_rsa_filter_0: Done RTL generation for module 'cpu_pio_ready_rsa_filter_0' " "Pio_ready_rsa_filter_0: Done RTL generation for module 'cpu_pio_ready_rsa_filter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_ready_rsa_filter_0: \"cpu\" instantiated altera_avalon_pio \"pio_ready_rsa_filter_0\" " "Pio_ready_rsa_filter_0: \"cpu\" instantiated altera_avalon_pio \"pio_ready_rsa_filter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: Starting RTL generation for module 'cpu_ram_0' " "Ram_0: Starting RTL generation for module 'cpu_ram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_ram_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0008_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0008_ram_0_gen//cpu_ram_0_component_configuration.pl  --do_build_sim=0  \] " "Ram_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_ram_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0008_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0008_ram_0_gen//cpu_ram_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: Done RTL generation for module 'cpu_ram_0' " "Ram_0: Done RTL generation for module 'cpu_ram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: \"cpu\" instantiated altera_avalon_onchip_memory2 \"ram_0\" " "Ram_0: \"cpu\" instantiated altera_avalon_onchip_memory2 \"ram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: Starting RTL generation for module 'cpu_rom_0' " "Rom_0: Starting RTL generation for module 'cpu_rom_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_rom_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0009_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0009_rom_0_gen//cpu_rom_0_component_configuration.pl  --do_build_sim=0  \] " "Rom_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_rom_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0009_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0009_rom_0_gen//cpu_rom_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: Done RTL generation for module 'cpu_rom_0' " "Rom_0: Done RTL generation for module 'cpu_rom_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: \"cpu\" instantiated altera_avalon_onchip_memory2 \"rom_0\" " "Rom_0: \"cpu\" instantiated altera_avalon_onchip_memory2 \"rom_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'cpu_timer_0' " "Timer_0: Starting RTL generation for module 'cpu_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0010_timer_0_gen//cpu_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0010_timer_0_gen//cpu_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'cpu_timer_0' " "Timer_0: Done RTL generation for module 'cpu_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"cpu\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"cpu\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_100ms_0: Starting RTL generation for module 'cpu_timer_100ms_0' " "Timer_100ms_0: Starting RTL generation for module 'cpu_timer_100ms_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_100ms_0:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer_100ms_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0011_timer_100ms_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0011_timer_100ms_0_gen//cpu_timer_100ms_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_100ms_0:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer_100ms_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0011_timer_100ms_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0011_timer_100ms_0_gen//cpu_timer_100ms_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263159948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_100ms_0: Done RTL generation for module 'cpu_timer_100ms_0' " "Timer_100ms_0: Done RTL generation for module 'cpu_timer_100ms_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263160139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_100ms_0: \"cpu\" instantiated altera_avalon_timer \"timer_100ms_0\" " "Timer_100ms_0: \"cpu\" instantiated altera_avalon_timer \"timer_100ms_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263160142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263165434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263165650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263165881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263166094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263166309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263166522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263166739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263166954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263167190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263167400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263167609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263167822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263168033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263168242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263168458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263168670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263168898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263169111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263169318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263173660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263173665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263173670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263173714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0014_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_4790494946446266950.dir/0014_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263173715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 10:12:54 (*) Starting Nios II generation " "Cpu: # 2023.10.02 10:12:54 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 10:12:54 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.10.02 10:12:54 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 10:12:54 (*)   Creating all objects for CPU " "Cpu: # 2023.10.02 10:12:54 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 10:12:54 (*)   Generating RTL from CPU objects " "Cpu: # 2023.10.02 10:12:54 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 10:12:54 (*)   Creating plain-text RTL " "Cpu: # 2023.10.02 10:12:54 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.02 10:12:55 (*) Done Nios II generation " "Cpu: # 2023.10.02 10:12:55 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_020: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_020\" " "Router_020: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_020\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done \"cpu\" with 35 modules, 49 files " "Cpu: Done \"cpu\" with 35 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263175792 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpu.qsys " "Finished elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263176820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cputop.sv 1 1 " "Found 1 design units, including 1 entities, in source file cputop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cputop " "Found entity 1: cputop" {  } { { "cputop.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/cputop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "db/ip/cpu/cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176933 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "db/ip/cpu/submodules/cpu_irq_mapper.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696263176973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696263176973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176974 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696263176975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696263176976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176976 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_001 " "Found entity 2: cpu_mm_interconnect_0_router_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696263176978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696263176978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176978 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696263176980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696263176980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176980 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_003 " "Found entity 2: cpu_mm_interconnect_0_router_003" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_020.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696263176982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_020.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696263176982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_020_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_020_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176982 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_020 " "Found entity 2: cpu_mm_interconnect_0_router_020" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_new_sdram_controller_0_input_efifo_module " "Found entity 1: cpu_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176991 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_new_sdram_controller_0 " "Found entity 2: cpu_new_sdram_controller_0" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0 " "Found entity 1: cpu_nios2_gen2_0" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263176993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263176993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: cpu_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: cpu_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: cpu_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: cpu_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: cpu_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: cpu_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: cpu_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: cpu_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: cpu_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: cpu_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: cpu_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: cpu_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_gen2_0_cpu " "Found entity 21: cpu_nios2_gen2_0_cpu" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_test_bench " "Found entity 1: cpu_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_auto_manual_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_auto_manual_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_auto_manual_0 " "Found entity 1: cpu_pio_auto_manual_0" {  } { { "db/ip/cpu/submodules/cpu_pio_auto_manual_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_pio_auto_manual_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_display1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_display1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_display1_0 " "Found entity 1: cpu_pio_display1_0" {  } { { "db/ip/cpu/submodules/cpu_pio_display1_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_pio_display1_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_leds_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_leds_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_leds_0 " "Found entity 1: cpu_pio_leds_0" {  } { { "db/ip/cpu/submodules/cpu_pio_leds_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_pio_leds_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_left_right_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_left_right_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_left_right_0 " "Found entity 1: cpu_pio_left_right_0" {  } { { "db/ip/cpu/submodules/cpu_pio_left_right_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_pio_left_right_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_ready_rsa_filter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_ready_rsa_filter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_ready_rsa_filter_0 " "Found entity 1: cpu_pio_ready_rsa_filter_0" {  } { { "db/ip/cpu/submodules/cpu_pio_ready_rsa_filter_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_pio_ready_rsa_filter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ram_0 " "Found entity 1: cpu_ram_0" {  } { { "db/ip/cpu/submodules/cpu_ram_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_rom_0 " "Found entity 1: cpu_rom_0" {  } { { "db/ip/cpu/submodules/cpu_rom_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_rom_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_timer_0 " "Found entity 1: cpu_timer_0" {  } { { "db/ip/cpu/submodules/cpu_timer_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_timer_100ms_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_timer_100ms_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_timer_100ms_0 " "Found entity 1: cpu_timer_100ms_0" {  } { { "db/ip/cpu/submodules/cpu_timer_100ms_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_timer_100ms_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177031 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at cpu_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1696263177032 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at cpu_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1696263177032 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at cpu_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1696263177032 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_new_sdram_controller_0.v(678) " "Verilog HDL or VHDL warning at cpu_new_sdram_controller_0.v(678): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 678 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1696263177033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cputop " "Elaborating entity \"cputop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696263177129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:qcpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:qcpu\"" {  } { { "cputop.sv" "qcpu" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/cputop.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_new_sdram_controller_0 cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"cpu_new_sdram_controller_0\" for hierarchy \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/cpu/cpu.v" "new_sdram_controller_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_new_sdram_controller_0_input_efifo_module cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|cpu_new_sdram_controller_0_input_efifo_module:the_cpu_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"cpu_new_sdram_controller_0_input_efifo_module\" for hierarchy \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|cpu_new_sdram_controller_0_input_efifo_module:the_cpu_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "the_cpu_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0 cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"cpu_nios2_gen2_0\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu " "Elaborating entity \"cpu_nios2_gen2_0_cpu\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "cpu" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_test_bench cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"cpu_nios2_gen2_0_cpu_test_bench\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_register_bank_a_module cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"cpu_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177457 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696263177457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_register_bank_b_module cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"cpu_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_debug cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177580 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696263177580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_break cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_xbrk cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_dbrk cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_itrace cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_dtrace cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_td_mode cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_pib cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_im cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_avalon_reg cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_ocimem cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_ociram_sp_ram_module cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"cpu_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177808 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696263177808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263177855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263177855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_wrapper cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_tck cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_sysclk cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "cpu_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263177972 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696263177972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263177981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:qcpu\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pio_auto_manual_0 cpu:qcpu\|cpu_pio_auto_manual_0:pio_auto_manual_0 " "Elaborating entity \"cpu_pio_auto_manual_0\" for hierarchy \"cpu:qcpu\|cpu_pio_auto_manual_0:pio_auto_manual_0\"" {  } { { "db/ip/cpu/cpu.v" "pio_auto_manual_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pio_display1_0 cpu:qcpu\|cpu_pio_display1_0:pio_display1_0 " "Elaborating entity \"cpu_pio_display1_0\" for hierarchy \"cpu:qcpu\|cpu_pio_display1_0:pio_display1_0\"" {  } { { "db/ip/cpu/cpu.v" "pio_display1_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pio_leds_0 cpu:qcpu\|cpu_pio_leds_0:pio_leds_0 " "Elaborating entity \"cpu_pio_leds_0\" for hierarchy \"cpu:qcpu\|cpu_pio_leds_0:pio_leds_0\"" {  } { { "db/ip/cpu/cpu.v" "pio_leds_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pio_left_right_0 cpu:qcpu\|cpu_pio_left_right_0:pio_left_right_0 " "Elaborating entity \"cpu_pio_left_right_0\" for hierarchy \"cpu:qcpu\|cpu_pio_left_right_0:pio_left_right_0\"" {  } { { "db/ip/cpu/cpu.v" "pio_left_right_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pio_ready_rsa_filter_0 cpu:qcpu\|cpu_pio_ready_rsa_filter_0:pio_ready_rsa_filter_0 " "Elaborating entity \"cpu_pio_ready_rsa_filter_0\" for hierarchy \"cpu:qcpu\|cpu_pio_ready_rsa_filter_0:pio_ready_rsa_filter_0\"" {  } { { "db/ip/cpu/cpu.v" "pio_ready_rsa_filter_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ram_0 cpu:qcpu\|cpu_ram_0:ram_0 " "Elaborating entity \"cpu_ram_0\" for hierarchy \"cpu:qcpu\|cpu_ram_0:ram_0\"" {  } { { "db/ip/cpu/cpu.v" "ram_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:qcpu\|cpu_ram_0:ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:qcpu\|cpu_ram_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_ram_0.v" "the_altsyncram" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:qcpu\|cpu_ram_0:ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:qcpu\|cpu_ram_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_ram_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:qcpu\|cpu_ram_0:ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:qcpu\|cpu_ram_0:ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ram_0.hex " "Parameter \"init_file\" = \"cpu_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178667 ""}  } { { "db/ip/cpu/submodules/cpu_ram_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696263178667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2rl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2rl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2rl1 " "Found entity 1: altsyncram_2rl1" {  } { { "db/altsyncram_2rl1.tdf" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/altsyncram_2rl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263178708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263178708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2rl1 cpu:qcpu\|cpu_ram_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_2rl1:auto_generated " "Elaborating entity \"altsyncram_2rl1\" for hierarchy \"cpu:qcpu\|cpu_ram_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_2rl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178709 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "cpu_ram_0.hex 256 10 " "Width of data items in \"cpu_ram_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 cpu_ram_0.hex " "Data at line (2) of memory initialization file \"cpu_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178715 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 cpu_ram_0.hex " "Data at line (3) of memory initialization file \"cpu_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178715 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 cpu_ram_0.hex " "Data at line (4) of memory initialization file \"cpu_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178715 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 cpu_ram_0.hex " "Data at line (5) of memory initialization file \"cpu_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178715 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 cpu_ram_0.hex " "Data at line (6) of memory initialization file \"cpu_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178715 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 cpu_ram_0.hex " "Data at line (7) of memory initialization file \"cpu_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178715 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 cpu_ram_0.hex " "Data at line (8) of memory initialization file \"cpu_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178715 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 cpu_ram_0.hex " "Data at line (9) of memory initialization file \"cpu_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178715 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 cpu_ram_0.hex " "Data at line (10) of memory initialization file \"cpu_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178715 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 cpu_ram_0.hex " "Data at line (11) of memory initialization file \"cpu_ram_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178715 ""}  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_ram_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1696263178715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_rom_0 cpu:qcpu\|cpu_rom_0:rom_0 " "Elaborating entity \"cpu_rom_0\" for hierarchy \"cpu:qcpu\|cpu_rom_0:rom_0\"" {  } { { "db/ip/cpu/cpu.v" "rom_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:qcpu\|cpu_rom_0:rom_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:qcpu\|cpu_rom_0:rom_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_rom_0.v" "the_altsyncram" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_rom_0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:qcpu\|cpu_rom_0:rom_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:qcpu\|cpu_rom_0:rom_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_rom_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_rom_0.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:qcpu\|cpu_rom_0:rom_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:qcpu\|cpu_rom_0:rom_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rom_0.hex " "Parameter \"init_file\" = \"cpu_rom_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696263178795 ""}  } { { "db/ip/cpu/submodules/cpu_rom_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_rom_0.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696263178795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_grl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_grl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_grl1 " "Found entity 1: altsyncram_grl1" {  } { { "db/altsyncram_grl1.tdf" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/altsyncram_grl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263178838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263178838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_grl1 cpu:qcpu\|cpu_rom_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_grl1:auto_generated " "Elaborating entity \"altsyncram_grl1\" for hierarchy \"cpu:qcpu\|cpu_rom_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_grl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178838 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "cpu_rom_0.hex 256 10 " "Width of data items in \"cpu_rom_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 cpu_rom_0.hex " "Data at line (2) of memory initialization file \"cpu_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178845 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 cpu_rom_0.hex " "Data at line (3) of memory initialization file \"cpu_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178845 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 cpu_rom_0.hex " "Data at line (4) of memory initialization file \"cpu_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178845 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 cpu_rom_0.hex " "Data at line (5) of memory initialization file \"cpu_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178845 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 cpu_rom_0.hex " "Data at line (6) of memory initialization file \"cpu_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178845 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 cpu_rom_0.hex " "Data at line (7) of memory initialization file \"cpu_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178845 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 cpu_rom_0.hex " "Data at line (8) of memory initialization file \"cpu_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178845 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 cpu_rom_0.hex " "Data at line (9) of memory initialization file \"cpu_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178845 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 cpu_rom_0.hex " "Data at line (10) of memory initialization file \"cpu_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178845 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 cpu_rom_0.hex " "Data at line (11) of memory initialization file \"cpu_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696263178845 ""}  } { { "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/software/qcpuLogic/mem_init/cpu_rom_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1696263178845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_timer_0 cpu:qcpu\|cpu_timer_0:timer_0 " "Elaborating entity \"cpu_timer_0\" for hierarchy \"cpu:qcpu\|cpu_timer_0:timer_0\"" {  } { { "db/ip/cpu/cpu.v" "timer_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_timer_100ms_0 cpu:qcpu\|cpu_timer_100ms_0:timer_100ms_0 " "Elaborating entity \"cpu_timer_100ms_0\" for hierarchy \"cpu:qcpu\|cpu_timer_100ms_0:timer_100ms_0\"" {  } { { "db/ip/cpu/cpu.v" "timer_100ms_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0 cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_mm_interconnect_0\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpu/cpu.v" "mm_interconnect_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263178922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_100ms_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_100ms_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "timer_100ms_0_s1_translator" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "ram_0_s1_translator" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_left_right_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_left_right_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "pio_left_right_0_s1_translator" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 3391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router " "Elaborating entity \"cpu_mm_interconnect_0_router\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_default_decode cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001 cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpu_mm_interconnect_0_router_001\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_001" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001_default_decode cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002 cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu_mm_interconnect_0_router_002\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002_default_decode cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_003 cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cpu_mm_interconnect_0_router_003\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_003" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_003_default_decode cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_003:router_003\|cpu_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_003:router_003\|cpu_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_020 cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_020:router_020 " "Elaborating entity \"cpu_mm_interconnect_0_router_020\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_020:router_020\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_020" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_020_default_decode cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_020:router_020\|cpu_mm_interconnect_0_router_020_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_020_default_decode\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_020:router_020\|cpu_mm_interconnect_0_router_020_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" "the_default_decode" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_020.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux_001 cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux_001 cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux_001\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux_001 cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux_001\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 6396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux_001 cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 6419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 6448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu:qcpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_irq_mapper cpu:qcpu\|cpu_irq_mapper:irq_mapper " "Elaborating entity \"cpu_irq_mapper\" for hierarchy \"cpu:qcpu\|cpu_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpu/cpu.v" "irq_mapper" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu:qcpu\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu:qcpu\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpu/cpu.v" "rst_controller" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/cpu.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:qcpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:qcpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:qcpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:qcpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263179997 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696263181968 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.02.10:13:04 Progress: Loading sld1d5d1f0c/alt_sld_fab_wrapper_hw.tcl " "2023.10.02.10:13:04 Progress: Loading sld1d5d1f0c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263184391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263185992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263186061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263187729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263187824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263187920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263188028 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263188032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263188032 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696263188750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d5d1f0c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d5d1f0c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1d5d1f0c/alt_sld_fab.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/sld1d5d1f0c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263188958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263188958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263189034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263189034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263189036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263189036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263189098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263189098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263189179 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263189179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263189179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/sld1d5d1f0c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696263189235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263189235 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[0\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[0\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[1\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[1\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[2\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[2\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[3\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[3\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[4\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[4\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[5\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[5\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[6\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[6\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[7\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[7\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[8\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[8\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[9\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[9\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[10\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[10\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[11\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[11\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[12\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[12\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[13\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[13\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[14\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[14\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[15\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[15\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[16\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[16\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[17\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[17\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[18\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[18\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[19\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[19\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[20\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[20\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[21\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[21\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[22\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[22\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[23\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[23\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[24\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[24\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[25\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[25\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[26\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[26\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[27\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[27\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[28\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[28\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[29\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[29\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[30\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[30\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[31\]~synth " "Converted tri-state buffer \"cpu:qcpu\|cpu_new_sdram_controller_0:new_sdram_controller_0\|zs_dq\[31\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" "" { Text "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/db/ip/cpu/submodules/cpu_new_sdram_controller_0.v" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1696263191008 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1696263191008 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696263192141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263193144 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "349 " "349 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696263194052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/cpu/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263194726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696263195623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696263195623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2249 " "Implemented 2249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696263195835 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696263195835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2023 " "Implemented 2023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696263195835 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696263195835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696263195835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5044 " "Peak virtual memory: 5044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696263195898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 10:13:15 2023 " "Processing ended: Mon Oct 02 10:13:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696263195898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696263195898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696263195898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696263195898 ""}
