INFO: [VRFC 10-163] Analyzing VHDL file "G:/Master-Rep/VLSI/to uplood/weevado projekts/FIFO/FIFO.srcs/sources_1/new/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
