#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 22 09:18:27 2019
# Process ID: 7484
# Current directory: E:/VivadoProjects/Lab2/twoBitSubtractor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9480 E:\VivadoProjects\Lab2\twoBitSubtractor\twoBitSub.xpr
# Log file: E:/VivadoProjects/Lab2/twoBitSubtractor/vivado.log
# Journal file: E:/VivadoProjects/Lab2/twoBitSubtractor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.xpr
INFO: [Project 1-313] Project file moved from 'E:/VivadoProjects/twoBitSub' since last save.
WARNING: [Project 1-312] File not found as 'E:/VivadoProjects/University/Year 2/Digital Design CS223/Lab/Basys Vivado/Basys3.xdc'; using path 'E:/University/Year 2/Digital Design CS223/Lab/Basys Vivado/Basys3.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'E:/VivadoProjects/University/Year 2/Digital Design CS223/Lab/Basys Vivado/Basys3.xdc'; using path 'E:/University/Year 2/Digital Design CS223/Lab/Basys Vivado/Basys3.xdc' instead.
WARNING: [Project 1-312] File not found as 'E:/VivadoProjects/University/Year 2/Digital Design CS223/Lab/Basys Vivado/Basys3.xdc'; using path 'E:/University/Year 2/Digital Design CS223/Lab/Basys Vivado/Basys3.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 803.461 ; gain = 181.066
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBenchSub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBenchSub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.srcs/sources_1/new/twoBitSub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullSubtractor
INFO: [VRFC 10-311] analyzing module twoBitSub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.srcs/sim_1/new/testBenchSub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBenchSub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.sim/sim_1/behav/xsim'
"xelab -wto 0f2891d429e245cfa2e5cc830dc49704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchSub_behav xil_defaultlib.testBenchSub xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f2891d429e245cfa2e5cc830dc49704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchSub_behav xil_defaultlib.testBenchSub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fullSubtractor
Compiling module xil_defaultlib.twoBitSub
Compiling module xil_defaultlib.testBenchSub
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBenchSub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBenchSub_behav -key {Behavioral:sim_1:Functional:testBenchSub} -tclbatch {testBenchSub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testBenchSub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a=x, b=x, c=x, b=x, bin=x, d0=x, d1=x, bout=x
                 110 a=0, b=0, c=0, b=0, bin=0, d0=0, d1=0, bout=0
                 120 a=0, b=0, c=0, b=1, bin=0, d0=0, d1=1, bout=1
                 130 a=0, b=0, c=1, b=0, bin=0, d0=0, d1=1, bout=0
                 140 a=0, b=0, c=1, b=1, bin=0, d0=0, d1=0, bout=0
                 150 a=0, b=1, c=0, b=0, bin=0, d0=1, d1=1, bout=1
                 160 a=0, b=1, c=0, b=1, bin=0, d0=1, d1=0, bout=1
                 170 a=0, b=1, c=1, b=0, bin=0, d0=1, d1=0, bout=0
                 180 a=0, b=1, c=1, b=1, bin=0, d0=1, d1=1, bout=1
                 190 a=1, b=1, c=0, b=0, bin=0, d0=0, d1=0, bout=0
                 200 a=1, b=0, c=0, b=1, bin=0, d0=1, d1=1, bout=1
                 210 a=1, b=0, c=1, b=0, bin=0, d0=1, d1=1, bout=0
                 220 a=1, b=0, c=1, b=1, bin=0, d0=1, d1=0, bout=0
                 230 a=1, b=1, c=0, b=0, bin=0, d0=0, d1=0, bout=0
                 240 a=1, b=1, c=0, b=1, bin=0, d0=0, d1=1, bout=1
                 250 a=1, b=1, c=1, b=0, bin=0, d0=0, d1=1, bout=0
                 260 a=1, b=1, c=1, b=1, bin=0, d0=0, d1=0, bout=0
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 891.895 ; gain = 8.738
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBenchSub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 891.895 ; gain = 10.328
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.srcs/sources_1/new/twoBitSub.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.srcs/sim_1/new/testBenchSub.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 22 09:29:30 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.runs/synth_1/runme.log
[Tue Oct 22 09:29:30 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 938.684 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.098 ; gain = 1117.414
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.runs/impl_1/twoBitSub.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 09:55:56 2019...
