V 51
K 250961067300 obuft18
Y 0
D 0 0 850 1100
Z 0
i 151
N 143
J 450 845 2
J 530 845 9
J 450 900 2
J 530 900 11
J 450 955 2
J 530 955 11
J 450 1010 2
J 530 1010 11
J 530 1025 9
J 620 1025 7
B 9 10
L 550 1035 20 0 3 0 1 0 O[3:0]
B 2 4
S 3 4
L 490 900 10 0 3 0 1 0 O2
B 4 6
B 6 8
B 8 9
S 7 8
L 490 1010 10 0 3 0 1 0 O0
S 5 6
L 490 955 10 0 3 0 1 0 O1
S 1 2
L 490 845 10 0 3 0 1 0 O3
N 47
J 170 265 7
J 240 265 9
J 370 845 2
J 240 845 11
J 370 900 2
J 240 900 11
J 370 955 2
J 240 955 11
J 240 1010 9
J 370 1010 2
B 1 2
L 170 275 20 0 3 0 1 0 B[3:0]
B 2 4
B 4 6
S 6 5
L 250 900 10 0 3 0 1 0 B2
B 6 8
B 8 9
S 9 10
L 250 1010 10 0 3 0 1 0 B0
S 8 7
L 250 955 10 0 3 0 1 0 B1
S 4 3
L 250 845 10 0 3 0 1 0 B3
N 124
J 170 215 7
J 300 215 9
J 370 865 2
J 300 865 11
J 370 920 2
J 300 920 11
J 370 975 2
J 300 975 11
J 300 1030 9
J 370 1030 2
S 4 3
L 310 865 10 0 3 0 1 0 A3
S 8 7
L 310 975 10 0 3 0 1 0 A1
S 9 10
L 310 1030 10 0 3 0 1 0 A0
B 8 9
B 6 8
S 6 5
L 310 920 10 0 3 0 1 0 A2
B 4 6
B 2 4
B 1 2
L 170 225 20 0 3 0 1 0 A[3:0]
I 147 virtex2p:AND3 1 370 805 0 1 '
C 148 6 3 0
C 47 3 2 0
C 124 3 1 0
C 143 1 7 0
I 146 virtex2p:AND3 1 370 860 0 1 '
C 143 3 7 0
C 124 5 1 0
C 47 5 2 0
C 148 3 3 0
I 145 virtex2p:AND3 1 370 915 0 1 '
C 148 1 3 0
C 47 7 2 0
C 124 7 1 0
C 143 5 7 0
I 144 virtex2p:AND3 1 370 970 0 1 '
C 143 7 7 0
C 124 10 1 0
C 47 10 2 0
C 148 9 3 0
N 148
J 370 935 2
J 350 935 5
J 370 880 2
J 350 880 5
J 350 825 3
J 370 825 2
J 350 990 5
J 175 990 1
J 370 990 2
S 8 7
L 190 990 20 0 3 0 1 0 I0
S 2 1
S 4 2
S 4 3
S 5 4
S 2 7
S 7 9
S 5 6
T 735 0 25 0 3 Page 27
Q 11 0 0
T 710 50 10 0 9 1
T 700 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 640 50 10 0 9 1st October 2003
T 610 100 10 0 9 VIRTEX Family 4-AND3COM1  Macro
T 635 80 10 0 9 4-AND3 Bus Gate plus 1 common bit
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 745 75 25 0 3 JRG
Q 14 0 0
E
