Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Users/guill/Desktop/Creation/electronique/Xilinx/ALUGP8B/testbench_isim_beh.exe -prj C:/Users/guill/Desktop/Creation/electronique/Xilinx/ALUGP8B/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/guill/Desktop/Creation/electronique/Xilinx/ALUGP8B/main.v" into library work
Analyzing Verilog file "C:/Users/guill/Desktop/Creation/electronique/Xilinx/ALUGP8B/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/guill/Desktop/Creation/electronique/Xilinx/ALUGP8B/main.v" Line 250: Size mismatch in connection of port <r>. Formal port size is 3-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "C:/Users/guill/Desktop/Creation/electronique/Xilinx/ALUGP8B/main.v" Line 252: Size mismatch in connection of port <r>. Formal port size is 3-bit while actual signal size is 8-bit.
Completed static elaboration
Compiling module RisingEdge_DFlipFlop8bit
Compiling module unsigned_8bitAdder
Compiling module unsigned_8bitSubstract
Compiling module op_8bitAndBitwise
Compiling module op_8bitOrBitwise
Compiling module op_8bitXorBitwise
Compiling module op_8bitAnd
Compiling module op_8bitOr
Compiling module op_8bitXor
Compiling module op_8bitShiftR
Compiling module op_8bitShiftL
Compiling module op_8bitSBigger
Compiling module op_8bitSSmaller
Compiling module op_8bitBigger
Compiling module op_8bitSmaller
Compiling module op_8bitEqual
Compiling module op_8bitInvertBitwise
Compiling module op_8bitInvert
Compiling module unsigned_8bitMult
Compiling module op_8bit2Complement
Compiling module op_8bitRotate
Compiling module main
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 24 Verilog Units
Built simulation executable C:/Users/guill/Desktop/Creation/electronique/Xilinx/ALUGP8B/testbench_isim_beh.exe
Fuse Memory Usage: 28508 KB
Fuse CPU Usage: 515 ms
