-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlation is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    m_ce0 : OUT STD_LOGIC;
    m_we0 : OUT STD_LOGIC;
    m_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    s_ce0 : OUT STD_LOGIC;
    s_we0 : OUT STD_LOGIC;
    s_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    data_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    data_ce0 : OUT STD_LOGIC;
    data_we0 : OUT STD_LOGIC;
    data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    data_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    data_ce1 : OUT STD_LOGIC;
    data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    corr_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    corr_ce0 : OUT STD_LOGIC;
    corr_we0 : OUT STD_LOGIC;
    corr_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of correlation is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "correlation_correlation,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.026750,HLS_SYN_LAT=22214,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=14537,HLS_SYN_LUT=8795,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_3FF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001111111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_1_reg_262 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ii_load_reg_276 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal data_load_33_reg_281 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvars_iv17_load_reg_286 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal bitcast_ln61_fu_226_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln61_reg_291 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_ap_start : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_ap_done : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_ap_idle : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_ap_ready : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_data_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_data_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_data_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_data_ce1 : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_m_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_m_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_m_we0 : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_m_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_s_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_s_we0 : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_s_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_start : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_done : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_idle : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_ready : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_we0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_ce1 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_m_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_m_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_s_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_start : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_done : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_idle : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_ready : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_ce1 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_we0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_loop_0_fu_114_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln54_fu_176_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln54_fu_164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln55_fu_206_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvars_iv17_fu_66 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln54_fu_230_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_fu_70 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln57_fu_170_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ii_fu_74 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln66_fu_211_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_189_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln_fu_199_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_296_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_296_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_296_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_296_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_296_ce : STD_LOGIC;
    signal grp_fu_300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_300_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_300_ce : STD_LOGIC;
    signal grp_fu_304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_304_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_304_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_304_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component correlation_correlation_Pipeline_loop_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        m_ce0 : OUT STD_LOGIC;
        m_we0 : OUT STD_LOGIC;
        m_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce0 : OUT STD_LOGIC;
        s_we0 : OUT STD_LOGIC;
        s_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_296_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_ce : OUT STD_LOGIC;
        grp_fu_300_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_300_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_300_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_300_p_ce : OUT STD_LOGIC;
        grp_fu_304_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_304_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_304_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_304_p_ce : OUT STD_LOGIC );
    end component;


    component correlation_correlation_Pipeline_VITIS_LOOP_41_1_loop_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        m_ce0 : OUT STD_LOGIC;
        m_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce0 : OUT STD_LOGIC;
        s_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_296_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_ce : OUT STD_LOGIC;
        grp_fu_300_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_300_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_300_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_300_p_ce : OUT STD_LOGIC;
        grp_fu_304_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_304_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_304_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_304_p_ce : OUT STD_LOGIC );
    end component;


    component correlation_correlation_Pipeline_VITIS_LOOP_57_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        indvars_iv17 : IN STD_LOGIC_VECTOR (5 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln61 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ii : IN STD_LOGIC_VECTOR (9 downto 0);
        corr_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        corr_ce0 : OUT STD_LOGIC;
        corr_we0 : OUT STD_LOGIC;
        corr_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_296_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_296_p_ce : OUT STD_LOGIC;
        grp_fu_300_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_300_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_300_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_300_p_ce : OUT STD_LOGIC );
    end component;


    component correlation_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component correlation_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component correlation_fdiv_32ns_32ns_32_10_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_correlation_Pipeline_loop_0_fu_114 : component correlation_correlation_Pipeline_loop_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_correlation_Pipeline_loop_0_fu_114_ap_start,
        ap_done => grp_correlation_Pipeline_loop_0_fu_114_ap_done,
        ap_idle => grp_correlation_Pipeline_loop_0_fu_114_ap_idle,
        ap_ready => grp_correlation_Pipeline_loop_0_fu_114_ap_ready,
        data_address0 => grp_correlation_Pipeline_loop_0_fu_114_data_address0,
        data_ce0 => grp_correlation_Pipeline_loop_0_fu_114_data_ce0,
        data_q0 => data_q0,
        data_address1 => grp_correlation_Pipeline_loop_0_fu_114_data_address1,
        data_ce1 => grp_correlation_Pipeline_loop_0_fu_114_data_ce1,
        data_q1 => data_q1,
        m_address0 => grp_correlation_Pipeline_loop_0_fu_114_m_address0,
        m_ce0 => grp_correlation_Pipeline_loop_0_fu_114_m_ce0,
        m_we0 => grp_correlation_Pipeline_loop_0_fu_114_m_we0,
        m_d0 => grp_correlation_Pipeline_loop_0_fu_114_m_d0,
        s_address0 => grp_correlation_Pipeline_loop_0_fu_114_s_address0,
        s_ce0 => grp_correlation_Pipeline_loop_0_fu_114_s_ce0,
        s_we0 => grp_correlation_Pipeline_loop_0_fu_114_s_we0,
        s_d0 => grp_correlation_Pipeline_loop_0_fu_114_s_d0,
        grp_fu_296_p_din0 => grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_din0,
        grp_fu_296_p_din1 => grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_din1,
        grp_fu_296_p_opcode => grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_opcode,
        grp_fu_296_p_dout0 => grp_fu_296_p2,
        grp_fu_296_p_ce => grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_ce,
        grp_fu_300_p_din0 => grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_din0,
        grp_fu_300_p_din1 => grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_din1,
        grp_fu_300_p_dout0 => grp_fu_300_p2,
        grp_fu_300_p_ce => grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_ce,
        grp_fu_304_p_din0 => grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_din0,
        grp_fu_304_p_din1 => grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_din1,
        grp_fu_304_p_dout0 => grp_fu_304_p2,
        grp_fu_304_p_ce => grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_ce);

    grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124 : component correlation_correlation_Pipeline_VITIS_LOOP_41_1_loop_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_start,
        ap_done => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_done,
        ap_idle => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_idle,
        ap_ready => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_ready,
        data_address0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_address0,
        data_ce0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_ce0,
        data_we0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_we0,
        data_d0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_d0,
        data_address1 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_address1,
        data_ce1 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_ce1,
        data_q1 => data_q1,
        m_address0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_m_address0,
        m_ce0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_m_ce0,
        m_q0 => m_q0,
        s_address0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_s_address0,
        s_ce0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_s_ce0,
        s_q0 => s_q0,
        grp_fu_296_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_din0,
        grp_fu_296_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_din1,
        grp_fu_296_p_opcode => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_opcode,
        grp_fu_296_p_dout0 => grp_fu_296_p2,
        grp_fu_296_p_ce => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_ce,
        grp_fu_300_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_din0,
        grp_fu_300_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_din1,
        grp_fu_300_p_dout0 => grp_fu_300_p2,
        grp_fu_300_p_ce => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_ce,
        grp_fu_304_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_din0,
        grp_fu_304_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_din1,
        grp_fu_304_p_dout0 => grp_fu_304_p2,
        grp_fu_304_p_ce => grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_ce);

    grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134 : component correlation_correlation_Pipeline_VITIS_LOOP_57_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_start,
        ap_done => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_done,
        ap_idle => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_idle,
        ap_ready => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_ready,
        indvars_iv17 => indvars_iv17_load_reg_286,
        data_address0 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_address0,
        data_ce0 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_ce0,
        data_q0 => data_q0,
        data_address1 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_address1,
        data_ce1 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_ce1,
        data_q1 => data_q1,
        bitcast_ln61 => bitcast_ln61_reg_291,
        i_1 => i_1_reg_262,
        ii => ii_load_reg_276,
        corr_address0 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_address0,
        corr_ce0 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_ce0,
        corr_we0 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_we0,
        corr_d0 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_d0,
        grp_fu_296_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_din0,
        grp_fu_296_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_din1,
        grp_fu_296_p_opcode => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_opcode,
        grp_fu_296_p_dout0 => grp_fu_296_p2,
        grp_fu_296_p_ce => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_ce,
        grp_fu_300_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_din0,
        grp_fu_300_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_din1,
        grp_fu_300_p_dout0 => grp_fu_300_p2,
        grp_fu_300_p_ce => grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_ce);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U34 : component correlation_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_296_p0,
        din1 => grp_fu_296_p1,
        opcode => grp_fu_296_opcode,
        ce => grp_fu_296_ce,
        dout => grp_fu_296_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U35 : component correlation_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_300_p0,
        din1 => grp_fu_300_p1,
        ce => grp_fu_300_ce,
        dout => grp_fu_300_p2);

    fdiv_32ns_32ns_32_10_no_dsp_1_U36 : component correlation_fdiv_32ns_32ns_32_10_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_304_p0,
        din1 => grp_fu_304_p1,
        ce => grp_fu_304_ce,
        dout => grp_fu_304_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_ready = ap_const_logic_1)) then 
                    grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_ready = ap_const_logic_1)) then 
                    grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_correlation_Pipeline_loop_0_fu_114_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_correlation_Pipeline_loop_0_fu_114_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_correlation_Pipeline_loop_0_fu_114_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_correlation_Pipeline_loop_0_fu_114_ap_ready = ap_const_logic_1)) then 
                    grp_correlation_Pipeline_loop_0_fu_114_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_70 <= ap_const_lv5_0;
            elsif (((icmp_ln54_fu_164_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_fu_70 <= add_ln57_fu_170_p2;
            end if; 
        end if;
    end process;

    ii_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ii_fu_74 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                ii_fu_74 <= add_ln66_fu_211_p2;
            end if; 
        end if;
    end process;

    indvars_iv17_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvars_iv17_fu_66 <= ap_const_lv6_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                indvars_iv17_fu_66 <= add_ln54_fu_230_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                bitcast_ln61_reg_291 <= bitcast_ln61_fu_226_p1;
                indvars_iv17_load_reg_286 <= indvars_iv17_fu_66;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                data_load_33_reg_281 <= data_q0;
                ii_load_reg_276 <= ii_fu_74;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_1_reg_262 <= i_fu_70;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, grp_correlation_Pipeline_loop_0_fu_114_ap_done, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_done, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, icmp_ln54_fu_164_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_correlation_Pipeline_loop_0_fu_114_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln54_fu_164_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln54_fu_230_p2 <= std_logic_vector(unsigned(indvars_iv17_fu_66) + unsigned(ap_const_lv6_1));
    add_ln57_fu_170_p2 <= std_logic_vector(unsigned(i_fu_70) + unsigned(ap_const_lv5_1));
    add_ln66_fu_211_p2 <= std_logic_vector(unsigned(ii_fu_74) + unsigned(ap_const_lv10_20));
    add_ln_fu_199_p3 <= (tmp_2_fu_189_p4 & i_1_reg_262);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_ap_done)
    begin
        if ((grp_correlation_Pipeline_loop_0_fu_114_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_done)
    begin
        if ((grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_done)
    begin
        if ((grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state5, icmp_ln54_fu_164_p2)
    begin
        if (((icmp_ln54_fu_164_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln54_fu_164_p2)
    begin
        if (((icmp_ln54_fu_164_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln61_fu_226_p1 <= data_load_33_reg_281;

    corr_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_address0, ap_CS_fsm_state8, zext_ln55_fu_206_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            corr_address0 <= zext_ln55_fu_206_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            corr_address0 <= ap_const_lv64_3FF(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            corr_address0 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_address0;
        else 
            corr_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    corr_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_ce0, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            corr_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            corr_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_ce0;
        else 
            corr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    corr_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_d0, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            corr_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            corr_d0 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_d0;
        else 
            corr_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    corr_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_we0, ap_CS_fsm_state8, icmp_ln54_fu_164_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln54_fu_164_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            corr_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            corr_we0 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_corr_we0;
        else 
            corr_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_address0_assign_proc : process(ap_CS_fsm_state5, grp_correlation_Pipeline_loop_0_fu_114_data_address0, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_address0, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, zext_ln54_fu_176_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_address0 <= zext_ln54_fu_176_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_address0 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_address0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_address0 <= grp_correlation_Pipeline_loop_0_fu_114_data_address0;
        else 
            data_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    data_address1_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_data_address1, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_address1, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_address1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_address1 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_address1 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_address1 <= grp_correlation_Pipeline_loop_0_fu_114_data_address1;
        else 
            data_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    data_ce0_assign_proc : process(ap_CS_fsm_state5, grp_correlation_Pipeline_loop_0_fu_114_data_ce0, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_ce0, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce0 <= grp_correlation_Pipeline_loop_0_fu_114_data_ce0;
        else 
            data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_ce1_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_data_ce1, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_ce1, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_ce1 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_data_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_ce1 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce1 <= grp_correlation_Pipeline_loop_0_fu_114_data_ce1;
        else 
            data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    data_d0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_d0;

    data_we0_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_we0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_data_we0;
        else 
            data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_start <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_start_reg;
    grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_start <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_start_reg;
    grp_correlation_Pipeline_loop_0_fu_114_ap_start <= grp_correlation_Pipeline_loop_0_fu_114_ap_start_reg;

    grp_fu_296_ce_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_ce, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_ce, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_296_ce <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_296_ce <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_296_ce <= grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_ce;
        else 
            grp_fu_296_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_296_opcode_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_opcode, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_opcode, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_296_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_296_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_296_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_opcode),2));
        else 
            grp_fu_296_opcode <= "XX";
        end if; 
    end process;


    grp_fu_296_p0_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_din0, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_din0, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_296_p0 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_296_p0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_296_p0 <= grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_din0;
        else 
            grp_fu_296_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_296_p1_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_din1, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_din1, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_296_p1 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_296_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_296_p1 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_296_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_296_p1 <= grp_correlation_Pipeline_loop_0_fu_114_grp_fu_296_p_din1;
        else 
            grp_fu_296_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_300_ce_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_ce, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_ce, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_300_ce <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_300_ce <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_300_ce <= grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_ce;
        else 
            grp_fu_300_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_300_p0_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_din0, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_din0, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_300_p0 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_300_p0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_300_p0 <= grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_din0;
        else 
            grp_fu_300_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_300_p1_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_din1, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_din1, grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_300_p1 <= grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_grp_fu_300_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_300_p1 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_300_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_300_p1 <= grp_correlation_Pipeline_loop_0_fu_114_grp_fu_300_p_din1;
        else 
            grp_fu_300_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_304_ce_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_ce, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_304_ce <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_304_ce <= grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_ce;
        else 
            grp_fu_304_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_304_p0_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_din0, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_304_p0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_304_p0 <= grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_din0;
        else 
            grp_fu_304_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_304_p1_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_din1, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_304_p1 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_grp_fu_304_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_304_p1 <= grp_correlation_Pipeline_loop_0_fu_114_grp_fu_304_p_din1;
        else 
            grp_fu_304_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln54_fu_164_p2 <= "1" when (i_fu_70 = ap_const_lv5_1F) else "0";

    m_address0_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_m_address0, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_m_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            m_address0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_m_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            m_address0 <= grp_correlation_Pipeline_loop_0_fu_114_m_address0;
        else 
            m_address0 <= "XXXXX";
        end if; 
    end process;


    m_ce0_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_m_ce0, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_m_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            m_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_m_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            m_ce0 <= grp_correlation_Pipeline_loop_0_fu_114_m_ce0;
        else 
            m_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    m_d0 <= grp_correlation_Pipeline_loop_0_fu_114_m_d0;

    m_we0_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_m_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            m_we0 <= grp_correlation_Pipeline_loop_0_fu_114_m_we0;
        else 
            m_we0 <= ap_const_logic_0;
        end if; 
    end process;


    s_address0_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_s_address0, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_s_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            s_address0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            s_address0 <= grp_correlation_Pipeline_loop_0_fu_114_s_address0;
        else 
            s_address0 <= "XXXXX";
        end if; 
    end process;


    s_ce0_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_s_ce0, grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_s_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            s_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            s_ce0 <= grp_correlation_Pipeline_loop_0_fu_114_s_ce0;
        else 
            s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    s_d0 <= grp_correlation_Pipeline_loop_0_fu_114_s_d0;

    s_we0_assign_proc : process(grp_correlation_Pipeline_loop_0_fu_114_s_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            s_we0 <= grp_correlation_Pipeline_loop_0_fu_114_s_we0;
        else 
            s_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_189_p4 <= ii_fu_74(9 downto 5);
    zext_ln54_fu_176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_70),64));
    zext_ln55_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln_fu_199_p3),64));
end behav;
