# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Assignmnet_3.srcs/sources_1/new/FA.v" \
"../../../../Assignmnet_3.srcs/sources_1/new/Half_Adder.v" \
"../../../../Assignmnet_3.srcs/sources_1/new/Ripple_Carry_Adder.v" \
"../../../../Assignmnet_3.srcs/sim_1/new/RCA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
