Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 24 16:31:09 2019
| Host         : Coronation running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ps2scan_control_sets_placed.rpt
| Design       : ps2scan
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            1 |
|      6 |            1 |
|      8 |            1 |
|     12 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                               |                               |                1 |              1 |
|  clk_50M_BUFG  | ps2_state_r3_out              | FSM_sequential_num[3]_i_3_n_0 |                1 |              1 |
|  clk_50M_BUFG  | FSM_sequential_num[3]_i_1_n_0 | FSM_sequential_num[3]_i_3_n_0 |                1 |              4 |
|  clk_50M_BUFG  | ps2_asci[6]_i_1_n_0           |                               |                2 |              6 |
|  clk_50M_BUFG  | ps2_byte_r[7]_i_1_n_0         |                               |                3 |              8 |
|  clk_50M_BUFG  |                               | FSM_sequential_num[3]_i_3_n_0 |                4 |             12 |
+----------------+-------------------------------+-------------------------------+------------------+----------------+


