module test(ant_2, cons, ant_1);
  input ant_1;
  wire ant_1;
  input ant_2;
  wire ant_2;
  output cons;
  wire cons;
  assign cons = ant_1 & ant_2;
endmodule
