// Seed: 1506207756
module module_0 (
    output wand id_0,
    output wire id_1,
    input  wand id_2
);
endmodule
module module_1 #(
    parameter id_7 = 32'd63
) (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    output uwire id_5,
    input tri id_6,
    input wand _id_7,
    output wire id_8,
    output wor id_9,
    output supply0 id_10
);
  generate
    logic ["" : !  id_7] id_12;
    ;
  endgenerate
  assign id_9  = 1;
  assign id_10 = !id_0;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
