/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG  						*/
/*# Memory Type    : TSMC 16nm FFC High Density Single Port Single-Bank SRAM Compiler with d0734 bit cell	 				*/
/*# Library Name   : ts1n16ffcllsblvtc512x16m8s (user specify : ts1n16ffcllsblvtc512x16m8s)			*/
/*# Library Version: 130a												*/
/*# Generated Time : 2018/04/16, 00:55:04										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsblvtc512x16m8s_tt0p75v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2018/04/16, 00:55:04" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.750000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 0.750000 ;
    operating_conditions ( "tt0p75v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 0.750000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p75v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_8_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_15_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 16 ;
        bit_from : 15 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( sram_512x16m4s ) {
    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 16 ;
    }
    functional_peak_current : 21084.900000;
    area : 1824.429360 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003727 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.667746, 0.678718, 0.686784, 0.698058, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.667746, 0.678718, 0.686784, 0.698058, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.600972, 0.610846, 0.618106, 0.628252, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.600972, 0.610846, 0.618106, 0.628252, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.010882" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.012450" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003727 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.667746, 0.678718, 0.686784, 0.698058, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.667746, 0.678718, 0.686784, 0.698058, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.600972, 0.610846, 0.618106, 0.628252, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.600972, 0.610846, 0.618106, 0.628252, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.010882" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.012450" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_15_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[15:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004072, 0.004072, 0.004072, 0.004072, 0.004072" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004072, 0.004072, 0.004072, 0.004072, 0.004072" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.371662, 0.390934, 0.406636, 0.438498, 0.501159",\
              "0.380030, 0.399301, 0.415003, 0.446865, 0.509527",\
              "0.388066, 0.407338, 0.423040, 0.454901, 0.517563",\
              "0.397890, 0.417162, 0.432864, 0.464726, 0.527387",\
              "0.411303, 0.430575, 0.446277, 0.478139, 0.540800"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.371662, 0.390934, 0.406636, 0.438498, 0.501159",\
              "0.380030, 0.399301, 0.415003, 0.446865, 0.509527",\
              "0.388066, 0.407338, 0.423040, 0.454901, 0.517563",\
              "0.397890, 0.417162, 0.432864, 0.464726, 0.527387",\
              "0.411303, 0.430575, 0.446277, 0.478139, 0.540800"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.019845, 0.040899, 0.071806, 0.136471, 0.263648",\
              "0.019845, 0.040899, 0.071806, 0.136471, 0.263648",\
              "0.019845, 0.040899, 0.071806, 0.136471, 0.263648",\
              "0.019845, 0.040899, 0.071806, 0.136471, 0.263648",\
              "0.019845, 0.040899, 0.071806, 0.136471, 0.263648"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.019845, 0.040899, 0.071806, 0.136471, 0.263648",\
              "0.019845, 0.040899, 0.071806, 0.136471, 0.263648",\
              "0.019845, 0.040899, 0.071806, 0.136471, 0.263648",\
              "0.019845, 0.040899, 0.071806, 0.136471, 0.263648",\
              "0.019845, 0.040899, 0.071806, 0.136471, 0.263648"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.429373, 0.451230, 0.470757, 0.506638, 0.576082",\
              "0.440435, 0.462292, 0.481819, 0.517699, 0.587143",\
              "0.448178, 0.470035, 0.489561, 0.525442, 0.594886",\
              "0.460237, 0.482094, 0.501621, 0.537501, 0.606945",\
              "0.475565, 0.497422, 0.516949, 0.552829, 0.622273"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.014067, 0.050159, 0.084896, 0.153123, 0.294201",\
              "0.014067, 0.050159, 0.084896, 0.153123, 0.294201",\
              "0.014067, 0.050159, 0.084896, 0.153123, 0.294201",\
              "0.014067, 0.050159, 0.084896, 0.153123, 0.294201",\
              "0.014067, 0.050159, 0.084896, 0.153123, 0.294201"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.429373, 0.451230, 0.470757, 0.506638, 0.576082",\
              "0.440435, 0.462292, 0.481819, 0.517699, 0.587143",\
              "0.448178, 0.470035, 0.489561, 0.525442, 0.594886",\
              "0.460237, 0.482094, 0.501621, 0.537501, 0.606945",\
              "0.475565, 0.497422, 0.516949, 0.552829, 0.622273"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.014067, 0.050159, 0.084896, 0.153123, 0.294201",\
              "0.014067, 0.050159, 0.084896, 0.153123, 0.294201",\
              "0.014067, 0.050159, 0.084896, 0.153123, 0.294201",\
              "0.014067, 0.050159, 0.084896, 0.153123, 0.294201",\
              "0.014067, 0.050159, 0.084896, 0.153123, 0.294201"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.003140 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.153593, 0.164184, 0.172875, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.238048, 0.249217, 0.259487, 0.273037, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.667746, 0.678718, 0.686784, 0.698058, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.667746, 0.678718, 0.686784, 0.698058, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "1.617660" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.064799" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB  " ;
            rise_power ( "scalar" ) {
                values ( "2.070270" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.065498" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.060435" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001676 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.022650" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.019178" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.108488, 0.119446, 0.131726, 0.148705, 0.176540",\
              "0.098414, 0.109373, 0.121652, 0.138631, 0.166467",\
              "0.090367, 0.101325, 0.113605, 0.130584, 0.158419",\
              "0.080105, 0.091064, 0.103343, 0.120322, 0.148158",\
              "0.064983, 0.075941, 0.088220, 0.105199, 0.133035"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.108488, 0.119446, 0.131726, 0.148705, 0.176540",\
              "0.098414, 0.109373, 0.121652, 0.138631, 0.166467",\
              "0.090367, 0.101325, 0.113605, 0.130584, 0.158419",\
              "0.080105, 0.091064, 0.103343, 0.120322, 0.148158",\
              "0.064983, 0.075941, 0.088220, 0.105199, 0.133035"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109720, 0.102440, 0.097225, 0.090690, 0.083312",\
              "0.120818, 0.113538, 0.108323, 0.101788, 0.094410",\
              "0.130014, 0.122734, 0.117519, 0.110984, 0.103606",\
              "0.141098, 0.133818, 0.128603, 0.122068, 0.114690",\
              "0.158045, 0.150765, 0.145550, 0.139015, 0.131637"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109720, 0.102440, 0.097225, 0.090690, 0.083312",\
              "0.120818, 0.113538, 0.108323, 0.101788, 0.094410",\
              "0.130014, 0.122734, 0.117519, 0.110984, 0.103606",\
              "0.141098, 0.133818, 0.128603, 0.122068, 0.114690",\
              "0.158045, 0.150765, 0.145550, 0.139015, 0.131637"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001424 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.010882" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.012450" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.069003, 0.077684, 0.087235, 0.099174, 0.119020",\
              "0.058899, 0.067579, 0.077131, 0.089069, 0.108915",\
              "0.050933, 0.059614, 0.069165, 0.081104, 0.100950",\
              "0.040683, 0.049364, 0.058915, 0.070853, 0.090700",\
              "0.025640, 0.034321, 0.043873, 0.055811, 0.075657"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.069003, 0.077684, 0.087235, 0.099174, 0.119020",\
              "0.058899, 0.067579, 0.077131, 0.089069, 0.108915",\
              "0.050933, 0.059614, 0.069165, 0.081104, 0.100950",\
              "0.040683, 0.049364, 0.058915, 0.070853, 0.090700",\
              "0.025640, 0.034321, 0.043873, 0.055811, 0.075657"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114563, 0.106929, 0.101258, 0.093703, 0.085844",\
              "0.125805, 0.118171, 0.112500, 0.104945, 0.097086",\
              "0.134804, 0.127170, 0.121498, 0.113945, 0.106085",\
              "0.146119, 0.138485, 0.132812, 0.125258, 0.117400",\
              "0.162576, 0.154942, 0.149269, 0.141715, 0.133856"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114563, 0.106929, 0.101258, 0.093703, 0.085844",\
              "0.125805, 0.118171, 0.112500, 0.104945, 0.097086",\
              "0.134804, 0.127170, 0.121498, 0.113945, 0.106085",\
              "0.146119, 0.138485, 0.132812, 0.125258, 0.117400",\
              "0.162576, 0.154942, 0.149269, 0.141715, 0.133856"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_8_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001459 ;
        pin (A[8:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005940" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006165" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070033, 0.079979, 0.091570, 0.107822, 0.132243",\
              "0.059934, 0.069879, 0.081470, 0.097722, 0.122144",\
              "0.051909, 0.061855, 0.073446, 0.089698, 0.114119",\
              "0.041599, 0.051544, 0.063135, 0.079387, 0.103808",\
              "0.026648, 0.036593, 0.048184, 0.064436, 0.088857"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070033, 0.079979, 0.091570, 0.107822, 0.132243",\
              "0.059934, 0.069879, 0.081470, 0.097722, 0.122144",\
              "0.051909, 0.061855, 0.073446, 0.089698, 0.114119",\
              "0.041599, 0.051544, 0.063135, 0.079387, 0.103808",\
              "0.026648, 0.036593, 0.048184, 0.064436, 0.088857"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.124422, 0.118290, 0.113393, 0.107405, 0.101244",\
              "0.135422, 0.129290, 0.124393, 0.118405, 0.112244",\
              "0.144654, 0.138522, 0.133625, 0.127637, 0.121476",\
              "0.155684, 0.149552, 0.144655, 0.138667, 0.132506",\
              "0.172676, 0.166544, 0.161647, 0.155659, 0.149498"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.124422, 0.118290, 0.113393, 0.107405, 0.101244",\
              "0.135422, 0.129290, 0.124393, 0.118405, 0.112244",\
              "0.144654, 0.138522, 0.133625, 0.127637, 0.121476",\
              "0.155684, 0.149552, 0.144655, 0.138667, 0.132506",\
              "0.172676, 0.166544, 0.161647, 0.155659, 0.149498"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_15_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001276 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[15:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003067" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004087" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.011098, 0.023624, 0.041660, 0.068869",\
              "0.010000, 0.010000, 0.013315, 0.031351, 0.058561",\
              "0.010000, 0.010000, 0.010000, 0.023694, 0.050903",\
              "0.010000, 0.010000, 0.010000, 0.013287, 0.040497",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.025543"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.011098, 0.023624, 0.041660, 0.068869",\
              "0.010000, 0.010000, 0.013315, 0.031351, 0.058561",\
              "0.010000, 0.010000, 0.010000, 0.023694, 0.050903",\
              "0.010000, 0.010000, 0.010000, 0.013287, 0.040497",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.025543"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.150987, 0.153775, 0.160405, 0.177780, 0.220677",\
              "0.173659, 0.176447, 0.183077, 0.200452, 0.243349",\
              "0.197362, 0.200150, 0.206780, 0.224155, 0.267052",\
              "0.238809, 0.241597, 0.248227, 0.265602, 0.308499",\
              "0.316082, 0.318870, 0.325500, 0.342875, 0.385772"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.150987, 0.153775, 0.160405, 0.177780, 0.220677",\
              "0.173659, 0.176447, 0.183077, 0.200452, 0.243349",\
              "0.197362, 0.200150, 0.206780, 0.224155, 0.267052",\
              "0.238809, 0.241597, 0.248227, 0.265602, 0.308499",\
              "0.316082, 0.318870, 0.325500, 0.342875, 0.385772"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.608321 ;
    }
}
}
