<dec f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='131' type='bool llvm::MCAsmBackend::mayNeedRelaxation(const llvm::MCInst &amp; Inst, const llvm::MCSubtargetInfo &amp; STI) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='121'>/// @}

  /// \name Target Relaxation Interfaces
  /// @{

  /// Check whether the given instruction may need relaxation.
  ///
  /// \param Inst - The instruction to test.
  /// \param STI - The MCSubtargetInfo in effect when the instruction was
  /// encoded.</doc>
<use f='llvm/llvm/lib/MC/MCAssembler.cpp' l='889' u='c' c='_ZNK4llvm11MCAssembler23fragmentNeedsRelaxationEPKNS_19MCRelaxableFragmentERKNS_11MCAsmLayoutE'/>
<use f='llvm/llvm/lib/MC/MCObjectStreamer.cpp' l='336' u='c' c='_ZN4llvm16MCObjectStreamer19EmitInstructionImplERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/MC/MCObjectStreamer.cpp' l='350' u='c' c='_ZN4llvm16MCObjectStreamer19EmitInstructionImplERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp' l='423' c='_ZNK12_GLOBAL__N_117AArch64AsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp' l='47' c='_ZNK12_GLOBAL__N_116AMDGPUAsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='220' c='_ZNK4llvm13ARMAsmBackend17mayNeedRelaxationERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFAsmBackend.cpp' l='46' c='_ZNK12_GLOBAL__N_113BPFAsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='563' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiAsmBackend.cpp' l='72' c='_ZNK12_GLOBAL__N_115LanaiAsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430AsmBackend.cpp' l='93' c='_ZNK12_GLOBAL__N_116MSP430AsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsAsmBackend.h' l='63' c='_ZNK4llvm14MipsAsmBackend17mayNeedRelaxationERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp' l='167' c='_ZNK12_GLOBAL__N_113PPCAsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcAsmBackend.cpp' l='257' c='_ZNK12_GLOBAL__N_115SparcAsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCAsmBackend.cpp' l='57' c='_ZNK12_GLOBAL__N_119SystemZMCAsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyAsmBackend.cpp' l='60' c='_ZNK12_GLOBAL__N_121WebAssemblyAsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='265' c='_ZNK12_GLOBAL__N_113X86AsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
