--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml CP.twx CP.ncd -o CP.twr CP.pcf

Design file:              CP.ncd
Physical constraint file: CP.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
X           |    1.148(R)|      SLOW  |   -0.017(R)|      SLOW  |CLK_BUFGP         |   0.000|
Y           |    1.148(R)|      SLOW  |   -0.016(R)|      SLOW  |CLK_BUFGP         |   0.000|
reset       |    0.710(R)|      FAST  |    0.059(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
cuenta<0>   |         6.827(R)|      SLOW  |         3.511(R)|      FAST  |CLK_BUFGP         |   0.000|
cuenta<1>   |         6.772(R)|      SLOW  |         3.479(R)|      FAST  |CLK_BUFGP         |   0.000|
cuenta<2>   |         6.701(R)|      SLOW  |         3.408(R)|      FAST  |CLK_BUFGP         |   0.000|
cuenta<3>   |         6.696(R)|      SLOW  |         3.418(R)|      FAST  |CLK_BUFGP         |   0.000|
cuenta<4>   |         6.917(R)|      SLOW  |         3.586(R)|      FAST  |CLK_BUFGP         |   0.000|
cuenta<5>   |         6.912(R)|      SLOW  |         3.596(R)|      FAST  |CLK_BUFGP         |   0.000|
cuenta<6>   |         6.745(R)|      SLOW  |         3.467(R)|      FAST  |CLK_BUFGP         |   0.000|
cuenta<7>   |         6.750(R)|      SLOW  |         3.457(R)|      FAST  |CLK_BUFGP         |   0.000|
out1        |         8.497(R)|      SLOW  |         3.895(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.544|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Z<0>           |out1           |    6.438|
Z<1>           |out1           |    7.504|
Z<2>           |out1           |    7.378|
Z<3>           |out1           |    7.281|
Z<4>           |out1           |    6.990|
Z<5>           |out1           |    7.255|
Z<6>           |out1           |    7.730|
Z<7>           |out1           |    6.647|
---------------+---------------+---------+


Analysis completed Fri Oct 06 16:34:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



