Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c13d81f96a92482a9b9b74612a4645a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_top_behav xil_defaultlib.tb_controller_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port select [E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sim_1/new/tb_controller_top.v:70]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 1 for port charge [E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/controller_top.v:53]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mode [E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/controller_top.v:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mode [E:/vivado/vivadoProjects/CS207_Project/CS207_Project.srcs/sources_1/new/controller_top.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.shutdown
Compiling module xil_defaultlib.envirtemper_mode
Compiling module xil_defaultlib.coretemper
Compiling module xil_defaultlib.corepower
Compiling module xil_defaultlib.keyboard_map
Compiling module xil_defaultlib.kenboard_core
Compiling module xil_defaultlib.charge
Compiling module xil_defaultlib.Bin_BCD
Compiling module xil_defaultlib.controller_top
Compiling module xil_defaultlib.tb_controller_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_top_behav
