Analysis & Synthesis report for coincidence
Thu Jan 16 14:39:32 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Physical Synthesis Netlist Optimizations
 15. Multiplexer Restructuring Statistics (No Restructuring Performed)
 16. Source assignments for pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated
 17. Source assignments for pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2
 18. Source assignments for pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4
 19. Source assignments for pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5
 20. Source assignments for lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component
 21. Source assignments for lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated
 22. Source assignments for lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in
 23. Source assignments for lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe
 24. Source assignments for lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe
 25. Parameter Settings for User Entity Instance: async_transmitter:inst4
 26. Parameter Settings for User Entity Instance: async_transmitter:inst4|BaudTickGen:tickgen
 27. Parameter Settings for User Entity Instance: async_receiver:inst2
 28. Parameter Settings for User Entity Instance: async_receiver:inst2|BaudTickGen:tickgen
 29. Parameter Settings for User Entity Instance: pll2:inst3|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: pll1:inst8|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component
 32. altpll Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "async_receiver:inst2|BaudTickGen:tickgen"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 16 14:39:32 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; coincidence                                 ;
; Top-level Entity Name              ; coincidence                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 813                                         ;
;     Total combinational functions  ; 663                                         ;
;     Dedicated logic registers      ; 486                                         ;
; Total registers                    ; 486                                         ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; coincidence        ; coincidence        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Optimization Technique                                           ; Speed              ; Balanced           ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                        ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; serialprocessor.v                ; yes             ; User Verilog HDL File              ; C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/serialprocessor.v    ;         ;
; async.v                          ; yes             ; User Verilog HDL File              ; C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/async.v              ;         ;
; LED_4.v                          ; yes             ; User Verilog HDL File              ; C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/LED_4.v              ;         ;
; coincidence.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/coincidence.bdf      ;         ;
; pll2.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/pll2.v               ;         ;
; pll1.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/pll1.v               ;         ;
; lvds_rx.v                        ; yes             ; User Wizard-Generated File         ; C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/lvds_rx.v            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf                                                           ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                       ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;         ;
; db/pll2_altpll.v                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v     ;         ;
; db/pll1_altpll2.v                ; yes             ; Auto-Generated Megafunction        ; C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll1_altpll2.v    ;         ;
; altlvds_rx.tdf                   ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/altlvds_rx.tdf                                                       ;         ;
; stratix_lvds_receiver.inc        ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/stratix_lvds_receiver.inc                                            ;         ;
; stratixgx_lvds_receiver.inc      ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc                                          ;         ;
; stratixgx_pll.inc                ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/stratixgx_pll.inc                                                    ;         ;
; stratixii_lvds_receiver.inc      ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc                                          ;         ;
; stratixii_clkctrl.inc            ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/stratixii_clkctrl.inc                                                ;         ;
; altddio_in.inc                   ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/altddio_in.inc                                                       ;         ;
; db/lvds_rx_lvds_rx.v             ; yes             ; Auto-Generated Megafunction        ; C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/lvds_rx_lvds_rx.v ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 813         ;
;                                             ;             ;
; Total combinational functions               ; 663         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 316         ;
;     -- 3 input functions                    ; 49          ;
;     -- <=2 input functions                  ; 298         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 409         ;
;     -- arithmetic mode                      ; 254         ;
;                                             ;             ;
; Total registers                             ; 486         ;
;     -- Dedicated logic registers            ; 486         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 43          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk50~input ;
; Maximum fan-out                             ; 328         ;
; Total fan-out                               ; 3791        ;
; Average fan-out                             ; 3.06        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name                ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |coincidence                                                  ; 663 (1)             ; 486 (0)                   ; 0           ; 0            ; 0       ; 0         ; 43   ; 0            ; |coincidence                                                                                                               ; coincidence                ; work         ;
;    |LED_4:inst|                                               ; 157 (157)           ; 140 (140)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|LED_4:inst                                                                                                    ; LED_4                      ; work         ;
;    |async_receiver:inst2|                                     ; 37 (22)             ; 35 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|async_receiver:inst2                                                                                          ; async_receiver             ; work         ;
;       |BaudTickGen:tickgen|                                   ; 15 (15)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|async_receiver:inst2|BaudTickGen:tickgen                                                                      ; BaudTickGen                ; work         ;
;    |async_transmitter:inst4|                                  ; 39 (22)             ; 29 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|async_transmitter:inst4                                                                                       ; async_transmitter          ; work         ;
;       |BaudTickGen:tickgen|                                   ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|async_transmitter:inst4|BaudTickGen:tickgen                                                                   ; BaudTickGen                ; work         ;
;    |lvds_rx:inst6|                                            ; 0 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|lvds_rx:inst6                                                                                                 ; lvds_rx                    ; work         ;
;       |altlvds_rx:ALTLVDS_RX_component|                       ; 0 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component                                                                 ; altlvds_rx                 ; work         ;
;          |lvds_rx_lvds_rx:auto_generated|                     ; 0 (0)               ; 11 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated                                  ; lvds_rx_lvds_rx            ; work         ;
;             |lvds_rx_dffpipe:h_dffpipe|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe        ; lvds_rx_dffpipe            ; work         ;
;             |lvds_rx_dffpipe:l_dffpipe|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe        ; lvds_rx_dffpipe            ; work         ;
;             |lvds_rx_lvds_ddio_in:ddio_in|                    ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in     ; lvds_rx_lvds_ddio_in       ; work         ;
;    |pll1:inst8|                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll1:inst8                                                                                                    ; pll1                       ; work         ;
;       |altpll:altpll_component|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll1:inst8|altpll:altpll_component                                                                            ; altpll                     ; work         ;
;          |pll1_altpll2:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll1:inst8|altpll:altpll_component|pll1_altpll2:auto_generated                                                ; pll1_altpll2               ; work         ;
;    |pll2:inst3|                                               ; 12 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst3                                                                                                    ; pll2                       ; work         ;
;       |altpll:altpll_component|                               ; 12 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst3|altpll:altpll_component                                                                            ; altpll                     ; work         ;
;          |pll2_altpll:auto_generated|                         ; 12 (7)              ; 8 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated                                                 ; pll2_altpll                ; work         ;
;             |pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5 ; pll2_altpll_dyn_phase_le12 ; work         ;
;             |pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4  ; pll2_altpll_dyn_phase_le1  ; work         ;
;             |pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2   ; pll2_altpll_dyn_phase_le   ; work         ;
;             |pll2_cntr1:pll_internal_phasestep|               ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep               ; pll2_cntr1                 ; work         ;
;             |pll2_cntr:phasestep_counter|                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter                     ; pll2_cntr                  ; work         ;
;    |processor:inst1|                                          ; 417 (417)           ; 263 (263)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|processor:inst1                                                                                               ; processor                  ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |coincidence|pll2:inst3    ; pll2.v          ;
; Altera ; ALTLVDS_RX   ; 18.0    ; N/A          ; N/A          ; |coincidence|lvds_rx:inst6 ; lvds_rx.v       ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |coincidence|pll1:inst8    ; pll1.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; yes                                                              ; yes                                        ;
; lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; yes                                                              ; yes                                        ;
; lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; no                                                               ; yes                                        ;
; lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; no                                                               ; yes                                        ;
; lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; no                                                               ; yes                                        ;
; Total number of protected registers is 5                                                                                     ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+------------------------------------------+---------------------------------------------------+
; Register name                            ; Reason for Removal                                ;
+------------------------------------------+---------------------------------------------------+
; processor:inst1|ioCountToSend[2,3,5..31] ; Merged with processor:inst1|ioCountToSend[1]      ;
; processor:inst1|state[3..9,11..31]       ; Merged with processor:inst1|state[10]             ;
; processor:inst1|byteswanted[1..9,11..31] ; Merged with processor:inst1|byteswanted[10]       ;
; processor:inst1|phasecounterselect[1]    ; Merged with processor:inst1|phasecounterselect[0] ;
; processor:inst1|phasecounterselect[2]    ; Stuck at GND due to stuck port data_in            ;
; processor:inst1|ioCountToSend[1]         ; Stuck at GND due to stuck port data_in            ;
; processor:inst1|state[10]                ; Stuck at GND due to stuck port clock_enable       ;
; processor:inst1|byteswanted[10]          ; Stuck at GND due to stuck port data_in            ;
; processor:inst1|ioCountToSend[4]         ; Merged with processor:inst1|ioCountToSend[0]      ;
; processor:inst1|pllclock_counter[5..31]  ; Lost fanout                                       ;
; Total Number of Removed Registers = 120  ;                                                   ;
+------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+--------------------------------------+--------------------+-----------------------------------------------------------------------------+
; Register name                        ; Reason for Removal ; Registers Removed due to This Register                                      ;
+--------------------------------------+--------------------+-----------------------------------------------------------------------------+
; processor:inst1|pllclock_counter[31] ; Lost Fanouts       ; processor:inst1|pllclock_counter[30], processor:inst1|pllclock_counter[29], ;
;                                      ;                    ; processor:inst1|pllclock_counter[28], processor:inst1|pllclock_counter[27], ;
;                                      ;                    ; processor:inst1|pllclock_counter[26], processor:inst1|pllclock_counter[25], ;
;                                      ;                    ; processor:inst1|pllclock_counter[24], processor:inst1|pllclock_counter[23], ;
;                                      ;                    ; processor:inst1|pllclock_counter[22], processor:inst1|pllclock_counter[21], ;
;                                      ;                    ; processor:inst1|pllclock_counter[20], processor:inst1|pllclock_counter[19], ;
;                                      ;                    ; processor:inst1|pllclock_counter[18], processor:inst1|pllclock_counter[17], ;
;                                      ;                    ; processor:inst1|pllclock_counter[16], processor:inst1|pllclock_counter[15], ;
;                                      ;                    ; processor:inst1|pllclock_counter[14], processor:inst1|pllclock_counter[13], ;
;                                      ;                    ; processor:inst1|pllclock_counter[12], processor:inst1|pllclock_counter[11], ;
;                                      ;                    ; processor:inst1|pllclock_counter[10], processor:inst1|pllclock_counter[9],  ;
;                                      ;                    ; processor:inst1|pllclock_counter[8], processor:inst1|pllclock_counter[7],   ;
;                                      ;                    ; processor:inst1|pllclock_counter[6], processor:inst1|pllclock_counter[5]    ;
+--------------------------------------+--------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 486   ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 152   ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 328   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; processor:inst1|phaseupdown            ; 2       ;
; processor:inst1|vetopmtlast            ; 5       ;
; processor:inst1|usefullwidth           ; 3       ;
; async_receiver:inst2|RxD_bit           ; 4       ;
; async_receiver:inst2|Filter_cnt[0]     ; 3       ;
; async_receiver:inst2|Filter_cnt[1]     ; 3       ;
; async_receiver:inst2|RxD_sync[1]       ; 2       ;
; async_receiver:inst2|RxD_sync[0]       ; 1       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                ; Action           ; Reason              ;
+---------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; LED_4:inst|Equal0~0                                                                                                 ; Deleted          ; Timing optimization ;
; LED_4:inst|Equal0~1                                                                                                 ; Modified         ; Timing optimization ;
; LED_4:inst|Equal0~1_RESYN10_BDD11                                                                                   ; Created          ; Timing optimization ;
; pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|phasedone_state~0                                     ; Deleted          ; Timing optimization ;
; pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|phasedone_state~1                                     ; Modified         ; Timing optimization ;
; pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|phasedone_state~1_RESYN6_BDD7                         ; Created          ; Timing optimization ;
; pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|phasedone_state~2                                     ; Deleted          ; Timing optimization ;
; pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter|counter_reg_bit[0]_OTERM1 ; Retimed Register ; Timing optimization ;
; pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter|counter_reg_bit[1]_OTERM3 ; Retimed Register ; Timing optimization ;
; pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter|trigger_mux_w~0           ; Deleted          ; Timing optimization ;
; processor:inst1|Add0~0                                                                                              ; Modified         ; Timing optimization ;
; processor:inst1|Add0~1                                                                                              ; Modified         ; Timing optimization ;
; processor:inst1|Add2~1                                                                                              ; Modified         ; Timing optimization ;
; processor:inst1|Add3~1                                                                                              ; Modified         ; Timing optimization ;
; processor:inst1|Add5~1                                                                                              ; Modified         ; Timing optimization ;
; processor:inst1|LessThan2~0                                                                                         ; Modified         ; Timing optimization ;
; processor:inst1|Selector32~0                                                                                        ; Modified         ; Timing optimization ;
; processor:inst1|Selector96~0                                                                                        ; Modified         ; Timing optimization ;
; processor:inst1|Selector161~0                                                                                       ; Modified         ; Timing optimization ;
; processor:inst1|scanclk_cycles~3                                                                                    ; Modified         ; Timing optimization ;
+---------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |coincidence|async_transmitter:inst4|TxD_shift[2] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |coincidence|LED_4:inst|histo[2][17]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |coincidence|LED_4:inst|histo[0][17]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |coincidence|LED_4:inst|histo[1][7]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |coincidence|processor:inst1|ioCountToSend[4]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |coincidence|processor:inst1|data[0][4]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |coincidence|LED_4:inst|histo[3][21]              ;
; 32:1               ; 8 bits    ; 168 LEs       ; 88 LEs               ; 80 LEs                 ; Yes        ; |coincidence|processor:inst1|txData[1]            ;
; 7:1                ; 33 bits   ; 132 LEs       ; 33 LEs               ; 99 LEs                 ; Yes        ; |coincidence|processor:inst1|scanclk_cycles[6]    ;
; 9:1                ; 31 bits   ; 186 LEs       ; 31 LEs               ; 155 LEs                ; Yes        ; |coincidence|processor:inst1|pllclock_counter[10] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |coincidence|LED_4:inst|Mux2                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |coincidence|LED_4:inst|Mux1                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |coincidence|processor:inst1|byteswanted          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated ;
+------------------------------+-------------+------+----------------------------------+
; Assignment                   ; Value       ; From ; To                               ;
+------------------------------+-------------+------+----------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_0               ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_1               ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_2               ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_0               ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_1               ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_2               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_0               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_1               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_2               ;
+------------------------------+-------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2 ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                             ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                              ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                              ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4 ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                              ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                               ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                               ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5 ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                               ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+--------------------------+
; Assignment                 ; Value ; From ; To                       ;
+----------------------------+-------+------+--------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                        ;
+----------------------------+-------+------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                 ;
+---------------------------------+-------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                  ;
+---------------------------------+-------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                              ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                     ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                               ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[0]                                                                   ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                   ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                   ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[0]                                                                   ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                   ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                   ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:inst4 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                           ;
; Baud           ; 115200   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:inst4|BaudTickGen:tickgen ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                               ;
; Baud           ; 115200   ; Signed Integer                                               ;
; Oversampling   ; 1        ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:inst2 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                        ;
; Baud           ; 115200   ; Signed Integer                        ;
; Oversampling   ; 8        ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:inst2|BaudTickGen:tickgen ;
+----------------+----------+-----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                      ;
+----------------+----------+-----------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                            ;
; Baud           ; 115200   ; Signed Integer                                            ;
; Oversampling   ; 8        ; Signed Integer                                            ;
+----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2:inst3|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------+
; Parameter Name                ; Value                  ; Type                   ;
+-------------------------------+------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                ;
; PLL_TYPE                      ; AUTO                   ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll2 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                ;
; PRIMARY_CLOCK                 ; inclk0                 ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 14285                  ; Signed Integer         ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                ;
; LOCK_HIGH                     ; 1                      ; Untyped                ;
; LOCK_LOW                      ; 1                      ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                ;
; SKIP_VCO                      ; OFF                    ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                ;
; SWITCH_OVER_TYPE              ; MANUAL                 ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                ;
; BANDWIDTH                     ; 0                      ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                ;
; DOWN_SPREAD                   ; 0                      ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                ;
; DPA_DIVIDER                   ; 0                      ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                ;
; VCO_MIN                       ; 0                      ; Untyped                ;
; VCO_MAX                       ; 0                      ; Untyped                ;
; VCO_CENTER                    ; 0                      ; Untyped                ;
; PFD_MIN                       ; 0                      ; Untyped                ;
; PFD_MAX                       ; 0                      ; Untyped                ;
; M_INITIAL                     ; 0                      ; Untyped                ;
; M                             ; 0                      ; Untyped                ;
; N                             ; 1                      ; Untyped                ;
; M2                            ; 1                      ; Untyped                ;
; N2                            ; 1                      ; Untyped                ;
; SS                            ; 1                      ; Untyped                ;
; C0_HIGH                       ; 0                      ; Untyped                ;
; C1_HIGH                       ; 0                      ; Untyped                ;
; C2_HIGH                       ; 0                      ; Untyped                ;
; C3_HIGH                       ; 0                      ; Untyped                ;
; C4_HIGH                       ; 0                      ; Untyped                ;
; C5_HIGH                       ; 0                      ; Untyped                ;
; C6_HIGH                       ; 0                      ; Untyped                ;
; C7_HIGH                       ; 0                      ; Untyped                ;
; C8_HIGH                       ; 0                      ; Untyped                ;
; C9_HIGH                       ; 0                      ; Untyped                ;
; C0_LOW                        ; 0                      ; Untyped                ;
; C1_LOW                        ; 0                      ; Untyped                ;
; C2_LOW                        ; 0                      ; Untyped                ;
; C3_LOW                        ; 0                      ; Untyped                ;
; C4_LOW                        ; 0                      ; Untyped                ;
; C5_LOW                        ; 0                      ; Untyped                ;
; C6_LOW                        ; 0                      ; Untyped                ;
; C7_LOW                        ; 0                      ; Untyped                ;
; C8_LOW                        ; 0                      ; Untyped                ;
; C9_LOW                        ; 0                      ; Untyped                ;
; C0_INITIAL                    ; 0                      ; Untyped                ;
; C1_INITIAL                    ; 0                      ; Untyped                ;
; C2_INITIAL                    ; 0                      ; Untyped                ;
; C3_INITIAL                    ; 0                      ; Untyped                ;
; C4_INITIAL                    ; 0                      ; Untyped                ;
; C5_INITIAL                    ; 0                      ; Untyped                ;
; C6_INITIAL                    ; 0                      ; Untyped                ;
; C7_INITIAL                    ; 0                      ; Untyped                ;
; C8_INITIAL                    ; 0                      ; Untyped                ;
; C9_INITIAL                    ; 0                      ; Untyped                ;
; C0_MODE                       ; BYPASS                 ; Untyped                ;
; C1_MODE                       ; BYPASS                 ; Untyped                ;
; C2_MODE                       ; BYPASS                 ; Untyped                ;
; C3_MODE                       ; BYPASS                 ; Untyped                ;
; C4_MODE                       ; BYPASS                 ; Untyped                ;
; C5_MODE                       ; BYPASS                 ; Untyped                ;
; C6_MODE                       ; BYPASS                 ; Untyped                ;
; C7_MODE                       ; BYPASS                 ; Untyped                ;
; C8_MODE                       ; BYPASS                 ; Untyped                ;
; C9_MODE                       ; BYPASS                 ; Untyped                ;
; C0_PH                         ; 0                      ; Untyped                ;
; C1_PH                         ; 0                      ; Untyped                ;
; C2_PH                         ; 0                      ; Untyped                ;
; C3_PH                         ; 0                      ; Untyped                ;
; C4_PH                         ; 0                      ; Untyped                ;
; C5_PH                         ; 0                      ; Untyped                ;
; C6_PH                         ; 0                      ; Untyped                ;
; C7_PH                         ; 0                      ; Untyped                ;
; C8_PH                         ; 0                      ; Untyped                ;
; C9_PH                         ; 0                      ; Untyped                ;
; L0_HIGH                       ; 1                      ; Untyped                ;
; L1_HIGH                       ; 1                      ; Untyped                ;
; G0_HIGH                       ; 1                      ; Untyped                ;
; G1_HIGH                       ; 1                      ; Untyped                ;
; G2_HIGH                       ; 1                      ; Untyped                ;
; G3_HIGH                       ; 1                      ; Untyped                ;
; E0_HIGH                       ; 1                      ; Untyped                ;
; E1_HIGH                       ; 1                      ; Untyped                ;
; E2_HIGH                       ; 1                      ; Untyped                ;
; E3_HIGH                       ; 1                      ; Untyped                ;
; L0_LOW                        ; 1                      ; Untyped                ;
; L1_LOW                        ; 1                      ; Untyped                ;
; G0_LOW                        ; 1                      ; Untyped                ;
; G1_LOW                        ; 1                      ; Untyped                ;
; G2_LOW                        ; 1                      ; Untyped                ;
; G3_LOW                        ; 1                      ; Untyped                ;
; E0_LOW                        ; 1                      ; Untyped                ;
; E1_LOW                        ; 1                      ; Untyped                ;
; E2_LOW                        ; 1                      ; Untyped                ;
; E3_LOW                        ; 1                      ; Untyped                ;
; L0_INITIAL                    ; 1                      ; Untyped                ;
; L1_INITIAL                    ; 1                      ; Untyped                ;
; G0_INITIAL                    ; 1                      ; Untyped                ;
; G1_INITIAL                    ; 1                      ; Untyped                ;
; G2_INITIAL                    ; 1                      ; Untyped                ;
; G3_INITIAL                    ; 1                      ; Untyped                ;
; E0_INITIAL                    ; 1                      ; Untyped                ;
; E1_INITIAL                    ; 1                      ; Untyped                ;
; E2_INITIAL                    ; 1                      ; Untyped                ;
; E3_INITIAL                    ; 1                      ; Untyped                ;
; L0_MODE                       ; BYPASS                 ; Untyped                ;
; L1_MODE                       ; BYPASS                 ; Untyped                ;
; G0_MODE                       ; BYPASS                 ; Untyped                ;
; G1_MODE                       ; BYPASS                 ; Untyped                ;
; G2_MODE                       ; BYPASS                 ; Untyped                ;
; G3_MODE                       ; BYPASS                 ; Untyped                ;
; E0_MODE                       ; BYPASS                 ; Untyped                ;
; E1_MODE                       ; BYPASS                 ; Untyped                ;
; E2_MODE                       ; BYPASS                 ; Untyped                ;
; E3_MODE                       ; BYPASS                 ; Untyped                ;
; L0_PH                         ; 0                      ; Untyped                ;
; L1_PH                         ; 0                      ; Untyped                ;
; G0_PH                         ; 0                      ; Untyped                ;
; G1_PH                         ; 0                      ; Untyped                ;
; G2_PH                         ; 0                      ; Untyped                ;
; G3_PH                         ; 0                      ; Untyped                ;
; E0_PH                         ; 0                      ; Untyped                ;
; E1_PH                         ; 0                      ; Untyped                ;
; E2_PH                         ; 0                      ; Untyped                ;
; E3_PH                         ; 0                      ; Untyped                ;
; M_PH                          ; 0                      ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                ;
; CLK0_COUNTER                  ; G0                     ; Untyped                ;
; CLK1_COUNTER                  ; G0                     ; Untyped                ;
; CLK2_COUNTER                  ; G0                     ; Untyped                ;
; CLK3_COUNTER                  ; G0                     ; Untyped                ;
; CLK4_COUNTER                  ; G0                     ; Untyped                ;
; CLK5_COUNTER                  ; G0                     ; Untyped                ;
; CLK6_COUNTER                  ; E0                     ; Untyped                ;
; CLK7_COUNTER                  ; E1                     ; Untyped                ;
; CLK8_COUNTER                  ; E2                     ; Untyped                ;
; CLK9_COUNTER                  ; E3                     ; Untyped                ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                ;
; M_TIME_DELAY                  ; 0                      ; Untyped                ;
; N_TIME_DELAY                  ; 0                      ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                ;
; VCO_POST_SCALE                ; 0                      ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_USED              ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK1                   ; PORT_USED              ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_USED              ; Untyped                ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLK                  ; PORT_USED              ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_PHASEDONE                ; PORT_USED              ; Untyped                ;
; PORT_PHASESTEP                ; PORT_USED              ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_USED              ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED              ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                ;
; CBXI_PARAMETER                ; pll2_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; MANUAL_PHASE           ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 1                      ; Signed Integer         ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 3                      ; Signed Integer         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE         ;
+-------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:inst8|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------+
; Parameter Name                ; Value                  ; Type                   ;
+-------------------------------+------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                ;
; PLL_TYPE                      ; AUTO                   ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 14285                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                ;
; LOCK_HIGH                     ; 1                      ; Untyped                ;
; LOCK_LOW                      ; 1                      ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                ;
; SKIP_VCO                      ; OFF                    ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                ;
; BANDWIDTH                     ; 0                      ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                ;
; DOWN_SPREAD                   ; 0                      ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 4                      ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                ;
; DPA_DIVIDER                   ; 0                      ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                ;
; VCO_MIN                       ; 0                      ; Untyped                ;
; VCO_MAX                       ; 0                      ; Untyped                ;
; VCO_CENTER                    ; 0                      ; Untyped                ;
; PFD_MIN                       ; 0                      ; Untyped                ;
; PFD_MAX                       ; 0                      ; Untyped                ;
; M_INITIAL                     ; 0                      ; Untyped                ;
; M                             ; 0                      ; Untyped                ;
; N                             ; 1                      ; Untyped                ;
; M2                            ; 1                      ; Untyped                ;
; N2                            ; 1                      ; Untyped                ;
; SS                            ; 1                      ; Untyped                ;
; C0_HIGH                       ; 0                      ; Untyped                ;
; C1_HIGH                       ; 0                      ; Untyped                ;
; C2_HIGH                       ; 0                      ; Untyped                ;
; C3_HIGH                       ; 0                      ; Untyped                ;
; C4_HIGH                       ; 0                      ; Untyped                ;
; C5_HIGH                       ; 0                      ; Untyped                ;
; C6_HIGH                       ; 0                      ; Untyped                ;
; C7_HIGH                       ; 0                      ; Untyped                ;
; C8_HIGH                       ; 0                      ; Untyped                ;
; C9_HIGH                       ; 0                      ; Untyped                ;
; C0_LOW                        ; 0                      ; Untyped                ;
; C1_LOW                        ; 0                      ; Untyped                ;
; C2_LOW                        ; 0                      ; Untyped                ;
; C3_LOW                        ; 0                      ; Untyped                ;
; C4_LOW                        ; 0                      ; Untyped                ;
; C5_LOW                        ; 0                      ; Untyped                ;
; C6_LOW                        ; 0                      ; Untyped                ;
; C7_LOW                        ; 0                      ; Untyped                ;
; C8_LOW                        ; 0                      ; Untyped                ;
; C9_LOW                        ; 0                      ; Untyped                ;
; C0_INITIAL                    ; 0                      ; Untyped                ;
; C1_INITIAL                    ; 0                      ; Untyped                ;
; C2_INITIAL                    ; 0                      ; Untyped                ;
; C3_INITIAL                    ; 0                      ; Untyped                ;
; C4_INITIAL                    ; 0                      ; Untyped                ;
; C5_INITIAL                    ; 0                      ; Untyped                ;
; C6_INITIAL                    ; 0                      ; Untyped                ;
; C7_INITIAL                    ; 0                      ; Untyped                ;
; C8_INITIAL                    ; 0                      ; Untyped                ;
; C9_INITIAL                    ; 0                      ; Untyped                ;
; C0_MODE                       ; BYPASS                 ; Untyped                ;
; C1_MODE                       ; BYPASS                 ; Untyped                ;
; C2_MODE                       ; BYPASS                 ; Untyped                ;
; C3_MODE                       ; BYPASS                 ; Untyped                ;
; C4_MODE                       ; BYPASS                 ; Untyped                ;
; C5_MODE                       ; BYPASS                 ; Untyped                ;
; C6_MODE                       ; BYPASS                 ; Untyped                ;
; C7_MODE                       ; BYPASS                 ; Untyped                ;
; C8_MODE                       ; BYPASS                 ; Untyped                ;
; C9_MODE                       ; BYPASS                 ; Untyped                ;
; C0_PH                         ; 0                      ; Untyped                ;
; C1_PH                         ; 0                      ; Untyped                ;
; C2_PH                         ; 0                      ; Untyped                ;
; C3_PH                         ; 0                      ; Untyped                ;
; C4_PH                         ; 0                      ; Untyped                ;
; C5_PH                         ; 0                      ; Untyped                ;
; C6_PH                         ; 0                      ; Untyped                ;
; C7_PH                         ; 0                      ; Untyped                ;
; C8_PH                         ; 0                      ; Untyped                ;
; C9_PH                         ; 0                      ; Untyped                ;
; L0_HIGH                       ; 1                      ; Untyped                ;
; L1_HIGH                       ; 1                      ; Untyped                ;
; G0_HIGH                       ; 1                      ; Untyped                ;
; G1_HIGH                       ; 1                      ; Untyped                ;
; G2_HIGH                       ; 1                      ; Untyped                ;
; G3_HIGH                       ; 1                      ; Untyped                ;
; E0_HIGH                       ; 1                      ; Untyped                ;
; E1_HIGH                       ; 1                      ; Untyped                ;
; E2_HIGH                       ; 1                      ; Untyped                ;
; E3_HIGH                       ; 1                      ; Untyped                ;
; L0_LOW                        ; 1                      ; Untyped                ;
; L1_LOW                        ; 1                      ; Untyped                ;
; G0_LOW                        ; 1                      ; Untyped                ;
; G1_LOW                        ; 1                      ; Untyped                ;
; G2_LOW                        ; 1                      ; Untyped                ;
; G3_LOW                        ; 1                      ; Untyped                ;
; E0_LOW                        ; 1                      ; Untyped                ;
; E1_LOW                        ; 1                      ; Untyped                ;
; E2_LOW                        ; 1                      ; Untyped                ;
; E3_LOW                        ; 1                      ; Untyped                ;
; L0_INITIAL                    ; 1                      ; Untyped                ;
; L1_INITIAL                    ; 1                      ; Untyped                ;
; G0_INITIAL                    ; 1                      ; Untyped                ;
; G1_INITIAL                    ; 1                      ; Untyped                ;
; G2_INITIAL                    ; 1                      ; Untyped                ;
; G3_INITIAL                    ; 1                      ; Untyped                ;
; E0_INITIAL                    ; 1                      ; Untyped                ;
; E1_INITIAL                    ; 1                      ; Untyped                ;
; E2_INITIAL                    ; 1                      ; Untyped                ;
; E3_INITIAL                    ; 1                      ; Untyped                ;
; L0_MODE                       ; BYPASS                 ; Untyped                ;
; L1_MODE                       ; BYPASS                 ; Untyped                ;
; G0_MODE                       ; BYPASS                 ; Untyped                ;
; G1_MODE                       ; BYPASS                 ; Untyped                ;
; G2_MODE                       ; BYPASS                 ; Untyped                ;
; G3_MODE                       ; BYPASS                 ; Untyped                ;
; E0_MODE                       ; BYPASS                 ; Untyped                ;
; E1_MODE                       ; BYPASS                 ; Untyped                ;
; E2_MODE                       ; BYPASS                 ; Untyped                ;
; E3_MODE                       ; BYPASS                 ; Untyped                ;
; L0_PH                         ; 0                      ; Untyped                ;
; L1_PH                         ; 0                      ; Untyped                ;
; G0_PH                         ; 0                      ; Untyped                ;
; G1_PH                         ; 0                      ; Untyped                ;
; G2_PH                         ; 0                      ; Untyped                ;
; G3_PH                         ; 0                      ; Untyped                ;
; E0_PH                         ; 0                      ; Untyped                ;
; E1_PH                         ; 0                      ; Untyped                ;
; E2_PH                         ; 0                      ; Untyped                ;
; E3_PH                         ; 0                      ; Untyped                ;
; M_PH                          ; 0                      ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                ;
; CLK0_COUNTER                  ; G0                     ; Untyped                ;
; CLK1_COUNTER                  ; G0                     ; Untyped                ;
; CLK2_COUNTER                  ; G0                     ; Untyped                ;
; CLK3_COUNTER                  ; G0                     ; Untyped                ;
; CLK4_COUNTER                  ; G0                     ; Untyped                ;
; CLK5_COUNTER                  ; G0                     ; Untyped                ;
; CLK6_COUNTER                  ; E0                     ; Untyped                ;
; CLK7_COUNTER                  ; E1                     ; Untyped                ;
; CLK8_COUNTER                  ; E2                     ; Untyped                ;
; CLK9_COUNTER                  ; E3                     ; Untyped                ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                ;
; M_TIME_DELAY                  ; 0                      ; Untyped                ;
; N_TIME_DELAY                  ; 0                      ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                ;
; VCO_POST_SCALE                ; 0                      ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                ;
; CBXI_PARAMETER                ; pll1_altpll2           ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE         ;
+-------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+-----------------+-----------------------------------+
; Parameter Name                       ; Value           ; Type                              ;
+--------------------------------------+-----------------+-----------------------------------+
; AUTO_CARRY_CHAINS                    ; ON              ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                 ; OFF             ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                  ; ON              ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS               ; OFF             ; IGNORE_CASCADE                    ;
; NUMBER_OF_CHANNELS                   ; 1               ; Signed Integer                    ;
; DESERIALIZATION_FACTOR               ; 4               ; Signed Integer                    ;
; REGISTERED_OUTPUT                    ; OFF             ; Untyped                           ;
; INCLOCK_PERIOD                       ; 10000           ; Signed Integer                    ;
; INCLOCK_BOOST                        ; 0               ; Signed Integer                    ;
; CDS_MODE                             ; UNUSED          ; Untyped                           ;
; INTENDED_DEVICE_FAMILY               ; Cyclone IV E    ; Untyped                           ;
; DEVICE_FAMILY                        ; Cyclone IV E    ; Untyped                           ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED     ; Untyped                           ;
; INPUT_DATA_RATE                      ; 800             ; Signed Integer                    ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED    ; Untyped                           ;
; INCLOCK_PHASE_SHIFT                  ; 0               ; Signed Integer                    ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON              ; Untyped                           ;
; COMMON_RX_TX_PLL                     ; OFF             ; Untyped                           ;
; ENABLE_DPA_MODE                      ; OFF             ; Untyped                           ;
; ENABLE_DPA_FIFO                      ; ON              ; Untyped                           ;
; USE_DPLL_RAWPERROR                   ; OFF             ; Untyped                           ;
; USE_CORECLOCK_INPUT                  ; OFF             ; Untyped                           ;
; DPLL_LOCK_COUNT                      ; 0               ; Signed Integer                    ;
; DPLL_LOCK_WINDOW                     ; 0               ; Signed Integer                    ;
; OUTCLOCK_RESOURCE                    ; AUTO            ; Untyped                           ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE     ; Untyped                           ;
; DATA_ALIGN_ROLLOVER                  ; 4               ; Signed Integer                    ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF             ; Untyped                           ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON              ; Untyped                           ;
; USE_EXTERNAL_PLL                     ; ON              ; Untyped                           ;
; IMPLEMENT_IN_LES                     ; ON              ; Untyped                           ;
; BUFFER_IMPLEMENTATION                ; RAM             ; Untyped                           ;
; DPA_INITIAL_PHASE_VALUE              ; 0               ; Signed Integer                    ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF             ; Untyped                           ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF             ; Untyped                           ;
; ENABLE_SOFT_CDR_MODE                 ; OFF             ; Untyped                           ;
; PLL_OPERATION_MODE                   ; NORMAL          ; Untyped                           ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF             ; Untyped                           ;
; SIM_DPA_NET_PPM_VARIATION            ; 0               ; Signed Integer                    ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0               ; Signed Integer                    ;
; USE_NO_PHASE_SHIFT                   ; ON              ; Untyped                           ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED     ; Untyped                           ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF             ; Untyped                           ;
; X_ON_BITSLIP                         ; ON              ; Untyped                           ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF             ; Untyped                           ;
; CBXI_PARAMETER                       ; lvds_rx_lvds_rx ; Untyped                           ;
+--------------------------------------+-----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 2                                  ;
; Entity Instance               ; pll2:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; inclk0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 14285                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
; Entity Instance               ; pll1:inst8|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 14285                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "async_receiver:inst2|BaudTickGen:tickgen" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                             ;
+--------+-------+----------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 43                          ;
; cycloneiii_ff         ; 486                         ;
;     ENA               ; 197                         ;
;     ENA CLR           ; 3                           ;
;     ENA SCLR SLD      ; 128                         ;
;     SLD               ; 24                          ;
;     plain             ; 134                         ;
; cycloneiii_lcell_comb ; 667                         ;
;     arith             ; 254                         ;
;         2 data inputs ; 252                         ;
;         3 data inputs ; 2                           ;
;     normal            ; 413                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 319                         ;
; cycloneiii_pll        ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 11.20                       ;
; Average LUT depth     ; 4.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Jan 16 14:39:16 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off coincidence -c coincidence
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file serialprocessor.v
    Info (12023): Found entity 1: processor File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/serialprocessor.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file async.v
    Info (12023): Found entity 1: async_transmitter File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/async.v Line: 13
    Info (12023): Found entity 2: async_receiver File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/async.v Line: 74
    Info (12023): Found entity 3: ASSERTION_ERROR File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/async.v Line: 179
    Info (12023): Found entity 4: BaudTickGen File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/async.v Line: 184
Info (12021): Found 1 design units, including 1 entities, in source file led_4.v
    Info (12023): Found entity 1: LED_4 File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/LED_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file coincidence.bdf
    Info (12023): Found entity 1: coincidence
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: pll2 File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/pll2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1 File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/pll1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lvds_rx.v
    Info (12023): Found entity 1: lvds_rx File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/lvds_rx.v Line: 39
Info (12127): Elaborating entity "coincidence" for the top level hierarchy
Info (12128): Elaborating entity "async_transmitter" for hierarchy "async_transmitter:inst4"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_transmitter:inst4|BaudTickGen:tickgen" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/async.v Line: 36
Info (12128): Elaborating entity "processor" for hierarchy "processor:inst1"
Warning (10230): Verilog HDL assignment warning at serialprocessor.v(101): truncated value with size 32 to match size of target (2) File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/serialprocessor.v Line: 101
Warning (10762): Verilog HDL Case Statement warning at serialprocessor.v(42): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/serialprocessor.v Line: 42
Info (12128): Elaborating entity "async_receiver" for hierarchy "async_receiver:inst2"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_receiver:inst2|BaudTickGen:tickgen" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/async.v Line: 108
Info (12128): Elaborating entity "LED_4" for hierarchy "LED_4:inst"
Warning (10230): Verilog HDL assignment warning at LED_4.v(18): truncated value with size 32 to match size of target (6) File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/LED_4.v Line: 18
Warning (10034): Output port "coax_out[15..6]" at LED_4.v(6) has no driver File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/LED_4.v Line: 6
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "pll2:inst3|altpll:altpll_component" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/pll2.v Line: 131
Info (12130): Elaborated megafunction instantiation "pll2:inst3|altpll:altpll_component" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/pll2.v Line: 131
Info (12133): Instantiated megafunction "pll2:inst3|altpll:altpll_component" with the following parameter: File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/pll2.v Line: 131
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "inclk1_input_frequency" = "14285"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_USED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_USED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_USED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_USED"
    Info (12134): Parameter "port_phasedone" = "PORT_USED"
    Info (12134): Parameter "port_phasestep" = "PORT_USED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_USED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "primary_clock" = "inclk0"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "switch_over_type" = "MANUAL"
    Info (12134): Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info (12134): Parameter "vco_phase_shift_step" = "1"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "width_phasecounterselect" = "3"
Info (12021): Found 8 design units, including 8 entities, in source file db/pll2_altpll.v
    Info (12023): Found entity 1: pll2_altpll_dyn_phase_le File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 34
    Info (12023): Found entity 2: pll2_altpll_dyn_phase_le1 File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 77
    Info (12023): Found entity 3: pll2_altpll_dyn_phase_le12 File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 120
    Info (12023): Found entity 4: pll2_cmpr File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 170
    Info (12023): Found entity 5: pll2_cntr File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 204
    Info (12023): Found entity 6: pll2_cmpr1 File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 308
    Info (12023): Found entity 7: pll2_cntr1 File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 342
    Info (12023): Found entity 8: pll2_altpll File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 445
Info (12128): Elaborating entity "pll2_altpll" for hierarchy "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated" File: c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll2_altpll_dyn_phase_le" for hierarchy "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 514
Info (12128): Elaborating entity "pll2_altpll_dyn_phase_le1" for hierarchy "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 521
Info (12128): Elaborating entity "pll2_altpll_dyn_phase_le12" for hierarchy "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 528
Info (12128): Elaborating entity "pll2_cntr" for hierarchy "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 572
Info (12128): Elaborating entity "pll2_cmpr" for hierarchy "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter|pll2_cmpr:cmpr12" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 272
Info (12128): Elaborating entity "pll2_cntr1" for hierarchy "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 578
Info (12128): Elaborating entity "pll2_cmpr1" for hierarchy "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep|pll2_cmpr1:cmpr14" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 420
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:inst8"
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:inst8|altpll:altpll_component" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/pll1.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll1:inst8|altpll:altpll_component" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/pll1.v Line: 107
Info (12133): Instantiated megafunction "pll1:inst8|altpll:altpll_component" with the following parameter: File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/pll1.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "14285"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll2.v
    Info (12023): Found entity 1: pll1_altpll2 File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll1_altpll2.v Line: 30
Info (12128): Elaborating entity "pll1_altpll2" for hierarchy "pll1:inst8|altpll:altpll_component|pll1_altpll2:auto_generated" File: c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "lvds_rx" for hierarchy "lvds_rx:inst6"
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/lvds_rx.v Line: 85
Info (12130): Elaborated megafunction instantiation "lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/lvds_rx.v Line: 85
Info (12133): Instantiated megafunction "lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component" with the following parameter: File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/lvds_rx.v Line: 85
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "data_align_rollover" = "4"
    Info (12134): Parameter "data_rate" = "800.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "4"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "10000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "800"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lvds_rx"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "OFF"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "UNUSED"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "ON"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 3 design units, including 3 entities, in source file db/lvds_rx_lvds_rx.v
    Info (12023): Found entity 1: lvds_rx_lvds_ddio_in File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/lvds_rx_lvds_rx.v Line: 34
    Info (12023): Found entity 2: lvds_rx_dffpipe File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/lvds_rx_lvds_rx.v Line: 97
    Info (12023): Found entity 3: lvds_rx_lvds_rx File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/lvds_rx_lvds_rx.v Line: 140
Info (12128): Elaborating entity "lvds_rx_lvds_rx" for hierarchy "lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated" File: c:/altera/18.0/quartus/libraries/megafunctions/altlvds_rx.tdf Line: 256
Info (12128): Elaborating entity "lvds_rx_lvds_ddio_in" for hierarchy "lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_lvds_ddio_in:ddio_in" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/lvds_rx_lvds_rx.v Line: 167
Info (12128): Elaborating entity "lvds_rx_dffpipe" for hierarchy "lvds_rx:inst6|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx:auto_generated|lvds_rx_dffpipe:h_dffpipe" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/lvds_rx_lvds_rx.v Line: 184
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "coax_out[15]" is stuck at GND
    Warning (13410): Pin "coax_out[14]" is stuck at GND
    Warning (13410): Pin "coax_out[13]" is stuck at GND
    Warning (13410): Pin "coax_out[12]" is stuck at GND
    Warning (13410): Pin "coax_out[11]" is stuck at GND
    Warning (13410): Pin "coax_out[10]" is stuck at GND
    Warning (13410): Pin "coax_out[9]" is stuck at GND
    Warning (13410): Pin "coax_out[8]" is stuck at GND
    Warning (13410): Pin "coax_out[7]" is stuck at GND
    Warning (13410): Pin "coax_out[6]" is stuck at GND
    Warning (13410): Pin "led[3]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2|wire_le_comb8_combout" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 58
    Info (17048): Logic cell "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4|wire_le_comb9_combout" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 101
    Info (17048): Logic cell "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5|wire_le_comb10_combout" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 144
    Info (17048): Logic cell "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|remap_decoy_le3a_0" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 559
    Info (17048): Logic cell "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|remap_decoy_le3a_1" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 563
    Info (17048): Logic cell "pll2:inst3|altpll:altpll_component|pll2_altpll:auto_generated|remap_decoy_le3a_2" File: C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/db/pll2_altpll.v Line: 567
Info (128000): Starting physical synthesis optimizations for speed
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity pll2_altpll
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'coincidence.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 9 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000        clk50
    Info (332111):   14.285      clk80in
    Info (332111):   20.000 inst3|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   14.285 inst3|altpll_component|auto_generated|pll1|clk[0]~1
    Info (332111):   10.000 inst3|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    7.142 inst3|altpll_component|auto_generated|pll1|clk[1]~1
    Info (332111):   14.285 inst8|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    3.571 inst8|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    1.000 processor:inst1|scanclk
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/output_files/coincidence.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 6 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset"
    Warning (15610): No output dependent on input pin "coax_in[15]"
    Warning (15610): No output dependent on input pin "coax_in[14]"
    Warning (15610): No output dependent on input pin "coax_in[13]"
    Warning (15610): No output dependent on input pin "coax_in[12]"
    Warning (15610): No output dependent on input pin "coax_in[11]"
    Warning (15610): No output dependent on input pin "coax_in[10]"
    Warning (15610): No output dependent on input pin "coax_in[9]"
    Warning (15610): No output dependent on input pin "coax_in[7]"
    Warning (15610): No output dependent on input pin "coax_in[6]"
    Warning (15610): No output dependent on input pin "coax_in[5]"
    Warning (15610): No output dependent on input pin "coax_in[4]"
    Warning (15610): No output dependent on input pin "coax_in[2]"
    Warning (15610): No output dependent on input pin "coax_in[1]"
    Warning (15610): No output dependent on input pin "coax_in[0]"
Info (21057): Implemented 863 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 818 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Thu Jan 16 14:39:32 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_pllphase_de0nano-firmware/output_files/coincidence.map.smsg.


