[{"DBLP title": "mNoC: Large Nanophotonic Network-on-Chip Crossbars with Molecular Scale Devices.", "DBLP authors": ["Jun Pang", "Christopher Dwyer", "Alvin R. Lebeck"], "year": 2015, "doi": "https://doi.org/10.1145/2700241", "OA papers": [{"PaperId": "https://openalex.org/W1576557079", "PaperTitle": "mNoC", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 3.0}, "Authors": ["Jun Pang", "Christopher P. Dwyer", "Alvin R. Lebeck"]}]}, {"DBLP title": "Multilayer Graphene Nanoribbon and Carbon Nanotube Based Floating Gate Transistor for Nonvolatile Flash Memory.", "DBLP authors": ["Nahid M. Hossain", "Masud H. Chowdhury"], "year": 2015, "doi": "https://doi.org/10.1145/2701428", "OA papers": [{"PaperId": "https://openalex.org/W2216893582", "PaperTitle": "Multilayer Graphene Nanoribbon and Carbon Nanotube Based Floating Gate Transistor for Nonvolatile Flash Memory", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Missouri\u2013Kansas City": 2.0}, "Authors": ["Nahid M. Hossain", "Masud H. Chowdhury"]}]}, {"DBLP title": "A Low-Power Variation-Aware Adaptive Write Scheme for Access-Transistor-Free Memristive Memory.", "DBLP authors": ["Amirali Ghofrani", "Miguel Angel Lastras-Monta\u00f1o", "Siddharth Gaba", "Melika Payvand", "Wei Lu", "Luke Theogarajan", "Kwang-Ting Cheng"], "year": 2015, "doi": "https://doi.org/10.1145/2717313", "OA papers": [{"PaperId": "https://openalex.org/W2214739846", "PaperTitle": "A Low-Power Variation-Aware Adaptive Write Scheme for Access-Transistor-Free Memristive Memory", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Barbara": 5.0, "University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Siddharth Gaba", "Melika Payvand", "Wei-cheng Lu", "Luke Theogarajan", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage.", "DBLP authors": ["Rangharajan Venkatesan", "Mrigank Sharad", "Kaushik Roy", "Anand Raghunathan"], "year": 2015, "doi": "https://doi.org/10.1145/2723165", "OA papers": [{"PaperId": "https://openalex.org/W2239634269", "PaperTitle": "Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Purdue University System": 4.0}, "Authors": ["Rangharajan Venkatesan", "Mrigank Sharad", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "MN-MATE: Elastic Resource Management of Manycores and a Hybrid Memory Hierarchy for a Cloud Node.", "DBLP authors": ["Kyu Ho Park", "Woomin Hwang", "Hyunchul Seok", "Chulmin Kim", "Dong-Jae Shin", "Dong Jin Kim", "Min Kyu Maeng", "Seong-Min Kim"], "year": 2015, "doi": "https://doi.org/10.1145/2701429", "OA papers": [{"PaperId": "https://openalex.org/W2257872960", "PaperTitle": "MN-MATE", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 8.0}, "Authors": ["Kyu Hyung Park", "Woomin Hwang", "Hyunchul Seok", "Chul-Min Kim", "Dong M. Shin", "Dong-Jin Kim", "Min Kyu Maeng", "Seongmin Kim"]}]}, {"DBLP title": "A Write-Aware STTRAM-Based Register File Architecture for GPGPU.", "DBLP authors": ["Jue Wang", "Yuan Xie"], "year": 2015, "doi": "https://doi.org/10.1145/2700230", "OA papers": [{"PaperId": "https://openalex.org/W2203111322", "PaperTitle": "A Write-Aware STTRAM-Based Register File Architecture for GPGPU", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Pennsylvania State University": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Jue Wang", "Yuan Xie"]}]}, {"DBLP title": "A Sub-\u03bc A Stand-By Current Synchronous Electric Charge Extractor for Piezoelectric Energy Harvesting.", "DBLP authors": ["Aldo Romani", "Matteo Filippi", "Michele Dini", "Marco Tartagni"], "year": 2015, "doi": "https://doi.org/10.1145/2700244", "OA papers": [{"PaperId": "https://openalex.org/W2273377990", "PaperTitle": "A Sub-\u03bc A Stand-By Current Synchronous Electric Charge Extractor for Piezoelectric Energy Harvesting", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Bologna": 4.0}, "Authors": ["Aldo Romani", "Matteo Filippi", "Michele Dini", "Marco Tartagni"]}]}, {"DBLP title": "QuickRecall: A HW/SW Approach for Computing across Power Cycles in Transiently Powered Computers.", "DBLP authors": ["Hrishikesh Jayakumar", "Arnab Raha", "Woo Suk Lee", "Vijay Raghunathan"], "year": 2015, "doi": "https://doi.org/10.1145/2700249", "OA papers": [{"PaperId": "https://openalex.org/W1131252562", "PaperTitle": "Q <scp>uick</scp> R <scp>ecall</scp>", "Year": 2015, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Hrishikesh Jayakumar", "Arnab Raha", "Woo Jung Lee", "Vijay Raghunathan"]}]}, {"DBLP title": "Fault-Tolerant Operations for Universal Blind Quantum Computation.", "DBLP authors": ["Chia-Hung Chien", "Rodney Van Meter", "Sy-Yen Kuo"], "year": 2015, "doi": "https://doi.org/10.1145/2700248", "OA papers": [{"PaperId": "https://openalex.org/W1673958064", "PaperTitle": "Fault-Tolerant Operations for Universal Blind Quantum Computation", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taiwan University": 2.0, "Keio University": 1.0}, "Authors": ["Chia-Hung Chien", "Rodney Van Meter", "Sy-Yen Kuo"]}]}, {"DBLP title": "SCKVdd: A Scalable Clock-Controlled Self-Stabilized Voltage Technique for Low Power CMOS Digital Circuits.", "DBLP authors": ["Ching-Hwa Cheng"], "year": 2015, "doi": "https://doi.org/10.1145/2790754", "OA papers": [{"PaperId": "https://openalex.org/W2213258033", "PaperTitle": "SCKVdd", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Feng Chia University": 1.0}, "Authors": ["Ching-Hwa Cheng"]}]}, {"DBLP title": "A Survey on Low-Power Techniques with Emerging Technologies: From Devices to Systems.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Edith Beign\u00e9", "Suzanne Lesecq", "Giovanni De Micheli"], "year": 2015, "doi": "https://doi.org/10.1145/2714566", "OA papers": [{"PaperId": "https://openalex.org/W1568754962", "PaperTitle": "A Survey on Low-Power Techniques with Emerging Technologies", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "CEA LETI": 2.0}, "Authors": ["Pierre-Emmanuel Gaillardon", "Edith Beigne", "Suzanne Lesecq", "Giovanni De Micheli"]}]}, {"DBLP title": "FinFET-Based Low-Swing Clocking.", "DBLP authors": ["Can Sitik", "Emre Salman", "Leo Filippini", "Sung-Jun Yoon", "Baris Taskin"], "year": 2015, "doi": "https://doi.org/10.1145/2701617", "OA papers": [{"PaperId": "https://openalex.org/W2247480952", "PaperTitle": "FinFET-Based Low-Swing Clocking", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Drexel University": 3.0, "Stony Brook University": 2.0}, "Authors": ["Can Sitik", "Emre Salman", "Leo Filippini", "Sung-Soo Yoon", "Baris Taskin"]}]}, {"DBLP title": "Dynamic Cache Pooling in 3D Multicore Processors.", "DBLP authors": ["Tiansheng Zhang", "Jie Meng", "Ayse K. Coskun"], "year": 2015, "doi": "https://doi.org/10.1145/2700247", "OA papers": [{"PaperId": "https://openalex.org/W2212524031", "PaperTitle": "Dynamic Cache Pooling in 3D Multicore Processors", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Boston University": 3.0}, "Authors": ["Tiansheng Zhang", "Jie Meng", "Ayse K. Coskun"]}]}, {"DBLP title": "Low-Power Heterogeneous Graphene Nanoribbon-CMOS Multistate Volatile Memory Circuit.", "DBLP authors": ["Santosh Khasanvis", "K. M. Masum Habib", "Mostafizur Rahman", "Roger K. Lake", "Csaba Andras Moritz"], "year": 2015, "doi": "https://doi.org/10.1145/2700233", "OA papers": [{"PaperId": "https://openalex.org/W2233654029", "PaperTitle": "Low-Power Heterogeneous Graphene Nanoribbon-CMOS Multistate Volatile Memory Circuit", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Amherst College": 1.5, "University of Massachusetts Amherst": 1.5, "University of California, Riverside": 2.0}, "Authors": ["Santosh Khasanvis", "K. M. Masum Habib", "Masaaki Kurasaki", "Roger K. Lake", "Csaba Andras Moritz"]}]}, {"DBLP title": "Spintronics: Emerging Ultra-Low-Power Circuits and Systems beyond MOS Technology.", "DBLP authors": ["Wang Kang", "Yue Zhang", "Zhaohao Wang", "Jacques-Olivier Klein", "Claude Chappert", "Dafine Ravelosona", "Gefei Wang", "Youguang Zhang", "Weisheng Zhao"], "year": 2015, "doi": "https://doi.org/10.1145/2663351", "OA papers": [{"PaperId": "https://openalex.org/W2219963777", "PaperTitle": "Spintronics", "Year": 2015, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"Beihang University": 3.0, "University of Paris-Sud": 6.0}, "Authors": ["Weisheng Zhao", "Yue Zhang", "Zhaohao Wang", "Jacques-Olivier Klein", "Claude Chappert", "Dafin\u00e9 Ravelosona", "Gefei Wang", "Youguang Zhang", "Weisheng Zhao"]}]}, {"DBLP title": "Programmable Spike-Timing-Dependent Plasticity Learning Circuits in Neuromorphic VLSI Architectures.", "DBLP authors": ["Mostafa Rahimi Azghadi", "Saber Moradi", "Daniel Bernhard Fasnacht", "Mehmet Sirin Ozdas", "Giacomo Indiveri"], "year": 2015, "doi": "https://doi.org/10.1145/2658998", "OA papers": [{"PaperId": "https://openalex.org/W1779347319", "PaperTitle": "Programmable Spike-Timing-Dependent Plasticity Learning Circuits in Neuromorphic VLSI Architectures", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Adelaide": 1.0, "ETH Zurich": 2.0, "University of Zurich": 2.0}, "Authors": ["Mostafa Rahimi Azghadi", "Saber Moradi", "Daniel Fasnacht", "Mehmet Sirin Ozdas", "Giacomo Indiveri"]}]}, {"DBLP title": "Process Variability and Electrostatic Analysis of Molecular QCA.", "DBLP authors": ["Mariagrazia Graziano", "Azzurra Pulimeno", "Ruiyu Wang", "Xiang Wei", "Massimo Ruo Roch", "Gianluca Piccinini"], "year": 2015, "doi": "https://doi.org/10.1145/2738041", "OA papers": [{"PaperId": "https://openalex.org/W2179801063", "PaperTitle": "Process Variability and Electrostatic Analysis of Molecular QCA", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"London Centre for Nanotechnology, Torino (TO), Italy#TAB#": 1.0, "Polytechnic University of Turin": 5.0}, "Authors": ["Mariagrazia Graziano", "Azzurra Pulimeno", "Rui-Yu Wang", "Xiang Wei", "Massimo Ruo Roch", "Gianluca Piccinini"]}]}, {"DBLP title": "Energy-Neutral Design Framework for Supercapacitor-Based Autonomous Wireless Sensor Networks.", "DBLP authors": ["Trong Nhan Le", "Alain Pegatoquet", "Olivier Berder", "Olivier Sentieys", "Arnaud Carer"], "year": 2015, "doi": "https://doi.org/10.1145/2787512", "OA papers": [{"PaperId": "https://openalex.org/W2219184753", "PaperTitle": "Energy-Neutral Design Framework for Supercapacitor-Based Autonomous Wireless Sensor Networks", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.0, "University of Rennes": 2.0, "Laboratoire d'\u00c9lectronique, Antennes et T\u00e9l\u00e9communications": 1.0}, "Authors": ["Trong Binh Le", "Alain Pegatoquet", "Olivier Berder", "Olivier Sentieys", "Arnaud Carer"]}]}, {"DBLP title": "Application-Specific Cross-Layer Optimization Based on Predictive Variable-Latency VLSI Design.", "DBLP authors": ["Vivek K. De", "Andrew B. Kahng", "Tanay Karnik", "Bao Liu", "Milad Maleki", "Lu Wang"], "year": 2015, "doi": "https://doi.org/10.1145/2746341", "OA papers": [{"PaperId": "https://openalex.org/W2063640396", "PaperTitle": "Application-Specific Cross-Layer Optimization Based on Predictive Variable-Latency VLSI Design", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 2.0, "University of California, San Diego": 1.0, "The University of Texas at San Antonio": 3.0}, "Authors": ["Vivek De", "Andrew B. Kahng", "Tanay Karnik", "Bao Liu", "Milad Maleki", "Lu Wang"]}]}, {"DBLP title": "ProWATCh: A Proactive Cross-Layer Workload-Aware Temperature Management Framework for Low-Power Chip Multi-Processors.", "DBLP authors": ["Milan Patnaik", "Chidhambaranathan Rajamanikkam", "Chirag Garg", "Arnab Roy", "V. R. Devanathan", "Shankar Balachandran", "V. Kamakoti"], "year": 2015, "doi": "https://doi.org/10.1145/2753762", "OA papers": [{"PaperId": "https://openalex.org/W2004019670", "PaperTitle": "ProWATCh", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Madras": 6.0, "Texas Instruments (India)": 1.0}, "Authors": ["Milan Patnaik", "Chidhambaranathan R", "Chirag Garg", "Arnab Roy", "V. R. Devanathan", "Shankar Balachandran", "V. Kamakoti"]}]}, {"DBLP title": "Spike-Time-Dependent Encoding for Neuromorphic Processors.", "DBLP authors": ["Chenyuan Zhao", "Bryant T. Wysocki", "Yifang Liu", "Clare Thiem", "Nathan R. McDonald", "Yang Yi"], "year": 2015, "doi": "https://doi.org/10.1145/2738040", "OA papers": [{"PaperId": "https://openalex.org/W2061056596", "PaperTitle": "Spike-Time-Dependent Encoding for Neuromorphic Processors", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Kansas": 1.0, "United States Air Force Research Laboratory": 3.0, "Google (United States)": 1.0, "Kaw Nation": 1.0}, "Authors": ["Chenyuan Zhao", "Bryant Wysocki", "Yifang Liu", "Clare Thiem", "Nathan McDonald", "Yang Yi"]}]}, {"DBLP title": "A Cross-Layer Approach to Measure the Robustness of Integrated Circuits.", "DBLP authors": ["Martin Barke", "Ulf Schlichtmann"], "year": 2015, "doi": "https://doi.org/10.1145/2743022", "OA papers": [{"PaperId": "https://openalex.org/W2071443552", "PaperTitle": "A Cross-Layer Approach to Measure the Robustness of Integrated Circuits", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Munich": 2.0}, "Authors": ["Martin Barke", "Ulf Schlichtmann"]}]}, {"DBLP title": "A Cross-Layer Approach for Early-Stage Power Grid Design and Optimization.", "DBLP authors": ["Cheng Zhuo", "Houle Gan", "Wei-Kai Shih", "Alaeddin A. Aydiner"], "year": 2015, "doi": "https://doi.org/10.1145/2700246", "OA papers": [{"PaperId": "https://openalex.org/W2083582831", "PaperTitle": "A Cross-Layer Approach for Early-Stage Power Grid Design and Optimization", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Cheng Zhuo", "Houle Gan", "Wei-Kai Shih", "Alaeddin Aydiner"]}]}, {"DBLP title": "REDELF: An Energy-Efficient Deadlock-Free Routing for 3D NoCs with Partial Vertical Connections.", "DBLP authors": ["Jinho Lee", "Kyungsu Kang", "Kiyoung Choi"], "year": 2015, "doi": "https://doi.org/10.1145/2751560", "OA papers": [{"PaperId": "https://openalex.org/W2092163139", "PaperTitle": "REDELF", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Seoul National University": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Jinho Lee", "Kyungsu Kang", "Kiyoung Choi"]}]}, {"DBLP title": "Modeling DVFS and Power-Gating Actuators for Cycle-Accurate NoC-Based Simulators.", "DBLP authors": ["Davide Zoni", "William Fornaciari"], "year": 2015, "doi": "https://doi.org/10.1145/2751561", "OA papers": [{"PaperId": "https://openalex.org/W2001413418", "PaperTitle": "Modeling DVFS and Power-Gating Actuators for Cycle-Accurate NoC-Based Simulators", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Politecnico di Milano": 2.0}, "Authors": ["Davide Zoni", "William Fornaciari"]}]}, {"DBLP title": "gem5-PVT: A Framework for FinFET System Simulation under PVT Variations.", "DBLP authors": ["Xianmin Chen", "Niraj K. Jha"], "year": 2015, "doi": "https://doi.org/10.1145/2755564", "OA papers": [{"PaperId": "https://openalex.org/W2026980799", "PaperTitle": "gem5-PVT", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Xianmin Chen", "Niraj K. Jha"]}]}, {"DBLP title": "An MINLP Model for Scheduling and Placement of Quantum Circuits with a Heuristic Solution Approach.", "DBLP authors": ["Tayebeh Bahreini", "Naser MohammadZadeh"], "year": 2015, "doi": "https://doi.org/10.1145/2766452", "OA papers": [{"PaperId": "https://openalex.org/W2069506054", "PaperTitle": "An MINLP Model for Scheduling and Placement of Quantum Circuits with a Heuristic Solution Approach", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Shahed University": 2.0}, "Authors": ["Tayebeh Bahreini", "Naser Mohammadzadeh"]}]}, {"DBLP title": "Nanowire Volatile RAM as an Alternative to SRAM.", "DBLP authors": ["Mostafizur Rahman", "Santosh Khasanvis", "Csaba Andras Moritz"], "year": 2015, "doi": "https://doi.org/10.1145/2714567", "OA papers": [{"PaperId": "https://openalex.org/W1972800815", "PaperTitle": "Nanowire Volatile RAM as an Alternative to SRAM", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Masaaki Kurasaki", "Santosh Khasanvis", "Csaba Andras Moritz"]}]}, {"DBLP title": "Toward a Sparse Self-Organizing Map for Neuromorphic Architectures.", "DBLP authors": ["Laurent Rodriguez", "Beno\u00eet Miramond", "Bertrand Granado"], "year": 2015, "doi": "https://doi.org/10.1145/2638559", "OA papers": [{"PaperId": "https://openalex.org/W2152029740", "PaperTitle": "Toward a Sparse Self-Organizing Map for Neuromorphic Architectures", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Information Processing and System Research Lab": 2.0, "Laboratoire de Recherche en Informatique de Paris 6": 1.0}, "Authors": ["Laurent Rodriguez", "Benoit Miramond", "Bertrand Granado"]}]}, {"DBLP title": "On-Chip Universal Supervised Learning Methods for Neuro-Inspired Block of Memristive Nanodevices.", "DBLP authors": ["Djaafar Chabi", "Weisheng Zhao", "Damien Querlioz", "Jacques-Olivier Klein"], "year": 2015, "doi": "https://doi.org/10.1145/2629503", "OA papers": [{"PaperId": "https://openalex.org/W2046404756", "PaperTitle": "On-Chip Universal Supervised Learning Methods for Neuro-Inspired Block of Memristive Nanodevices", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Paris-Sud": 4.0}, "Authors": ["Djaafar Chabi", "Weisheng Zhao", "Damien Querlioz", "Jacques-Olivier Klein"]}]}, {"DBLP title": "Fully Binary Neural Network Model and Optimized Hardware Architectures for Associative Memories.", "DBLP authors": ["Philippe Coussy", "Cyrille Chavet", "Hugues Nono Wouafo", "Laura Conde-Canencia"], "year": 2015, "doi": "https://doi.org/10.1145/2629510", "OA papers": [{"PaperId": "https://openalex.org/W2002942710", "PaperTitle": "Fully Binary Neural Network Model and Optimized Hardware Architectures for Associative Memories", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southern Brittany": 4.0}, "Authors": ["Philippe Coussy", "Cyrille Chavet", "Hugues Nono Wouafo", "Laura Conde-Canencia"]}]}, {"DBLP title": "Large-Scale Spiking Neural Networks using Neuromorphic Hardware Compatible Models.", "DBLP authors": ["Jeffrey L. Krichmar", "Philippe Coussy", "Nikil D. Dutt"], "year": 2015, "doi": "https://doi.org/10.1145/2629509", "OA papers": [{"PaperId": "https://openalex.org/W2080357645", "PaperTitle": "Large-Scale Spiking Neural Networks using Neuromorphic Hardware Compatible Models", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Irvine": 2.0, "University of Southern Brittany": 1.0}, "Authors": ["Jeffrey L. Krichmar", "Philippe Coussy", "Nikil Dutt"]}]}, {"DBLP title": "Randomly Spiking Dynamic Neural Fields.", "DBLP authors": ["Benoit Chappet de Vangel", "C\u00e9sar Torres-Huitzil", "Bernard Girau"], "year": 2015, "doi": "https://doi.org/10.1145/2629517", "OA papers": [{"PaperId": "https://openalex.org/W2045604712", "PaperTitle": "Randomly Spiking Dynamic Neural Fields", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Lorraine": 2.0, "Center for Research and Advanced Studies of the National Polytechnic Institute": 1.0}, "Authors": ["Benoit Chappet de Vangel", "Cesar Torres-Huitzil", "Bernard Girau"]}]}, {"DBLP title": "A Reconfigurable Digital Neuromorphic Processor with Memristive Synaptic Crossbar for Cognitive Computing.", "DBLP authors": ["Yongtae Kim", "Yong Zhang", "Peng Li"], "year": 2015, "doi": "https://doi.org/10.1145/2700234", "OA papers": [{"PaperId": "https://openalex.org/W2062258233", "PaperTitle": "A Reconfigurable Digital Neuromorphic Processor with Memristive Synaptic Crossbar for Cognitive Computing", "Year": 2015, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Texas A&amp;M University": 2.0, "Texas A&M University": 1.0}, "Authors": ["Yong-Tae Kim", "Yong Zhang", "Peng Li"]}]}, {"DBLP title": "Architecture and Implementation of Dynamic Parallelism, Voltage and Frequency Scaling (PVFS) on CGRAs.", "DBLP authors": ["Syed M. A. H. Jafri", "Ozan Ozbag", "Nasim Farahini", "Kolin Paul", "Ahmed Hemani", "Juha Plosila", "Hannu Tenhunen"], "year": 2015, "doi": "https://doi.org/10.1145/2700250", "OA papers": [{"PaperId": "https://openalex.org/W2161607031", "PaperTitle": "Architecture and Implementation of Dynamic Parallelism, Voltage and Frequency Scaling (PVFS) on CGRAs", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Turku": 2.0, "Royal Institute of Technology": 4.0, "Indian Institute of Technology Indore": 1.0}, "Authors": ["Syed M. Jafri", "Ozcan Ozbag", "Nasim Farahini", "Kolin Paul", "Ahmed Hemani", "Juha Plosila", "Hannu Tenhunen"]}]}, {"DBLP title": "Improving Performance in Sub-Block Caches with Optimized Replacement Policies.", "DBLP authors": ["Oluleye Olorode", "Mehrdad Nourani"], "year": 2015, "doi": "https://doi.org/10.1145/2668127", "OA papers": [{"PaperId": "https://openalex.org/W1965672293", "PaperTitle": "Improving Performance in Sub-Block Caches with Optimized Replacement Policies", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Oluleye Olorode", "Mehrdad Nourani"]}]}, {"DBLP title": "iConn: A Communication Infrastructure for Heterogeneous Computing Architectures.", "DBLP authors": ["Zhongqi Li", "Nilanjan Goswami", "Tao Li"], "year": 2015, "doi": "https://doi.org/10.1145/2700238", "OA papers": [{"PaperId": "https://openalex.org/W2046713096", "PaperTitle": "iConn", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Qualcomm (United States)": 1.0, "University of Florida": 2.0}, "Authors": ["Zhongqi Li", "Nilanjan Goswami", "Tao Li"]}]}, {"DBLP title": "Analytical Reliability Analysis of 3D NoC under TSV Failure.", "DBLP authors": ["Misagh Khayambashi", "Pooria M. Yaghini", "Ashkan Eghbal", "Nader Bagherzadeh"], "year": 2015, "doi": "https://doi.org/10.1145/2700236", "OA papers": [{"PaperId": "https://openalex.org/W2008440113", "PaperTitle": "Analytical Reliability Analysis of 3D NoC under TSV Failure", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Misagh Khayambashi", "Pooria M. Yaghini", "Nader Bagherzadeh"]}]}]