

================================================================
== Vivado HLS Report for 'maxpool'
================================================================
* Date:           Thu Mar  5 22:55:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3557|  3557|  3557|  3557|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- ROW         |  3556|  3556|       254|          -|          -|    14|    no    |
        | + COL        |   252|   252|        18|          -|          -|    14|    no    |
        |  ++ K_ROW    |    16|    16|         8|          -|          -|     2|    no    |
        |   +++ K_COL  |     6|     6|         3|          -|          -|     2|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %in_r) nounwind, !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4704 x float]* %out_r) nounwind, !map !20"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @maxpool_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [maxpool_Alg.cpp:10]   --->   Operation 11 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %0" [maxpool_Alg.cpp:11]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0_0 = phi i5 [ 0, %OFM_begin ], [ %add_ln11, %ROW_end ]" [maxpool_Alg.cpp:11]   --->   Operation 13 'phi' 'r_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp ult i5 %r_0_0, -4" [maxpool_Alg.cpp:11]   --->   Operation 14 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 15 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %ROW_begin, label %OFM_end" [maxpool_Alg.cpp:11]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [maxpool_Alg.cpp:11]   --->   Operation 17 'specloopname' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [maxpool_Alg.cpp:11]   --->   Operation 18 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r_0_0, i32 1, i32 4)" [maxpool_Alg.cpp:22]   --->   Operation 19 'partselect' 'tmp_7' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_7, i5 0)" [maxpool_Alg.cpp:22]   --->   Operation 20 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i9 %tmp_8 to i10" [maxpool_Alg.cpp:22]   --->   Operation 21 'zext' 'zext_ln22' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_7, i2 0)" [maxpool_Alg.cpp:22]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i6 %tmp_s to i10" [maxpool_Alg.cpp:22]   --->   Operation 23 'zext' 'zext_ln22_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%sub_ln22 = sub i10 %zext_ln22, %zext_ln22_1" [maxpool_Alg.cpp:22]   --->   Operation 24 'sub' 'sub_ln22' <Predicate = (icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i10 %sub_ln22 to i11" [maxpool_Alg.cpp:22]   --->   Operation 25 'sext' 'sext_ln22' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [maxpool_Alg.cpp:12]   --->   Operation 26 'br' <Predicate = (icmp_ln11)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp) nounwind" [maxpool_Alg.cpp:26]   --->   Operation 27 'specregionend' 'empty' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [maxpool_Alg.cpp:27]   --->   Operation 28 'ret' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c_0_0 = phi i5 [ 0, %ROW_begin ], [ %add_ln12, %COL_end ]" [maxpool_Alg.cpp:12]   --->   Operation 29 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp ult i5 %c_0_0, -4" [maxpool_Alg.cpp:12]   --->   Operation 30 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 31 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %COL_begin, label %ROW_end" [maxpool_Alg.cpp:12]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [maxpool_Alg.cpp:12]   --->   Operation 33 'specloopname' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2) nounwind" [maxpool_Alg.cpp:12]   --->   Operation 34 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %2" [maxpool_Alg.cpp:14]   --->   Operation 35 'br' <Predicate = (icmp_ln12)> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind" [maxpool_Alg.cpp:25]   --->   Operation 36 'specregionend' 'empty_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln11 = add i5 %r_0_0, 2" [maxpool_Alg.cpp:11]   --->   Operation 37 'add' 'add_ln11' <Predicate = (!icmp_ln12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %0" [maxpool_Alg.cpp:11]   --->   Operation 38 'br' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%max_3_0 = phi float [ 0.000000e+00, %COL_begin ], [ %max_4_0, %K_ROW_end ]" [maxpool_Alg.cpp:17]   --->   Operation 39 'phi' 'max_3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%k_r_0_0 = phi i2 [ 0, %COL_begin ], [ %add_ln14, %K_ROW_end ]" [maxpool_Alg.cpp:14]   --->   Operation 40 'phi' 'k_r_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i2 %k_r_0_0 to i5" [maxpool_Alg.cpp:14]   --->   Operation 41 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.95ns)   --->   "%icmp_ln14 = icmp eq i2 %k_r_0_0, -2" [maxpool_Alg.cpp:14]   --->   Operation 42 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.56ns)   --->   "%add_ln14 = add i2 %k_r_0_0, 1" [maxpool_Alg.cpp:14]   --->   Operation 44 'add' 'add_ln14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %COL_end, label %K_ROW_begin" [maxpool_Alg.cpp:14]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [maxpool_Alg.cpp:14]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str3) nounwind" [maxpool_Alg.cpp:14]   --->   Operation 47 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln16 = add i5 %zext_ln14, %r_0_0" [maxpool_Alg.cpp:16]   --->   Operation 48 'add' 'add_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln16, i5 0)" [maxpool_Alg.cpp:16]   --->   Operation 49 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i10 %tmp_10 to i11" [maxpool_Alg.cpp:16]   --->   Operation 50 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln16, i2 0)" [maxpool_Alg.cpp:16]   --->   Operation 51 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i7 %tmp_11 to i11" [maxpool_Alg.cpp:16]   --->   Operation 52 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.73ns)   --->   "%sub_ln16 = sub i11 %zext_ln16, %zext_ln16_1" [maxpool_Alg.cpp:16]   --->   Operation 53 'sub' 'sub_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %3" [maxpool_Alg.cpp:15]   --->   Operation 54 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %c_0_0, i32 1, i32 4)" [maxpool_Alg.cpp:22]   --->   Operation 55 'partselect' 'tmp_9' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i4 %tmp_9 to i11" [maxpool_Alg.cpp:22]   --->   Operation 56 'zext' 'zext_ln22_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.73ns)   --->   "%add_ln22 = add i11 %sext_ln22, %zext_ln22_2" [maxpool_Alg.cpp:22]   --->   Operation 57 'add' 'add_ln22' <Predicate = (icmp_ln14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i11 %add_ln22 to i64" [maxpool_Alg.cpp:22]   --->   Operation 58 'sext' 'sext_ln22_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [4704 x float]* %out_r, i64 0, i64 %sext_ln22_1" [maxpool_Alg.cpp:22]   --->   Operation 59 'getelementptr' 'out_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.25ns)   --->   "store float %max_3_0, float* %out_addr, align 4" [maxpool_Alg.cpp:22]   --->   Operation 60 'store' <Predicate = (icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4704> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp_2) nounwind" [maxpool_Alg.cpp:24]   --->   Operation 61 'specregionend' 'empty_9' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 %c_0_0, 2" [maxpool_Alg.cpp:12]   --->   Operation 62 'add' 'add_ln12' <Predicate = (icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %1" [maxpool_Alg.cpp:12]   --->   Operation 63 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%max_4_0 = phi float [ %max_3_0, %K_ROW_begin ], [ %select_ln17, %4 ]" [maxpool_Alg.cpp:17]   --->   Operation 64 'phi' 'max_4_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%k_c_0_0 = phi i2 [ 0, %K_ROW_begin ], [ %add_ln15, %4 ]" [maxpool_Alg.cpp:15]   --->   Operation 65 'phi' 'k_c_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %k_c_0_0 to i5" [maxpool_Alg.cpp:15]   --->   Operation 66 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.95ns)   --->   "%icmp_ln15 = icmp eq i2 %k_c_0_0, -2" [maxpool_Alg.cpp:15]   --->   Operation 67 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 68 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.56ns)   --->   "%add_ln15 = add i2 %k_c_0_0, 1" [maxpool_Alg.cpp:15]   --->   Operation 69 'add' 'add_ln15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %K_ROW_end, label %4" [maxpool_Alg.cpp:15]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.78ns)   --->   "%add_ln16_1 = add i5 %zext_ln15, %c_0_0" [maxpool_Alg.cpp:16]   --->   Operation 71 'add' 'add_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i5 %add_ln16_1 to i11" [maxpool_Alg.cpp:16]   --->   Operation 72 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.63ns)   --->   "%add_ln16_2 = add i11 %sub_ln16, %zext_ln16_2" [maxpool_Alg.cpp:16]   --->   Operation 73 'add' 'add_ln16_2' <Predicate = (!icmp_ln15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i11 %add_ln16_2 to i64" [maxpool_Alg.cpp:16]   --->   Operation 74 'sext' 'sext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [784 x float]* %in_r, i64 0, i64 %sext_ln16" [maxpool_Alg.cpp:16]   --->   Operation 75 'getelementptr' 'in_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%in_load = load float* %in_addr, align 4" [maxpool_Alg.cpp:16]   --->   Operation 76 'load' 'in_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str3, i32 %tmp_3) nounwind" [maxpool_Alg.cpp:21]   --->   Operation 77 'specregionend' 'empty_11' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %2" [maxpool_Alg.cpp:14]   --->   Operation 78 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 79 [1/2] (3.25ns)   --->   "%in_load = load float* %in_addr, align 4" [maxpool_Alg.cpp:16]   --->   Operation 79 'load' 'in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4704> <RAM>
ST_6 : Operation 80 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %in_load, %max_4_0" [maxpool_Alg.cpp:17]   --->   Operation 80 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [maxpool_Alg.cpp:15]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast float %in_load to i32" [maxpool_Alg.cpp:17]   --->   Operation 82 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln17, i32 23, i32 30)" [maxpool_Alg.cpp:17]   --->   Operation 83 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %bitcast_ln17 to i23" [maxpool_Alg.cpp:17]   --->   Operation 84 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast float %max_4_0 to i32" [maxpool_Alg.cpp:17]   --->   Operation 85 'bitcast' 'bitcast_ln17_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln17_1, i32 23, i32 30)" [maxpool_Alg.cpp:17]   --->   Operation 86 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i32 %bitcast_ln17_1 to i23" [maxpool_Alg.cpp:17]   --->   Operation 87 'trunc' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.55ns)   --->   "%icmp_ln17 = icmp ne i8 %tmp_4, -1" [maxpool_Alg.cpp:17]   --->   Operation 88 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (2.44ns)   --->   "%icmp_ln17_1 = icmp eq i23 %trunc_ln17, 0" [maxpool_Alg.cpp:17]   --->   Operation 89 'icmp' 'icmp_ln17_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%or_ln17 = or i1 %icmp_ln17_1, %icmp_ln17" [maxpool_Alg.cpp:17]   --->   Operation 90 'or' 'or_ln17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (1.55ns)   --->   "%icmp_ln17_2 = icmp ne i8 %tmp_5, -1" [maxpool_Alg.cpp:17]   --->   Operation 91 'icmp' 'icmp_ln17_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (2.44ns)   --->   "%icmp_ln17_3 = icmp eq i23 %trunc_ln17_1, 0" [maxpool_Alg.cpp:17]   --->   Operation 92 'icmp' 'icmp_ln17_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%or_ln17_1 = or i1 %icmp_ln17_3, %icmp_ln17_2" [maxpool_Alg.cpp:17]   --->   Operation 93 'or' 'or_ln17_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%and_ln17 = and i1 %or_ln17, %or_ln17_1" [maxpool_Alg.cpp:17]   --->   Operation 94 'and' 'and_ln17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %in_load, %max_4_0" [maxpool_Alg.cpp:17]   --->   Operation 95 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln17_1 = and i1 %and_ln17, %tmp_6" [maxpool_Alg.cpp:17]   --->   Operation 96 'and' 'and_ln17_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln17 = select i1 %and_ln17_1, float %in_load, float %max_4_0" [maxpool_Alg.cpp:17]   --->   Operation 97 'select' 'select_ln17' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br label %3" [maxpool_Alg.cpp:15]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
tmp               (specregionbegin  ) [ 00111111]
br_ln11           (br               ) [ 01111111]
r_0_0             (phi              ) [ 00111111]
icmp_ln11         (icmp             ) [ 00111111]
empty_6           (speclooptripcount) [ 00000000]
br_ln11           (br               ) [ 00000000]
specloopname_ln11 (specloopname     ) [ 00000000]
tmp_1             (specregionbegin  ) [ 00011111]
tmp_7             (partselect       ) [ 00000000]
tmp_8             (bitconcatenate   ) [ 00000000]
zext_ln22         (zext             ) [ 00000000]
tmp_s             (bitconcatenate   ) [ 00000000]
zext_ln22_1       (zext             ) [ 00000000]
sub_ln22          (sub              ) [ 00000000]
sext_ln22         (sext             ) [ 00011111]
br_ln12           (br               ) [ 00111111]
empty             (specregionend    ) [ 00000000]
ret_ln27          (ret              ) [ 00000000]
c_0_0             (phi              ) [ 00011111]
icmp_ln12         (icmp             ) [ 00111111]
empty_8           (speclooptripcount) [ 00000000]
br_ln12           (br               ) [ 00000000]
specloopname_ln12 (specloopname     ) [ 00000000]
tmp_2             (specregionbegin  ) [ 00001111]
br_ln14           (br               ) [ 00111111]
empty_7           (specregionend    ) [ 00000000]
add_ln11          (add              ) [ 01111111]
br_ln11           (br               ) [ 01111111]
max_3_0           (phi              ) [ 00001111]
k_r_0_0           (phi              ) [ 00001000]
zext_ln14         (zext             ) [ 00000000]
icmp_ln14         (icmp             ) [ 00111111]
empty_10          (speclooptripcount) [ 00000000]
add_ln14          (add              ) [ 00111111]
br_ln14           (br               ) [ 00000000]
specloopname_ln14 (specloopname     ) [ 00000000]
tmp_3             (specregionbegin  ) [ 00000111]
add_ln16          (add              ) [ 00000000]
tmp_10            (bitconcatenate   ) [ 00000000]
zext_ln16         (zext             ) [ 00000000]
tmp_11            (bitconcatenate   ) [ 00000000]
zext_ln16_1       (zext             ) [ 00000000]
sub_ln16          (sub              ) [ 00000111]
br_ln15           (br               ) [ 00111111]
tmp_9             (partselect       ) [ 00000000]
zext_ln22_2       (zext             ) [ 00000000]
add_ln22          (add              ) [ 00000000]
sext_ln22_1       (sext             ) [ 00000000]
out_addr          (getelementptr    ) [ 00000000]
store_ln22        (store            ) [ 00000000]
empty_9           (specregionend    ) [ 00000000]
add_ln12          (add              ) [ 00111111]
br_ln12           (br               ) [ 00111111]
max_4_0           (phi              ) [ 00111111]
k_c_0_0           (phi              ) [ 00000100]
zext_ln15         (zext             ) [ 00000000]
icmp_ln15         (icmp             ) [ 00111111]
empty_12          (speclooptripcount) [ 00000000]
add_ln15          (add              ) [ 00111111]
br_ln15           (br               ) [ 00000000]
add_ln16_1        (add              ) [ 00000000]
zext_ln16_2       (zext             ) [ 00000000]
add_ln16_2        (add              ) [ 00000000]
sext_ln16         (sext             ) [ 00000000]
in_addr           (getelementptr    ) [ 00000010]
empty_11          (specregionend    ) [ 00000000]
br_ln14           (br               ) [ 00111111]
in_load           (load             ) [ 00000001]
specloopname_ln15 (specloopname     ) [ 00000000]
bitcast_ln17      (bitcast          ) [ 00000000]
tmp_4             (partselect       ) [ 00000000]
trunc_ln17        (trunc            ) [ 00000000]
bitcast_ln17_1    (bitcast          ) [ 00000000]
tmp_5             (partselect       ) [ 00000000]
trunc_ln17_1      (trunc            ) [ 00000000]
icmp_ln17         (icmp             ) [ 00000000]
icmp_ln17_1       (icmp             ) [ 00000000]
or_ln17           (or               ) [ 00000000]
icmp_ln17_2       (icmp             ) [ 00000000]
icmp_ln17_3       (icmp             ) [ 00000000]
or_ln17_1         (or               ) [ 00000000]
and_ln17          (and              ) [ 00000000]
tmp_6             (fcmp             ) [ 00000000]
and_ln17_1        (and              ) [ 00000000]
select_ln17       (select           ) [ 00111111]
br_ln15           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="out_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln22_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="13" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="in_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="11" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/5 "/>
</bind>
</comp>

<comp id="98" class="1005" name="r_0_0_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0_0 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="r_0_0_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="5" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_0/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="c_0_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_0_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="5" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_0/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="max_3_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_3_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="max_3_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_3_0/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="k_r_0_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="1"/>
<pin id="137" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_r_0_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="k_r_0_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="2" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_r_0_0/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="max_4_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_4_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="max_4_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_4_0/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="k_c_0_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="1"/>
<pin id="160" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="k_c_0_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="2" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_c_0_0/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln11_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_7_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="0" index="3" bw="4" slack="0"/>
<pin id="186" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_8_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln22_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln22_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sub_ln22_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln22_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln12_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln11_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="1"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln14_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln14_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln14_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln16_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="2"/>
<pin id="256" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_10_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln16_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_11_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln16_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sub_ln16_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="0"/>
<pin id="286" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_9_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="1"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="0" index="3" bw="4" slack="0"/>
<pin id="294" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln22_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln22_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="2"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln22_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln12_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="1"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln15_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln15_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln15_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln16_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="2"/>
<pin id="338" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln16_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln16_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="1"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln16_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="bitcast_ln17_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln17_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="bitcast_ln17_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_1/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="0" index="3" bw="6" slack="0"/>
<pin id="381" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln17_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_1/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln17_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln17_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="23" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="or_ln17_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln17_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_2/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln17_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="23" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_3/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln17_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_1/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="and_ln17_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="and_ln17_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_1/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln17_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="0" index="2" bw="32" slack="2"/>
<pin id="442" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/7 "/>
</bind>
</comp>

<comp id="448" class="1005" name="sext_ln22_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="2"/>
<pin id="450" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_ln11_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="1"/>
<pin id="458" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="464" class="1005" name="add_ln14_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="469" class="1005" name="sub_ln16_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="11" slack="1"/>
<pin id="471" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16 "/>
</bind>
</comp>

<comp id="474" class="1005" name="add_ln12_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="1"/>
<pin id="476" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="482" class="1005" name="add_ln15_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="487" class="1005" name="in_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="1"/>
<pin id="489" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="in_load_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="499" class="1005" name="select_ln17_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="58" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="79" pin=1"/></net>

<net id="134"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="156"><net_src comp="122" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="92" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="146" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="102" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="102" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="181" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="181" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="199" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="114" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="98" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="139" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="139" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="139" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="237" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="98" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="253" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="267" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="110" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="289" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="317"><net_src comp="110" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="162" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="162" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="162" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="319" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="110" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="66" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="355" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="146" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="389"><net_src comp="372" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="358" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="368" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="70" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="390" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="376" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="386" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="70" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="408" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="402" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="169" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="146" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="221" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="459"><net_src comp="231" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="467"><net_src comp="247" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="472"><net_src comp="283" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="477"><net_src comp="313" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="485"><net_src comp="329" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="490"><net_src comp="85" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="495"><net_src comp="92" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="502"><net_src comp="438" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="150" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
 - Input state : 
	Port: maxpool : in_r | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln11 : 1
		br_ln11 : 2
		tmp_7 : 1
		tmp_8 : 2
		zext_ln22 : 3
		tmp_s : 2
		zext_ln22_1 : 3
		sub_ln22 : 4
		sext_ln22 : 5
	State 3
		icmp_ln12 : 1
		br_ln12 : 2
	State 4
		zext_ln14 : 1
		icmp_ln14 : 1
		add_ln14 : 1
		br_ln14 : 2
		add_ln16 : 2
		tmp_10 : 3
		zext_ln16 : 4
		tmp_11 : 3
		zext_ln16_1 : 4
		sub_ln16 : 5
		zext_ln22_2 : 1
		add_ln22 : 2
		sext_ln22_1 : 3
		out_addr : 4
		store_ln22 : 5
	State 5
		zext_ln15 : 1
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		add_ln16_1 : 2
		zext_ln16_2 : 3
		add_ln16_2 : 4
		sext_ln16 : 5
		in_addr : 6
		in_load : 7
	State 6
		tmp_6 : 1
	State 7
		tmp_4 : 1
		trunc_ln17 : 1
		tmp_5 : 1
		trunc_ln17_1 : 1
		icmp_ln17 : 2
		icmp_ln17_1 : 2
		or_ln17 : 3
		icmp_ln17_2 : 2
		icmp_ln17_3 : 2
		or_ln17_1 : 3
		and_ln17 : 3
		and_ln17_1 : 3
		select_ln17 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_169     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln11_fu_231   |    0    |    0    |    15   |
|          |   add_ln14_fu_247   |    0    |    0    |    10   |
|          |   add_ln16_fu_253   |    0    |    0    |    15   |
|    add   |   add_ln22_fu_303   |    0    |    0    |    14   |
|          |   add_ln12_fu_313   |    0    |    0    |    15   |
|          |   add_ln15_fu_329   |    0    |    0    |    10   |
|          |  add_ln16_1_fu_335  |    0    |    0    |    15   |
|          |  add_ln16_2_fu_345  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln11_fu_175  |    0    |    0    |    11   |
|          |   icmp_ln12_fu_225  |    0    |    0    |    11   |
|          |   icmp_ln14_fu_241  |    0    |    0    |    8    |
|   icmp   |   icmp_ln15_fu_323  |    0    |    0    |    8    |
|          |   icmp_ln17_fu_390  |    0    |    0    |    11   |
|          |  icmp_ln17_1_fu_396 |    0    |    0    |    18   |
|          |  icmp_ln17_2_fu_408 |    0    |    0    |    11   |
|          |  icmp_ln17_3_fu_414 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln17_fu_438 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln22_fu_215   |    0    |    0    |    15   |
|          |   sub_ln16_fu_283   |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln17_fu_402   |    0    |    0    |    2    |
|          |   or_ln17_1_fu_420  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln17_fu_426   |    0    |    0    |    2    |
|          |  and_ln17_1_fu_432  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_7_fu_181    |    0    |    0    |    0    |
|partselect|     tmp_9_fu_289    |    0    |    0    |    0    |
|          |     tmp_4_fu_358    |    0    |    0    |    0    |
|          |     tmp_5_fu_376    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_8_fu_191    |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_203    |    0    |    0    |    0    |
|          |    tmp_10_fu_259    |    0    |    0    |    0    |
|          |    tmp_11_fu_271    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln22_fu_199  |    0    |    0    |    0    |
|          |  zext_ln22_1_fu_211 |    0    |    0    |    0    |
|          |   zext_ln14_fu_237  |    0    |    0    |    0    |
|   zext   |   zext_ln16_fu_267  |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_279 |    0    |    0    |    0    |
|          |  zext_ln22_2_fu_299 |    0    |    0    |    0    |
|          |   zext_ln15_fu_319  |    0    |    0    |    0    |
|          |  zext_ln16_2_fu_341 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln22_fu_221  |    0    |    0    |    0    |
|   sext   |  sext_ln22_1_fu_308 |    0    |    0    |    0    |
|          |   sext_ln16_fu_350  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln17_fu_368  |    0    |    0    |    0    |
|          | trunc_ln17_1_fu_386 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    66   |   511   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln11_reg_456 |    5   |
|  add_ln12_reg_474 |    5   |
|  add_ln14_reg_464 |    2   |
|  add_ln15_reg_482 |    2   |
|   c_0_0_reg_110   |    5   |
|  in_addr_reg_487  |   10   |
|  in_load_reg_492  |   32   |
|  k_c_0_0_reg_158  |    2   |
|  k_r_0_0_reg_135  |    2   |
|  max_3_0_reg_122  |   32   |
|  max_4_0_reg_146  |   32   |
|    r_0_0_reg_98   |    5   |
|select_ln17_reg_499|   32   |
| sext_ln22_reg_448 |   11   |
|  sub_ln16_reg_469 |   11   |
+-------------------+--------+
|       Total       |   188  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |  10  |   20   ||    9    |
|   r_0_0_reg_98   |  p0  |   2  |   5  |   10   ||    9    |
|   c_0_0_reg_110  |  p0  |   2  |   5  |   10   ||    9    |
|  max_3_0_reg_122 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_169    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   511  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   188  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   254  |   556  |
+-----------+--------+--------+--------+--------+
