// Lyra — HPSDR Protocol 2 control-plane session (Saturn / ANAN G2).
//
// Protocol 2 session for the Saturn/ANAN G2: control packets, RX DDC IQ,
// speaker audio return, continuous TX-IQ transport, telemetry, and the
// fail-closed TX safety gate. P2RxBridge supplies the app-facing state
// and owns the transient operator bench interlock.
//
// References (both verified against KD4YAL's live Saturn G2 bench):
//   * Radio side: KD4YAL Saturn fork, sw_projects/P2_app —
//     protocol2_command.c gives the authoritative field offsets the
//     radio DECODES (our packets must match), OutHighPriority.c gives
//     the status packet the radio SENDS (we parse), p2app.c gives the
//     session state machine (general packet claims the controller
//     lease by source IP; HP run=1 + reply address -> SDR active;
//     run=0 releases; 1 s inactivity timeout).
//   * Client side: Thetis (KD4YAL fork), Project Files/Source/
//     ChannelMaster/network.c — the reference P2 client whose
//     behavior p2app is regression-tested against.
//
// Wire model (deskHPSDR / Thetis): ONE UDP socket carries the whole
// session. Bind that socket to the local IPv4 on the radio's NIC
// (deskHPSDR `interface_address`), not AnyIPv4:0 — Windows treats
// each radio source port (1035 DDC0, 1036 DDC1) as a separate flow
// when the socket is wildcard-bound. All control goes out radio-bound
// to fixed destination ports (1024 general, 1027 high-priority);
// every radio->PC stream comes back to OUR source port and is
// demultiplexed by the RADIO's source port (1025 = HP status,
// 1026 = mic, 1035+n = DDC IQ). The radio captures our address from
// the general packet (reply_addr) — so everything must be sent from
// this one socket.
//
// Sequence-number rule (Thetis_P2_Compatibility_Regression_Checklist):
// general + HP stay sequence ALWAYS ZERO.  DDC-specific (receive_specific)
// is the exception: deskHPSDR increments rx_specific_sequence on every
// send so a firmware that keys config apply off that counter actually
// takes a DDC1 enable after DDC0-only.  Speaker/mic/IQ data increment.
//
// Packet layouts (offsets per protocol2_command.c / OutHighPriority.c):
//   General to radio, 60 B -> port 1024:
//     [0..3]=seq(0)  [4]=0x00 cmd  [5..22]=stream port overrides
//     (0 = radio defaults)  [23..28]=wideband (off)  [37]=option
//     flags (0 => frequencies in Hz, no timestamp/VITA49)
//     [38] bit0 = hardware watchdog enable  [58] bit0 = PA enable
//     [59] = Alex enable bits
//   High-priority to radio, 1444 B -> port 1027:
//     [0..3]=seq(0)  [4] bit0=run bit1=transmit bit7=PureSignal
//     [5]=CWX  [6..8] MUST be zero (hardened p2app validates)
//     [9+4n..]=DDC n frequency (BE u32, DDS PHASE WORD = Hz × 2^32 /
//     122.88 MHz — the radio hardcodes phase-word decode)
//     [329..332]=DUC phase word  [345]=drive  [1396..7]=client control word
//     [1398..9]=CAT port  [1400]=xvtr/mute/tune  [1401]=OC<<1
//     [1402]=user outputs  [1403]=Mercury ATT  [1428..1435]=Alex
//     TX/RX words  [1442]=ADC2 ATT  [1443]=ADC1 ATT (<= 31)
//   High-priority status from radio, 60 B <- source port 1025
//     (200 ms cadence in RX, 1 ms in TX, immediate on PTT change):
//     [0..3]=seq (increments)  [4]=PTT/key bits  [5]=ADC overflow
//     [6..7]=exciter power  [14..15]=forward power  [22..23]=reverse
//     power  [30]=FIFO over/underflow bits  [31..38]=FIFO depths
//     [39..42]=ADC1/ADC2 peak (Saturn fw >= 27)  [49..50]=supply
//     volts (raw ADC)  [55..58]=user analog  [59]=user I/O bits
//
// Bench safety: opening a session keys NOTHING. Port 1029 is primed and
// streamed continuously in RX state, but transmit/PA/drive remain zero
// until every safety prerequisite is healthy, the connection-scoped
// bench interlock is explicitly armed, and MOX/PTT requests TX. The
// hardware watchdog remains enabled so a dead client returns to RX.

#pragma once

#include "P2TxSafety.h"
#include "P2TxPackets.h"
#include "P2TxWriter.h"
#include "P2TxPump.h"

#include <QObject>
#include <QString>
#include <QHostAddress>
#include <QElapsedTimer>
#include <QUdpSocket>
#include <QTimer>
#include <array>
#include <cstdint>
#include <functional>

namespace lyra::wire {

// G2/Saturn RX input routing.  The G2's BYPS connector is the former
// Alex EXT2 input (bit 10); it is distinct from HPF bypass (bit 12).
enum class P2RxInput : quint8 {
    Trx    = 0,
    Bypass = 1,
    Ext1   = 2,
    Xvtr   = 3,
};

// ---- P2 hardware profile (Thetis "HardwareSpecific.Hardware" analogue) ----
// Thetis branches per radio model at every hardware-behavior site
// (console.cs: HPSDRHW.Saturn → setBPF1ForOrionIISaturn, MkII BPF
// attenuator rules, antenna options…).  Lyra collects the same
// decisions in one struct so additional ANAN models drop in as data.
// First (and default) profile: Saturn / ANAN G2.
//
// The front-end words land in the HP packet's Alex0 fields (bytes
// 1432-33 TX halfword, 1434-35 RX halfword) — p2app forwards them to
// AlexManualTXFilters/AlexManualRXFilters, and p2app.c:1325 hardcodes
// EnableAlexManualFilterSelect(true): the CLIENT fully owns the RF
// front end.  All-zero words = no antenna routed, no filter selected
// = the "connects but only hears its own noise floor" trap (bench
// 2026-07-19).  Bit layout per Thetis network.h:263-302 rbpfilter.
struct P2HardwareProfile {
    const char *modelKey;     // selected marketed model, not board id alone
    const char *name;
    int         boardId;      // P2 discovery reply byte [11]
    int         ddcCount;
    int         adcCount;
    // Alex0 RX halfword (BPF/HPF select, ext-in routing) for a dial
    // frequency, and TX halfword (ANT select + LPF) — trxAnt 1..3.
    quint16 (*alexRxWord)(quint32 hz, P2RxInput input, bool hpfBypass);
    quint16 (*alexTxWord)(quint32 hz, int trxAnt);
    // Some Hermes-class radios (BrickSDR) need a FIXED, band-independent
    // TX front-end / T-R constant on the wire while transmitting (captured
    // from the working reference keydown) instead of a per-band Alex
    // ladder.  When true, buildHighPriorityPacket asserts that constant
    // (OC + Alex relay bytes) only while transmit is active.
    bool fixedTxFrontEnd = false;
    // TX SSB has been on-air validated on real RF for this model (not just
    // a dummy-load bench).  When true, the P2 front end drops the transient
    // "Arm P2 TX / dummy-load-only" bench interlock and keys off Enable PA +
    // MOX + Drive exactly like the HL2 path — the rig auto-arms on every
    // healthy connect and no per-P2 drive ceiling is applied.  A model whose
    // TX is not yet proven on the air keeps the manual arm interlock.
    bool txOnAirValidated = false;
};

// The selected/saved marketed model chooses runtime front-end policy.
// Discovery board id remains validation metadata; it cannot distinguish
// every product variant that shares a wire-compatible board.
const P2HardwareProfile *p2ProfileForModel(const QString &modelKey);

class P2Session : public QObject {
    Q_OBJECT

public:
    explicit P2Session(QObject *parent = nullptr);
    ~P2Session() override;

    bool isRunning() const { return running_; }

    // DDC frequency (Hz) — DDC 0..9 on Saturn.  Applied on the next
    // 100 ms HP tick (control cadence, not a hot path).
    void setDdcFrequencyHz(int ddc, quint32 hz);
    void setDucFrequencyHz(quint32 hz) { ducFreqHz_ = hz; }

    // Phase C — enable a DDC's IQ stream.  rateKhz must be one of the
    // Protocol 2 legal rates (48/96/192/384/768/1536; p2app validates
    // and rejects the whole packet otherwise).  Sample size is always
    // 24 bit.  Takes effect on the next DDC-specific send (immediate
    // if the session is open).  Source defaults to ADC1 and is selectable.
    void enableDdc(int ddc, quint16 rateKhz);
    void disableDdc(int ddc);
    // SUB on Hermes/Brick2: enable DDC1 only (radio source UDP 1036).
    // Do not shotgun DDC2/DDC3 — those are PS-reserved on this family,
    // and dest-port listeners on 1036–1038 stole DDC0 (14:15 bench).
    void armSubSecondaryDdcs(quint16 rateKhz, quint32 freqHz);
    void disarmSubSecondaryDdcs();
    bool shouldFeedRx2(int ddc);
    void setDdcAdc(int ddc, int adc);
    quint32 iqFrameCount() const { return iqFrameCount_; }
    quint32 iqSeqErrors()  const { return iqSeqErrors_;  }
    // Hermes-class Brick2 at 48 kHz: IQ is ~29 dB hotter than 192 kHz.
    // deskHPSDR `p2_iq_sample_gain` (new_protocol.c). Saturn (2 ADC)
    // stays 1.0. Applied at IQ unpack, not on the wire.
    double iqSampleScale() const;

    // nullptr is an explicit no/unverified-front-end state.
    void setProfile(const P2HardwareProfile *p) { profile_ = p; }
    void setTrxAntenna(int ant);
    void setRxInput(P2RxInput input) { rxInput_ = input; }
    void setHpfBypass(bool on) { hpfBypass_ = on; }
    void setAdcAttenuation(int adc, int db);
    // Same operator ATT-on-TX toggle as the P1 path (Settings → TX).
    // Overlay is applied at packet-build time; the stored RX attenuation
    // is not mutated. Protection is active only while the safety gate
    // authorises transmit WITH PA enabled.
    void setAttOnTx(bool enabled, int db);
    void setTxProducerSink(P2TxPump::InputSink sink) {
        txProducerTerminal_ = std::move(sink);
        // The pump ticks the 48 kHz modulator-input cadence; feedTxProducer
        // substitutes the live radio front-panel mic block for the pump's
        // zeros when one is fresh, else forwards the zeros (prime / gap-fill).
        txPump_.setInputSink([this](const double *iq, int n) {
            return feedTxProducer(iq, n);
        });
    }
    // Called once per pump tick (session thread). Feeds the latest decoded
    // mic block into the modulator if fresh, otherwise the pump's zero block
    // (initial prime + gap-fill when the mic stream slips). Reference model:
    // radio mic is the base modulator source; VAC/TCI still override it
    // downstream in xcmaster().
    bool feedTxProducer(const double *pumpZeros, int n);
    // P2 TX control is intentionally split into two calls. The bridge
    // owns the transient operator interlock; MOX/PTT only supplies intent.
    // Every transition is re-evaluated through P2TxSafetyGate and pushed
    // immediately to the radio. Disarm always wins and forces RF off.
    void setTxOperatorArmed(bool armed);
    // Push the operator drive-limit ceiling (0..255 byte) into the
    // fail-closed safety gate so it is enforced structurally on every
    // effective-drive evaluation.
    void setTxDriveCeiling(int ceilingByte);
    void setTransmitIntent(bool on, bool paRequested, int drive);
    // Live analog-drive byte for HP [345].  Read at packet-build so a
    // watts-cap servo can update the wire without queuing a new intent.
    // Empty provider keeps the safety-gate drive (tests / fail-closed).
    void setWireDriveProvider(std::function<int()> provider);
    void restartTxTransportRxState();

    // Golden-packet test seam: exact production encoders, no I/O.
    QByteArray diagnosticHighPriorityPacket(bool run) const {
        return buildHighPriorityPacket(run);
    }
    QByteArray diagnosticDdcSpecificPacket() const {
        return buildDdcSpecificPacket();
    }
    QByteArray diagnosticDucSpecificPacket() const {
        return buildDucSpecificPacket();
    }
    QByteArray diagnosticGeneralPacket() const {
        return buildGeneralPacket();
    }
    // Golden-packet tests only: mark every safety prerequisite healthy and
    // optionally latch transmit intent, without opening a socket or waiting
    // on live telemetry.
    void diagnosticArmHealthyTx(bool transmit, bool pa, int drive);

    // RX-audio return to the RADIO's speaker (G2 on-board amp):
    // 48 kHz stereo int16 → 260 B packets (4 B incrementing seq +
    // 64 L/R pairs, 16-bit BE) → radio port 1028 (p2app InSpkrAudio).
    // MUST be called on the session thread — in practice it is: the
    // engine's radio-audio sink fires on the RX feeder thread, which
    // IS this session's thread while a P2 radio is the live source.
    void sendSpeakerAudio(const qint16 *lr, int nframes);

public slots:
    // Establish the session: bind the session socket, send the
    // general packet (claims the controller lease), start the HP
    // run=1 cadence.  `started` is emitted on the first status
    // packet back from the radio — that's the proof the handshake
    // completed and the radio went active.
    void open(const QString &ip);

    // Tear down: HP run=0 (sent more than once — it's UDP), stop the
    // cadence, close the socket.  Releases the radio's controller
    // lease so another client (Thetis) can claim it immediately.
    void close();

signals:
    void started(QString ip);
    void stopped();
    // One per HP status packet from the radio (raw wire values;
    // scaling to watts/volts is a UI concern and radio-dependent).
    // ain3Raw/ain4Raw = the user-analog words at bytes 57-58 / 55-56 —
    // on MkII/Saturn hardware these carry PA VOLTS (AIN3) and PA
    // CURRENT (AIN4); Thetis converts exactly these (console.cs
    // convertToVolts/convertToAmps via getUserADC0/1).
    // spkrFifoSamples = the radio's speaker-FIFO depth (bytes 37-38)
    // — the closed-loop proof that the outbound speaker stream is
    // being accepted and drained by the codec.
    void statusReceived(quint32 seq, quint8 pttBits, quint8 adcOverflows,
                        quint16 exciterPowerRaw, quint16 fwdPowerRaw,
                        quint16 revPowerRaw, quint16 supplyRaw,
                        quint16 adc1Peak, quint16 adc2Peak,
                        quint16 ain3Raw, quint16 ain4Raw,
                        quint16 spkrFifoSamples, quint8 fifoFlags,
                        quint16 ducFifoSamples);
    // One per DDC IQ frame (radio source port 1035+ddc).  `iqBytes` is
    // the 1428-byte payload: 238 samples x 6 bytes, I then Q, each a
    // big-endian signed 24-bit value (Thetis scales as (b0<<24 | b1<<16
    // | b2<<8) / 2^31 — network.c:591-601).  At 48 kHz this fires
    // ~201.7x/s per DDC — fine on the event loop for the control/bench
    // phase; the Phase D audio path moves consumption to a wire thread.
    void iqFrameReceived(int ddc, quint32 seq, QByteArray iqBytes);
    // Session-thread TX truth for UI/bridge safety. transportReady means
    // the 192 kHz FIFO is primed and the port-1029 writer is running.
    void txStateChanged(bool transportReady, bool operatorArmed,
                        bool transmitting, bool paEnabled, int drive,
                        bool faultLatched, QString detail);
    void logLine(QString line);

private slots:
    void onReadyRead();
    void onHpTick();
    void onTxPrimeTick();

private:
    QByteArray buildGeneralPacket() const;
    QByteArray buildHighPriorityPacket(bool run) const;
    int analogDriveByte_(const P2TxEffectiveState &tx) const;
    QByteArray buildDdcSpecificPacket() const;
    void sendDdcSpecificToRadio(bool logConfig);
    void finishOpenHandshake();
    QByteArray buildDucSpecificPacket() const;
    void sendDucSpecificIfOpen();
    quint8 overlayAdcAttByte(int adcIndex, bool keyedWithPa) const;
    void parseStatus(const QByteArray &d);
    void parseIqFrame(int ddc, const QByteArray &d);
    void parseMic(const QByteArray &d);
    // Windows stateful firewall: IQ arrives FROM radio:1035+n with no
    // prior host send to that port, so inbound can be dropped while
    // 1025/1026 (we send to those) still work. A 1-byte datagram TO
    // 1035+n opens the return path for that DDC.
    void punchDdcIqFirewall(int ddc);
    void punchEnabledDdcIqFirewalls();
    void scheduleDdc1FirewallPunch();
    void ingestRadioDatagram(quint16 senderPort, const QByteArray &buf);
    void startTxTransportRxState();
    void stopTxTransport();
    void latchTxFault(const QString &reason);
    // A transport-cadence fault (writer pacing miss / FIFO underflow) is a
    // real RF-safety event ONLY while keyed. While no transmit intent exists
    // the P2 TX stream is RF-inert (transmit=0, PA=off, drive=0) and a
    // transient host stall must recover in place, not latch and lock out the
    // next key-up. Keyed -> latchTxFault; RX-idle -> deferred re-prime.
    void onTxTransportCadenceFault(const QString &reason);
    void applyTxControlNow();
    void emitTxState(const QString &detail = QString());

    QUdpSocket   sock_;
    QTimer       hpTimer_;
    QTimer       txPrimeTimer_;
    P2TxWriter   txWriter_;
    P2TxPump     txPump_;
    QHostAddress radioAddr_;
    QString      radioIp_;
    bool         open_        = false;   // socket up, session being held
    bool         running_     = false;   // radio confirmed via status stream
    quint32      lastStatusSeq_ = 0;
    quint32      statusCount_   = 0;
    QElapsedTimer statusAge_;
    int          hpTickCount_   = 0;     // paces DDC-specific / general refresh
    quint32      openEpoch_     = 0;     // invalidates delayed open handshake
    std::array<quint32, 10> ddcFreqHz_{};
    quint32      ducFreqHz_  = 14'100'000;
    // Phase C receive-stream config + per-DDC sequence tracking.
    std::array<bool,    10> ddcEnabled_{};
    std::array<quint16, 10> ddcRateKhz_{};
    std::array<quint8,  10> ddcAdc_{};
    std::array<quint32, 10> ddcSeqNext_{};
    std::array<bool,    10> ddcSeqStarted_{};
    quint32      iqFrameCount_ = 0;
    quint32      iqSeqErrors_  = 0;
    bool         warnedNoIq_   = false;  // one-shot firewall-blocked-RX hint
    std::array<quint32, 10> ddcIqCount_{};  // frames since last 1 s report
    bool         warnedNoDdc1Iq_ = false;   // SUB on, DDC0 flowing, DDC1 silent
    int          subIqLatchDdc_ = -1;       // 1 once a real src-1036 frame feeds RX2
    bool         ddc1IqOkLogged_ = false;   // one-shot once DDC1 pkt/s > 0
    int          ddc1IqLogLeft_  = 0;       // 1 s DDC0/DDC1 reports while silent
    int          unmatchedIqLogLeft_ = 0;   // radio UDP that is not 1444@1035+
    // S2a mic-receive diagnostic (radio->host front-panel mic, port 1026).
    // Decode + peak/rate tracking only; NOT yet fed to the modulator.
    quint32      micPktCount_  = 0;      // packets since the last 1 s report
    double       micPeak_      = 0.0;    // peak |sample| in that window
    quint32      micSeqNext_   = 0;
    bool         micSeqStarted_ = false;
    quint32      micSeqErrors_ = 0;
    QElapsedTimer micRateTimer_;
    // Jack-less-rig hint: a rig with no usable mic jack streams NO mic packets
    // (port 1026), so keying in "Mic In" transmits silence. lastMicPkt_ tracks
    // time since the last mic packet; onHpTick fires warnedNoMic_ ONCE while
    // keyed with no recent mic, pointing the operator at PC Soundcard / TCI.
    QElapsedTimer lastMicPkt_;
    bool         warnedNoMic_  = false;
    // S2b — the live mic drives the modulator through an elastic FIFO.
    // parseMic (radio mic clock) pushes each decoded {I=mic, Q=0} block;
    // feedTxProducer (PC pump clock) drains one block per tick. Both run on
    // the session thread, so no lock is needed. The two clocks average the
    // same 48 kHz but the socket delivers mic datagrams in bursts while the
    // pump fires on its own timer, so their events are NOT interleaved 1:1
    // on the event loop. A single-block hand-off dropped a mic block on
    // every burst and zero-stuffed the following pump tick -> the modulator
    // was fed mostly zeros and garbled the transmitted audio. The ring, with
    // a small prime cushion, absorbs that batching jitter: underrun feeds
    // zeros (and re-primes), overrun drops the oldest block.
    // Capacity/prime as literals; feedTxProducer static_asserts the block
    // width against 2*kMicFrames (kMic* constants are declared below). The
    // ring DEPTH is taken from kMicFifoCap so the array can't desync from the
    // capacity used by the index math if kMicFifoCap is retuned.
    static constexpr int kMicFifoCap    = 32;  // ring capacity (~43 ms)
    static constexpr int kMicPrimeBlocks = 6;  // cushion before draining (~8 ms)
    static_assert(kMicPrimeBlocks < kMicFifoCap,
                  "prime cushion must leave headroom in the ring");
    std::array<std::array<double, 2 * 64>, kMicFifoCap> micFifo_{};
    int  micFifoHead_  = 0;     // index of the next block to drain
    int  micFifoCount_ = 0;     // blocks currently queued
    bool micPrimed_    = false; // false until the cushion first fills
    // The terminal feed the bridge installs (-> feedP2TxCmasterInput).
    P2TxPump::InputSink txProducerTerminal_;
    const P2HardwareProfile *profile_ = nullptr;
    int          trxAntenna_   = 1;               // ANT1..3
    P2RxInput    rxInput_      = P2RxInput::Trx;
    bool         hpfBypass_    = false;
    std::array<quint8, 2> adcAttenuation_{};
    bool         attOnTxEnabled_ = true;
    int          attOnTxDb_      = 31;
    quint32      ddcSpecificSeq_ = 0;             // DDC-specific (receive_specific)
    quint32      spkrSeq_      = 0;               // speaker stream sequence
    QByteArray   spkrStage_;                      // partial-packet staging
    // Every RF-bearing packet field is derived from these values through
    // P2TxSafetyGate. Session open/reset leaves them fail-closed.
    P2TxIntent       txIntent_;
    P2TxSafetyInputs txSafety_;
    std::function<int()> wireDriveProvider_;
    P2DucConfig      ducConfig_;
    QString          txStateDetail_;

    static constexpr quint16 kPortCommand    = 1024;  // general/discovery
    static constexpr quint16 kPortDdcConfig  = 1025;  // DDC-specific -> radio
    static constexpr quint16 kPortDucConfig  = 1026;  // DUC-specific -> radio
    static constexpr quint16 kPortHpToSdr    = 1027;
    static constexpr quint16 kPortHpFromSdr  = 1025;  // radio SOURCE port
    static constexpr quint16 kPortSpkrToSdr  = 1028;  // speaker audio -> radio
    static constexpr quint16 kPortDucIqToSdr = 1029;  // TX IQ -> radio
    static constexpr quint16 kPortDdcIq0     = 1035;  // radio SOURCE, +ddc
    // The radio digitizes its own front-panel mic and streams it back on
    // its OWN source port 1026 (base+1) — same numeric value as the
    // host->radio DUC-config port, distinguished by direction. 132-byte
    // packet: 4-byte BE sequence + 64 x 16-bit BE mono samples @ 48 kHz.
    static constexpr quint16 kPortMicFromSdr = 1026;  // radio SOURCE (mic)
    static constexpr int     kMicFrames      = 64;    // samples per packet
    static constexpr int     kMicPktLen      = 132;   // 4 seq + 64*2 bytes
    static constexpr int     kNumDdc         = 10;
    static constexpr int     kSpkrFrames     = 64;    // frames per packet
    static constexpr int     kSpkrPktLen     = 260;   // 4 seq + 64*4 bytes
    static constexpr int     kGeneralLen     = 60;
    static constexpr int     kHpLen          = 1444;
    static constexpr int     kDdcSpecificLen = 1444;
    static constexpr int     kStatusLen      = 60;
    static constexpr int     kIqFrameLen     = 1444;
    static constexpr int     kIqHeaderLen    = 16;    // seq4 + ts8 + bits2 + count2
    static constexpr int     kIqSamplesPerFrame = 238;
    // Prime 30 ms of TX IQ before starting the 800 Hz writer. This
    // absorbs normal Windows timer coalescing and session-thread UDP
    // bursts while still leaving FIFO headroom. HP transmit/PA/drive
    // remain gated off throughout this RX-state transport phase.
    static constexpr std::size_t kTxPrimeSamples =
        24 * P2TxFifo::kPacketSamples;
    static constexpr int     kTxPrimePollMs = 1;
    // HP cadence: Thetis-like periodic refresh.  Must stay well under
    // p2app's 1 s activity timeout; 100 ms gives 10x margin.
    static constexpr int     kHpPeriodMs     = 100;
    // Receive-specific every 200 ms (2 × HP). Firmware that applies a
    // second DDC enable off this counter never sees it if we wait 5 s.
    // General every 800 ms (8 × HP). Status-port firewall keep-alive
    // still holds (Windows UDP flow ~60 s).
    static constexpr int     kDdcRefreshTicks     = 2;
    static constexpr int     kGeneralRefreshTicks = 8;
};

} // namespace lyra::wire
