#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000182f5af7820 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v00000182f5b6c2f0_0 .var "clk", 0 0;
v00000182f5b6adb0_0 .var "clkbar", 0 0;
v00000182f5b6aef0_0 .var "reset", 0 0;
S_00000182f5aaa6b0 .scope module, "dut" "mips" 2 7, 3 18 0, S_00000182f5af7820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clkbar";
    .port_info 2 /INPUT 1 "reset";
L_00000182f5af8150 .functor BUFZ 1, L_00000182f5af8620, C4<0>, C4<0>, C4<0>;
L_00000182f5af88c0 .functor OR 1, v00000182f5b46780_0, L_00000182f5b6ccf0, C4<0>, C4<0>;
v00000182f5b68880_0 .net *"_ivl_17", 29 0, L_00000182f5b6b670;  1 drivers
L_00000182f5b6e760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000182f5b66f80_0 .net/2u *"_ivl_18", 1 0, L_00000182f5b6e760;  1 drivers
v00000182f5b67660_0 .net *"_ivl_23", 0 0, L_00000182f5b6ce30;  1 drivers
v00000182f5b666c0_0 .net *"_ivl_24", 3 0, L_00000182f5b6c6b0;  1 drivers
v00000182f5b67b60_0 .net *"_ivl_27", 25 0, L_00000182f5b6ae50;  1 drivers
L_00000182f5b6e7a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000182f5b68920_0 .net/2u *"_ivl_28", 1 0, L_00000182f5b6e7a8;  1 drivers
v00000182f5b66940_0 .net "alufunc", 3 0, L_00000182f5b6b990;  1 drivers
v00000182f5b66760_0 .net "aluin1", 31 0, L_00000182f5bcd2b0;  1 drivers
v00000182f5b66bc0_0 .net "aluin2", 31 0, L_00000182f5bcc4f0;  1 drivers
v00000182f5b67e80_0 .net "alusrc", 0 0, L_00000182f5b6b530;  1 drivers
o00000182f5afdbb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000182f5b66d00_0 .net "branch", 0 0, o00000182f5afdbb8;  0 drivers
v00000182f5b67840_0 .net "branch_condition", 0 0, L_00000182f5af8230;  1 drivers
v00000182f5b67020_0 .net "clk", 0 0, v00000182f5b6c2f0_0;  1 drivers
v00000182f5b67f20_0 .net "clkbar", 0 0, v00000182f5b6adb0_0;  1 drivers
v00000182f5b67c00_0 .net "dest", 4 0, L_00000182f5bcba50;  1 drivers
v00000182f5b66800_0 .net "ex_mem_destadd", 4 0, v00000182f5af3290_0;  1 drivers
v00000182f5b681a0_0 .net "ex_mem_memtoreg", 0 0, v00000182f5af1ad0_0;  1 drivers
v00000182f5b67ca0_0 .net "ex_mem_readdmem", 0 0, v00000182f5af1990_0;  1 drivers
v00000182f5b66da0_0 .net "ex_mem_regwrite", 0 0, v00000182f5af2110_0;  1 drivers
v00000182f5b67700_0 .net "ex_mem_result", 31 0, v00000182f5af2c50_0;  1 drivers
v00000182f5b677a0_0 .net "ex_mem_writeData", 31 0, v00000182f5af2570_0;  1 drivers
v00000182f5b678e0_0 .net "ex_mem_writedmem", 0 0, v00000182f5af2070_0;  1 drivers
v00000182f5b684c0_0 .net "ex_mem_zero", 0 0, v00000182f5ad0580_0;  1 drivers
v00000182f5b689c0_0 .net "finalWriteData", 31 0, L_00000182f5bcafb0;  1 drivers
v00000182f5b67fc0_0 .net "flush", 0 0, L_00000182f5af88c0;  1 drivers
v00000182f5b67980_0 .net "forwardA", 1 0, L_00000182f5b6df10;  1 drivers
v00000182f5b68a60_0 .net "forwardB", 1 0, L_00000182f5b6e190;  1 drivers
v00000182f5b669e0_0 .net "forwardC", 0 0, L_00000182f5abf520;  1 drivers
v00000182f5b67d40_0 .net "id_alufunc", 3 0, L_00000182f5b6d8d0;  1 drivers
v00000182f5b67de0_0 .net "id_alusrc", 0 0, L_00000182f5b6d650;  1 drivers
v00000182f5b68b00_0 .net "id_branch", 0 0, L_00000182f5b6d970;  1 drivers
v00000182f5b68100_0 .net "id_ex_alufunc", 3 0, v00000182f5acffe0_0;  1 drivers
v00000182f5b68ba0_0 .net "id_ex_alusrc", 0 0, v00000182f5ad06c0_0;  1 drivers
v00000182f5b68ce0_0 .net "id_ex_immout", 31 0, v00000182f5aab420_0;  1 drivers
v00000182f5b68240_0 .net "id_ex_memtoreg", 0 0, v00000182f5ad08a0_0;  1 drivers
v00000182f5b66c60_0 .net "id_ex_rData1", 31 0, v00000182f5b468c0_0;  1 drivers
v00000182f5b66e40_0 .net "id_ex_rData2", 31 0, v00000182f5b46aa0_0;  1 drivers
v00000182f5b682e0_0 .net "id_ex_rd", 4 0, v00000182f5b46960_0;  1 drivers
v00000182f5b68380_0 .net "id_ex_readdmem", 0 0, v00000182f5acfae0_0;  1 drivers
v00000182f5b69960_0 .net "id_ex_regdest", 0 0, v00000182f5ae5c30_0;  1 drivers
v00000182f5b68f60_0 .net "id_ex_regwrite", 0 0, v00000182f5ae4470_0;  1 drivers
v00000182f5b69820_0 .net "id_ex_rs", 4 0, v00000182f5b460a0_0;  1 drivers
v00000182f5b69280_0 .net "id_ex_rt", 4 0, v00000182f5b47400_0;  1 drivers
v00000182f5b69000_0 .net "id_ex_writedmem", 0 0, v00000182f5ad0d00_0;  1 drivers
v00000182f5b69be0_0 .net "id_memtoreg", 0 0, L_00000182f5b6da10;  1 drivers
v00000182f5b69b40_0 .net "id_pcsrc", 0 0, L_00000182f5b6d790;  1 drivers
v00000182f5b698c0_0 .net "id_readdmem", 0 0, L_00000182f5b6d3d0;  1 drivers
v00000182f5b69640_0 .net "id_regdest", 0 0, L_00000182f5b6e410;  1 drivers
v00000182f5b69320_0 .net "id_regwrite", 0 0, L_00000182f5b6dc90;  1 drivers
v00000182f5b69a00_0 .net "id_writedmem", 0 0, L_00000182f5b6e4b0;  1 drivers
v00000182f5b69aa0_0 .net "if_flush", 0 0, L_00000182f5af8150;  1 drivers
v00000182f5b6a400_0 .net "if_id_flush", 0 0, v00000182f5b46780_0;  1 drivers
v00000182f5b6a2c0_0 .net "if_id_irout", 31 0, v00000182f5b47040_0;  1 drivers
v00000182f5b6a4a0_0 .net "if_id_npcout", 31 0, v00000182f5b45c40_0;  1 drivers
v00000182f5b6a540_0 .net "if_id_write", 0 0, L_00000182f5b6e2d0;  1 drivers
v00000182f5b696e0_0 .net "imm", 31 0, L_00000182f5b6abd0;  1 drivers
v00000182f5b6a040_0 .net "instr", 31 0, L_00000182f5abf750;  1 drivers
v00000182f5b69f00_0 .net "jump", 0 0, L_00000182f5b6bc10;  1 drivers
v00000182f5b693c0_0 .net "mem_wb_destadd", 4 0, v00000182f5b4adb0_0;  1 drivers
v00000182f5b690a0_0 .net "mem_wb_memtoreg", 0 0, v00000182f5b45920_0;  1 drivers
v00000182f5b6a0e0_0 .net "mem_wb_readData1", 31 0, v00000182f5b4b710_0;  1 drivers
v00000182f5b69c80_0 .net "mem_wb_readData2", 31 0, v00000182f5b4b2b0_0;  1 drivers
v00000182f5b69140_0 .net "mem_wb_regwrite", 0 0, v00000182f5b47180_0;  1 drivers
v00000182f5b691e0_0 .net "memtoreg", 0 0, L_00000182f5b6c7f0;  1 drivers
v00000182f5b6a360_0 .net "offset", 31 0, L_00000182f5b6b210;  1 drivers
v00000182f5b6a180_0 .net "pc_write", 0 0, L_00000182f5b6cd90;  1 drivers
v00000182f5b69500_0 .net "pcbranch", 31 0, L_00000182f5b6c4d0;  1 drivers
v00000182f5b69fa0_0 .net "pcnext", 31 0, L_00000182f5b6b5d0;  1 drivers
v00000182f5b68ec0_0 .net "pcout", 31 0, v00000182f5b5cca0_0;  1 drivers
v00000182f5b69d20_0 .net "pcplus4", 31 0, L_00000182f5b6b350;  1 drivers
v00000182f5b69460_0 .net "pcsrc", 0 0, L_00000182f5af8620;  1 drivers
v00000182f5b695a0_0 .net "rData1", 31 0, v00000182f5b5e320_0;  1 drivers
v00000182f5b69780_0 .net "rData1out", 31 0, L_00000182f5b6bad0;  1 drivers
v00000182f5b69dc0_0 .net "rData2", 31 0, v00000182f5b5d060_0;  1 drivers
v00000182f5b69e60_0 .net "rData2out", 31 0, L_00000182f5b6b7b0;  1 drivers
v00000182f5b6a220_0 .net "readdmem", 0 0, L_00000182f5b6b030;  1 drivers
v00000182f5b6c570_0 .net "readdmemData", 31 0, L_00000182f5bccf90;  1 drivers
v00000182f5b6bd50_0 .net "regdest", 0 0, L_00000182f5b6ac70;  1 drivers
v00000182f5b6b710_0 .net "regwrite", 0 0, L_00000182f5b6b0d0;  1 drivers
v00000182f5b6b2b0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  1 drivers
v00000182f5b6b8f0_0 .net "result", 31 0, L_00000182f5abfd00;  1 drivers
v00000182f5b6bfd0_0 .net "stall", 0 0, L_00000182f5b6ccf0;  1 drivers
v00000182f5b6c250_0 .net "wb_writedata", 31 0, L_00000182f5bcb5f0;  1 drivers
v00000182f5b6b3f0_0 .net "writedatadmem", 31 0, L_00000182f5bcc270;  1 drivers
v00000182f5b6c610_0 .net "writedmem", 0 0, L_00000182f5b6c110;  1 drivers
v00000182f5b6ab30_0 .net "zero", 0 0, L_00000182f5bcbeb0;  1 drivers
L_00000182f5b6af90 .part v00000182f5b5cca0_0, 2, 6;
L_00000182f5b6c390 .part v00000182f5b47040_0, 21, 5;
L_00000182f5b6aa90 .part v00000182f5b47040_0, 16, 5;
L_00000182f5b6c070 .part v00000182f5b47040_0, 21, 5;
L_00000182f5b6be90 .part v00000182f5b47040_0, 16, 5;
L_00000182f5b6cc50 .part v00000182f5b47040_0, 0, 16;
L_00000182f5b6b670 .part L_00000182f5b6abd0, 0, 30;
L_00000182f5b6b490 .concat [ 2 30 0 0], L_00000182f5b6e760, L_00000182f5b6b670;
L_00000182f5b6ce30 .part v00000182f5b47040_0, 25, 1;
L_00000182f5b6c6b0 .concat [ 1 1 1 1], L_00000182f5b6ce30, L_00000182f5b6ce30, L_00000182f5b6ce30, L_00000182f5b6ce30;
L_00000182f5b6ae50 .part v00000182f5b47040_0, 0, 26;
L_00000182f5b6bb70 .concat [ 2 26 4 0], L_00000182f5b6e7a8, L_00000182f5b6ae50, L_00000182f5b6c6b0;
L_00000182f5b6c9d0 .part v00000182f5b47040_0, 26, 2;
L_00000182f5b6d470 .part v00000182f5b47040_0, 21, 5;
L_00000182f5b6d510 .part v00000182f5b47040_0, 16, 5;
L_00000182f5b6e550 .part v00000182f5b47040_0, 21, 5;
L_00000182f5b6e230 .part v00000182f5b47040_0, 16, 5;
L_00000182f5b6dab0 .part v00000182f5b47040_0, 11, 5;
S_00000182f5a3b930 .scope module, "EX_MEM_MemRead" "register" 3 128, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac4cc0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5af2250_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5af1850_0 .net/s "din", 0 0, v00000182f5acfae0_0;  alias, 1 drivers
v00000182f5af1990_0 .var/s "dout", 0 0;
L_00000182f5b6f648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5af1df0_0 .net "ld", 0 0, L_00000182f5b6f648;  1 drivers
v00000182f5af3510_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
E_00000182f5ac5100/0 .event negedge, v00000182f5af3510_0;
E_00000182f5ac5100/1 .event posedge, v00000182f5af2250_0;
E_00000182f5ac5100 .event/or E_00000182f5ac5100/0, E_00000182f5ac5100/1;
S_00000182f5a3bac0 .scope module, "EX_MEM_MemtoReg" "register" 3 133, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac48c0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5af2e30_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5af26b0_0 .net/s "din", 0 0, v00000182f5ad08a0_0;  alias, 1 drivers
v00000182f5af1ad0_0 .var/s "dout", 0 0;
L_00000182f5b6f720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5af3330_0 .net "ld", 0 0, L_00000182f5b6f720;  1 drivers
v00000182f5af1b70_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5a295d0 .scope module, "EX_MEM_Memwrite" "register" 3 129, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac4f00 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5af2750_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5af35b0_0 .net/s "din", 0 0, v00000182f5ad0d00_0;  alias, 1 drivers
v00000182f5af2070_0 .var/s "dout", 0 0;
L_00000182f5b6f690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5af1c10_0 .net "ld", 0 0, L_00000182f5b6f690;  1 drivers
v00000182f5af1f30_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5a29760 .scope module, "EX_MEM_Regwrite" "register" 3 132, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac5080 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5af3010_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5af1fd0_0 .net/s "din", 0 0, v00000182f5ae4470_0;  alias, 1 drivers
v00000182f5af2110_0 .var/s "dout", 0 0;
L_00000182f5b6f6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5af21b0_0 .net "ld", 0 0, L_00000182f5b6f6d8;  1 drivers
v00000182f5af30b0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5a0ff30 .scope module, "EX_MEM_destreg" "register" 3 125, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_00000182f5ac45c0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000101>;
v00000182f5af2f70_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5af31f0_0 .net/s "din", 4 0, L_00000182f5bcba50;  alias, 1 drivers
v00000182f5af3290_0 .var/s "dout", 4 0;
L_00000182f5b6f600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5af33d0_0 .net "ld", 0 0, L_00000182f5b6f600;  1 drivers
v00000182f5af22f0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5a100c0 .scope module, "EX_MEM_resultreg" "register" 3 122, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000182f5ac4480 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v00000182f5af2390_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5af2430_0 .net/s "din", 31 0, L_00000182f5abfd00;  alias, 1 drivers
v00000182f5af2c50_0 .var/s "dout", 31 0;
L_00000182f5b6f528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5af2ed0_0 .net "ld", 0 0, L_00000182f5b6f528;  1 drivers
v00000182f5af2890_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f59f9690 .scope module, "EX_MEM_writeData" "register" 3 124, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000182f5ac4bc0 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v00000182f5af2cf0_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5af24d0_0 .net/s "din", 31 0, L_00000182f5bcc270;  alias, 1 drivers
v00000182f5af2570_0 .var/s "dout", 31 0;
L_00000182f5b6f5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5af27f0_0 .net "ld", 0 0, L_00000182f5b6f5b8;  1 drivers
v00000182f5af29d0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f59f9820 .scope module, "EX_MEM_zeroreg" "register" 3 123, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac4180 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5af2a70_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5af2bb0_0 .net/s "din", 0 0, L_00000182f5bcbeb0;  alias, 1 drivers
v00000182f5ad0580_0 .var/s "dout", 0 0;
L_00000182f5b6f570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5acf5e0_0 .net "ld", 0 0, L_00000182f5b6f570;  1 drivers
v00000182f5acf720_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f593e700 .scope module, "ID_EX_ALUfunc" "register" 3 99, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 4 "din";
    .port_info 4 /OUTPUT 4 "dout";
P_00000182f5ac41c0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000100>;
v00000182f5acf540_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5acf7c0_0 .net/s "din", 3 0, L_00000182f5b6d8d0;  alias, 1 drivers
v00000182f5acffe0_0 .var/s "dout", 3 0;
L_00000182f5b6f258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5ad01c0_0 .net "ld", 0 0, L_00000182f5b6f258;  1 drivers
v00000182f5acf220_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f593e890 .scope module, "ID_EX_ALUsrc" "register" 3 98, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac4540 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5acf360_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5acf900_0 .net/s "din", 0 0, L_00000182f5b6d650;  alias, 1 drivers
v00000182f5ad06c0_0 .var/s "dout", 0 0;
L_00000182f5b6f210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5ad0440_0 .net "ld", 0 0, L_00000182f5b6f210;  1 drivers
v00000182f5acf400_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5a3d3f0 .scope module, "ID_EX_MemRead" "register" 3 104, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac4b40 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5ad0760_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5acfa40_0 .net/s "din", 0 0, L_00000182f5b6d3d0;  alias, 1 drivers
v00000182f5acfae0_0 .var/s "dout", 0 0;
L_00000182f5b6f2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5ad03a0_0 .net "ld", 0 0, L_00000182f5b6f2e8;  1 drivers
v00000182f5ad0800_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5a3d580 .scope module, "ID_EX_MemtoReg" "register" 3 109, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac4200 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5acfb80_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5acfd60_0 .net/s "din", 0 0, L_00000182f5b6da10;  alias, 1 drivers
v00000182f5ad08a0_0 .var/s "dout", 0 0;
L_00000182f5b6f3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5ad0940_0 .net "ld", 0 0, L_00000182f5b6f3c0;  1 drivers
v00000182f5ad0a80_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5a00f10 .scope module, "ID_EX_Memwrite" "register" 3 105, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac47c0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5ad0b20_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5ad0bc0_0 .net/s "din", 0 0, L_00000182f5b6e4b0;  alias, 1 drivers
v00000182f5ad0d00_0 .var/s "dout", 0 0;
L_00000182f5b6f330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5ae5af0_0 .net "ld", 0 0, L_00000182f5b6f330;  1 drivers
v00000182f5ae4830_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5a010a0 .scope module, "ID_EX_Regdest" "register" 3 100, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac4680 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5ae5730_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5ae5b90_0 .net/s "din", 0 0, L_00000182f5b6e410;  alias, 1 drivers
v00000182f5ae5c30_0 .var/s "dout", 0 0;
L_00000182f5b6f2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5ae5e10_0 .net "ld", 0 0, L_00000182f5b6f2a0;  1 drivers
v00000182f5ae4790_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5a26130 .scope module, "ID_EX_Regwrite" "register" 3 108, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac4980 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5ae5190_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5ae6130_0 .net/s "din", 0 0, L_00000182f5b6dc90;  alias, 1 drivers
v00000182f5ae4470_0 .var/s "dout", 0 0;
L_00000182f5b6f378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5ae45b0_0 .net "ld", 0 0, L_00000182f5b6f378;  1 drivers
v00000182f5ae46f0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b477a0 .scope module, "ID_EX_imm" "register" 3 92, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000182f5ac4400 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v00000182f5ae48d0_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5ae4b50_0 .net/s "din", 31 0, L_00000182f5b6abd0;  alias, 1 drivers
v00000182f5aab420_0 .var/s "dout", 31 0;
L_00000182f5b6f0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5aaac00_0 .net "ld", 0 0, L_00000182f5b6f0f0;  1 drivers
v00000182f5aaaca0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b47930 .scope module, "ID_EX_rData1" "register" 3 90, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000182f5ac4640 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v00000182f5b45b00_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b474a0_0 .net/s "din", 31 0, v00000182f5b5e320_0;  alias, 1 drivers
v00000182f5b468c0_0 .var/s "dout", 31 0;
L_00000182f5b6f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b45a60_0 .net "ld", 0 0, L_00000182f5b6f060;  1 drivers
v00000182f5b46640_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b47ac0 .scope module, "ID_EX_rData2" "register" 3 91, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000182f5ac49c0 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v00000182f5b46a00_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b45600_0 .net/s "din", 31 0, v00000182f5b5d060_0;  alias, 1 drivers
v00000182f5b46aa0_0 .var/s "dout", 31 0;
L_00000182f5b6f0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b46f00_0 .net "ld", 0 0, L_00000182f5b6f0a8;  1 drivers
v00000182f5b46dc0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b47c50 .scope module, "ID_EX_rd" "register" 3 95, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_00000182f5ac4240 .param/l "N" 0 4 2, +C4<00000000000000000000000000000101>;
v00000182f5b46be0_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b46fa0_0 .net/s "din", 4 0, L_00000182f5b6dab0;  1 drivers
v00000182f5b46960_0 .var/s "dout", 4 0;
L_00000182f5b6f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b45e20_0 .net "ld", 0 0, L_00000182f5b6f1c8;  1 drivers
v00000182f5b46500_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b47de0 .scope module, "ID_EX_rs" "register" 3 93, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_00000182f5ac4a40 .param/l "N" 0 4 2, +C4<00000000000000000000000000000101>;
v00000182f5b46820_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b46320_0 .net/s "din", 4 0, L_00000182f5b6e550;  1 drivers
v00000182f5b460a0_0 .var/s "dout", 4 0;
L_00000182f5b6f138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b459c0_0 .net "ld", 0 0, L_00000182f5b6f138;  1 drivers
v00000182f5b466e0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b47f70 .scope module, "ID_EX_rt" "register" 3 94, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_00000182f5ac4a80 .param/l "N" 0 4 2, +C4<00000000000000000000000000000101>;
v00000182f5b46d20_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b46b40_0 .net/s "din", 4 0, L_00000182f5b6e230;  1 drivers
v00000182f5b47400_0 .var/s "dout", 4 0;
L_00000182f5b6f180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b45ba0_0 .net "ld", 0 0, L_00000182f5b6f180;  1 drivers
v00000182f5b45880_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b48100 .scope module, "IF_ID_flushbit" "register" 3 65, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac5780 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5b45ec0_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b46e60_0 .net/s "din", 0 0, L_00000182f5af8150;  alias, 1 drivers
v00000182f5b46780_0 .var/s "dout", 0 0;
v00000182f5b45d80_0 .net "ld", 0 0, L_00000182f5b6e2d0;  alias, 1 drivers
v00000182f5b45740_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b48290 .scope module, "IF_ID_irreg" "register" 3 64, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000182f5ac5bc0 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v00000182f5b465a0_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b45f60_0 .net/s "din", 31 0, L_00000182f5abf750;  alias, 1 drivers
v00000182f5b47040_0 .var/s "dout", 31 0;
v00000182f5b46140_0 .net "ld", 0 0, L_00000182f5b6e2d0;  alias, 1 drivers
v00000182f5b46000_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b48420 .scope module, "IF_ID_npcreg" "register" 3 63, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000182f5ac5d40 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v00000182f5b461e0_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b46280_0 .net/s "din", 31 0, L_00000182f5b6b350;  alias, 1 drivers
v00000182f5b45c40_0 .var/s "dout", 31 0;
v00000182f5b46c80_0 .net "ld", 0 0, L_00000182f5b6e2d0;  alias, 1 drivers
v00000182f5b472c0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b47610 .scope module, "MEM_WB_MemtoReg" "register" 3 147, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac5200 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5b456a0_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b457e0_0 .net/s "din", 0 0, v00000182f5af1ad0_0;  alias, 1 drivers
v00000182f5b45920_0 .var/s "dout", 0 0;
L_00000182f5b6f918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b45ce0_0 .net "ld", 0 0, L_00000182f5b6f918;  1 drivers
v00000182f5b470e0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b487b0 .scope module, "MEM_WB_Regwrite" "register" 3 146, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000182f5ac5580 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v00000182f5b47220_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b46460_0 .net/s "din", 0 0, v00000182f5af2110_0;  alias, 1 drivers
v00000182f5b47180_0 .var/s "dout", 0 0;
L_00000182f5b6f8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b47360_0 .net "ld", 0 0, L_00000182f5b6f8d0;  1 drivers
v00000182f5b463c0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b48f80 .scope module, "MEM_WB_destreg" "register" 3 143, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_00000182f5ac5a40 .param/l "N" 0 4 2, +C4<00000000000000000000000000000101>;
v00000182f5b4a950_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b4c430_0 .net/s "din", 4 0, v00000182f5af3290_0;  alias, 1 drivers
v00000182f5b4adb0_0 .var/s "dout", 4 0;
L_00000182f5b6f888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b4bdf0_0 .net "ld", 0 0, L_00000182f5b6f888;  1 drivers
v00000182f5b4aa90_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b49f20 .scope module, "MEM_WB_readData1" "register" 3 141, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000182f5ac5480 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v00000182f5b4bfd0_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b4b670_0 .net/s "din", 31 0, v00000182f5af2c50_0;  alias, 1 drivers
v00000182f5b4b710_0 .var/s "dout", 31 0;
L_00000182f5b6f7f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b4b030_0 .net "ld", 0 0, L_00000182f5b6f7f8;  1 drivers
v00000182f5b4c250_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b4a0b0 .scope module, "MEM_WB_readData2" "register" 3 142, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000182f5ac5680 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v00000182f5b4a770_0 .net "clk", 0 0, v00000182f5b6adb0_0;  alias, 1 drivers
v00000182f5b4ae50_0 .net/s "din", 31 0, L_00000182f5bccf90;  alias, 1 drivers
v00000182f5b4b2b0_0 .var/s "dout", 31 0;
L_00000182f5b6f840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b4a9f0_0 .net "ld", 0 0, L_00000182f5b6f840;  1 drivers
v00000182f5b4b990_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b4a3d0 .scope module, "addpc" "adder" 3 59, 5 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v00000182f5b4b170_0 .net "a", 31 0, v00000182f5b5cca0_0;  alias, 1 drivers
L_00000182f5b6e718 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000182f5b4ab30_0 .net "b", 31 0, L_00000182f5b6e718;  1 drivers
v00000182f5b4c1b0_0 .net "out", 31 0, L_00000182f5b6b350;  alias, 1 drivers
L_00000182f5b6b350 .arith/sum 32, v00000182f5b5cca0_0, L_00000182f5b6e718;
S_00000182f5b49c00 .scope module, "alu" "ALU" 3 118, 6 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "out";
L_00000182f5abfd00 .functor BUFZ 32, v00000182f5b4abd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000182f5b4abd0_0 .var/s "ALUout", 31 0;
L_00000182f5b6f498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000182f5b4ba30_0 .net/2u *"_ivl_2", 31 0, L_00000182f5b6f498;  1 drivers
L_00000182f5b6f4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b4ac70_0 .net "en", 0 0, L_00000182f5b6f4e0;  1 drivers
v00000182f5b4ad10_0 .net "mode", 3 0, v00000182f5acffe0_0;  alias, 1 drivers
v00000182f5b4b5d0_0 .net/s "operand1", 31 0, L_00000182f5bcd2b0;  alias, 1 drivers
v00000182f5b4aef0_0 .net/s "operand2", 31 0, L_00000182f5bcc4f0;  alias, 1 drivers
v00000182f5b4af90_0 .net/s "out", 31 0, L_00000182f5abfd00;  alias, 1 drivers
v00000182f5b4bb70_0 .net "zero", 0 0, L_00000182f5bcbeb0;  alias, 1 drivers
E_00000182f5ac5ec0 .event anyedge, v00000182f5b4ac70_0, v00000182f5acffe0_0, v00000182f5b4b5d0_0, v00000182f5b4aef0_0;
L_00000182f5bcbeb0 .cmp/eq 32, v00000182f5b4abd0_0, L_00000182f5b6f498;
S_00000182f5b49a70 .scope module, "alumux" "mux" 3 117, 7 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac5fc0 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b4b0d0_0 .net/s "a", 31 0, L_00000182f5bcc270;  alias, 1 drivers
v00000182f5b4b210_0 .net/s "b", 31 0, v00000182f5aab420_0;  alias, 1 drivers
v00000182f5b4bd50_0 .net/s "out", 31 0, L_00000182f5bcc4f0;  alias, 1 drivers
v00000182f5b4b530_0 .net "s", 0 0, v00000182f5ad06c0_0;  alias, 1 drivers
L_00000182f5bcc4f0 .functor MUXZ 32, L_00000182f5bcc270, v00000182f5aab420_0, v00000182f5ad06c0_0, C4<>;
S_00000182f5b498e0 .scope module, "comparisonblock" "condition" 3 78, 8 12 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
L_00000182f5af80e0 .functor NOT 1, L_00000182f5b6c750, C4<0>, C4<0>, C4<0>;
L_00000182f5af87e0 .functor NOT 1, L_00000182f5b6a810, C4<0>, C4<0>, C4<0>;
L_00000182f5af8310 .functor AND 1, L_00000182f5af80e0, L_00000182f5af87e0, C4<1>, C4<1>;
L_00000182f5af8a10 .functor AND 1, L_00000182f5af8310, L_00000182f5b6a6d0, C4<1>, C4<1>;
L_00000182f5af89a0 .functor NOT 1, L_00000182f5b6b850, C4<0>, C4<0>, C4<0>;
L_00000182f5af8850 .functor AND 1, L_00000182f5af89a0, L_00000182f5b6a8b0, C4<1>, C4<1>;
L_00000182f5af8a80 .functor AND 1, L_00000182f5af8850, L_00000182f5b6a950, C4<1>, C4<1>;
L_00000182f5af8700 .functor OR 1, L_00000182f5af8a10, L_00000182f5af8a80, C4<0>, C4<0>;
L_00000182f5af7eb0 .functor NOT 1, L_00000182f5b6bcb0, C4<0>, C4<0>, C4<0>;
L_00000182f5af7f20 .functor AND 1, L_00000182f5b6a9f0, L_00000182f5af7eb0, C4<1>, C4<1>;
L_00000182f5af8690 .functor AND 1, L_00000182f5af7f20, L_00000182f5b6c1b0, C4<1>, C4<1>;
L_00000182f5af8930 .functor OR 1, L_00000182f5af8700, L_00000182f5af8690, C4<0>, C4<0>;
L_00000182f5af85b0 .functor AND 1, L_00000182f5b6c890, L_00000182f5b6c930, C4<1>, C4<1>;
L_00000182f5af8770 .functor AND 1, L_00000182f5af85b0, L_00000182f5b6bf30, C4<1>, C4<1>;
L_00000182f5af8230 .functor OR 1, L_00000182f5af8930, L_00000182f5af8770, C4<0>, C4<0>;
v00000182f5b4bf30_0 .net *"_ivl_1", 0 0, L_00000182f5b6c750;  1 drivers
v00000182f5b4b350_0 .net *"_ivl_10", 0 0, L_00000182f5af8a10;  1 drivers
v00000182f5b4b3f0_0 .net *"_ivl_13", 0 0, L_00000182f5b6b850;  1 drivers
v00000182f5b4bcb0_0 .net *"_ivl_14", 0 0, L_00000182f5af89a0;  1 drivers
v00000182f5b4b850_0 .net *"_ivl_17", 0 0, L_00000182f5b6a8b0;  1 drivers
v00000182f5b4b490_0 .net *"_ivl_18", 0 0, L_00000182f5af8850;  1 drivers
v00000182f5b4c070_0 .net *"_ivl_2", 0 0, L_00000182f5af80e0;  1 drivers
v00000182f5b4c2f0_0 .net *"_ivl_20", 0 0, L_00000182f5af8a80;  1 drivers
v00000182f5b4c390_0 .net *"_ivl_22", 0 0, L_00000182f5af8700;  1 drivers
v00000182f5b4c4d0_0 .net *"_ivl_25", 0 0, L_00000182f5b6a9f0;  1 drivers
v00000182f5b4a630_0 .net *"_ivl_27", 0 0, L_00000182f5b6bcb0;  1 drivers
v00000182f5b4a6d0_0 .net *"_ivl_28", 0 0, L_00000182f5af7eb0;  1 drivers
v00000182f5b4a810_0 .net *"_ivl_30", 0 0, L_00000182f5af7f20;  1 drivers
v00000182f5b4a8b0_0 .net *"_ivl_32", 0 0, L_00000182f5af8690;  1 drivers
v00000182f5b4cf00_0 .net *"_ivl_34", 0 0, L_00000182f5af8930;  1 drivers
v00000182f5b4cc80_0 .net *"_ivl_37", 0 0, L_00000182f5b6c890;  1 drivers
v00000182f5b4d9a0_0 .net *"_ivl_39", 0 0, L_00000182f5b6c930;  1 drivers
v00000182f5b4dfe0_0 .net *"_ivl_40", 0 0, L_00000182f5af85b0;  1 drivers
v00000182f5b4c640_0 .net *"_ivl_42", 0 0, L_00000182f5af8770;  1 drivers
v00000182f5b4ce60_0 .net *"_ivl_5", 0 0, L_00000182f5b6a810;  1 drivers
v00000182f5b4e4e0_0 .net *"_ivl_6", 0 0, L_00000182f5af87e0;  1 drivers
v00000182f5b4c6e0_0 .net *"_ivl_8", 0 0, L_00000182f5af8310;  1 drivers
v00000182f5b4d7c0_0 .net "a", 31 0, v00000182f5b5e320_0;  alias, 1 drivers
v00000182f5b4cb40_0 .net "b", 31 0, v00000182f5b5d060_0;  alias, 1 drivers
v00000182f5b4d540_0 .net "eq", 0 0, L_00000182f5b6c1b0;  1 drivers
v00000182f5b4c780_0 .net "gt", 0 0, L_00000182f5b6a6d0;  1 drivers
v00000182f5b4d400_0 .net "lt", 0 0, L_00000182f5b6a950;  1 drivers
v00000182f5b4c820_0 .net "neq", 0 0, L_00000182f5b6bf30;  1 drivers
v00000182f5b4d5e0_0 .net "opcond", 1 0, L_00000182f5b6c9d0;  1 drivers
v00000182f5b4cfa0_0 .net "y", 0 0, L_00000182f5af8230;  alias, 1 drivers
L_00000182f5b6c750 .part L_00000182f5b6c9d0, 1, 1;
L_00000182f5b6a810 .part L_00000182f5b6c9d0, 0, 1;
L_00000182f5b6b850 .part L_00000182f5b6c9d0, 1, 1;
L_00000182f5b6a8b0 .part L_00000182f5b6c9d0, 0, 1;
L_00000182f5b6a9f0 .part L_00000182f5b6c9d0, 1, 1;
L_00000182f5b6bcb0 .part L_00000182f5b6c9d0, 0, 1;
L_00000182f5b6c890 .part L_00000182f5b6c9d0, 1, 1;
L_00000182f5b6c930 .part L_00000182f5b6c9d0, 0, 1;
S_00000182f5b48ad0 .scope module, "cmp" "COMPARE" 8 19, 8 1 0, S_00000182f5b498e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /OUTPUT 1 "neq";
    .port_info 4 /INPUT 32 "data1";
    .port_info 5 /INPUT 32 "data2";
v00000182f5b4b7b0_0 .net/s "data1", 31 0, v00000182f5b5e320_0;  alias, 1 drivers
v00000182f5b4c110_0 .net/s "data2", 31 0, v00000182f5b5d060_0;  alias, 1 drivers
v00000182f5b4b8f0_0 .net "eq", 0 0, L_00000182f5b6c1b0;  alias, 1 drivers
v00000182f5b4bad0_0 .net "gt", 0 0, L_00000182f5b6a6d0;  alias, 1 drivers
v00000182f5b4bc10_0 .net "lt", 0 0, L_00000182f5b6a950;  alias, 1 drivers
v00000182f5b4be90_0 .net "neq", 0 0, L_00000182f5b6bf30;  alias, 1 drivers
L_00000182f5b6a950 .cmp/gt.s 32, v00000182f5b5d060_0, v00000182f5b5e320_0;
L_00000182f5b6a6d0 .cmp/gt.s 32, v00000182f5b5e320_0, v00000182f5b5d060_0;
L_00000182f5b6c1b0 .cmp/eq 32, v00000182f5b5e320_0, v00000182f5b5d060_0;
L_00000182f5b6bf30 .cmp/ne 32, v00000182f5b5e320_0, v00000182f5b5d060_0;
S_00000182f5b49d90 .scope module, "controllerunit" "controller" 3 75, 9 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 1 "branch_condition";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 4 "alufunc";
    .port_info 6 /OUTPUT 1 "regdest";
    .port_info 7 /OUTPUT 1 "readdmem";
    .port_info 8 /OUTPUT 1 "writedmem";
    .port_info 9 /OUTPUT 1 "regwrite";
    .port_info 10 /OUTPUT 1 "memtoreg";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "pcsrc";
L_00000182f5af8af0 .functor AND 1, L_00000182f5b6b170, L_00000182f5af8230, C4<1>, C4<1>;
L_00000182f5af8620 .functor OR 1, L_00000182f5b6bc10, L_00000182f5af8af0, C4<0>, C4<0>;
v00000182f5b4dd60_0 .net *"_ivl_11", 11 0, v00000182f5b4de00_0;  1 drivers
v00000182f5b4c8c0_0 .net *"_ivl_12", 0 0, L_00000182f5af8af0;  1 drivers
v00000182f5b4d4a0_0 .net "alufunc", 3 0, L_00000182f5b6b990;  alias, 1 drivers
v00000182f5b4e080_0 .net "alusrc", 0 0, L_00000182f5b6b530;  alias, 1 drivers
v00000182f5b4e440_0 .net "branch", 0 0, L_00000182f5b6b170;  1 drivers
v00000182f5b4d680_0 .net "branch_condition", 0 0, L_00000182f5af8230;  alias, 1 drivers
v00000182f5b4da40_0 .net "clk", 0 0, v00000182f5b6c2f0_0;  alias, 1 drivers
v00000182f5b4de00_0 .var "control_signals", 11 0;
v00000182f5b4d720_0 .net "instr", 31 0, v00000182f5b47040_0;  alias, 1 drivers
v00000182f5b4d860_0 .net "jump", 0 0, L_00000182f5b6bc10;  alias, 1 drivers
v00000182f5b4dc20_0 .net "memtoreg", 0 0, L_00000182f5b6c7f0;  alias, 1 drivers
v00000182f5b4d900_0 .net "pcsrc", 0 0, L_00000182f5af8620;  alias, 1 drivers
v00000182f5b4cbe0_0 .net "readdmem", 0 0, L_00000182f5b6b030;  alias, 1 drivers
v00000182f5b4d180_0 .net "regdest", 0 0, L_00000182f5b6ac70;  alias, 1 drivers
v00000182f5b4c960_0 .net "regwrite", 0 0, L_00000182f5b6b0d0;  alias, 1 drivers
v00000182f5b4dae0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
v00000182f5b4db80_0 .net "writedmem", 0 0, L_00000182f5b6c110;  alias, 1 drivers
E_00000182f5ac6140/0 .event negedge, v00000182f5af3510_0;
E_00000182f5ac6140/1 .event posedge, v00000182f5b4da40_0;
E_00000182f5ac6140 .event/or E_00000182f5ac6140/0, E_00000182f5ac6140/1;
L_00000182f5b6b530 .part v00000182f5b4de00_0, 11, 1;
L_00000182f5b6b990 .part v00000182f5b4de00_0, 7, 4;
L_00000182f5b6ac70 .part v00000182f5b4de00_0, 6, 1;
L_00000182f5b6b030 .part v00000182f5b4de00_0, 5, 1;
L_00000182f5b6c110 .part v00000182f5b4de00_0, 4, 1;
L_00000182f5b6b0d0 .part v00000182f5b4de00_0, 3, 1;
L_00000182f5b6c7f0 .part v00000182f5b4de00_0, 2, 1;
L_00000182f5b6bc10 .part v00000182f5b4de00_0, 1, 1;
L_00000182f5b6b170 .part v00000182f5b4de00_0, 0, 1;
S_00000182f5b48c60 .scope module, "destmux" "mux" 3 119, 7 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000182f5ac57c0 .param/l "N" 0 7 2, +C4<00000000000000000000000000000101>;
v00000182f5b4ca00_0 .net/s "a", 4 0, v00000182f5b47400_0;  alias, 1 drivers
v00000182f5b4caa0_0 .net/s "b", 4 0, v00000182f5b46960_0;  alias, 1 drivers
v00000182f5b4cd20_0 .net/s "out", 4 0, L_00000182f5bcba50;  alias, 1 drivers
v00000182f5b4dcc0_0 .net "s", 0 0, v00000182f5ae5c30_0;  alias, 1 drivers
L_00000182f5bcba50 .functor MUXZ 5, v00000182f5b47400_0, v00000182f5b46960_0, v00000182f5ae5c30_0, C4<>;
S_00000182f5b49110 .scope module, "dmem" "data_mem" 3 138, 10 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v00000182f5b4d220_0 .net *"_ivl_0", 31 0, L_00000182f5bcb910;  1 drivers
v00000182f5b4cdc0_0 .net *"_ivl_3", 9 0, L_00000182f5bcbff0;  1 drivers
v00000182f5b4dea0_0 .net *"_ivl_4", 11 0, L_00000182f5bcc6d0;  1 drivers
L_00000182f5b6f768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000182f5b4d040_0 .net *"_ivl_7", 1 0, L_00000182f5b6f768;  1 drivers
L_00000182f5b6f7b0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000182f5b4d0e0_0 .net *"_ivl_8", 31 0, L_00000182f5b6f7b0;  1 drivers
v00000182f5b4d2c0_0 .net "addr", 31 0, v00000182f5af2c50_0;  alias, 1 drivers
v00000182f5b4d360_0 .net "clk", 0 0, v00000182f5b6c2f0_0;  alias, 1 drivers
v00000182f5b4df40_0 .net "din", 31 0, L_00000182f5bcafb0;  alias, 1 drivers
v00000182f5b4e300 .array/s "dmem", 1023 0, 31 0;
v00000182f5b4e120_0 .net "dout", 31 0, L_00000182f5bccf90;  alias, 1 drivers
v00000182f5b4e1c0_0 .var/i "k", 31 0;
v00000182f5b4e260_0 .net "read", 0 0, v00000182f5af1990_0;  alias, 1 drivers
v00000182f5b4e3a0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
v00000182f5b50d20_0 .net "write", 0 0, v00000182f5af2070_0;  alias, 1 drivers
E_00000182f5ac5340 .event posedge, v00000182f5b4da40_0;
L_00000182f5bcb910 .array/port v00000182f5b4e300, L_00000182f5bcc6d0;
L_00000182f5bcbff0 .part v00000182f5af2c50_0, 0, 10;
L_00000182f5bcc6d0 .concat [ 10 2 0 0], L_00000182f5bcbff0, L_00000182f5b6f768;
L_00000182f5bccf90 .functor MUXZ 32, L_00000182f5b6f7b0, L_00000182f5bcb910, v00000182f5af1990_0, C4<>;
S_00000182f5b4a240 .scope module, "ext" "signext" 3 70, 11 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000182f5b4f560_0 .net *"_ivl_1", 0 0, L_00000182f5b6c430;  1 drivers
v00000182f5b4e840_0 .net *"_ivl_2", 15 0, L_00000182f5b6ad10;  1 drivers
v00000182f5b4eac0_0 .net "a", 15 0, L_00000182f5b6cc50;  1 drivers
v00000182f5b4f880_0 .net "y", 31 0, L_00000182f5b6abd0;  alias, 1 drivers
L_00000182f5b6c430 .part L_00000182f5b6cc50, 15, 1;
LS_00000182f5b6ad10_0_0 .concat [ 1 1 1 1], L_00000182f5b6c430, L_00000182f5b6c430, L_00000182f5b6c430, L_00000182f5b6c430;
LS_00000182f5b6ad10_0_4 .concat [ 1 1 1 1], L_00000182f5b6c430, L_00000182f5b6c430, L_00000182f5b6c430, L_00000182f5b6c430;
LS_00000182f5b6ad10_0_8 .concat [ 1 1 1 1], L_00000182f5b6c430, L_00000182f5b6c430, L_00000182f5b6c430, L_00000182f5b6c430;
LS_00000182f5b6ad10_0_12 .concat [ 1 1 1 1], L_00000182f5b6c430, L_00000182f5b6c430, L_00000182f5b6c430, L_00000182f5b6c430;
L_00000182f5b6ad10 .concat [ 4 4 4 4], LS_00000182f5b6ad10_0_0, LS_00000182f5b6ad10_0_4, LS_00000182f5b6ad10_0_8, LS_00000182f5b6ad10_0_12;
L_00000182f5b6abd0 .concat [ 16 16 0 0], L_00000182f5b6cc50, L_00000182f5b6ad10;
S_00000182f5b48620 .scope module, "flushunit" "flush_control" 3 86, 12 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alusrc";
    .port_info 1 /INPUT 4 "alufunc";
    .port_info 2 /INPUT 1 "regdest";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "readdmem";
    .port_info 5 /INPUT 1 "writedmem";
    .port_info 6 /INPUT 1 "pcsrc";
    .port_info 7 /INPUT 1 "regwrite";
    .port_info 8 /INPUT 1 "memtoreg";
    .port_info 9 /INPUT 1 "flush";
    .port_info 10 /OUTPUT 1 "id_alusrc";
    .port_info 11 /OUTPUT 4 "id_alufunc";
    .port_info 12 /OUTPUT 1 "id_regdest";
    .port_info 13 /OUTPUT 1 "id_branch";
    .port_info 14 /OUTPUT 1 "id_readdmem";
    .port_info 15 /OUTPUT 1 "id_writedmem";
    .port_info 16 /OUTPUT 1 "id_pcsrc";
    .port_info 17 /OUTPUT 1 "id_regwrite";
    .port_info 18 /OUTPUT 1 "id_memtoreg";
L_00000182f5b6e9a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5af7f90 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6e9a0, C4<0>, C4<0>;
L_00000182f5b6ea30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5af8070 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6ea30, C4<0>, C4<0>;
L_00000182f5b6eac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5af82a0 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6eac0, C4<0>, C4<0>;
L_00000182f5b6eb50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5af8380 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6eb50, C4<0>, C4<0>;
L_00000182f5b6ebe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5af8460 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6ebe0, C4<0>, C4<0>;
L_00000182f5b6ec70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5af83f0 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6ec70, C4<0>, C4<0>;
L_00000182f5b6ed00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5af84d0 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6ed00, C4<0>, C4<0>;
L_00000182f5b6ed90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5ad5c20 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6ed90, C4<0>, C4<0>;
L_00000182f5b6ee20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5ad5600 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6ee20, C4<0>, C4<0>;
L_00000182f5b6eeb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5ad5980 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6eeb0, C4<0>, C4<0>;
L_00000182f5b6ef40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5ad5a60 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6ef40, C4<0>, C4<0>;
L_00000182f5b6efd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5ad5d70 .functor XNOR 1, L_00000182f5af88c0, L_00000182f5b6efd0, C4<0>, C4<0>;
v00000182f5b4e660_0 .net/2u *"_ivl_0", 0 0, L_00000182f5b6e9a0;  1 drivers
v00000182f5b50280_0 .net/2u *"_ivl_10", 0 0, L_00000182f5b6ea30;  1 drivers
L_00000182f5b6ef88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b4eca0_0 .net/2u *"_ivl_101", 0 0, L_00000182f5b6ef88;  1 drivers
v00000182f5b4eb60_0 .net/2u *"_ivl_105", 0 0, L_00000182f5b6efd0;  1 drivers
v00000182f5b4ea20_0 .net *"_ivl_107", 0 0, L_00000182f5ad5d70;  1 drivers
L_00000182f5b6f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b4f2e0_0 .net/2u *"_ivl_109", 0 0, L_00000182f5b6f018;  1 drivers
v00000182f5b4ed40_0 .net *"_ivl_12", 0 0, L_00000182f5af8070;  1 drivers
L_00000182f5b6ea78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b4fb00_0 .net/2u *"_ivl_14", 0 0, L_00000182f5b6ea78;  1 drivers
v00000182f5b4fba0_0 .net *"_ivl_17", 0 0, L_00000182f5b6dd30;  1 drivers
v00000182f5b50960_0 .net *"_ivl_18", 0 0, L_00000182f5b6e370;  1 drivers
v00000182f5b4f4c0_0 .net *"_ivl_2", 0 0, L_00000182f5af7f90;  1 drivers
v00000182f5b4fc40_0 .net/2u *"_ivl_22", 0 0, L_00000182f5b6eac0;  1 drivers
v00000182f5b50dc0_0 .net *"_ivl_24", 0 0, L_00000182f5af82a0;  1 drivers
L_00000182f5b6eb08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b4f6a0_0 .net/2u *"_ivl_26", 0 0, L_00000182f5b6eb08;  1 drivers
v00000182f5b503c0_0 .net *"_ivl_29", 0 0, L_00000182f5b6d830;  1 drivers
v00000182f5b4fec0_0 .net *"_ivl_30", 0 0, L_00000182f5b6de70;  1 drivers
v00000182f5b50640_0 .net/2u *"_ivl_34", 0 0, L_00000182f5b6eb50;  1 drivers
v00000182f5b50320_0 .net *"_ivl_36", 0 0, L_00000182f5af8380;  1 drivers
L_00000182f5b6eb98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b4fce0_0 .net/2u *"_ivl_38", 0 0, L_00000182f5b6eb98;  1 drivers
L_00000182f5b6e9e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b4e700_0 .net/2u *"_ivl_4", 0 0, L_00000182f5b6e9e8;  1 drivers
v00000182f5b50140_0 .net *"_ivl_41", 0 0, L_00000182f5b6d290;  1 drivers
v00000182f5b4f7e0_0 .net *"_ivl_42", 0 0, L_00000182f5b6d330;  1 drivers
v00000182f5b501e0_0 .net/2u *"_ivl_47", 0 0, L_00000182f5b6ebe0;  1 drivers
v00000182f5b4ee80_0 .net *"_ivl_49", 0 0, L_00000182f5af8460;  1 drivers
L_00000182f5b6ec28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b50820_0 .net/2u *"_ivl_51", 0 0, L_00000182f5b6ec28;  1 drivers
v00000182f5b4f060_0 .net *"_ivl_54", 0 0, L_00000182f5b6d6f0;  1 drivers
v00000182f5b4f920_0 .net *"_ivl_55", 0 0, L_00000182f5b6d150;  1 drivers
v00000182f5b50c80_0 .net/2u *"_ivl_57", 0 0, L_00000182f5b6ec70;  1 drivers
v00000182f5b4fe20_0 .net *"_ivl_59", 0 0, L_00000182f5af83f0;  1 drivers
L_00000182f5b6ecb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b4f420_0 .net/2u *"_ivl_61", 0 0, L_00000182f5b6ecb8;  1 drivers
v00000182f5b50aa0_0 .net/2u *"_ivl_65", 0 0, L_00000182f5b6ed00;  1 drivers
v00000182f5b4ff60_0 .net *"_ivl_67", 0 0, L_00000182f5af84d0;  1 drivers
L_00000182f5b6ed48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b4fd80_0 .net/2u *"_ivl_69", 0 0, L_00000182f5b6ed48;  1 drivers
v00000182f5b50a00_0 .net/2u *"_ivl_73", 0 0, L_00000182f5b6ed90;  1 drivers
v00000182f5b4f380_0 .net *"_ivl_75", 0 0, L_00000182f5ad5c20;  1 drivers
L_00000182f5b6edd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b50000_0 .net/2u *"_ivl_77", 0 0, L_00000182f5b6edd8;  1 drivers
v00000182f5b4ec00_0 .net/2u *"_ivl_81", 0 0, L_00000182f5b6ee20;  1 drivers
v00000182f5b50b40_0 .net *"_ivl_83", 0 0, L_00000182f5ad5600;  1 drivers
L_00000182f5b6ee68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b4ede0_0 .net/2u *"_ivl_85", 0 0, L_00000182f5b6ee68;  1 drivers
v00000182f5b50460_0 .net/2u *"_ivl_89", 0 0, L_00000182f5b6eeb0;  1 drivers
v00000182f5b4f600_0 .net *"_ivl_91", 0 0, L_00000182f5ad5980;  1 drivers
L_00000182f5b6eef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182f5b50500_0 .net/2u *"_ivl_93", 0 0, L_00000182f5b6eef8;  1 drivers
v00000182f5b4ef20_0 .net/2u *"_ivl_97", 0 0, L_00000182f5b6ef40;  1 drivers
v00000182f5b505a0_0 .net *"_ivl_99", 0 0, L_00000182f5ad5a60;  1 drivers
v00000182f5b506e0_0 .net "alufunc", 3 0, L_00000182f5b6b990;  alias, 1 drivers
v00000182f5b508c0_0 .net "alusrc", 0 0, L_00000182f5b6b530;  alias, 1 drivers
v00000182f5b4efc0_0 .net "branch", 0 0, o00000182f5afdbb8;  alias, 0 drivers
v00000182f5b500a0_0 .net "flush", 0 0, L_00000182f5af88c0;  alias, 1 drivers
v00000182f5b50780_0 .net "id_alufunc", 3 0, L_00000182f5b6d8d0;  alias, 1 drivers
v00000182f5b4f240_0 .net "id_alusrc", 0 0, L_00000182f5b6d650;  alias, 1 drivers
v00000182f5b4f100_0 .net "id_branch", 0 0, L_00000182f5b6d970;  alias, 1 drivers
v00000182f5b4f1a0_0 .net "id_memtoreg", 0 0, L_00000182f5b6da10;  alias, 1 drivers
v00000182f5b4f9c0_0 .net "id_pcsrc", 0 0, L_00000182f5b6d790;  alias, 1 drivers
v00000182f5b4fa60_0 .net "id_readdmem", 0 0, L_00000182f5b6d3d0;  alias, 1 drivers
v00000182f5b50be0_0 .net "id_regdest", 0 0, L_00000182f5b6e410;  alias, 1 drivers
v00000182f5b4e7a0_0 .net "id_regwrite", 0 0, L_00000182f5b6dc90;  alias, 1 drivers
v00000182f5b4e8e0_0 .net "id_writedmem", 0 0, L_00000182f5b6e4b0;  alias, 1 drivers
v00000182f5b4e980_0 .net "memtoreg", 0 0, L_00000182f5b6c7f0;  alias, 1 drivers
v00000182f5b51ae0_0 .net "pcsrc", 0 0, L_00000182f5af8620;  alias, 1 drivers
v00000182f5b51040_0 .net "readdmem", 0 0, L_00000182f5b6b030;  alias, 1 drivers
v00000182f5b51360_0 .net "regdest", 0 0, L_00000182f5b6ac70;  alias, 1 drivers
v00000182f5b50e60_0 .net "regwrite", 0 0, L_00000182f5b6b0d0;  alias, 1 drivers
v00000182f5b52120_0 .net "writedmem", 0 0, L_00000182f5b6c110;  alias, 1 drivers
L_00000182f5b6d650 .functor MUXZ 1, L_00000182f5b6b530, L_00000182f5b6e9e8, L_00000182f5af7f90, C4<>;
L_00000182f5b6dd30 .part L_00000182f5b6b990, 0, 1;
L_00000182f5b6e370 .functor MUXZ 1, L_00000182f5b6dd30, L_00000182f5b6ea78, L_00000182f5af8070, C4<>;
L_00000182f5b6d830 .part L_00000182f5b6b990, 1, 1;
L_00000182f5b6de70 .functor MUXZ 1, L_00000182f5b6d830, L_00000182f5b6eb08, L_00000182f5af82a0, C4<>;
L_00000182f5b6d290 .part L_00000182f5b6b990, 2, 1;
L_00000182f5b6d330 .functor MUXZ 1, L_00000182f5b6d290, L_00000182f5b6eb98, L_00000182f5af8380, C4<>;
L_00000182f5b6d8d0 .concat8 [ 1 1 1 1], L_00000182f5b6e370, L_00000182f5b6de70, L_00000182f5b6d330, L_00000182f5b6d150;
L_00000182f5b6d6f0 .part L_00000182f5b6b990, 3, 1;
L_00000182f5b6d150 .functor MUXZ 1, L_00000182f5b6d6f0, L_00000182f5b6ec28, L_00000182f5af8460, C4<>;
L_00000182f5b6e410 .functor MUXZ 1, L_00000182f5b6ac70, L_00000182f5b6ecb8, L_00000182f5af83f0, C4<>;
L_00000182f5b6d970 .functor MUXZ 1, o00000182f5afdbb8, L_00000182f5b6ed48, L_00000182f5af84d0, C4<>;
L_00000182f5b6d3d0 .functor MUXZ 1, L_00000182f5b6b030, L_00000182f5b6edd8, L_00000182f5ad5c20, C4<>;
L_00000182f5b6e4b0 .functor MUXZ 1, L_00000182f5b6c110, L_00000182f5b6ee68, L_00000182f5ad5600, C4<>;
L_00000182f5b6d790 .functor MUXZ 1, L_00000182f5af8620, L_00000182f5b6eef8, L_00000182f5ad5980, C4<>;
L_00000182f5b6dc90 .functor MUXZ 1, L_00000182f5b6b0d0, L_00000182f5b6ef88, L_00000182f5ad5a60, C4<>;
L_00000182f5b6da10 .functor MUXZ 1, L_00000182f5b6c7f0, L_00000182f5b6f018, L_00000182f5ad5d70, C4<>;
S_00000182f5b48df0 .scope module, "forward" "forwarding_unit" 3 112, 13 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs";
    .port_info 1 /INPUT 5 "id_ex_rt";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 5 "mem_wb_rd";
    .port_info 4 /INPUT 1 "ex_mem_regwrite";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
L_00000182f5b6f408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5ad5670 .functor XNOR 1, v00000182f5af2110_0, L_00000182f5b6f408, C4<0>, C4<0>;
L_00000182f5ad5de0 .functor AND 1, L_00000182f5ad5670, L_00000182f5b6ddd0, C4<1>, C4<1>;
L_00000182f5b6f450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000182f5ad5e50 .functor XNOR 1, v00000182f5b47180_0, L_00000182f5b6f450, C4<0>, C4<0>;
L_00000182f5ad5fa0 .functor AND 1, L_00000182f5ad5e50, L_00000182f5b6ced0, C4<1>, C4<1>;
L_00000182f5ad6010 .functor BUFZ 1, L_00000182f5ad5de0, C4<0>, C4<0>, C4<0>;
L_00000182f5ad54b0 .functor NOT 1, L_00000182f5ad5de0, C4<0>, C4<0>, C4<0>;
L_00000182f5ad6080 .functor AND 1, L_00000182f5ad54b0, L_00000182f5ad5fa0, C4<1>, C4<1>;
L_00000182f5ad6160 .functor AND 1, L_00000182f5ad5670, L_00000182f5b6e0f0, C4<1>, C4<1>;
L_00000182f5ad5750 .functor AND 1, L_00000182f5ad5e50, L_00000182f5b6dfb0, C4<1>, C4<1>;
L_00000182f5ad61d0 .functor BUFZ 1, L_00000182f5ad6160, C4<0>, C4<0>, C4<0>;
L_00000182f5ad53d0 .functor NOT 1, L_00000182f5ad6160, C4<0>, C4<0>, C4<0>;
L_00000182f5ad52f0 .functor AND 1, L_00000182f5ad53d0, L_00000182f5ad5750, C4<1>, C4<1>;
v00000182f5b4f740_0 .net/2u *"_ivl_0", 0 0, L_00000182f5b6f408;  1 drivers
v00000182f5b512c0_0 .net *"_ivl_19", 0 0, L_00000182f5ad6010;  1 drivers
v00000182f5b51a40_0 .net *"_ivl_23", 0 0, L_00000182f5ad54b0;  1 drivers
v00000182f5b50f00_0 .net *"_ivl_25", 0 0, L_00000182f5ad6080;  1 drivers
v00000182f5b51fe0_0 .net *"_ivl_38", 0 0, L_00000182f5ad61d0;  1 drivers
v00000182f5b521c0_0 .net *"_ivl_42", 0 0, L_00000182f5ad53d0;  1 drivers
v00000182f5b514a0_0 .net *"_ivl_44", 0 0, L_00000182f5ad52f0;  1 drivers
v00000182f5b515e0_0 .net/2u *"_ivl_8", 0 0, L_00000182f5b6f450;  1 drivers
v00000182f5b51540_0 .net "a1", 0 0, L_00000182f5ad5670;  1 drivers
v00000182f5b51e00_0 .net "a2", 0 0, L_00000182f5ad5e50;  1 drivers
v00000182f5b51680_0 .net "b1", 0 0, L_00000182f5b6ddd0;  1 drivers
v00000182f5b52260_0 .net "b2", 0 0, L_00000182f5b6ced0;  1 drivers
v00000182f5b519a0_0 .net "b3", 0 0, L_00000182f5b6e0f0;  1 drivers
v00000182f5b51720_0 .net "b4", 0 0, L_00000182f5b6dfb0;  1 drivers
v00000182f5b517c0_0 .net "ex_mem_rd", 4 0, v00000182f5af3290_0;  alias, 1 drivers
v00000182f5b50fa0_0 .net "ex_mem_regwrite", 0 0, v00000182f5af2110_0;  alias, 1 drivers
v00000182f5b52080_0 .net "forwardA", 1 0, L_00000182f5b6df10;  alias, 1 drivers
v00000182f5b51cc0_0 .net "forwardB", 1 0, L_00000182f5b6e190;  alias, 1 drivers
v00000182f5b51860_0 .net "id_ex_rs", 4 0, v00000182f5b460a0_0;  alias, 1 drivers
v00000182f5b51b80_0 .net "id_ex_rt", 4 0, v00000182f5b47400_0;  alias, 1 drivers
v00000182f5b510e0_0 .net "mem_wb_rd", 4 0, v00000182f5b4adb0_0;  alias, 1 drivers
v00000182f5b52300_0 .net "mem_wb_regwrite", 0 0, v00000182f5b47180_0;  alias, 1 drivers
v00000182f5b51900_0 .net "x", 0 0, L_00000182f5ad5de0;  1 drivers
v00000182f5b51180_0 .net "x1", 0 0, L_00000182f5ad6160;  1 drivers
v00000182f5b51c20_0 .net "y", 0 0, L_00000182f5ad5fa0;  1 drivers
v00000182f5b51d60_0 .net "y1", 0 0, L_00000182f5ad5750;  1 drivers
L_00000182f5b6ddd0 .cmp/eq 5, v00000182f5af3290_0, v00000182f5b460a0_0;
L_00000182f5b6ced0 .cmp/eq 5, v00000182f5b4adb0_0, v00000182f5b460a0_0;
L_00000182f5b6df10 .concat8 [ 1 1 0 0], L_00000182f5ad6080, L_00000182f5ad6010;
L_00000182f5b6e0f0 .cmp/eq 5, v00000182f5af3290_0, v00000182f5b47400_0;
L_00000182f5b6dfb0 .cmp/eq 5, v00000182f5b4adb0_0, v00000182f5b47400_0;
L_00000182f5b6e190 .concat8 [ 1 1 0 0], L_00000182f5ad52f0, L_00000182f5ad61d0;
S_00000182f5b48940 .scope module, "imem" "instr_mem" 3 58, 14 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
L_00000182f5abf750 .functor BUFT 32, L_00000182f5b6ba30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000182f5b523a0_0 .net "I", 31 0, L_00000182f5abf750;  alias, 1 drivers
v00000182f5b52440_0 .net *"_ivl_0", 31 0, L_00000182f5b6ba30;  1 drivers
v00000182f5b51220_0 .net *"_ivl_2", 7 0, L_00000182f5b6a770;  1 drivers
L_00000182f5b6e688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000182f5b51ea0_0 .net *"_ivl_5", 1 0, L_00000182f5b6e688;  1 drivers
v00000182f5b51f40_0 .net "addr", 5 0, L_00000182f5b6af90;  1 drivers
v00000182f5b524e0 .array "imem", 63 0, 31 0;
L_00000182f5b6e6d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182f5b5ca20_0 .net "read", 0 0, L_00000182f5b6e6d0;  1 drivers
L_00000182f5b6ba30 .array/port v00000182f5b524e0, L_00000182f5b6a770;
L_00000182f5b6a770 .concat [ 6 2 0 0], L_00000182f5b6af90, L_00000182f5b6e688;
S_00000182f5b492a0 .scope module, "loadstore" "load_store_bypassing_unit" 3 136, 15 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_wb_memtoreg";
    .port_info 1 /INPUT 1 "ex_mem_writedmem";
    .port_info 2 /INPUT 5 "ex_mem_destadd";
    .port_info 3 /INPUT 5 "mem_wb_destadd";
    .port_info 4 /OUTPUT 1 "forwarddatamem";
L_00000182f5abf440 .functor AND 1, v00000182f5b45920_0, v00000182f5af2070_0, C4<1>, C4<1>;
L_00000182f5abf520 .functor AND 1, L_00000182f5bccc70, L_00000182f5abf440, C4<1>, C4<1>;
v00000182f5b5af40_0 .net "ex_mem_destadd", 4 0, v00000182f5af3290_0;  alias, 1 drivers
v00000182f5b5a720_0 .net "ex_mem_writedmem", 0 0, v00000182f5af2070_0;  alias, 1 drivers
v00000182f5b5b080_0 .net "forwarddatamem", 0 0, L_00000182f5abf520;  alias, 1 drivers
v00000182f5b5b620_0 .net "mem_wb_destadd", 4 0, v00000182f5b4adb0_0;  alias, 1 drivers
v00000182f5b5a7c0_0 .net "mem_wb_memtoreg", 0 0, v00000182f5b45920_0;  alias, 1 drivers
v00000182f5b5c840_0 .net "x", 0 0, L_00000182f5bccc70;  1 drivers
v00000182f5b5b4e0_0 .net "y", 0 0, L_00000182f5abf440;  1 drivers
L_00000182f5bccc70 .cmp/eq 5, v00000182f5af3290_0, v00000182f5b4adb0_0;
S_00000182f5b49430 .scope module, "loadstoreselect" "mux" 3 137, 7 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac6000 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b5bf80_0 .net/s "a", 31 0, v00000182f5af2570_0;  alias, 1 drivers
v00000182f5b5acc0_0 .net/s "b", 31 0, v00000182f5b4b2b0_0;  alias, 1 drivers
v00000182f5b5cd40_0 .net/s "out", 31 0, L_00000182f5bcafb0;  alias, 1 drivers
v00000182f5b5b120_0 .net "s", 0 0, L_00000182f5abf520;  alias, 1 drivers
L_00000182f5bcafb0 .functor MUXZ 32, v00000182f5af2570_0, v00000182f5b4b2b0_0, L_00000182f5abf520, C4<>;
S_00000182f5b495c0 .scope module, "mux3A" "mux3" 3 115, 16 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
v00000182f5b5b1c0_0 .net "a", 31 0, v00000182f5b468c0_0;  alias, 1 drivers
v00000182f5b5c660_0 .net "b", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
v00000182f5b5aea0_0 .net "c", 31 0, v00000182f5af2c50_0;  alias, 1 drivers
v00000182f5b5ad60_0 .net "out", 31 0, L_00000182f5bcd2b0;  alias, 1 drivers
v00000182f5b5c7a0_0 .net "sel", 1 0, L_00000182f5b6df10;  alias, 1 drivers
v00000182f5b5afe0_0 .net "x", 31 0, L_00000182f5b6cf70;  1 drivers
v00000182f5b5a680_0 .net "y", 31 0, L_00000182f5b6d0b0;  1 drivers
L_00000182f5b6d010 .part L_00000182f5b6df10, 0, 1;
L_00000182f5b6d1f0 .part L_00000182f5b6df10, 0, 1;
L_00000182f5bcbaf0 .part L_00000182f5b6df10, 1, 1;
S_00000182f5b49750 .scope module, "ab" "mux" 16 9, 7 1 0, S_00000182f5b495c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac6040 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b5c200_0 .net/s "a", 31 0, v00000182f5b468c0_0;  alias, 1 drivers
v00000182f5b5bbc0_0 .net/s "b", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
v00000182f5b5bc60_0 .net/s "out", 31 0, L_00000182f5b6cf70;  alias, 1 drivers
v00000182f5b5cde0_0 .net "s", 0 0, L_00000182f5b6d010;  1 drivers
L_00000182f5b6cf70 .functor MUXZ 32, v00000182f5b468c0_0, L_00000182f5bcb5f0, L_00000182f5b6d010, C4<>;
S_00000182f5b60110 .scope module, "abc" "mux" 16 11, 7 1 0, S_00000182f5b495c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac5800 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b5c5c0_0 .net/s "a", 31 0, L_00000182f5b6cf70;  alias, 1 drivers
v00000182f5b5aae0_0 .net/s "b", 31 0, L_00000182f5b6d0b0;  alias, 1 drivers
v00000182f5b5c020_0 .net/s "out", 31 0, L_00000182f5bcd2b0;  alias, 1 drivers
v00000182f5b5c3e0_0 .net "s", 0 0, L_00000182f5bcbaf0;  1 drivers
L_00000182f5bcd2b0 .functor MUXZ 32, L_00000182f5b6cf70, L_00000182f5b6d0b0, L_00000182f5bcbaf0, C4<>;
S_00000182f5b5ee50 .scope module, "bc" "mux" 16 10, 7 1 0, S_00000182f5b495c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac5380 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b5c2a0_0 .net/s "a", 31 0, v00000182f5af2c50_0;  alias, 1 drivers
v00000182f5b5c0c0_0 .net/s "b", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
v00000182f5b5b580_0 .net/s "out", 31 0, L_00000182f5b6d0b0;  alias, 1 drivers
v00000182f5b5b800_0 .net "s", 0 0, L_00000182f5b6d1f0;  1 drivers
L_00000182f5b6d0b0 .functor MUXZ 32, v00000182f5af2c50_0, L_00000182f5bcb5f0, L_00000182f5b6d1f0, C4<>;
S_00000182f5b5fad0 .scope module, "mux3B" "mux3" 3 116, 16 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
v00000182f5b5a860_0 .net "a", 31 0, v00000182f5b46aa0_0;  alias, 1 drivers
v00000182f5b5bda0_0 .net "b", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
v00000182f5b5cb60_0 .net "c", 31 0, v00000182f5af2c50_0;  alias, 1 drivers
v00000182f5b5bd00_0 .net "out", 31 0, L_00000182f5bcc270;  alias, 1 drivers
v00000182f5b5a9a0_0 .net "sel", 1 0, L_00000182f5b6e190;  alias, 1 drivers
v00000182f5b5b260_0 .net "x", 31 0, L_00000182f5bcb730;  1 drivers
v00000182f5b5c160_0 .net "y", 31 0, L_00000182f5bcb550;  1 drivers
L_00000182f5bcd030 .part L_00000182f5b6e190, 0, 1;
L_00000182f5bcb7d0 .part L_00000182f5b6e190, 0, 1;
L_00000182f5bcc9f0 .part L_00000182f5b6e190, 1, 1;
S_00000182f5b5efe0 .scope module, "ab" "mux" 16 9, 7 1 0, S_00000182f5b5fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac5500 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b5be40_0 .net/s "a", 31 0, v00000182f5b46aa0_0;  alias, 1 drivers
v00000182f5b5b8a0_0 .net/s "b", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
v00000182f5b5bee0_0 .net/s "out", 31 0, L_00000182f5bcb730;  alias, 1 drivers
v00000182f5b5c8e0_0 .net "s", 0 0, L_00000182f5bcd030;  1 drivers
L_00000182f5bcb730 .functor MUXZ 32, v00000182f5b46aa0_0, L_00000182f5bcb5f0, L_00000182f5bcd030, C4<>;
S_00000182f5b5fdf0 .scope module, "abc" "mux" 16 11, 7 1 0, S_00000182f5b5fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac5840 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b5bb20_0 .net/s "a", 31 0, L_00000182f5bcb730;  alias, 1 drivers
v00000182f5b5ab80_0 .net/s "b", 31 0, L_00000182f5bcb550;  alias, 1 drivers
v00000182f5b5c340_0 .net/s "out", 31 0, L_00000182f5bcc270;  alias, 1 drivers
v00000182f5b5c700_0 .net "s", 0 0, L_00000182f5bcc9f0;  1 drivers
L_00000182f5bcc270 .functor MUXZ 32, L_00000182f5bcb730, L_00000182f5bcb550, L_00000182f5bcc9f0, C4<>;
S_00000182f5b5fc60 .scope module, "bc" "mux" 16 10, 7 1 0, S_00000182f5b5fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac5d80 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b5a900_0 .net/s "a", 31 0, v00000182f5af2c50_0;  alias, 1 drivers
v00000182f5b5c980_0 .net/s "b", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
v00000182f5b5b3a0_0 .net/s "out", 31 0, L_00000182f5bcb550;  alias, 1 drivers
v00000182f5b5cac0_0 .net "s", 0 0, L_00000182f5bcb7d0;  1 drivers
L_00000182f5bcb550 .functor MUXZ 32, v00000182f5af2c50_0, L_00000182f5bcb5f0, L_00000182f5bcb7d0, C4<>;
S_00000182f5b5f170 .scope module, "muxbr" "mux" 3 60, 7 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac5880 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b5b6c0_0 .net/s "a", 31 0, L_00000182f5b6b350;  alias, 1 drivers
v00000182f5b5ae00_0 .net/s "b", 31 0, L_00000182f5b6c4d0;  alias, 1 drivers
v00000182f5b5cc00_0 .net/s "out", 31 0, L_00000182f5b6b5d0;  alias, 1 drivers
v00000182f5b5ba80_0 .net "s", 0 0, L_00000182f5af8620;  alias, 1 drivers
L_00000182f5b6b5d0 .functor MUXZ 32, L_00000182f5b6b350, L_00000182f5b6c4d0, L_00000182f5af8620, C4<>;
S_00000182f5b5f300 .scope module, "offsetmux" "mux" 3 71, 7 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac5940 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b5aa40_0 .net/s "a", 31 0, L_00000182f5b6b490;  1 drivers
v00000182f5b5ac20_0 .net/s "b", 31 0, L_00000182f5b6bb70;  1 drivers
v00000182f5b5b760_0 .net/s "out", 31 0, L_00000182f5b6b210;  alias, 1 drivers
v00000182f5b5b300_0 .net "s", 0 0, L_00000182f5b6bc10;  alias, 1 drivers
L_00000182f5b6b210 .functor MUXZ 32, L_00000182f5b6b490, L_00000182f5b6bb70, L_00000182f5b6bc10, C4<>;
S_00000182f5b602a0 .scope module, "pcbranchadder" "adder" 3 72, 5 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v00000182f5b5b440_0 .net "a", 31 0, v00000182f5b45c40_0;  alias, 1 drivers
v00000182f5b5b9e0_0 .net "b", 31 0, L_00000182f5b6b210;  alias, 1 drivers
v00000182f5b5b940_0 .net "out", 31 0, L_00000182f5b6c4d0;  alias, 1 drivers
L_00000182f5b6c4d0 .arith/sum 32, v00000182f5b45c40_0, L_00000182f5b6b210;
S_00000182f5b5f7b0 .scope module, "pcreg" "register" 3 57, 4 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000182f5ac5540 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v00000182f5b5c480_0 .net "clk", 0 0, v00000182f5b6c2f0_0;  alias, 1 drivers
v00000182f5b5c520_0 .net/s "din", 31 0, L_00000182f5b6b5d0;  alias, 1 drivers
v00000182f5b5cca0_0 .var/s "dout", 31 0;
v00000182f5b5db00_0 .net "ld", 0 0, L_00000182f5b6cd90;  alias, 1 drivers
v00000182f5b5d1a0_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
S_00000182f5b5e9a0 .scope module, "rbank" "register_bank" 3 68, 17 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
v00000182f5b5d6a0_0 .net "clk", 0 0, v00000182f5b6c2f0_0;  alias, 1 drivers
v00000182f5b5dba0_0 .net "dr", 4 0, v00000182f5b4adb0_0;  alias, 1 drivers
v00000182f5b5e500_0 .var/i "k", 31 0;
v00000182f5b5e0a0_0 .net/s "rData1", 31 0, v00000182f5b5e320_0;  alias, 1 drivers
v00000182f5b5d920_0 .net/s "rData2", 31 0, v00000182f5b5d060_0;  alias, 1 drivers
v00000182f5b5e320_0 .var/s "regData1", 31 0;
v00000182f5b5d060_0 .var/s "regData2", 31 0;
v00000182f5b5dec0 .array/s "regfile", 31 0, 31 0;
v00000182f5b5da60_0 .net "reset", 0 0, v00000182f5b6aef0_0;  alias, 1 drivers
v00000182f5b5d7e0_0 .net "sr1", 4 0, L_00000182f5b6c390;  1 drivers
v00000182f5b5dc40_0 .net "sr2", 4 0, L_00000182f5b6aa90;  1 drivers
v00000182f5b5d420_0 .net/s "wrData", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
v00000182f5b5dce0_0 .net "write", 0 0, v00000182f5b47180_0;  alias, 1 drivers
S_00000182f5b5f490 .scope module, "stallunit" "stall_control" 3 81, 18 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "id_ex_readdmem";
    .port_info 1 /INPUT 5 "id_ex_rt";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "pc_write";
    .port_info 6 /OUTPUT 1 "if_id_write";
L_00000182f5af8000 .functor OR 1, L_00000182f5b6cb10, L_00000182f5b6cbb0, C4<0>, C4<0>;
L_00000182f5af8540 .functor AND 1, L_00000182f5b6ca70, L_00000182f5af8000, C4<1>, C4<1>;
v00000182f5b5d9c0_0 .net *"_ivl_0", 31 0, L_00000182f5b6bdf0;  1 drivers
v00000182f5b5d560_0 .net *"_ivl_10", 0 0, L_00000182f5b6cbb0;  1 drivers
v00000182f5b5dd80_0 .net *"_ivl_20", 31 0, L_00000182f5b6dbf0;  1 drivers
L_00000182f5b6e880 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000182f5b5de20_0 .net *"_ivl_23", 30 0, L_00000182f5b6e880;  1 drivers
L_00000182f5b6e8c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000182f5b5e140_0 .net/2u *"_ivl_24", 31 0, L_00000182f5b6e8c8;  1 drivers
v00000182f5b5df60_0 .net *"_ivl_26", 0 0, L_00000182f5b6e050;  1 drivers
L_00000182f5b6e910 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000182f5b5d880_0 .net/2u *"_ivl_28", 2 0, L_00000182f5b6e910;  1 drivers
L_00000182f5b6e7f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000182f5b5e000_0 .net *"_ivl_3", 30 0, L_00000182f5b6e7f0;  1 drivers
L_00000182f5b6e958 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000182f5b5ce80_0 .net/2u *"_ivl_30", 2 0, L_00000182f5b6e958;  1 drivers
v00000182f5b5cf20_0 .net *"_ivl_32", 2 0, L_00000182f5b6d5b0;  1 drivers
L_00000182f5b6e838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000182f5b5e3c0_0 .net/2u *"_ivl_4", 31 0, L_00000182f5b6e838;  1 drivers
v00000182f5b5e280_0 .net *"_ivl_8", 0 0, L_00000182f5b6cb10;  1 drivers
v00000182f5b5e460_0 .net "id_ex_readdmem", 0 0, v00000182f5acfae0_0;  alias, 1 drivers
v00000182f5b5e1e0_0 .net "id_ex_rt", 4 0, v00000182f5b47400_0;  alias, 1 drivers
v00000182f5b5cfc0_0 .net "if_id_write", 0 0, L_00000182f5b6e2d0;  alias, 1 drivers
v00000182f5b5d600_0 .net "pc_write", 0 0, L_00000182f5b6cd90;  alias, 1 drivers
v00000182f5b5d100_0 .net "rs", 4 0, L_00000182f5b6d470;  1 drivers
v00000182f5b5d240_0 .net "rt", 4 0, L_00000182f5b6d510;  1 drivers
v00000182f5b5d2e0_0 .net "stall", 0 0, L_00000182f5b6ccf0;  alias, 1 drivers
v00000182f5b5d380_0 .net "x", 0 0, L_00000182f5b6ca70;  1 drivers
v00000182f5b5d740_0 .net "y", 0 0, L_00000182f5af8000;  1 drivers
v00000182f5b66b20_0 .net "z", 0 0, L_00000182f5af8540;  1 drivers
L_00000182f5b6bdf0 .concat [ 1 31 0 0], v00000182f5acfae0_0, L_00000182f5b6e7f0;
L_00000182f5b6ca70 .cmp/eq 32, L_00000182f5b6bdf0, L_00000182f5b6e838;
L_00000182f5b6cb10 .cmp/eq 5, v00000182f5b47400_0, L_00000182f5b6d470;
L_00000182f5b6cbb0 .cmp/eq 5, v00000182f5b47400_0, L_00000182f5b6d510;
L_00000182f5b6ccf0 .part L_00000182f5b6d5b0, 2, 1;
L_00000182f5b6cd90 .part L_00000182f5b6d5b0, 1, 1;
L_00000182f5b6e2d0 .part L_00000182f5b6d5b0, 0, 1;
L_00000182f5b6dbf0 .concat [ 1 31 0 0], L_00000182f5af8540, L_00000182f5b6e880;
L_00000182f5b6e050 .cmp/eq 32, L_00000182f5b6dbf0, L_00000182f5b6e8c8;
L_00000182f5b6d5b0 .functor MUXZ 3, L_00000182f5b6e958, L_00000182f5b6e910, L_00000182f5b6e050, C4<>;
S_00000182f5b5f620 .scope module, "wbforward" "wb_forward" 3 69, 19 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rData1out";
    .port_info 1 /OUTPUT 32 "rData2out";
    .port_info 2 /INPUT 32 "rData1";
    .port_info 3 /INPUT 32 "rData2";
    .port_info 4 /INPUT 32 "wb_writedata";
    .port_info 5 /INPUT 5 "rs";
    .port_info 6 /INPUT 5 "rt";
    .port_info 7 /INPUT 5 "mem_wb_destadd";
    .port_info 8 /INPUT 1 "mem_wb_regwrite";
v00000182f5b67200_0 .net "mem_wb_destadd", 4 0, v00000182f5b4adb0_0;  alias, 1 drivers
v00000182f5b675c0_0 .net "mem_wb_regwrite", 0 0, v00000182f5b47180_0;  alias, 1 drivers
v00000182f5b68600_0 .net "rData1", 31 0, v00000182f5b5e320_0;  alias, 1 drivers
v00000182f5b67160_0 .net "rData1out", 31 0, L_00000182f5b6bad0;  alias, 1 drivers
v00000182f5b66a80_0 .net "rData2", 31 0, v00000182f5b5d060_0;  alias, 1 drivers
v00000182f5b672a0_0 .net "rData2out", 31 0, L_00000182f5b6b7b0;  alias, 1 drivers
v00000182f5b68420_0 .var "readrs", 0 0;
v00000182f5b67a20_0 .var "readrt", 0 0;
v00000182f5b670c0_0 .net "rs", 4 0, L_00000182f5b6c070;  1 drivers
v00000182f5b687e0_0 .net "rt", 4 0, L_00000182f5b6be90;  1 drivers
v00000182f5b68c40_0 .net "wb_writedata", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
E_00000182f5ac59c0/0 .event anyedge, v00000182f5b47180_0, v00000182f5b5bbc0_0, v00000182f5b4adb0_0, v00000182f5b687e0_0;
E_00000182f5ac59c0/1 .event anyedge, v00000182f5b670c0_0;
E_00000182f5ac59c0 .event/or E_00000182f5ac59c0/0, E_00000182f5ac59c0/1;
S_00000182f5b5f940 .scope module, "muxreaddata1" "mux" 19 23, 7 1 0, S_00000182f5b5f620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac60c0 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b67520_0 .net/s "a", 31 0, v00000182f5b5e320_0;  alias, 1 drivers
v00000182f5b673e0_0 .net/s "b", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
v00000182f5b68560_0 .net/s "out", 31 0, L_00000182f5b6bad0;  alias, 1 drivers
v00000182f5b68060_0 .net "s", 0 0, v00000182f5b68420_0;  1 drivers
L_00000182f5b6bad0 .functor MUXZ 32, v00000182f5b5e320_0, L_00000182f5bcb5f0, v00000182f5b68420_0, C4<>;
S_00000182f5b5ff80 .scope module, "muxreaddata2" "mux" 19 24, 7 1 0, S_00000182f5b5f620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac5b00 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b68740_0 .net/s "a", 31 0, v00000182f5b5d060_0;  alias, 1 drivers
v00000182f5b67ac0_0 .net/s "b", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
v00000182f5b68e20_0 .net/s "out", 31 0, L_00000182f5b6b7b0;  alias, 1 drivers
v00000182f5b686a0_0 .net "s", 0 0, v00000182f5b67a20_0;  1 drivers
L_00000182f5b6b7b0 .functor MUXZ 32, v00000182f5b5d060_0, L_00000182f5bcb5f0, v00000182f5b67a20_0, C4<>;
S_00000182f5b60430 .scope module, "wbmux" "mux" 3 150, 7 1 0, S_00000182f5aaa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000182f5ac5ac0 .param/l "N" 0 7 2, +C4<00000000000000000000000000100000>;
v00000182f5b67480_0 .net/s "a", 31 0, v00000182f5b4b710_0;  alias, 1 drivers
v00000182f5b668a0_0 .net/s "b", 31 0, v00000182f5b4b2b0_0;  alias, 1 drivers
v00000182f5b67340_0 .net/s "out", 31 0, L_00000182f5bcb5f0;  alias, 1 drivers
v00000182f5b66ee0_0 .net "s", 0 0, v00000182f5b45920_0;  alias, 1 drivers
L_00000182f5bcb5f0 .functor MUXZ 32, v00000182f5b4b710_0, v00000182f5b4b2b0_0, v00000182f5b45920_0, C4<>;
    .scope S_00000182f5b5f7b0;
T_0 ;
    %wait E_00000182f5ac6140;
    %load/vec4 v00000182f5b5d1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182f5b5cca0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000182f5b5db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000182f5b5c520_0;
    %assign/vec4 v00000182f5b5cca0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000182f5b48420;
T_1 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b472c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182f5b45c40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000182f5b46c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000182f5b46280_0;
    %assign/vec4 v00000182f5b45c40_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000182f5b48290;
T_2 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b46000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182f5b47040_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000182f5b46140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000182f5b45f60_0;
    %assign/vec4 v00000182f5b47040_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000182f5b48100;
T_3 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b45740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5b46780_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000182f5b45d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000182f5b46e60_0;
    %assign/vec4 v00000182f5b46780_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000182f5b5e9a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000182f5b5dec0, 0, 4;
    %end;
    .thread T_4;
    .scope S_00000182f5b5e9a0;
T_5 ;
    %wait E_00000182f5ac5340;
    %delay 2, 0;
    %load/vec4 v00000182f5b5d7e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000182f5b5dec0, 4;
    %assign/vec4 v00000182f5b5e320_0, 0;
    %load/vec4 v00000182f5b5dc40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000182f5b5dec0, 4;
    %assign/vec4 v00000182f5b5d060_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000182f5b5e9a0;
T_6 ;
    %wait E_00000182f5ac5340;
    %load/vec4 v00000182f5b5da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000182f5b5e500_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000182f5b5e500_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000182f5b5e500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000182f5b5dec0, 0, 4;
    %load/vec4 v00000182f5b5e500_0;
    %addi 1, 0, 32;
    %store/vec4 v00000182f5b5e500_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000182f5b5dce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000182f5b5dba0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000182f5b5dba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000182f5b5dec0, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v00000182f5b5d420_0;
    %load/vec4 v00000182f5b5dba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000182f5b5dec0, 0, 4;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000182f5b5f620;
T_7 ;
    %wait E_00000182f5ac59c0;
    %load/vec4 v00000182f5b675c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.3, 4;
    %load/vec4 v00000182f5b67200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v00000182f5b67200_0;
    %load/vec4 v00000182f5b670c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182f5b68420_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182f5b68420_0, 0, 1;
T_7.1 ;
    %load/vec4 v00000182f5b675c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v00000182f5b67200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v00000182f5b67200_0;
    %load/vec4 v00000182f5b687e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182f5b67a20_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182f5b67a20_0, 0, 1;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000182f5b49d90;
T_8 ;
    %wait E_00000182f5ac6140;
    %load/vec4 v00000182f5b4dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000182f5b4de00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v00000182f5b4d720_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 72, 0, 8;
    %split/vec4 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %load/vec4 v00000182f5b4d720_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %jmp T_8.17;
T_8.7 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.17;
T_8.8 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.17;
T_8.9 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.17;
T_8.10 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.17;
T_8.11 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.17;
T_8.12 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.17;
T_8.13 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.17;
T_8.14 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.17;
T_8.15 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %load/vec4 v00000182f5b4d720_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %jmp T_8.29;
T_8.18 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.19 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.20 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.21 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.22 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.23 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.24 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.25 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.26 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.27 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000182f5b4de00_0, 4, 5;
    %jmp T_8.29;
T_8.29 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v00000182f5b4d720_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %jmp T_8.32;
T_8.30 ;
    %pushi/vec4 2092, 0, 12;
    %assign/vec4 v00000182f5b4de00_0, 0;
    %jmp T_8.32;
T_8.31 ;
    %pushi/vec4 2064, 0, 12;
    %assign/vec4 v00000182f5b4de00_0, 0;
    %jmp T_8.32;
T_8.32 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v00000182f5b4d720_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %jmp T_8.38;
T_8.33 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000182f5b4de00_0, 0;
    %jmp T_8.38;
T_8.34 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000182f5b4de00_0, 0;
    %jmp T_8.38;
T_8.35 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000182f5b4de00_0, 0;
    %jmp T_8.38;
T_8.36 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v00000182f5b4de00_0, 0;
    %jmp T_8.38;
T_8.37 ;
    %pushi/vec4 2, 0, 12;
    %assign/vec4 v00000182f5b4de00_0, 0;
    %jmp T_8.38;
T_8.38 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000182f5b47930;
T_9 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b46640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182f5b468c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000182f5b45a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000182f5b474a0_0;
    %assign/vec4 v00000182f5b468c0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000182f5b47ac0;
T_10 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b46dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182f5b46aa0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000182f5b46f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000182f5b45600_0;
    %assign/vec4 v00000182f5b46aa0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000182f5b477a0;
T_11 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5aaaca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182f5aab420_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000182f5aaac00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000182f5ae4b50_0;
    %assign/vec4 v00000182f5aab420_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000182f5b47de0;
T_12 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b466e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000182f5b460a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000182f5b459c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000182f5b46320_0;
    %assign/vec4 v00000182f5b460a0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000182f5b47f70;
T_13 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b45880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000182f5b47400_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000182f5b45ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000182f5b46b40_0;
    %assign/vec4 v00000182f5b47400_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000182f5b47c50;
T_14 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b46500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000182f5b46960_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000182f5b45e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000182f5b46fa0_0;
    %assign/vec4 v00000182f5b46960_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000182f593e890;
T_15 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5acf400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5ad06c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000182f5ad0440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000182f5acf900_0;
    %assign/vec4 v00000182f5ad06c0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000182f593e700;
T_16 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5acf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000182f5acffe0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000182f5ad01c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000182f5acf7c0_0;
    %assign/vec4 v00000182f5acffe0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000182f5a010a0;
T_17 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5ae4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5ae5c30_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000182f5ae5e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000182f5ae5b90_0;
    %assign/vec4 v00000182f5ae5c30_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000182f5a3d3f0;
T_18 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5ad0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5acfae0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000182f5ad03a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v00000182f5acfa40_0;
    %assign/vec4 v00000182f5acfae0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000182f5a00f10;
T_19 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5ae4830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5ad0d00_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000182f5ae5af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v00000182f5ad0bc0_0;
    %assign/vec4 v00000182f5ad0d00_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000182f5a26130;
T_20 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5ae46f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5ae4470_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000182f5ae45b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v00000182f5ae6130_0;
    %assign/vec4 v00000182f5ae4470_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000182f5a3d580;
T_21 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5ad0a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5ad08a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000182f5ad0940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v00000182f5acfd60_0;
    %assign/vec4 v00000182f5ad08a0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000182f5b49c00;
T_22 ;
    %wait E_00000182f5ac5ec0;
    %load/vec4 v00000182f5b4ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v00000182f5b4ad10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %jmp T_22.13;
T_22.2 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %load/vec4 v00000182f5b4aef0_0;
    %add;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.3 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %load/vec4 v00000182f5b4aef0_0;
    %sub;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.4 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %load/vec4 v00000182f5b4aef0_0;
    %and;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.5 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %load/vec4 v00000182f5b4aef0_0;
    %or;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.6 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %load/vec4 v00000182f5b4aef0_0;
    %xor;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.7 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %inv;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.8 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %load/vec4 v00000182f5b4aef0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.9 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %load/vec4 v00000182f5b4aef0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.10 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %load/vec4 v00000182f5b4aef0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.11 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %load/vec4 v00000182f5b4aef0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v00000182f5b4b5d0_0;
    %load/vec4 v00000182f5b4aef0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v00000182f5b4abd0_0, 0, 32;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000182f5a100c0;
T_23 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5af2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182f5af2c50_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000182f5af2ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v00000182f5af2430_0;
    %assign/vec4 v00000182f5af2c50_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000182f59f9820;
T_24 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5acf720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5ad0580_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000182f5acf5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v00000182f5af2bb0_0;
    %assign/vec4 v00000182f5ad0580_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000182f59f9690;
T_25 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5af29d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182f5af2570_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000182f5af27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v00000182f5af24d0_0;
    %assign/vec4 v00000182f5af2570_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000182f5a0ff30;
T_26 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5af22f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000182f5af3290_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000182f5af33d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v00000182f5af31f0_0;
    %assign/vec4 v00000182f5af3290_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000182f5a3b930;
T_27 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5af3510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5af1990_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000182f5af1df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v00000182f5af1850_0;
    %assign/vec4 v00000182f5af1990_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000182f5a295d0;
T_28 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5af1f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5af2070_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000182f5af1c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v00000182f5af35b0_0;
    %assign/vec4 v00000182f5af2070_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000182f5a29760;
T_29 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5af30b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5af2110_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000182f5af21b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v00000182f5af1fd0_0;
    %assign/vec4 v00000182f5af2110_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000182f5a3bac0;
T_30 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5af1b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5af1ad0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000182f5af3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v00000182f5af26b0_0;
    %assign/vec4 v00000182f5af1ad0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000182f5b49110;
T_31 ;
    %wait E_00000182f5ac5340;
    %load/vec4 v00000182f5b4e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000182f5b4e1c0_0, 0, 32;
T_31.2 ;
    %load/vec4 v00000182f5b4e1c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000182f5b4e1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000182f5b4e300, 0, 4;
    %load/vec4 v00000182f5b4e1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000182f5b4e1c0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000182f5b50d20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.4, 4;
    %delay 1, 0;
    %load/vec4 v00000182f5b4df40_0;
    %load/vec4 v00000182f5b4d2c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000182f5b4e300, 0, 4;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000182f5b49f20;
T_32 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b4c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182f5b4b710_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000182f5b4b030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v00000182f5b4b670_0;
    %assign/vec4 v00000182f5b4b710_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000182f5b4a0b0;
T_33 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b4b990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182f5b4b2b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000182f5b4a9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v00000182f5b4ae50_0;
    %assign/vec4 v00000182f5b4b2b0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000182f5b48f80;
T_34 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b4aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000182f5b4adb0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000182f5b4bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v00000182f5b4c430_0;
    %assign/vec4 v00000182f5b4adb0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_00000182f5b487b0;
T_35 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b463c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5b47180_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v00000182f5b47360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v00000182f5b46460_0;
    %assign/vec4 v00000182f5b47180_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_00000182f5b47610;
T_36 ;
    %wait E_00000182f5ac5100;
    %load/vec4 v00000182f5b470e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000182f5b45920_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000182f5b45ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v00000182f5b457e0_0;
    %assign/vec4 v00000182f5b45920_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000182f5af7820;
T_37 ;
    %delay 5, 0;
    %load/vec4 v00000182f5b6c2f0_0;
    %inv;
    %store/vec4 v00000182f5b6c2f0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_00000182f5af7820;
T_38 ;
    %delay 5, 0;
    %load/vec4 v00000182f5b6adb0_0;
    %inv;
    %store/vec4 v00000182f5b6adb0_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_00000182f5af7820;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182f5b6c2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182f5b6adb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182f5b6aef0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182f5b6aef0_0, 0, 1;
    %vpi_call 2 24 "$readmemh", "instr_test.txt", v00000182f5b524e0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_00000182f5af7820;
T_40 ;
    %vpi_call 2 33 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000182f5af7820 {0 0 0};
    %vpi_call 2 39 "$monitor", $time, " register values : %d  %d  %d  %d  %d", &A<v00000182f5b5dec0, 1>, &A<v00000182f5b5dec0, 2>, &A<v00000182f5b5dec0, 3>, &A<v00000182f5b5dec0, 4>, &A<v00000182f5b5dec0, 5>, &A<v00000182f5b4e300, 7> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./mux.v";
    "./condition.v";
    "./controller.v";
    "./data_mem.v";
    "./signext.v";
    "./flush_control.v";
    "./forwarding_unit.v";
    "./instr_mem.v";
    "./load_store_bypassing_unit.v";
    "./mux3.v";
    "./register_bank.v";
    "./stall_control.v";
    "./wb_forward.v";
