Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 10 01:51:01 2017
| Host         : SURFACE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file handshake_v1_0_control_sets_placed.rpt
| Design       : handshake_v1_0
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |              48 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             140 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                             Enable Signal                             |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                       | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/axi_awaddr[3]_i_2_n_0                     | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG |                                                                       |                                                                       |                3 |              6 |
|  s00_axi_aclk_IBUF_BUFG |                                                                       | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/kmd1/signal_computation_ready[10]_i_2_n_0 | handshake_v1_0_S00_AXI_inst/kmd1/signal_computation_ready[10]_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                      | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                      | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                      | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                       | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                      | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                      | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                      | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                       | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/kmd1/vector_size[15]_i_1_n_0              |                                                                       |                5 |             16 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__0_i_1_n_0    |                                                                       |                5 |             17 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0_i_1_n_0       |                                                                       |                5 |             17 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__0_i_1_n_0    |                                                                       |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0_i_1_n_0       |                                                                       |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/slv_reg_rden__0                           | handshake_v1_0_S00_AXI_inst/kmd1/SR[0]                                |               12 |             32 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/kmd1/Y[31]_i_1_n_0                        |                                                                       |               13 |             32 |
|  s00_axi_aclk_IBUF_BUFG | handshake_v1_0_S00_AXI_inst/kmd1/i[31]_i_2_n_0                        | handshake_v1_0_S00_AXI_inst/kmd1/i[31]_i_1_n_0                        |                9 |             32 |
+-------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 6      |                     1 |
| 8      |                    10 |
| 16+    |                     8 |
+--------+-----------------------+


