# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/embsys/ipshared/b65a" --include "../../../../project_1.srcs/sources_1/bd/embsys/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/rgbpwm.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/sevensegment.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_nexys4IO_0_1/sim/embsys_nexys4IO_0_1.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/d9e9/hdl/PmodOLEDrgb_v1_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodOLEDrgb_0_1/sim/embsys_PmodOLEDrgb_0_1.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_microblaze_0_xlconcat_1/sim/embsys_microblaze_0_xlconcat_1.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_clk_wiz_1_1/embsys_clk_wiz_1_1_clk_wiz.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_clk_wiz_1_1/embsys_clk_wiz_1_1.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_xbar_1/sim/embsys_xbar_1.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_lmb_bram_1/sim/embsys_lmb_bram_1.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_pmod_bridge_0_0/sim/PmodENC_pmod_bridge_0_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_xlslice_0_0/sim/PmodENC_xlslice_0_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_xlslice_0_1/sim/PmodENC_xlslice_0_1.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_xlslice_0_2/sim/PmodENC_xlslice_0_2.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_xlslice_t_0_0/sim/PmodENC_xlslice_t_0_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_1/src/PmodENC_xlconcat_0_0/sim/PmodENC_xlconcat_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/4239/src/PmodENC.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_1/sim/embsys_PmodENC_0_1.v" \
"../../../../project_1.ip_user_files/bd/embsys/sim/embsys.v" \
"../../../../project_1.srcs/sources_1/imports/hardware/nexysA7fpga.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
