<profile>

<section name = "Vitis HLS Report for 'top_kernel'" level="0">
<item name = "Date">Thu Feb  5 02:40:59 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35157, 35157, 0.352 ms, 0.352 ms, 35158, 35158, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417">top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3, 16387, 16387, 0.164 ms, 0.164 ms, 16385, 16385, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442">top_kernel_Pipeline_VITIS_LOOP_60_4, 2091, 2091, 20.910 us, 20.910 us, 2049, 2049, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_544">top_kernel_Pipeline_VITIS_LOOP_79_6, 10, 10, 0.100 us, 0.100 us, 9, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9_fu_628">top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9, 16647, 16647, 0.166 ms, 0.166 ms, 16641, 16641, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 1, 29107, 26682, 0</column>
<column name="Memory">57, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 1188, -</column>
<column name="Register">-, -, 151, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">13, ~0, 20, 39, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="A_m_axi_U">A_m_axi, 2, 0, 671, 637, 0</column>
<column name="C_m_axi_U">C_m_axi, 0, 0, 611, 666, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417">top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3, 0, 0, 85, 423, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442">top_kernel_Pipeline_VITIS_LOOP_60_4, 0, 0, 27376, 22984, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_544">top_kernel_Pipeline_VITIS_LOOP_79_6, 0, 0, 9, 1073, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9_fu_628">top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9, 0, 1, 179, 603, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="denom_row_U">denom_row_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 256, 24, 1, 6144</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2048, 24, 1, 49152</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 17, 1, 136</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 17, 1, 136</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 17, 1, 136</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 17, 1, 136</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 17, 1, 136</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 17, 1, 136</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 17, 1, 136</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U">top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 17, 1, 136</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_0_ARADDR">14, 3, 64, 192</column>
<column name="A_0_ARLEN">14, 3, 32, 96</column>
<column name="A_0_ARVALID">14, 3, 1, 3</column>
<column name="A_0_RREADY">9, 2, 1, 2</column>
<column name="A_blk_n_AR">9, 2, 1, 2</column>
<column name="C_0_AWADDR">14, 3, 64, 192</column>
<column name="C_0_AWLEN">14, 3, 32, 96</column>
<column name="C_0_AWVALID">14, 3, 1, 3</column>
<column name="C_0_BREADY">14, 3, 1, 3</column>
<column name="C_0_WVALID">9, 2, 1, 2</column>
<column name="C_blk_n_AW">9, 2, 1, 2</column>
<column name="C_blk_n_B">9, 2, 1, 2</column>
<column name="ap_NS_fsm">120, 24, 1, 24</column>
<column name="denom_row_address0">14, 3, 8, 24</column>
<column name="denom_row_ce0">14, 3, 1, 3</column>
<column name="denom_row_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0">14, 3, 3, 9</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0">14, 3, 3, 9</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0">14, 3, 3, 9</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0">14, 3, 3, 9</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0">14, 3, 3, 9</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0">14, 3, 3, 9</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0">14, 3, 3, 9</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0">14, 3, 3, 9</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0">14, 3, 11, 33</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0">14, 3, 1, 3</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_544_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9_fu_628_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln3_reg_1353">62, 0, 62, 0</column>
<column name="trunc_ln_reg_1347">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="m_axi_A_AWVALID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_AWREADY">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_AWADDR">out, 64, m_axi, A, pointer</column>
<column name="m_axi_A_AWID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_AWLEN">out, 8, m_axi, A, pointer</column>
<column name="m_axi_A_AWSIZE">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_AWBURST">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_AWLOCK">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_AWCACHE">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_AWPROT">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_AWQOS">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_AWREGION">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_AWUSER">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_WVALID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_WREADY">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_WDATA">out, 32, m_axi, A, pointer</column>
<column name="m_axi_A_WSTRB">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_WLAST">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_WID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_WUSER">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_ARVALID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_ARREADY">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_ARADDR">out, 64, m_axi, A, pointer</column>
<column name="m_axi_A_ARID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_ARLEN">out, 8, m_axi, A, pointer</column>
<column name="m_axi_A_ARSIZE">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_ARBURST">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_ARLOCK">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_ARCACHE">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_ARPROT">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_ARQOS">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_ARREGION">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_ARUSER">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RVALID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RREADY">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RDATA">in, 32, m_axi, A, pointer</column>
<column name="m_axi_A_RLAST">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RUSER">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RRESP">in, 2, m_axi, A, pointer</column>
<column name="m_axi_A_BVALID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_BREADY">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_BRESP">in, 2, m_axi, A, pointer</column>
<column name="m_axi_A_BID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_BUSER">in, 1, m_axi, A, pointer</column>
<column name="m_axi_C_AWVALID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_AWREADY">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_AWADDR">out, 64, m_axi, C, pointer</column>
<column name="m_axi_C_AWID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_AWLEN">out, 8, m_axi, C, pointer</column>
<column name="m_axi_C_AWSIZE">out, 3, m_axi, C, pointer</column>
<column name="m_axi_C_AWBURST">out, 2, m_axi, C, pointer</column>
<column name="m_axi_C_AWLOCK">out, 2, m_axi, C, pointer</column>
<column name="m_axi_C_AWCACHE">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_AWPROT">out, 3, m_axi, C, pointer</column>
<column name="m_axi_C_AWQOS">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_AWREGION">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_AWUSER">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_WVALID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_WREADY">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_WDATA">out, 32, m_axi, C, pointer</column>
<column name="m_axi_C_WSTRB">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_WLAST">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_WID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_WUSER">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_ARVALID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_ARREADY">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_ARADDR">out, 64, m_axi, C, pointer</column>
<column name="m_axi_C_ARID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_ARLEN">out, 8, m_axi, C, pointer</column>
<column name="m_axi_C_ARSIZE">out, 3, m_axi, C, pointer</column>
<column name="m_axi_C_ARBURST">out, 2, m_axi, C, pointer</column>
<column name="m_axi_C_ARLOCK">out, 2, m_axi, C, pointer</column>
<column name="m_axi_C_ARCACHE">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_ARPROT">out, 3, m_axi, C, pointer</column>
<column name="m_axi_C_ARQOS">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_ARREGION">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_ARUSER">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_RVALID">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_RREADY">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_RDATA">in, 32, m_axi, C, pointer</column>
<column name="m_axi_C_RLAST">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_RID">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_RUSER">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_RRESP">in, 2, m_axi, C, pointer</column>
<column name="m_axi_C_BVALID">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_BREADY">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_BRESP">in, 2, m_axi, C, pointer</column>
<column name="m_axi_C_BID">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_BUSER">in, 1, m_axi, C, pointer</column>
</table>
</item>
</section>
</profile>
