#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_0000022b744d6a80 .scope module, "pc" "pc" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc";
o0000022b74596fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022b744d6c10_0 .net "CLK", 0 0, o0000022b74596fa8;  0 drivers
o0000022b74596fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022b744d6cb0_0 .net "RESET", 0 0, o0000022b74596fd8;  0 drivers
v0000022b744d6d50_0 .var "pc", 31 0;
o0000022b74597038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000022b744de900_0 .net "pc_in", 31 0, o0000022b74597038;  0 drivers
E_0000022b74595120 .event posedge, v0000022b744d6c10_0;
    .scope S_0000022b744d6a80;
T_0 ;
    %wait E_0000022b74595120;
    %load/vec4 v0000022b744d6cb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022b744d6d50_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022b744de900_0;
    %assign/vec4 v0000022b744d6d50_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PC.v";
