<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de adc.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2040/hardware_regs/include/hardware/regs/adc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : ADC</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 2</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : Control and data interface to SAR ADC</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_ADC_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_ADC_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : ADC_CS</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : ADC Control and Status</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#af9eb8f5a3b079eef0c522bd5bbae264e">   19</a></span><span class="preprocessor">#define ADC_CS_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac4ca1e0cdb56eaeb8f129cd62da77069">   20</a></span><span class="preprocessor">#define ADC_CS_BITS   _u(0x001f770f)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#af71e8de2e555777c2616ad6fe302c206">   21</a></span><span class="preprocessor">#define ADC_CS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Field       : ADC_CS_RROBIN</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Description : Round-robin sampling. 1 bit per channel. Set all bits to 0 to</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               disable.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               Otherwise, the ADC will cycle through each enabled channel in a</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//               round-robin fashion.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//               The first channel to be sampled will be the one currently</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//               indicated by AINSEL.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//               AINSEL will be updated after each conversion with the newly-</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//               selected channel.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a3f277035d2899aa8818e8f8edad93b56">   32</a></span><span class="preprocessor">#define ADC_CS_RROBIN_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a1dfd9d893b71a70255e90750255f1249">   33</a></span><span class="preprocessor">#define ADC_CS_RROBIN_BITS   _u(0x001f0000)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a8e9c52e46877be0fa06e38d1c41d0408">   34</a></span><span class="preprocessor">#define ADC_CS_RROBIN_MSB    _u(20)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a7134bfb93a971dc638c0eff6b2e01abc">   35</a></span><span class="preprocessor">#define ADC_CS_RROBIN_LSB    _u(16)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a98c6ef29b6ebc63eacd67403a7717cd3">   36</a></span><span class="preprocessor">#define ADC_CS_RROBIN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// Field       : ADC_CS_AINSEL</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// Description : Select analog mux input. Updated automatically in round-robin</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">//               mode.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a838b99a739dade25d053c5cc2c800d1a">   41</a></span><span class="preprocessor">#define ADC_CS_AINSEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aaf2bd2418a5d58d5d9523445375781e9">   42</a></span><span class="preprocessor">#define ADC_CS_AINSEL_BITS   _u(0x00007000)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aa820fc8c5b91fca569888a5962d62c4e">   43</a></span><span class="preprocessor">#define ADC_CS_AINSEL_MSB    _u(14)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#acb47902040dc3ea559030eb68457ae08">   44</a></span><span class="preprocessor">#define ADC_CS_AINSEL_LSB    _u(12)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a56c6f0b8fa9f984057c2bc4ef091bb98">   45</a></span><span class="preprocessor">#define ADC_CS_AINSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">// Field       : ADC_CS_ERR_STICKY</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// Description : Some past ADC conversion encountered an error. Write 1 to</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a48037d2b8221113af63bedfd87a63d31">   50</a></span><span class="preprocessor">#define ADC_CS_ERR_STICKY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a133e4b73c021537b3622d8c77ed20807">   51</a></span><span class="preprocessor">#define ADC_CS_ERR_STICKY_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#af091c6a6d3f72015cd10e6634a6c46fe">   52</a></span><span class="preprocessor">#define ADC_CS_ERR_STICKY_MSB    _u(10)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a73080af632d1e5af5ff44ad96306f24a">   53</a></span><span class="preprocessor">#define ADC_CS_ERR_STICKY_LSB    _u(10)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a0bd3c6663fb97455255f9430ab853f39">   54</a></span><span class="preprocessor">#define ADC_CS_ERR_STICKY_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// Field       : ADC_CS_ERR</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// Description : The most recent ADC conversion encountered an error; result is</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//               undefined or noisy.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a39fe52f7aad94cec70bf0a6bc67869bf">   59</a></span><span class="preprocessor">#define ADC_CS_ERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a24004afbd8a52e29ec9698c0f1351cfc">   60</a></span><span class="preprocessor">#define ADC_CS_ERR_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ae1e42196d774fbf9e3f4859520a78e51">   61</a></span><span class="preprocessor">#define ADC_CS_ERR_MSB    _u(9)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#acc596c66e3fea9d7c177c3fef88ef71d">   62</a></span><span class="preprocessor">#define ADC_CS_ERR_LSB    _u(9)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a4641bf0af3d9d7ebeb270ae1bb7a7155">   63</a></span><span class="preprocessor">#define ADC_CS_ERR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">// Field       : ADC_CS_READY</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">// Description : 1 if the ADC is ready to start a new conversion. Implies any</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">//               previous conversion has completed.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//               0 whilst conversion in progress.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a468005818a12d7e1df813de7dbc17d3a">   69</a></span><span class="preprocessor">#define ADC_CS_READY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac89038b02a3d1247bc53ae400926e052">   70</a></span><span class="preprocessor">#define ADC_CS_READY_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#afd0c1efc2b8f2a82c5e25ba3810b2491">   71</a></span><span class="preprocessor">#define ADC_CS_READY_MSB    _u(8)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a9206afcbfeacee50480eb79b78d11f5d">   72</a></span><span class="preprocessor">#define ADC_CS_READY_LSB    _u(8)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a28760d55de11c0d4292e58c5e72dc6a5">   73</a></span><span class="preprocessor">#define ADC_CS_READY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// Field       : ADC_CS_START_MANY</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">// Description : Continuously perform conversions whilst this bit is 1. A new</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">//               conversion will start immediately after the previous finishes.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a75df613005caa268f0f3743960c4e517">   78</a></span><span class="preprocessor">#define ADC_CS_START_MANY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aff541cd170f46f9ab56f8aa38dcd5f8d">   79</a></span><span class="preprocessor">#define ADC_CS_START_MANY_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a99b5676cd3281e10c7b68bef387e4846">   80</a></span><span class="preprocessor">#define ADC_CS_START_MANY_MSB    _u(3)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a8341e3b89704fcf1bd43f09bd45f4057">   81</a></span><span class="preprocessor">#define ADC_CS_START_MANY_LSB    _u(3)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a10a85441c181f66d81ad4bd394eb8f44">   82</a></span><span class="preprocessor">#define ADC_CS_START_MANY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// Field       : ADC_CS_START_ONCE</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// Description : Start a single conversion. Self-clearing. Ignored if start_many</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//               is asserted.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a01cdf5f1981c722c88d4a82ef84b94b0">   87</a></span><span class="preprocessor">#define ADC_CS_START_ONCE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a2406881811f88e8ad13360afdc5f8a37">   88</a></span><span class="preprocessor">#define ADC_CS_START_ONCE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a31a14e3fbaf92593f7ba17a57a0a8945">   89</a></span><span class="preprocessor">#define ADC_CS_START_ONCE_MSB    _u(2)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a85e538e39455d0dd20cf0d039cfa459b">   90</a></span><span class="preprocessor">#define ADC_CS_START_ONCE_LSB    _u(2)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#af48a3d44d3ed2f7a36c8a1eb57cbc14a">   91</a></span><span class="preprocessor">#define ADC_CS_START_ONCE_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">// Field       : ADC_CS_TS_EN</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">// Description : Power on temperature sensor. 1 - enabled. 0 - disabled.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ae29537b87d69b2d499490d35c553caf7">   95</a></span><span class="preprocessor">#define ADC_CS_TS_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#adb011bbf4c953ac211bf81a794d73fc3">   96</a></span><span class="preprocessor">#define ADC_CS_TS_EN_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ad9316e79613032403ce8e9887d3fc3c9">   97</a></span><span class="preprocessor">#define ADC_CS_TS_EN_MSB    _u(1)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a07b42aa58c5b9546cf44dd422363f005">   98</a></span><span class="preprocessor">#define ADC_CS_TS_EN_LSB    _u(1)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#afa06842fa46f98daf82db7dce934ad0a">   99</a></span><span class="preprocessor">#define ADC_CS_TS_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">// Field       : ADC_CS_EN</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">// Description : Power on ADC and enable its clock.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">//               1 - enabled. 0 - disabled.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a04994fa2c623846c04dcebbdc2b6ffbc">  104</a></span><span class="preprocessor">#define ADC_CS_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a59fbdd1c3a0c5f2291f426d4fcf3eac5">  105</a></span><span class="preprocessor">#define ADC_CS_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aaa04b6f21b17be158a62377a2fda767e">  106</a></span><span class="preprocessor">#define ADC_CS_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a3e9599dd6e053f126617554a5eb2fb69">  107</a></span><span class="preprocessor">#define ADC_CS_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#adae51ddc6365499e35bde865db218c95">  108</a></span><span class="preprocessor">#define ADC_CS_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// Register    : ADC_RESULT</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">// Description : Result of most recent ADC conversion</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac871a3e42abade7bd3d2dcbf3172ce95">  112</a></span><span class="preprocessor">#define ADC_RESULT_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a6196ea0f100db3fcb3e6bd0c9c3f54f2">  113</a></span><span class="preprocessor">#define ADC_RESULT_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#acb51d0a039232b5ea868323b4053009e">  114</a></span><span class="preprocessor">#define ADC_RESULT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a79ca5bb1a3a8ef297e242e13e8684e14">  115</a></span><span class="preprocessor">#define ADC_RESULT_MSB    _u(11)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a6bb829d64988f71e1ce8cc0b265571b5">  116</a></span><span class="preprocessor">#define ADC_RESULT_LSB    _u(0)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a6881f40b8839fccc6dbf20064d3f75f3">  117</a></span><span class="preprocessor">#define ADC_RESULT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">// Register    : ADC_FCS</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// Description : FIFO control and status</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a2481b47d76fe7503ee8548752f11004a">  121</a></span><span class="preprocessor">#define ADC_FCS_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#afe3e50faf4fc3e27f5a48c1335d92db5">  122</a></span><span class="preprocessor">#define ADC_FCS_BITS   _u(0x0f0f0f0f)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac680d7e778698a6aef8ceed508603701">  123</a></span><span class="preprocessor">#define ADC_FCS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">// Field       : ADC_FCS_THRESH</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">// Description : DREQ/IRQ asserted when level &gt;= threshold</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#adffb54cf59dc58c1de18ed0194f7f936">  127</a></span><span class="preprocessor">#define ADC_FCS_THRESH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aff6f38aebdfc7d75add9eb3002691d07">  128</a></span><span class="preprocessor">#define ADC_FCS_THRESH_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac7f2c71c7230a0af4e13dd24e974e895">  129</a></span><span class="preprocessor">#define ADC_FCS_THRESH_MSB    _u(27)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ab6c5685158502fd787ffe6d3e18ba502">  130</a></span><span class="preprocessor">#define ADC_FCS_THRESH_LSB    _u(24)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a75c226ef6b49263216662b6fcdbac889">  131</a></span><span class="preprocessor">#define ADC_FCS_THRESH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// Field       : ADC_FCS_LEVEL</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// Description : The number of conversion results currently waiting in the FIFO</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a9dd0ce4b748573cdada0f8791a7580b5">  135</a></span><span class="preprocessor">#define ADC_FCS_LEVEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a64c28d49000f4103789f497d5018ba54">  136</a></span><span class="preprocessor">#define ADC_FCS_LEVEL_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ab380ac9b374d56f7907c610a442aca02">  137</a></span><span class="preprocessor">#define ADC_FCS_LEVEL_MSB    _u(19)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a7738413432f5a6ea20335190cfdf6c51">  138</a></span><span class="preprocessor">#define ADC_FCS_LEVEL_LSB    _u(16)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a07eb1e94710892b6097e1ce3f0bc9702">  139</a></span><span class="preprocessor">#define ADC_FCS_LEVEL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// Field       : ADC_FCS_OVER</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">// Description : 1 if the FIFO has been overflowed. Write 1 to clear.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a7a466bd9449b04dd4f8166488379a037">  143</a></span><span class="preprocessor">#define ADC_FCS_OVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a121bbf4c29048cae886372f3ac2011dd">  144</a></span><span class="preprocessor">#define ADC_FCS_OVER_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac66fda8b719d720f933c951d94c0d9ba">  145</a></span><span class="preprocessor">#define ADC_FCS_OVER_MSB    _u(11)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a1f8f8490c6d02ea1b0e33b691dc56046">  146</a></span><span class="preprocessor">#define ADC_FCS_OVER_LSB    _u(11)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a896e7dcbf7509c5ad7006dc5c1b89976">  147</a></span><span class="preprocessor">#define ADC_FCS_OVER_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// Field       : ADC_FCS_UNDER</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">// Description : 1 if the FIFO has been underflowed. Write 1 to clear.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aad4087e14bd2c4864ae7f7e11db1d5fe">  151</a></span><span class="preprocessor">#define ADC_FCS_UNDER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a1deab9d34ef99cdf32d8522ddfa077ab">  152</a></span><span class="preprocessor">#define ADC_FCS_UNDER_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ab355007c8d21480735439735a8d3b079">  153</a></span><span class="preprocessor">#define ADC_FCS_UNDER_MSB    _u(10)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac37437db8f515db23b2e364b8b36e86e">  154</a></span><span class="preprocessor">#define ADC_FCS_UNDER_LSB    _u(10)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a4b05bd2d89e4fd5ca06982df8a387e0e">  155</a></span><span class="preprocessor">#define ADC_FCS_UNDER_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">// Field       : ADC_FCS_FULL</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aec8ee72032acf45ad8efeba5324a938f">  158</a></span><span class="preprocessor">#define ADC_FCS_FULL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a09238719b586c63935a43f72ede9b323">  159</a></span><span class="preprocessor">#define ADC_FCS_FULL_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a513932f1daa786669adfdd4200a70ba7">  160</a></span><span class="preprocessor">#define ADC_FCS_FULL_MSB    _u(9)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aa337e1498a282a32e52f24caf26ef76a">  161</a></span><span class="preprocessor">#define ADC_FCS_FULL_LSB    _u(9)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aa5cd4947d0ef52484eb7862c29f11802">  162</a></span><span class="preprocessor">#define ADC_FCS_FULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">// Field       : ADC_FCS_EMPTY</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a770c2804febb3afa875093c1751a4744">  165</a></span><span class="preprocessor">#define ADC_FCS_EMPTY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#acdeb64fdb07e07a6ec4fdb400105029e">  166</a></span><span class="preprocessor">#define ADC_FCS_EMPTY_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#adb1767db3a46728ee22e0102804a17bd">  167</a></span><span class="preprocessor">#define ADC_FCS_EMPTY_MSB    _u(8)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a3d565939e9aa226a1aa67a91c231739b">  168</a></span><span class="preprocessor">#define ADC_FCS_EMPTY_LSB    _u(8)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a44920fa54dc00eed8a51c8c181ff09b5">  169</a></span><span class="preprocessor">#define ADC_FCS_EMPTY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">// Field       : ADC_FCS_DREQ_EN</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">// Description : If 1: assert DMA requests when FIFO contains data</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ab2d026b2929c2bdb0f2df62c8bcd47ac">  173</a></span><span class="preprocessor">#define ADC_FCS_DREQ_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a94a121ba8e4dc9065ebcff8e70873dce">  174</a></span><span class="preprocessor">#define ADC_FCS_DREQ_EN_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aeb30a45f0f6c6dc211654e562638bc0a">  175</a></span><span class="preprocessor">#define ADC_FCS_DREQ_EN_MSB    _u(3)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a42a657f1b3db4f3f3b94bfd675fc8202">  176</a></span><span class="preprocessor">#define ADC_FCS_DREQ_EN_LSB    _u(3)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a5c663a682e68a767f92b86e04ef509ed">  177</a></span><span class="preprocessor">#define ADC_FCS_DREQ_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// Field       : ADC_FCS_ERR</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">// Description : If 1: conversion error bit appears in the FIFO alongside the</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">//               result</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a694ae99c3cb41650f0934d0e8ee54d7f">  182</a></span><span class="preprocessor">#define ADC_FCS_ERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#abf78469fc8ff289938abdbce658a668f">  183</a></span><span class="preprocessor">#define ADC_FCS_ERR_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#affa885376c88067ab380ddf970af82cc">  184</a></span><span class="preprocessor">#define ADC_FCS_ERR_MSB    _u(2)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aae216f75210cf7929b43ef9316195d37">  185</a></span><span class="preprocessor">#define ADC_FCS_ERR_LSB    _u(2)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a8f993a6aeebb95ffe96a4c7edb1531aa">  186</a></span><span class="preprocessor">#define ADC_FCS_ERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">// Field       : ADC_FCS_SHIFT</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">// Description : If 1: FIFO results are right-shifted to be one byte in size.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">//               Enables DMA to byte buffers.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a35429007bbccd24d8c46159aa9b3b7bc">  191</a></span><span class="preprocessor">#define ADC_FCS_SHIFT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#afc73784350b3151ef1778ff0871e44b5">  192</a></span><span class="preprocessor">#define ADC_FCS_SHIFT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ace878106535f64e348f7463b7669c1c6">  193</a></span><span class="preprocessor">#define ADC_FCS_SHIFT_MSB    _u(1)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a60cb90c2ee6f83b1e55566d98f467ce6">  194</a></span><span class="preprocessor">#define ADC_FCS_SHIFT_LSB    _u(1)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a3192de2d71e2c7acbd076709677bf212">  195</a></span><span class="preprocessor">#define ADC_FCS_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">// Field       : ADC_FCS_EN</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">// Description : If 1: write result to the FIFO after each conversion.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#afe0d0dbf7a573d4a0a7568884a1ef785">  199</a></span><span class="preprocessor">#define ADC_FCS_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a7eb02a84f62a740cac34b8661b09cf2e">  200</a></span><span class="preprocessor">#define ADC_FCS_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a663258a53ddea9e3eed48f5dadf4266b">  201</a></span><span class="preprocessor">#define ADC_FCS_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a804b5ba6a0924cba41cc4138eabcaeb7">  202</a></span><span class="preprocessor">#define ADC_FCS_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aa035354db52e1f583acbeffb745f7f8c">  203</a></span><span class="preprocessor">#define ADC_FCS_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">// Register    : ADC_FIFO</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">// Description : Conversion result FIFO</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a36d6a7190467322d779f0c0a93eedaa6">  207</a></span><span class="preprocessor">#define ADC_FIFO_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a946cd5d491189430d1ac02aeba26546a">  208</a></span><span class="preprocessor">#define ADC_FIFO_BITS   _u(0x00008fff)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a9aef10f9816d91df32ba077f9588b018">  209</a></span><span class="preprocessor">#define ADC_FIFO_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">// Field       : ADC_FIFO_ERR</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">// Description : 1 if this particular sample experienced a conversion error.</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//               Remains in the same location if the sample is shifted.</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a2527cf0e475223264b23ab73ad1ecbee">  214</a></span><span class="preprocessor">#define ADC_FIFO_ERR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#abf0a5e0f51ea8c0f163986eeea40c0c1">  215</a></span><span class="preprocessor">#define ADC_FIFO_ERR_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ad59496cabd0309c9a3cb80c401e0588d">  216</a></span><span class="preprocessor">#define ADC_FIFO_ERR_MSB    _u(15)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a62482b0d5c3d25a3ce1f67511c5a8e18">  217</a></span><span class="preprocessor">#define ADC_FIFO_ERR_LSB    _u(15)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a226f75934f1361e51a39a368b42f4068">  218</a></span><span class="preprocessor">#define ADC_FIFO_ERR_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">// Field       : ADC_FIFO_VAL</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#abed6915f7e6bf05a35d82d517763d48a">  221</a></span><span class="preprocessor">#define ADC_FIFO_VAL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ae658b7af09310869681e8c07387156cb">  222</a></span><span class="preprocessor">#define ADC_FIFO_VAL_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#acf43d1e99d7d3e3aa51ff635ca0e15ac">  223</a></span><span class="preprocessor">#define ADC_FIFO_VAL_MSB    _u(11)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#adf78141adecd8d3b8c8026b5ea27659f">  224</a></span><span class="preprocessor">#define ADC_FIFO_VAL_LSB    _u(0)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#acf0abf700a16c69cd00e4fcf6f6643e3">  225</a></span><span class="preprocessor">#define ADC_FIFO_VAL_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">// Register    : ADC_DIV</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">// Description : Clock divider. If non-zero, CS_START_MANY will start</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">//               conversions</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">//               at regular intervals rather than back-to-back.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">//               The divider is reset when either of these fields are written.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">//               Total period is 1 + INT + FRAC / 256</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#adc28908ee1e2d481a0fc6d6a349e0358">  233</a></span><span class="preprocessor">#define ADC_DIV_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a374d90bf059c956dc8e1cca0a4de97fd">  234</a></span><span class="preprocessor">#define ADC_DIV_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a36c911f6ffa945c47eb15f6a3ae6ea5d">  235</a></span><span class="preprocessor">#define ADC_DIV_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">// Field       : ADC_DIV_INT</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// Description : Integer part of clock divisor.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#afb383c38eb2b1871af936fe5f33ee994">  239</a></span><span class="preprocessor">#define ADC_DIV_INT_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a639b7447d7b887f3aaf69950a113abc9">  240</a></span><span class="preprocessor">#define ADC_DIV_INT_BITS   _u(0x00ffff00)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a56a2698cb7eada1bbd95e5712440a003">  241</a></span><span class="preprocessor">#define ADC_DIV_INT_MSB    _u(23)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a3638f5527454d8cbcae6f55317d08f1b">  242</a></span><span class="preprocessor">#define ADC_DIV_INT_LSB    _u(8)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a17085cab49f9ce6179f4452abb68df80">  243</a></span><span class="preprocessor">#define ADC_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">// Field       : ADC_DIV_FRAC</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">// Description : Fractional part of clock divisor. First-order delta-sigma.</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a94177bcc17a19335904222708062ac3d">  247</a></span><span class="preprocessor">#define ADC_DIV_FRAC_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ad0c9105f311dfe1cad1f65813c03842c">  248</a></span><span class="preprocessor">#define ADC_DIV_FRAC_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aff1726df639ae3f8d011fae41e78bd40">  249</a></span><span class="preprocessor">#define ADC_DIV_FRAC_MSB    _u(7)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a7f9b23259170783a1e0961186c7afa5d">  250</a></span><span class="preprocessor">#define ADC_DIV_FRAC_LSB    _u(0)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac1370ea03da8fbe84fc0e5456d58dbf5">  251</a></span><span class="preprocessor">#define ADC_DIV_FRAC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">// Register    : ADC_INTR</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">// Description : Raw Interrupts</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#af22ee2e833aced9352dfd97a6da4054a">  255</a></span><span class="preprocessor">#define ADC_INTR_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a2f99e9e5f19b66c160dec15f5f211694">  256</a></span><span class="preprocessor">#define ADC_INTR_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aa5dd1b58ea8b5d0e080accc4b38dce89">  257</a></span><span class="preprocessor">#define ADC_INTR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">// Field       : ADC_INTR_FIFO</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">// Description : Triggered when the sample FIFO reaches a certain level.</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">//               This level can be programmed via the FCS_THRESH field.</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a145ee53766290c738a524c19b43b174f">  262</a></span><span class="preprocessor">#define ADC_INTR_FIFO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#af447394afc675ce82f3581c20ee83f1c">  263</a></span><span class="preprocessor">#define ADC_INTR_FIFO_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a6ad389247cc184a43f3b82a3976e714a">  264</a></span><span class="preprocessor">#define ADC_INTR_FIFO_MSB    _u(0)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aad944593772b2c1fff09b3be0177a543">  265</a></span><span class="preprocessor">#define ADC_INTR_FIFO_LSB    _u(0)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a6f382c580211b469f412fa47b74f4e1b">  266</a></span><span class="preprocessor">#define ADC_INTR_FIFO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">// Register    : ADC_INTE</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">// Description : Interrupt Enable</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a0a6507540c8c27e9a4b1bbcc8bee9a3c">  270</a></span><span class="preprocessor">#define ADC_INTE_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a56159e49d24e26df4efb7209621e4cfc">  271</a></span><span class="preprocessor">#define ADC_INTE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a9c81e750961ceeca3bf8242f04b340ea">  272</a></span><span class="preprocessor">#define ADC_INTE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">// Field       : ADC_INTE_FIFO</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">// Description : Triggered when the sample FIFO reaches a certain level.</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">//               This level can be programmed via the FCS_THRESH field.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a6d774b0b207a7eb336a13c02f8f5587f">  277</a></span><span class="preprocessor">#define ADC_INTE_FIFO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a9ec450f5850c776dd7fac030d221f1cd">  278</a></span><span class="preprocessor">#define ADC_INTE_FIFO_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aa6654618fc4abe71ffbd4753996ae064">  279</a></span><span class="preprocessor">#define ADC_INTE_FIFO_MSB    _u(0)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#af061561c89cef2fc7a3db54e89ab5682">  280</a></span><span class="preprocessor">#define ADC_INTE_FIFO_LSB    _u(0)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a83107d3341b0821ec407aa9faffaf0bd">  281</a></span><span class="preprocessor">#define ADC_INTE_FIFO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">// Register    : ADC_INTF</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// Description : Interrupt Force</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a8e23452a038e0aa09d06857633063c74">  285</a></span><span class="preprocessor">#define ADC_INTF_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a9f38a0df95b83042ae8ac5f8a0cbb98c">  286</a></span><span class="preprocessor">#define ADC_INTF_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac47ef6969fd649e1a2f091fc93ea3a53">  287</a></span><span class="preprocessor">#define ADC_INTF_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">// Field       : ADC_INTF_FIFO</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">// Description : Triggered when the sample FIFO reaches a certain level.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">//               This level can be programmed via the FCS_THRESH field.</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#aaf1fb4b6ecf19fca285c2c44de6b0e80">  292</a></span><span class="preprocessor">#define ADC_INTF_FIFO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a35a96b0a031c9da74d01d61b37530223">  293</a></span><span class="preprocessor">#define ADC_INTF_FIFO_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac3ecf9dbfe15fd2d42a0632f9a0709b9">  294</a></span><span class="preprocessor">#define ADC_INTF_FIFO_MSB    _u(0)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a972ffabd7ae5f6abe2d01fd14f079ddf">  295</a></span><span class="preprocessor">#define ADC_INTF_FIFO_LSB    _u(0)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a199731a0574fe3d5199e702610b0e246">  296</a></span><span class="preprocessor">#define ADC_INTF_FIFO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// Register    : ADC_INTS</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// Description : Interrupt status after masking &amp; forcing</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ae082201547bb349ee98a52188d2b00cd">  300</a></span><span class="preprocessor">#define ADC_INTS_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ac2f40c217bb74f2ddcc2875fa1448a04">  301</a></span><span class="preprocessor">#define ADC_INTS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#ab51054f973e8da97ea78f755610bd775">  302</a></span><span class="preprocessor">#define ADC_INTS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">// Field       : ADC_INTS_FIFO</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// Description : Triggered when the sample FIFO reaches a certain level.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">//               This level can be programmed via the FCS_THRESH field.</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a1d7ec654b58e5b264b6a49b569441c07">  307</a></span><span class="preprocessor">#define ADC_INTS_FIFO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#adcc82f598bcc7bdfd3bc616039285787">  308</a></span><span class="preprocessor">#define ADC_INTS_FIFO_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a145f0002927bd9fd83e5584b7d5810ff">  309</a></span><span class="preprocessor">#define ADC_INTS_FIFO_MSB    _u(0)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a54eed241e41d7b9f0ee3dd1f7928adf3">  310</a></span><span class="preprocessor">#define ADC_INTS_FIFO_LSB    _u(0)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html#a033bdd47817e799983499f08fa98e6a1">  311</a></span><span class="preprocessor">#define ADC_INTS_FIFO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_ADC_H</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2adc_8h.html">adc.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
