

================================================================
== Vivado HLS Report for 'exec_1'
================================================================
* Date:           Tue Nov  9 10:54:09 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_fir
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.291 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 3.000 ns | 3.000 ns |    2|    2| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%h_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %h_0_V_read)" [./fir.h:47]   --->   Operation 3 'read' 'h_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%s_x1_V_0_load = load i32* @s_x1_V_0, align 4" [./fir.h:49]   --->   Operation 4 'load' 's_x1_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (2.29ns)   --->   "%mul_ln68 = mul i32 %s_x1_V_0_load, %h_0_V_read_1" [./fir.h:54]   --->   Operation 5 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x_in_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%s_x_V_0_load = load i32* @s_x_V_0, align 4" [./fir.h:50]   --->   Operation 7 'load' 's_x_V_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "store i32 %s_x_V_0_load, i32* @s_x1_V_0, align 4" [./fir.h:50]   --->   Operation 8 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%x_in_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %x_in_V)" [./fir.h:51]   --->   Operation 9 'read' 'x_in_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "store i32 %x_in_V_read, i32* @s_x_V_0, align 4" [./fir.h:51]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%s_y1_V_0_load = load i32* @s_y1_V_0, align 4" [./fir.h:52]   --->   Operation 11 'load' 's_y1_V_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%s_y0_V_0_load = load i32* @s_y0_V_0, align 4" [./fir.h:53]   --->   Operation 12 'load' 's_y0_V_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "store i32 %s_y0_V_0_load, i32* @s_y1_V_0, align 4" [./fir.h:53]   --->   Operation 13 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (2.29ns)   --->   "%mul_ln68 = mul i32 %s_x1_V_0_load, %h_0_V_read_1" [./fir.h:54]   --->   Operation 14 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "store i32 %mul_ln68, i32* @s_y0_V_0, align 4" [./fir.h:54]   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %s_x1_V_0_load, 0" [./fir.h:55]   --->   Operation 16 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %s_y1_V_0_load, 1" [./fir.h:55]   --->   Operation 17 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [./fir.h:55]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	wire read on port 'h_0_V_read' (./fir.h:47) [9]  (0 ns)
	'mul' operation ('mul_ln68', ./fir.h:54) [18]  (2.29 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln68', ./fir.h:54) [18]  (2.29 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
