vendor_name = ModelSim
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test5.mif
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test5.asm
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test4.mif
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test4.asm
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test3.mif
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test3.asm
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test2.mif
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test2.hex
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test2.asm
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test1.mif
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test1.hex
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test1.asm
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3.sdc
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll.sip
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll.qip
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll.v
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll/Pll_0002.v
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll/Pll_0002.qip
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/SevenSeg.v
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tb_project3.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/mux_2hb.tdf
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_qgl1.tdf
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/decode_5la.tdf
source_file = 1, C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/decode_u0a.tdf
design_name = project3_frame
instance = comp, \HEX0[0]~output , HEX0[0]~output, project3_frame, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, project3_frame, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, project3_frame, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, project3_frame, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, project3_frame, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, project3_frame, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, project3_frame, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, project3_frame, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, project3_frame, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, project3_frame, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, project3_frame, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, project3_frame, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, project3_frame, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, project3_frame, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, project3_frame, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, project3_frame, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, project3_frame, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, project3_frame, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, project3_frame, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, project3_frame, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, project3_frame, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, project3_frame, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, project3_frame, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, project3_frame, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, project3_frame, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, project3_frame, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, project3_frame, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, project3_frame, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, project3_frame, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, project3_frame, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, project3_frame, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, project3_frame, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, project3_frame, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, project3_frame, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, project3_frame, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, project3_frame, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, project3_frame, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, project3_frame, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, project3_frame, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, project3_frame, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, project3_frame, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, project3_frame, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, project3_frame, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, project3_frame, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, project3_frame, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, project3_frame, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, project3_frame, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, project3_frame, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, project3_frame, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, project3_frame, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, project3_frame, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, project3_frame, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, project3_frame, 1
instance = comp, \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, project3_frame, 1
instance = comp, \RESET_N~input , RESET_N~input, project3_frame, 1
instance = comp, \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, project3_frame, 1
instance = comp, \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, project3_frame, 1
instance = comp, \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, project3_frame, 1
instance = comp, \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[29] , dmem_rtl_0_bypass[29], project3_frame, 1
instance = comp, \PC_FE[2]~0 , PC_FE[2]~0, project3_frame, 1
instance = comp, \imem~0feeder , imem~0feeder, project3_frame, 1
instance = comp, \imem~0 , imem~0, project3_frame, 1
instance = comp, \Add0~5 , Add0~5, project3_frame, 1
instance = comp, \PC_FE[3] , PC_FE[3], project3_frame, 1
instance = comp, \PC_FE[4]~DUPLICATE , PC_FE[4]~DUPLICATE, project3_frame, 1
instance = comp, \PC_FE[7]~DUPLICATE , PC_FE[7]~DUPLICATE, project3_frame, 1
instance = comp, \PC_FE[8]~_wirecell , PC_FE[8]~_wirecell, project3_frame, 1
instance = comp, \PC_FE[13]~DUPLICATE , PC_FE[13]~DUPLICATE, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a29 , imem_rtl_0|auto_generated|ram_block1a29, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a61 , imem_rtl_0|auto_generated|ram_block1a61, project3_frame, 1
instance = comp, \imem~6 , imem~6, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a62 , imem_rtl_0|auto_generated|ram_block1a62, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a30 , imem_rtl_0|auto_generated|ram_block1a30, project3_frame, 1
instance = comp, \imem~5 , imem~5, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a31 , imem_rtl_0|auto_generated|ram_block1a31, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a63 , imem_rtl_0|auto_generated|ram_block1a63, project3_frame, 1
instance = comp, \imem~2 , imem~2, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a60 , imem_rtl_0|auto_generated|ram_block1a60, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a28 , imem_rtl_0|auto_generated|ram_block1a28, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0 , imem_rtl_0|auto_generated|mux2|l1_w28_n0_mux_dataout~0, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a58 , imem_rtl_0|auto_generated|ram_block1a58, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a26 , imem_rtl_0|auto_generated|ram_block1a26, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a59 , imem_rtl_0|auto_generated|ram_block1a59, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a27 , imem_rtl_0|auto_generated|ram_block1a27, project3_frame, 1
instance = comp, \stall_pipe~0 , stall_pipe~0, project3_frame, 1
instance = comp, \stall_pipe~1 , stall_pipe~1, project3_frame, 1
instance = comp, \PC_FE[2] , PC_FE[2], project3_frame, 1
instance = comp, \Add0~9 , Add0~9, project3_frame, 1
instance = comp, \PC_FE[4] , PC_FE[4], project3_frame, 1
instance = comp, \Add0~13 , Add0~13, project3_frame, 1
instance = comp, \PC_FE[5] , PC_FE[5], project3_frame, 1
instance = comp, \Add0~17 , Add0~17, project3_frame, 1
instance = comp, \PC_FE[6] , PC_FE[6], project3_frame, 1
instance = comp, \Add0~21 , Add0~21, project3_frame, 1
instance = comp, \PC_FE[7] , PC_FE[7], project3_frame, 1
instance = comp, \Add0~25 , Add0~25, project3_frame, 1
instance = comp, \PC_FE[8]~1 , PC_FE[8]~1, project3_frame, 1
instance = comp, \PC_FE[8] , PC_FE[8], project3_frame, 1
instance = comp, \Add0~29 , Add0~29, project3_frame, 1
instance = comp, \PC_FE[9] , PC_FE[9], project3_frame, 1
instance = comp, \Add0~33 , Add0~33, project3_frame, 1
instance = comp, \PC_FE[10] , PC_FE[10], project3_frame, 1
instance = comp, \Add0~37 , Add0~37, project3_frame, 1
instance = comp, \PC_FE[11] , PC_FE[11], project3_frame, 1
instance = comp, \Add0~41 , Add0~41, project3_frame, 1
instance = comp, \PC_FE[12] , PC_FE[12], project3_frame, 1
instance = comp, \Add0~45 , Add0~45, project3_frame, 1
instance = comp, \PC_FE[13] , PC_FE[13], project3_frame, 1
instance = comp, \Add0~49 , Add0~49, project3_frame, 1
instance = comp, \PC_FE[14] , PC_FE[14], project3_frame, 1
instance = comp, \Add0~1 , Add0~1, project3_frame, 1
instance = comp, \PC_FE[15] , PC_FE[15], project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|address_reg_a[0] , imem_rtl_0|auto_generated|address_reg_a[0], project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a53 , imem_rtl_0|auto_generated|ram_block1a53, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a21 , imem_rtl_0|auto_generated|ram_block1a21, project3_frame, 1
instance = comp, \imem~7 , imem~7, project3_frame, 1
instance = comp, \op2_ID[3] , op2_ID[3], project3_frame, 1
instance = comp, \op1_ID[3] , op1_ID[3], project3_frame, 1
instance = comp, \imem~3 , imem~3, project3_frame, 1
instance = comp, \op1_ID[2] , op1_ID[2], project3_frame, 1
instance = comp, \imem~1 , imem~1, project3_frame, 1
instance = comp, \op1_ID[1] , op1_ID[1], project3_frame, 1
instance = comp, \op1_ID[5] , op1_ID[5], project3_frame, 1
instance = comp, \imem~4 , imem~4, project3_frame, 1
instance = comp, \op1_ID[0] , op1_ID[0], project3_frame, 1
instance = comp, \op1_ID[4] , op1_ID[4], project3_frame, 1
instance = comp, \aluout_EX_r[12]~0 , aluout_EX_r[12]~0, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a51 , imem_rtl_0|auto_generated|ram_block1a51, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a19 , imem_rtl_0|auto_generated|ram_block1a19, project3_frame, 1
instance = comp, \imem~8 , imem~8, project3_frame, 1
instance = comp, \op2_ID[1] , op2_ID[1], project3_frame, 1
instance = comp, \Equal8~0 , Equal8~0, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a23 , imem_rtl_0|auto_generated|ram_block1a23, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a55 , imem_rtl_0|auto_generated|ram_block1a55, project3_frame, 1
instance = comp, \imem~11 , imem~11, project3_frame, 1
instance = comp, \op2_ID[5] , op2_ID[5], project3_frame, 1
instance = comp, \op2_ID[3]~DUPLICATE , op2_ID[3]~DUPLICATE, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a20 , imem_rtl_0|auto_generated|ram_block1a20, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a52 , imem_rtl_0|auto_generated|ram_block1a52, project3_frame, 1
instance = comp, \imem~12 , imem~12, project3_frame, 1
instance = comp, \op2_ID[2] , op2_ID[2], project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a18 , imem_rtl_0|auto_generated|ram_block1a18, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a50 , imem_rtl_0|auto_generated|ram_block1a50, project3_frame, 1
instance = comp, \imem~10 , imem~10, project3_frame, 1
instance = comp, \op2_ID[0] , op2_ID[0], project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a54 , imem_rtl_0|auto_generated|ram_block1a54, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a22 , imem_rtl_0|auto_generated|ram_block1a22, project3_frame, 1
instance = comp, \imem~9 , imem~9, project3_frame, 1
instance = comp, \op2_ID[4] , op2_ID[4], project3_frame, 1
instance = comp, \aluout_EX_r[12]~2 , aluout_EX_r[12]~2, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a57 , imem_rtl_0|auto_generated|ram_block1a57, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a25 , imem_rtl_0|auto_generated|ram_block1a25, project3_frame, 1
instance = comp, \imem~13 , imem~13, project3_frame, 1
instance = comp, \op2_ID[7] , op2_ID[7], project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a24 , imem_rtl_0|auto_generated|ram_block1a24, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a56 , imem_rtl_0|auto_generated|ram_block1a56, project3_frame, 1
instance = comp, \imem~14 , imem~14, project3_frame, 1
instance = comp, \op2_ID[6] , op2_ID[6], project3_frame, 1
instance = comp, \aluout_EX[20]~0 , aluout_EX[20]~0, project3_frame, 1
instance = comp, \aluout_EX_r[3]~3 , aluout_EX_r[3]~3, project3_frame, 1
instance = comp, \aluout_EX_r[3]~1 , aluout_EX_r[3]~1, project3_frame, 1
instance = comp, \aluout_EX_r[12]~4 , aluout_EX_r[12]~4, project3_frame, 1
instance = comp, \aluout_EX_r[15]~5 , aluout_EX_r[15]~5, project3_frame, 1
instance = comp, \aluout_EX_r[15]~6 , aluout_EX_r[15]~6, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a32 , imem_rtl_0|auto_generated|ram_block1a32, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a35 , imem_rtl_0|auto_generated|ram_block1a35, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a34 , imem_rtl_0|auto_generated|ram_block1a34, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a33 , imem_rtl_0|auto_generated|ram_block1a33, project3_frame, 1
instance = comp, \Mux32~0 , Mux32~0, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a2 , imem_rtl_0|auto_generated|ram_block1a2, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a3 , imem_rtl_0|auto_generated|ram_block1a3, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a1 , imem_rtl_0|auto_generated|ram_block1a1, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a0 , imem_rtl_0|auto_generated|ram_block1a0, project3_frame, 1
instance = comp, \Mux32~1 , Mux32~1, project3_frame, 1
instance = comp, \Mux32~2 , Mux32~2, project3_frame, 1
instance = comp, \regval2_ID[7]~DUPLICATE , regval2_ID[7]~DUPLICATE, project3_frame, 1
instance = comp, \regval2_EX[7]~feeder , regval2_EX[7]~feeder, project3_frame, 1
instance = comp, \regval2_EX[7] , regval2_EX[7], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[43]~feeder , dmem_rtl_0_bypass[43]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[43] , dmem_rtl_0_bypass[43], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder , dmem_rtl_0|auto_generated|address_reg_b[0]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|address_reg_b[0] , dmem_rtl_0|auto_generated|address_reg_b[0], project3_frame, 1
instance = comp, \dmem~0feeder , dmem~0feeder, project3_frame, 1
instance = comp, \dmem~0 , dmem~0, project3_frame, 1
instance = comp, \aluout_EX[15]~DUPLICATE , aluout_EX[15]~DUPLICATE, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 , imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0, project3_frame, 1
instance = comp, \Equal6~0 , Equal6~0, project3_frame, 1
instance = comp, \Equal6~1 , Equal6~1, project3_frame, 1
instance = comp, \ctrlsig_ID[1] , ctrlsig_ID[1], project3_frame, 1
instance = comp, \ctrlsig_EX[1] , ctrlsig_EX[1], project3_frame, 1
instance = comp, \dmem~42 , dmem~42, project3_frame, 1
instance = comp, \aluout_EX_r[3]~62 , aluout_EX_r[3]~62, project3_frame, 1
instance = comp, \aluout_EX_r[31]~63 , aluout_EX_r[31]~63, project3_frame, 1
instance = comp, \regval2_EX[28]~feeder , regval2_EX[28]~feeder, project3_frame, 1
instance = comp, \regval2_EX[28] , regval2_EX[28], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[85] , dmem_rtl_0_bypass[85], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[86]~feeder , dmem_rtl_0_bypass[86]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[86] , dmem_rtl_0_bypass[86], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|decode2|eq_node[1] , dmem_rtl_0|auto_generated|decode2|eq_node[1], project3_frame, 1
instance = comp, \aluout_EX_r[3]~46 , aluout_EX_r[3]~46, project3_frame, 1
instance = comp, \aluout_EX_r[3]~47 , aluout_EX_r[3]~47, project3_frame, 1
instance = comp, \regval2_ID[3] , regval2_ID[3], project3_frame, 1
instance = comp, \regval2_EX[3] , regval2_EX[3], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[35] , dmem_rtl_0_bypass[35], project3_frame, 1
instance = comp, \regval2_ID[4]~DUPLICATE , regval2_ID[4]~DUPLICATE, project3_frame, 1
instance = comp, \regval2_EX[4] , regval2_EX[4], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[37] , dmem_rtl_0_bypass[37], project3_frame, 1
instance = comp, \aluout_EX_r[0]~156 , aluout_EX_r[0]~156, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a38 , imem_rtl_0|auto_generated|ram_block1a38, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a37 , imem_rtl_0|auto_generated|ram_block1a37, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a36 , imem_rtl_0|auto_generated|ram_block1a36, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a39 , imem_rtl_0|auto_generated|ram_block1a39, project3_frame, 1
instance = comp, \Mux29~0 , Mux29~0, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a6 , imem_rtl_0|auto_generated|ram_block1a6, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a7 , imem_rtl_0|auto_generated|ram_block1a7, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a4 , imem_rtl_0|auto_generated|ram_block1a4, project3_frame, 1
instance = comp, \imem_rtl_0|auto_generated|ram_block1a5 , imem_rtl_0|auto_generated|ram_block1a5, project3_frame, 1
instance = comp, \Mux29~1 , Mux29~1, project3_frame, 1
instance = comp, \Mux29~2 , Mux29~2, project3_frame, 1
instance = comp, \regval1_ID[0] , regval1_ID[0], project3_frame, 1
instance = comp, \aluout_EX_r[0]~161 , aluout_EX_r[0]~161, project3_frame, 1
instance = comp, \regval2_ID[23] , regval2_ID[23], project3_frame, 1
instance = comp, \regval2_EX[23] , regval2_EX[23], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[40]~feeder , dmem_rtl_0_bypass[40]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[40] , dmem_rtl_0_bypass[40], project3_frame, 1
instance = comp, \wr_reg_ID_w~0 , wr_reg_ID_w~0, project3_frame, 1
instance = comp, \Equal7~0 , Equal7~0, project3_frame, 1
instance = comp, \wr_reg_ID_w~1 , wr_reg_ID_w~1, project3_frame, 1
instance = comp, \ctrlsig_ID[0] , ctrlsig_ID[0], project3_frame, 1
instance = comp, \ctrlsig_EX[0] , ctrlsig_EX[0], project3_frame, 1
instance = comp, \regs[0][5]~DUPLICATE , regs[0][5]~DUPLICATE, project3_frame, 1
instance = comp, \regval2_ID[5] , regval2_ID[5], project3_frame, 1
instance = comp, \regval2_EX[5] , regval2_EX[5], project3_frame, 1
instance = comp, \regval2_ID[6] , regval2_ID[6], project3_frame, 1
instance = comp, \regval2_EX[6] , regval2_EX[6], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[41]~feeder , dmem_rtl_0_bypass[41]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[41] , dmem_rtl_0_bypass[41], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[42]~feeder , dmem_rtl_0_bypass[42]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[42] , dmem_rtl_0_bypass[42], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[46]~feeder , dmem_rtl_0_bypass[46]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[46] , dmem_rtl_0_bypass[46], project3_frame, 1
instance = comp, \regval2_ID[8] , regval2_ID[8], project3_frame, 1
instance = comp, \regval2_EX[8] , regval2_EX[8], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[45]~feeder , dmem_rtl_0_bypass[45]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[45] , dmem_rtl_0_bypass[45], project3_frame, 1
instance = comp, \regval2_ID[9]~DUPLICATE , regval2_ID[9]~DUPLICATE, project3_frame, 1
instance = comp, \regval2_EX[9] , regval2_EX[9], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[47]~feeder , dmem_rtl_0_bypass[47]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[47] , dmem_rtl_0_bypass[47], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[48]~feeder , dmem_rtl_0_bypass[48]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[48] , dmem_rtl_0_bypass[48], project3_frame, 1
instance = comp, \aluout_EX[6]~DUPLICATE , aluout_EX[6]~DUPLICATE, project3_frame, 1
instance = comp, \regval2_EX[10] , regval2_EX[10], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[49]~feeder , dmem_rtl_0_bypass[49]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[49] , dmem_rtl_0_bypass[49], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[50]~feeder , dmem_rtl_0_bypass[50]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[50] , dmem_rtl_0_bypass[50], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[52]~feeder , dmem_rtl_0_bypass[52]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[52] , dmem_rtl_0_bypass[52], project3_frame, 1
instance = comp, \regval2_ID[11] , regval2_ID[11], project3_frame, 1
instance = comp, \regval2_EX[11]~feeder , regval2_EX[11]~feeder, project3_frame, 1
instance = comp, \regval2_EX[11] , regval2_EX[11], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[51]~feeder , dmem_rtl_0_bypass[51]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[51] , dmem_rtl_0_bypass[51], project3_frame, 1
instance = comp, \aluout_EX[12] , aluout_EX[12], project3_frame, 1
instance = comp, \regval2_ID[13] , regval2_ID[13], project3_frame, 1
instance = comp, \regval2_EX[13] , regval2_EX[13], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[55] , dmem_rtl_0_bypass[55], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[56]~feeder , dmem_rtl_0_bypass[56]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[56] , dmem_rtl_0_bypass[56], project3_frame, 1
instance = comp, \regval2_EX[14]~feeder , regval2_EX[14]~feeder, project3_frame, 1
instance = comp, \regval2_EX[14] , regval2_EX[14], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a14 , dmem_rtl_0|auto_generated|ram_block1a14, project3_frame, 1
instance = comp, \aluout_EX[7] , aluout_EX[7], project3_frame, 1
instance = comp, \aluout_EX[14]~DUPLICATE , aluout_EX[14]~DUPLICATE, project3_frame, 1
instance = comp, \dmem~43 , dmem~43, project3_frame, 1
instance = comp, \aluout_EX[3]~DUPLICATE , aluout_EX[3]~DUPLICATE, project3_frame, 1
instance = comp, \dmem~34 , dmem~34, project3_frame, 1
instance = comp, \aluout_EX[9] , aluout_EX[9], project3_frame, 1
instance = comp, \dmem~33 , dmem~33, project3_frame, 1
instance = comp, \dmem~44 , dmem~44, project3_frame, 1
instance = comp, \dmem~15 , dmem~15, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a46 , dmem_rtl_0|auto_generated|ram_block1a46, project3_frame, 1
instance = comp, \rd_val_MEM_w[14]~17 , rd_val_MEM_w[14]~17, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[58]~feeder , dmem_rtl_0_bypass[58]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[58] , dmem_rtl_0_bypass[58], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[57]~feeder , dmem_rtl_0_bypass[57]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[57] , dmem_rtl_0_bypass[57], project3_frame, 1
instance = comp, \rd_val_MEM_w[14]~18 , rd_val_MEM_w[14]~18, project3_frame, 1
instance = comp, \ctrlsig_EX[2] , ctrlsig_EX[2], project3_frame, 1
instance = comp, \regval_MEM[14] , regval_MEM[14], project3_frame, 1
instance = comp, \regs[0][14] , regs[0][14], project3_frame, 1
instance = comp, \regval2_ID[14] , regval2_ID[14], project3_frame, 1
instance = comp, \regval1_ID[14] , regval1_ID[14], project3_frame, 1
instance = comp, \regval2_ID[13]~DUPLICATE , regval2_ID[13]~DUPLICATE, project3_frame, 1
instance = comp, \regval2_ID[12] , regval2_ID[12], project3_frame, 1
instance = comp, \regval1_ID[12] , regval1_ID[12], project3_frame, 1
instance = comp, \regval1_ID[10] , regval1_ID[10], project3_frame, 1
instance = comp, \regval2_ID[9] , regval2_ID[9], project3_frame, 1
instance = comp, \regs[0][7]~DUPLICATE , regs[0][7]~DUPLICATE, project3_frame, 1
instance = comp, \regval1_ID[7]~DUPLICATE , regval1_ID[7]~DUPLICATE, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[12] , dmem_rtl_0_bypass[12], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[16] , dmem_rtl_0_bypass[16], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[11] , dmem_rtl_0_bypass[11], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[14] , dmem_rtl_0_bypass[14], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[15] , dmem_rtl_0_bypass[15], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[13] , dmem_rtl_0_bypass[13], project3_frame, 1
instance = comp, \dmem~38 , dmem~38, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[0] , dmem_rtl_0_bypass[0], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[4] , dmem_rtl_0_bypass[4], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[3] , dmem_rtl_0_bypass[3], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[1] , dmem_rtl_0_bypass[1], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[2] , dmem_rtl_0_bypass[2], project3_frame, 1
instance = comp, \dmem~39 , dmem~39, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[5] , dmem_rtl_0_bypass[5], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[8] , dmem_rtl_0_bypass[8], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[10] , dmem_rtl_0_bypass[10], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[6] , dmem_rtl_0_bypass[6], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[9] , dmem_rtl_0_bypass[9], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[7] , dmem_rtl_0_bypass[7], project3_frame, 1
instance = comp, \dmem~40 , dmem~40, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[34]~feeder , dmem_rtl_0_bypass[34]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[34] , dmem_rtl_0_bypass[34], project3_frame, 1
instance = comp, \rd_val_MEM_w[2]~63 , rd_val_MEM_w[2]~63, project3_frame, 1
instance = comp, \regval2_ID[2]~DUPLICATE , regval2_ID[2]~DUPLICATE, project3_frame, 1
instance = comp, \regval2_EX[2] , regval2_EX[2], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[33]~feeder , dmem_rtl_0_bypass[33]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[33] , dmem_rtl_0_bypass[33], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a2 , dmem_rtl_0|auto_generated|ram_block1a2, project3_frame, 1
instance = comp, \dmem~3 , dmem~3, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a34 , dmem_rtl_0|auto_generated|ram_block1a34, project3_frame, 1
instance = comp, \rd_val_MEM_w[2]~62 , rd_val_MEM_w[2]~62, project3_frame, 1
instance = comp, \KEY[2]~input , KEY[2]~input, project3_frame, 1
instance = comp, \rd_val_MEM_w[2]~64 , rd_val_MEM_w[2]~64, project3_frame, 1
instance = comp, \regval_MEM[2] , regval_MEM[2], project3_frame, 1
instance = comp, \regs[0][2] , regs[0][2], project3_frame, 1
instance = comp, \regval1_ID[2] , regval1_ID[2], project3_frame, 1
instance = comp, \regval2_ID[1] , regval2_ID[1], project3_frame, 1
instance = comp, \regval2_EX[1] , regval2_EX[1], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[31] , dmem_rtl_0_bypass[31], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a1 , dmem_rtl_0|auto_generated|ram_block1a1, project3_frame, 1
instance = comp, \dmem~2 , dmem~2, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a33 , dmem_rtl_0|auto_generated|ram_block1a33, project3_frame, 1
instance = comp, \rd_val_MEM_w[1]~0 , rd_val_MEM_w[1]~0, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[32]~feeder , dmem_rtl_0_bypass[32]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[32] , dmem_rtl_0_bypass[32], project3_frame, 1
instance = comp, \rd_val_MEM_w[1]~1 , rd_val_MEM_w[1]~1, project3_frame, 1
instance = comp, \KEY[1]~input , KEY[1]~input, project3_frame, 1
instance = comp, \rd_val_MEM_w[1]~2 , rd_val_MEM_w[1]~2, project3_frame, 1
instance = comp, \aluout_EX_r[1]~157 , aluout_EX_r[1]~157, project3_frame, 1
instance = comp, \ShiftRight0~17 , ShiftRight0~17, project3_frame, 1
instance = comp, \regval1_ID[7] , regval1_ID[7], project3_frame, 1
instance = comp, \ShiftRight0~31 , ShiftRight0~31, project3_frame, 1
instance = comp, \regval2_ID[16] , regval2_ID[16], project3_frame, 1
instance = comp, \regval2_EX[16] , regval2_EX[16], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[61] , dmem_rtl_0_bypass[61], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a48 , dmem_rtl_0|auto_generated|ram_block1a48, project3_frame, 1
instance = comp, \dmem~17 , dmem~17, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a16 , dmem_rtl_0|auto_generated|ram_block1a16, project3_frame, 1
instance = comp, \rd_val_MEM_w[16]~13 , rd_val_MEM_w[16]~13, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[62]~feeder , dmem_rtl_0_bypass[62]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[62] , dmem_rtl_0_bypass[62], project3_frame, 1
instance = comp, \rd_val_MEM_w[16]~14 , rd_val_MEM_w[16]~14, project3_frame, 1
instance = comp, \aluout_EX[20]~1 , aluout_EX[20]~1, project3_frame, 1
instance = comp, \aluout_EX[20]~3 , aluout_EX[20]~3, project3_frame, 1
instance = comp, \regval2_ID[15] , regval2_ID[15], project3_frame, 1
instance = comp, \Add1~97 , Add1~97, project3_frame, 1
instance = comp, \Add1~93 , Add1~93, project3_frame, 1
instance = comp, \Add1~73 , Add1~73, project3_frame, 1
instance = comp, \ShiftLeft0~14 , ShiftLeft0~14, project3_frame, 1
instance = comp, \ShiftLeft0~32 , ShiftLeft0~32, project3_frame, 1
instance = comp, \ShiftLeft0~30 , ShiftLeft0~30, project3_frame, 1
instance = comp, \ShiftLeft0~13 , ShiftLeft0~13, project3_frame, 1
instance = comp, \regval1_ID[4] , regval1_ID[4], project3_frame, 1
instance = comp, \ShiftLeft0~12 , ShiftLeft0~12, project3_frame, 1
instance = comp, \aluout_EX_r[16]~111 , aluout_EX_r[16]~111, project3_frame, 1
instance = comp, \regval2_ID[19] , regval2_ID[19], project3_frame, 1
instance = comp, \regval2_EX[19] , regval2_EX[19], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[67]~feeder , dmem_rtl_0_bypass[67]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[67] , dmem_rtl_0_bypass[67], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[68]~feeder , dmem_rtl_0_bypass[68]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[68] , dmem_rtl_0_bypass[68], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a51 , dmem_rtl_0|auto_generated|ram_block1a51, project3_frame, 1
instance = comp, \dmem~20 , dmem~20, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a19 , dmem_rtl_0|auto_generated|ram_block1a19, project3_frame, 1
instance = comp, \rd_val_MEM_w[19]~31 , rd_val_MEM_w[19]~31, project3_frame, 1
instance = comp, \rd_val_MEM_w[19]~32 , rd_val_MEM_w[19]~32, project3_frame, 1
instance = comp, \regval2_EX[18] , regval2_EX[18], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[65] , dmem_rtl_0_bypass[65], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a50 , dmem_rtl_0|auto_generated|ram_block1a50, project3_frame, 1
instance = comp, \dmem~19 , dmem~19, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a18 , dmem_rtl_0|auto_generated|ram_block1a18, project3_frame, 1
instance = comp, \rd_val_MEM_w[18]~41 , rd_val_MEM_w[18]~41, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[66]~feeder , dmem_rtl_0_bypass[66]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[66] , dmem_rtl_0_bypass[66], project3_frame, 1
instance = comp, \rd_val_MEM_w[18]~42 , rd_val_MEM_w[18]~42, project3_frame, 1
instance = comp, \regval1_ID[18] , regval1_ID[18], project3_frame, 1
instance = comp, \regval2_ID[2] , regval2_ID[2], project3_frame, 1
instance = comp, \ShiftRight0~34 , ShiftRight0~34, project3_frame, 1
instance = comp, \ShiftLeft0~6 , ShiftLeft0~6, project3_frame, 1
instance = comp, \regval2_ID[25]~feeder , regval2_ID[25]~feeder, project3_frame, 1
instance = comp, \regval2_ID[25] , regval2_ID[25], project3_frame, 1
instance = comp, \regval2_EX[25] , regval2_EX[25], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[79]~feeder , dmem_rtl_0_bypass[79]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[79] , dmem_rtl_0_bypass[79], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a25 , dmem_rtl_0|auto_generated|ram_block1a25, project3_frame, 1
instance = comp, \dmem~26 , dmem~26, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a57 , dmem_rtl_0|auto_generated|ram_block1a57, project3_frame, 1
instance = comp, \rd_val_MEM_w[25]~55 , rd_val_MEM_w[25]~55, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[80]~feeder , dmem_rtl_0_bypass[80]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[80] , dmem_rtl_0_bypass[80], project3_frame, 1
instance = comp, \rd_val_MEM_w[25]~56 , rd_val_MEM_w[25]~56, project3_frame, 1
instance = comp, \regval1_ID[25] , regval1_ID[25], project3_frame, 1
instance = comp, \aluout_EX[20]~2 , aluout_EX[20]~2, project3_frame, 1
instance = comp, \regval2_EX[24] , regval2_EX[24], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[77] , dmem_rtl_0_bypass[77], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a24 , dmem_rtl_0|auto_generated|ram_block1a24, project3_frame, 1
instance = comp, \dmem~25 , dmem~25, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a56 , dmem_rtl_0|auto_generated|ram_block1a56, project3_frame, 1
instance = comp, \rd_val_MEM_w[24]~57 , rd_val_MEM_w[24]~57, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[78]~feeder , dmem_rtl_0_bypass[78]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[78] , dmem_rtl_0_bypass[78], project3_frame, 1
instance = comp, \rd_val_MEM_w[24]~58 , rd_val_MEM_w[24]~58, project3_frame, 1
instance = comp, \regval1_ID[24] , regval1_ID[24], project3_frame, 1
instance = comp, \regval2_ID[23]~DUPLICATE , regval2_ID[23]~DUPLICATE, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[74]~feeder , dmem_rtl_0_bypass[74]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[74] , dmem_rtl_0_bypass[74], project3_frame, 1
instance = comp, \regval2_ID[22] , regval2_ID[22], project3_frame, 1
instance = comp, \regval2_EX[22]~feeder , regval2_EX[22]~feeder, project3_frame, 1
instance = comp, \regval2_EX[22] , regval2_EX[22], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a54 , dmem_rtl_0|auto_generated|ram_block1a54, project3_frame, 1
instance = comp, \dmem~23 , dmem~23, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a22 , dmem_rtl_0|auto_generated|ram_block1a22, project3_frame, 1
instance = comp, \rd_val_MEM_w[22]~27 , rd_val_MEM_w[22]~27, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[73] , dmem_rtl_0_bypass[73], project3_frame, 1
instance = comp, \rd_val_MEM_w[22]~28 , rd_val_MEM_w[22]~28, project3_frame, 1
instance = comp, \regval1_ID[22] , regval1_ID[22], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[84]~feeder , dmem_rtl_0_bypass[84]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[84] , dmem_rtl_0_bypass[84], project3_frame, 1
instance = comp, \regval2_ID[27] , regval2_ID[27], project3_frame, 1
instance = comp, \regval2_EX[27]~feeder , regval2_EX[27]~feeder, project3_frame, 1
instance = comp, \regval2_EX[27] , regval2_EX[27], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[83] , dmem_rtl_0_bypass[83], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a59 , dmem_rtl_0|auto_generated|ram_block1a59, project3_frame, 1
instance = comp, \dmem~28 , dmem~28, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a27 , dmem_rtl_0|auto_generated|ram_block1a27, project3_frame, 1
instance = comp, \rd_val_MEM_w[27]~51 , rd_val_MEM_w[27]~51, project3_frame, 1
instance = comp, \rd_val_MEM_w[27]~52 , rd_val_MEM_w[27]~52, project3_frame, 1
instance = comp, \ShiftLeft0~0 , ShiftLeft0~0, project3_frame, 1
instance = comp, \ShiftLeft0~2 , ShiftLeft0~2, project3_frame, 1
instance = comp, \ShiftLeft0~1 , ShiftLeft0~1, project3_frame, 1
instance = comp, \ShiftLeft0~3 , ShiftLeft0~3, project3_frame, 1
instance = comp, \regval2_ID[30] , regval2_ID[30], project3_frame, 1
instance = comp, \regval2_EX[30] , regval2_EX[30], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a62 , dmem_rtl_0|auto_generated|ram_block1a62, project3_frame, 1
instance = comp, \dmem~31 , dmem~31, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a30 , dmem_rtl_0|auto_generated|ram_block1a30, project3_frame, 1
instance = comp, \rd_val_MEM_w[30]~45 , rd_val_MEM_w[30]~45, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[90]~feeder , dmem_rtl_0_bypass[90]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[90] , dmem_rtl_0_bypass[90], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[89] , dmem_rtl_0_bypass[89], project3_frame, 1
instance = comp, \rd_val_MEM_w[30]~46 , rd_val_MEM_w[30]~46, project3_frame, 1
instance = comp, \aluout_EX_r[12]~54 , aluout_EX_r[12]~54, project3_frame, 1
instance = comp, \aluout_EX[31]~6 , aluout_EX[31]~6, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[64]~feeder , dmem_rtl_0_bypass[64]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[64] , dmem_rtl_0_bypass[64], project3_frame, 1
instance = comp, \regval2_ID[17] , regval2_ID[17], project3_frame, 1
instance = comp, \regval2_EX[17]~feeder , regval2_EX[17]~feeder, project3_frame, 1
instance = comp, \regval2_EX[17] , regval2_EX[17], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a17 , dmem_rtl_0|auto_generated|ram_block1a17, project3_frame, 1
instance = comp, \dmem~18 , dmem~18, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a49 , dmem_rtl_0|auto_generated|ram_block1a49, project3_frame, 1
instance = comp, \rd_val_MEM_w[17]~11 , rd_val_MEM_w[17]~11, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[63]~feeder , dmem_rtl_0_bypass[63]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[63] , dmem_rtl_0_bypass[63], project3_frame, 1
instance = comp, \rd_val_MEM_w[17]~12 , rd_val_MEM_w[17]~12, project3_frame, 1
instance = comp, \regval1_ID[17] , regval1_ID[17], project3_frame, 1
instance = comp, \ShiftLeft0~9 , ShiftLeft0~9, project3_frame, 1
instance = comp, \ShiftLeft0~19 , ShiftLeft0~19, project3_frame, 1
instance = comp, \ShiftLeft0~8 , ShiftLeft0~8, project3_frame, 1
instance = comp, \ShiftLeft0~20 , ShiftLeft0~20, project3_frame, 1
instance = comp, \aluout_EX_r[17]~75 , aluout_EX_r[17]~75, project3_frame, 1
instance = comp, \ShiftLeft0~10 , ShiftLeft0~10, project3_frame, 1
instance = comp, \regval1_ID[22]~DUPLICATE , regval1_ID[22]~DUPLICATE, project3_frame, 1
instance = comp, \regval1_ID[23] , regval1_ID[23], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[72]~feeder , dmem_rtl_0_bypass[72]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[72] , dmem_rtl_0_bypass[72], project3_frame, 1
instance = comp, \regval2_ID[21] , regval2_ID[21], project3_frame, 1
instance = comp, \regval2_EX[21] , regval2_EX[21], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[71] , dmem_rtl_0_bypass[71], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a53 , dmem_rtl_0|auto_generated|ram_block1a53, project3_frame, 1
instance = comp, \dmem~22 , dmem~22, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a21 , dmem_rtl_0|auto_generated|ram_block1a21, project3_frame, 1
instance = comp, \rd_val_MEM_w[21]~39 , rd_val_MEM_w[21]~39, project3_frame, 1
instance = comp, \rd_val_MEM_w[21]~40 , rd_val_MEM_w[21]~40, project3_frame, 1
instance = comp, \aluout_EX_r[3]~74 , aluout_EX_r[3]~74, project3_frame, 1
instance = comp, \regval2_EX[20] , regval2_EX[20], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[69]~feeder , dmem_rtl_0_bypass[69]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[69] , dmem_rtl_0_bypass[69], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[70]~feeder , dmem_rtl_0_bypass[70]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[70] , dmem_rtl_0_bypass[70], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a52 , dmem_rtl_0|auto_generated|ram_block1a52, project3_frame, 1
instance = comp, \dmem~21 , dmem~21, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a20 , dmem_rtl_0|auto_generated|ram_block1a20, project3_frame, 1
instance = comp, \rd_val_MEM_w[20]~29 , rd_val_MEM_w[20]~29, project3_frame, 1
instance = comp, \rd_val_MEM_w[20]~30 , rd_val_MEM_w[20]~30, project3_frame, 1
instance = comp, \regs[0][20]~DUPLICATE , regs[0][20]~DUPLICATE, project3_frame, 1
instance = comp, \regval1_ID[20] , regval1_ID[20], project3_frame, 1
instance = comp, \Add2~113 , Add2~113, project3_frame, 1
instance = comp, \Add2~109 , Add2~109, project3_frame, 1
instance = comp, \Add2~33 , Add2~33, project3_frame, 1
instance = comp, \Add2~29 , Add2~29, project3_frame, 1
instance = comp, \Add2~25 , Add2~25, project3_frame, 1
instance = comp, \Add2~21 , Add2~21, project3_frame, 1
instance = comp, \Add2~17 , Add2~17, project3_frame, 1
instance = comp, \Add2~125 , Add2~125, project3_frame, 1
instance = comp, \Add2~13 , Add2~13, project3_frame, 1
instance = comp, \Add2~9 , Add2~9, project3_frame, 1
instance = comp, \Add2~5 , Add2~5, project3_frame, 1
instance = comp, \Add2~1 , Add2~1, project3_frame, 1
instance = comp, \Add2~105 , Add2~105, project3_frame, 1
instance = comp, \Add2~101 , Add2~101, project3_frame, 1
instance = comp, \Add2~97 , Add2~97, project3_frame, 1
instance = comp, \Add2~93 , Add2~93, project3_frame, 1
instance = comp, \Add2~73 , Add2~73, project3_frame, 1
instance = comp, \Add2~37 , Add2~37, project3_frame, 1
instance = comp, \Add2~41 , Add2~41, project3_frame, 1
instance = comp, \Add2~45 , Add2~45, project3_frame, 1
instance = comp, \Add2~117 , Add2~117, project3_frame, 1
instance = comp, \ShiftLeft0~18 , ShiftLeft0~18, project3_frame, 1
instance = comp, \regval1_ID[28]~DUPLICATE , regval1_ID[28]~DUPLICATE, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[92]~feeder , dmem_rtl_0_bypass[92]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[92] , dmem_rtl_0_bypass[92], project3_frame, 1
instance = comp, \regs[0][31] , regs[0][31], project3_frame, 1
instance = comp, \regval2_ID[31] , regval2_ID[31], project3_frame, 1
instance = comp, \regval2_EX[31] , regval2_EX[31], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[91] , dmem_rtl_0_bypass[91], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a63 , dmem_rtl_0|auto_generated|ram_block1a63, project3_frame, 1
instance = comp, \dmem~32 , dmem~32, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a31 , dmem_rtl_0|auto_generated|ram_block1a31, project3_frame, 1
instance = comp, \rd_val_MEM_w[31]~43 , rd_val_MEM_w[31]~43, project3_frame, 1
instance = comp, \rd_val_MEM_w[31]~44 , rd_val_MEM_w[31]~44, project3_frame, 1
instance = comp, \aluout_EX_r[3]~60 , aluout_EX_r[3]~60, project3_frame, 1
instance = comp, \aluout_EX[31]~12 , aluout_EX[31]~12, project3_frame, 1
instance = comp, \regval1_ID[31]~DUPLICATE , regval1_ID[31]~DUPLICATE, project3_frame, 1
instance = comp, \aluout_EX_r[31]~123 , aluout_EX_r[31]~123, project3_frame, 1
instance = comp, \aluout_EX[31]~10 , aluout_EX[31]~10, project3_frame, 1
instance = comp, \aluout_EX_r[31]~121 , aluout_EX_r[31]~121, project3_frame, 1
instance = comp, \aluout_EX_r[3]~51 , aluout_EX_r[3]~51, project3_frame, 1
instance = comp, \aluout_EX_r[3]~48 , aluout_EX_r[3]~48, project3_frame, 1
instance = comp, \aluout_EX_r[3]~49 , aluout_EX_r[3]~49, project3_frame, 1
instance = comp, \ShiftLeft0~34 , ShiftLeft0~34, project3_frame, 1
instance = comp, \regval2_ID[29] , regval2_ID[29], project3_frame, 1
instance = comp, \regval2_EX[29] , regval2_EX[29], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[87]~0 , dmem_rtl_0_bypass[87]~0, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[87] , dmem_rtl_0_bypass[87], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a61 , dmem_rtl_0|auto_generated|ram_block1a61, project3_frame, 1
instance = comp, \dmem~45 , dmem~45, project3_frame, 1
instance = comp, \dmem~30 , dmem~30, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a29 , dmem_rtl_0|auto_generated|ram_block1a29, project3_frame, 1
instance = comp, \rd_val_MEM_w[29]~47 , rd_val_MEM_w[29]~47, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[88]~feeder , dmem_rtl_0_bypass[88]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[88] , dmem_rtl_0_bypass[88], project3_frame, 1
instance = comp, \rd_val_MEM_w[29]~48 , rd_val_MEM_w[29]~48, project3_frame, 1
instance = comp, \aluout_EX_r[29]~131 , aluout_EX_r[29]~131, project3_frame, 1
instance = comp, \aluout_EX_r[3]~61 , aluout_EX_r[3]~61, project3_frame, 1
instance = comp, \aluout_EX_r[31]~118 , aluout_EX_r[31]~118, project3_frame, 1
instance = comp, \regval1_ID[29] , regval1_ID[29], project3_frame, 1
instance = comp, \regval1_ID[28] , regval1_ID[28], project3_frame, 1
instance = comp, \regval2_EX[26] , regval2_EX[26], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[81] , dmem_rtl_0_bypass[81], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a26 , dmem_rtl_0|auto_generated|ram_block1a26, project3_frame, 1
instance = comp, \dmem~27 , dmem~27, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a58 , dmem_rtl_0|auto_generated|ram_block1a58, project3_frame, 1
instance = comp, \rd_val_MEM_w[26]~53 , rd_val_MEM_w[26]~53, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[82]~feeder , dmem_rtl_0_bypass[82]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[82] , dmem_rtl_0_bypass[82], project3_frame, 1
instance = comp, \rd_val_MEM_w[26]~54 , rd_val_MEM_w[26]~54, project3_frame, 1
instance = comp, \regval1_ID[30] , regval1_ID[30], project3_frame, 1
instance = comp, \ShiftRight0~7 , ShiftRight0~7, project3_frame, 1
instance = comp, \ShiftRight0~9 , ShiftRight0~9, project3_frame, 1
instance = comp, \ShiftLeft0~4 , ShiftLeft0~4, project3_frame, 1
instance = comp, \ShiftLeft0~5 , ShiftLeft0~5, project3_frame, 1
instance = comp, \ShiftLeft0~7 , ShiftLeft0~7, project3_frame, 1
instance = comp, \regval1_ID[26] , regval1_ID[26], project3_frame, 1
instance = comp, \ShiftLeft0~26 , ShiftLeft0~26, project3_frame, 1
instance = comp, \ShiftLeft0~21 , ShiftLeft0~21, project3_frame, 1
instance = comp, \ShiftLeft0~22 , ShiftLeft0~22, project3_frame, 1
instance = comp, \ShiftLeft0~27 , ShiftLeft0~27, project3_frame, 1
instance = comp, \aluout_EX_r[26]~91 , aluout_EX_r[26]~91, project3_frame, 1
instance = comp, \aluout_EX_r[26]~92 , aluout_EX_r[26]~92, project3_frame, 1
instance = comp, \regval1_ID[26]~DUPLICATE , regval1_ID[26]~DUPLICATE, project3_frame, 1
instance = comp, \Add1~61 , Add1~61, project3_frame, 1
instance = comp, \Add1~57 , Add1~57, project3_frame, 1
instance = comp, \Add1~53 , Add1~53, project3_frame, 1
instance = comp, \aluout_EX_r[26]~93 , aluout_EX_r[26]~93, project3_frame, 1
instance = comp, \Add2~49 , Add2~49, project3_frame, 1
instance = comp, \Add2~69 , Add2~69, project3_frame, 1
instance = comp, \Add2~65 , Add2~65, project3_frame, 1
instance = comp, \Add2~61 , Add2~61, project3_frame, 1
instance = comp, \Add2~57 , Add2~57, project3_frame, 1
instance = comp, \Add2~53 , Add2~53, project3_frame, 1
instance = comp, \aluout_EX_r[26]~94 , aluout_EX_r[26]~94, project3_frame, 1
instance = comp, \aluout_EX[31]~7 , aluout_EX[31]~7, project3_frame, 1
instance = comp, \aluout_EX[20]~8 , aluout_EX[20]~8, project3_frame, 1
instance = comp, \aluout_EX[20]~4 , aluout_EX[20]~4, project3_frame, 1
instance = comp, \aluout_EX[20]~9 , aluout_EX[20]~9, project3_frame, 1
instance = comp, \aluout_EX[26]~DUPLICATE , aluout_EX[26]~DUPLICATE, project3_frame, 1
instance = comp, \regval_MEM[26] , regval_MEM[26], project3_frame, 1
instance = comp, \regs[0][26] , regs[0][26], project3_frame, 1
instance = comp, \regval2_ID[26] , regval2_ID[26], project3_frame, 1
instance = comp, \Add2~121 , Add2~121, project3_frame, 1
instance = comp, \Add2~89 , Add2~89, project3_frame, 1
instance = comp, \Add2~85 , Add2~85, project3_frame, 1
instance = comp, \Add1~121 , Add1~121, project3_frame, 1
instance = comp, \Add1~89 , Add1~89, project3_frame, 1
instance = comp, \Add1~85 , Add1~85, project3_frame, 1
instance = comp, \ShiftLeft0~25 , ShiftLeft0~25, project3_frame, 1
instance = comp, \aluout_EX_r[29]~128 , aluout_EX_r[29]~128, project3_frame, 1
instance = comp, \aluout_EX_r[3]~52 , aluout_EX_r[3]~52, project3_frame, 1
instance = comp, \ShiftLeft0~28 , ShiftLeft0~28, project3_frame, 1
instance = comp, \ShiftLeft0~38 , ShiftLeft0~38, project3_frame, 1
instance = comp, \aluout_EX_r[29]~129 , aluout_EX_r[29]~129, project3_frame, 1
instance = comp, \aluout_EX_r[29]~130 , aluout_EX_r[29]~130, project3_frame, 1
instance = comp, \aluout_EX_r[3]~115 , aluout_EX_r[3]~115, project3_frame, 1
instance = comp, \aluout_EX_r[29]~179 , aluout_EX_r[29]~179, project3_frame, 1
instance = comp, \ShiftRight0~14 , ShiftRight0~14, project3_frame, 1
instance = comp, \aluout_EX_r[31]~116 , aluout_EX_r[31]~116, project3_frame, 1
instance = comp, \aluout_EX_r[29]~178 , aluout_EX_r[29]~178, project3_frame, 1
instance = comp, \aluout_EX_r[29]~188 , aluout_EX_r[29]~188, project3_frame, 1
instance = comp, \aluout_EX[29] , aluout_EX[29], project3_frame, 1
instance = comp, \regval_MEM[29] , regval_MEM[29], project3_frame, 1
instance = comp, \regs[0][29] , regs[0][29], project3_frame, 1
instance = comp, \regval1_ID[29]~DUPLICATE , regval1_ID[29]~DUPLICATE, project3_frame, 1
instance = comp, \aluout_EX_r[31]~119 , aluout_EX_r[31]~119, project3_frame, 1
instance = comp, \ShiftLeft0~24 , ShiftLeft0~24, project3_frame, 1
instance = comp, \ShiftLeft0~35 , ShiftLeft0~35, project3_frame, 1
instance = comp, \ShiftLeft0~36 , ShiftLeft0~36, project3_frame, 1
instance = comp, \ShiftLeft0~23 , ShiftLeft0~23, project3_frame, 1
instance = comp, \aluout_EX_r[31]~120 , aluout_EX_r[31]~120, project3_frame, 1
instance = comp, \aluout_EX_r[31]~122 , aluout_EX_r[31]~122, project3_frame, 1
instance = comp, \Add1~81 , Add1~81, project3_frame, 1
instance = comp, \Add1~77 , Add1~77, project3_frame, 1
instance = comp, \aluout_EX_r[31]~182 , aluout_EX_r[31]~182, project3_frame, 1
instance = comp, \aluout_EX_r[31]~183 , aluout_EX_r[31]~183, project3_frame, 1
instance = comp, \ShiftRight0~1 , ShiftRight0~1, project3_frame, 1
instance = comp, \aluout_EX_r[31]~117 , aluout_EX_r[31]~117, project3_frame, 1
instance = comp, \Add2~81 , Add2~81, project3_frame, 1
instance = comp, \Add2~77 , Add2~77, project3_frame, 1
instance = comp, \aluout_EX_r[31]~196 , aluout_EX_r[31]~196, project3_frame, 1
instance = comp, \aluout_EX[31] , aluout_EX[31], project3_frame, 1
instance = comp, \regval_MEM[31] , regval_MEM[31], project3_frame, 1
instance = comp, \regs[0][31]~DUPLICATE , regs[0][31]~DUPLICATE, project3_frame, 1
instance = comp, \regval1_ID[31]~feeder , regval1_ID[31]~feeder, project3_frame, 1
instance = comp, \regval1_ID[31] , regval1_ID[31], project3_frame, 1
instance = comp, \ShiftRight0~21 , ShiftRight0~21, project3_frame, 1
instance = comp, \ShiftRight0~27 , ShiftRight0~27, project3_frame, 1
instance = comp, \ShiftRight0~22 , ShiftRight0~22, project3_frame, 1
instance = comp, \ShiftRight0~32 , ShiftRight0~32, project3_frame, 1
instance = comp, \ShiftLeft0~31 , ShiftLeft0~31, project3_frame, 1
instance = comp, \aluout_EX_r[20]~163 , aluout_EX_r[20]~163, project3_frame, 1
instance = comp, \aluout_EX_r[20]~164 , aluout_EX_r[20]~164, project3_frame, 1
instance = comp, \Add1~45 , Add1~45, project3_frame, 1
instance = comp, \Add1~117 , Add1~117, project3_frame, 1
instance = comp, \aluout_EX_r[20]~165 , aluout_EX_r[20]~165, project3_frame, 1
instance = comp, \aluout_EX_r[20]~166 , aluout_EX_r[20]~166, project3_frame, 1
instance = comp, \aluout_EX[20] , aluout_EX[20], project3_frame, 1
instance = comp, \regval_MEM[20] , regval_MEM[20], project3_frame, 1
instance = comp, \regs[0][20] , regs[0][20], project3_frame, 1
instance = comp, \regval2_ID[20] , regval2_ID[20], project3_frame, 1
instance = comp, \Add1~49 , Add1~49, project3_frame, 1
instance = comp, \ShiftRight0~15 , ShiftRight0~15, project3_frame, 1
instance = comp, \ShiftRight0~30 , ShiftRight0~30, project3_frame, 1
instance = comp, \ShiftLeft0~17 , ShiftLeft0~17, project3_frame, 1
instance = comp, \aluout_EX_r[21]~87 , aluout_EX_r[21]~87, project3_frame, 1
instance = comp, \aluout_EX_r[21]~88 , aluout_EX_r[21]~88, project3_frame, 1
instance = comp, \aluout_EX_r[21]~89 , aluout_EX_r[21]~89, project3_frame, 1
instance = comp, \aluout_EX_r[21]~90 , aluout_EX_r[21]~90, project3_frame, 1
instance = comp, \aluout_EX[21] , aluout_EX[21], project3_frame, 1
instance = comp, \regval_MEM[21] , regval_MEM[21], project3_frame, 1
instance = comp, \regs[0][21] , regs[0][21], project3_frame, 1
instance = comp, \regval1_ID[21] , regval1_ID[21], project3_frame, 1
instance = comp, \ShiftRight0~20 , ShiftRight0~20, project3_frame, 1
instance = comp, \ShiftRight0~18 , ShiftRight0~18, project3_frame, 1
instance = comp, \ShiftRight0~38 , ShiftRight0~38, project3_frame, 1
instance = comp, \aluout_EX_r[17]~76 , aluout_EX_r[17]~76, project3_frame, 1
instance = comp, \Add1~37 , Add1~37, project3_frame, 1
instance = comp, \aluout_EX_r[17]~77 , aluout_EX_r[17]~77, project3_frame, 1
instance = comp, \aluout_EX_r[17]~78 , aluout_EX_r[17]~78, project3_frame, 1
instance = comp, \aluout_EX[17] , aluout_EX[17], project3_frame, 1
instance = comp, \regval_MEM[17] , regval_MEM[17], project3_frame, 1
instance = comp, \regs[0][17]~feeder , regs[0][17]~feeder, project3_frame, 1
instance = comp, \regs[0][17] , regs[0][17], project3_frame, 1
instance = comp, \regval2_ID[17]~DUPLICATE , regval2_ID[17]~DUPLICATE, project3_frame, 1
instance = comp, \Selector31~1 , Selector31~1, project3_frame, 1
instance = comp, \Selector31~2 , Selector31~2, project3_frame, 1
instance = comp, \Selector31~0 , Selector31~0, project3_frame, 1
instance = comp, \Selector31~3 , Selector31~3, project3_frame, 1
instance = comp, \aluout_EX[31]~5 , aluout_EX[31]~5, project3_frame, 1
instance = comp, \aluout_EX[31]~11 , aluout_EX[31]~11, project3_frame, 1
instance = comp, \aluout_EX_r[30]~124 , aluout_EX_r[30]~124, project3_frame, 1
instance = comp, \ShiftLeft0~37 , ShiftLeft0~37, project3_frame, 1
instance = comp, \aluout_EX_r[30]~125 , aluout_EX_r[30]~125, project3_frame, 1
instance = comp, \aluout_EX_r[30]~126 , aluout_EX_r[30]~126, project3_frame, 1
instance = comp, \aluout_EX_r[30]~177 , aluout_EX_r[30]~177, project3_frame, 1
instance = comp, \aluout_EX_r[30]~127 , aluout_EX_r[30]~127, project3_frame, 1
instance = comp, \aluout_EX_r[30]~176 , aluout_EX_r[30]~176, project3_frame, 1
instance = comp, \aluout_EX_r[30]~192 , aluout_EX_r[30]~192, project3_frame, 1
instance = comp, \aluout_EX[30] , aluout_EX[30], project3_frame, 1
instance = comp, \regval_MEM[30] , regval_MEM[30], project3_frame, 1
instance = comp, \regs[0][30] , regs[0][30], project3_frame, 1
instance = comp, \regval1_ID[30]~DUPLICATE , regval1_ID[30]~DUPLICATE, project3_frame, 1
instance = comp, \ShiftRight0~0 , ShiftRight0~0, project3_frame, 1
instance = comp, \ShiftRight0~2 , ShiftRight0~2, project3_frame, 1
instance = comp, \aluout_EX_r[27]~167 , aluout_EX_r[27]~167, project3_frame, 1
instance = comp, \aluout_EX_r[27]~168 , aluout_EX_r[27]~168, project3_frame, 1
instance = comp, \aluout_EX_r[27]~169 , aluout_EX_r[27]~169, project3_frame, 1
instance = comp, \aluout_EX_r[27]~170 , aluout_EX_r[27]~170, project3_frame, 1
instance = comp, \aluout_EX[27] , aluout_EX[27], project3_frame, 1
instance = comp, \regval_MEM[27] , regval_MEM[27], project3_frame, 1
instance = comp, \regs[0][27]~feeder , regs[0][27]~feeder, project3_frame, 1
instance = comp, \regs[0][27] , regs[0][27], project3_frame, 1
instance = comp, \regval1_ID[27] , regval1_ID[27], project3_frame, 1
instance = comp, \ShiftRight0~8 , ShiftRight0~8, project3_frame, 1
instance = comp, \ShiftRight0~28 , ShiftRight0~28, project3_frame, 1
instance = comp, \ShiftLeft0~16 , ShiftLeft0~16, project3_frame, 1
instance = comp, \aluout_EX_r[22]~107 , aluout_EX_r[22]~107, project3_frame, 1
instance = comp, \aluout_EX_r[22]~108 , aluout_EX_r[22]~108, project3_frame, 1
instance = comp, \Add1~69 , Add1~69, project3_frame, 1
instance = comp, \aluout_EX_r[22]~109 , aluout_EX_r[22]~109, project3_frame, 1
instance = comp, \aluout_EX_r[22]~110 , aluout_EX_r[22]~110, project3_frame, 1
instance = comp, \aluout_EX[22]~DUPLICATE , aluout_EX[22]~DUPLICATE, project3_frame, 1
instance = comp, \regval_MEM[22] , regval_MEM[22], project3_frame, 1
instance = comp, \regs[0][22]~feeder , regs[0][22]~feeder, project3_frame, 1
instance = comp, \regs[0][22] , regs[0][22], project3_frame, 1
instance = comp, \regval2_ID[22]~DUPLICATE , regval2_ID[22]~DUPLICATE, project3_frame, 1
instance = comp, \Add1~65 , Add1~65, project3_frame, 1
instance = comp, \ShiftLeft0~15 , ShiftLeft0~15, project3_frame, 1
instance = comp, \ShiftRight0~23 , ShiftRight0~23, project3_frame, 1
instance = comp, \ShiftLeft0~29 , ShiftLeft0~29, project3_frame, 1
instance = comp, \aluout_EX_r[24]~99 , aluout_EX_r[24]~99, project3_frame, 1
instance = comp, \aluout_EX_r[24]~100 , aluout_EX_r[24]~100, project3_frame, 1
instance = comp, \aluout_EX_r[24]~101 , aluout_EX_r[24]~101, project3_frame, 1
instance = comp, \aluout_EX_r[24]~102 , aluout_EX_r[24]~102, project3_frame, 1
instance = comp, \aluout_EX[24] , aluout_EX[24], project3_frame, 1
instance = comp, \regval_MEM[24] , regval_MEM[24], project3_frame, 1
instance = comp, \regs[0][24] , regs[0][24], project3_frame, 1
instance = comp, \regval2_ID[24] , regval2_ID[24], project3_frame, 1
instance = comp, \ShiftRight0~16 , ShiftRight0~16, project3_frame, 1
instance = comp, \ShiftLeft0~11 , ShiftLeft0~11, project3_frame, 1
instance = comp, \aluout_EX_r[25]~95 , aluout_EX_r[25]~95, project3_frame, 1
instance = comp, \aluout_EX_r[25]~96 , aluout_EX_r[25]~96, project3_frame, 1
instance = comp, \aluout_EX_r[25]~97 , aluout_EX_r[25]~97, project3_frame, 1
instance = comp, \aluout_EX_r[25]~98 , aluout_EX_r[25]~98, project3_frame, 1
instance = comp, \aluout_EX[25] , aluout_EX[25], project3_frame, 1
instance = comp, \regval_MEM[25] , regval_MEM[25], project3_frame, 1
instance = comp, \regs[0][25]~feeder , regs[0][25]~feeder, project3_frame, 1
instance = comp, \regs[0][25] , regs[0][25], project3_frame, 1
instance = comp, \regval1_ID[25]~DUPLICATE , regval1_ID[25]~DUPLICATE, project3_frame, 1
instance = comp, \ShiftRight0~13 , ShiftRight0~13, project3_frame, 1
instance = comp, \ShiftRight0~11 , ShiftRight0~11, project3_frame, 1
instance = comp, \ShiftRight0~37 , ShiftRight0~37, project3_frame, 1
instance = comp, \aluout_EX_r[18]~79 , aluout_EX_r[18]~79, project3_frame, 1
instance = comp, \aluout_EX_r[18]~80 , aluout_EX_r[18]~80, project3_frame, 1
instance = comp, \Add1~41 , Add1~41, project3_frame, 1
instance = comp, \aluout_EX_r[18]~81 , aluout_EX_r[18]~81, project3_frame, 1
instance = comp, \aluout_EX_r[18]~82 , aluout_EX_r[18]~82, project3_frame, 1
instance = comp, \aluout_EX[18] , aluout_EX[18], project3_frame, 1
instance = comp, \regval_MEM[18] , regval_MEM[18], project3_frame, 1
instance = comp, \regs[0][18]~feeder , regs[0][18]~feeder, project3_frame, 1
instance = comp, \regs[0][18] , regs[0][18], project3_frame, 1
instance = comp, \regval2_ID[18] , regval2_ID[18], project3_frame, 1
instance = comp, \ShiftRight0~6 , ShiftRight0~6, project3_frame, 1
instance = comp, \ShiftRight0~4 , ShiftRight0~4, project3_frame, 1
instance = comp, \ShiftRight0~35 , ShiftRight0~35, project3_frame, 1
instance = comp, \aluout_EX_r[19]~83 , aluout_EX_r[19]~83, project3_frame, 1
instance = comp, \aluout_EX_r[19]~84 , aluout_EX_r[19]~84, project3_frame, 1
instance = comp, \aluout_EX_r[19]~85 , aluout_EX_r[19]~85, project3_frame, 1
instance = comp, \aluout_EX_r[19]~86 , aluout_EX_r[19]~86, project3_frame, 1
instance = comp, \aluout_EX[19] , aluout_EX[19], project3_frame, 1
instance = comp, \regval_MEM[19] , regval_MEM[19], project3_frame, 1
instance = comp, \regs[0][19] , regs[0][19], project3_frame, 1
instance = comp, \regval1_ID[19] , regval1_ID[19], project3_frame, 1
instance = comp, \ShiftRight0~25 , ShiftRight0~25, project3_frame, 1
instance = comp, \ShiftRight0~40 , ShiftRight0~40, project3_frame, 1
instance = comp, \aluout_EX_r[16]~112 , aluout_EX_r[16]~112, project3_frame, 1
instance = comp, \aluout_EX_r[16]~113 , aluout_EX_r[16]~113, project3_frame, 1
instance = comp, \aluout_EX_r[16]~114 , aluout_EX_r[16]~114, project3_frame, 1
instance = comp, \aluout_EX[16] , aluout_EX[16], project3_frame, 1
instance = comp, \regval_MEM[16] , regval_MEM[16], project3_frame, 1
instance = comp, \regs[0][16]~feeder , regs[0][16]~feeder, project3_frame, 1
instance = comp, \regs[0][16] , regs[0][16], project3_frame, 1
instance = comp, \regval1_ID[16] , regval1_ID[16], project3_frame, 1
instance = comp, \ShiftRight0~19 , ShiftRight0~19, project3_frame, 1
instance = comp, \ShiftRight0~41 , ShiftRight0~41, project3_frame, 1
instance = comp, \ShiftRight0~42 , ShiftRight0~42, project3_frame, 1
instance = comp, \Selector30~0 , Selector30~0, project3_frame, 1
instance = comp, \Add1~113 , Add1~113, project3_frame, 1
instance = comp, \Add1~109 , Add1~109, project3_frame, 1
instance = comp, \Selector30~2 , Selector30~2, project3_frame, 1
instance = comp, \Selector31~5 , Selector31~5, project3_frame, 1
instance = comp, \Selector30~1 , Selector30~1, project3_frame, 1
instance = comp, \Selector30~3 , Selector30~3, project3_frame, 1
instance = comp, \Selector30~4 , Selector30~4, project3_frame, 1
instance = comp, \aluout_EX_r[1]~158 , aluout_EX_r[1]~158, project3_frame, 1
instance = comp, \aluout_EX[1] , aluout_EX[1], project3_frame, 1
instance = comp, \regval_MEM[1] , regval_MEM[1], project3_frame, 1
instance = comp, \regs[0][1] , regs[0][1], project3_frame, 1
instance = comp, \regval1_ID[1] , regval1_ID[1], project3_frame, 1
instance = comp, \Add1~33 , Add1~33, project3_frame, 1
instance = comp, \Add1~29 , Add1~29, project3_frame, 1
instance = comp, \Add1~25 , Add1~25, project3_frame, 1
instance = comp, \Add1~21 , Add1~21, project3_frame, 1
instance = comp, \Add1~17 , Add1~17, project3_frame, 1
instance = comp, \Add1~125 , Add1~125, project3_frame, 1
instance = comp, \Add1~13 , Add1~13, project3_frame, 1
instance = comp, \Add1~9 , Add1~9, project3_frame, 1
instance = comp, \Add1~5 , Add1~5, project3_frame, 1
instance = comp, \Add1~1 , Add1~1, project3_frame, 1
instance = comp, \Add1~105 , Add1~105, project3_frame, 1
instance = comp, \Add1~101 , Add1~101, project3_frame, 1
instance = comp, \aluout_EX_r[12]~8 , aluout_EX_r[12]~8, project3_frame, 1
instance = comp, \regval1_ID[14]~DUPLICATE , regval1_ID[14]~DUPLICATE, project3_frame, 1
instance = comp, \regval2_ID[4] , regval2_ID[4], project3_frame, 1
instance = comp, \aluout_EX_r[12]~9 , aluout_EX_r[12]~9, project3_frame, 1
instance = comp, \ShiftRight0~12 , ShiftRight0~12, project3_frame, 1
instance = comp, \aluout_EX_r[14]~141 , aluout_EX_r[14]~141, project3_frame, 1
instance = comp, \aluout_EX_r[12]~10 , aluout_EX_r[12]~10, project3_frame, 1
instance = comp, \aluout_EX_r[14]~142 , aluout_EX_r[14]~142, project3_frame, 1
instance = comp, \aluout_EX_r[12]~7 , aluout_EX_r[12]~7, project3_frame, 1
instance = comp, \aluout_EX_r[14]~143 , aluout_EX_r[14]~143, project3_frame, 1
instance = comp, \aluout_EX_r[14]~144 , aluout_EX_r[14]~144, project3_frame, 1
instance = comp, \aluout_EX_r[14]~145 , aluout_EX_r[14]~145, project3_frame, 1
instance = comp, \aluout_EX[14] , aluout_EX[14], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a45 , dmem_rtl_0|auto_generated|ram_block1a45, project3_frame, 1
instance = comp, \dmem~14 , dmem~14, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a13 , dmem_rtl_0|auto_generated|ram_block1a13, project3_frame, 1
instance = comp, \rd_val_MEM_w[13]~19 , rd_val_MEM_w[13]~19, project3_frame, 1
instance = comp, \rd_val_MEM_w[13]~20 , rd_val_MEM_w[13]~20, project3_frame, 1
instance = comp, \regval_MEM[13] , regval_MEM[13], project3_frame, 1
instance = comp, \regs[0][13]~feeder , regs[0][13]~feeder, project3_frame, 1
instance = comp, \regs[0][13] , regs[0][13], project3_frame, 1
instance = comp, \regval1_ID[13] , regval1_ID[13], project3_frame, 1
instance = comp, \aluout_EX_r[13]~149 , aluout_EX_r[13]~149, project3_frame, 1
instance = comp, \aluout_EX_r[13]~146 , aluout_EX_r[13]~146, project3_frame, 1
instance = comp, \aluout_EX_r[13]~147 , aluout_EX_r[13]~147, project3_frame, 1
instance = comp, \aluout_EX_r[13]~148 , aluout_EX_r[13]~148, project3_frame, 1
instance = comp, \aluout_EX_r[13]~150 , aluout_EX_r[13]~150, project3_frame, 1
instance = comp, \aluout_EX[13] , aluout_EX[13], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a11 , dmem_rtl_0|auto_generated|ram_block1a11, project3_frame, 1
instance = comp, \dmem~12 , dmem~12, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a43 , dmem_rtl_0|auto_generated|ram_block1a43, project3_frame, 1
instance = comp, \rd_val_MEM_w[11]~3 , rd_val_MEM_w[11]~3, project3_frame, 1
instance = comp, \rd_val_MEM_w[11]~4 , rd_val_MEM_w[11]~4, project3_frame, 1
instance = comp, \regval_MEM[11] , regval_MEM[11], project3_frame, 1
instance = comp, \regs[0][11]~feeder , regs[0][11]~feeder, project3_frame, 1
instance = comp, \regs[0][11] , regs[0][11], project3_frame, 1
instance = comp, \regval1_ID[11] , regval1_ID[11], project3_frame, 1
instance = comp, \aluout_EX_r[11]~14 , aluout_EX_r[11]~14, project3_frame, 1
instance = comp, \ShiftRight0~5 , ShiftRight0~5, project3_frame, 1
instance = comp, \ShiftRight0~3 , ShiftRight0~3, project3_frame, 1
instance = comp, \aluout_EX_r[11]~11 , aluout_EX_r[11]~11, project3_frame, 1
instance = comp, \aluout_EX_r[11]~12 , aluout_EX_r[11]~12, project3_frame, 1
instance = comp, \aluout_EX_r[11]~13 , aluout_EX_r[11]~13, project3_frame, 1
instance = comp, \aluout_EX_r[11]~15 , aluout_EX_r[11]~15, project3_frame, 1
instance = comp, \aluout_EX[11] , aluout_EX[11], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a42 , dmem_rtl_0|auto_generated|ram_block1a42, project3_frame, 1
instance = comp, \dmem~11 , dmem~11, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a10 , dmem_rtl_0|auto_generated|ram_block1a10, project3_frame, 1
instance = comp, \rd_val_MEM_w[10]~7 , rd_val_MEM_w[10]~7, project3_frame, 1
instance = comp, \rd_val_MEM_w[10]~8 , rd_val_MEM_w[10]~8, project3_frame, 1
instance = comp, \regval_MEM[10] , regval_MEM[10], project3_frame, 1
instance = comp, \regs[0][10] , regs[0][10], project3_frame, 1
instance = comp, \regval2_ID[10] , regval2_ID[10], project3_frame, 1
instance = comp, \ShiftRight0~10 , ShiftRight0~10, project3_frame, 1
instance = comp, \aluout_EX_r[10]~16 , aluout_EX_r[10]~16, project3_frame, 1
instance = comp, \aluout_EX_r[10]~17 , aluout_EX_r[10]~17, project3_frame, 1
instance = comp, \aluout_EX_r[10]~18 , aluout_EX_r[10]~18, project3_frame, 1
instance = comp, \aluout_EX_r[10]~19 , aluout_EX_r[10]~19, project3_frame, 1
instance = comp, \aluout_EX_r[10]~20 , aluout_EX_r[10]~20, project3_frame, 1
instance = comp, \aluout_EX[10] , aluout_EX[10], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a41 , dmem_rtl_0|auto_generated|ram_block1a41, project3_frame, 1
instance = comp, \dmem~10 , dmem~10, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a9 , dmem_rtl_0|auto_generated|ram_block1a9, project3_frame, 1
instance = comp, \rd_val_MEM_w[9]~9 , rd_val_MEM_w[9]~9, project3_frame, 1
instance = comp, \rd_val_MEM_w[9]~10 , rd_val_MEM_w[9]~10, project3_frame, 1
instance = comp, \regval_MEM[9] , regval_MEM[9], project3_frame, 1
instance = comp, \regs[0][9] , regs[0][9], project3_frame, 1
instance = comp, \regval1_ID[9] , regval1_ID[9], project3_frame, 1
instance = comp, \aluout_EX_r[9]~24 , aluout_EX_r[9]~24, project3_frame, 1
instance = comp, \aluout_EX_r[9]~21 , aluout_EX_r[9]~21, project3_frame, 1
instance = comp, \aluout_EX_r[9]~22 , aluout_EX_r[9]~22, project3_frame, 1
instance = comp, \aluout_EX_r[9]~23 , aluout_EX_r[9]~23, project3_frame, 1
instance = comp, \aluout_EX_r[9]~25 , aluout_EX_r[9]~25, project3_frame, 1
instance = comp, \aluout_EX[9]~DUPLICATE , aluout_EX[9]~DUPLICATE, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a8 , dmem_rtl_0|auto_generated|ram_block1a8, project3_frame, 1
instance = comp, \dmem~9 , dmem~9, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a40 , dmem_rtl_0|auto_generated|ram_block1a40, project3_frame, 1
instance = comp, \rd_val_MEM_w[8]~33 , rd_val_MEM_w[8]~33, project3_frame, 1
instance = comp, \rd_val_MEM_w[8]~34 , rd_val_MEM_w[8]~34, project3_frame, 1
instance = comp, \regval_MEM[8] , regval_MEM[8], project3_frame, 1
instance = comp, \regs[0][8]~feeder , regs[0][8]~feeder, project3_frame, 1
instance = comp, \regs[0][8] , regs[0][8], project3_frame, 1
instance = comp, \regval1_ID[8] , regval1_ID[8], project3_frame, 1
instance = comp, \aluout_EX_r[8]~29 , aluout_EX_r[8]~29, project3_frame, 1
instance = comp, \ShiftRight0~26 , ShiftRight0~26, project3_frame, 1
instance = comp, \ShiftRight0~24 , ShiftRight0~24, project3_frame, 1
instance = comp, \aluout_EX_r[8]~26 , aluout_EX_r[8]~26, project3_frame, 1
instance = comp, \aluout_EX_r[8]~27 , aluout_EX_r[8]~27, project3_frame, 1
instance = comp, \aluout_EX_r[8]~28 , aluout_EX_r[8]~28, project3_frame, 1
instance = comp, \aluout_EX_r[8]~30 , aluout_EX_r[8]~30, project3_frame, 1
instance = comp, \aluout_EX[8] , aluout_EX[8], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a6 , dmem_rtl_0|auto_generated|ram_block1a6, project3_frame, 1
instance = comp, \dmem~7 , dmem~7, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a38 , dmem_rtl_0|auto_generated|ram_block1a38, project3_frame, 1
instance = comp, \rd_val_MEM_w[6]~35 , rd_val_MEM_w[6]~35, project3_frame, 1
instance = comp, \rd_val_MEM_w[6]~36 , rd_val_MEM_w[6]~36, project3_frame, 1
instance = comp, \regval_MEM[6] , regval_MEM[6], project3_frame, 1
instance = comp, \regs[0][6]~feeder , regs[0][6]~feeder, project3_frame, 1
instance = comp, \regs[0][6] , regs[0][6], project3_frame, 1
instance = comp, \regval1_ID[6] , regval1_ID[6], project3_frame, 1
instance = comp, \ShiftRight0~29 , ShiftRight0~29, project3_frame, 1
instance = comp, \aluout_EX_r[6]~31 , aluout_EX_r[6]~31, project3_frame, 1
instance = comp, \aluout_EX_r[6]~32 , aluout_EX_r[6]~32, project3_frame, 1
instance = comp, \aluout_EX_r[6]~33 , aluout_EX_r[6]~33, project3_frame, 1
instance = comp, \aluout_EX_r[6]~34 , aluout_EX_r[6]~34, project3_frame, 1
instance = comp, \aluout_EX_r[6]~35 , aluout_EX_r[6]~35, project3_frame, 1
instance = comp, \aluout_EX[6] , aluout_EX[6], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a5 , dmem_rtl_0|auto_generated|ram_block1a5, project3_frame, 1
instance = comp, \dmem~6 , dmem~6, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a37 , dmem_rtl_0|auto_generated|ram_block1a37, project3_frame, 1
instance = comp, \rd_val_MEM_w[5]~37 , rd_val_MEM_w[5]~37, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[39]~feeder , dmem_rtl_0_bypass[39]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[39] , dmem_rtl_0_bypass[39], project3_frame, 1
instance = comp, \rd_val_MEM_w[5]~38 , rd_val_MEM_w[5]~38, project3_frame, 1
instance = comp, \aluout_EX[5] , aluout_EX[5], project3_frame, 1
instance = comp, \regval_MEM[5] , regval_MEM[5], project3_frame, 1
instance = comp, \regs[0][5]~feeder , regs[0][5]~feeder, project3_frame, 1
instance = comp, \regs[0][5] , regs[0][5], project3_frame, 1
instance = comp, \regval1_ID[5] , regval1_ID[5], project3_frame, 1
instance = comp, \aluout_EX_r[5]~36 , aluout_EX_r[5]~36, project3_frame, 1
instance = comp, \aluout_EX_r[5]~37 , aluout_EX_r[5]~37, project3_frame, 1
instance = comp, \aluout_EX_r[5]~38 , aluout_EX_r[5]~38, project3_frame, 1
instance = comp, \aluout_EX_r[5]~39 , aluout_EX_r[5]~39, project3_frame, 1
instance = comp, \aluout_EX_r[5]~40 , aluout_EX_r[5]~40, project3_frame, 1
instance = comp, \aluout_EX[5]~DUPLICATE , aluout_EX[5]~DUPLICATE, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a55 , dmem_rtl_0|auto_generated|ram_block1a55, project3_frame, 1
instance = comp, \dmem~24 , dmem~24, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a23 , dmem_rtl_0|auto_generated|ram_block1a23, project3_frame, 1
instance = comp, \rd_val_MEM_w[23]~25 , rd_val_MEM_w[23]~25, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[76]~feeder , dmem_rtl_0_bypass[76]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[76] , dmem_rtl_0_bypass[76], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[75] , dmem_rtl_0_bypass[75], project3_frame, 1
instance = comp, \rd_val_MEM_w[23]~26 , rd_val_MEM_w[23]~26, project3_frame, 1
instance = comp, \ShiftLeft0~33 , ShiftLeft0~33, project3_frame, 1
instance = comp, \ShiftRight0~39 , ShiftRight0~39, project3_frame, 1
instance = comp, \aluout_EX_r[23]~103 , aluout_EX_r[23]~103, project3_frame, 1
instance = comp, \aluout_EX_r[23]~104 , aluout_EX_r[23]~104, project3_frame, 1
instance = comp, \aluout_EX_r[23]~105 , aluout_EX_r[23]~105, project3_frame, 1
instance = comp, \aluout_EX_r[23]~106 , aluout_EX_r[23]~106, project3_frame, 1
instance = comp, \aluout_EX[23] , aluout_EX[23], project3_frame, 1
instance = comp, \regval_MEM[23] , regval_MEM[23], project3_frame, 1
instance = comp, \regs[0][23] , regs[0][23], project3_frame, 1
instance = comp, \regval1_ID[23]~DUPLICATE , regval1_ID[23]~DUPLICATE, project3_frame, 1
instance = comp, \LessThan0~0 , LessThan0~0, project3_frame, 1
instance = comp, \Equal9~0 , Equal9~0, project3_frame, 1
instance = comp, \LessThan0~1 , LessThan0~1, project3_frame, 1
instance = comp, \LessThan1~21 , LessThan1~21, project3_frame, 1
instance = comp, \LessThan1~19 , LessThan1~19, project3_frame, 1
instance = comp, \LessThan1~20 , LessThan1~20, project3_frame, 1
instance = comp, \LessThan1~14 , LessThan1~14, project3_frame, 1
instance = comp, \LessThan1~15 , LessThan1~15, project3_frame, 1
instance = comp, \LessThan1~0 , LessThan1~0, project3_frame, 1
instance = comp, \LessThan1~1 , LessThan1~1, project3_frame, 1
instance = comp, \LessThan1~12 , LessThan1~12, project3_frame, 1
instance = comp, \LessThan1~2 , LessThan1~2, project3_frame, 1
instance = comp, \Equal9~1 , Equal9~1, project3_frame, 1
instance = comp, \LessThan1~3 , LessThan1~3, project3_frame, 1
instance = comp, \LessThan1~11 , LessThan1~11, project3_frame, 1
instance = comp, \LessThan1~13 , LessThan1~13, project3_frame, 1
instance = comp, \regval1_ID[15] , regval1_ID[15], project3_frame, 1
instance = comp, \LessThan1~16 , LessThan1~16, project3_frame, 1
instance = comp, \LessThan1~17 , LessThan1~17, project3_frame, 1
instance = comp, \LessThan1~18 , LessThan1~18, project3_frame, 1
instance = comp, \LessThan0~2 , LessThan0~2, project3_frame, 1
instance = comp, \LessThan0~3 , LessThan0~3, project3_frame, 1
instance = comp, \LessThan0~4 , LessThan0~4, project3_frame, 1
instance = comp, \LessThan0~5 , LessThan0~5, project3_frame, 1
instance = comp, \LessThan0~6 , LessThan0~6, project3_frame, 1
instance = comp, \LessThan1~8 , LessThan1~8, project3_frame, 1
instance = comp, \LessThan1~9 , LessThan1~9, project3_frame, 1
instance = comp, \LessThan1~6 , LessThan1~6, project3_frame, 1
instance = comp, \LessThan1~7 , LessThan1~7, project3_frame, 1
instance = comp, \LessThan1~5 , LessThan1~5, project3_frame, 1
instance = comp, \LessThan1~10 , LessThan1~10, project3_frame, 1
instance = comp, \LessThan1~22 , LessThan1~22, project3_frame, 1
instance = comp, \Selector31~24 , Selector31~24, project3_frame, 1
instance = comp, \aluout_EX_r~159 , aluout_EX_r~159, project3_frame, 1
instance = comp, \LessThan1~4 , LessThan1~4, project3_frame, 1
instance = comp, \Selector31~25 , Selector31~25, project3_frame, 1
instance = comp, \LessThan0~7 , LessThan0~7, project3_frame, 1
instance = comp, \Equal9~2 , Equal9~2, project3_frame, 1
instance = comp, \Equal9~3 , Equal9~3, project3_frame, 1
instance = comp, \Selector31~28 , Selector31~28, project3_frame, 1
instance = comp, \Selector31~27 , Selector31~27, project3_frame, 1
instance = comp, \Selector31~26 , Selector31~26, project3_frame, 1
instance = comp, \LessThan0~18 , LessThan0~18, project3_frame, 1
instance = comp, \LessThan0~19 , LessThan0~19, project3_frame, 1
instance = comp, \LessThan0~15 , LessThan0~15, project3_frame, 1
instance = comp, \LessThan0~16 , LessThan0~16, project3_frame, 1
instance = comp, \LessThan0~17 , LessThan0~17, project3_frame, 1
instance = comp, \LessThan0~12 , LessThan0~12, project3_frame, 1
instance = comp, \LessThan0~13 , LessThan0~13, project3_frame, 1
instance = comp, \LessThan0~9 , LessThan0~9, project3_frame, 1
instance = comp, \LessThan0~10 , LessThan0~10, project3_frame, 1
instance = comp, \LessThan0~11 , LessThan0~11, project3_frame, 1
instance = comp, \LessThan0~14 , LessThan0~14, project3_frame, 1
instance = comp, \LessThan0~8 , LessThan0~8, project3_frame, 1
instance = comp, \LessThan0~20 , LessThan0~20, project3_frame, 1
instance = comp, \LessThan0~23 , LessThan0~23, project3_frame, 1
instance = comp, \LessThan0~21 , LessThan0~21, project3_frame, 1
instance = comp, \LessThan0~22 , LessThan0~22, project3_frame, 1
instance = comp, \LessThan0~24 , LessThan0~24, project3_frame, 1
instance = comp, \Selector31~29 , Selector31~29, project3_frame, 1
instance = comp, \Selector31~30 , Selector31~30, project3_frame, 1
instance = comp, \Selector31~12 , Selector31~12, project3_frame, 1
instance = comp, \Selector31~13 , Selector31~13, project3_frame, 1
instance = comp, \Selector31~14 , Selector31~14, project3_frame, 1
instance = comp, \Selector31~15 , Selector31~15, project3_frame, 1
instance = comp, \Selector31~10 , Selector31~10, project3_frame, 1
instance = comp, \Selector31~11 , Selector31~11, project3_frame, 1
instance = comp, \Selector31~16 , Selector31~16, project3_frame, 1
instance = comp, \Selector31~9 , Selector31~9, project3_frame, 1
instance = comp, \Selector31~18 , Selector31~18, project3_frame, 1
instance = comp, \Selector31~17 , Selector31~17, project3_frame, 1
instance = comp, \Selector31~19 , Selector31~19, project3_frame, 1
instance = comp, \ShiftRight0~33 , ShiftRight0~33, project3_frame, 1
instance = comp, \ShiftRight0~43 , ShiftRight0~43, project3_frame, 1
instance = comp, \ShiftRight0~44 , ShiftRight0~44, project3_frame, 1
instance = comp, \Selector31~21 , Selector31~21, project3_frame, 1
instance = comp, \Selector31~22 , Selector31~22, project3_frame, 1
instance = comp, \Selector31~20 , Selector31~20, project3_frame, 1
instance = comp, \aluout_EX_r~160 , aluout_EX_r~160, project3_frame, 1
instance = comp, \WideNor0~11 , WideNor0~11, project3_frame, 1
instance = comp, \WideNor0~13 , WideNor0~13, project3_frame, 1
instance = comp, \WideNor0~12 , WideNor0~12, project3_frame, 1
instance = comp, \WideNor0~14 , WideNor0~14, project3_frame, 1
instance = comp, \WideNor0~10 , WideNor0~10, project3_frame, 1
instance = comp, \WideNor0~15 , WideNor0~15, project3_frame, 1
instance = comp, \WideNor0~2 , WideNor0~2, project3_frame, 1
instance = comp, \WideNor0~5 , WideNor0~5, project3_frame, 1
instance = comp, \WideNor0~4 , WideNor0~4, project3_frame, 1
instance = comp, \WideNor0~6 , WideNor0~6, project3_frame, 1
instance = comp, \WideNor0~3 , WideNor0~3, project3_frame, 1
instance = comp, \WideNor0~7 , WideNor0~7, project3_frame, 1
instance = comp, \WideNor0~8 , WideNor0~8, project3_frame, 1
instance = comp, \WideNor0~9 , WideNor0~9, project3_frame, 1
instance = comp, \WideNor0~1 , WideNor0~1, project3_frame, 1
instance = comp, \WideNor0~0 , WideNor0~0, project3_frame, 1
instance = comp, \Selector31~8 , Selector31~8, project3_frame, 1
instance = comp, \Selector31~23 , Selector31~23, project3_frame, 1
instance = comp, \aluout_EX_r[0]~162 , aluout_EX_r[0]~162, project3_frame, 1
instance = comp, \aluout_EX[0] , aluout_EX[0], project3_frame, 1
instance = comp, \Equal16~3 , Equal16~3, project3_frame, 1
instance = comp, \aluout_EX[22] , aluout_EX[22], project3_frame, 1
instance = comp, \aluout_EX[24]~DUPLICATE , aluout_EX[24]~DUPLICATE, project3_frame, 1
instance = comp, \aluout_EX[26] , aluout_EX[26], project3_frame, 1
instance = comp, \Equal16~1 , Equal16~1, project3_frame, 1
instance = comp, \aluout_EX[21]~DUPLICATE , aluout_EX[21]~DUPLICATE, project3_frame, 1
instance = comp, \aluout_EX[18]~DUPLICATE , aluout_EX[18]~DUPLICATE, project3_frame, 1
instance = comp, \aluout_EX[19]~DUPLICATE , aluout_EX[19]~DUPLICATE, project3_frame, 1
instance = comp, \aluout_EX[17]~DUPLICATE , aluout_EX[17]~DUPLICATE, project3_frame, 1
instance = comp, \Equal16~0 , Equal16~0, project3_frame, 1
instance = comp, \regval2_ID[28] , regval2_ID[28], project3_frame, 1
instance = comp, \aluout_EX_r[28]~135 , aluout_EX_r[28]~135, project3_frame, 1
instance = comp, \aluout_EX_r[28]~132 , aluout_EX_r[28]~132, project3_frame, 1
instance = comp, \ShiftLeft0~39 , ShiftLeft0~39, project3_frame, 1
instance = comp, \aluout_EX_r[28]~133 , aluout_EX_r[28]~133, project3_frame, 1
instance = comp, \aluout_EX_r[28]~134 , aluout_EX_r[28]~134, project3_frame, 1
instance = comp, \aluout_EX_r[28]~181 , aluout_EX_r[28]~181, project3_frame, 1
instance = comp, \aluout_EX_r[28]~180 , aluout_EX_r[28]~180, project3_frame, 1
instance = comp, \aluout_EX_r[28]~184 , aluout_EX_r[28]~184, project3_frame, 1
instance = comp, \aluout_EX[28] , aluout_EX[28], project3_frame, 1
instance = comp, \Equal16~2 , Equal16~2, project3_frame, 1
instance = comp, \Equal16~4 , Equal16~4, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a36 , dmem_rtl_0|auto_generated|ram_block1a36, project3_frame, 1
instance = comp, \dmem~5 , dmem~5, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a4 , dmem_rtl_0|auto_generated|ram_block1a4, project3_frame, 1
instance = comp, \rd_val_MEM_w[4]~5 , rd_val_MEM_w[4]~5, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[38]~feeder , dmem_rtl_0_bypass[38]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[38] , dmem_rtl_0_bypass[38], project3_frame, 1
instance = comp, \rd_val_MEM_w[4]~6 , rd_val_MEM_w[4]~6, project3_frame, 1
instance = comp, \regval_MEM[4] , regval_MEM[4], project3_frame, 1
instance = comp, \regs[0][4]~feeder , regs[0][4]~feeder, project3_frame, 1
instance = comp, \regs[0][4] , regs[0][4], project3_frame, 1
instance = comp, \regval1_ID[4]~DUPLICATE , regval1_ID[4]~DUPLICATE, project3_frame, 1
instance = comp, \aluout_EX_r[4]~41 , aluout_EX_r[4]~41, project3_frame, 1
instance = comp, \aluout_EX_r[4]~42 , aluout_EX_r[4]~42, project3_frame, 1
instance = comp, \aluout_EX_r[4]~43 , aluout_EX_r[4]~43, project3_frame, 1
instance = comp, \aluout_EX_r[4]~44 , aluout_EX_r[4]~44, project3_frame, 1
instance = comp, \aluout_EX_r[4]~45 , aluout_EX_r[4]~45, project3_frame, 1
instance = comp, \aluout_EX[4] , aluout_EX[4], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a35 , dmem_rtl_0|auto_generated|ram_block1a35, project3_frame, 1
instance = comp, \dmem~4 , dmem~4, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a3 , dmem_rtl_0|auto_generated|ram_block1a3, project3_frame, 1
instance = comp, \rd_val_MEM_w[3]~59 , rd_val_MEM_w[3]~59, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[36]~feeder , dmem_rtl_0_bypass[36]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[36] , dmem_rtl_0_bypass[36], project3_frame, 1
instance = comp, \rd_val_MEM_w[3]~60 , rd_val_MEM_w[3]~60, project3_frame, 1
instance = comp, \KEY[3]~input , KEY[3]~input, project3_frame, 1
instance = comp, \rd_val_MEM_w[3]~61 , rd_val_MEM_w[3]~61, project3_frame, 1
instance = comp, \regval_MEM[3] , regval_MEM[3], project3_frame, 1
instance = comp, \regs[0][3] , regs[0][3], project3_frame, 1
instance = comp, \regval1_ID[3] , regval1_ID[3], project3_frame, 1
instance = comp, \aluout_EX_r[3]~65 , aluout_EX_r[3]~65, project3_frame, 1
instance = comp, \aluout_EX_r[3]~66 , aluout_EX_r[3]~66, project3_frame, 1
instance = comp, \aluout_EX_r[3]~58 , aluout_EX_r[3]~58, project3_frame, 1
instance = comp, \ShiftRight0~36 , ShiftRight0~36, project3_frame, 1
instance = comp, \aluout_EX_r[3]~50 , aluout_EX_r[3]~50, project3_frame, 1
instance = comp, \aluout_EX_r[3]~53 , aluout_EX_r[3]~53, project3_frame, 1
instance = comp, \aluout_EX_r[3]~55 , aluout_EX_r[3]~55, project3_frame, 1
instance = comp, \aluout_EX_r[3]~57 , aluout_EX_r[3]~57, project3_frame, 1
instance = comp, \aluout_EX_r[3]~56 , aluout_EX_r[3]~56, project3_frame, 1
instance = comp, \aluout_EX_r[3]~59 , aluout_EX_r[3]~59, project3_frame, 1
instance = comp, \aluout_EX_r[3]~67 , aluout_EX_r[3]~67, project3_frame, 1
instance = comp, \aluout_EX[3] , aluout_EX[3], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a60 , dmem_rtl_0|auto_generated|ram_block1a60, project3_frame, 1
instance = comp, \dmem~29 , dmem~29, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a28 , dmem_rtl_0|auto_generated|ram_block1a28, project3_frame, 1
instance = comp, \rd_val_MEM_w[28]~49 , rd_val_MEM_w[28]~49, project3_frame, 1
instance = comp, \rd_val_MEM_w[28]~50 , rd_val_MEM_w[28]~50, project3_frame, 1
instance = comp, \regval_MEM[28] , regval_MEM[28], project3_frame, 1
instance = comp, \regs[0][28] , regs[0][28], project3_frame, 1
instance = comp, \regval2_ID[28]~DUPLICATE , regval2_ID[28]~DUPLICATE, project3_frame, 1
instance = comp, \Selector31~4 , Selector31~4, project3_frame, 1
instance = comp, \Selector31~6 , Selector31~6, project3_frame, 1
instance = comp, \Selector31~7 , Selector31~7, project3_frame, 1
instance = comp, \aluout_EX_r[3]~64 , aluout_EX_r[3]~64, project3_frame, 1
instance = comp, \aluout_EX_r[2]~72 , aluout_EX_r[2]~72, project3_frame, 1
instance = comp, \aluout_EX_r[2]~68 , aluout_EX_r[2]~68, project3_frame, 1
instance = comp, \aluout_EX_r[2]~69 , aluout_EX_r[2]~69, project3_frame, 1
instance = comp, \aluout_EX_r[2]~70 , aluout_EX_r[2]~70, project3_frame, 1
instance = comp, \aluout_EX_r[2]~71 , aluout_EX_r[2]~71, project3_frame, 1
instance = comp, \aluout_EX_r[2]~73 , aluout_EX_r[2]~73, project3_frame, 1
instance = comp, \aluout_EX[2] , aluout_EX[2], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a7 , dmem_rtl_0|auto_generated|ram_block1a7, project3_frame, 1
instance = comp, \dmem~8 , dmem~8, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a39 , dmem_rtl_0|auto_generated|ram_block1a39, project3_frame, 1
instance = comp, \rd_val_MEM_w[7]~23 , rd_val_MEM_w[7]~23, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[44]~feeder , dmem_rtl_0_bypass[44]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[44] , dmem_rtl_0_bypass[44], project3_frame, 1
instance = comp, \rd_val_MEM_w[7]~24 , rd_val_MEM_w[7]~24, project3_frame, 1
instance = comp, \regval_MEM[7] , regval_MEM[7], project3_frame, 1
instance = comp, \regs[0][7] , regs[0][7], project3_frame, 1
instance = comp, \regval2_ID[7] , regval2_ID[7], project3_frame, 1
instance = comp, \aluout_EX_r[7]~174 , aluout_EX_r[7]~174, project3_frame, 1
instance = comp, \aluout_EX_r[7]~171 , aluout_EX_r[7]~171, project3_frame, 1
instance = comp, \aluout_EX_r[7]~172 , aluout_EX_r[7]~172, project3_frame, 1
instance = comp, \aluout_EX_r[7]~173 , aluout_EX_r[7]~173, project3_frame, 1
instance = comp, \aluout_EX_r[7]~175 , aluout_EX_r[7]~175, project3_frame, 1
instance = comp, \aluout_EX[7]~DUPLICATE , aluout_EX[7]~DUPLICATE, project3_frame, 1
instance = comp, \regval2_EX[12]~feeder , regval2_EX[12]~feeder, project3_frame, 1
instance = comp, \regval2_EX[12] , regval2_EX[12], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[53] , dmem_rtl_0_bypass[53], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[54]~feeder , dmem_rtl_0_bypass[54]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[54] , dmem_rtl_0_bypass[54], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a44 , dmem_rtl_0|auto_generated|ram_block1a44, project3_frame, 1
instance = comp, \dmem~13 , dmem~13, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a12 , dmem_rtl_0|auto_generated|ram_block1a12, project3_frame, 1
instance = comp, \rd_val_MEM_w[12]~21 , rd_val_MEM_w[12]~21, project3_frame, 1
instance = comp, \rd_val_MEM_w[12]~22 , rd_val_MEM_w[12]~22, project3_frame, 1
instance = comp, \regval_MEM[12] , regval_MEM[12], project3_frame, 1
instance = comp, \regs[0][12] , regs[0][12], project3_frame, 1
instance = comp, \regval1_ID[12]~DUPLICATE , regval1_ID[12]~DUPLICATE, project3_frame, 1
instance = comp, \aluout_EX_r[12]~151 , aluout_EX_r[12]~151, project3_frame, 1
instance = comp, \aluout_EX_r[12]~152 , aluout_EX_r[12]~152, project3_frame, 1
instance = comp, \aluout_EX_r[12]~153 , aluout_EX_r[12]~153, project3_frame, 1
instance = comp, \aluout_EX_r[12]~154 , aluout_EX_r[12]~154, project3_frame, 1
instance = comp, \aluout_EX_r[12]~155 , aluout_EX_r[12]~155, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[22] , dmem_rtl_0_bypass[22], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[17]~feeder , dmem_rtl_0_bypass[17]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[17] , dmem_rtl_0_bypass[17], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[19] , dmem_rtl_0_bypass[19], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[18] , dmem_rtl_0_bypass[18], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[21] , dmem_rtl_0_bypass[21], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[20] , dmem_rtl_0_bypass[20], project3_frame, 1
instance = comp, \dmem~37 , dmem~37, project3_frame, 1
instance = comp, \dmem~41 , dmem~41, project3_frame, 1
instance = comp, \regval2_EX[15] , regval2_EX[15], project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a47 , dmem_rtl_0|auto_generated|ram_block1a47, project3_frame, 1
instance = comp, \dmem~16 , dmem~16, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a15 , dmem_rtl_0|auto_generated|ram_block1a15, project3_frame, 1
instance = comp, \rd_val_MEM_w[15]~15 , rd_val_MEM_w[15]~15, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[60]~feeder , dmem_rtl_0_bypass[60]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[60] , dmem_rtl_0_bypass[60], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[59]~feeder , dmem_rtl_0_bypass[59]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[59] , dmem_rtl_0_bypass[59], project3_frame, 1
instance = comp, \rd_val_MEM_w[15]~16 , rd_val_MEM_w[15]~16, project3_frame, 1
instance = comp, \aluout_EX[15] , aluout_EX[15], project3_frame, 1
instance = comp, \regval_MEM[15] , regval_MEM[15], project3_frame, 1
instance = comp, \regs[0][15] , regs[0][15], project3_frame, 1
instance = comp, \regval1_ID[15]~DUPLICATE , regval1_ID[15]~DUPLICATE, project3_frame, 1
instance = comp, \aluout_EX_r[15]~139 , aluout_EX_r[15]~139, project3_frame, 1
instance = comp, \aluout_EX_r[15]~136 , aluout_EX_r[15]~136, project3_frame, 1
instance = comp, \aluout_EX_r[15]~137 , aluout_EX_r[15]~137, project3_frame, 1
instance = comp, \aluout_EX_r[15]~138 , aluout_EX_r[15]~138, project3_frame, 1
instance = comp, \aluout_EX_r[15]~140 , aluout_EX_r[15]~140, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[28] , dmem_rtl_0_bypass[28], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[25] , dmem_rtl_0_bypass[25], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[23] , dmem_rtl_0_bypass[23], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[24] , dmem_rtl_0_bypass[24], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[27] , dmem_rtl_0_bypass[27], project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[26] , dmem_rtl_0_bypass[26], project3_frame, 1
instance = comp, \dmem~36 , dmem~36, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[30]~feeder , dmem_rtl_0_bypass[30]~feeder, project3_frame, 1
instance = comp, \dmem_rtl_0_bypass[30] , dmem_rtl_0_bypass[30], project3_frame, 1
instance = comp, \rd_val_MEM_w[0]~66 , rd_val_MEM_w[0]~66, project3_frame, 1
instance = comp, \KEY[0]~input , KEY[0]~input, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a32 , dmem_rtl_0|auto_generated|ram_block1a32, project3_frame, 1
instance = comp, \dmem~1 , dmem~1, project3_frame, 1
instance = comp, \dmem_rtl_0|auto_generated|ram_block1a0 , dmem_rtl_0|auto_generated|ram_block1a0, project3_frame, 1
instance = comp, \rd_val_MEM_w[0]~65 , rd_val_MEM_w[0]~65, project3_frame, 1
instance = comp, \rd_val_MEM_w[0]~67 , rd_val_MEM_w[0]~67, project3_frame, 1
instance = comp, \regval_MEM[0] , regval_MEM[0], project3_frame, 1
instance = comp, \regs[0][0]~feeder , regs[0][0]~feeder, project3_frame, 1
instance = comp, \regs[0][0] , regs[0][0], project3_frame, 1
instance = comp, \regval2_ID[0] , regval2_ID[0], project3_frame, 1
instance = comp, \regval2_EX[0] , regval2_EX[0], project3_frame, 1
instance = comp, \HEX_out[0]~0 , HEX_out[0]~0, project3_frame, 1
instance = comp, \always9~0 , always9~0, project3_frame, 1
instance = comp, \dmem~35 , dmem~35, project3_frame, 1
instance = comp, \always9~1 , always9~1, project3_frame, 1
instance = comp, \HEX_out[0] , HEX_out[0], project3_frame, 1
instance = comp, \HEX_out[3]~1 , HEX_out[3]~1, project3_frame, 1
instance = comp, \HEX_out[3] , HEX_out[3], project3_frame, 1
instance = comp, \HEX_out[2]~2 , HEX_out[2]~2, project3_frame, 1
instance = comp, \HEX_out[2] , HEX_out[2], project3_frame, 1
instance = comp, \HEX_out[1] , HEX_out[1], project3_frame, 1
instance = comp, \ss0|OUT~0 , ss0|OUT~0, project3_frame, 1
instance = comp, \ss0|OUT~1 , ss0|OUT~1, project3_frame, 1
instance = comp, \ss0|OUT~2 , ss0|OUT~2, project3_frame, 1
instance = comp, \ss0|OUT~3 , ss0|OUT~3, project3_frame, 1
instance = comp, \ss0|OUT~4 , ss0|OUT~4, project3_frame, 1
instance = comp, \ss0|OUT~5 , ss0|OUT~5, project3_frame, 1
instance = comp, \ss0|OUT~6 , ss0|OUT~6, project3_frame, 1
instance = comp, \HEX_out[5]~4 , HEX_out[5]~4, project3_frame, 1
instance = comp, \HEX_out[5] , HEX_out[5], project3_frame, 1
instance = comp, \HEX_out[6]~feeder , HEX_out[6]~feeder, project3_frame, 1
instance = comp, \HEX_out[6] , HEX_out[6], project3_frame, 1
instance = comp, \HEX_out[7]~3 , HEX_out[7]~3, project3_frame, 1
instance = comp, \HEX_out[7] , HEX_out[7], project3_frame, 1
instance = comp, \HEX_out[4]~feeder , HEX_out[4]~feeder, project3_frame, 1
instance = comp, \HEX_out[4] , HEX_out[4], project3_frame, 1
instance = comp, \ss1|OUT~0 , ss1|OUT~0, project3_frame, 1
instance = comp, \ss1|OUT~1 , ss1|OUT~1, project3_frame, 1
instance = comp, \ss1|OUT~2 , ss1|OUT~2, project3_frame, 1
instance = comp, \ss1|OUT~3 , ss1|OUT~3, project3_frame, 1
instance = comp, \ss1|OUT~4 , ss1|OUT~4, project3_frame, 1
instance = comp, \ss1|OUT~5 , ss1|OUT~5, project3_frame, 1
instance = comp, \ss1|OUT~6 , ss1|OUT~6, project3_frame, 1
instance = comp, \HEX_out[8] , HEX_out[8], project3_frame, 1
instance = comp, \HEX_out[9]~7 , HEX_out[9]~7, project3_frame, 1
instance = comp, \HEX_out[9] , HEX_out[9], project3_frame, 1
instance = comp, \HEX_out[11]~6 , HEX_out[11]~6, project3_frame, 1
instance = comp, \HEX_out[11] , HEX_out[11], project3_frame, 1
instance = comp, \HEX_out[10]~5 , HEX_out[10]~5, project3_frame, 1
instance = comp, \HEX_out[10] , HEX_out[10], project3_frame, 1
instance = comp, \ss2|OUT~0 , ss2|OUT~0, project3_frame, 1
instance = comp, \ss2|OUT~1 , ss2|OUT~1, project3_frame, 1
instance = comp, \ss2|OUT~2 , ss2|OUT~2, project3_frame, 1
instance = comp, \ss2|OUT~3 , ss2|OUT~3, project3_frame, 1
instance = comp, \ss2|OUT~4 , ss2|OUT~4, project3_frame, 1
instance = comp, \ss2|OUT~5 , ss2|OUT~5, project3_frame, 1
instance = comp, \ss2|OUT~6 , ss2|OUT~6, project3_frame, 1
instance = comp, \HEX_out[15]~8 , HEX_out[15]~8, project3_frame, 1
instance = comp, \HEX_out[15] , HEX_out[15], project3_frame, 1
instance = comp, \HEX_out[14]~9 , HEX_out[14]~9, project3_frame, 1
instance = comp, \HEX_out[14]~DUPLICATE , HEX_out[14]~DUPLICATE, project3_frame, 1
instance = comp, \HEX_out[13] , HEX_out[13], project3_frame, 1
instance = comp, \HEX_out[12]~10 , HEX_out[12]~10, project3_frame, 1
instance = comp, \HEX_out[12] , HEX_out[12], project3_frame, 1
instance = comp, \ss3|OUT~0 , ss3|OUT~0, project3_frame, 1
instance = comp, \HEX_out[13]~DUPLICATE , HEX_out[13]~DUPLICATE, project3_frame, 1
instance = comp, \ss3|OUT~1 , ss3|OUT~1, project3_frame, 1
instance = comp, \ss3|OUT~2 , ss3|OUT~2, project3_frame, 1
instance = comp, \ss3|OUT~3 , ss3|OUT~3, project3_frame, 1
instance = comp, \ss3|OUT~4 , ss3|OUT~4, project3_frame, 1
instance = comp, \ss3|OUT~5 , ss3|OUT~5, project3_frame, 1
instance = comp, \HEX_out[14] , HEX_out[14], project3_frame, 1
instance = comp, \ss3|OUT~6 , ss3|OUT~6, project3_frame, 1
instance = comp, \HEX_out[19]~12 , HEX_out[19]~12, project3_frame, 1
instance = comp, \HEX_out[19] , HEX_out[19], project3_frame, 1
instance = comp, \HEX_out[16] , HEX_out[16], project3_frame, 1
instance = comp, \HEX_out[17]~13 , HEX_out[17]~13, project3_frame, 1
instance = comp, \HEX_out[17] , HEX_out[17], project3_frame, 1
instance = comp, \HEX_out[18]~11 , HEX_out[18]~11, project3_frame, 1
instance = comp, \HEX_out[18] , HEX_out[18], project3_frame, 1
instance = comp, \ss4|OUT~0 , ss4|OUT~0, project3_frame, 1
instance = comp, \ss4|OUT~1 , ss4|OUT~1, project3_frame, 1
instance = comp, \ss4|OUT~2 , ss4|OUT~2, project3_frame, 1
instance = comp, \ss4|OUT~3 , ss4|OUT~3, project3_frame, 1
instance = comp, \ss4|OUT~4 , ss4|OUT~4, project3_frame, 1
instance = comp, \ss4|OUT~5 , ss4|OUT~5, project3_frame, 1
instance = comp, \ss4|OUT~6 , ss4|OUT~6, project3_frame, 1
instance = comp, \HEX_out[20]~17 , HEX_out[20]~17, project3_frame, 1
instance = comp, \HEX_out[20] , HEX_out[20], project3_frame, 1
instance = comp, \HEX_out[23]~14 , HEX_out[23]~14, project3_frame, 1
instance = comp, \HEX_out[23]~feeder , HEX_out[23]~feeder, project3_frame, 1
instance = comp, \HEX_out[23] , HEX_out[23], project3_frame, 1
instance = comp, \HEX_out[22]~16 , HEX_out[22]~16, project3_frame, 1
instance = comp, \HEX_out[22] , HEX_out[22], project3_frame, 1
instance = comp, \HEX_out[21]~15 , HEX_out[21]~15, project3_frame, 1
instance = comp, \HEX_out[21] , HEX_out[21], project3_frame, 1
instance = comp, \ss5|OUT~0 , ss5|OUT~0, project3_frame, 1
instance = comp, \HEX_out[22]~DUPLICATE , HEX_out[22]~DUPLICATE, project3_frame, 1
instance = comp, \ss5|OUT~1 , ss5|OUT~1, project3_frame, 1
instance = comp, \ss5|OUT~2 , ss5|OUT~2, project3_frame, 1
instance = comp, \ss5|OUT~3 , ss5|OUT~3, project3_frame, 1
instance = comp, \ss5|OUT~4 , ss5|OUT~4, project3_frame, 1
instance = comp, \ss5|OUT~5 , ss5|OUT~5, project3_frame, 1
instance = comp, \ss5|OUT~6 , ss5|OUT~6, project3_frame, 1
instance = comp, \SW[0]~input , SW[0]~input, project3_frame, 1
instance = comp, \SW[1]~input , SW[1]~input, project3_frame, 1
instance = comp, \SW[2]~input , SW[2]~input, project3_frame, 1
instance = comp, \SW[3]~input , SW[3]~input, project3_frame, 1
instance = comp, \SW[4]~input , SW[4]~input, project3_frame, 1
instance = comp, \SW[5]~input , SW[5]~input, project3_frame, 1
instance = comp, \SW[6]~input , SW[6]~input, project3_frame, 1
instance = comp, \SW[7]~input , SW[7]~input, project3_frame, 1
instance = comp, \SW[8]~input , SW[8]~input, project3_frame, 1
instance = comp, \SW[9]~input , SW[9]~input, project3_frame, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, project3_frame, 1
