#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001445f8ba490 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_000001445f8b8d00 .param/l "WIDTH" 1 2 3, +C4<00000000000000000000000000001000>;
v000001445f8bcda0_0 .var "clk", 0 0;
v000001445f8bce40_0 .var "data_in", 0 0;
v000001445f7a5840_0 .net "data_out", 7 0, v000001445f747c80_0;  1 drivers
v000001445f7a58e0_0 .var "rst_n", 0 0;
v000001445f7a5980_0 .net "seg_out", 3 0, v000001445f8bcc60_0;  1 drivers
v000001445f7a5a20_0 .var "shift_en", 0 0;
S_000001445f745f50 .scope task, "async_rst" "async_rst" 2 42, 2 42 0, S_000001445f8ba490;
 .timescale 0 0;
TD_testbench.async_rst ;
    %vpi_call 2 44 "$display", "########## RESET start! ##########" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001445f7a58e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001445f7a58e0_0, 0, 1;
    %vpi_call 2 47 "$display", "########## RESET finish!\012 ##########" {0 0 0};
    %end;
S_000001445f7460e0 .scope task, "push" "push" 2 28, 2 28 0, S_000001445f8ba490;
 .timescale 0 0;
E_000001445f8b8940 .event negedge, v000001445f722cc0_0;
TD_testbench.push ;
    %vpi_call 2 30 "$display", "########## Shift enable active ##########" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001445f7a5a20_0, 0, 1;
    %pushi/vec4 9, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001445f8b8940;
    %vpi_func 2 34 "$urandom" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %store/vec4 v000001445f8bce40_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001445f7a5a20_0, 0, 1;
    %vpi_call 2 37 "$display", "########## Shift enable disable ##########\012" {0 0 0};
    %end;
S_000001445f8bcad0 .scope module, "shft" "shift_reg" 2 12, 3 1 0, S_000001445f8ba490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "shift_en";
    .port_info 4 /OUTPUT 4 "seg_out";
    .port_info 5 /OUTPUT 8 "data_out";
P_000001445f8b9000 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
v000001445f722cc0_0 .net "clk", 0 0, v000001445f8bcda0_0;  1 drivers
v000001445f7228d0_0 .net "data_in", 0 0, v000001445f8bce40_0;  1 drivers
v000001445f747c80_0 .var "data_out", 7 0;
v000001445f8ba620_0 .net "rst_n", 0 0, v000001445f7a58e0_0;  1 drivers
v000001445f8bcc60_0 .var "seg_out", 3 0;
v000001445f8bcd00_0 .net "shift_en", 0 0, v000001445f7a5a20_0;  1 drivers
E_000001445f8b8a80 .event posedge, v000001445f722cc0_0;
E_000001445f8b9280/0 .event negedge, v000001445f8ba620_0;
E_000001445f8b9280/1 .event posedge, v000001445f722cc0_0;
E_000001445f8b9280 .event/or E_000001445f8b9280/0, E_000001445f8b9280/1;
    .scope S_000001445f8bcad0;
T_2 ;
    %wait E_000001445f8b9280;
    %load/vec4 v000001445f8ba620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001445f747c80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001445f8bcd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001445f7228d0_0;
    %load/vec4 v000001445f747c80_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001445f747c80_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001445f8bcad0;
T_3 ;
    %wait E_000001445f8b8a80;
    %load/vec4 v000001445f8bcd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001445f747c80_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v000001445f8bcc60_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001445f8ba490;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001445f8bcda0_0, 0, 1;
T_4.0 ;
    %delay 4, 0;
    %load/vec4 v000001445f8bcda0_0;
    %inv;
    %store/vec4 v000001445f8bcda0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001445f8ba490;
T_5 ;
    %vpi_call 2 52 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars" {0 0 0};
    %vpi_call 2 55 "$display", "#################### Starting simulation ####################" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001445f7a5a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001445f7a58e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001445f8bce40_0, 0, 1;
    %fork TD_testbench.async_rst, S_000001445f745f50;
    %join;
    %pushi/vec4 10, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %fork TD_testbench.push, S_000001445f7460e0;
    %join;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %delay 200, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001445f8ba490;
T_6 ;
    %wait E_000001445f8b8a80;
    %vpi_call 2 74 "$display", "@time=%0t\011seg_out=%d\011data_out=0x%h\011", $time, v000001445f7a5980_0, v000001445f7a5840_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_000001445f8ba490;
T_7 ;
    %vpi_call 2 79 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001445f8ba490 {0 0 0};
    %vpi_call 2 81 "$monitor", $time, "data_out = %b", v000001445f7a5840_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "..\testbench.v";
    "..\shift_reg.v";
