/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  reg [7:0] _02_;
  wire [5:0] _03_;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_1z[0] | celloutsig_0_7z;
  assign celloutsig_0_19z = celloutsig_0_14z[2] | celloutsig_0_15z;
  assign celloutsig_0_21z = celloutsig_0_15z | celloutsig_0_19z;
  assign celloutsig_1_7z = celloutsig_1_0z[2] ^ celloutsig_1_4z;
  assign celloutsig_1_8z = in_data[119] ^ celloutsig_1_2z;
  assign celloutsig_0_3z = _00_ ^ celloutsig_0_1z[0];
  assign celloutsig_0_20z = celloutsig_0_3z ^ celloutsig_0_19z;
  assign celloutsig_1_3z = celloutsig_1_2z ^ celloutsig_1_1z[5];
  reg [5:0] _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _12_ <= 6'h00;
    else _12_ <= in_data[62:57];
  assign { _03_[5], _00_, _03_[3:0] } = _12_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= celloutsig_1_5z[14:3];
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= { _01_[9:3], celloutsig_1_2z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] & in_data[40:38];
  assign celloutsig_1_19z = celloutsig_1_5z[6:2] & { celloutsig_1_17z[3:0], celloutsig_1_11z };
  assign celloutsig_0_4z = { celloutsig_0_1z[4:2], celloutsig_0_3z } & in_data[18:15];
  assign celloutsig_0_8z = { _03_[5], _00_, _03_[3:0] } & in_data[74:69];
  assign celloutsig_0_9z = { celloutsig_0_8z[4:2], celloutsig_0_3z, celloutsig_0_2z } & { _03_[5], celloutsig_0_8z };
  assign celloutsig_1_11z = celloutsig_1_5z[10] & ~(celloutsig_1_0z[13]);
  assign celloutsig_0_15z = celloutsig_0_9z[1] & ~(in_data[74]);
  assign celloutsig_1_17z = celloutsig_1_2z ? { _02_[5:4], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z } : { celloutsig_1_1z[9:7], celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[15] ? { in_data[78], _03_[5], _00_, _03_[3:0] } : in_data[74:68];
  assign celloutsig_1_0z = in_data[175] ? in_data[125:111] : in_data[149:135];
  assign celloutsig_1_1z = in_data[100] ? celloutsig_1_0z[12:3] : celloutsig_1_0z[9:0];
  assign celloutsig_1_18z = celloutsig_1_1z[8:0] >> { celloutsig_1_5z[10:4], celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_14z = celloutsig_0_4z >> { _00_, _03_[3:1] };
  assign celloutsig_0_22z = { in_data[10:3], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_20z } >> { celloutsig_0_9z[6:1], _03_[5], _00_, _03_[3:0] };
  assign celloutsig_1_5z = { celloutsig_1_0z[6:5], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } >> in_data[117:102];
  assign celloutsig_1_9z = ~((in_data[133] & celloutsig_1_7z) | celloutsig_1_8z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[7] & celloutsig_1_0z[11]) | in_data[100]);
  assign celloutsig_1_4z = ~((in_data[136] & celloutsig_1_2z) | celloutsig_1_0z[11]);
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_1z[5]) | (celloutsig_0_3z & celloutsig_0_2z[0]));
  assign _03_[4] = _00_;
  assign { out_data[136:128], out_data[100:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
