
ubuntu-preinstalled/mkimage:     file format elf32-littlearm


Disassembly of section .init:

000033fc <.init>:
    33fc:	push	{r3, lr}
    3400:	bl	48d0 <fputs@plt+0xdd0>
    3404:	pop	{r3, pc}

Disassembly of section .plt:

00003408 <BN_div@plt-0x14>:
    3408:	push	{lr}		; (str lr, [sp, #-4]!)
    340c:	ldr	lr, [pc, #4]	; 3418 <BN_div@plt-0x4>
    3410:	add	lr, pc, lr
    3414:	ldr	pc, [lr, #8]!
    3418:	andeq	r8, r3, r4, asr r9

0000341c <BN_div@plt>:
    341c:	add	ip, pc, #0, 12
    3420:	add	ip, ip, #56, 20	; 0x38000
    3424:	ldr	pc, [ip, #2388]!	; 0x954

00003428 <ENGINE_get_id@plt>:
    3428:	add	ip, pc, #0, 12
    342c:	add	ip, ip, #56, 20	; 0x38000
    3430:	ldr	pc, [ip, #2380]!	; 0x94c

00003434 <qsort@plt>:
    3434:	add	ip, pc, #0, 12
    3438:	add	ip, ip, #56, 20	; 0x38000
    343c:	ldr	pc, [ip, #2372]!	; 0x944

00003440 <strerror@plt>:
    3440:	add	ip, pc, #0, 12
    3444:	add	ip, ip, #56, 20	; 0x38000
    3448:	ldr	pc, [ip, #2364]!	; 0x93c

0000344c <fileno@plt>:
    344c:	add	ip, pc, #0, 12
    3450:	add	ip, ip, #56, 20	; 0x38000
    3454:	ldr	pc, [ip, #2356]!	; 0x934

00003458 <abort@plt>:
    3458:	add	ip, pc, #0, 12
    345c:	add	ip, ip, #56, 20	; 0x38000
    3460:	ldr	pc, [ip, #2348]!	; 0x92c

00003464 <EVP_CipherInit@plt>:
    3464:	add	ip, pc, #0, 12
    3468:	add	ip, ip, #56, 20	; 0x38000
    346c:	ldr	pc, [ip, #2340]!	; 0x924

00003470 <ERR_get_error@plt>:
    3470:	add	ip, pc, #0, 12
    3474:	add	ip, ip, #56, 20	; 0x38000
    3478:	ldr	pc, [ip, #2332]!	; 0x91c

0000347c <RSA_pkey_ctx_ctrl@plt>:
    347c:	add	ip, pc, #0, 12
    3480:	add	ip, ip, #56, 20	; 0x38000
    3484:	ldr	pc, [ip, #2324]!	; 0x914

00003488 <memcmp@plt>:
    3488:	add	ip, pc, #0, 12
    348c:	add	ip, ip, #56, 20	; 0x38000
    3490:	ldr	pc, [ip, #2316]!	; 0x90c

00003494 <__libc_start_main@plt>:
    3494:	add	ip, pc, #0, 12
    3498:	add	ip, ip, #56, 20	; 0x38000
    349c:	ldr	pc, [ip, #2308]!	; 0x904

000034a0 <__isoc99_fscanf@plt>:
    34a0:	add	ip, pc, #0, 12
    34a4:	add	ip, ip, #56, 20	; 0x38000
    34a8:	ldr	pc, [ip, #2300]!	; 0x8fc

000034ac <BN_mod_inverse@plt>:
    34ac:	add	ip, pc, #0, 12
    34b0:	add	ip, ip, #56, 20	; 0x38000
    34b4:	ldr	pc, [ip, #2292]!	; 0x8f4

000034b8 <BN_mul@plt>:
    34b8:	add	ip, pc, #0, 12
    34bc:	add	ip, ip, #56, 20	; 0x38000
    34c0:	ldr	pc, [ip, #2284]!	; 0x8ec

000034c4 <__gmon_start__@plt>:
    34c4:	add	ip, pc, #0, 12
    34c8:	add	ip, ip, #56, 20	; 0x38000
    34cc:	ldr	pc, [ip, #2276]!	; 0x8e4

000034d0 <rewind@plt>:
    34d0:	add	ip, pc, #0, 12
    34d4:	add	ip, ip, #56, 20	; 0x38000
    34d8:	ldr	pc, [ip, #2268]!	; 0x8dc

000034dc <__isoc99_sscanf@plt>:
    34dc:	add	ip, pc, #0, 12
    34e0:	add	ip, ip, #56, 20	; 0x38000
    34e4:	ldr	pc, [ip, #2260]!	; 0x8d4

000034e8 <EVP_MD_CTX_reset@plt>:
    34e8:	add	ip, pc, #0, 12
    34ec:	add	ip, ip, #56, 20	; 0x38000
    34f0:	ldr	pc, [ip, #2252]!	; 0x8cc

000034f4 <EVP_PKEY_CTX_new@plt>:
    34f4:	add	ip, pc, #0, 12
    34f8:	add	ip, ip, #56, 20	; 0x38000
    34fc:	ldr	pc, [ip, #2244]!	; 0x8c4

00003500 <rename@plt>:
    3500:	add	ip, pc, #0, 12
    3504:	add	ip, ip, #56, 20	; 0x38000
    3508:	ldr	pc, [ip, #2236]!	; 0x8bc

0000350c <strncpy@plt>:
    350c:			; <UNDEFINED> instruction: 0xe7fd4778
    3510:	add	ip, pc, #0, 12
    3514:	add	ip, ip, #56, 20	; 0x38000
    3518:	ldr	pc, [ip, #2224]!	; 0x8b0

0000351c <fclose@plt>:
    351c:	add	ip, pc, #0, 12
    3520:	add	ip, ip, #56, 20	; 0x38000
    3524:	ldr	pc, [ip, #2216]!	; 0x8a8

00003528 <fgets@plt>:
    3528:	add	ip, pc, #0, 12
    352c:	add	ip, ip, #56, 20	; 0x38000
    3530:	ldr	pc, [ip, #2208]!	; 0x8a0

00003534 <getenv@plt>:
    3534:	add	ip, pc, #0, 12
    3538:	add	ip, ip, #56, 20	; 0x38000
    353c:	ldr	pc, [ip, #2200]!	; 0x898

00003540 <EVP_PKEY_new@plt>:
    3540:	add	ip, pc, #0, 12
    3544:	add	ip, ip, #56, 20	; 0x38000
    3548:	ldr	pc, [ip, #2192]!	; 0x890

0000354c <__printf_chk@plt>:
    354c:			; <UNDEFINED> instruction: 0xe7fd4778
    3550:	add	ip, pc, #0, 12
    3554:	add	ip, ip, #56, 20	; 0x38000
    3558:	ldr	pc, [ip, #2180]!	; 0x884

0000355c <X509_get_pubkey@plt>:
    355c:	add	ip, pc, #0, 12
    3560:	add	ip, ip, #56, 20	; 0x38000
    3564:	ldr	pc, [ip, #2172]!	; 0x87c

00003568 <system@plt>:
    3568:	add	ip, pc, #0, 12
    356c:	add	ip, ip, #56, 20	; 0x38000
    3570:	ldr	pc, [ip, #2164]!	; 0x874

00003574 <strchr@plt>:
    3574:	add	ip, pc, #0, 12
    3578:	add	ip, ip, #56, 20	; 0x38000
    357c:	ldr	pc, [ip, #2156]!	; 0x86c

00003580 <putchar@plt>:
    3580:	add	ip, pc, #0, 12
    3584:	add	ip, ip, #56, 20	; 0x38000
    3588:	ldr	pc, [ip, #2148]!	; 0x864

0000358c <strcasecmp@plt>:
    358c:	add	ip, pc, #0, 12
    3590:	add	ip, ip, #56, 20	; 0x38000
    3594:	ldr	pc, [ip, #2140]!	; 0x85c

00003598 <pclose@plt>:
    3598:	add	ip, pc, #0, 12
    359c:	add	ip, ip, #56, 20	; 0x38000
    35a0:	ldr	pc, [ip, #2132]!	; 0x854

000035a4 <calloc@plt>:
    35a4:	add	ip, pc, #0, 12
    35a8:	add	ip, ip, #56, 20	; 0x38000
    35ac:	ldr	pc, [ip, #2124]!	; 0x84c

000035b0 <BN_set_word@plt>:
    35b0:	add	ip, pc, #0, 12
    35b4:	add	ip, ip, #56, 20	; 0x38000
    35b8:	ldr	pc, [ip, #2116]!	; 0x844

000035bc <EVP_DigestSignInit@plt>:
    35bc:	add	ip, pc, #0, 12
    35c0:	add	ip, ip, #56, 20	; 0x38000
    35c4:	ldr	pc, [ip, #2108]!	; 0x83c

000035c8 <mktime@plt>:
    35c8:	add	ip, pc, #0, 12
    35cc:	add	ip, ip, #56, 20	; 0x38000
    35d0:	ldr	pc, [ip, #2100]!	; 0x834

000035d4 <memset@plt>:
    35d4:			; <UNDEFINED> instruction: 0xe7fd4778
    35d8:	add	ip, pc, #0, 12
    35dc:	add	ip, ip, #56, 20	; 0x38000
    35e0:	ldr	pc, [ip, #2088]!	; 0x828

000035e4 <strrchr@plt>:
    35e4:	add	ip, pc, #0, 12
    35e8:	add	ip, ip, #56, 20	; 0x38000
    35ec:	ldr	pc, [ip, #2080]!	; 0x820

000035f0 <BN_copy@plt>:
    35f0:	add	ip, pc, #0, 12
    35f4:	add	ip, ip, #56, 20	; 0x38000
    35f8:	ldr	pc, [ip, #2072]!	; 0x818

000035fc <perror@plt>:
    35fc:	add	ip, pc, #0, 12
    3600:	add	ip, ip, #56, 20	; 0x38000
    3604:	ldr	pc, [ip, #2064]!	; 0x810

00003608 <BN_num_bits@plt>:
    3608:	add	ip, pc, #0, 12
    360c:	add	ip, ip, #56, 20	; 0x38000
    3610:	ldr	pc, [ip, #2056]!	; 0x808

00003614 <strtoll@plt>:
    3614:	add	ip, pc, #0, 12
    3618:	add	ip, ip, #56, 20	; 0x38000
    361c:	ldr	pc, [ip, #2048]!	; 0x800

00003620 <BN_get_word@plt>:
    3620:	add	ip, pc, #0, 12
    3624:	add	ip, ip, #56, 20	; 0x38000
    3628:	ldr	pc, [ip, #2040]!	; 0x7f8

0000362c <__fxstat64@plt>:
    362c:	add	ip, pc, #0, 12
    3630:	add	ip, ip, #56, 20	; 0x38000
    3634:	ldr	pc, [ip, #2032]!	; 0x7f0

00003638 <EVP_DigestUpdate@plt>:
    3638:			; <UNDEFINED> instruction: 0xe7fd4778
    363c:	add	ip, pc, #0, 12
    3640:	add	ip, ip, #56, 20	; 0x38000
    3644:	ldr	pc, [ip, #2020]!	; 0x7e4

00003648 <__strncat_chk@plt>:
    3648:	add	ip, pc, #0, 12
    364c:	add	ip, ip, #56, 20	; 0x38000
    3650:	ldr	pc, [ip, #2012]!	; 0x7dc

00003654 <BN_sub@plt>:
    3654:	add	ip, pc, #0, 12
    3658:	add	ip, ip, #56, 20	; 0x38000
    365c:	ldr	pc, [ip, #2004]!	; 0x7d4

00003660 <ENGINE_load_private_key@plt>:
    3660:	add	ip, pc, #0, 12
    3664:	add	ip, ip, #56, 20	; 0x38000
    3668:	ldr	pc, [ip, #1996]!	; 0x7cc

0000366c <strtoull@plt>:
    366c:	add	ip, pc, #0, 12
    3670:	add	ip, ip, #56, 20	; 0x38000
    3674:	ldr	pc, [ip, #1988]!	; 0x7c4

00003678 <free@plt>:
    3678:			; <UNDEFINED> instruction: 0xe7fd4778
    367c:	add	ip, pc, #0, 12
    3680:	add	ip, ip, #56, 20	; 0x38000
    3684:	ldr	pc, [ip, #1976]!	; 0x7b8

00003688 <read@plt>:
    3688:	add	ip, pc, #0, 12
    368c:	add	ip, ip, #56, 20	; 0x38000
    3690:	ldr	pc, [ip, #1968]!	; 0x7b0

00003694 <write@plt>:
    3694:	add	ip, pc, #0, 12
    3698:	add	ip, ip, #56, 20	; 0x38000
    369c:	ldr	pc, [ip, #1960]!	; 0x7a8

000036a0 <EVP_PKEY_set1_RSA@plt>:
    36a0:	add	ip, pc, #0, 12
    36a4:	add	ip, ip, #56, 20	; 0x38000
    36a8:	ldr	pc, [ip, #1952]!	; 0x7a0

000036ac <fseek@plt>:
    36ac:	add	ip, pc, #0, 12
    36b0:	add	ip, ip, #56, 20	; 0x38000
    36b4:	ldr	pc, [ip, #1944]!	; 0x798

000036b8 <BN_dup@plt>:
    36b8:	add	ip, pc, #0, 12
    36bc:	add	ip, ip, #56, 20	; 0x38000
    36c0:	ldr	pc, [ip, #1936]!	; 0x790

000036c4 <EVP_DigestFinal@plt>:
    36c4:	add	ip, pc, #0, 12
    36c8:	add	ip, ip, #56, 20	; 0x38000
    36cc:	ldr	pc, [ip, #1928]!	; 0x788

000036d0 <strlen@plt>:
    36d0:	add	ip, pc, #0, 12
    36d4:	add	ip, ip, #56, 20	; 0x38000
    36d8:	ldr	pc, [ip, #1920]!	; 0x780

000036dc <EVP_DigestSignFinal@plt>:
    36dc:	add	ip, pc, #0, 12
    36e0:	add	ip, ip, #56, 20	; 0x38000
    36e4:	ldr	pc, [ip, #1912]!	; 0x778

000036e8 <unlink@plt>:
    36e8:	add	ip, pc, #0, 12
    36ec:	add	ip, ip, #56, 20	; 0x38000
    36f0:	ldr	pc, [ip, #1904]!	; 0x770

000036f4 <getopt@plt>:
    36f4:	add	ip, pc, #0, 12
    36f8:	add	ip, ip, #56, 20	; 0x38000
    36fc:	ldr	pc, [ip, #1896]!	; 0x768

00003700 <strtoul@plt>:
    3700:	add	ip, pc, #0, 12
    3704:	add	ip, ip, #56, 20	; 0x38000
    3708:	ldr	pc, [ip, #1888]!	; 0x760

0000370c <fdatasync@plt>:
    370c:	add	ip, pc, #0, 12
    3710:	add	ip, ip, #56, 20	; 0x38000
    3714:	ldr	pc, [ip, #1880]!	; 0x758

00003718 <memcpy@plt>:
    3718:			; <UNDEFINED> instruction: 0xe7fd4778
    371c:	add	ip, pc, #0, 12
    3720:	add	ip, ip, #56, 20	; 0x38000
    3724:	ldr	pc, [ip, #1868]!	; 0x74c

00003728 <PEM_read_X509@plt>:
    3728:	add	ip, pc, #0, 12
    372c:	add	ip, ip, #56, 20	; 0x38000
    3730:	ldr	pc, [ip, #1860]!	; 0x744

00003734 <fopen64@plt>:
    3734:	add	ip, pc, #0, 12
    3738:	add	ip, ip, #56, 20	; 0x38000
    373c:	ldr	pc, [ip, #1852]!	; 0x73c

00003740 <ENGINE_set_default_RSA@plt>:
    3740:	add	ip, pc, #0, 12
    3744:	add	ip, ip, #56, 20	; 0x38000
    3748:	ldr	pc, [ip, #1844]!	; 0x734

0000374c <EVP_MD_CTX_new@plt>:
    374c:	add	ip, pc, #0, 12
    3750:	add	ip, ip, #56, 20	; 0x38000
    3754:	ldr	pc, [ip, #1836]!	; 0x72c

00003758 <feof@plt>:
    3758:	add	ip, pc, #0, 12
    375c:	add	ip, ip, #56, 20	; 0x38000
    3760:	ldr	pc, [ip, #1828]!	; 0x724

00003764 <ftell@plt>:
    3764:	add	ip, pc, #0, 12
    3768:	add	ip, ip, #56, 20	; 0x38000
    376c:	ldr	pc, [ip, #1820]!	; 0x71c

00003770 <fgetc@plt>:
    3770:	add	ip, pc, #0, 12
    3774:	add	ip, ip, #56, 20	; 0x38000
    3778:	ldr	pc, [ip, #1812]!	; 0x714

0000377c <ENGINE_load_builtin_engines@plt>:
    377c:	add	ip, pc, #0, 12
    3780:	add	ip, ip, #56, 20	; 0x38000
    3784:	ldr	pc, [ip, #1804]!	; 0x70c

00003788 <strtol@plt>:
    3788:	add	ip, pc, #0, 12
    378c:	add	ip, ip, #56, 20	; 0x38000
    3790:	ldr	pc, [ip, #1796]!	; 0x704

00003794 <strcpy@plt>:
    3794:	add	ip, pc, #0, 12
    3798:	add	ip, ip, #56, 20	; 0x38000
    379c:	ldr	pc, [ip, #1788]!	; 0x6fc

000037a0 <__vsnprintf_chk@plt>:
    37a0:	add	ip, pc, #0, 12
    37a4:	add	ip, ip, #56, 20	; 0x38000
    37a8:	ldr	pc, [ip, #1780]!	; 0x6f4

000037ac <BN_new@plt>:
    37ac:	add	ip, pc, #0, 12
    37b0:	add	ip, ip, #56, 20	; 0x38000
    37b4:	ldr	pc, [ip, #1772]!	; 0x6ec

000037b8 <ctime@plt>:
    37b8:	add	ip, pc, #0, 12
    37bc:	add	ip, ip, #56, 20	; 0x38000
    37c0:	ldr	pc, [ip, #1764]!	; 0x6e4

000037c4 <open64@plt>:
    37c4:	add	ip, pc, #0, 12
    37c8:	add	ip, ip, #56, 20	; 0x38000
    37cc:	ldr	pc, [ip, #1756]!	; 0x6dc

000037d0 <__vfprintf_chk@plt>:
    37d0:	add	ip, pc, #0, 12
    37d4:	add	ip, ip, #56, 20	; 0x38000
    37d8:	ldr	pc, [ip, #1748]!	; 0x6d4

000037dc <raise@plt>:
    37dc:	add	ip, pc, #0, 12
    37e0:	add	ip, ip, #56, 20	; 0x38000
    37e4:	ldr	pc, [ip, #1740]!	; 0x6cc

000037e8 <EVP_sha1@plt>:
    37e8:	add	ip, pc, #0, 12
    37ec:	add	ip, ip, #56, 20	; 0x38000
    37f0:	ldr	pc, [ip, #1732]!	; 0x6c4

000037f4 <EVP_PKEY_size@plt>:
    37f4:	add	ip, pc, #0, 12
    37f8:	add	ip, ip, #56, 20	; 0x38000
    37fc:	ldr	pc, [ip, #1724]!	; 0x6bc

00003800 <ERR_error_string@plt>:
    3800:	add	ip, pc, #0, 12
    3804:	add	ip, ip, #56, 20	; 0x38000
    3808:	ldr	pc, [ip, #1716]!	; 0x6b4

0000380c <__snprintf_chk@plt>:
    380c:	add	ip, pc, #0, 12
    3810:	add	ip, ip, #56, 20	; 0x38000
    3814:	ldr	pc, [ip, #1708]!	; 0x6ac

00003818 <EVP_CIPHER_CTX_new@plt>:
    3818:	add	ip, pc, #0, 12
    381c:	add	ip, ip, #56, 20	; 0x38000
    3820:	ldr	pc, [ip, #1700]!	; 0x6a4

00003824 <BN_CTX_new@plt>:
    3824:	add	ip, pc, #0, 12
    3828:	add	ip, ip, #56, 20	; 0x38000
    382c:	ldr	pc, [ip, #1692]!	; 0x69c

00003830 <strstr@plt>:
    3830:	add	ip, pc, #0, 12
    3834:	add	ip, ip, #56, 20	; 0x38000
    3838:	ldr	pc, [ip, #1684]!	; 0x694

0000383c <close@plt>:
    383c:			; <UNDEFINED> instruction: 0xe7fd4778
    3840:	add	ip, pc, #0, 12
    3844:	add	ip, ip, #56, 20	; 0x38000
    3848:	ldr	pc, [ip, #1672]!	; 0x688

0000384c <fwrite@plt>:
    384c:			; <UNDEFINED> instruction: 0xe7fd4778
    3850:	add	ip, pc, #0, 12
    3854:	add	ip, ip, #56, 20	; 0x38000
    3858:	ldr	pc, [ip, #1660]!	; 0x67c

0000385c <ENGINE_finish@plt>:
    385c:	add	ip, pc, #0, 12
    3860:	add	ip, ip, #56, 20	; 0x38000
    3864:	ldr	pc, [ip, #1652]!	; 0x674

00003868 <ENGINE_free@plt>:
    3868:	add	ip, pc, #0, 12
    386c:	add	ip, ip, #56, 20	; 0x38000
    3870:	ldr	pc, [ip, #1644]!	; 0x66c

00003874 <__open64_2@plt>:
    3874:	add	ip, pc, #0, 12
    3878:	add	ip, ip, #56, 20	; 0x38000
    387c:	ldr	pc, [ip, #1636]!	; 0x664

00003880 <time@plt>:
    3880:	add	ip, pc, #0, 12
    3884:	add	ip, ip, #56, 20	; 0x38000
    3888:	ldr	pc, [ip, #1628]!	; 0x65c

0000388c <__xstat64@plt>:
    388c:	add	ip, pc, #0, 12
    3890:	add	ip, ip, #56, 20	; 0x38000
    3894:	ldr	pc, [ip, #1620]!	; 0x654

00003898 <BN_rshift@plt>:
    3898:	add	ip, pc, #0, 12
    389c:	add	ip, ip, #56, 20	; 0x38000
    38a0:	ldr	pc, [ip, #1612]!	; 0x64c

000038a4 <strdup@plt>:
    38a4:	add	ip, pc, #0, 12
    38a8:	add	ip, ip, #56, 20	; 0x38000
    38ac:	ldr	pc, [ip, #1604]!	; 0x644

000038b0 <lseek64@plt>:
    38b0:	add	ip, pc, #0, 12
    38b4:	add	ip, ip, #56, 20	; 0x38000
    38b8:	ldr	pc, [ip, #1596]!	; 0x63c

000038bc <malloc@plt>:
    38bc:	add	ip, pc, #0, 12
    38c0:	add	ip, ip, #56, 20	; 0x38000
    38c4:	ldr	pc, [ip, #1588]!	; 0x634

000038c8 <mmap64@plt>:
    38c8:	add	ip, pc, #0, 12
    38cc:	add	ip, ip, #56, 20	; 0x38000
    38d0:	ldr	pc, [ip, #1580]!	; 0x62c

000038d4 <EVP_aes_128_cbc@plt>:
    38d4:	add	ip, pc, #0, 12
    38d8:	add	ip, ip, #56, 20	; 0x38000
    38dc:	ldr	pc, [ip, #1572]!	; 0x624

000038e0 <EVP_CIPHER_CTX_reset@plt>:
    38e0:	add	ip, pc, #0, 12
    38e4:	add	ip, ip, #56, 20	; 0x38000
    38e8:	ldr	pc, [ip, #1564]!	; 0x61c

000038ec <__stack_chk_fail@plt>:
    38ec:	add	ip, pc, #0, 12
    38f0:	add	ip, ip, #56, 20	; 0x38000
    38f4:	ldr	pc, [ip, #1556]!	; 0x614

000038f8 <gmtime_r@plt>:
    38f8:	add	ip, pc, #0, 12
    38fc:	add	ip, ip, #56, 20	; 0x38000
    3900:	ldr	pc, [ip, #1548]!	; 0x60c

00003904 <PEM_read_RSAPrivateKey@plt>:
    3904:	add	ip, pc, #0, 12
    3908:	add	ip, ip, #56, 20	; 0x38000
    390c:	ldr	pc, [ip, #1540]!	; 0x604

00003910 <__fprintf_chk@plt>:
    3910:			; <UNDEFINED> instruction: 0xe7fd4778
    3914:	add	ip, pc, #0, 12
    3918:	add	ip, ip, #56, 20	; 0x38000
    391c:	ldr	pc, [ip, #1528]!	; 0x5f8

00003920 <__getdelim@plt>:
    3920:	add	ip, pc, #0, 12
    3924:	add	ip, ip, #56, 20	; 0x38000
    3928:	ldr	pc, [ip, #1520]!	; 0x5f0

0000392c <strnlen@plt>:
    392c:	add	ip, pc, #0, 12
    3930:	add	ip, ip, #56, 20	; 0x38000
    3934:	ldr	pc, [ip, #1512]!	; 0x5e8

00003938 <fputc@plt>:
    3938:	add	ip, pc, #0, 12
    393c:	add	ip, ip, #56, 20	; 0x38000
    3940:	ldr	pc, [ip, #1504]!	; 0x5e0

00003944 <ENGINE_load_public_key@plt>:
    3944:	add	ip, pc, #0, 12
    3948:	add	ip, ip, #56, 20	; 0x38000
    394c:	ldr	pc, [ip, #1496]!	; 0x5d8

00003950 <strtok@plt>:
    3950:	add	ip, pc, #0, 12
    3954:	add	ip, ip, #56, 20	; 0x38000
    3958:	ldr	pc, [ip, #1488]!	; 0x5d0

0000395c <OPENSSL_init_ssl@plt>:
    395c:	add	ip, pc, #0, 12
    3960:	add	ip, ip, #56, 20	; 0x38000
    3964:	ldr	pc, [ip, #1480]!	; 0x5c8

00003968 <ENGINE_init@plt>:
    3968:	add	ip, pc, #0, 12
    396c:	add	ip, ip, #56, 20	; 0x38000
    3970:	ldr	pc, [ip, #1472]!	; 0x5c0

00003974 <getcwd@plt>:
    3974:	add	ip, pc, #0, 12
    3978:	add	ip, ip, #56, 20	; 0x38000
    397c:	ldr	pc, [ip, #1464]!	; 0x5b8

00003980 <strtok_r@plt>:
    3980:	add	ip, pc, #0, 12
    3984:	add	ip, ip, #56, 20	; 0x38000
    3988:	ldr	pc, [ip, #1456]!	; 0x5b0

0000398c <memmove@plt>:
    398c:			; <UNDEFINED> instruction: 0xe7fd4778
    3990:	add	ip, pc, #0, 12
    3994:	add	ip, ip, #56, 20	; 0x38000
    3998:	ldr	pc, [ip, #1444]!	; 0x5a4

0000399c <popen@plt>:
    399c:	add	ip, pc, #0, 12
    39a0:	add	ip, ip, #56, 20	; 0x38000
    39a4:	ldr	pc, [ip, #1436]!	; 0x59c

000039a8 <puts@plt>:
    39a8:			; <UNDEFINED> instruction: 0xe7fd4778
    39ac:	add	ip, pc, #0, 12
    39b0:	add	ip, ip, #56, 20	; 0x38000
    39b4:	ldr	pc, [ip, #1424]!	; 0x590

000039b8 <EVP_MD_CTX_free@plt>:
    39b8:	add	ip, pc, #0, 12
    39bc:	add	ip, ip, #56, 20	; 0x38000
    39c0:	ldr	pc, [ip, #1416]!	; 0x588

000039c4 <ENGINE_by_id@plt>:
    39c4:	add	ip, pc, #0, 12
    39c8:	add	ip, ip, #56, 20	; 0x38000
    39cc:	ldr	pc, [ip, #1408]!	; 0x580

000039d0 <BN_mask_bits@plt>:
    39d0:	add	ip, pc, #0, 12
    39d4:	add	ip, ip, #56, 20	; 0x38000
    39d8:	ldr	pc, [ip, #1400]!	; 0x578

000039dc <EVP_PKEY_free@plt>:
    39dc:	add	ip, pc, #0, 12
    39e0:	add	ip, ip, #56, 20	; 0x38000
    39e4:	ldr	pc, [ip, #1392]!	; 0x570

000039e8 <EVP_CIPHER_CTX_set_padding@plt>:
    39e8:	add	ip, pc, #0, 12
    39ec:	add	ip, ip, #56, 20	; 0x38000
    39f0:	ldr	pc, [ip, #1384]!	; 0x568

000039f4 <munmap@plt>:
    39f4:	add	ip, pc, #0, 12
    39f8:	add	ip, ip, #56, 20	; 0x38000
    39fc:	ldr	pc, [ip, #1376]!	; 0x560

00003a00 <RSA_free@plt>:
    3a00:	add	ip, pc, #0, 12
    3a04:	add	ip, ip, #56, 20	; 0x38000
    3a08:	ldr	pc, [ip, #1368]!	; 0x558

00003a0c <EVP_CipherUpdate@plt>:
    3a0c:	add	ip, pc, #0, 12
    3a10:	add	ip, ip, #56, 20	; 0x38000
    3a14:	ldr	pc, [ip, #1360]!	; 0x550

00003a18 <snprintf@plt>:
    3a18:	add	ip, pc, #0, 12
    3a1c:	add	ip, ip, #56, 20	; 0x38000
    3a20:	ldr	pc, [ip, #1352]!	; 0x548

00003a24 <EVP_DigestInit@plt>:
    3a24:	add	ip, pc, #0, 12
    3a28:	add	ip, ip, #56, 20	; 0x38000
    3a2c:	ldr	pc, [ip, #1344]!	; 0x540

00003a30 <__sprintf_chk@plt>:
    3a30:	add	ip, pc, #0, 12
    3a34:	add	ip, ip, #56, 20	; 0x38000
    3a38:	ldr	pc, [ip, #1336]!	; 0x538

00003a3c <fread@plt>:
    3a3c:	add	ip, pc, #0, 12
    3a40:	add	ip, ip, #56, 20	; 0x38000
    3a44:	ldr	pc, [ip, #1328]!	; 0x530

00003a48 <EVP_PKEY_get1_RSA@plt>:
    3a48:	add	ip, pc, #0, 12
    3a4c:	add	ip, ip, #56, 20	; 0x38000
    3a50:	ldr	pc, [ip, #1320]!	; 0x528

00003a54 <strncmp@plt>:
    3a54:	add	ip, pc, #0, 12
    3a58:	add	ip, ip, #56, 20	; 0x38000
    3a5c:	ldr	pc, [ip, #1312]!	; 0x520

00003a60 <gmtime@plt>:
    3a60:	add	ip, pc, #0, 12
    3a64:	add	ip, ip, #56, 20	; 0x38000
    3a68:	ldr	pc, [ip, #1304]!	; 0x518

00003a6c <realloc@plt>:
    3a6c:	add	ip, pc, #0, 12
    3a70:	add	ip, ip, #56, 20	; 0x38000
    3a74:	ldr	pc, [ip, #1296]!	; 0x510

00003a78 <ftruncate64@plt>:
    3a78:	add	ip, pc, #0, 12
    3a7c:	add	ip, ip, #56, 20	; 0x38000
    3a80:	ldr	pc, [ip, #1288]!	; 0x508

00003a84 <BN_exp@plt>:
    3a84:	add	ip, pc, #0, 12
    3a88:	add	ip, ip, #56, 20	; 0x38000
    3a8c:	ldr	pc, [ip, #1280]!	; 0x500

00003a90 <X509_free@plt>:
    3a90:	add	ip, pc, #0, 12
    3a94:	add	ip, ip, #56, 20	; 0x38000
    3a98:	ldr	pc, [ip, #1272]!	; 0x4f8

00003a9c <memchr@plt>:
    3a9c:	add	ip, pc, #0, 12
    3aa0:	add	ip, ip, #56, 20	; 0x38000
    3aa4:	ldr	pc, [ip, #1264]!	; 0x4f0

00003aa8 <strcmp@plt>:
    3aa8:			; <UNDEFINED> instruction: 0xe7fd4778
    3aac:	add	ip, pc, #0, 12
    3ab0:	add	ip, ip, #56, 20	; 0x38000
    3ab4:	ldr	pc, [ip, #1252]!	; 0x4e4

00003ab8 <exit@plt>:
    3ab8:	add	ip, pc, #0, 12
    3abc:	add	ip, ip, #56, 20	; 0x38000
    3ac0:	ldr	pc, [ip, #1244]!	; 0x4dc

00003ac4 <__errno_location@plt>:
    3ac4:	add	ip, pc, #0, 12
    3ac8:	add	ip, ip, #56, 20	; 0x38000
    3acc:	ldr	pc, [ip, #1236]!	; 0x4d4

00003ad0 <RSA_get0_key@plt>:
    3ad0:	add	ip, pc, #0, 12
    3ad4:	add	ip, ip, #56, 20	; 0x38000
    3ad8:	ldr	pc, [ip, #1228]!	; 0x4cc

00003adc <__memset_chk@plt>:
    3adc:	add	ip, pc, #0, 12
    3ae0:	add	ip, ip, #56, 20	; 0x38000
    3ae4:	ldr	pc, [ip, #1220]!	; 0x4c4

00003ae8 <__cxa_finalize@plt>:
    3ae8:	add	ip, pc, #0, 12
    3aec:	add	ip, ip, #56, 20	; 0x38000
    3af0:	ldr	pc, [ip, #1212]!	; 0x4bc

00003af4 <BN_free@plt>:
    3af4:	add	ip, pc, #0, 12
    3af8:	add	ip, ip, #56, 20	; 0x38000
    3afc:	ldr	pc, [ip, #1204]!	; 0x4b4

00003b00 <fputs@plt>:
    3b00:	add	ip, pc, #0, 12
    3b04:	add	ip, ip, #56, 20	; 0x38000
    3b08:	ldr	pc, [ip, #1196]!	; 0x4ac

Disassembly of section .text:

00003b10 <.text>:
    3b10:	svcmi	0x00f0e92d
    3b14:	sfm	f2, 4, [sp, #-0]
    3b18:	strmi	r8, [sl], r2, lsl #22
    3b1c:	blmi	ffb41ea0 <fputs@plt+0xffb3e3a0>
    3b20:			; <UNDEFINED> instruction: 0xf8df4691
    3b24:	ldrbtmi	r3, [ip], #-3052	; 0xfffff414
    3b28:	blhi	ffa41eac <fputs@plt+0xffa3e3ac>
    3b2c:			; <UNDEFINED> instruction: 0xf8dfb0ad
    3b30:			; <UNDEFINED> instruction: 0xf8df6be8
    3b34:	ldrbtmi	r5, [fp], #-3048	; 0xfffff418
    3b38:	andeq	lr, r4, #3358720	; 0x334000
    3b3c:			; <UNDEFINED> instruction: 0xf8df44f8
    3b40:	ldrbtmi	r0, [lr], #-3040	; 0xfffff420
    3b44:	ldrbtmi	r6, [sp], #-2057	; 0xfffff7f7
    3b48:			; <UNDEFINED> instruction: 0xf8df5820
    3b4c:	stmdavs	r0, {r3, r4, r6, r7, r8, r9, fp, lr}
    3b50:			; <UNDEFINED> instruction: 0xf04f902b
    3b54:	orrsvs	r0, sl, #0
    3b58:	ldrvs	r4, [r9, #-1148]	; 0xfffffb84
    3b5c:			; <UNDEFINED> instruction: 0x465163da
    3b60:	strbmi	r9, [r2], -r4, lsl #16
    3b64:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    3b68:			; <UNDEFINED> instruction: 0xf0001c41
    3b6c:	stmdacc	r1, {r1, r2, r3, r6, r7, r8, pc}^
    3b70:	vtst.8	d2, d0, d23
    3b74:	ldm	pc, {r1, r2, r3, r7, r8, r9, pc}^	; <UNPREDICTABLE>
    3b78:	addseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
    3b7c:	rsbeq	r0, r3, r7, ror r0
    3b80:	subseq	r0, r3, sl, asr r0
    3b84:	orreq	r0, ip, #75	; 0x4b
    3b88:	orreq	r0, ip, #140, 6	; 0x30000002
    3b8c:			; <UNDEFINED> instruction: 0x01bf038c
    3b90:	orreq	r0, ip, #140, 6	; 0x30000002
    3b94:	lsreq	r0, r5	; <illegal shifter operand>
    3b98:	orreq	r0, ip, #140, 6	; 0x30000002
    3b9c:	orreq	r0, ip, #-1073741787	; 0xc0000025
    3ba0:	orreq	r0, ip, #1073741854	; 0x4000001e
    3ba4:	orreq	r0, ip, #1073741851	; 0x4000001b
    3ba8:	orreq	r0, ip, #140, 6	; 0x30000002
    3bac:	orreq	r0, ip, #140, 6	; 0x30000002
    3bb0:	orreq	r0, ip, #140, 6	; 0x30000002
    3bb4:	orreq	r0, ip, #140, 6	; 0x30000002
    3bb8:	cmpeq	r2, ip, lsl #7
    3bbc:			; <UNDEFINED> instruction: 0x012c0135
    3bc0:	tsteq	sp, r1, lsr #2
    3bc4:	orreq	r0, ip, #56	; 0x38
    3bc8:	smlabbeq	r4, ip, r3, r0
    3bcc:	rscseq	r0, fp, ip, lsl #7
    3bd0:	orreq	r0, ip, #245	; 0xf5
    3bd4:	orreq	r0, ip, #236	; 0xec
    3bd8:	sbceq	r0, r3, sl, asr #1
    3bdc:	ldrhteq	r0, [r7], sp
    3be0:	orreq	r0, ip, #176	; 0xb0
    3be4:	orreq	r0, ip, #172	; 0xac
    3be8:			; <UNDEFINED> instruction: 0xf8df00a8
    3bec:			; <UNDEFINED> instruction: 0xf8df3b3c
    3bf0:	stmiapl	r3!, {r2, r3, r4, r5, r8, r9, fp, ip}^
    3bf4:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    3bf8:	movwls	r4, #22040	; 0x5618
    3bfc:	svc	0x0056f7ff
    3c00:	blcc	b41f84 <fputs@plt+0xb3e484>
    3c04:	blx	fec14df8 <fputs@plt+0xfec112f8>
    3c08:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3c0c:	rsbseq	pc, r0, r3, lsl #17
    3c10:	blcc	841f94 <fputs@plt+0x83e494>
    3c14:	andcs	r2, r1, #8, 2
    3c18:	sbcsvs	r4, r9, #2063597568	; 0x7b000000
    3c1c:			; <UNDEFINED> instruction: 0xe79e609a
    3c20:	blcc	541fa4 <fputs@plt+0x53e4a4>
    3c24:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3c28:	addcs	pc, r4, r3, lsl #17
    3c2c:			; <UNDEFINED> instruction: 0xf8dfe797
    3c30:			; <UNDEFINED> instruction: 0xf8df3af8
    3c34:	stmiapl	r3!, {r3, r8, r9, fp, sp}^
    3c38:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3c3c:			; <UNDEFINED> instruction: 0xe78e6353
    3c40:	bcc	ff941fc4 <fputs@plt+0xff93e4c4>
    3c44:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3c48:			; <UNDEFINED> instruction: 0xf844f008
    3c4c:	bcc	ffc41fd0 <fputs@plt+0xffc3e4d0>
    3c50:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    3c54:	ble	fe09c8bc <fputs@plt+0xfe098dbc>
    3c58:			; <UNDEFINED> instruction: 0xf01e2001
    3c5c:			; <UNDEFINED> instruction: 0xf8dffde3
    3c60:	ldrbtmi	r0, [r8], #-2788	; 0xfffff51c
    3c64:	stc2	0, cr15, [r4, #120]	; 0x78
    3c68:	bcc	fef41fec <fputs@plt+0xfef3e4ec>
    3c6c:	ldmdbge	r0, {r4, r9, sp}
    3c70:	ldmdavs	r8!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    3c74:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    3c78:	bcc	ff341ffc <fputs@plt+0xff33e4fc>
    3c7c:	ldrbtmi	r9, [fp], #-2576	; 0xfffff5f0
    3c80:	addeq	pc, ip, r3, asr #17
    3c84:	bcs	21cd4 <fputs@plt+0x1e1d4>
    3c88:	svcge	0x0069f43f
    3c8c:	bcs	fef42010 <fputs@plt+0xfef3e510>
    3c90:	ldmdavs	sp!, {r0, r8, sp}
    3c94:	stmiapl	r0!, {r0, r1, r3, r4, r8, sl, fp, sp, lr}
    3c98:	bcs	fed4201c <fputs@plt+0xfed3e51c>
    3c9c:	subs	r4, r1, sl, ror r4
    3ca0:	bcc	fe142024 <fputs@plt+0xfe13e524>
    3ca4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3ca8:			; <UNDEFINED> instruction: 0xfff8f007
    3cac:	bcc	fe942030 <fputs@plt+0xfe93e530>
    3cb0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    3cb4:			; <UNDEFINED> instruction: 0xf6bf6298
    3cb8:	andcs	sl, r0, r2, asr pc
    3cbc:	ldc2	0, cr15, [r2, #120]!	; 0x78
    3cc0:	beq	fe542044 <fputs@plt+0xfe53e544>
    3cc4:			; <UNDEFINED> instruction: 0xf01e4478
    3cc8:	ldmibvs	r3!, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    3ccc:	mvnsvs	r3, r1, lsl #6
    3cd0:	stmibvs	fp!, {r0, r2, r6, r8, r9, sl, sp, lr, pc}
    3cd4:			; <UNDEFINED> instruction: 0x61ab3301
    3cd8:			; <UNDEFINED> instruction: 0xf8dfe741
    3cdc:	andcs	r3, r1, #128, 20	; 0x80000
    3ce0:			; <UNDEFINED> instruction: 0xf883447b
    3ce4:			; <UNDEFINED> instruction: 0xe73a2094
    3ce8:	bcc	1d4206c <fputs@plt+0x1d3e56c>
    3cec:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3cf0:			; <UNDEFINED> instruction: 0xe734621a
    3cf4:	bcc	1b42078 <fputs@plt+0x1b3e578>
    3cf8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3cfc:			; <UNDEFINED> instruction: 0xe72e665a
    3d00:	bcc	1942084 <fputs@plt+0x193e584>
    3d04:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3d08:	addcs	pc, r5, r3, lsl #17
    3d0c:			; <UNDEFINED> instruction: 0xf8dfe727
    3d10:	andscs	r3, r0, #24, 20	; 0x18000
    3d14:	stmiapl	r7!, {r4, r8, fp, sp, pc}^
    3d18:			; <UNDEFINED> instruction: 0xf7ff6838
    3d1c:			; <UNDEFINED> instruction: 0xf8dfeca8
    3d20:	bls	412658 <fputs@plt+0x40eb58>
    3d24:			; <UNDEFINED> instruction: 0xf8c3447b
    3d28:	ldmdavc	r2, {r3, r7}
    3d2c:			; <UNDEFINED> instruction: 0xf43f2a00
    3d30:			; <UNDEFINED> instruction: 0xf8dfaf16
    3d34:	tstcs	r1, r8, lsl sl
    3d38:	ldcvs	8, cr6, [fp, #-244]	; 0xffffff0c
    3d3c:			; <UNDEFINED> instruction: 0xf8df58a0
    3d40:	ldrbtmi	r2, [sl], #-2608	; 0xfffff5d0
    3d44:	stmdavs	r0, {r8, sl, ip, pc}
    3d48:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    3d4c:			; <UNDEFINED> instruction: 0xf7ff2001
    3d50:			; <UNDEFINED> instruction: 0xf8dfeeb4
    3d54:			; <UNDEFINED> instruction: 0xf8df39d4
    3d58:	stmiapl	r3!, {r2, r3, r4, r9, fp, sp}^
    3d5c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3d60:	usat	r6, #28, r3, lsl #8
    3d64:	bcc	4420e8 <fputs@plt+0x43e5e8>
    3d68:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3d6c:	usat	r6, #22, sl, lsl #2
    3d70:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3d74:	bcs	1420f8 <fputs@plt+0x13e5f8>
    3d78:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
    3d7c:	ldrvs	r6, [r3, #2075]	; 0x81b
    3d80:			; <UNDEFINED> instruction: 0xf8dfe6ed
    3d84:			; <UNDEFINED> instruction: 0xf8df39a4
    3d88:	stmiapl	r3!, {r3, r4, r5, r6, r7, r8, fp, sp}^
    3d8c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3d90:	usat	r6, #4, r3, lsl #15
    3d94:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3d98:	ldmdbge	r0, {r4, r9, sp}
    3d9c:	ldmdavs	r8!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    3da0:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    3da4:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3da8:	ldrbtmi	r9, [fp], #-2576	; 0xfffff5f0
    3dac:	ldmdavc	r2, {r3, r4, r6, r7, r8, r9, sp, lr}
    3db0:			; <UNDEFINED> instruction: 0xf0402a00
    3db4:	andcs	r8, r1, #-469762047	; 0xe4000001
    3db8:			; <UNDEFINED> instruction: 0xe6d0605a
    3dbc:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3dc0:			; <UNDEFINED> instruction: 0xf8df2101
    3dc4:	stmiapl	r3!, {r2, r6, r7, r8, fp, sp}^
    3dc8:	andsvs	r4, r1, sl, ror r4
    3dcc:	ldrvs	r6, [r3], #2075	; 0x81b
    3dd0:			; <UNDEFINED> instruction: 0xf8dfe6c5
    3dd4:			; <UNDEFINED> instruction: 0xf8df3954
    3dd8:	stmiapl	r3!, {r2, r4, r5, r7, r8, fp, sp}^
    3ddc:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3de0:	ssat	r6, #29, r3, lsl #12
    3de4:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3de8:	andcs	r2, r1, ip, lsl #2
    3dec:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    3df0:	bl	ff641df4 <fputs@plt+0xff63e2f4>
    3df4:			; <UNDEFINED> instruction: 0xf0002800
    3df8:			; <UNDEFINED> instruction: 0xf8df8348
    3dfc:	movwcs	r2, #35220	; 0x8994
    3e00:	strcc	lr, [r1, -r0, asr #19]
    3e04:			; <UNDEFINED> instruction: 0xf8d2447a
    3e08:	blcs	10010 <fputs@plt+0xc510>
    3e0c:	msrhi	SPSR_fs, r0
    3e10:			; <UNDEFINED> instruction: 0xf8df6018
    3e14:	ldrbtmi	r3, [fp], #-2432	; 0xfffff680
    3e18:	addeq	pc, r0, r3, asr #17
    3e1c:			; <UNDEFINED> instruction: 0xf8dfe69f
    3e20:	andscs	r3, r0, #8, 18	; 0x20000
    3e24:	stmiapl	r7!, {r4, r8, fp, sp, pc}^
    3e28:			; <UNDEFINED> instruction: 0xf7ff6838
    3e2c:			; <UNDEFINED> instruction: 0xf8dfec20
    3e30:	bls	4123d8 <fputs@plt+0x40e8d8>
    3e34:	orrsvs	r4, r8, #2063597568	; 0x7b000000
    3e38:	bcs	21e88 <fputs@plt+0x1e388>
    3e3c:	mcrge	4, 4, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    3e40:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3e44:	ldmdavs	sp!, {r0, r8, sp}
    3e48:	stmiapl	r0!, {r0, r1, r3, r4, r8, sl, fp, sp, lr}
    3e4c:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3e50:			; <UNDEFINED> instruction: 0xe777447a
    3e54:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3e58:			; <UNDEFINED> instruction: 0xf8df2001
    3e5c:	ldrbtmi	r1, [sl], #-2376	; 0xfffff6b8
    3e60:			; <UNDEFINED> instruction: 0xf7ff4479
    3e64:	andcs	lr, r0, r6, ror fp
    3e68:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    3e6c:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3e70:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3e74:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3e78:	ldrdls	pc, [r0], -r3
    3e7c:			; <UNDEFINED> instruction: 0xf7ff4648
    3e80:			; <UNDEFINED> instruction: 0x4607ee16
    3e84:			; <UNDEFINED> instruction: 0xf0002800
    3e88:			; <UNDEFINED> instruction: 0x464882b0
    3e8c:			; <UNDEFINED> instruction: 0xff14f007
    3e90:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    3e94:	mcrge	6, 3, pc, cr3, cr15, {5}	; <UNPREDICTABLE>
    3e98:			; <UNDEFINED> instruction: 0xf01e2003
    3e9c:			; <UNDEFINED> instruction: 0xf8dffcc3
    3ea0:	ldrbtmi	r0, [r8], #-2316	; 0xfffff6f4
    3ea4:	stc2l	0, cr15, [r4], #-120	; 0xffffff88
    3ea8:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3eac:	stmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3eb0:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
    3eb4:	ldrbvs	r6, [r3], #-2075	; 0xfffff7e5
    3eb8:			; <UNDEFINED> instruction: 0xf8dfe651
    3ebc:	stmiapl	r3!, {r2, r3, r5, r6, fp, ip, sp}^
    3ec0:			; <UNDEFINED> instruction: 0xf0076818
    3ec4:			; <UNDEFINED> instruction: 0xf8dffedd
    3ec8:	ldrbtmi	r3, [fp], #-2284	; 0xfffff714
    3ecc:	subsvs	r2, r8, #0, 16
    3ed0:	mcrge	6, 2, pc, cr5, cr15, {5}	; <UNPREDICTABLE>
    3ed4:			; <UNDEFINED> instruction: 0xf01e2002
    3ed8:			; <UNDEFINED> instruction: 0xf8dffca5
    3edc:	ldrbtmi	r0, [r8], #-2268	; 0xfffff724
    3ee0:	mcrr2	0, 1, pc, r6, cr14	; <UNPREDICTABLE>
    3ee4:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ee8:	ldmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3eec:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
    3ef0:			; <UNDEFINED> instruction: 0xf8c2681b
    3ef4:			; <UNDEFINED> instruction: 0xe6323090
    3ef8:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3efc:	stmiacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3f00:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
    3f04:	ldrbvs	r6, [r3, #2075]	; 0x81b
    3f08:			; <UNDEFINED> instruction: 0xf8dfe629
    3f0c:	bls	1121f4 <fputs@plt+0x10e6f4>
    3f10:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3f14:	vqsub.u8	d4, d16, d10
    3f18:			; <UNDEFINED> instruction: 0xf8df80e9
    3f1c:	ldrbtmi	r3, [fp], #-2220	; 0xfffff754
    3f20:	bcs	21ea90 <fputs@plt+0x21af90>
    3f24:	teqhi	r5, r0	; <UNPREDICTABLE>
    3f28:	svceq	0x0000f1b9
    3f2c:	rscshi	pc, r5, r0, asr #32
    3f30:	ldmvs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3f34:	cfldrdvs	mvd4, [r3], #504	; 0x1f8
    3f38:			; <UNDEFINED> instruction: 0xf0002b00
    3f3c:	bvs	ffc24a48 <fputs@plt+0xffc20f48>
    3f40:	cdp2	0, 13, cr15, cr6, cr7, {0}
    3f44:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3f48:	sbcshi	pc, r8, #0
    3f4c:	smlawtlt	r3, r3, r8, r6
    3f50:			; <UNDEFINED> instruction: 0x47984630
    3f54:			; <UNDEFINED> instruction: 0xf0402800
    3f58:			; <UNDEFINED> instruction: 0xf8df82af
    3f5c:	ldrbtmi	r3, [fp], #-2164	; 0xfffff78c
    3f60:	ldmdblt	r2!, {r1, r3, r4, r6, fp, sp, lr}
    3f64:	ldmibvs	r9, {r1, r3, r4, r7, r8, r9, fp, sp, lr}^
    3f68:			; <UNDEFINED> instruction: 0xb11163da
    3f6c:	strmi	r6, [sl], #-2153	; 0xfffff797
    3f70:			; <UNDEFINED> instruction: 0xf8df63da
    3f74:	ldrbtmi	r6, [lr], #-2144	; 0xfffff7a0
    3f78:	blcs	1e24c <fputs@plt+0x1a74c>
    3f7c:	adcshi	pc, sp, r0
    3f80:	cmplt	fp, fp, ror #20
    3f84:			; <UNDEFINED> instruction: 0x47984630
    3f88:			; <UNDEFINED> instruction: 0xf47f2800
    3f8c:	ldmdbvs	r2!, {r5, r6, r7, r9, sl, fp, sp, pc}
    3f90:	tstmi	r3, #11730944	; 0xb30000
    3f94:	adcshi	pc, r5, r0
    3f98:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3f9c:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    3fa0:			; <UNDEFINED> instruction: 0xf7ff6cd8
    3fa4:			; <UNDEFINED> instruction: 0x4606ec10
    3fa8:	vmull.p8	q9, d0, d0
    3fac:			; <UNDEFINED> instruction: 0xf8df828d
    3fb0:	ldrbtmi	r8, [r8], #2092	; 0x82c
    3fb4:			; <UNDEFINED> instruction: 0x1010f8d8
    3fb8:	ldrdeq	pc, [r8], -r8
    3fbc:	smlsdeq	r0, r1, sl, lr
    3fc0:	adcshi	pc, r5, r0, asr #32
    3fc4:	ldrdcc	pc, [ip], -r8	; <UNPREDICTABLE>
    3fc8:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    3fcc:			; <UNDEFINED> instruction: 0xf0402b04
    3fd0:	bvs	feae46b4 <fputs@plt+0xfeae0bb4>
    3fd4:			; <UNDEFINED> instruction: 0xf0002b00
    3fd8:			; <UNDEFINED> instruction: 0xf8df81f4
    3fdc:	strtmi	r0, [r9], -r4, lsl #16
    3fe0:			; <UNDEFINED> instruction: 0x47984478
    3fe4:	stmdavs	sl!, {r0, r1, r2, r9, sl, lr}^
    3fe8:	stmiavs	r9!, {r4, r5, r9, sl, lr}
    3fec:	bl	14c1ff0 <fputs@plt+0x14be4f0>
    3ff0:	addsmi	r6, r8, #7012352	; 0x6b0000
    3ff4:	teqhi	ip, #64	; 0x40	; <UNPREDICTABLE>
    3ff8:	ubfxne	pc, pc, #17, #9
    3ffc:	bvs	2951e8 <fputs@plt+0x2916e8>
    4000:			; <UNDEFINED> instruction: 0xf0402a00
    4004:	bvs	ff2e4378 <fputs@plt+0xff2e0878>
    4008:	andeq	pc, r2, r3, lsr #32
    400c:			; <UNDEFINED> instruction: 0xf0002804
    4010:	blcs	3e452c <fputs@plt+0x3e0a2c>
    4014:	mvnhi	pc, r0
    4018:			; <UNDEFINED> instruction: 0xf0002b1c
    401c:	blcs	9a4840 <fputs@plt+0x9a0d40>
    4020:	andhi	pc, fp, #0
    4024:			; <UNDEFINED> instruction: 0xf0002b25
    4028:	blcc	62486c <fputs@plt+0x620d6c>
    402c:	vqdmulh.s<illegal width 8>	d18, d0, d1
    4030:	stfvsd	f0, [r9], {230}	; 0xe6
    4034:			; <UNDEFINED> instruction: 0x4630463a
    4038:	ldc2l	0, cr15, [r6], #-120	; 0xffffff88
    403c:	sbfxcs	pc, pc, #17, #9
    4040:	bvs	ff4d5230 <fputs@plt+0xff4d1730>
    4044:			; <UNDEFINED> instruction: 0xf0402b20
    4048:	mrcvs	0, 4, r8, cr3, cr9, {5}
    404c:	blvs	fe48c798 <fputs@plt+0xfe488c98>
    4050:	smlawteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4054:	ldrbvc	pc, [pc, r3, lsl #12]!	; <UNPREDICTABLE>
    4058:	vld4.8	{d9,d11,d13,d15}, [r7], r8
    405c:	stmdavs	r9!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr}^
    4060:	streq	pc, [pc, -r7, lsr #32]
    4064:	ldrtmi	r9, [sl], #-521	; 0xfffffdf7
    4068:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    406c:	movwls	r1, #31314	; 0x7a52
    4070:	andls	r2, sp, #0, 2
    4074:	eorcc	r9, r0, #-2147483646	; 0x80000002
    4078:	smlabtne	fp, sp, r9, lr
    407c:	tstls	pc, lr, lsl #4
    4080:	andcs	lr, r1, #10
    4084:	ldrtmi	r4, [r0], -r1, asr #12
    4088:	bl	14208c <fputs@plt+0x13e58c>
    408c:			; <UNDEFINED> instruction: 0xf0402801
    4090:	blls	1e49bc <fputs@plt+0x1e0ebc>
    4094:	movwls	r3, #29441	; 0x7301
    4098:	mvnsle	r4, #-1342177269	; 0xb000000b
    409c:	ldrtmi	r2, [r0], -r0, lsr #4
    40a0:	tsteq	r2, sp, lsl #22
    40a4:	b	ffdc20a8 <fputs@plt+0xffdbe5a8>
    40a8:			; <UNDEFINED> instruction: 0xf0002820
    40ac:			; <UNDEFINED> instruction: 0xf8df8087
    40b0:			; <UNDEFINED> instruction: 0xf8df273c
    40b4:	ldrbtmi	r3, [sl], #-1688	; 0xfffff968
    40b8:	ldcvs	8, cr5, [r3, #-900]	; 0xfffffc7c
    40bc:	stmdavs	ip, {r0, r2, r4, r6, r7, sl, fp, sp, lr}
    40c0:			; <UNDEFINED> instruction: 0xf7ff9304
    40c4:	stmdavs	r0, {r8, sl, fp, sp, lr, pc}
    40c8:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40cc:	tstcs	r1, r4, lsl #22
    40d0:	strmi	r9, [r2], -r0, lsl #10
    40d4:			; <UNDEFINED> instruction: 0xf8df9201
    40d8:			; <UNDEFINED> instruction: 0x46202718
    40dc:			; <UNDEFINED> instruction: 0xf7ff447a
    40e0:	andcs	lr, r1, sl, lsl ip
    40e4:	stcl	7, cr15, [r8], #1020	; 0x3fc
    40e8:			; <UNDEFINED> instruction: 0xe69267d0
    40ec:	eorcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    40f0:			; <UNDEFINED> instruction: 0x3700f8df
    40f4:	ldrbvs	r4, [sl], #1147	; 0x47b
    40f8:	ldmdbvs	r3!, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    40fc:			; <UNDEFINED> instruction: 0xf47f2b00
    4100:			; <UNDEFINED> instruction: 0xf8dfaf4b
    4104:	vst1.64	{d19-d21}, [pc :256], r4
    4108:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    410c:	ldrbtmi	r2, [fp], #-322	; 0xfffffebe
    4110:			; <UNDEFINED> instruction: 0xf7ff6cd8
    4114:			; <UNDEFINED> instruction: 0x4606eb58
    4118:			; <UNDEFINED> instruction: 0xf1b9e746
    411c:			; <UNDEFINED> instruction: 0xf0000f06
    4120:			; <UNDEFINED> instruction: 0xf8df8106
    4124:	ldrbtmi	r3, [fp], #-1752	; 0xfffff928
    4128:	eorls	pc, ip, r3, asr #17
    412c:			; <UNDEFINED> instruction: 0xf10de700
    4130:	ldrtmi	r0, [r1], -r0, asr #18
    4134:	strbmi	r2, [sl], -r3
    4138:	b	1e4213c <fputs@plt+0x1e3e63c>
    413c:	vmlal.s8	q9, d0, d0
    4140:	ldmdbls	ip, {r2, r4, r9, pc}
    4144:	addsmi	r6, r9, #7012352	; 0x6b0000
    4148:	andhi	pc, r6, #192	; 0xc0
    414c:			; <UNDEFINED> instruction: 0xf04f2301
    4150:	ldrmi	r0, [sl], -r0, lsl #20
    4154:	bleq	40298 <fputs@plt+0x3c798>
    4158:	strls	r2, [r0], -r0
    415c:	blge	be898 <fputs@plt+0xbad98>
    4160:	bl	fecc2164 <fputs@plt+0xfecbe664>
    4164:	strmi	r1, [r7], -r2, asr #24
    4168:	sbchi	pc, r5, r0
    416c:	ldrdcc	pc, [r8], -r8
    4170:	strbmi	fp, [r3], -fp, ror #3
    4174:	strbmi	r4, [r9], -sl, lsr #12
    4178:	cdp2	0, 1, cr15, cr14, cr7, {0}
    417c:	ldmdbls	ip, {r2, r9, sl, lr}
    4180:			; <UNDEFINED> instruction: 0xf7ff4638
    4184:			; <UNDEFINED> instruction: 0x4630ec38
    4188:	bl	16c218c <fputs@plt+0x16be68c>
    418c:			; <UNDEFINED> instruction: 0xf7ff4620
    4190:			; <UNDEFINED> instruction: 0xf893ec94
    4194:			; <UNDEFINED> instruction: 0xf1b92070
    4198:	svclt	0x00080f00
    419c:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    41a0:	rsbsls	pc, r4, r3, asr #17
    41a4:	cmnle	fp, r0, lsl #20
    41a8:	ldrvs	r9, [sl], #2565	; 0xa05
    41ac:	strbmi	lr, [r3], -r0, asr #13
    41b0:	strbmi	r4, [r9], -sl, lsr #12
    41b4:	ldc2	0, cr15, [sl, #28]!
    41b8:	strb	r4, [r0, r4, lsl #12]!
    41bc:			; <UNDEFINED> instruction: 0x4630ab10
    41c0:	bcc	43f9e8 <fputs@plt+0x43bee8>
    41c4:	b	fe8c21c8 <fputs@plt+0xfe8be6c8>
    41c8:	andcs	r4, r3, r1, lsr r6
    41cc:	bcs	43fa34 <fputs@plt+0x43bf34>
    41d0:	b	b421d4 <fputs@plt+0xb3e6d4>
    41d4:	vmlal.s8	q9, d0, d0
    41d8:			; <UNDEFINED> instruction: 0xf8df8231
    41dc:	movwcs	r9, #5668	; 0x1624
    41e0:	ldrsbthi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    41e4:	ldrbtmi	r2, [r9], #515	; 0x203
    41e8:			; <UNDEFINED> instruction: 0xf04f9600
    41ec:			; <UNDEFINED> instruction: 0xf04f0a00
    41f0:	strbmi	r0, [r1], -r0, lsl #22
    41f4:	blge	be930 <fputs@plt+0xbae30>
    41f8:			; <UNDEFINED> instruction: 0xf8c92000
    41fc:			; <UNDEFINED> instruction: 0xf7ff8068
    4200:	mcrrne	11, 6, lr, r3, cr4
    4204:			; <UNDEFINED> instruction: 0xf0004607
    4208:			; <UNDEFINED> instruction: 0xf8d581e3
    420c:			; <UNDEFINED> instruction: 0xf1baa018
    4210:			; <UNDEFINED> instruction: 0xf0000f00
    4214:	strbmi	r8, [fp], -r4, asr #3
    4218:	bne	43fa80 <fputs@plt+0x43bf80>
    421c:			; <UNDEFINED> instruction: 0x47d04632
    4220:	blcs	1e7d4 <fputs@plt+0x1acd4>
    4224:	sbcshi	pc, r3, r0
    4228:			; <UNDEFINED> instruction: 0x47984638
    422c:	ldrtmi	r4, [r8], -r1, asr #12
    4230:	bl	ff842234 <fputs@plt+0xff83e734>
    4234:			; <UNDEFINED> instruction: 0xf7ff4630
    4238:	ldrtmi	lr, [r0], -sl, ror #20
    423c:	bl	42240 <fputs@plt+0x3e740>
    4240:			; <UNDEFINED> instruction: 0xf43f2800
    4244:			; <UNDEFINED> instruction: 0xf8dfad84
    4248:			; <UNDEFINED> instruction: 0xf8df25bc
    424c:	ldrbtmi	r3, [sl], #-1280	; 0xfffffb00
    4250:	ldcvs	8, cr5, [r3, #-900]	; 0xfffffc7c
    4254:	stmdavs	ip, {r0, r2, r4, r6, r7, sl, fp, sp, lr}
    4258:			; <UNDEFINED> instruction: 0xf7ff9304
    425c:	stmdavs	r0, {r2, r4, r5, sl, fp, sp, lr, pc}
    4260:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4264:	tstcs	r1, r4, lsl #22
    4268:	strmi	r9, [r2], -r0, lsl #10
    426c:			; <UNDEFINED> instruction: 0xf8df9201
    4270:			; <UNDEFINED> instruction: 0x46202598
    4274:			; <UNDEFINED> instruction: 0xf7ff447a
    4278:	andcs	lr, r1, lr, asr #22
    427c:	ldc	7, cr15, [ip], {255}	; 0xff
    4280:	blcs	1f4f4 <fputs@plt+0x1b9f4>
    4284:	mrcge	4, 2, APSR_nzcv, cr4, cr15, {3}
    4288:	streq	pc, [r0, #2271]	; 0x8df
    428c:			; <UNDEFINED> instruction: 0xf01e4478
    4290:			; <UNDEFINED> instruction: 0xf8dffa6f
    4294:	ldrbtmi	r0, [r8], #-1404	; 0xfffffa84
    4298:	blx	1ac0318 <fputs@plt+0x1abc818>
    429c:	ldrdlt	pc, [r8], #-129	; 0xffffff7f
    42a0:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    42a4:			; <UNDEFINED> instruction: 0xf04f4617
    42a8:			; <UNDEFINED> instruction: 0xf1bb0a3a
    42ac:	rsble	r0, r1, r0, lsl #30
    42b0:			; <UNDEFINED> instruction: 0x4658213a
    42b4:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42b8:	smlabblt	r0, r0, r6, r4
    42bc:	strbmi	r7, [sl], -r7
    42c0:	andcs	r4, r3, r9, asr r6
    42c4:	b	ff8c22c8 <fputs@plt+0xff8be7c8>
    42c8:	vmlal.s8	q9, d0, d0
    42cc:	blls	724940 <fputs@plt+0x720e40>
    42d0:	andcs	sl, r4, #8, 18	; 0x20000
    42d4:	blt	6d5b9c <fputs@plt+0x6d209c>
    42d8:	movwls	r9, #33028	; 0x8104
    42dc:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42e0:	stmdacs	r4, {r2, r8, fp, ip, pc}
    42e4:	adcshi	pc, r7, r0, asr #32
    42e8:	svceq	0x0000f1b8
    42ec:	strbmi	sp, [r3], r3, asr #32
    42f0:	blge	82324 <fputs@plt+0x7e824>
    42f4:			; <UNDEFINED> instruction: 0xf8d8e7d9
    42f8:			; <UNDEFINED> instruction: 0xf8df3050
    42fc:			; <UNDEFINED> instruction: 0xf8d82450
    4300:	movwls	r5, #16460	; 0x404c
    4304:	ldmdavs	r4, {r1, r5, r7, fp, ip, lr}
    4308:	bl	ff74230c <fputs@plt+0xff73e80c>
    430c:			; <UNDEFINED> instruction: 0xf7ff6800
    4310:	blls	13e578 <fputs@plt+0x13aa78>
    4314:	strls	r2, [r0, #-257]	; 0xfffffeff
    4318:	andls	r4, r1, #2097152	; 0x200000
    431c:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4320:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4324:	b	ffdc2328 <fputs@plt+0xffdbe828>
    4328:			; <UNDEFINED> instruction: 0xf7ff2001
    432c:	vldmiavs	fp, {d14-<overflow reg d48>}
    4330:			; <UNDEFINED> instruction: 0xf47f2b00
    4334:			; <UNDEFINED> instruction: 0xf8dfaef6
    4338:	ldrbtmi	r0, [r8], #-1248	; 0xfffffb20
    433c:	blx	6403bc <fputs@plt+0x63c8bc>
    4340:	ldrdeq	pc, [r8], #-136	; 0xffffff78
    4344:			; <UNDEFINED> instruction: 0xf7ff4639
    4348:			; <UNDEFINED> instruction: 0xf1b0ea3e
    434c:	vqdmlal.s<illegal width 8>	q8, d0, d0
    4350:	bge	424a64 <fputs@plt+0x420f64>
    4354:	andcs	r4, r3, r9, asr #12
    4358:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    435c:	vmlal.s8	q9, d0, d0
    4360:	stmdavs	sl!, {r0, r5, r7, r8, pc}^
    4364:	blls	715c8c <fputs@plt+0x71218c>
    4368:			; <UNDEFINED> instruction: 0xf8c84413
    436c:			; <UNDEFINED> instruction: 0xf7ff3068
    4370:	strt	lr, [lr], -r8, ror #20
    4374:	andcs	sl, r4, #8, 18	; 0x20000
    4378:	smladxcs	r0, r0, r6, r4
    437c:			; <UNDEFINED> instruction: 0xf7ff9708
    4380:	stmdacs	r4, {r1, r3, r7, r8, fp, sp, lr, pc}
    4384:			; <UNDEFINED> instruction: 0xf8dfd167
    4388:	ssatmi	r3, #25, r4, lsl #9
    438c:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4390:	cfldrsvs	mvf4, [pc], {123}	; 0x7b
    4394:	ldrtmi	lr, [r9], -r9
    4398:	andhi	pc, r0, r0, lsl #17
    439c:	andcs	r4, r1, #7340032	; 0x700000
    43a0:			; <UNDEFINED> instruction: 0xf01e4630
    43a4:			; <UNDEFINED> instruction: 0xf807fac1
    43a8:	teqcs	sl, r1, lsl #22
    43ac:			; <UNDEFINED> instruction: 0xf7ff4638
    43b0:	stmdacs	r0, {r1, r5, r6, r7, fp, sp, lr, pc}
    43b4:	strmi	sp, [r2], -pc, ror #3
    43b8:			; <UNDEFINED> instruction: 0x46304639
    43bc:	blx	fed4043c <fputs@plt+0xfed3c93c>
    43c0:	ldmib	r5, {r2, r3, r4, r5, r9, sl, sp, lr, pc}^
    43c4:	ldrmi	r2, [r9], -r1
    43c8:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    43cc:	bmi	ff7fdc00 <fputs@plt+0xff7fa100>
    43d0:	stmdavs	sp!, {r0, r8, sp}
    43d4:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    43d8:			; <UNDEFINED> instruction: 0xf8df58a0
    43dc:	strls	r2, [r0, #-1092]	; 0xfffffbbc
    43e0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    43e4:	b	fe5c23e8 <fputs@plt+0xfe5be8e8>
    43e8:	andcs	lr, r3, r0, lsr #14
    43ec:	blx	6c046c <fputs@plt+0x6bc96c>
    43f0:			; <UNDEFINED> instruction: 0xf7ff4638
    43f4:	ldrtmi	lr, [r0], -r2, ror #22
    43f8:			; <UNDEFINED> instruction: 0xf806f010
    43fc:			; <UNDEFINED> instruction: 0x4630e61e
    4400:			; <UNDEFINED> instruction: 0xffb2f010
    4404:			; <UNDEFINED> instruction: 0xf43f2800
    4408:			; <UNDEFINED> instruction: 0xf8dfae19
    440c:	blmi	ff10d474 <fputs@plt+0xff109974>
    4410:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4414:	blls	ade484 <fputs@plt+0xada984>
    4418:			; <UNDEFINED> instruction: 0xf04f405a
    441c:			; <UNDEFINED> instruction: 0xf0400300
    4420:	eorlt	r8, sp, fp, lsl #2
    4424:	blhi	bf720 <fputs@plt+0xbbc20>
    4428:	svchi	0x00f0e8bd
    442c:			; <UNDEFINED> instruction: 0xf0174630
    4430:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    4434:	cfmvdhrge	mvd2, pc
    4438:	ldrtmi	lr, [r0], -r7, ror #15
    443c:			; <UNDEFINED> instruction: 0xffe6f009
    4440:			; <UNDEFINED> instruction: 0xf43f2800
    4444:			; <UNDEFINED> instruction: 0xe7e0adfb
    4448:			; <UNDEFINED> instruction: 0xf00b4630
    444c:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    4450:	cfldrdge	mvd15, [r4, #252]!	; 0xfc
    4454:	bmi	ffd3e3c0 <fputs@plt+0xffd3a8c0>
    4458:	ldrbtmi	r4, [sl], #-3004	; 0xfffff444
    445c:	ldcvs	8, cr5, [r3, #-900]	; 0xfffffc7c
    4460:	stmdavs	ip, {r0, r2, r4, r6, r7, sl, fp, sp, lr}
    4464:			; <UNDEFINED> instruction: 0xf7ff9304
    4468:	stmdavs	r0, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}
    446c:	svc	0x00e8f7fe
    4470:	tstcs	r1, r4, lsl #22
    4474:	strmi	r9, [r2], -r0, lsl #10
    4478:	bmi	ffb28c84 <fputs@plt+0xffb25184>
    447c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4480:	b	1242484 <fputs@plt+0x123e984>
    4484:			; <UNDEFINED> instruction: 0xf7ff2001
    4488:	ldmmi	r0!, {r3, r4, r8, r9, fp, sp, lr, pc}
    448c:	blmi	ffa0c898 <fputs@plt+0xffa08d98>
    4490:	stmdapl	r0!, {r3, r5, r6, r7, r9, fp, lr}
    4494:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4498:	smladls	r0, fp, sp, r6
    449c:			; <UNDEFINED> instruction: 0xf7ff6800
    44a0:	andcs	lr, r1, sl, lsr sl
    44a4:	bl	2424a8 <fputs@plt+0x23e9a8>
    44a8:	smlatbcs	r1, r8, sl, r4
    44ac:	ldcvs	8, cr6, [fp, #-244]	; 0xffffff0c
    44b0:	bmi	ff85a738 <fputs@plt+0xff856c38>
    44b4:	strb	r4, [r5], #-1146	; 0xfffffb86
    44b8:	ldrbtmi	r4, [r8], #-2272	; 0xfffff720
    44bc:			; <UNDEFINED> instruction: 0xf958f01e
    44c0:	ldrbtmi	r4, [r8], #-2271	; 0xfffff721
    44c4:			; <UNDEFINED> instruction: 0xf954f01e
    44c8:	blmi	fe817048 <fputs@plt+0xfe813548>
    44cc:	stmiapl	r1!, {r1, r3, r4, r5, r6, sl, lr}^
    44d0:	ldclvs	13, cr6, [r5], {19}
    44d4:	movwls	r6, #18444	; 0x480c
    44d8:	b	ffd424dc <fputs@plt+0xffd3e9dc>
    44dc:			; <UNDEFINED> instruction: 0xf7fe6800
    44e0:	blls	1403a8 <fputs@plt+0x13c8a8>
    44e4:	strls	r2, [r0, #-257]	; 0xfffffeff
    44e8:	andls	r4, r1, #2097152	; 0x200000
    44ec:			; <UNDEFINED> instruction: 0x46204ad6
    44f0:			; <UNDEFINED> instruction: 0xf7ff447a
    44f4:	andcs	lr, r1, r0, lsl sl
    44f8:	b	ff7c24fc <fputs@plt+0xff7be9fc>
    44fc:	bmi	fe4df9d0 <fputs@plt+0xfe4dbed0>
    4500:	mlaeq	ip, r6, r8, pc	; <UNPREDICTABLE>
    4504:	stmiapl	r2!, {r2, r8, r9, ip, pc}
    4508:			; <UNDEFINED> instruction: 0xf0076814
    450c:	bmi	ff4031a8 <fputs@plt+0xff3ff6a8>
    4510:	blls	10c91c <fputs@plt+0x108e1c>
    4514:	andls	r4, r0, sl, ror r4
    4518:			; <UNDEFINED> instruction: 0xf7ff4620
    451c:	strdcs	lr, [r1], -ip
    4520:	b	ff2c2524 <fputs@plt+0xff2bea24>
    4524:	blmi	fe257054 <fputs@plt+0xfe253554>
    4528:	stmiapl	r1!, {r1, r3, r4, r5, r6, sl, lr}^
    452c:	ldclvs	13, cr6, [r5], {19}
    4530:	movwls	r6, #18444	; 0x480c
    4534:	b	ff1c2538 <fputs@plt+0xff1bea38>
    4538:			; <UNDEFINED> instruction: 0xf7fe6800
    453c:	blls	14034c <fputs@plt+0x13c84c>
    4540:	strls	r2, [r0, #-257]	; 0xfffffeff
    4544:	andls	r4, r1, #2097152	; 0x200000
    4548:	strtmi	r4, [r0], -r2, asr #21
    454c:			; <UNDEFINED> instruction: 0xf7ff447a
    4550:	andcs	lr, r1, r2, ror #19
    4554:	b	fec42558 <fputs@plt+0xfec3ea58>
    4558:	tstcs	r1, ip, ror sl
    455c:	tstpl	r3, #216, 18	; 0x360000
    4560:	bmi	fef5a7e8 <fputs@plt+0xfef56ce8>
    4564:			; <UNDEFINED> instruction: 0xf7ff447a
    4568:			; <UNDEFINED> instruction: 0xf8d8bbed
    456c:	bmi	1dd06b4 <fputs@plt+0x1dccbb4>
    4570:	ldrdpl	pc, [ip], #-136	; 0xffffff78
    4574:	stmiapl	r2!, {r2, r8, r9, ip, pc}
    4578:			; <UNDEFINED> instruction: 0xf7ff6814
    457c:	stmdavs	r0, {r2, r5, r7, r9, fp, sp, lr, pc}
    4580:	svc	0x005ef7fe
    4584:	tstcs	r1, r4, lsl #22
    4588:	strmi	r9, [r2], -r0, lsl #10
    458c:	bmi	fece8d98 <fputs@plt+0xfece5298>
    4590:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4594:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4598:			; <UNDEFINED> instruction: 0xf7ff2001
    459c:			; <UNDEFINED> instruction: 0xf8d9ea8e
    45a0:	bmi	1a906e8 <fputs@plt+0x1a8cbe8>
    45a4:	movwls	r6, #18477	; 0x482d
    45a8:	ldmdavs	r4, {r1, r5, r7, fp, ip, lr}
    45ac:	b	fe2c25b0 <fputs@plt+0xfe2beab0>
    45b0:			; <UNDEFINED> instruction: 0xf7fe6800
    45b4:	blls	1402d4 <fputs@plt+0x13c7d4>
    45b8:	strls	r2, [r0, #-257]	; 0xfffffeff
    45bc:	andls	r4, r1, #2097152	; 0x200000
    45c0:	strtmi	r4, [r0], -r7, lsr #21
    45c4:			; <UNDEFINED> instruction: 0xf7ff447a
    45c8:	andcs	lr, r1, r6, lsr #19
    45cc:	b	1d425d0 <fputs@plt+0x1d3ead0>
    45d0:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    45d4:			; <UNDEFINED> instruction: 0xf8d94a5d
    45d8:	movwls	r5, #16460	; 0x404c
    45dc:	ldmdavs	r4, {r1, r5, r7, fp, ip, lr}
    45e0:	b	1c425e4 <fputs@plt+0x1c3eae4>
    45e4:			; <UNDEFINED> instruction: 0xf7fe6800
    45e8:	blls	1402a0 <fputs@plt+0x13c7a0>
    45ec:	strls	r2, [r0, #-257]	; 0xfffffeff
    45f0:	andls	r4, r1, #2097152	; 0x200000
    45f4:			; <UNDEFINED> instruction: 0x46204a9b
    45f8:			; <UNDEFINED> instruction: 0xf7ff447a
    45fc:	andcs	lr, r1, ip, lsl #19
    4600:	b	16c2604 <fputs@plt+0x16beb04>
    4604:	bmi	145746c <fputs@plt+0x145396c>
    4608:	stmiapl	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    460c:	ldmdavs	r4, {r0, r1, r3, r4, r8, sl, fp, sp, lr}
    4610:			; <UNDEFINED> instruction: 0xf7ff9304
    4614:	stmdavs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
    4618:	svc	0x0012f7fe
    461c:	tstcs	r1, r4, lsl #22
    4620:	andlt	pc, r0, sp, asr #17
    4624:	andls	r4, r1, #2097152	; 0x200000
    4628:			; <UNDEFINED> instruction: 0x46204a90
    462c:			; <UNDEFINED> instruction: 0xf7ff447a
    4630:	andcs	lr, r1, r2, ror r9
    4634:	b	1042638 <fputs@plt+0x103eb38>
    4638:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    463c:	blmi	10d7074 <fputs@plt+0x10d3574>
    4640:	stmiapl	r1!, {r1, r3, r4, r5, r6, sl, lr}^
    4644:	ldclvs	13, cr6, [r5], {19}
    4648:	movwls	r6, #18444	; 0x480c
    464c:	b	ec2650 <fputs@plt+0xebeb50>
    4650:			; <UNDEFINED> instruction: 0xf7fe6800
    4654:	blls	140234 <fputs@plt+0x13c734>
    4658:	strls	r2, [r0, #-257]	; 0xfffffeff
    465c:	andls	r4, r1, #2097152	; 0x200000
    4660:	strtmi	r4, [r0], -r4, lsl #21
    4664:			; <UNDEFINED> instruction: 0xf7ff447a
    4668:	andcs	lr, r1, r6, asr r9
    466c:	b	942670 <fputs@plt+0x93eb70>
    4670:	blmi	d9707c <fputs@plt+0xd9357c>
    4674:	stmiapl	r1!, {r1, r3, r4, r5, r6, sl, lr}^
    4678:	ldclvs	13, cr6, [r5], {19}
    467c:	movwls	r6, #18444	; 0x480c
    4680:	b	842684 <fputs@plt+0x83eb84>
    4684:			; <UNDEFINED> instruction: 0xf7fe6800
    4688:	blls	140200 <fputs@plt+0x13c700>
    468c:	strls	r2, [r0, #-257]	; 0xfffffeff
    4690:	andls	r4, r1, #2097152	; 0x200000
    4694:			; <UNDEFINED> instruction: 0x46204a79
    4698:			; <UNDEFINED> instruction: 0xf7ff447a
    469c:	andcs	lr, r1, ip, lsr r9
    46a0:	b	2c26a4 <fputs@plt+0x2beba4>
    46a4:	ldrsbcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    46a8:			; <UNDEFINED> instruction: 0xf8d84a28
    46ac:	movwls	r5, #16456	; 0x4048
    46b0:	ldmdavs	r4, {r1, r5, r7, fp, ip, lr}
    46b4:	b	1c26b8 <fputs@plt+0x1bebb8>
    46b8:			; <UNDEFINED> instruction: 0xf7fe6800
    46bc:	blls	1401cc <fputs@plt+0x13c6cc>
    46c0:	strls	r2, [r0, #-257]	; 0xfffffeff
    46c4:	andls	r4, r1, #2097152	; 0x200000
    46c8:	strtmi	r4, [r0], -sp, ror #20
    46cc:			; <UNDEFINED> instruction: 0xf7ff447a
    46d0:	andcs	lr, r1, r2, lsr #18
    46d4:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46d8:	ldrsbcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    46dc:			; <UNDEFINED> instruction: 0xf8d84a1b
    46e0:	movwls	r5, #16456	; 0x4048
    46e4:	ldmdavs	r4, {r1, r5, r7, fp, ip, lr}
    46e8:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46ec:			; <UNDEFINED> instruction: 0xf7fe6800
    46f0:	blls	140198 <fputs@plt+0x13c698>
    46f4:	strls	r2, [r0, #-257]	; 0xfffffeff
    46f8:	andls	r4, r1, #2097152	; 0x200000
    46fc:	strtmi	r4, [r0], -r1, ror #20
    4700:			; <UNDEFINED> instruction: 0xf7ff447a
    4704:	andcs	lr, r1, r8, lsl #18
    4708:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    470c:	andeq	r8, r3, r2, asr #4
    4710:	andeq	r9, r3, r2, ror #1
    4714:			; <UNDEFINED> instruction: 0x000272b8
    4718:	ldrdeq	r9, [r3], -r6
    471c:	ldrdeq	r9, [r3], -r2
    4720:	andeq	r0, r0, r0, ror r2
    4724:	andeq	r8, r3, r0, lsl r2
    4728:	andeq	r0, r0, ip, ror r2
    472c:	andeq	r7, r2, r0, lsl #3
    4730:	andeq	r9, r3, r4, lsl r0
    4734:	andeq	r9, r3, r0
    4738:	strdeq	r8, [r3], -r2
    473c:	andeq	r8, r3, r0, ror #31
    4740:	andeq	r8, r3, r8, asr #31
    4744:	ldrdeq	r7, [r2], -sl
    4748:	muleq	r3, sl, pc	; <UNPREDICTABLE>
    474c:	andeq	r0, r0, r8, ror r2
    4750:	andeq	r7, r2, r0, lsl #1
    4754:	andeq	r8, r3, r8, ror #30
    4758:	andeq	r7, r2, r8, lsl r0
    475c:	andeq	r8, r3, r8, lsr pc
    4760:	andeq	r8, r3, sl, lsr #30
    4764:	andeq	r8, r3, lr, lsl pc
    4768:	andeq	r8, r3, r2, lsl pc
    476c:	strdeq	r8, [r3], -r4
    4770:	andeq	r7, r2, r6, asr r0
    4774:			; <UNDEFINED> instruction: 0x00038ebc
    4778:	andeq	r8, r3, lr, lsr #29
    477c:	muleq	r3, lr, lr
    4780:	andeq	r8, r3, ip, lsl #29
    4784:	andeq	r8, r3, lr, ror #28
    4788:	andeq	r8, r3, r0, asr lr
    478c:	andeq	r8, r3, ip, lsr lr
    4790:	andeq	r8, r3, r4, lsl lr
    4794:	andeq	r8, r3, r2, lsl #28
    4798:	andeq	r8, r3, r4, ror #27
    479c:	andeq	r6, r2, ip, ror #28
    47a0:	andeq	pc, r1, r2, ror #20
    47a4:	andeq	r6, r2, r0, ror pc
    47a8:	andeq	r6, r2, lr, lsr pc
    47ac:	andeq	r6, r2, sl, lsl pc
    47b0:	andeq	r8, r3, r6, ror #26
    47b4:	andeq	r8, r3, lr, asr #26
    47b8:	muleq	r2, lr, lr
    47bc:	andeq	r8, r3, sl, lsr #26
    47c0:	andeq	r8, r3, r6, lsl sp
    47c4:	andeq	r0, r0, ip, asr r2
    47c8:	strdeq	r8, [r3], -sl
    47cc:	andeq	r8, r3, r4, ror #25
    47d0:			; <UNDEFINED> instruction: 0x00038cba
    47d4:	andeq	r8, r3, r2, lsr #25
    47d8:	andeq	r8, r3, sl, ror ip
    47dc:	andeq	r8, r3, r6, ror #24
    47e0:	andeq	r8, r3, r8, lsr ip
    47e4:	andeq	r8, r3, ip, lsl ip
    47e8:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    47ec:	andeq	r8, r3, r2, ror #22
    47f0:	andeq	r4, r2, ip, lsl r4
    47f4:	andeq	r8, r3, r4, lsr #22
    47f8:	andeq	r8, r3, sl, lsl #22
    47fc:	strdeq	r8, [r3], -r2
    4800:	andeq	r8, r3, r2, lsr sl
    4804:	andeq	r8, r3, sl, asr #19
    4808:	andeq	r4, r2, r4, lsl #5
    480c:	muleq	r2, ip, fp
    4810:	andeq	r6, r2, lr, asr #22
    4814:	strdeq	pc, [r1], -r2
    4818:	andeq	r6, r2, r6, lsl fp
    481c:	andeq	r8, r3, r8, lsl #17
    4820:	andeq	r6, r2, r0, asr fp
    4824:	andeq	r7, r3, r8, asr r9
    4828:			; <UNDEFINED> instruction: 0x000387be
    482c:	andeq	r4, r2, sl, ror r0
    4830:	andeq	r8, r3, r4, lsl #15
    4834:	andeq	r6, r2, lr, asr r8
    4838:	andeq	r6, r2, r4, lsr #17
    483c:	strdeq	r6, [r2], -r2
    4840:			; <UNDEFINED> instruction: 0x000269b6
    4844:	andeq	r8, r3, ip, asr #14
    4848:	ldrdeq	lr, [r1], -r0
    484c:	andeq	r6, r2, ip, ror r9
    4850:	strdeq	r8, [r3], -r0
    4854:	andeq	r3, r2, ip, lsr #31
    4858:	andeq	r6, r2, r8, ror #18
    485c:	andeq	lr, r1, r6, asr #20
    4860:	andeq	r6, r2, r8, asr #18
    4864:	strdeq	r6, [r2], -ip
    4868:	andeq	r8, r3, r0, lsl r6
    486c:	andeq	lr, r1, ip, lsr #19
    4870:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    4874:	andeq	lr, r1, r4, ror r9
    4878:	andeq	r8, r3, r4, lsr #11
    487c:	andeq	r3, r2, r0, ror #28
    4880:	andeq	lr, r1, ip, lsl #18
    4884:	andeq	lr, r1, r0, asr #17
    4888:	bleq	409cc <fputs@plt+0x3cecc>
    488c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4890:	strbtmi	fp, [sl], -r2, lsl #24
    4894:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4898:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    489c:	ldrmi	sl, [sl], #776	; 0x308
    48a0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    48a4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    48a8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    48ac:			; <UNDEFINED> instruction: 0xf85a4b06
    48b0:	stmdami	r6, {r0, r1, ip, sp}
    48b4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    48b8:	stcl	7, cr15, [ip, #1016]!	; 0x3f8
    48bc:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    48c0:	andeq	r7, r3, ip, lsr #9
    48c4:	andeq	r0, r0, ip, asr #4
    48c8:	andeq	r0, r0, ip, ror #4
    48cc:	andeq	r0, r0, r8, lsl #5
    48d0:	ldr	r3, [pc, #20]	; 48ec <fputs@plt+0xdec>
    48d4:	ldr	r2, [pc, #20]	; 48f0 <fputs@plt+0xdf0>
    48d8:	add	r3, pc, r3
    48dc:	ldr	r2, [r3, r2]
    48e0:	cmp	r2, #0
    48e4:	bxeq	lr
    48e8:	b	34c4 <__gmon_start__@plt>
    48ec:	andeq	r7, r3, ip, lsl #9
    48f0:	andeq	r0, r0, r4, asr r2
    48f4:	blmi	1d6914 <fputs@plt+0x1d2e14>
    48f8:	bmi	1d5ae0 <fputs@plt+0x1d1fe0>
    48fc:	addmi	r4, r3, #2063597568	; 0x7b000000
    4900:	andle	r4, r3, sl, ror r4
    4904:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4908:	ldrmi	fp, [r8, -r3, lsl #2]
    490c:	svclt	0x00004770
    4910:			; <UNDEFINED> instruction: 0x000383b8
    4914:			; <UNDEFINED> instruction: 0x000383b4
    4918:	andeq	r7, r3, r8, ror #8
    491c:	andeq	r0, r0, r8, asr r2
    4920:	stmdbmi	r9, {r3, fp, lr}
    4924:	bmi	255b0c <fputs@plt+0x25200c>
    4928:	bne	255b14 <fputs@plt+0x252014>
    492c:	svceq	0x00cb447a
    4930:			; <UNDEFINED> instruction: 0x01a1eb03
    4934:	andle	r1, r3, r9, asr #32
    4938:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    493c:	ldrmi	fp, [r8, -r3, lsl #2]
    4940:	svclt	0x00004770
    4944:	andeq	r8, r3, ip, lsl #7
    4948:	andeq	r8, r3, r8, lsl #7
    494c:	andeq	r7, r3, ip, lsr r4
    4950:	andeq	r0, r0, r0, ror #4
    4954:	blmi	2b1d7c <fputs@plt+0x2ae27c>
    4958:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    495c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4960:	blmi	272f14 <fputs@plt+0x26f414>
    4964:	ldrdlt	r5, [r3, -r3]!
    4968:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    496c:			; <UNDEFINED> instruction: 0xf7ff6818
    4970:			; <UNDEFINED> instruction: 0xf7ffe8bc
    4974:	blmi	1c4878 <fputs@plt+0x1c0d78>
    4978:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    497c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4980:			; <UNDEFINED> instruction: 0x000383ba
    4984:	andeq	r7, r3, ip, lsl #8
    4988:	andeq	r0, r0, r4, lsl #5
    498c:	muleq	r3, r6, r6
    4990:	muleq	r3, sl, r3
    4994:	svclt	0x0000e7c4
    4998:	svclt	0x0018380d
    499c:	ldrbmi	r2, [r0, -r1]!
    49a0:			; <UNDEFINED> instruction: 0xf6446802
    49a4:	vorr.i32	<illegal reg q8.5>, #17408	; 0x00004400
    49a8:	addsmi	r1, sl, #80, 6	; 0x40000001
    49ac:	blmi	138dc4 <fputs@plt+0x1352c4>
    49b0:	ldrbtmi	r2, [fp], #-0
    49b4:			; <UNDEFINED> instruction: 0x47706019
    49b8:	andeq	pc, sl, pc, rrx
    49bc:	svclt	0x00004770
    49c0:	andeq	r8, r3, r6, ror #6
    49c4:	svclt	0x00004770
    49c8:	cfldr32mi	mvfx11, [r3], {56}	; 0x38
    49cc:	orrslt	r4, r8, ip, ror r4
    49d0:	ldmdavc	fp, {r0, r1, sl, fp, sp, lr}
    49d4:	stmdavs	r3, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    49d8:	stmdblt	fp!, {r1, r7, fp, sp, lr}
    49dc:	stmibvs	r0, {r1, r3, r4, r5, r8, fp, ip, sp, pc}^
    49e0:	svclt	0x00183800
    49e4:	ldclt	0, cr2, [r8, #-4]!
    49e8:	andcs	fp, r1, sl, lsl #2
    49ec:	stmdbvs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    49f0:	rscsle	r2, r4, r0, lsl #22
    49f4:	ldrb	r2, [r9, r1]!
    49f8:	rscscc	pc, pc, pc, asr #32
    49fc:	stcmi	13, cr11, [r7, #-224]	; 0xffffff20
    4a00:	stfvss	f2, [r3, #-4]
    4a04:	stmdbpl	r0!, {r1, r2, r9, fp, lr}^
    4a08:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4a0c:	svc	0x0082f7fe
    4a10:	rscscc	pc, pc, pc, asr #32
    4a14:	svclt	0x0000bd38
    4a18:	muleq	r3, ip, r3
    4a1c:	andeq	r0, r0, r8, ror r2
    4a20:	andeq	lr, r1, r8, lsr r5
    4a24:	svcmi	0x00f0e92d
    4a28:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
    4a2c:	strcs	r8, [r0], #-2822	; 0xfffff4fa
    4a30:	strcs	pc, [ip], #-2271	; 0xfffff721
    4a34:	strne	pc, [ip], #-2271	; 0xfffff721
    4a38:			; <UNDEFINED> instruction: 0xf8df447a
    4a3c:	adcslt	r5, r7, ip, lsl #8
    4a40:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
    4a44:			; <UNDEFINED> instruction: 0xf8df930a
    4a48:	andls	r3, r8, r4, lsl #8
    4a4c:	ldmpl	r3, {sl, fp, sp, lr}^
    4a50:	beq	440280 <fputs@plt+0x43c780>
    4a54:	teqls	r5, #1769472	; 0x1b0000
    4a58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4a5c:	strls	r9, [fp, #-1036]	; 0xfffffbf4
    4a60:	mcr	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    4a64:			; <UNDEFINED> instruction: 0xf0002800
    4a68:	blls	224fec <fputs@plt+0x2214ec>
    4a6c:	beq	fe440294 <fputs@plt+0xfe43c794>
    4a70:	ldcvs	6, cr4, [sp], {33}	; 0x21
    4a74:	strtmi	r9, [r8], -sl, lsl #22
    4a78:			; <UNDEFINED> instruction: 0xf7fe605c
    4a7c:	cdpne	14, 0, cr14, cr6, cr4, {5}
    4a80:	bichi	pc, r5, r0, asr #5
    4a84:			; <UNDEFINED> instruction: 0x4631ab10
    4a88:	ldrmi	r2, [sl], -r3
    4a8c:	bcc	4402b4 <fputs@plt+0x43c7b4>
    4a90:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    4a94:	vmlal.s8	q9, d0, d0
    4a98:	blls	725124 <fputs@plt+0x721624>
    4a9c:	vldmiane	r8, {s9-s244}
    4aa0:			; <UNDEFINED> instruction: 0xf020447a
    4aa4:			; <UNDEFINED> instruction: 0xf5000003
    4aa8:	andsvs	r5, r0, r0, lsl #1
    4aac:	svc	0x0006f7fe
    4ab0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4ab4:	cmnhi	sl, r0	; <UNPREDICTABLE>
    4ab8:			; <UNDEFINED> instruction: 0xf8df4630
    4abc:			; <UNDEFINED> instruction: 0xf7feb398
    4ac0:	blls	2c05c8 <fputs@plt+0x2bcac8>
    4ac4:	andne	pc, sp, #72351744	; 0x4500000
    4ac8:	subseq	pc, r3, #206569472	; 0xc500000
    4acc:	strtmi	r9, [sl], -r9, lsl #4
    4ad0:			; <UNDEFINED> instruction: 0xf644609d
    4ad4:	vorr.i32	<illegal reg q8.5>, #17408	; 0x00004400
    4ad8:			; <UNDEFINED> instruction: 0xf8421350
    4adc:	blge	3d36f4 <fputs@plt+0x3cfbf4>
    4ae0:	strls	r4, [r6], #-1275	; 0xfffffb05
    4ae4:	bcc	fe440310 <fputs@plt+0xfe43c810>
    4ae8:	andls	sl, r7, #12, 22	; 0x3000
    4aec:	bcc	440318 <fputs@plt+0x43c818>
    4af0:	bcc	fe440358 <fputs@plt+0xfe43c858>
    4af4:	cdp	2, 1, cr2, cr9, cr10, {0}
    4af8:	vmov	r1, s19
    4afc:			; <UNDEFINED> instruction: 0xf7fe0a10
    4b00:	stmdacs	r0, {r4, r8, r9, sl, fp, sp, lr, pc}
    4b04:	ldmibmi	r4, {r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, lr, pc}^
    4b08:	blls	1af344 <fputs@plt+0x1ab844>
    4b0c:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    4b10:	movwls	r3, #25345	; 0x6301
    4b14:	svc	0x0034f7fe
    4b18:	rscle	r2, r9, r0, lsl #16
    4b1c:			; <UNDEFINED> instruction: 0xf10d4fcf
    4b20:	andls	r0, ip, r8, lsr r8
    4b24:			; <UNDEFINED> instruction: 0x4642447f
    4b28:			; <UNDEFINED> instruction: 0xf7fe4639
    4b2c:	strmi	lr, [r4], -sl, lsr #30
    4b30:	sbcsle	r2, sp, r0, lsl #16
    4b34:	blcs	8e2b48 <fputs@plt+0x8df048>
    4b38:			; <UNDEFINED> instruction: 0x4602d0da
    4b3c:	stmiami	r9, {r3, r6, r7, r8, fp, lr}^
    4b40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4b44:			; <UNDEFINED> instruction: 0xf888f007
    4b48:	vmull.p8	<illegal reg q8.5>, d0, d6
    4b4c:	movwcs	r8, #231	; 0xe7
    4b50:	ldrtmi	r4, [r9], -r2, asr #12
    4b54:			; <UNDEFINED> instruction: 0xf10d2000
    4b58:	ldrmi	r0, [sp], -r8, lsr #21
    4b5c:			; <UNDEFINED> instruction: 0xf8cd930c
    4b60:			; <UNDEFINED> instruction: 0xf7fea014
    4b64:	ldrbmi	lr, [r1], lr, lsl #30
    4b68:	teqlt	r8, #4, 12	; 0x400000
    4b6c:	blcs	8e2b80 <fputs@plt+0x8df080>
    4b70:			; <UNDEFINED> instruction: 0xf7fed024
    4b74:	movwcs	lr, #4008	; 0xfa8
    4b78:	bne	4403e0 <fputs@plt+0x43c8e0>
    4b7c:	andvs	r2, r3, r0, lsl r2
    4b80:	strtmi	r4, [r0], -r2, lsl #13
    4b84:	ldc	7, cr15, [ip, #1016]!	; 0x3f8
    4b88:	ldrdcc	pc, [r0], -sl
    4b8c:			; <UNDEFINED> instruction: 0xf0402b00
    4b90:	bls	424e08 <fputs@plt+0x421308>
    4b94:			; <UNDEFINED> instruction: 0xf0004294
    4b98:			; <UNDEFINED> instruction: 0xf85b8098
    4b9c:	strcc	r2, [r1, #-54]	; 0xffffffca
    4ba0:	svceq	0x0004f849
    4ba4:			; <UNDEFINED> instruction: 0xf0c042aa
    4ba8:	strbmi	r8, [r2], -r1, lsr #1
    4bac:	andcs	r4, r0, r9, lsr r6
    4bb0:			; <UNDEFINED> instruction: 0xf7fe930c
    4bb4:	strmi	lr, [r4], -r6, ror #29
    4bb8:	bicsle	r2, r7, r0, lsl #16
    4bbc:			; <UNDEFINED> instruction: 0xa014f8dd
    4bc0:	addsle	r2, r5, r0, lsl #28
    4bc4:	stmdbls	r9, {r3, r5, r7, r8, r9, fp, lr}
    4bc8:	bls	1d5dbc <fputs@plt+0x1d22bc>
    4bcc:	strbeq	lr, [r6], r3, lsl #22
    4bd0:	addmi	r6, fp, #7536640	; 0x730000
    4bd4:	svclt	0x000b6013
    4bd8:	ldrmi	r9, [r3], -r7, lsl #18
    4bdc:			; <UNDEFINED> instruction: 0x2098f8d6
    4be0:	svclt	0x00013304
    4be4:	andmi	lr, r5, #2048	; 0x800
    4be8:	subvs	r4, sl, fp, lsl #12
    4bec:	teqlt	sp, r8, lsl #6
    4bf0:	streq	lr, [r5, #2819]	; 0xb03
    4bf4:	svccs	0x0004f85a
    4bf8:	blcs	142d0c <fputs@plt+0x13f20c>
    4bfc:	mvnsle	r4, fp, lsr #5
    4c00:	ldrb	r9, [r5, -r7, lsl #6]!
    4c04:	beq	fe44046c <fputs@plt+0xfe43c96c>
    4c08:	stc	7, cr15, [r8], {254}	; 0xfe
    4c0c:	tstcs	r0, r8, lsl #22
    4c10:			; <UNDEFINED> instruction: 0x46206c9c
    4c14:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    4c18:	vmull.p8	<illegal reg q8.5>, d0, d6
    4c1c:	mrc	0, 0, r8, cr8, cr3, {4}
    4c20:			; <UNDEFINED> instruction: 0x46312a10
    4c24:			; <UNDEFINED> instruction: 0xf7fe2003
    4c28:	stmdacs	r0, {r1, r8, sl, fp, sp, lr, pc}
    4c2c:	adchi	pc, r5, r0, asr #5
    4c30:	ldmdbls	ip, {r0, r8, r9, sp}
    4c34:	strcs	r4, [r0], #-1562	; 0xfffff9e6
    4c38:	strls	r2, [r0], -r0, lsl #10
    4c3c:	strmi	lr, [r2, #-2509]	; 0xfffff633
    4c40:	stcls	0, cr2, [r7], {-0}
    4c44:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    4c48:	vldrls	d9, [ip, #-32]	; 0xffffffe0
    4c4c:	stmdaeq	ip, {r2, r8, ip, sp, lr, pc}
    4c50:			; <UNDEFINED> instruction: 0xf6456bda
    4c54:	adcvs	r1, r5, r1, lsl #6
    4c58:	cmpeq	r3, #206569472	; 0xc500000	; <UNPREDICTABLE>
    4c5c:	rsbvs	r6, r2, r3, lsr #32
    4c60:	ldcls	6, cr4, [sp], {42}	; 0x2a
    4c64:	strmi	r4, [r7], -r1, lsl #12
    4c68:			; <UNDEFINED> instruction: 0xf7fe4640
    4c6c:	stclne	13, cr14, [sl], #352	; 0x160
    4c70:	movweq	pc, #324	; 0x144	; <UNPREDICTABLE>
    4c74:	ldmeq	r4, {r0, r3, r5, r9, sl, lr}
    4c78:	b	1116560 <fputs@plt+0x1112a60>
    4c7c:			; <UNDEFINED> instruction: 0xf7fe7483
    4c80:			; <UNDEFINED> instruction: 0x4630eeba
    4c84:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    4c88:	vmlals.f64	d9, d10, d8
    4c8c:	addeq	lr, r4, #8, 22	; 0x2000
    4c90:	tstne	r6, r5, asr #12	; <UNPREDICTABLE>
    4c94:	cmpeq	r3, r5, asr #13	; <UNPREDICTABLE>
    4c98:			; <UNDEFINED> instruction: 0xf1026bd8
    4c9c:	ldmvs	r5!, {r3, r8, r9}
    4ca0:	eorne	pc, r4, r8, asr #16
    4ca4:	blne	16dcdec <fputs@plt+0x16d92ec>
    4ca8:	rsbsvs	r4, r3, r0, ror sl
    4cac:	ldrbtmi	r4, [sl], #-2919	; 0xfffff499
    4cb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4cb4:	subsmi	r9, sl, r5, lsr fp
    4cb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4cbc:	andcs	sp, r0, fp, asr r1
    4cc0:	ldc	0, cr11, [sp], #220	; 0xdc
    4cc4:	pop	{r1, r2, r8, r9, fp, pc}
    4cc8:	mrc	15, 0, r8, cr10, cr0, {7}
    4ccc:	bmi	1a13514 <fputs@plt+0x1a0fa14>
    4cd0:	ldrbtmi	r4, [sl], #-2152	; 0xfffff798
    4cd4:	tstcs	r1, fp, lsl #26
    4cd8:	strls	r5, [r1], #-2088	; 0xfffff7d8
    4cdc:	strls	r9, [r0], #-3078	; 0xfffff3fa
    4ce0:			; <UNDEFINED> instruction: 0xf7fe6800
    4ce4:	andcs	lr, r1, r8, lsl lr
    4ce8:	mcr	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    4cec:	andcs	r4, ip, r2, ror #18
    4cf0:	ldrbtmi	r4, [r9], #-2656	; 0xfffff5a0
    4cf4:	bcc	440564 <fputs@plt+0x43ca64>
    4cf8:	strne	pc, [r6], -r0, lsl #22
    4cfc:	stmpl	r8, {r0, r1, r3, r8, fp, ip, pc}
    4d00:	bmi	178d10c <fputs@plt+0x178960c>
    4d04:	stmdavs	r0, {r0, r2, r4, r5, r6, fp, sp, lr}
    4d08:	strls	r4, [r1], #-1146	; 0xfffffb86
    4d0c:	strls	r9, [r2, #-3078]	; 0xfffff3fa
    4d10:			; <UNDEFINED> instruction: 0xf7fe9400
    4d14:	andcs	lr, r1, r0, lsl #28
    4d18:	mcr	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4d1c:			; <UNDEFINED> instruction: 0xee1a4a58
    4d20:	ldmdami	r4, {r4, r9, fp, ip, sp}^
    4d24:			; <UNDEFINED> instruction: 0xe7d5447a
    4d28:	tstcs	r1, fp, lsl #24
    4d2c:	bmi	1556e78 <fputs@plt+0x1553378>
    4d30:	bcc	4405a0 <fputs@plt+0x43caa0>
    4d34:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    4d38:			; <UNDEFINED> instruction: 0xf7fe6800
    4d3c:	andcs	lr, r1, ip, ror #27
    4d40:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    4d44:	bmi	12eb96c <fputs@plt+0x12e7e6c>
    4d48:	movwls	r6, #23835	; 0x5d1b
    4d4c:	ldmpl	sl, {r0, r1, r3, r8, r9, fp, ip, pc}
    4d50:			; <UNDEFINED> instruction: 0xf7fe6815
    4d54:	stmdavs	r0, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    4d58:	bl	1cc2d58 <fputs@plt+0x1cbf258>
    4d5c:	tstcs	r1, r5, lsl #22
    4d60:	strmi	r9, [r2], -r0, lsl #8
    4d64:	bmi	1229570 <fputs@plt+0x1225a70>
    4d68:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    4d6c:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    4d70:			; <UNDEFINED> instruction: 0xf7fe2001
    4d74:			; <UNDEFINED> instruction: 0xf7feeea2
    4d78:	blls	240468 <fputs@plt+0x23c968>
    4d7c:	vldrvs	s8, [fp, #-244]	; 0xffffff0c
    4d80:	blls	2e999c <fputs@plt+0x2e5e9c>
    4d84:	ldmdavs	r5, {r1, r3, r4, r7, fp, ip, lr}
    4d88:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    4d8c:			; <UNDEFINED> instruction: 0xf7fe6800
    4d90:	blls	17faf8 <fputs@plt+0x17bff8>
    4d94:	strls	r2, [r0], #-257	; 0xfffffeff
    4d98:	andls	r4, r1, #2097152	; 0x200000
    4d9c:			; <UNDEFINED> instruction: 0x46284a3b
    4da0:			; <UNDEFINED> instruction: 0xf7fe447a
    4da4:			; <UNDEFINED> instruction: 0x2001edb8
    4da8:	mcr	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    4dac:	bmi	c6b9d4 <fputs@plt+0xc67ed4>
    4db0:	movwls	r6, #23835	; 0x5d1b
    4db4:	ldmpl	sl, {r0, r1, r3, r8, r9, fp, ip, pc}
    4db8:			; <UNDEFINED> instruction: 0xf7fe6814
    4dbc:	stmdavs	r0, {r2, r7, r9, sl, fp, sp, lr, pc}
    4dc0:	bl	fc2dc0 <fputs@plt+0xfbf2c0>
    4dc4:	tstcs	r1, r5, lsl #22
    4dc8:	andls	r4, r0, #2097152	; 0x200000
    4dcc:			; <UNDEFINED> instruction: 0x46204a30
    4dd0:			; <UNDEFINED> instruction: 0xf7fe447a
    4dd4:	andcs	lr, r1, r0, lsr #27
    4dd8:	mcr	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4ddc:	bmi	96ba04 <fputs@plt+0x967f04>
    4de0:	movwls	r6, #23835	; 0x5d1b
    4de4:	ldmpl	sl, {r0, r1, r3, r8, r9, fp, ip, pc}
    4de8:			; <UNDEFINED> instruction: 0xf7fe6814
    4dec:	stmdavs	r0, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    4df0:	bl	9c2df0 <fputs@plt+0x9bf2f0>
    4df4:	tstcs	r1, r5, lsl #22
    4df8:	strmi	r9, [r2], -r0, lsl #10
    4dfc:	bmi	969608 <fputs@plt+0x965b08>
    4e00:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4e04:	stc	7, cr15, [r6, #1016]	; 0x3f8
    4e08:			; <UNDEFINED> instruction: 0xf7fe2001
    4e0c:	blls	24076c <fputs@plt+0x23cc6c>
    4e10:	vldrvs	s8, [fp, #-96]	; 0xffffffa0
    4e14:	blls	2e9a30 <fputs@plt+0x2e5f30>
    4e18:	ldmdavs	r4, {r1, r3, r4, r7, fp, ip, lr}
    4e1c:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    4e20:			; <UNDEFINED> instruction: 0xf7fe6800
    4e24:	blls	17fa64 <fputs@plt+0x17bf64>
    4e28:	strls	r2, [r0, #-257]	; 0xfffffeff
    4e2c:	andls	r4, r1, #2097152	; 0x200000
    4e30:			; <UNDEFINED> instruction: 0x46204a19
    4e34:			; <UNDEFINED> instruction: 0xf7fe447a
    4e38:	andcs	lr, r1, lr, ror #26
    4e3c:	mrc	7, 1, APSR_nzcv, cr12, cr14, {7}
    4e40:	andeq	r7, r3, r0, lsr r3
    4e44:	andeq	r4, r2, r0, ror #10
    4e48:	andeq	r7, r3, r6, lsr #6
    4e4c:	andeq	r0, r0, r0, ror r2
    4e50:	andeq	r8, r3, r8, ror r2
    4e54:	andeq	lr, r1, r8, ror #16
    4e58:	andeq	lr, r1, r2, lsl #10
    4e5c:	strdeq	lr, [r1], -r0
    4e60:	ldrdeq	lr, [r1], -r8
    4e64:	andeq	r7, r3, r2, asr #9
    4e68:	andeq	lr, r1, r0, lsl #15
    4e6c:	strheq	r7, [r3], -sl
    4e70:	andeq	lr, r1, r2, lsl #7
    4e74:	andeq	r0, r0, r8, ror r2
    4e78:	andeq	r7, r3, r2, lsl r3
    4e7c:	andeq	lr, r1, r4, ror r3
    4e80:	andeq	lr, r1, r8, lsl #6
    4e84:	andeq	lr, r1, lr, asr r2
    4e88:	andeq	lr, r1, r6, asr r2
    4e8c:	andeq	lr, r1, r8, lsr r2
    4e90:	andeq	lr, r1, r0, lsr #4
    4e94:	ldrdeq	lr, [r1], -r6
    4e98:	andeq	lr, r1, ip, lsl #3
    4e9c:			; <UNDEFINED> instruction: 0xf6446802
    4ea0:	ldmdbmi	r0, {r2, r4, r6, r8, r9, ip}^
    4ea4:	cmpne	r0, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
    4ea8:	svcmi	0x00f0e92d
    4eac:	addlt	r4, r7, r9, ror r4
    4eb0:			; <UNDEFINED> instruction: 0x460c429a
    4eb4:	andle	r9, fp, r5, lsl #2
    4eb8:	eorcs	r4, r4, #4915200	; 0x4b0000
    4ebc:	tstcs	r1, fp, asr #22
    4ec0:	stmiapl	r3!, {r3, r4, r5, r6, sl, lr}^
    4ec4:	andlt	r6, r7, fp, lsl r8
    4ec8:	svcmi	0x00f0e8bd
    4ecc:	ldclt	7, cr15, [lr], #1016	; 0x3f8
    4ed0:	strmi	r4, [r1], r7, asr #22
    4ed4:	eorcs	r9, r8, #1280	; 0x500
    4ed8:	tstcs	r1, r6, asr #16
    4edc:	stmiapl	r4!, {r1, r2, r3, r6, r9, sl, lr}^
    4ee0:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    4ee4:	ldc	7, cr15, [r4], #1016	; 0x3f8
    4ee8:			; <UNDEFINED> instruction: 0xf8564a43
    4eec:	tstcs	r1, r4, lsl #22
    4ef0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    4ef4:	stc	7, cr15, [lr, #-1016]	; 0xfffffc08
    4ef8:	ldrdcs	pc, [r4], -r9
    4efc:	movwne	pc, #26181	; 0x6645	; <UNPREDICTABLE>
    4f00:	cmpeq	r3, #206569472	; 0xc500000	; <UNPREDICTABLE>
    4f04:	umaalle	r4, sl, sl, r2
    4f08:	ldrsbthi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    4f0c:	blne	82828 <fputs@plt+0x7ed28>
    4f10:	strne	pc, [sp, -r5, asr #12]
    4f14:	bleq	1502a30 <fputs@plt+0x14fef30>
    4f18:			; <UNDEFINED> instruction: 0xf6c544f8
    4f1c:			; <UNDEFINED> instruction: 0xf1080753
    4f20:	ssatmi	r0, #3, r8, lsl #17
    4f24:	stmdbcc	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4f28:	eorsle	r4, fp, sl, asr r5
    4f2c:	strcs	r4, [r0, #-2356]	; 0xfffff6cc
    4f30:	ldrbtmi	r4, [r9], #-1580	; 0xfffff9d4
    4f34:	strcc	lr, [r1], #-5
    4f38:	bl	4ff8c <fputs@plt+0x4c48c>
    4f3c:	suble	r0, r3, r4, asr #7
    4f40:	adcmi	r6, sl, #6094848	; 0x5d0000
    4f44:	adcsmi	sp, sl, #-1073741763	; 0xc000003d
    4f48:	ldmhi	r3!, {r2, r8, ip, lr, pc}
    4f4c:	eorseq	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    4f50:			; <UNDEFINED> instruction: 0xd1f04298
    4f54:	strtmi	r4, [r2], -fp, lsr #16
    4f58:			; <UNDEFINED> instruction: 0xf8da2100
    4f5c:	ldrbtmi	r9, [r8], #-0
    4f60:	ldc2	0, cr15, [r8, #24]!
    4f64:	tstcs	r1, r8, lsr #20
    4f68:			; <UNDEFINED> instruction: 0x4603447a
    4f6c:			; <UNDEFINED> instruction: 0xf7fe4648
    4f70:	blmi	9c02c0 <fputs@plt+0x9bc7c0>
    4f74:	ldrbtmi	r4, [fp], #-2598	; 0xfffff5da
    4f78:			; <UNDEFINED> instruction: 0xf853447a
    4f7c:	ldmdavs	r2, {r2, r4, r5, ip, sp}
    4f80:	adcsmi	r3, sp, #67108864	; 0x4000000
    4f84:	sadd16mi	fp, sp, r4
    4f88:	blls	10c104 <fputs@plt+0x108604>
    4f8c:	streq	lr, [r5], r6, lsl #22
    4f90:	addsmi	r1, r3, #995328	; 0xf3000
    4f94:	ldmdavs	r2!, {r0, r1, r2, r3, r4, fp, ip, lr, pc}
    4f98:	addsmi	r9, sl, #3072	; 0xc00
    4f9c:	andlt	sp, r7, r4, asr #3
    4fa0:	svchi	0x00f0e8bd
    4fa4:			; <UNDEFINED> instruction: 0x210168b4
    4fa8:			; <UNDEFINED> instruction: 0x360c4a1a
    4fac:	stccc	8, cr15, [r8], {86}	; 0x56
    4fb0:	ldrdeq	pc, [r0], -sl
    4fb4:	strls	r4, [r0], #-1146	; 0xfffffb86
    4fb8:	stc	7, cr15, [ip], #1016	; 0x3f8
    4fbc:	stccc	8, cr15, [r4], {86}	; 0x56
    4fc0:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    4fc4:			; <UNDEFINED> instruction: 0xe7e6441e
    4fc8:	andscs	r4, lr, #1245184	; 0x130000
    4fcc:	tstcs	r1, r7, lsl #22
    4fd0:	cfstrsls	mvf4, [r5], {120}	; 0x78
    4fd4:	ldmdami	r1, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    4fd8:	blmi	10d874 <fputs@plt+0x109d74>
    4fdc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4fe0:	svclt	0x0000e7f7
    4fe4:			; <UNDEFINED> instruction: 0x00036ebc
    4fe8:	strdeq	lr, [r1], -r4
    4fec:	andeq	r0, r0, r8, ror r2
    4ff0:	andeq	r0, r0, r4, ror r2
    4ff4:	strdeq	lr, [r1], -ip
    4ff8:	andeq	lr, r1, r8, lsl r2
    4ffc:	andeq	lr, r1, r0, lsr r4
    5000:	andeq	lr, r1, r6, lsl r4
    5004:	andeq	r7, r3, r6, lsr #1
    5008:	andeq	lr, r1, r0, lsl #4
    500c:	ldrdeq	lr, [r1], -r2
    5010:	andeq	r7, r3, r0, lsr #27
    5014:	andeq	lr, r1, r8, ror #2
    5018:	andeq	lr, r1, ip, lsr #3
    501c:	andeq	lr, r1, r2, ror #2
    5020:	svclt	0x00183812
    5024:	ldrbmi	r2, [r0, -r1]!
    5028:	svcne	0x0002b470
    502c:	strbeq	pc, [ip], #256	; 0x100	; <UNPREDICTABLE>
    5030:	adcmi	lr, r2, #1
    5034:			; <UNDEFINED> instruction: 0xf852d025
    5038:	svceq	0x001b3f04
    503c:	rscsle	r2, r8, ip, lsl #22
    5040:	ldrbtmi	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    5044:	strtmi	r2, [r5], -r0, lsl #4
    5048:	ldrbtvc	pc, [pc], #1743	; 5050 <fputs@plt+0x1550>	; <UNPREDICTABLE>
    504c:	ldrpl	pc, [pc, #718]	; 5322 <fputs@plt+0x1822>
    5050:	andle	r2, ip, r5, lsl #20
    5054:	eorcc	pc, r2, r0, asr r8	; <UNPREDICTABLE>
    5058:	ldrbtmi	pc, [pc], -r3	; <UNPREDICTABLE>
    505c:			; <UNDEFINED> instruction: 0xf1b64023
    5060:	andle	r4, r6, sl, ror #30
    5064:	andle	r4, r4, fp, lsr #5
    5068:	ldcllt	0, cr2, [r0], #-4
    506c:	andcc	r4, r1, #112, 14	; 0x1c00000
    5070:	bcs	1bf030 <fputs@plt+0x1bb530>
    5074:	stmdbvs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    5078:	bne	1034240 <fputs@plt+0x1030740>
    507c:	andcs	fp, r1, r8, lsl pc
    5080:	sbcscc	r4, r0, r0, ror r7
    5084:			; <UNDEFINED> instruction: 0xe7db39d0
    5088:	svcne	0x0002b410
    508c:			; <UNDEFINED> instruction: 0xf1006b0c
    5090:	and	r0, r1, ip, asr #3
    5094:	andle	r4, r9, sl, lsl #5
    5098:	svccc	0x0004f852
    509c:	blcs	308d10 <fputs@plt+0x305210>
    50a0:	tstcs	r4, #248	; 0xf8
    50a4:			; <UNDEFINED> instruction: 0xf85d50c4
    50a8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    50ac:	ldclcc	3, cr2, [r0], {228}	; 0xe4
    50b0:			; <UNDEFINED> instruction: 0xf85d50c4
    50b4:	ldrbmi	r4, [r0, -r4, lsl #22]!
    50b8:	svcne	0x0003b570
    50bc:	sbceq	pc, ip, #0, 2
    50c0:	and	r4, r1, r5, lsl #12
    50c4:	mulsle	r1, sl, r2
    50c8:	svcmi	0x0004f853
    50cc:	stccs	15, cr0, [ip], {36}	; 0x24
    50d0:	stmdami	sp!, {r3, r4, r5, r6, r7, ip, lr, pc}
    50d4:			; <UNDEFINED> instruction: 0xf7fe4478
    50d8:	tstcs	r4, #27136	; 0x6a00
    50dc:	andcs	r4, r1, fp, lsr #18
    50e0:	ldrbtmi	r5, [r9], #-2282	; 0xfffff716
    50e4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    50e8:	blt	c430e8 <fputs@plt+0xc3f5e8>
    50ec:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    50f0:	mrrc	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    50f4:	stmdavs	lr!, {r0, r1, r2, r5, fp, lr}
    50f8:			; <UNDEFINED> instruction: 0xf7fe4478
    50fc:	stmdami	r6!, {r3, r4, r6, sl, fp, sp, lr, pc}
    5100:			; <UNDEFINED> instruction: 0xf7fe4478
    5104:	stmdbmi	r5!, {r2, r4, r6, sl, fp, sp, lr, pc}
    5108:	addmi	pc, r8, #402653187	; 0x18000003
    510c:	ldrbtmi	r2, [r9], #-1
    5110:	b	7c3110 <fputs@plt+0x7bf610>
    5114:	svccc	0x0040f416
    5118:			; <UNDEFINED> instruction: 0xf04f4921
    511c:	svclt	0x000c0001
    5120:	andvc	pc, r0, #1325400064	; 0x4f000000
    5124:	addvs	pc, r0, #1325400064	; 0x4f000000
    5128:			; <UNDEFINED> instruction: 0xf7fe4479
    512c:	vmov.i16	d30, #57856	; 0xe200
    5130:	blcs	91e40 <fputs@plt+0x8e340>
    5134:	cdpne	15, 13, cr11, cr10, cr4, {4}
    5138:	vpmax.s8	d15, d2, d4
    513c:	andcs	sp, r2, #65536	; 0x10000
    5140:	ldmdbmi	r8, {r1, r3, r4, r7, lr}
    5144:	strmi	r2, [r4], -r1
    5148:			; <UNDEFINED> instruction: 0xf7fe4479
    514c:	ldmdbmi	r6, {r1, r9, fp, sp, lr, pc}
    5150:	andne	pc, r8, #402653187	; 0x18000003
    5154:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5158:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    515c:	vorr.i16	d20, #227	; 0x00e3
    5160:	strtmi	r0, [r0], -r1, asr #4
    5164:	vpmax.s8	d15, d2, d4
    5168:			; <UNDEFINED> instruction: 0xf7fe4479
    516c:	ldmdbmi	r0, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    5170:	andeq	lr, r4, #24576	; 0x6000
    5174:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5178:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    517c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    5180:	ldc	7, cr15, [r4], {254}	; 0xfe
    5184:	str	r2, [r9, r4, ror #7]!
    5188:	muleq	r1, r0, r4
    518c:	andeq	lr, r1, lr, lsl #8
    5190:	andeq	lr, r1, lr, lsl r4
    5194:	andeq	lr, r1, r8, asr #8
    5198:	ldrdeq	lr, [r1], -r8
    519c:	andeq	lr, r1, r2, asr #8
    51a0:	andeq	lr, r1, r8, asr #6
    51a4:	andeq	lr, r1, ip, lsr r3
    51a8:	andeq	lr, r1, r2, asr #6
    51ac:	andeq	lr, r1, r4, asr #6
    51b0:	andeq	lr, r1, lr, asr #6
    51b4:	andeq	lr, r1, sl, asr r3
    51b8:	cfstr32vs	mvfx11, [r3], {56}	; 0x38
    51bc:	ldmdavc	r8, {r1, r2, r3, r4, r5, sl, fp, lr}
    51c0:	mvnlt	r4, ip, ror r4
    51c4:	andcs	r4, r0, #62464	; 0xf400
    51c8:	rscsvc	pc, ip, #192, 4
    51cc:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    51d0:			; <UNDEFINED> instruction: 0xf5b33004
    51d4:	b	a4ddc <fputs@plt+0xa12dc>
    51d8:	andsle	r4, r1, r0, lsl #5
    51dc:	svcvs	0x0080f5b3
    51e0:			; <UNDEFINED> instruction: 0xf042bf04
    51e4:	vst4.16	{d20-d23}, [r0], r0
    51e8:	andle	r3, fp, r0, lsl #1
    51ec:	ldmdami	r5!, {r2, r4, r5, r9, fp, lr}
    51f0:	stmdapl	r0!, {r1, r3, r4, r5, r6, sl, lr}
    51f4:	stmdavs	r0, {r0, r8, sp}
    51f8:	bl	fe3431f8 <fputs@plt+0xfe33f6f8>
    51fc:	ldclt	0, cr2, [r8, #-4]!
    5200:	submi	pc, r0, r2, asr #32
    5204:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    5208:	mrcne	8, 4, r6, cr10, cr11, {6}
    520c:	ldmdale	r8!, {r1, r2, r4, r9, fp, sp}
    5210:			; <UNDEFINED> instruction: 0xf002e8df
    5214:	strbcc	r3, [lr, -lr, lsl #14]
    5218:	smlaldxcc	r3, fp, r7, r7
    521c:	smladxcc	ip, r7, r7, r3
    5220:			; <UNDEFINED> instruction: 0x37373737
    5224:			; <UNDEFINED> instruction: 0x37373737
    5228:	subeq	r3, r8, r7, lsr r7
    522c:	sbcmi	pc, r0, r0, asr #8
    5230:			; <UNDEFINED> instruction: 0xf6414b26
    5234:	ldrbtmi	r7, [fp], #-752	; 0xfffffd10
    5238:	strcc	lr, [r1, #-2515]	; 0xfffff62d
    523c:	andne	lr, r5, #8192	; 0x2000
    5240:	movwmi	r1, #11869	; 0x2e5d
    5244:	stmdale	r3!, {r0, r1, r2, r8, sl, fp, sp}
    5248:			; <UNDEFINED> instruction: 0xf005e8df
    524c:	strteq	r2, [r2], #-1542	; 0xfffff9fa
    5250:	stmdbcs	r2!, {r1, r5, r9, sp}
    5254:	andeq	pc, r4, #66	; 0x42
    5258:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    525c:	stmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    5260:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    5264:	tsteq	r4, #0, 2	; <UNPREDICTABLE>
    5268:			; <UNDEFINED> instruction: 0xf84330e4
    526c:	addsmi	r2, r8, #4, 30
    5270:	blmi	679a64 <fputs@plt+0x675f64>
    5274:	ldrdcs	r2, [r0], -r0
    5278:	ldrbtmi	r6, [fp], #-74	; 0xffffffb6
    527c:	addvs	r3, fp, r8, lsl r3
    5280:	bmi	5b4768 <fputs@plt+0x5b0c68>
    5284:	ldrbtmi	r4, [sl], #-2063	; 0xfffff7f1
    5288:			; <UNDEFINED> instruction: 0xf042e7b3
    528c:	strb	r0, [r7, r1, lsl #4]!
    5290:	stmdami	ip, {r0, r1, r4, r9, fp, lr}
    5294:			; <UNDEFINED> instruction: 0xe7ac447a
    5298:	andeq	pc, r2, #66	; 0x42
    529c:			; <UNDEFINED> instruction: 0xf042e7dc
    52a0:	ldrb	r0, [r9, r6, lsl #4]
    52a4:	andmi	pc, r0, r0, asr #8
    52a8:	vst1.64	{d30}, [r0], r2
    52ac:	ldr	r4, [pc, r0, lsl #1]!
    52b0:	andpl	pc, r0, r0, asr #8
    52b4:	svclt	0x0000e7bc
    52b8:	andeq	r6, r3, r8, lsr #23
    52bc:	andeq	r7, r3, r0, asr fp
    52c0:	andeq	lr, r1, ip, lsr #7
    52c4:	andeq	r0, r0, r8, ror r2
    52c8:	andeq	r7, r3, r6, lsl fp
    52cc:	andeq	r7, r3, r6, ror #21
    52d0:	andeq	r7, r3, r2, asr #21
    52d4:			; <UNDEFINED> instruction: 0x00037aba
    52d8:	andeq	r7, r3, r2, lsr #21
    52dc:	andeq	lr, r1, r2, asr r3
    52e0:	andeq	lr, r1, ip, ror r3
    52e4:	svcmi	0x00f0e92d
    52e8:	stcvs	6, cr4, [r0], {6}
    52ec:	svcmi	0x004bb083
    52f0:	ldrbtmi	r7, [pc], #-2051	; 52f8 <fputs@plt+0x17f8>
    52f4:	ldmdavs	r3!, {r0, r1, r3, r4, r7, r8, fp, ip, sp, pc}^
    52f8:	andcs	fp, r1, fp, lsl r1
    52fc:	pop	{r0, r1, ip, sp, pc}
    5300:	ldmvs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5304:	mvnsle	r2, r0, lsl #22
    5308:	blcs	1fadc <fputs@plt+0x1bfdc>
    530c:	ldmdavs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5310:	blcs	1f7d8 <fputs@plt+0x1bcd8>
    5314:	stmdacc	r0, {r1, r2, r4, r5, r6, ip, lr, pc}
    5318:	andcs	fp, r1, r8, lsl pc
    531c:	stmdbmi	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    5320:			; <UNDEFINED> instruction: 0xf7fe4479
    5324:			; <UNDEFINED> instruction: 0x4604eb16
    5328:	rscle	r2, r4, r0, lsl #16
    532c:	ldrsbtls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    5330:	ldrsbthi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    5334:	ldrsbtge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    5338:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    533c:	andcs	r4, r8, #-100663296	; 0xfa000000
    5340:	strtmi	r4, [r0], -r1, asr #12
    5344:	bleq	141770 <fputs@plt+0x13dc70>
    5348:			; <UNDEFINED> instruction: 0xf7fe2500
    534c:	cmnlt	r8, r4, lsl #23
    5350:	cfstr32cs	mvfx3, [r6, #-4]
    5354:			; <UNDEFINED> instruction: 0xf85bd01a
    5358:	strmi	r1, [r8], -r4, lsl #22
    535c:			; <UNDEFINED> instruction: 0xf7fe9101
    5360:	stmdbls	r1, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    5364:	strtmi	r4, [r0], -r2, lsl #12
    5368:	bl	1d43368 <fputs@plt+0x1d3f868>
    536c:	mvnle	r2, r0, lsl #16
    5370:			; <UNDEFINED> instruction: 0x4620213d
    5374:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5378:	stfccd	f3, [r1, #-256]	; 0xffffff00
    537c:	stccs	0, cr3, [r4, #-4]
    5380:	ldm	pc, {r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5384:	svccs	0x0037f005
    5388:	andseq	r1, r0, r7, lsr #30
    538c:	strtmi	r4, [r3], -r8, lsr #16
    5390:	tstcs	r1, r8, lsr #20
    5394:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    5398:			; <UNDEFINED> instruction: 0xf7fe6800
    539c:			; <UNDEFINED> instruction: 0x2001eabc
    53a0:	pop	{r0, r1, ip, sp, pc}
    53a4:	andcs	r8, sl, #240, 30	; 0x3c0
    53a8:			; <UNDEFINED> instruction: 0xf7fe2100
    53ac:			; <UNDEFINED> instruction: 0xf8cae9ee
    53b0:	stmdbmi	r1!, {r2, r4}
    53b4:	ldrbtmi	r2, [r9], #-0
    53b8:	b	ff2c33b8 <fputs@plt+0xff2bf8b8>
    53bc:	stmdacs	r0, {r2, r9, sl, lr}
    53c0:			; <UNDEFINED> instruction: 0xe798d1bd
    53c4:	tstcs	r0, sl, lsl #4
    53c8:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53cc:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    53d0:			; <UNDEFINED> instruction: 0xe7ee6118
    53d4:	tstcs	r0, sl, lsl #4
    53d8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53dc:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    53e0:	ubfx	r6, r8, #1, #7
    53e4:	tstcs	r0, sl, lsl #4
    53e8:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53ec:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    53f0:	bfi	r6, r8, #1, #30
    53f4:	tstcs	r0, sl, lsl #4
    53f8:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53fc:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    5400:			; <UNDEFINED> instruction: 0xe7d66058
    5404:			; <UNDEFINED> instruction: 0xf080fab0
    5408:	ldrb	r0, [r7, -r0, asr #18]!
    540c:	tstcs	r0, sl, lsl #4
    5410:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5414:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    5418:	bfi	r6, r8, #0, #11
    541c:	andeq	r6, r3, r6, ror sl
    5420:	andeq	lr, r1, ip, lsr r3
    5424:	andeq	r5, r3, r4, ror #30
    5428:	andeq	lr, r1, r6, lsl r3
    542c:	andeq	r7, r3, r0, ror #19
    5430:	andeq	r0, r0, r8, ror r2
    5434:	andeq	lr, r1, sl, asr #5
    5438:	andeq	lr, r1, r6, lsr #5
    543c:	andeq	r7, r3, lr, asr #18
    5440:	andeq	r7, r3, lr, lsr r9
    5444:	andeq	r7, r3, lr, lsr #18
    5448:	andeq	r7, r3, lr, lsl r9
    544c:	andeq	r7, r3, r6, lsl #18
    5450:			; <UNDEFINED> instruction: 0x4604b510
    5454:			; <UNDEFINED> instruction: 0xf892f017
    5458:	andcs	fp, r1, r8, lsl #2
    545c:			; <UNDEFINED> instruction: 0x4620bd10
    5460:	cdp2	0, 5, cr15, cr0, cr3, {0}
    5464:			; <UNDEFINED> instruction: 0xf080fab0
    5468:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    546c:	svclt	0x00183808
    5470:	ldrbmi	r2, [r0, -r1]!
    5474:	svcmi	0x00f0e92d
    5478:	strmi	fp, [sp], -r7, lsl #1
    547c:			; <UNDEFINED> instruction: 0xf89d4680
    5480:	strmi	sl, [r8], -r8, asr #32
    5484:	ldrmi	r9, [r7], -r5, lsl #6
    5488:	svceq	0x0000f1ba
    548c:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    5490:			; <UNDEFINED> instruction: 0x9190f8df
    5494:	tstcs	r2, ip, lsl #30
    5498:	movwls	r2, #16640	; 0x4100
    549c:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54a0:			; <UNDEFINED> instruction: 0x460444f9
    54a4:	bl	3c34a4 <fputs@plt+0x3bf9a4>
    54a8:	strmi	r2, [r6], -r0, lsl #24
    54ac:	bls	43c244 <fputs@plt+0x438744>
    54b0:	andcs	r4, r3, r1, lsr #12
    54b4:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54b8:	vmlal.s8	q9, d0, d0
    54bc:	blls	4256d8 <fputs@plt+0x421bd8>
    54c0:	movwcs	lr, #51667	; 0xc9d3
    54c4:	teqle	pc, r0, lsl #30
    54c8:	svceq	0x0000f1ba
    54cc:			; <UNDEFINED> instruction: 0xf04f4611
    54d0:			; <UNDEFINED> instruction: 0xf04f0000
    54d4:	eorsvs	r0, r0, r0, lsl #20
    54d8:	andcs	fp, r1, #20, 30	; 0x50
    54dc:	movwcs	r2, #4611	; 0x1203
    54e0:	bleq	41624 <fputs@plt+0x3db24>
    54e4:	stmib	sp, {sl, ip, pc}^
    54e8:			; <UNDEFINED> instruction: 0xf7feab02
    54ec:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    54f0:	svccc	0x00fff1b0
    54f4:	andle	r4, r0, r2, lsl #13
    54f8:	bmi	12f1c4c <fputs@plt+0x12ee14c>
    54fc:			; <UNDEFINED> instruction: 0xf8594618
    5500:	ldmdavs	lr, {r1, ip, sp}
    5504:	svc	0x009cf7fd
    5508:	strbmi	r4, [r3], -r8, asr #20
    550c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5510:	andpl	lr, r0, sp, asr #19
    5514:			; <UNDEFINED> instruction: 0xf7fe4630
    5518:			; <UNDEFINED> instruction: 0x4620e9fe
    551c:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5520:			; <UNDEFINED> instruction: 0xf04f9b04
    5524:	ldmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    5528:	andlt	r4, r7, r0, lsr #12
    552c:	svchi	0x00f0e8bd
    5530:			; <UNDEFINED> instruction: 0xf824f017
    5534:	cmple	r8, r0, lsl #16
    5538:	blls	17433c <fputs@plt+0x17083c>
    553c:			; <UNDEFINED> instruction: 0xf8c34620
    5540:	andlt	sl, r7, r0
    5544:	svchi	0x00f0e8bd
    5548:	ldmibne	r2, {r4, r8, fp, ip, pc}^
    554c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    5550:	stmib	r1, {r5, r9, sl, lr}^
    5554:			; <UNDEFINED> instruction: 0xf7fe230c
    5558:	stmdacs	r0, {r4, r7, r9, fp, sp, lr, pc}
    555c:	blls	439aa4 <fputs@plt+0x435fa4>
    5560:	movwcs	lr, #51667	; 0xc9d3
    5564:			; <UNDEFINED> instruction: 0x4628e7b0
    5568:	ldrbtcc	pc, [pc], #79	; 5570 <fputs@plt+0x1a70>	; <UNPREDICTABLE>
    556c:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5570:	andlt	r4, r7, r0, lsr #12
    5574:	svchi	0x00f0e8bd
    5578:	stmdavs	r0, {r0, r1, r3, r5, r8, r9, fp, lr}
    557c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5580:			; <UNDEFINED> instruction: 0xf7fd681c
    5584:	bmi	ac1304 <fputs@plt+0xabd804>
    5588:	tstcs	r1, r3, asr #12
    558c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    5590:	strtmi	r5, [r0], -r0
    5594:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5598:	blls	43f4a8 <fputs@plt+0x43b9a8>
    559c:			; <UNDEFINED> instruction: 0x46504651
    55a0:			; <UNDEFINED> instruction: 0xf0196b1a
    55a4:	stmdacs	r0, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    55a8:	blmi	7f98cc <fputs@plt+0x7f5dcc>
    55ac:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    55b0:			; <UNDEFINED> instruction: 0xf019681e
    55b4:	bmi	8050e0 <fputs@plt+0x8015e0>
    55b8:	tstcs	r1, r3, asr #12
    55bc:	andls	r4, r0, sl, ror r4
    55c0:			; <UNDEFINED> instruction: 0xf7fe4630
    55c4:	str	lr, [r8, r8, lsr #19]!
    55c8:	ldmdavs	r0!, {r0, r1, r2, r4, r8, r9, fp, lr}
    55cc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    55d0:			; <UNDEFINED> instruction: 0xf7fd681e
    55d4:	bmi	6412b4 <fputs@plt+0x63d7b4>
    55d8:	tstcs	r1, r3, asr #12
    55dc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    55e0:	ldrtmi	r5, [r0], -r0
    55e4:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    55e8:	stmdami	pc, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    55ec:	bmi	4d6f00 <fputs@plt+0x4d3400>
    55f0:			; <UNDEFINED> instruction: 0xf8592101
    55f4:	ldrbtmi	r0, [sl], #-0
    55f8:			; <UNDEFINED> instruction: 0xf7fe6800
    55fc:	str	lr, [ip, ip, lsl #19]
    5600:	ldmdavs	r0!, {r0, r3, r8, r9, fp, lr}
    5604:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5608:			; <UNDEFINED> instruction: 0xf7fd681e
    560c:	bmi	34127c <fputs@plt+0x33d77c>
    5610:	tstcs	r1, r3, asr #12
    5614:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    5618:	ldrtmi	r5, [r0], -r0
    561c:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5620:	svclt	0x0000e77b
    5624:	andeq	r6, r3, r8, asr #17
    5628:	andeq	r0, r0, r8, ror r2
    562c:	andeq	lr, r1, r6, lsl #4
    5630:	andeq	sp, r1, r4, lsr sl
    5634:	andeq	lr, r1, r8, lsl #3
    5638:	strdeq	sp, [r1], -ip
    563c:	andeq	lr, r1, r6, lsr r1
    5640:	andeq	lr, r1, r4, ror #1
    5644:	ldrlt	r4, [r0, #-2313]	; 0xfffff6f7
    5648:			; <UNDEFINED> instruction: 0x46044479
    564c:	ldc2l	0, cr15, [r8, #96]!	; 0x60
    5650:	strtmi	r4, [r0], -r7, lsl #20
    5654:	movwcs	r4, #26887	; 0x6907
    5658:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    565c:	mrc2	0, 5, pc, cr2, cr8, {0}
    5660:	pop	{r5, r9, sl, lr}
    5664:			; <UNDEFINED> instruction: 0xf0184010
    5668:	svclt	0x0000be0f
    566c:	andeq	lr, r1, r8, lsl r1
    5670:	andeq	lr, r1, r0, lsl r1
    5674:	andeq	lr, r1, r6, lsl r1
    5678:	cmncs	r4, #12, 8	; 0xc000000
    567c:			; <UNDEFINED> instruction: 0xb09fb5f0
    5680:			; <UNDEFINED> instruction: 0xf8dfad24
    5684:			; <UNDEFINED> instruction: 0xf8dfe068
    5688:	stcge	0, cr12, [r4], {104}	; 0x68
    568c:	blcs	1437e8 <fputs@plt+0x13fce8>
    5690:			; <UNDEFINED> instruction: 0x460644fe
    5694:	strtmi	r4, [r0], -pc, lsl #12
    5698:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    569c:	andcs	r2, r1, #0, 10
    56a0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    56a4:	ldrdgt	pc, [r0], -ip
    56a8:	rsbsgt	pc, r4, sp, asr #17
    56ac:	stceq	0, cr15, [r0], {79}	; 0x4f
    56b0:			; <UNDEFINED> instruction: 0xf7fe9503
    56b4:			; <UNDEFINED> instruction: 0x4620e876
    56b8:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56bc:	ldrtmi	r4, [r9], -r2, lsr #12
    56c0:	ldrtmi	r4, [r0], -r3, lsl #12
    56c4:			; <UNDEFINED> instruction: 0xf0183301
    56c8:	bmi	2c50c4 <fputs@plt+0x2c15c4>
    56cc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    56d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    56d4:	subsmi	r9, sl, sp, lsl fp
    56d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    56dc:	andslt	sp, pc, r4, lsl #2
    56e0:	ldrhtmi	lr, [r0], #141	; 0x8d
    56e4:	ldrbmi	fp, [r0, -r2]!
    56e8:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56ec:	ldrdeq	r6, [r3], -r8
    56f0:	andeq	r0, r0, r0, ror r2
    56f4:	muleq	r3, sl, r6
    56f8:	blmi	1598054 <fputs@plt+0x1594554>
    56fc:	push	{r1, r3, r4, r5, r6, sl, lr}
    5700:	strdlt	r4, [r8], r0
    5704:	pkhtbmi	r5, r9, r3, asr #17
    5708:			; <UNDEFINED> instruction: 0xf8df4607
    570c:	ldmdavs	fp, {r2, r3, r6, r8, sp, pc}
    5710:			; <UNDEFINED> instruction: 0xf04f9307
    5714:			; <UNDEFINED> instruction: 0xf0030300
    5718:	ldrbtmi	pc, [sl], #3317	; 0xcf5	; <UNPREDICTABLE>
    571c:	rsbsle	r2, pc, r0, lsl #16
    5720:	ldrtmi	r4, [r8], -lr, asr #24
    5724:			; <UNDEFINED> instruction: 0x4621447c
    5728:	mrc2	0, 4, pc, cr6, cr7, {0}
    572c:	blle	1fccf38 <fputs@plt+0x1fc9438>
    5730:	tstls	r3, r8, lsr r6
    5734:			; <UNDEFINED> instruction: 0xf9a0f002
    5738:			; <UNDEFINED> instruction: 0x2014f8d9
    573c:	svceq	0x00d39903
    5740:	svclt	0x00b44282
    5744:			; <UNDEFINED> instruction: 0xf043461e
    5748:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    574c:			; <UNDEFINED> instruction: 0xf10dd15f
    5750:			; <UNDEFINED> instruction: 0x46380810
    5754:	strbmi	r9, [r2], -r4, lsl #12
    5758:			; <UNDEFINED> instruction: 0xf8b4f017
    575c:	ble	38cf78 <fputs@plt+0x389478>
    5760:	stccs	0, cr14, [r1], {16}
    5764:			; <UNDEFINED> instruction: 0xf8d9d104
    5768:	adcsmi	r3, r3, #20
    576c:			; <UNDEFINED> instruction: 0x3601d01a
    5770:	strbmi	r4, [r2], -r9, lsr #12
    5774:			; <UNDEFINED> instruction: 0xf0174638
    5778:	cdpne	8, 0, cr15, cr5, cr5, {5}
    577c:			; <UNDEFINED> instruction: 0x9c04db02
    5780:	stclle	12, cr2, [lr]
    5784:	movwls	r2, #13056	; 0x3300
    5788:	blmi	c98064 <fputs@plt+0xc94564>
    578c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5790:	blls	1df800 <fputs@plt+0x1dbd00>
    5794:			; <UNDEFINED> instruction: 0xf04f405a
    5798:	cmple	r6, r0, lsl #6
    579c:	andlt	r9, r8, r3, lsl #16
    57a0:			; <UNDEFINED> instruction: 0x87f0e8bd
    57a4:	andcs	r4, r0, #42991616	; 0x2900000
    57a8:			; <UNDEFINED> instruction: 0xf8df4638
    57ac:			; <UNDEFINED> instruction: 0xf01780b8
    57b0:	pushmi	{r0, r1, r4, r8, r9, fp, ip, sp, lr, pc}
    57b4:			; <UNDEFINED> instruction: 0x463344f8
    57b8:			; <UNDEFINED> instruction: 0xf8cd4479
    57bc:	strbmi	r8, [r2], -ip
    57c0:	strtmi	r9, [r0], -r0
    57c4:	mcr	7, 6, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    57c8:	bls	d7074 <fputs@plt+0xd3574>
    57cc:			; <UNDEFINED> instruction: 0xf0024638
    57d0:			; <UNDEFINED> instruction: 0x4629fcfd
    57d4:	bge	1703f4 <fputs@plt+0x16c8f4>
    57d8:			; <UNDEFINED> instruction: 0xf8d94638
    57dc:	strcs	r6, [r0, #-84]	; 0xffffffac
    57e0:			; <UNDEFINED> instruction: 0xf0029506
    57e4:	mulls	r3, r1, ip
    57e8:	ldmib	sp, {r4, r5, r8, fp, ip, sp, pc}^
    57ec:	ldrtmi	r1, [r0], -r5, lsl #4
    57f0:	blx	9c1812 <fputs@plt+0x9bdd12>
    57f4:	strb	r9, [r7, r3]
    57f8:			; <UNDEFINED> instruction: 0x46214b1c
    57fc:	eorcs	r4, r4, #28, 16	; 0x1c0000
    5800:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5804:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    5808:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    580c:	ldmdbmi	r9, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5810:			; <UNDEFINED> instruction: 0xf04f2001
    5814:	movwls	r3, #13311	; 0x33ff
    5818:			; <UNDEFINED> instruction: 0xf7fd4479
    581c:			; <UNDEFINED> instruction: 0xe7b3ee9a
    5820:			; <UNDEFINED> instruction: 0xf04f4815
    5824:	movwls	r3, #13311	; 0x33ff
    5828:			; <UNDEFINED> instruction: 0xf7fe4478
    582c:	str	lr, [fp, r0, asr #17]!
    5830:	stc2	0, cr15, [sl, #100]	; 0x64
    5834:			; <UNDEFINED> instruction: 0x46224911
    5838:	ldrbtcc	pc, [pc], #79	; 5840 <fputs@plt+0x1d40>	; <UNPREDICTABLE>
    583c:	strls	r4, [r3], #-1145	; 0xfffffb87
    5840:	andcs	r4, r1, r3, lsl #12
    5844:	mcr	7, 4, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    5848:			; <UNDEFINED> instruction: 0xf7fee79e
    584c:	svclt	0x0000e850
    5850:	andeq	r6, r3, ip, ror #12
    5854:	andeq	r0, r0, r0, ror r2
    5858:	andeq	r6, r3, lr, asr #12
    585c:	andeq	lr, r1, ip, rrx
    5860:	ldrdeq	r6, [r3], -ip
    5864:	andeq	r2, r2, r8
    5868:	andeq	lr, r1, r8, lsr #32
    586c:	andeq	r0, r0, r8, ror r2
    5870:	strdeq	sp, [r1], -ip
    5874:	andeq	sp, r1, ip, lsr #31
    5878:	andeq	sp, r1, r0, asr pc
    587c:	andeq	sp, r1, ip, asr pc
    5880:			; <UNDEFINED> instruction: 0x3070f890
    5884:	stmdavs	r3, {r0, r1, r3, r7, r8, fp, ip, sp, pc}
    5888:	stmdblt	r3!, {r1, r7, fp, sp, lr}
    588c:			; <UNDEFINED> instruction: 0xb12a6901
    5890:	andcs	fp, r1, r1, lsr #2
    5894:	bcs	1765c <fputs@plt+0x13b5c>
    5898:	stmdbvs	r1, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    589c:	svclt	0x00181e18
    58a0:	stmdbcs	r0, {r0, sp}
    58a4:	andcs	fp, r0, r8, lsl #30
    58a8:	andcs	r4, r0, r0, ror r7
    58ac:	svclt	0x00004770
    58b0:	mvnsmi	lr, sp, lsr #18
    58b4:	ldrmi	r4, [r6], -r7, lsl #12
    58b8:	bmi	1157100 <fputs@plt+0x1153600>
    58bc:	blmi	1171b4c <fputs@plt+0x116e04c>
    58c0:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    58c4:			; <UNDEFINED> instruction: 0xf8df2102
    58c8:	ldmpl	r3, {r4, r8, pc}^
    58cc:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    58d0:			; <UNDEFINED> instruction: 0xf04f9321
    58d4:			; <UNDEFINED> instruction: 0xf7fd0300
    58d8:	mcrne	15, 0, lr, cr4, cr6, {3}
    58dc:	bge	1bc65c <fputs@plt+0x1b8b5c>
    58e0:	andcs	r4, r3, r1, lsr #12
    58e4:	mcr	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    58e8:	blle	98f8f0 <fputs@plt+0x98bdf0>
    58ec:			; <UNDEFINED> instruction: 0x4628493b
    58f0:	blge	16c140 <fputs@plt+0x168640>
    58f4:			; <UNDEFINED> instruction: 0xf0184479
    58f8:			; <UNDEFINED> instruction: 0x4605fcdd
    58fc:	teqle	r1, r0, lsl #16
    5900:			; <UNDEFINED> instruction: 0x46209a12
    5904:			; <UNDEFINED> instruction: 0xf7fd9905
    5908:	ldmib	sp, {r6, r7, r9, sl, fp, sp, lr, pc}^
    590c:	bfine	r2, r2, (invalid: 6:1)
    5910:	svclt	0x00084299
    5914:			; <UNDEFINED> instruction: 0xd12b4290
    5918:			; <UNDEFINED> instruction: 0xf7fd4620
    591c:	bmi	c4176c <fputs@plt+0xc3dc6c>
    5920:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    5924:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5928:	subsmi	r9, sl, r1, lsr #22
    592c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5930:	strtmi	sp, [r8], -ip, asr #2
    5934:	pop	{r1, r5, ip, sp, pc}
    5938:	ldmdavs	fp!, {r4, r5, r6, r7, r8, pc}
    593c:	movwls	r4, #14889	; 0x3a29
    5940:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    5944:			; <UNDEFINED> instruction: 0xf7fe6815
    5948:	stmdavs	r0, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    594c:	ldcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    5950:	tstcs	r1, r3, lsl #22
    5954:	strmi	r9, [r2], -r0, lsl #12
    5958:	bmi	8ea164 <fputs@plt+0x8e6664>
    595c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5960:	svc	0x00d8f7fd
    5964:			; <UNDEFINED> instruction: 0xf04f4620
    5968:			; <UNDEFINED> instruction: 0xf7fd35ff
    596c:	ldrb	lr, [r6, sl, ror #30]
    5970:	bmi	71fa64 <fputs@plt+0x71bf64>
    5974:			; <UNDEFINED> instruction: 0xf8589303
    5978:	ldmdavs	r5, {r1, sp}
    597c:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5980:			; <UNDEFINED> instruction: 0xf7fd6800
    5984:	blls	100f04 <fputs@plt+0xfd404>
    5988:	strls	r2, [r0], -r1, lsl #2
    598c:	andls	r4, r1, #2097152	; 0x200000
    5990:			; <UNDEFINED> instruction: 0x46284a16
    5994:			; <UNDEFINED> instruction: 0xf7fd447a
    5998:			; <UNDEFINED> instruction: 0xe7e3efbe
    599c:			; <UNDEFINED> instruction: 0xf04f683b
    59a0:	bmi	4131a4 <fputs@plt+0x40f6a4>
    59a4:			; <UNDEFINED> instruction: 0xf8589303
    59a8:	ldmdavs	r4, {r1, sp}
    59ac:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59b0:			; <UNDEFINED> instruction: 0xf7fd6800
    59b4:	blls	100ed4 <fputs@plt+0xfd3d4>
    59b8:	strls	r2, [r0], -r1, lsl #2
    59bc:	andls	r4, r1, #2097152	; 0x200000
    59c0:	strtmi	r4, [r0], -fp, lsl #20
    59c4:			; <UNDEFINED> instruction: 0xf7fd447a
    59c8:	str	lr, [r8, r6, lsr #31]!
    59cc:	svc	0x008ef7fd
    59d0:	andeq	r6, r3, r6, lsr #9
    59d4:	andeq	r0, r0, r0, ror r2
    59d8:	muleq	r3, ip, r4
    59dc:	andeq	r1, r2, ip, lsl #2
    59e0:	andeq	r6, r3, r6, asr #8
    59e4:	andeq	r0, r0, r8, ror r2
    59e8:	andeq	sp, r1, sl, ror r6
    59ec:	andeq	sp, r1, r0, lsl #27
    59f0:	strdeq	sp, [r1], -ip
    59f4:			; <UNDEFINED> instruction: 0x460cb570
    59f8:			; <UNDEFINED> instruction: 0x212f4606
    59fc:	strtmi	r4, [r5], -r0, lsr #12
    5a00:	ldcl	7, cr15, [r0, #1012]!	; 0x3f4
    5a04:	strmi	fp, [r5], -r8, lsl #2
    5a08:			; <UNDEFINED> instruction: 0x212e3501
    5a0c:			; <UNDEFINED> instruction: 0xf7fd4620
    5a10:	strmi	lr, [r2], -sl, ror #27
    5a14:	blne	1531f7c <fputs@plt+0x152e47c>
    5a18:	stclcs	6, cr4, [r3], #-164	; 0xffffff5c
    5a1c:	svclt	0x00a84630
    5a20:	strtmi	r2, [r2], -r3, ror #8
    5a24:	mrc	7, 3, APSR_nzcv, cr10, cr13, {7}
    5a28:	ldrpl	r2, [r3, #-768]!	; 0xfffffd00
    5a2c:			; <UNDEFINED> instruction: 0x4620bd70
    5a30:	mcr	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    5a34:	strb	r1, [lr, r2, lsr #16]!
    5a38:	svcmi	0x00f0e92d
    5a3c:	stfs	f2, [sp, #-0]
    5a40:	strmi	r8, [r4], -r4, lsl #22
    5a44:	ldcvs	8, cr15, [ip], #892	; 0x37c
    5a48:	addvc	pc, r0, #1325400064	; 0x4f000000
    5a4c:	ldcpl	8, cr15, [r8], #892	; 0x37c
    5a50:			; <UNDEFINED> instruction: 0xf2ad447e
    5a54:	ldmdbpl	r5!, {r2, r6, r8, sl, fp, ip, lr}^
    5a58:	stmge	r6, {r0, r2, r7, r8, r9, fp, sp, pc}
    5a5c:			; <UNDEFINED> instruction: 0xf8cd682d
    5a60:			; <UNDEFINED> instruction: 0xf04f553c
    5a64:	cfsh32	mvfx0, mvfx8, #0
    5a68:	orrls	r3, r5, r0, lsl sl
    5a6c:	ldc	7, cr15, [r4, #1012]!	; 0x3f4
    5a70:			; <UNDEFINED> instruction: 0xf8df6ce5
    5a74:			; <UNDEFINED> instruction: 0x46283c98
    5a78:	movwls	r4, #38011	; 0x947b
    5a7c:	mcr	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    5a80:			; <UNDEFINED> instruction: 0xf5b03005
    5a84:	vmax.f32	d7, d16, d0
    5a88:			; <UNDEFINED> instruction: 0xf8df80b9
    5a8c:			; <UNDEFINED> instruction: 0xf50d1c84
    5a90:			; <UNDEFINED> instruction: 0xf8df7b8a
    5a94:			; <UNDEFINED> instruction: 0xf44f3c80
    5a98:	ldrbtmi	r7, [r9], #-640	; 0xfffffd80
    5a9c:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
    5aa0:	strls	r9, [r0, #-257]	; 0xfffffeff
    5aa4:			; <UNDEFINED> instruction: 0xf7fd2101
    5aa8:			; <UNDEFINED> instruction: 0xf894efc4
    5aac:	blcs	11c74 <fputs@plt+0xe174>
    5ab0:	stfvsd	f5, [r0], #476	; 0x1dc
    5ab4:			; <UNDEFINED> instruction: 0xf0002800
    5ab8:	blvs	1866a20 <fputs@plt+0x1862f20>
    5abc:			; <UNDEFINED> instruction: 0xf8dfaec6
    5ac0:	vfma.f32	q9, q0, q4
    5ac4:			; <UNDEFINED> instruction: 0xf8df2323
    5ac8:	ldrbtmi	r5, [sl], #-3156	; 0xfffff3ac
    5acc:	ldrbtmi	r9, [sp], #-4
    5ad0:	blne	c020c <fputs@plt+0xbc70c>
    5ad4:	ldrtmi	r9, [r0], -r1, lsl #4
    5ad8:	andcs	r4, r1, #26214400	; 0x1900000
    5adc:			; <UNDEFINED> instruction: 0xf7fd9500
    5ae0:			; <UNDEFINED> instruction: 0x4630ee96
    5ae4:	ldcl	7, cr15, [r4, #1012]!	; 0x3f4
    5ae8:	msrcs	CPSR_x, #64, 4
    5aec:			; <UNDEFINED> instruction: 0xf0004298
    5af0:	ldmdavc	r3!, {r1, r3, r6, r8, pc}
    5af4:	ldrtmi	fp, [r0], -fp, lsr #2
    5af8:	ldc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    5afc:			; <UNDEFINED> instruction: 0xf0003001
    5b00:	blge	426e08 <fputs@plt+0x423308>
    5b04:	andcs	sl, r0, #2688	; 0xa80
    5b08:	stmib	sp, {r8, sl, ip, pc}^
    5b0c:	ldrbmi	r2, [r9], -r1, lsl #4
    5b10:	ldrmi	r6, [lr], -r0, lsr #26
    5b14:	strls	r9, [r8, #-774]	; 0xfffffcfa
    5b18:	stc2	7, cr15, [ip], #1020	; 0x3fc
    5b1c:	blle	88d340 <fputs@plt+0x889840>
    5b20:	andcs	r6, r1, sl, lsr #22
    5b24:	ldrdhi	pc, [r0], -r6
    5b28:	addmi	pc, r0, #8388608	; 0x800000
    5b2c:	ldrmi	r9, [r1], -r7, lsl #4
    5b30:	ldrdvs	pc, [r4], -r8
    5b34:	ldc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    5b38:	strmi	r9, [r5], -r7, lsl #20
    5b3c:			; <UNDEFINED> instruction: 0xf0002800
    5b40:			; <UNDEFINED> instruction: 0x46408578
    5b44:			; <UNDEFINED> instruction: 0xf0194629
    5b48:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    5b4c:	blls	239cec <fputs@plt+0x2361ec>
    5b50:	blls	1a07bc <fputs@plt+0x19ccbc>
    5b54:			; <UNDEFINED> instruction: 0xf7fd6818
    5b58:	strtmi	lr, [r8], -lr, asr #30
    5b5c:	stc	7, cr15, [lr, #1012]	; 0x3f4
    5b60:			; <UNDEFINED> instruction: 0xf7fd4638
    5b64:	ldrbmi	lr, [r8], -lr, ror #28
    5b68:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    5b6c:	ldc	7, cr15, [ip, #1012]!	; 0x3f4
    5b70:	beq	4413d8 <fputs@plt+0x43d8d8>
    5b74:	ldc	7, cr15, [r8, #1012]!	; 0x3f4
    5b78:	blcs	fe943efc <fputs@plt+0xfe9403fc>
    5b7c:	blcc	fe243f00 <fputs@plt+0xfe240400>
    5b80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5b84:			; <UNDEFINED> instruction: 0xf8dd681a
    5b88:	subsmi	r3, sl, ip, lsr r5
    5b8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5b90:	strbhi	pc, [sp, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    5b94:	vmin.s8	d4, d13, d16
    5b98:	ldc	13, cr5, [sp], #272	; 0x110
    5b9c:	pop	{r2, r8, r9, fp, pc}
    5ba0:	stcvs	15, cr8, [r1], #960	; 0x3c0
    5ba4:			; <UNDEFINED> instruction: 0xf0064620
    5ba8:			; <UNDEFINED> instruction: 0x1e06f99b
    5bac:	svcvs	0x00a1db18
    5bb0:			; <UNDEFINED> instruction: 0x4620b131
    5bb4:			; <UNDEFINED> instruction: 0xf994f006
    5bb8:	svclt	0x00a82800
    5bbc:	blle	3cbc9c <fputs@plt+0x3c819c>
    5bc0:	ldmdblt	sp!, {r0, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr}
    5bc4:	stmdavs	sp!, {r1, r3, r5, r7, sp, lr, pc}
    5bc8:	addsvc	pc, r6, r0, lsl #10
    5bcc:	cfstrscs	mvf4, [r0, #-24]	; 0xffffffe8
    5bd0:	adchi	pc, r4, r0
    5bd4:	strtmi	r6, [r0], -r9, lsr #17
    5bd8:			; <UNDEFINED> instruction: 0xf982f006
    5bdc:	ble	ffc8fbe4 <fputs@plt+0xffc8c0e4>
    5be0:	blcc	1043f64 <fputs@plt+0x1040464>
    5be4:	ldmpl	r7, {r0, r3, r9, fp, ip, pc}^
    5be8:	blcs	f43f6c <fputs@plt+0xf4046c>
    5bec:	stfvss	f2, [r3, #-4]!
    5bf0:	ldmdavs	r8!, {r1, r2, r3, r9, sl, lr}
    5bf4:			; <UNDEFINED> instruction: 0xf7fd447a
    5bf8:	ldr	lr, [sp, lr, lsl #29]!
    5bfc:			; <UNDEFINED> instruction: 0xf8df462b
    5c00:	vstrls	d0, [r9, #-144]	; 0xffffff70
    5c04:	stfvss	f2, [r4, #-4]!
    5c08:			; <UNDEFINED> instruction: 0xf8df460e
    5c0c:	stmdapl	r8!, {r5, r8, r9, fp, sp}
    5c10:	strls	r4, [r0], #-1146	; 0xfffffb86
    5c14:			; <UNDEFINED> instruction: 0xf7fd6800
    5c18:			; <UNDEFINED> instruction: 0xe7adee7e
    5c1c:	blne	443fa0 <fputs@plt+0x4404a0>
    5c20:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5c24:	ldc2	0, cr15, [r8], {23}
    5c28:	blle	fe40d434 <fputs@plt+0xfe409934>
    5c2c:			; <UNDEFINED> instruction: 0xf0164628
    5c30:	cdpne	14, 0, cr15, cr1, cr5, {5}
    5c34:	b	13fc944 <fputs@plt+0x13f8e44>
    5c38:	vmov.i16	d22, #58880	; 0xe600
    5c3c:	b	128e860 <fputs@plt+0x128ad60>
    5c40:	vmlsl.u8	q11, d6, d6
    5c44:	b	1297468 <fputs@plt+0x1293968>
    5c48:			; <UNDEFINED> instruction: 0xf8df4a03
    5c4c:			; <UNDEFINED> instruction: 0xf8df9ae8
    5c50:	b	12a87f8 <fputs@plt+0x12a4cf8>
    5c54:			; <UNDEFINED> instruction: 0xf10a2a06
    5c58:	strls	r0, [sl], #-2563	; 0xfffff5fd
    5c5c:	ldrbtmi	r9, [r9], #3078	; 0xc06
    5c60:			; <UNDEFINED> instruction: 0xf02a44f8
    5c64:			; <UNDEFINED> instruction: 0xf04f0a03
    5c68:			; <UNDEFINED> instruction: 0x464a33ff
    5c6c:	tstls	r7, r8, lsr #12
    5c70:	blx	fe741c8e <fputs@plt+0xfe73e18e>
    5c74:			; <UNDEFINED> instruction: 0xf04f9907
    5c78:			; <UNDEFINED> instruction: 0x464233ff
    5c7c:	strtmi	r4, [r8], -r6, lsl #12
    5c80:	blx	fe541c9e <fputs@plt+0xfe53e19e>
    5c84:			; <UNDEFINED> instruction: 0xf1b09907
    5c88:	svclt	0x00183fff
    5c8c:	svccc	0x00fff1b6
    5c90:	stmdavs	r3!, {r1, r2, r3, ip, lr, pc}
    5c94:			; <UNDEFINED> instruction: 0xf8df4456
    5c98:	andls	r2, r0, r4, lsr #21
    5c9c:	ldrbtmi	r4, [sl], #-1075	; 0xfffffbcd
    5ca0:	tstls	r7, r8, lsr #12
    5ca4:			; <UNDEFINED> instruction: 0xf82af019
    5ca8:	stmdacs	r0, {r0, r1, r2, r8, fp, ip, pc}
    5cac:	svcge	0x004ff47f
    5cb0:			; <UNDEFINED> instruction: 0xf0164628
    5cb4:	mcrne	14, 0, pc, cr1, cr3, {4}	; <UNPREDICTABLE>
    5cb8:			; <UNDEFINED> instruction: 0x9c0adad5
    5cbc:	blvs	66c8e4 <fputs@plt+0x668de4>
    5cc0:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
    5cc4:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    5cc8:			; <UNDEFINED> instruction: 0xf7fd4638
    5ccc:			; <UNDEFINED> instruction: 0x4628edba
    5cd0:	blx	fe3c1d3c <fputs@plt+0xfe3be23c>
    5cd4:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    5cd8:	cmpcs	r2, r0, asr #4	; <UNPREDICTABLE>
    5cdc:	stmdavs	pc!, {r3, r4, r6, r9, sl, lr}^	; <UNPREDICTABLE>
    5ce0:	ldcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    5ce4:	vmull.p8	<illegal reg q8.5>, d0, d6
    5ce8:	cdpeq	3, 3, cr8, cr10, cr3, {7}
    5cec:	smlabtcs	r7, r7, r3, pc	; <UNPREDICTABLE>
    5cf0:	movwmi	pc, #29639	; 0x73c7	; <UNPREDICTABLE>
    5cf4:	andvs	lr, r7, #270336	; 0x42000
    5cf8:	strmi	lr, [r1, -r2, asr #20]
    5cfc:	b	11d75a8 <fputs@plt+0x11d3aa8>
    5d00:	ldrtmi	r2, [sl], -r3, lsl #14
    5d04:	stcl	7, cr15, [r6], {253}	; 0xfd
    5d08:	strtmi	r4, [r8], -r7, lsl #5
    5d0c:			; <UNDEFINED> instruction: 0x81a7f000
    5d10:	ldc	7, cr15, [r4], #1012	; 0x3f4
    5d14:			; <UNDEFINED> instruction: 0xf7fd4630
    5d18:			; <UNDEFINED> instruction: 0xe724ed94
    5d1c:	strpl	pc, [r0], r6, lsl #10
    5d20:	ldrtmi	r2, [r1], -r1
    5d24:	ldc	7, cr15, [lr], #-1012	; 0xfffffc0c
    5d28:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5d2c:	ldrhi	pc, [pc], r0
    5d30:			; <UNDEFINED> instruction: 0xf0184631
    5d34:	strmi	pc, [r2], r9, ror #18
    5d38:			; <UNDEFINED> instruction: 0xf1bab390
    5d3c:			; <UNDEFINED> instruction: 0xf2c00f00
    5d40:	vst3.16	{d24-d26}, [pc :128], r0
    5d44:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    5d48:	ldrbmi	r2, [r8], -r2, asr #2
    5d4c:	ldc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    5d50:	vmull.p8	<illegal reg q8.5>, d0, d6
    5d54:	ldrbmi	r8, [r2], -r0, asr #8
    5d58:			; <UNDEFINED> instruction: 0xf7fd4629
    5d5c:	ldrbmi	lr, [r0, #-3228]	; 0xfffff364
    5d60:	ldrhi	pc, [fp], #-64	; 0xffffffc0
    5d64:	mcrge	6, 6, r4, cr6, cr0, {1}
    5d68:	stcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    5d6c:			; <UNDEFINED> instruction: 0xf7fd4628
    5d70:	ldrtmi	lr, [r0], -r6, lsl #25
    5d74:	eorsvc	r2, r3, r0, lsl #6
    5d78:	stc	7, cr15, [sl], #1012	; 0x3f4
    5d7c:	msrcs	CPSR_x, #64, 4
    5d80:			; <UNDEFINED> instruction: 0xf47f4298
    5d84:	stcls	14, cr10, [r9, #-760]	; 0xfffffd08
    5d88:			; <UNDEFINED> instruction: 0xf8df2252
    5d8c:			; <UNDEFINED> instruction: 0x21013998
    5d90:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5d94:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    5d98:			; <UNDEFINED> instruction: 0xf7fd681b
    5d9c:	ssat	lr, #9, sl, asr #26
    5da0:			; <UNDEFINED> instruction: 0xf8df4628
    5da4:			; <UNDEFINED> instruction: 0xf01899a0
    5da8:			; <UNDEFINED> instruction: 0xf8dffa31
    5dac:			; <UNDEFINED> instruction: 0x4628199c
    5db0:	ldrbtmi	r4, [r9], #-1273	; 0xfffffb07
    5db4:			; <UNDEFINED> instruction: 0xf018af2a
    5db8:			; <UNDEFINED> instruction: 0xf894fa43
    5dbc:			; <UNDEFINED> instruction: 0xf0050074
    5dc0:			; <UNDEFINED> instruction: 0xf8dffecb
    5dc4:	strbmi	r2, [r9], -r8, lsl #19
    5dc8:	ldrbtmi	sl, [sl], #-3782	; 0xfffff13a
    5dcc:	strtmi	r4, [r8], -r3, lsl #12
    5dd0:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    5dd4:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5dd8:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5ddc:			; <UNDEFINED> instruction: 0xf8df4628
    5de0:	ldrbtmi	r1, [fp], #-2424	; 0xfffff688
    5de4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5de8:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    5dec:	stmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5df0:	movwcs	r4, #17978	; 0x463a
    5df4:			; <UNDEFINED> instruction: 0x46284479
    5df8:	stcvc	0, cr15, [r0], {79}	; 0x4f
    5dfc:	andgt	pc, r0, r7, asr #17
    5e00:	blx	ff841e68 <fputs@plt+0xff83e368>
    5e04:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5e08:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5e0c:	blx	641e74 <fputs@plt+0x63e374>
    5e10:			; <UNDEFINED> instruction: 0x0074f894
    5e14:	cdp2	0, 11, cr15, cr4, cr5, {0}
    5e18:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5e1c:	ldrmi	r2, [r9], -r4, ror #6
    5e20:	andls	r4, r0, #2046820352	; 0x7a000000
    5e24:	strmi	r2, [r0], r1, lsl #4
    5e28:			; <UNDEFINED> instruction: 0xf8cd4630
    5e2c:			; <UNDEFINED> instruction: 0xf7fd8004
    5e30:	ldrtmi	lr, [r1], -lr, ror #25
    5e34:			; <UNDEFINED> instruction: 0xf1044628
    5e38:	movwls	r0, #25424	; 0x6350
    5e3c:	blx	41ea4 <fputs@plt+0x3e3a4>
    5e40:	ldrmi	r6, [r0], -r2, lsr #24
    5e44:			; <UNDEFINED> instruction: 0xf7fd9207
    5e48:	bls	200f60 <fputs@plt+0x1fd460>
    5e4c:	mcrrne	6, 4, r4, r3, cr9
    5e50:			; <UNDEFINED> instruction: 0xf0184628
    5e54:			; <UNDEFINED> instruction: 0x4640fab7
    5e58:	ldc	7, cr15, [sl], #-1012	; 0xfffffc0c
    5e5c:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5e60:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    5e64:	strtmi	r1, [r8], -r3, asr #24
    5e68:	blx	feb41ed0 <fputs@plt+0xfeb3e3d0>
    5e6c:	mlaeq	r8, r4, r8, pc	; <UNPREDICTABLE>
    5e70:	cdp2	0, 13, cr15, cr12, cr5, {0}
    5e74:			; <UNDEFINED> instruction: 0xf8944602
    5e78:	andls	r0, r7, #40	; 0x28
    5e7c:	cdp2	0, 13, cr15, cr6, cr5, {0}
    5e80:	stc	7, cr15, [r6], #-1012	; 0xfffffc0c
    5e84:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5e88:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    5e8c:	strtmi	r1, [r8], -r3, asr #24
    5e90:	blx	fe641ef8 <fputs@plt+0xfe63e3f8>
    5e94:	mlaeq	r4, r4, r8, pc	; <UNPREDICTABLE>
    5e98:	cdp2	0, 11, cr15, cr2, cr5, {0}
    5e9c:			; <UNDEFINED> instruction: 0xf8944602
    5ea0:	andls	r0, r7, #36	; 0x24
    5ea4:	cdp2	0, 10, cr15, cr12, cr5, {0}
    5ea8:	ldc	7, cr15, [r2], {253}	; 0xfd
    5eac:	stmiane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5eb0:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    5eb4:	strtmi	r1, [r8], -r3, asr #24
    5eb8:	blx	fe141f20 <fputs@plt+0xfe13e420>
    5ebc:	mlaseq	r0, r4, r8, pc	; <UNPREDICTABLE>
    5ec0:	cdp2	0, 8, cr15, cr8, cr5, {0}
    5ec4:			; <UNDEFINED> instruction: 0xf8944602
    5ec8:	andls	r0, r7, #48	; 0x30
    5ecc:	cdp2	0, 8, cr15, cr2, cr5, {0}
    5ed0:	bl	fffc3ecc <fputs@plt+0xfffc03cc>
    5ed4:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5ed8:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    5edc:	strtmi	r1, [r8], -r3, asr #24
    5ee0:	blx	1c41f48 <fputs@plt+0x1c3e448>
    5ee4:	ldrtmi	r6, [sl], -r1, lsr #23
    5ee8:	vsubw.u8	q9, <illegal reg q0.5>, d4
    5eec:	vmull.p8	q10, d1, d7
    5ef0:	b	13cdf14 <fputs@plt+0x13ca414>
    5ef4:	b	1320f40 <fputs@plt+0x131d440>
    5ef8:			; <UNDEFINED> instruction: 0xf8df6c01
    5efc:	b	130c0f4 <fputs@plt+0x13085f4>
    5f00:	strtmi	r4, [r8], -r0, lsl #24
    5f04:	b	13170f0 <fputs@plt+0x13135f0>
    5f08:			; <UNDEFINED> instruction: 0xf8c72c0e
    5f0c:			; <UNDEFINED> instruction: 0xf018c000
    5f10:	blvs	ff88487c <fputs@plt+0xff880d7c>
    5f14:	movwcs	r4, #17978	; 0x463a
    5f18:	cdpmi	3, 0, cr15, cr7, cr1, {6}
    5f1c:	andcs	pc, r7, r1, asr #7
    5f20:			; <UNDEFINED> instruction: 0x6c11ea4f
    5f24:			; <UNDEFINED> instruction: 0x6c01ea4c
    5f28:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5f2c:			; <UNDEFINED> instruction: 0x4c00ea4c
    5f30:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5f34:			; <UNDEFINED> instruction: 0x2c0eea4c
    5f38:	andgt	pc, r0, r7, asr #17
    5f3c:	blx	10c1fa4 <fputs@plt+0x10be4a4>
    5f40:	strtmi	r9, [r9], -r6, lsl #16
    5f44:			; <UNDEFINED> instruction: 0xf7ff6ca2
    5f48:			; <UNDEFINED> instruction: 0x4682fcb3
    5f4c:			; <UNDEFINED> instruction: 0xf47f2800
    5f50:			; <UNDEFINED> instruction: 0x4628aef4
    5f54:	blx	1dc3f5a <fputs@plt+0x1dc045a>
    5f58:			; <UNDEFINED> instruction: 0xf0184628
    5f5c:	svcvs	0x00e7f995
    5f60:			; <UNDEFINED> instruction: 0xf0002f00
    5f64:			; <UNDEFINED> instruction: 0xf8df8198
    5f68:			; <UNDEFINED> instruction: 0x46523818
    5f6c:	blt	fe441794 <fputs@plt+0xfe43dc94>
    5f70:	eorge	pc, ip, sp, asr #17
    5f74:	movwls	r4, #33915	; 0x847b
    5f78:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5f7c:	ldrmi	r4, [r4], -r2, lsr #13
    5f80:	movwls	r4, #42107	; 0xa47b
    5f84:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5f88:			; <UNDEFINED> instruction: 0x469b447b
    5f8c:	ldmdavs	pc!, {r0, r1, sp, lr, pc}	; <UNPREDICTABLE>
    5f90:			; <UNDEFINED> instruction: 0xf0002f00
    5f94:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r6, r8, pc}^
    5f98:	mvnsle	r2, r8, lsl #16
    5f9c:	ldc2l	0, cr15, [r0, #20]!
    5fa0:	cmncs	r4, #8, 20	; 0x8000
    5fa4:	ldrmi	r3, [r9], -r1, lsl #8
    5fa8:	andls	r9, r1, #33554432	; 0x2000000
    5fac:	andls	r9, r0, #40960	; 0xa000
    5fb0:	strmi	r2, [r1], r1, lsl #4
    5fb4:			; <UNDEFINED> instruction: 0xf7fd4630
    5fb8:	ldrtmi	lr, [r1], -sl, lsr #24
    5fbc:			; <UNDEFINED> instruction: 0xf0184628
    5fc0:	ldmvs	r9!, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    5fc4:			; <UNDEFINED> instruction: 0xf7ff4630
    5fc8:			; <UNDEFINED> instruction: 0x4630fd15
    5fcc:	bl	fe043fc8 <fputs@plt+0xfe0404c8>
    5fd0:			; <UNDEFINED> instruction: 0x46594632
    5fd4:	strtmi	r1, [r8], -r3, asr #24
    5fd8:			; <UNDEFINED> instruction: 0xf9f4f018
    5fdc:	stmdals	r6, {r1, r3, r4, r5, r7, fp, sp, lr}
    5fe0:			; <UNDEFINED> instruction: 0xf7ff4629
    5fe4:	strmi	pc, [r0], r5, ror #24
    5fe8:			; <UNDEFINED> instruction: 0xf0402800
    5fec:			; <UNDEFINED> instruction: 0x464882d0
    5ff0:	bl	1bc3fec <fputs@plt+0x1bc04ec>
    5ff4:			; <UNDEFINED> instruction: 0x1794f8df
    5ff8:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    5ffc:	strtmi	r1, [r8], -r3, asr #24
    6000:			; <UNDEFINED> instruction: 0xf9e0f018
    6004:	mlaeq	r8, sl, r8, pc	; <UNPREDICTABLE>
    6008:	cdp2	0, 1, cr15, cr0, cr5, {0}
    600c:			; <UNDEFINED> instruction: 0xf89a4602
    6010:	andls	r0, r7, #40	; 0x28
    6014:	cdp2	0, 0, cr15, cr10, cr5, {0}
    6018:	bl	16c4014 <fputs@plt+0x16c0514>
    601c:			; <UNDEFINED> instruction: 0x1770f8df
    6020:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    6024:	strtmi	r1, [r8], -r3, asr #24
    6028:			; <UNDEFINED> instruction: 0xf9ccf018
    602c:			; <UNDEFINED> instruction: 0xf0054640
    6030:			; <UNDEFINED> instruction: 0x4602fdd1
    6034:	andls	r4, r7, #64, 12	; 0x4000000
    6038:	stc2l	0, cr15, [ip, #20]
    603c:	bl	1244038 <fputs@plt+0x1240538>
    6040:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    6044:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    6048:	strtmi	r1, [r8], -r3, asr #24
    604c:			; <UNDEFINED> instruction: 0xf9baf018
    6050:			; <UNDEFINED> instruction: 0xf7ff4628
    6054:			; <UNDEFINED> instruction: 0x4628faf7
    6058:			; <UNDEFINED> instruction: 0xf916f018
    605c:			; <UNDEFINED> instruction: 0xf7fde797
    6060:	ldrtmi	lr, [r0], -lr, lsl #22
    6064:	bl	ffb44060 <fputs@plt+0xffb40560>
    6068:			; <UNDEFINED> instruction: 0x072cf8df
    606c:			; <UNDEFINED> instruction: 0x372cf8df
    6070:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    6074:	addvc	pc, r2, #1325400064	; 0x4f000000
    6078:	ldrbtmi	r9, [fp], #-1
    607c:	beq	4418e4 <fputs@plt+0x43dde4>
    6080:	beq	421c4 <fputs@plt+0x3e6c4>
    6084:	andlt	pc, r0, sp, asr #17
    6088:	ldcl	7, cr15, [r2], {253}	; 0xfd
    608c:	bne	4418f4 <fputs@plt+0x43ddf4>
    6090:			; <UNDEFINED> instruction: 0xf7fd4658
    6094:			; <UNDEFINED> instruction: 0xee18ea36
    6098:	tstcs	r0, r0, lsl sl
    609c:	bl	fe4c4098 <fputs@plt+0xfe4c0598>
    60a0:	vmull.p8	<illegal reg q8.5>, d0, d7
    60a4:	vst1.8	{d24-d27}, [pc :128], r3
    60a8:	ldrdcs	r7, [r1, #-43]	; 0xffffffd5
    60ac:			; <UNDEFINED> instruction: 0xf7fd4658
    60b0:	vmlane.f64	d14, d22, d10
    60b4:	eorhi	pc, r8, #192, 4
    60b8:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    60bc:			; <UNDEFINED> instruction: 0xf7fd2001
    60c0:			; <UNDEFINED> instruction: 0x4681ea72
    60c4:	adc	fp, r7, #64, 18	; 0x100000
    60c8:			; <UNDEFINED> instruction: 0x4649d038
    60cc:			; <UNDEFINED> instruction: 0xf7fd4630
    60d0:	stmdacs	r0, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    60d4:	adcshi	pc, r8, r0, asr #5
    60d8:	andvc	pc, r0, #1325400064	; 0x4f000000
    60dc:	ldrtmi	r4, [r8], -r9, asr #12
    60e0:	b	ff4c40dc <fputs@plt+0xff4c05dc>
    60e4:	ble	ffbcd8f4 <fputs@plt+0xffbc9df4>
    60e8:	bcs	441950 <fputs@plt+0x43de50>
    60ec:	ssatne	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    60f0:	andcs	r4, r1, r9, ror r4
    60f4:	b	b440f0 <fputs@plt+0xb405f0>
    60f8:			; <UNDEFINED> instruction: 0xf7fd4638
    60fc:	ldrtmi	lr, [r0], -r2, lsr #23
    6100:	bl	fe7c40fc <fputs@plt+0xfe7c05fc>
    6104:			; <UNDEFINED> instruction: 0xf7fd4648
    6108:			; <UNDEFINED> instruction: 0xf8dfeaba
    610c:			; <UNDEFINED> instruction: 0x465b1698
    6110:	bcs	441978 <fputs@plt+0x43de78>
    6114:	ldrbtmi	r2, [r9], #-1
    6118:	streq	pc, [r4], -pc, rrx
    611c:	b	644118 <fputs@plt+0x640618>
    6120:			; <UNDEFINED> instruction: 0x2600f8df
    6124:	stmdals	r9, {r0, r8, sp}
    6128:	stmpl	r0, {r0, r1, r5, r8, sl, fp, sp, lr}
    612c:			; <UNDEFINED> instruction: 0x2678f8df
    6130:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    6134:			; <UNDEFINED> instruction: 0xf7fd6800
    6138:	ldr	lr, [r4, #-3054]	; 0xfffff412
    613c:			; <UNDEFINED> instruction: 0x46154638
    6140:	bl	1fc413c <fputs@plt+0x1fc063c>
    6144:			; <UNDEFINED> instruction: 0xf7fd4630
    6148:			; <UNDEFINED> instruction: 0x4648eb7c
    614c:	b	fe5c4148 <fputs@plt+0xfe5c0648>
    6150:			; <UNDEFINED> instruction: 0xf10d9a06
    6154:			; <UNDEFINED> instruction: 0xf10d083c
    6158:	strls	r0, [r2, #-2360]	; 0xfffff6c8
    615c:	andls	r2, r0, #1073741824	; 0x40000000
    6160:	tstls	r1, r3, asr #12
    6164:	stcvs	6, cr4, [r0, #-328]!	; 0xfffffeb8
    6168:			; <UNDEFINED> instruction: 0xf8c94659
    616c:			; <UNDEFINED> instruction: 0xf7ff5000
    6170:	vmlane.f16	s30, s15, s2	; <UNPREDICTABLE>
    6174:	bicshi	pc, r8, r0, asr #5
    6178:	stcvs	13, cr6, [r0, #-900]!	; 0xfffffc7c
    617c:	subsle	r2, sl, r0, lsl #18
    6180:	ldrbmi	r9, [r2], -r8, lsl #22
    6184:	strpl	lr, [r1, #-2509]	; 0xfffff633
    6188:	strbmi	r9, [fp], -r0, lsl #6
    618c:			; <UNDEFINED> instruction: 0xf972f7ff
    6190:	blle	178d9ac <fputs@plt+0x1789eac>
    6194:	vstmdbvs	r0!, {d9-d12}
    6198:	movwls	r6, #31515	; 0x7b1b
    619c:	blcs	21430 <fputs@plt+0x1d930>
    61a0:	blls	1ba2dc <fputs@plt+0x1b67dc>
    61a4:			; <UNDEFINED> instruction: 0xf0056d19
    61a8:	tstcs	r0, r7, lsl #30	; <UNPREDICTABLE>
    61ac:			; <UNDEFINED> instruction: 0xf8d84602
    61b0:			; <UNDEFINED> instruction: 0xf0020000
    61b4:	strmi	pc, [r6], -r9, asr #24
    61b8:	vstmdbvs	r0!, {d11-d10}
    61bc:			; <UNDEFINED> instruction: 0x2090f8d4
    61c0:	stmib	sp, {r0, r1, r5, r6, r9, sl, fp, sp, lr}^
    61c4:	movwls	r2, #1
    61c8:			; <UNDEFINED> instruction: 0xf8d86e23
    61cc:			; <UNDEFINED> instruction: 0xf8d92000
    61d0:	stcvs	0, cr1, [r0]
    61d4:	blx	cc21e0 <fputs@plt+0xcbe6e0>
    61d8:	ldmdblt	r8!, {r1, r2, r9, sl, lr}^
    61dc:			; <UNDEFINED> instruction: 0xf8d46d21
    61e0:	mcrvs	0, 3, r2, cr3, cr0, {4}
    61e4:	smlabtcs	r1, sp, r9, lr
    61e8:	cdpvs	3, 2, cr9, cr3, cr0, {0}
    61ec:	ldrdcs	pc, [r0], -r8
    61f0:	ldrdne	pc, [r0], -r9
    61f4:			; <UNDEFINED> instruction: 0xf0016da0
    61f8:			; <UNDEFINED> instruction: 0x4606fa77
    61fc:	ldrdeq	pc, [r0], -r9
    6200:	stmdbls	r7, {r3, r5, r8, ip, sp, pc}
    6204:	bl	ffdc4200 <fputs@plt+0xffdc0700>
    6208:			; <UNDEFINED> instruction: 0xf7fd4628
    620c:	blls	1c0e7c <fputs@plt+0x1bd37c>
    6210:	ldrdeq	pc, [r0], -r8
    6214:			; <UNDEFINED> instruction: 0xf7fd6b19
    6218:	ldrtmi	lr, [r8], -lr, ror #23
    621c:	bl	444218 <fputs@plt+0x440718>
    6220:	svceq	0x001cf116
    6224:	andshi	pc, r3, #64	; 0x40
    6228:	bvs	fe043658 <fputs@plt+0xfe03fb58>
    622c:	svccc	0x0080f5ba
    6230:	svcge	0x0031f47f
    6234:	stcvs	7, cr14, [r3], #464	; 0x1d0
    6238:	blcs	2b65c <fputs@plt+0x27b5c>
    623c:			; <UNDEFINED> instruction: 0xf894d1b1
    6240:	blcs	12498 <fputs@plt+0xe998>
    6244:			; <UNDEFINED> instruction: 0xe7acd0ba
    6248:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    624c:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    6250:	blls	1bff94 <fputs@plt+0x1bc494>
    6254:	streq	pc, [r4], -pc, rrx
    6258:	ldrdeq	pc, [r0], -r8
    625c:			; <UNDEFINED> instruction: 0xf7fd6b19
    6260:	ldrtmi	lr, [r8], -sl, asr #23
    6264:	b	ffb44260 <fputs@plt+0xffb40760>
    6268:	stclvs	7, cr14, [r1], #360	; 0x168
    626c:			; <UNDEFINED> instruction: 0xf8dfaec6
    6270:	vrshl.s8	q9, q0, q0
    6274:	ldrtmi	r2, [r0], -r3, lsr #6
    6278:	andlt	pc, r8, sp, asr #17
    627c:	tstls	r1, sl, ror r4
    6280:	ldrmi	r9, [r9], -r0, lsl #4
    6284:			; <UNDEFINED> instruction: 0xf7fd2201
    6288:	strt	lr, [sl], #-2754	; 0xfffff53e
    628c:	blt	fe441af4 <fputs@plt+0xfe43dff4>
    6290:			; <UNDEFINED> instruction: 0xf8dd4654
    6294:	svcvs	0x00a3a02c
    6298:	suble	r2, r5, r0, lsl #22
    629c:	ldrne	pc, [r4, #-2271]	; 0xfffff721
    62a0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    62a4:			; <UNDEFINED> instruction: 0xffccf017
    62a8:	strcs	pc, [ip, #-2271]	; 0xfffff721
    62ac:	strne	pc, [ip, #-2271]	; 0xfffff721
    62b0:	ldrbtmi	r2, [sl], #-776	; 0xfffffcf8
    62b4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    62b8:			; <UNDEFINED> instruction: 0xf884f018
    62bc:	mlaeq	r4, r4, r8, pc	; <UNPREDICTABLE>
    62c0:	ldc2	0, cr15, [lr], {5}
    62c4:			; <UNDEFINED> instruction: 0xf8944602
    62c8:	andls	r0, r7, #36	; 0x24
    62cc:	ldc2	0, cr15, [r8], {5}
    62d0:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62d4:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    62d8:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    62dc:	strtmi	r1, [r8], -r3, asr #24
    62e0:			; <UNDEFINED> instruction: 0xf870f018
    62e4:	mlaeq	r8, r4, r8, pc	; <UNPREDICTABLE>
    62e8:	stc2	0, cr15, [r0], #20
    62ec:			; <UNDEFINED> instruction: 0xf8944602
    62f0:	andls	r0, r7, #40	; 0x28
    62f4:	ldc2	0, cr15, [sl], {5}
    62f8:	stmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62fc:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    6300:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    6304:	strtmi	r1, [r8], -r3, asr #24
    6308:			; <UNDEFINED> instruction: 0xf85cf018
    630c:	svcvs	0x00a29806
    6310:			; <UNDEFINED> instruction: 0xf7ff4629
    6314:	stmdacs	r0, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    6318:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
    631c:			; <UNDEFINED> instruction: 0xf7ff4628
    6320:			; <UNDEFINED> instruction: 0x4628f991
    6324:			; <UNDEFINED> instruction: 0xffb0f017
    6328:			; <UNDEFINED> instruction: 0xf0174628
    632c:			; <UNDEFINED> instruction: 0xf8dfffad
    6330:			; <UNDEFINED> instruction: 0x46281498
    6334:			; <UNDEFINED> instruction: 0xf0174479
    6338:			; <UNDEFINED> instruction: 0xf8dfff83
    633c:			; <UNDEFINED> instruction: 0xf8df2490
    6340:	movwcs	r1, #29840	; 0x7490
    6344:			; <UNDEFINED> instruction: 0x4628447a
    6348:			; <UNDEFINED> instruction: 0xf0184479
    634c:	svcvs	0x00e7f83b
    6350:			; <UNDEFINED> instruction: 0xf0002f00
    6354:			; <UNDEFINED> instruction: 0xf8df80ec
    6358:	sxtabmi	r3, r0, ip, ror #8
    635c:	ldrbtls	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6360:	movwls	r4, #25723	; 0x647b
    6364:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6368:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    636c:	and	r9, r2, r7, lsl #6
    6370:	svccs	0x0000683f
    6374:	ldmdavs	r8!, {r1, r2, r5, r6, ip, lr, pc}^
    6378:	mvnsle	r2, r8, lsl #16
    637c:	stc2	0, cr15, [r0], {5}
    6380:	cmncs	r4, #24576	; 0x6000
    6384:	beq	827b4 <fputs@plt+0x7ecb4>
    6388:			; <UNDEFINED> instruction: 0x46304619
    638c:	andcs	r9, r1, #0, 4
    6390:	andge	pc, r4, sp, asr #17
    6394:	b	ec4390 <fputs@plt+0xec0890>
    6398:			; <UNDEFINED> instruction: 0x46284631
    639c:			; <UNDEFINED> instruction: 0xff50f017
    63a0:			; <UNDEFINED> instruction: 0x463068b9
    63a4:	blx	9c43aa <fputs@plt+0x9c08aa>
    63a8:			; <UNDEFINED> instruction: 0xf7fd4630
    63ac:			; <UNDEFINED> instruction: 0x4632e992
    63b0:	mcrrne	6, 4, r4, r3, cr9
    63b4:			; <UNDEFINED> instruction: 0xf0184628
    63b8:			; <UNDEFINED> instruction: 0xf898f805
    63bc:			; <UNDEFINED> instruction: 0xf0050074
    63c0:	bls	205344 <fputs@plt+0x201844>
    63c4:	ldrmi	r2, [r9], -r4, ror #6
    63c8:	andcs	r9, r1, #0, 4
    63cc:	andls	r4, r1, r4, lsl #12
    63d0:			; <UNDEFINED> instruction: 0xf7fd4630
    63d4:			; <UNDEFINED> instruction: 0x4630ea1c
    63d8:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    63dc:	ldrtmi	r4, [r2], -r1, lsr #12
    63e0:	strtmi	r1, [r8], -r3, asr #24
    63e4:			; <UNDEFINED> instruction: 0xffeef017
    63e8:			; <UNDEFINED> instruction: 0xf7fd4630
    63ec:	ldmibmi	ip!, {r1, r4, r5, r6, r8, fp, sp, lr, pc}^
    63f0:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    63f4:	strtmi	r1, [r8], -r3, asr #24
    63f8:			; <UNDEFINED> instruction: 0xffe4f017
    63fc:	ldrsbtcc	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
    6400:	bmi	ffe328f4 <fputs@plt+0xffe2edf4>
    6404:	ldmibmi	r8!, {r1, r3, r8, r9, sp}^
    6408:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    640c:			; <UNDEFINED> instruction: 0xf0174479
    6410:	ldclmi	15, cr15, [r6], #868	; 0x364
    6414:	ldrmi	r2, [r9], -r4, ror #6
    6418:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    641c:			; <UNDEFINED> instruction: 0xf8cd4630
    6420:	strls	sl, [r0], #-4
    6424:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6428:			; <UNDEFINED> instruction: 0xf7fd4630
    642c:	ldmibmi	r0!, {r1, r4, r6, r8, fp, sp, lr, pc}^
    6430:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    6434:	strtmi	r1, [r8], -r3, asr #24
    6438:			; <UNDEFINED> instruction: 0xffc4f017
    643c:			; <UNDEFINED> instruction: 0xf0174628
    6440:	ldr	pc, [r5, r3, lsr #30]
    6444:			; <UNDEFINED> instruction: 0xf1ba4644
    6448:	rsbsle	r0, r0, r0, lsl #30
    644c:			; <UNDEFINED> instruction: 0xf0174628
    6450:	qadd16mi	pc, r8, fp	; <UNPREDICTABLE>
    6454:			; <UNDEFINED> instruction: 0xff18f017
    6458:			; <UNDEFINED> instruction: 0xf0174628
    645c:	strmi	pc, [r2], r1, ror #31
    6460:			; <UNDEFINED> instruction: 0xf47f2800
    6464:	stmdavs	fp!, {r1, r3, r5, r6, sl, fp, sp, pc}^
    6468:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
    646c:	andmi	pc, r7, #201326595	; 0xc000003
    6470:	bvs	500db4 <fputs@plt+0x4fd2b4>
    6474:	bvs	100da4 <fputs@plt+0xfd2a4>
    6478:	bmi	80da8 <fputs@plt+0x7d2a8>
    647c:	bcs	c0dac <fputs@plt+0xbd2ac>
    6480:	cfstrsvs	mvf14, [r3, #-364]!	; 0xfffffe94
    6484:	movwls	r4, #27303	; 0x6aa7
    6488:	ldmpl	sl, {r0, r3, r8, r9, fp, ip, pc}
    648c:			; <UNDEFINED> instruction: 0xf7fd6814
    6490:	stmdavs	r0, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    6494:	svc	0x00d4f7fc
    6498:	tstcs	r1, r6, lsl #22
    649c:	strmi	r9, [r2], -r0, lsl #12
    64a0:	bmi	ff52acac <fputs@plt+0xff5271ac>
    64a4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    64a8:	b	d444a4 <fputs@plt+0xd409a4>
    64ac:	bllt	17044b0 <fputs@plt+0x17009b0>
    64b0:	bmi	fe721944 <fputs@plt+0xfe71de44>
    64b4:	blls	26b0d4 <fputs@plt+0x2675d4>
    64b8:	ldmdavs	r4, {r1, r3, r4, r7, fp, ip, lr}
    64bc:	bl	c44b8 <fputs@plt+0xc09b8>
    64c0:			; <UNDEFINED> instruction: 0xf7fc6800
    64c4:	blls	1c23c4 <fputs@plt+0x1be8c4>
    64c8:			; <UNDEFINED> instruction: 0xf8cd2101
    64cc:	strmi	fp, [r2], -r0
    64d0:	bmi	ff26acdc <fputs@plt+0xff2671dc>
    64d4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    64d8:	b	7444d4 <fputs@plt+0x7409d4>
    64dc:			; <UNDEFINED> instruction: 0xf7fd4628
    64e0:	ldrtmi	lr, [r0], -lr, asr #17
    64e4:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64e8:	bllt	f844ec <fputs@plt+0xf809ec>
    64ec:	b	ffac44e8 <fputs@plt+0xffac09e8>
    64f0:			; <UNDEFINED> instruction: 0xf7fc6800
    64f4:	stmibmi	r1, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    64f8:	bcs	441d60 <fputs@plt+0x43e260>
    64fc:			; <UNDEFINED> instruction: 0x46034479
    6500:			; <UNDEFINED> instruction: 0xf7fd2001
    6504:	str	lr, [r0], -r6, lsr #16
    6508:	b	ff744504 <fputs@plt+0xff740a04>
    650c:			; <UNDEFINED> instruction: 0xf7fc6800
    6510:	ldmibmi	fp!, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    6514:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    6518:	andcs	r4, r1, r3, lsl #12
    651c:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6520:			; <UNDEFINED> instruction: 0xf7fd4638
    6524:	ldrb	lr, [r0, #2446]!	; 0x98e
    6528:	streq	pc, [r4], -pc, rrx
    652c:	ldmibmi	r5!, {r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    6530:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    6534:	mcr2	0, 4, pc, cr4, cr7, {0}	; <UNPREDICTABLE>
    6538:			; <UNDEFINED> instruction: 0x0074f894
    653c:	blx	84255a <fputs@plt+0x83ea5a>
    6540:	sbcgt	pc, r4, #14614528	; 0xdf0000
    6544:	andcs	r2, r1, #100, 6	; 0x90000001
    6548:			; <UNDEFINED> instruction: 0x461944fc
    654c:	andgt	pc, r0, sp, asr #17
    6550:	andls	r4, r1, r7, lsl #12
    6554:			; <UNDEFINED> instruction: 0xf7fd4630
    6558:			; <UNDEFINED> instruction: 0x4630e95a
    655c:	ldm	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6560:			; <UNDEFINED> instruction: 0x46324639
    6564:	strtmi	r1, [r8], -r3, asr #24
    6568:			; <UNDEFINED> instruction: 0xff2cf017
    656c:	teqlt	fp, r3, lsr #31
    6570:	movwcs	r4, #43686	; 0xaaa6
    6574:	strtmi	r4, [r8], -r6, lsr #19
    6578:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    657c:			; <UNDEFINED> instruction: 0xff22f017
    6580:			; <UNDEFINED> instruction: 0xf0174628
    6584:	strb	pc, [r1, -r1, lsl #29]!	; <UNPREDICTABLE>
    6588:			; <UNDEFINED> instruction: 0xf7ff4682
    658c:			; <UNDEFINED> instruction: 0x4654bbd6
    6590:	blt	fe441df8 <fputs@plt+0xfe43e2f8>
    6594:			; <UNDEFINED> instruction: 0xf7ff4682
    6598:	vstmdbvs	r3!, {d11-<overflow reg d50>}
    659c:	movwls	r4, #27233	; 0x6a61
    65a0:	ldmpl	pc, {r0, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    65a4:	b	fe3c45a0 <fputs@plt+0xfe3c0aa0>
    65a8:	ldrdhi	pc, [r0], -r7
    65ac:			; <UNDEFINED> instruction: 0xf7fc6800
    65b0:	bmi	fe6422d8 <fputs@plt+0xfe63e7d8>
    65b4:	tstcs	r1, r6, lsl #22
    65b8:			; <UNDEFINED> instruction: 0xf8cd447a
    65bc:	andls	fp, r1, r0
    65c0:			; <UNDEFINED> instruction: 0xf7fd4640
    65c4:	ldrtmi	lr, [r0], -r8, lsr #19
    65c8:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    65cc:			; <UNDEFINED> instruction: 0xf7fd4628
    65d0:			; <UNDEFINED> instruction: 0xf7ffe856
    65d4:	fstmdbxvs	r3!, {d11-d14}	;@ Deprecated
    65d8:	movwls	r4, #27218	; 0x6a52
    65dc:	ldmpl	pc, {r0, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    65e0:	b	1c445dc <fputs@plt+0x1c40adc>
    65e4:	stmdavs	r0, {r1, r2, r3, r4, r5, fp, sp, lr}
    65e8:	svc	0x002af7fc
    65ec:	blls	19901c <fputs@plt+0x19551c>
    65f0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    65f4:	andlt	pc, r0, sp, asr #17
    65f8:	ldrtmi	r9, [r0], -r1
    65fc:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6600:	stmdami	r8, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    6604:	adflse	f2, f1, f1
    6608:	vstmdbvs	r3!, {s8-s139}
    660c:	ldrbtmi	r5, [sl], #-2103	; 0xfffff7c9
    6610:			; <UNDEFINED> instruction: 0xf7fd6838
    6614:	ldrb	lr, [r9, r0, lsl #19]
    6618:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    661c:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6620:			; <UNDEFINED> instruction: 0xf7fd4638
    6624:	ldrtmi	lr, [r0], -lr, lsl #18
    6628:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    662c:			; <UNDEFINED> instruction: 0xf7fde56d
    6630:			; <UNDEFINED> instruction: 0x9c09e95e
    6634:	ldmdami	fp!, {r0, r8, sp}
    6638:	stmdapl	r0!, {r1, r3, r4, r5, r6, r8, r9, fp, lr}
    663c:	andls	r4, r0, #2063597568	; 0x7b000000
    6640:	stmdavs	r0, {r0, r3, r4, r5, r6, r9, fp, lr}
    6644:			; <UNDEFINED> instruction: 0xf7fd447a
    6648:			; <UNDEFINED> instruction: 0xf7ffe966
    664c:	vmlacs.f32	s22, s1, s0
    6650:	cfstrdge	mvd15, [r6, #-508]!	; 0xfffffe04
    6654:	umullcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    6658:			; <UNDEFINED> instruction: 0xf0002b00
    665c:			; <UNDEFINED> instruction: 0xf8d48160
    6660:	strbmi	r5, [fp], -ip, lsl #1
    6664:	ldrtmi	r9, [r2], -r8, lsl #18
    6668:	strls	r2, [r2], -r0, lsl #26
    666c:	tstls	r0, r1, lsl #12
    6670:	stcvs	6, cr4, [r0, #-356]!	; 0xfffffe9c
    6674:	strcs	fp, [r4, #-3848]	; 0xfffff0f8
    6678:			; <UNDEFINED> instruction: 0xf7fe950b
    667c:	mcrne	14, 0, pc, cr3, cr11, {7}	; <UNPREDICTABLE>
    6680:			; <UNDEFINED> instruction: 0xf6ff930c
    6684:			; <UNDEFINED> instruction: 0xf8d9aa70
    6688:	stmdbmi	r8!, {}^	; <UNPREDICTABLE>
    668c:	stmdavs	r7, {r0, r3, r4, r5, r6, sl, lr}^
    6690:	mcr2	0, 7, pc, cr2, cr6, {0}	; <UNPREDICTABLE>
    6694:	vmull.p8	<illegal reg q8.5>, d0, d5
    6698:	strtmi	r8, [r9], -lr, ror #2
    669c:	ldrdeq	pc, [r0], -r9
    66a0:	cdp2	0, 15, cr15, cr8, cr4, {0}
    66a4:	andcs	pc, r7, #469762051	; 0x1c000003
    66a8:	b	10c9f9c <fputs@plt+0x10c649c>
    66ac:	vsubw.u8	q11, <illegal reg q3.5>, d7
    66b0:	b	10d82d4 <fputs@plt+0x10d47d4>
    66b4:	bls	2d72c4 <fputs@plt+0x2d37c4>
    66b8:	movwcs	lr, #31299	; 0x7a43
    66bc:	andcs	r4, r1, r1, lsl #12
    66c0:	tstcc	r1, r2, lsl #22	; <UNPREDICTABLE>
    66c4:	svc	0x006ef7fc
    66c8:	stmdacs	r0, {r0, r1, r2, ip, pc}
    66cc:	cmphi	r3, r0	; <UNPREDICTABLE>
    66d0:			; <UNDEFINED> instruction: 0xf8d94629
    66d4:			; <UNDEFINED> instruction: 0xf0160000
    66d8:			; <UNDEFINED> instruction: 0x1e05f951
    66dc:	bichi	pc, r5, r0, asr #5
    66e0:			; <UNDEFINED> instruction: 0xee094b53
    66e4:	ldmdbmi	r3, {r4, r9, fp, ip, sp, pc}^
    66e8:			; <UNDEFINED> instruction: 0xf8df4637
    66ec:	ldrbtmi	sl, [fp], #-332	; 0xfffffeb4
    66f0:			; <UNDEFINED> instruction: 0x960d4479
    66f4:	ldrbtmi	r9, [sl], #1034	; 0x40a
    66f8:	cdp	14, 0, cr9, cr8, cr11, {0}
    66fc:			; <UNDEFINED> instruction: 0x9c061a90
    6700:	smulls	r4, r0, fp, r6
    6704:	andeq	r6, r3, r8, lsl r3
    6708:	andeq	r0, r0, r0, ror r2
    670c:	strdeq	r6, [r3], -r0
    6710:	andeq	sp, r1, lr, asr #27
    6714:	andeq	sp, r1, r2, asr #27
    6718:	andeq	sp, r1, sl, ror pc
    671c:	andeq	sp, r1, sl, ror pc
    6720:	andeq	r6, r3, r8, ror #3
    6724:	andeq	r0, r0, r8, ror r2
    6728:	andeq	sp, r1, r4, lsr lr
    672c:	andeq	sp, r1, r8, lsl ip
    6730:	andeq	sp, r1, lr, ror #22
    6734:	andeq	sp, r1, r6, asr lr
    6738:	andeq	sp, r1, r0, ror #28
    673c:	andeq	r0, r2, r2, ror #26
    6740:	andeq	sp, r1, lr, lsr ip
    6744:	andeq	sp, r1, r4, lsl #22
    6748:	andeq	r1, r2, sl, lsl #20
    674c:	andeq	sp, r1, r6, asr #21
    6750:	ldrdeq	sp, [r1], -lr
    6754:	strdeq	sp, [r1], -ip
    6758:	andeq	sp, r1, lr, lsl #22
    675c:	andeq	sp, r1, r8, lsl #22
    6760:	andeq	sp, r1, r2, lsl #22
    6764:	strdeq	sp, [r1], -r4
    6768:	andeq	r0, r2, r2, ror #22
    676c:	muleq	r1, r2, sl
    6770:	andeq	pc, r1, sl, lsl #19
    6774:	andeq	sp, r1, sl, asr #20
    6778:	andeq	sp, r1, ip, lsr #20
    677c:	andeq	sp, r1, r6, lsl #20
    6780:	andeq	sp, r1, ip, asr #19
    6784:	andeq	sp, r1, r4, asr #19
    6788:	andeq	sp, r1, ip, lsr #18
    678c:	andeq	r0, r2, sl, asr #19
    6790:	strdeq	sp, [r1], -sl
    6794:	ldrdeq	sp, [r1], -lr
    6798:	andeq	sp, r1, sl, asr sl
    679c:	andeq	sp, r1, r6, ror #15
    67a0:	andeq	sp, r1, r4, lsr #20
    67a4:	andeq	sp, r1, sl, lsr #20
    67a8:	andeq	sp, r1, r6, lsr #20
    67ac:	ldrdeq	sp, [r1], -sl
    67b0:	andeq	sp, r1, r0, ror #15
    67b4:	andeq	sp, r1, sl, lsr #13
    67b8:	andeq	sp, r1, r6, lsr #13
    67bc:	andeq	r0, r2, lr, lsl #14
    67c0:	andeq	pc, r1, r2, ror #10
    67c4:	andeq	sp, r1, sl, lsl r6
    67c8:	andeq	sp, r1, ip, lsr #12
    67cc:	andeq	sp, r1, ip, lsr #12
    67d0:	andeq	sp, r1, r0, lsr r6
    67d4:	andeq	sp, r1, r0, lsr #12
    67d8:	andeq	sp, r1, ip, asr #10
    67dc:	andeq	sp, r1, sl, lsr #11
    67e0:	muleq	r1, r6, r5
    67e4:	andeq	sp, r1, r2, asr #10
    67e8:	andeq	sp, r1, ip, asr #10
    67ec:	andeq	sp, r1, sl, ror r5
    67f0:	andeq	sp, r1, lr, lsl #10
    67f4:	andeq	sp, r1, r6, asr #11
    67f8:	andeq	ip, r1, sl, ror #21
    67fc:	ldrdeq	sp, [r1], -r8
    6800:			; <UNDEFINED> instruction: 0x0001d5be
    6804:	andeq	sp, r1, lr, lsr r4
    6808:	andeq	sp, r1, ip, asr #7
    680c:	ldrdeq	sp, [r1], -r4
    6810:	ldrdeq	sp, [r1], -lr
    6814:	andeq	sp, r1, r4, lsl #8
    6818:	andeq	ip, r1, lr, asr #19
    681c:	andeq	sp, r1, lr, lsl #7
    6820:	ldrdeq	sp, [r1], -r6
    6824:	andeq	sp, r1, r8, lsl #11
    6828:	andeq	sp, r1, r4, asr #8
    682c:	andeq	sp, r1, r4, lsl #2
    6830:	ldrdeq	sp, [r1], -r2
    6834:	andeq	sp, r1, r4, asr #7
    6838:	andeq	r0, r2, sl, lsl #6
    683c:	andls	r2, r0, #4, 4	; 0x40000000
    6840:	bl	1d928c <fputs@plt+0x1d578c>
    6844:	blx	fe709858 <fputs@plt+0xfe705d58>
    6848:	strtmi	pc, [r3], -ip, lsl #25
    684c:			; <UNDEFINED> instruction: 0x4629447a
    6850:	andgt	pc, r0, r4, asr #17
    6854:	blx	14c28bc <fputs@plt+0x14bedbc>
    6858:	ldrdcs	pc, [r0], -r8
    685c:	movwls	r2, #772	; 0x304
    6860:	vrsubhn.i16	d20, q1, <illegal reg q9.5>
    6864:	vaddw.u8	q9, q1, d7
    6868:	b	13d688c <fputs@plt+0x13d2d8c>
    686c:	b	13218bc <fputs@plt+0x131ddbc>
    6870:	ldrbmi	r6, [sl], -r2, lsl #24
    6874:			; <UNDEFINED> instruction: 0x4c01ea4c
    6878:	b	1318124 <fputs@plt+0x1314624>
    687c:			; <UNDEFINED> instruction: 0xf8d92c00
    6880:			; <UNDEFINED> instruction: 0xf8c40000
    6884:			; <UNDEFINED> instruction: 0xf018c000
    6888:			; <UNDEFINED> instruction: 0xf8d8fa39
    688c:	cdpne	0, 7, cr1, cr2, cr0, {0}
    6890:	strmi	r4, [sl], #-627	; 0xfffffd8d
    6894:	ldrmi	r4, [pc], #-19	; 689c <fputs@plt+0x2d9c>
    6898:			; <UNDEFINED> instruction: 0xf8d94629
    689c:			; <UNDEFINED> instruction: 0xf0160000
    68a0:	mcrne	8, 0, pc, cr5, cr13, {4}	; <UNPREDICTABLE>
    68a4:			; <UNDEFINED> instruction: 0x4629db77
    68a8:	ldrdeq	pc, [r0], -r9
    68ac:	ldrbmi	r4, [r2], -r3, asr #12
    68b0:	stc2l	0, cr15, [r4], {22}
    68b4:	stmdacs	r0, {r0, r9, sl, lr}
    68b8:	blls	1fac78 <fputs@plt+0x1f7178>
    68bc:	ldrdcs	pc, [r0], -r8
    68c0:			; <UNDEFINED> instruction: 0xf7fc19d8
    68c4:			; <UNDEFINED> instruction: 0xf8d9ef2c
    68c8:	ldrbmi	r0, [r2], -r0
    68cc:			; <UNDEFINED> instruction: 0xf0184629
    68d0:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    68d4:	adcshi	pc, lr, r0, asr #32
    68d8:			; <UNDEFINED> instruction: 0xf8d99b0a
    68dc:			; <UNDEFINED> instruction: 0xf8d30000
    68e0:	blcs	12b08 <fputs@plt+0xf008>
    68e4:	rndeq<illegal precision>p	f5, #2.0
    68e8:	smlabtcs	r7, r7, r3, pc	; <UNPREDICTABLE>
    68ec:	movwvs	lr, #31299	; 0x7a43
    68f0:	stcmi	3, cr15, [r7], {199}	; 0xc7
    68f4:	tstmi	r1, r3, asr #20
    68f8:	bcs	fe442160 <fputs@plt+0xfe43e660>
    68fc:			; <UNDEFINED> instruction: 0x2c0cea41
    6900:	strtmi	r2, [r9], -r4, lsl #6
    6904:	strtmi	r9, [r3], -r0, lsl #6
    6908:	andgt	pc, r0, r4, asr #17
    690c:			; <UNDEFINED> instruction: 0xf9f6f018
    6910:	stmdals	r7, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    6914:	mrc	7, 5, APSR_nzcv, cr2, cr12, {7}
    6918:			; <UNDEFINED> instruction: 0xf7fc980c
    691c:	stclvs	15, cr14, [r1], #584	; 0x248
    6920:			; <UNDEFINED> instruction: 0xf7fc4658
    6924:	andcc	lr, r1, lr, ror #27
    6928:	stmdbge	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    692c:	strcs	r6, [r1], -r3, lsr #26
    6930:	vstmiavs	r7!, {s9-s94}
    6934:	blls	26b554 <fputs@plt+0x267a54>
    6938:	ldmdavs	r5, {r1, r3, r4, r7, fp, ip, lr}
    693c:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6940:			; <UNDEFINED> instruction: 0xf7fc6800
    6944:	blls	1c1f44 <fputs@plt+0x1be444>
    6948:	smladxls	r1, r1, r6, r4
    694c:	andlt	pc, r0, sp, asr #17
    6950:	andls	r4, r2, #2097152	; 0x200000
    6954:	strtmi	r4, [r8], -lr, asr #20
    6958:			; <UNDEFINED> instruction: 0xf7fc447a
    695c:			; <UNDEFINED> instruction: 0x4658efdc
    6960:	mcr	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    6964:	beq	4421cc <fputs@plt+0x43e6cc>
    6968:	mrc	7, 5, APSR_nzcv, cr14, cr12, {7}
    696c:			; <UNDEFINED> instruction: 0xf7fc6ce0
    6970:			; <UNDEFINED> instruction: 0xf7ffeebc
    6974:	movwcs	fp, #2305	; 0x901
    6978:	blls	22b59c <fputs@plt+0x227a9c>
    697c:	ldrdeq	pc, [r0], -r9
    6980:			; <UNDEFINED> instruction: 0xf7fd6b19
    6984:	stmdals	r7, {r3, r4, r5, fp, sp, lr, pc}
    6988:	mrc	7, 3, APSR_nzcv, cr8, cr12, {7}
    698c:			; <UNDEFINED> instruction: 0xf7fc980c
    6990:			; <UNDEFINED> instruction: 0xf7ffef58
    6994:	cdp	8, 1, cr11, cr9, cr8, {7}
    6998:	vmovls	s26, fp
    699c:			; <UNDEFINED> instruction: 0xf8d99c0a
    69a0:			; <UNDEFINED> instruction: 0xf0180000
    69a4:			; <UNDEFINED> instruction: 0xf8d9fc25
    69a8:	blls	2069b0 <fputs@plt+0x202eb0>
    69ac:	blvs	660abc <fputs@plt+0x65cfbc>
    69b0:			; <UNDEFINED> instruction: 0xf3c29b0b
    69b4:			; <UNDEFINED> instruction: 0xf1032e07
    69b8:	subsmi	r3, sp, #65280	; 0xff00
    69bc:	b	10ca210 <fputs@plt+0x10c6710>
    69c0:	vsubw.u8	q11, q1, d2
    69c4:	b	10d71e8 <fputs@plt+0x10d36e8>
    69c8:	b	10d7608 <fputs@plt+0x10d3b08>
    69cc:	ldrmi	r2, [ip], #770	; 0x302
    69d0:	streq	lr, [ip, #-2565]	; 0xfffff5fb
    69d4:	stccs	3, cr15, [r7], {197}	; 0xc5
    69d8:	andmi	pc, r7, #335544323	; 0x14000003
    69dc:	b	13ca290 <fputs@plt+0x13c6790>
    69e0:	b	10e517c <fputs@plt+0x10e167c>
    69e4:	strtmi	r6, [r8], r5, lsl #6
    69e8:	movwmi	lr, #51779	; 0xca43
    69ec:	movwcs	lr, #10819	; 0x2a43
    69f0:			; <UNDEFINED> instruction: 0xf7fd6043
    69f4:	stmdals	ip, {fp, sp, lr, pc}
    69f8:	strbmi	r4, [fp], -sl, lsr #12
    69fc:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a00:	bicle	r2, r0, r0, lsl #16
    6a04:	ldrdcc	pc, [r8], r4
    6a08:	addsmi	fp, sp, #-1073741814	; 0xc000000a
    6a0c:			; <UNDEFINED> instruction: 0x4698bf9c
    6a10:	stmibvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    6a14:	stcls	8, cr13, [ip, #-732]	; 0xfffffd24
    6a18:	tstcs	r0, fp, asr #12
    6a1c:	tstls	r0, r2, asr #12
    6a20:			; <UNDEFINED> instruction: 0xf7fc4628
    6a24:	stmdacs	r0, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    6a28:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    6a2c:			; <UNDEFINED> instruction: 0xf8dddb15
    6a30:			; <UNDEFINED> instruction: 0x463a801c
    6a34:	strbmi	r9, [r1], -ip, lsl #26
    6a38:			; <UNDEFINED> instruction: 0xf7fc4628
    6a3c:	addmi	lr, r7, #44, 28	; 0x2c0
    6a40:	svcge	0x0067f43f
    6a44:			; <UNDEFINED> instruction: 0xf7fc4640
    6a48:			; <UNDEFINED> instruction: 0x4628ee1a
    6a4c:	mrc	7, 7, APSR_nzcv, cr8, cr12, {7}
    6a50:	stmlt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a54:	blt	4422c0 <fputs@plt+0x43e7c0>
    6a58:	stmdals	r7, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    6a5c:	mcr	7, 0, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    6a60:			; <UNDEFINED> instruction: 0xf7fc4628
    6a64:			; <UNDEFINED> instruction: 0xf7ffeeee
    6a68:			; <UNDEFINED> instruction: 0x4637b87e
    6a6c:	stmdami	r7, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    6a70:	stflss	f2, [r9, #-4]
    6a74:	vstmdbvs	r3!, {s8-s14}
    6a78:	ldrbtmi	r5, [sl], #-2095	; 0xfffff7d1
    6a7c:	ldmdavs	r8!, {r9, sl, ip, pc}
    6a80:	svc	0x0048f7fc
    6a84:	ldmlt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a88:	andeq	sp, r1, r4, lsr r3
    6a8c:	andeq	r0, r0, r8, ror r2
    6a90:	andeq	sp, r1, r8, lsr r2
    6a94:	strdeq	ip, [r1], -r6
    6a98:	svcmi	0x00f0e92d
    6a9c:	ldcmi	0, cr11, [ip, #-540]!	; 0xfffffde4
    6aa0:	movwls	r4, #13846	; 0x3616
    6aa4:	blmi	ed82bc <fputs@plt+0xed47bc>
    6aa8:	svcls	0x0010447d
    6aac:	pkhbtmi	r4, r8, r0, lsl #12
    6ab0:	stmiapl	fp!, {r9, sp}^
    6ab4:	ldmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
    6ab8:	ldmdavs	fp, {r0, r4, r9, fp, ip, sp, pc}
    6abc:			; <UNDEFINED> instruction: 0xf04f9305
    6ac0:			; <UNDEFINED> instruction: 0xf0160300
    6ac4:	bge	1450f0 <fputs@plt+0x1415f0>
    6ac8:			; <UNDEFINED> instruction: 0x46034639
    6acc:	movwls	r4, #9776	; 0x2630
    6ad0:			; <UNDEFINED> instruction: 0xff40f001
    6ad4:	cmple	r2, r0, lsl #16
    6ad8:	strmi	r4, [r3], -pc, lsr #20
    6adc:	ldrtmi	r4, [r9], -r5, lsl #12
    6ae0:			; <UNDEFINED> instruction: 0x4630447a
    6ae4:	blx	feac2b46 <fputs@plt+0xfeabf046>
    6ae8:			; <UNDEFINED> instruction: 0x46292234
    6aec:	stcne	6, cr4, [r0, #-516]!	; 0xfffffdfc
    6af0:	ldcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    6af4:	ldrtmi	r4, [r9], -r9, lsr #20
    6af8:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    6afc:	andhi	pc, r0, r4, asr #17
    6b00:			; <UNDEFINED> instruction: 0xf0164630
    6b04:			; <UNDEFINED> instruction: 0xf8ddfb9b
    6b08:	rscvs	r8, r7, r0, lsl r0
    6b0c:	streq	lr, [r1], -r4, asr #19
    6b10:			; <UNDEFINED> instruction: 0xf7fc4640
    6b14:	strmi	lr, [r3], -r8, asr #29
    6b18:			; <UNDEFINED> instruction: 0x61234640
    6b1c:			; <UNDEFINED> instruction: 0xffe6f002
    6b20:	stmdals	r4, {r0, r1, r9, sl, lr}
    6b24:			; <UNDEFINED> instruction: 0xf0036163
    6b28:	strmi	pc, [r3], -r7, lsl #16
    6b2c:	mvnvs	r4, r8, asr #12
    6b30:			; <UNDEFINED> instruction: 0xf820f003
    6b34:	stmib	r4, {r0, r1, r5, r6, r8, fp, sp, lr}^
    6b38:	lslvs	fp, sl, #20
    6b3c:	stmibvs	r3!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
    6b40:	bmi	5f3234 <fputs@plt+0x5ef734>
    6b44:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    6b48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b4c:	subsmi	r9, sl, r5, lsl #22
    6b50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b54:			; <UNDEFINED> instruction: 0x4628d119
    6b58:	pop	{r0, r1, r2, ip, sp, pc}
    6b5c:	ldmdbmi	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6b60:	ldmib	sp, {r0, sp}^
    6b64:			; <UNDEFINED> instruction: 0xf04f2302
    6b68:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
    6b6c:	ldcl	7, cr15, [r0], #1008	; 0x3f0
    6b70:	blls	100b14 <fputs@plt+0xfd014>
    6b74:	stmdbmi	ip, {r0, sp}
    6b78:	ldrbcc	pc, [pc, #79]!	; 6bcf <fputs@plt+0x30cf>	; <UNPREDICTABLE>
    6b7c:	movwls	r9, #2564	; 0xa04
    6b80:	blls	97d6c <fputs@plt+0x9426c>
    6b84:	stcl	7, cr15, [r4], #1008	; 0x3f0
    6b88:			; <UNDEFINED> instruction: 0xf7fce7db
    6b8c:	svclt	0x0000eeb0
    6b90:	andeq	r5, r3, r0, asr #5
    6b94:	andeq	r0, r0, r0, ror r2
    6b98:	andeq	sp, r1, r8, lsr r1
    6b9c:	andeq	sp, r1, r6, lsr #2
    6ba0:	andeq	r5, r3, r2, lsr #4
    6ba4:	andeq	sp, r1, sl, rrx
    6ba8:	strheq	sp, [r1], -r0
    6bac:	mvnsmi	lr, #737280	; 0xb4000
    6bb0:	cdpmi	0, 4, cr11, cr4, cr7, {4}
    6bb4:	stclmi	6, cr4, [r4, #-16]
    6bb8:	movwls	r4, #1150	; 0x47e
    6bbc:	bmi	10d8410 <fputs@plt+0x10d4910>
    6bc0:	ldrbtmi	r5, [sl], #-2421	; 0xfffff68b
    6bc4:	stmdavs	sp!, {r1, r2, r9, fp, sp, lr}
    6bc8:			; <UNDEFINED> instruction: 0xf04f9505
    6bcc:	ldmib	sp, {r8, sl}^
    6bd0:			; <UNDEFINED> instruction: 0xf8dd780e
    6bd4:	strmi	r9, [sp], -r4, asr #32
    6bd8:			; <UNDEFINED> instruction: 0xf890f018
    6bdc:	bmi	f33164 <fputs@plt+0xf2f664>
    6be0:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    6be4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6be8:	subsmi	r9, sl, r5, lsl #22
    6bec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6bf0:	andlt	sp, r7, r5, ror #2
    6bf4:	mvnshi	lr, #12386304	; 0xbd0000
    6bf8:	blmi	d8f420 <fputs@plt+0xd8b920>
    6bfc:	strtmi	r9, [r9], -r0, lsl #4
    6c00:	ldrbtmi	r4, [fp], #-2613	; 0xfffff5cb
    6c04:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    6c08:			; <UNDEFINED> instruction: 0xf878f018
    6c0c:	mvnle	r2, r0, lsl #16
    6c10:	blmi	c8f490 <fputs@plt+0xc8b990>
    6c14:	strtmi	r9, [r9], -r0, lsl #4
    6c18:	ldrbtmi	r4, [fp], #-2609	; 0xfffff5cf
    6c1c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    6c20:			; <UNDEFINED> instruction: 0xf86cf018
    6c24:			; <UNDEFINED> instruction: 0xf380fab0
    6c28:	svccs	0x0000095b
    6c2c:	movwcs	fp, #3848	; 0xf08
    6c30:			; <UNDEFINED> instruction: 0x4638b15b
    6c34:	stcl	7, cr15, [ip, #-1008]	; 0xfffffc10
    6c38:	ldrtmi	r4, [fp], -sl, lsr #20
    6c3c:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    6c40:	andls	r3, r0, r1
    6c44:			; <UNDEFINED> instruction: 0xf0184620
    6c48:	stmdacs	r0, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
    6c4c:			; <UNDEFINED> instruction: 0xf7fcd1c7
    6c50:			; <UNDEFINED> instruction: 0x4601ee18
    6c54:			; <UNDEFINED> instruction: 0xf0054648
    6c58:	strtmi	pc, [r9], -pc, lsr #19
    6c5c:	strtmi	r4, [r0], -r2, lsl #12
    6c60:	cdp2	0, 15, cr15, cr2, cr1, {0}
    6c64:			; <UNDEFINED> instruction: 0xf380fab0
    6c68:			; <UNDEFINED> instruction: 0xf1b8095b
    6c6c:	svclt	0x00080f00
    6c70:	blcs	f878 <fputs@plt+0xbd78>
    6c74:	blls	43af48 <fputs@plt+0x437448>
    6c78:	bmi	6d8524 <fputs@plt+0x6d4a24>
    6c7c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    6c80:	strbmi	r9, [r3], -r0, lsl #6
    6c84:			; <UNDEFINED> instruction: 0xf83af018
    6c88:	vmov.i64	d16, #0xffffff000000ff00
    6c8c:	b	108f8b0 <fputs@plt+0x108bdb0>
    6c90:	vsubl.u8	q11, d6, d6
    6c94:	b	10970b8 <fputs@plt+0x10935b8>
    6c98:	andcs	r4, r0, #201326592	; 0xc000000
    6c9c:	movwcs	lr, #6723	; 0x1a43
    6ca0:	stmib	sp, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    6ca4:	stmdacs	r0, {r0, r1, r8, r9, sp}
    6ca8:	andcs	sp, r8, #1073741862	; 0x40000026
    6cac:	bmi	3eb4b4 <fputs@plt+0x3e79b4>
    6cb0:	strtmi	sl, [r9], -r3, lsl #22
    6cb4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    6cb8:			; <UNDEFINED> instruction: 0xf820f018
    6cbc:			; <UNDEFINED> instruction: 0xf7fce78f
    6cc0:	svclt	0x0000ee16
    6cc4:			; <UNDEFINED> instruction: 0x000351b0
    6cc8:	andeq	r0, r0, r0, ror r2
    6ccc:	andeq	sp, r1, r2, asr #1
    6cd0:	andeq	r5, r3, r6, lsl #3
    6cd4:	andeq	sp, r1, sl, lsl #1
    6cd8:	andeq	sp, r1, lr, lsl #1
    6cdc:	andeq	ip, r1, r6, lsr #25
    6ce0:	andeq	sp, r1, r2, lsl #1
    6ce4:	andeq	sp, r1, r2, ror r0
    6ce8:	andeq	sp, r1, sl, lsr r0
    6cec:	andeq	sp, r1, r2, lsl r0
    6cf0:			; <UNDEFINED> instruction: 0x4604b570
    6cf4:			; <UNDEFINED> instruction: 0x460d4610
    6cf8:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    6cfc:	tstcc	r1, r1, lsr #16
    6d00:	strmi	r0, [r6], -r9, lsl #1
    6d04:			; <UNDEFINED> instruction: 0xf7fc6828
    6d08:	stmdavs	r2!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    6d0c:			; <UNDEFINED> instruction: 0x46031c51
    6d10:	eorvs	r6, r1, r8, lsr #32
    6d14:			; <UNDEFINED> instruction: 0xf8432000
    6d18:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    6d1c:	svcmi	0x00f0e92d
    6d20:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    6d24:	andcs	r8, r0, #2048	; 0x800
    6d28:	ldrtgt	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6d2c:			; <UNDEFINED> instruction: 0xf8df4605
    6d30:	ldrbtmi	r6, [ip], #1072	; 0x430
    6d34:	bne	44255c <fputs@plt+0x43ea5c>
    6d38:	sfmpl	f7, 1, [ip, #-692]!	; 0xfffffd4c
    6d3c:	svcge	0x001c447e
    6d40:	bleq	1b4317c <fputs@plt+0x1b3f67c>
    6d44:			; <UNDEFINED> instruction: 0xf8df9312
    6d48:			; <UNDEFINED> instruction: 0x9711341c
    6d4c:			; <UNDEFINED> instruction: 0xf85c460f
    6d50:	ldmdavs	fp, {r0, r1, ip, sp}
    6d54:	strcc	pc, [r4, #-2253]!	; 0xfffff733
    6d58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d5c:	ldrbcc	pc, [r8, #-2269]	; 0xfffff723	; <UNPREDICTABLE>
    6d60:			; <UNDEFINED> instruction: 0xf8dd961c
    6d64:	tstls	r3, #96, 10	; 0x18000000
    6d68:	ldrbcc	pc, [ip, #-2269]	; 0xfffff723	; <UNPREDICTABLE>
    6d6c:	tstls	r4, #22020096	; 0x1500000
    6d70:	movwls	sl, #44005	; 0xabe5
    6d74:			; <UNDEFINED> instruction: 0xf830f016
    6d78:	andcs	r4, r0, #34603008	; 0x2100000
    6d7c:	strtmi	r4, [r8], -r3, lsl #12
    6d80:			; <UNDEFINED> instruction: 0xf0169317
    6d84:	ldrtmi	pc, [r9], -r9, lsr #16	; <UNPREDICTABLE>
    6d88:	svcge	0x001a2200
    6d8c:	strtmi	r4, [r8], -r3, lsl #12
    6d90:			; <UNDEFINED> instruction: 0xf0169316
    6d94:	strtmi	pc, [r1], -r1, lsr #16
    6d98:	strmi	r2, [r3], -r0, lsl #4
    6d9c:	ldrmi	r4, [r8], r8, lsr #12
    6da0:			; <UNDEFINED> instruction: 0xf0169307
    6da4:			; <UNDEFINED> instruction: 0xf8cdf819
    6da8:			; <UNDEFINED> instruction: 0xf8dd8008
    6dac:	biccs	r8, r8, #40	; 0x28
    6db0:	bmi	ffb9956c <fputs@plt+0xffb95a6c>
    6db4:	tstls	r1, r9, ror r4
    6db8:			; <UNDEFINED> instruction: 0x4619447a
    6dbc:	andcs	r9, r0, #0, 4
    6dc0:	andcs	lr, r0, #3260416	; 0x31c000
    6dc4:	strmi	r2, [r6], -r1, lsl #4
    6dc8:	strls	r4, [r8], -r0, asr #12
    6dcc:	ldc	7, cr15, [lr, #-1008]	; 0xfffffc10
    6dd0:	ldrtmi	r4, [r8], -r7, ror #21
    6dd4:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
    6dd8:			; <UNDEFINED> instruction: 0xff8af7ff
    6ddc:			; <UNDEFINED> instruction: 0xf0402800
    6de0:	strbmi	r8, [r2], -r5, asr #2
    6de4:			; <UNDEFINED> instruction: 0x46384659
    6de8:			; <UNDEFINED> instruction: 0xff82f7ff
    6dec:	stmdacs	r0, {r2, r3, ip, pc}
    6df0:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
    6df4:			; <UNDEFINED> instruction: 0xf10d4adf
    6df8:	strtmi	r0, [r1], -r4, ror #16
    6dfc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    6e00:			; <UNDEFINED> instruction: 0xf0164643
    6e04:			; <UNDEFINED> instruction: 0x4606fa1b
    6e08:			; <UNDEFINED> instruction: 0xf0002800
    6e0c:			; <UNDEFINED> instruction: 0xf8d88124
    6e10:	blcs	12e18 <fputs@plt+0xf318>
    6e14:	strcs	sp, [r1], #-374	; 0xfffffe8a
    6e18:	cmncs	r4, r8, asr #5
    6e1c:	strls	r9, [r5], #-516	; 0xfffffdfc
    6e20:	subsmi	pc, ip, #-805306368	; 0xd0000000
    6e24:	cfmulsge	mvf9, mvf13, mvf0
    6e28:	strtmi	r9, [r8], -r3, lsl #4
    6e2c:	strls	r9, [r1], -r2, lsl #2
    6e30:	ldmib	r7, {r0, r4, r8, r9, fp, ip, pc}^
    6e34:			; <UNDEFINED> instruction: 0xf0032100
    6e38:			; <UNDEFINED> instruction: 0xf1b0fb67
    6e3c:	vmlsl.s8	q8, d0, d0
    6e40:			; <UNDEFINED> instruction: 0xf0008162
    6e44:			; <UNDEFINED> instruction: 0x46318152
    6e48:	movwcs	r4, #1576	; 0x628
    6e4c:			; <UNDEFINED> instruction: 0xf0024652
    6e50:	pkhtbmi	pc, r3, r3, asr #30	; <UNPREDICTABLE>
    6e54:			; <UNDEFINED> instruction: 0xf0002800
    6e58:	ldmdavs	lr!, {r0, r2, r5, r6, r8, pc}
    6e5c:	vcge.f32	d18, d0, d0
    6e60:			; <UNDEFINED> instruction: 0xf8d78120
    6e64:	strcs	r8, [r0], #-4
    6e68:	streq	lr, [r6], r8, lsl #22
    6e6c:	strbmi	r4, [r1], r5, asr #12
    6e70:	bleq	144fdc <fputs@plt+0x1414dc>
    6e74:			; <UNDEFINED> instruction: 0xf7fc3401
    6e78:	strbmi	lr, [lr, #-3116]	; 0xfffff3d4
    6e7c:	mvnsle	r4, r4, lsl #8
    6e80:			; <UNDEFINED> instruction: 0xf7fc4620
    6e84:	pkhbtmi	lr, r1, ip, lsl #26
    6e88:			; <UNDEFINED> instruction: 0xf0002800
    6e8c:	strcs	r8, [r0], #-348	; 0xfffffea4
    6e90:	bl	260f3c <fputs@plt+0x25d43c>
    6e94:			; <UNDEFINED> instruction: 0xf7fc0004
    6e98:			; <UNDEFINED> instruction: 0xf855ec7e
    6e9c:			; <UNDEFINED> instruction: 0xf7fc0b04
    6ea0:	strcc	lr, [r1], #-3096	; 0xfffff3e8
    6ea4:	strmi	r4, [r4], #-686	; 0xfffffd52
    6ea8:	strcs	sp, [r0, #-498]	; 0xfffffe0e
    6eac:	and	r4, r0, r3, asr #12
    6eb0:			; <UNDEFINED> instruction: 0xf853687b
    6eb4:	strcc	r0, [r1, #-37]	; 0xffffffdb
    6eb8:	bl	ff844eb0 <fputs@plt+0xff8413b0>
    6ebc:	addsmi	r6, sp, #3866624	; 0x3b0000
    6ec0:	ldmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
    6ec4:	bl	ff6c4ebc <fputs@plt+0xff6c13bc>
    6ec8:			; <UNDEFINED> instruction: 0xf8c39b13
    6ecc:	blls	4aeed4 <fputs@plt+0x4ab3d4>
    6ed0:	andlt	pc, r0, r3, asr #17
    6ed4:			; <UNDEFINED> instruction: 0xf8c39b14
    6ed8:	blls	56aee0 <fputs@plt+0x5673e0>
    6edc:	bmi	fe99ef54 <fputs@plt+0xfe99b454>
    6ee0:	ldrbtmi	r4, [sl], #-2976	; 0xfffff460
    6ee4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ee8:	strcc	pc, [r4, #-2269]!	; 0xfffff723
    6eec:			; <UNDEFINED> instruction: 0xf04f405a
    6ef0:			; <UNDEFINED> instruction: 0xf0400300
    6ef4:	stmdals	ip, {r1, r2, r5, r8, pc}
    6ef8:	sfmpl	f7, 1, [ip, #-52]!	; 0xffffffcc
    6efc:	blhi	c21f8 <fputs@plt+0xbe6f8>
    6f00:	svchi	0x00f0e8bd
    6f04:	movwls	r1, #39107	; 0x98c3
    6f08:	svclt	0x003c4298
    6f0c:	movwls	r9, #47884	; 0xbb0c
    6f10:	blmi	fe6bb7d4 <fputs@plt+0xfe6b7cd4>
    6f14:	ldrbtmi	r4, [fp], #-1722	; 0xfffff946
    6f18:	movwcs	r9, #782	; 0x30e
    6f1c:	blmi	fe62bb58 <fputs@plt+0xfe628058>
    6f20:	movwls	r4, #62587	; 0xf47b
    6f24:	ldrbtmi	r4, [fp], #-2967	; 0xfffff469
    6f28:	bcc	fe442750 <fputs@plt+0xfe43ec50>
    6f2c:	bne	442794 <fputs@plt+0x43ec94>
    6f30:			; <UNDEFINED> instruction: 0x46284632
    6f34:	blx	fe3c2f44 <fputs@plt+0xfe3bf444>
    6f38:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    6f3c:	blls	23d7d4 <fputs@plt+0x239cd4>
    6f40:	ldmibmi	r1, {r1, r4, r5, r9, sl, lr}
    6f44:	movwls	r2, #1
    6f48:	blls	1d8134 <fputs@plt+0x1d4634>
    6f4c:	bl	44f44 <fputs@plt+0x41444>
    6f50:	blcs	2db84 <fputs@plt+0x2a084>
    6f54:	rscshi	pc, r1, r0
    6f58:			; <UNDEFINED> instruction: 0xf7fc4630
    6f5c:	blls	281e4c <fputs@plt+0x27e34c>
    6f60:	strmi	r3, [r6], #-1
    6f64:	mvnle	r4, #-536870903	; 0xe0000009
    6f68:	ldrbmi	r9, [r7], -sp, lsl #22
    6f6c:			; <UNDEFINED> instruction: 0xf47f2b00
    6f70:	stmibmi	r6, {r1, r4, r6, r8, r9, sl, fp, sp, pc}
    6f74:	ldmib	sp, {r0, sp}^
    6f78:	ldrbtmi	r2, [r9], #-775	; 0xfffffcf9
    6f7c:	b	ffa44f74 <fputs@plt+0xffa41474>
    6f80:	msreq	CPSR_fc, #111	; 0x6f
    6f84:	str	r9, [sl, ip, lsl #6]!
    6f88:	ldmdbmi	ip, {r0, r2, r3, r9, ip, sp, lr, pc}^
    6f8c:	strbmi	r2, [r1], -r8, asr #7
    6f90:	strbmi	r4, [sl], -r8, lsr #12
    6f94:	blx	fe042ff4 <fputs@plt+0xfe03f4f4>
    6f98:	blle	1c90fa0 <fputs@plt+0x1c8d4a0>
    6f9c:	ldrbmi	r4, [r9], -sl, asr #12
    6fa0:			; <UNDEFINED> instruction: 0xf7ff4650
    6fa4:	strmi	pc, [r7], -r5, lsr #29
    6fa8:	cmple	pc, r0, lsl #16
    6fac:	biccs	r9, r8, #28672	; 0x7000
    6fb0:	stmdals	sl, {r0, r3, r4, r9, sl, lr}
    6fb4:	bls	3ab7c4 <fputs@plt+0x3a7cc4>
    6fb8:	bls	3eb7c4 <fputs@plt+0x3e7cc4>
    6fbc:	andcs	r9, r1, #0, 4
    6fc0:	stc	7, cr15, [r4], #-1008	; 0xfffffc10
    6fc4:	strtmi	r4, [r8], -r1, asr #12
    6fc8:	ldc2l	0, cr15, [r8], {21}
    6fcc:	blle	1c4e7e4 <fputs@plt+0x1c4ace4>
    6fd0:	subhi	pc, r0, sp, asr #17
    6fd4:	bhi	fe44283c <fputs@plt+0xfe43ed3c>
    6fd8:	strtmi	r2, [r1], -r0, lsl #4
    6fdc:			; <UNDEFINED> instruction: 0xf0154628
    6fe0:	andcs	pc, r4, #4016	; 0xfb0
    6fe4:			; <UNDEFINED> instruction: 0xf7fc4641
    6fe8:	ldmdblt	r0!, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    6fec:	strbmi	r2, [sl], -r8, asr #7
    6ff0:	strtmi	r4, [r8], -r1, lsr #12
    6ff4:	blx	1443054 <fputs@plt+0x143f554>
    6ff8:	blle	1091000 <fputs@plt+0x108d500>
    6ffc:	ldrbmi	r4, [r9], -sl, asr #12
    7000:			; <UNDEFINED> instruction: 0xf7ff4650
    7004:	bllt	fe2469e0 <fputs@plt+0xfe242ee0>
    7008:	strtmi	r3, [r1], -r1, lsl #14
    700c:			; <UNDEFINED> instruction: 0xf0154628
    7010:	cdpne	12, 0, cr15, cr4, cr5, {7}
    7014:			; <UNDEFINED> instruction: 0xf8dddae0
    7018:	svccs	0x00008040
    701c:	bmi	173b14c <fputs@plt+0x173764c>
    7020:	strtmi	r4, [r8], -r1, asr #12
    7024:			; <UNDEFINED> instruction: 0xf015447a
    7028:	mcrrne	15, 7, pc, r3, cr11	; <UNPREDICTABLE>
    702c:	andle	r4, lr, r1, lsl #12
    7030:	blle	12d1038 <fputs@plt+0x12cd538>
    7034:	strbmi	r2, [sl], -r8, asr #7
    7038:			; <UNDEFINED> instruction: 0xf0164628
    703c:	stmdacs	r0, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    7040:			; <UNDEFINED> instruction: 0x464adb1f
    7044:			; <UNDEFINED> instruction: 0x46504659
    7048:	mrc2	7, 2, pc, cr2, cr15, {7}
    704c:	blls	375614 <fputs@plt+0x371b14>
    7050:	movwls	r3, #54017	; 0xd301
    7054:	cdpmi	7, 4, cr14, cr15, cr0, {4}
    7058:			; <UNDEFINED> instruction: 0xf8c8230b
    705c:	movwcs	r3, #4096	; 0x1000
    7060:	movwls	r4, #46206	; 0xb47e
    7064:	movweq	pc, #45318	; 0xb106	; <UNPREDICTABLE>
    7068:	ldrb	r9, [r2, -r9, lsl #6]
    706c:	andcs	r4, r1, sl, asr #18
    7070:	movwcs	lr, #31197	; 0x79dd
    7074:			; <UNDEFINED> instruction: 0xf7fc4479
    7078:			; <UNDEFINED> instruction: 0xf06fea6c
    707c:	movwls	r0, #49931	; 0xc30b
    7080:			; <UNDEFINED> instruction: 0xf06fe72d
    7084:	movwls	r0, #49921	; 0xc301
    7088:			; <UNDEFINED> instruction: 0xf95ef018
    708c:	stmdbmi	r3, {r3, r8, r9, fp, ip, pc}^
    7090:	movwls	r4, #1586	; 0x632
    7094:	blls	1d8280 <fputs@plt+0x1d4780>
    7098:	andcs	r9, r1, r1
    709c:	b	1645094 <fputs@plt+0x1641594>
    70a0:	andcs	lr, r0, sp, lsl r7
    70a4:	stc	7, cr15, [sl], {252}	; 0xfc
    70a8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    70ac:	ldmdavs	r8!, {r0, r1, r3, r6, ip, lr, pc}^
    70b0:	str	r2, [r7, -r0, lsl #8]
    70b4:	andcs	r4, r1, sl, lsr r9
    70b8:	movwcs	lr, #31197	; 0x79dd
    70bc:	strteq	pc, [r9], #-111	; 0xffffff91
    70c0:			; <UNDEFINED> instruction: 0x96004479
    70c4:			; <UNDEFINED> instruction: 0xf7fc940c
    70c8:	str	lr, [r8, -r4, asr #20]
    70cc:			; <UNDEFINED> instruction: 0xf93cf018
    70d0:	blls	2195a8 <fputs@plt+0x215aa8>
    70d4:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    70d8:	andls	r9, r1, r0, lsl #12
    70dc:			; <UNDEFINED> instruction: 0xf7fc2001
    70e0:			; <UNDEFINED> instruction: 0xf06fea38
    70e4:	movwls	r0, #49924	; 0xc304
    70e8:			; <UNDEFINED> instruction: 0xf018e6f9
    70ec:	stmdbmi	lr!, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    70f0:	bls	5edd50 <fputs@plt+0x5ea250>
    70f4:	andls	r4, r0, r9, ror r4
    70f8:			; <UNDEFINED> instruction: 0xf06f4620
    70fc:	strls	r0, [ip], #-1045	; 0xfffffbeb
    7100:	b	9c50f8 <fputs@plt+0x9c15f8>
    7104:	andcs	lr, r0, fp, ror #13
    7108:	movweq	pc, #16495	; 0x406f	; <UNPREDICTABLE>
    710c:			; <UNDEFINED> instruction: 0xf018930c
    7110:	stmdbmi	r6!, {r0, r1, r3, r4, r8, fp, ip, sp, lr, pc}
    7114:	bls	5edd74 <fputs@plt+0x5ea274>
    7118:	andls	r4, r0, r9, ror r4
    711c:			; <UNDEFINED> instruction: 0xf7fc4620
    7120:			; <UNDEFINED> instruction: 0xe6dcea18
    7124:	strtmi	r4, [r0], -r2, lsr #18
    7128:	andscc	lr, r6, #3620864	; 0x374000
    712c:			; <UNDEFINED> instruction: 0xf7fc4479
    7130:			; <UNDEFINED> instruction: 0xf06fea10
    7134:	movwls	r0, #49931	; 0xc30b
    7138:			; <UNDEFINED> instruction: 0xf06fe6d1
    713c:	movwls	r0, #49921	; 0xc301
    7140:			; <UNDEFINED> instruction: 0xf7fce6cd
    7144:	ldmdbmi	fp, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    7148:	ldmib	sp, {r0, sp}^
    714c:	ldrbtmi	r3, [r9], #-534	; 0xfffffdea
    7150:	ldmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7154:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    7158:	strb	r9, [r0], ip, lsl #6
    715c:	andeq	r5, r3, r6, lsr r0
    7160:	andeq	pc, r1, r4, asr #25
    7164:	andeq	r0, r0, r0, ror r2
    7168:	andeq	ip, r1, r4, lsr #30
    716c:	andeq	ip, r1, r0, lsr pc
    7170:	muleq	r2, r2, sl
    7174:	strdeq	ip, [r1], -r2
    7178:	andeq	r4, r3, r6, lsl #29
    717c:	andeq	ip, r1, r2, asr #27
    7180:	andeq	ip, r1, r8, asr #27
    7184:	andeq	ip, r1, sl, lsl #29
    7188:			; <UNDEFINED> instruction: 0x0001cdb4
    718c:	andeq	ip, r1, sl, lsl #29
    7190:	muleq	r1, r4, sp
    7194:	andeq	sp, r1, r0, lsr #5
    7198:	andeq	ip, r1, r8, asr #27
    719c:	ldrdeq	ip, [r1], -r8
    71a0:	andeq	ip, r1, r4, ror ip
    71a4:	andeq	ip, r1, sl, ror #25
    71a8:	andeq	ip, r1, r4, ror #27
    71ac:	muleq	r1, r4, sp
    71b0:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    71b4:	andeq	ip, r1, sl, ror #27
    71b8:	addlt	fp, r4, r0, ror r5
    71bc:	stcmi	14, cr4, [r3, #-136]!	; 0xffffff78
    71c0:	ldmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    71c4:	bmi	8941f0 <fputs@plt+0x8906f0>
    71c8:			; <UNDEFINED> instruction: 0x460e5975
    71cc:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    71d0:			; <UNDEFINED> instruction: 0xf04f9503
    71d4:	strls	r0, [r0], #-1280	; 0xfffffb00
    71d8:			; <UNDEFINED> instruction: 0xf0174605
    71dc:	stclne	13, cr15, [r2], {143}	; 0x8f
    71e0:	strmi	sp, [r4], -ip, lsr #32
    71e4:	andcs	fp, r4, #224, 18	; 0x380000
    71e8:	bls	22b9f0 <fputs@plt+0x227ef0>
    71ec:	ldrtmi	sl, [r1], -r2, lsl #22
    71f0:	blt	518a98 <fputs@plt+0x514f98>
    71f4:	strls	r4, [r2], #-2583	; 0xfffff5e9
    71f8:			; <UNDEFINED> instruction: 0xf017447a
    71fc:	stclne	13, cr15, [r3], {127}	; 0x7f
    7200:	andsle	r4, fp, r4, lsl #12
    7204:	bmi	53586c <fputs@plt+0x531d6c>
    7208:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    720c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7210:	subsmi	r9, sl, r3, lsl #22
    7214:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7218:			; <UNDEFINED> instruction: 0x4620d113
    721c:	ldcllt	0, cr11, [r0, #-16]!
    7220:	strmi	r4, [r2], -lr, lsl #18
    7224:	ldrbtmi	r2, [r9], #-1
    7228:	ldmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    722c:	stmdbmi	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7230:	andcs	r4, r1, r2, lsl #12
    7234:			; <UNDEFINED> instruction: 0xf7fc4479
    7238:	strb	lr, [r4, ip, lsl #19]!
    723c:	ldreq	pc, [fp], #-111	; 0xffffff91
    7240:			; <UNDEFINED> instruction: 0xf7fce7e1
    7244:	svclt	0x0000eb54
    7248:	andeq	r4, r3, r8, lsr #23
    724c:	andeq	r0, r0, r0, ror r2
    7250:	andeq	pc, r1, r4, lsr r8	; <UNPREDICTABLE>
    7254:	andeq	ip, r1, r4, lsr #28
    7258:	andeq	r4, r3, lr, asr fp
    725c:	andeq	ip, r1, lr, asr #26
    7260:	andeq	ip, r1, r4, ror sp
    7264:			; <UNDEFINED> instruction: 0x4619b5f0
    7268:	ldrmi	r4, [sp], -sl, lsr #28
    726c:	addlt	r4, r5, sl, lsr #22
    7270:			; <UNDEFINED> instruction: 0x4614447e
    7274:	andcs	r4, r0, #16, 12	; 0x1000000
    7278:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    727c:			; <UNDEFINED> instruction: 0xf04f9303
    7280:			; <UNDEFINED> instruction: 0xf0150300
    7284:	stmdacs	r0, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    7288:	blge	7b37c <fputs@plt+0x7787c>
    728c:	strtmi	r4, [r9], -sl, ror #12
    7290:			; <UNDEFINED> instruction: 0xf0004620
    7294:			; <UNDEFINED> instruction: 0x4606fe93
    7298:	bmi	835f40 <fputs@plt+0x832440>
    729c:	strtmi	sl, [r9], -r2, lsl #22
    72a0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    72a4:			; <UNDEFINED> instruction: 0xffcaf015
    72a8:	bmi	773830 <fputs@plt+0x76fd30>
    72ac:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    72b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    72b4:	subsmi	r9, sl, r3, lsl #22
    72b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    72bc:	ldrtmi	sp, [r0], -r8, lsr #2
    72c0:	ldcllt	0, cr11, [r0, #20]!
    72c4:	ldclne	15, cr9, [fp], #-8
    72c8:	bmi	5bb720 <fputs@plt+0x5b7c20>
    72cc:	strtmi	r4, [r0], -r9, lsr #12
    72d0:			; <UNDEFINED> instruction: 0xf015447a
    72d4:	andcc	pc, r1, r5, lsr #28
    72d8:	ldmdami	r3, {r0, r1, r2, r5, r6, r7, r9, fp, ip, lr, pc}
    72dc:	ldrbtmi	r4, [r8], #-1598	; 0xfffff9c2
    72e0:	bl	19452d8 <fputs@plt+0x19417d8>
    72e4:	ldmdami	r1, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    72e8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    72ec:			; <UNDEFINED> instruction: 0xf7fc4478
    72f0:			; <UNDEFINED> instruction: 0xe7daeb5e
    72f4:			; <UNDEFINED> instruction: 0xf04f480e
    72f8:	ldrbtmi	r3, [r8], #-1791	; 0xfffff901
    72fc:	bl	15c52f4 <fputs@plt+0x15c17f4>
    7300:	stmdami	ip, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7304:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    7308:			; <UNDEFINED> instruction: 0xf7fc4478
    730c:			; <UNDEFINED> instruction: 0xe7cceb50
    7310:	b	ffb45308 <fputs@plt+0xffb41808>
    7314:	strdeq	r4, [r3], -r8
    7318:	andeq	r0, r0, r0, ror r2
    731c:	andeq	ip, r1, sl, ror sp
    7320:			; <UNDEFINED> instruction: 0x00034aba
    7324:	andeq	ip, r1, r8, ror #21
    7328:	andeq	ip, r1, r6, asr sp
    732c:	andeq	ip, r1, r0, lsl #26
    7330:	andeq	ip, r1, lr, lsl #26
    7334:	andeq	ip, r1, ip, asr #25
    7338:	svcmi	0x00f0e92d
    733c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    7340:	ldrtmi	r8, [r9], r2, lsl #22
    7344:	strmi	r4, [lr], -ip, lsr #31
    7348:			; <UNDEFINED> instruction: 0x46194610
    734c:			; <UNDEFINED> instruction: 0x4615447f
    7350:			; <UNDEFINED> instruction: 0x461cb0b5
    7354:	blge	431b98 <fputs@plt+0x42e098>
    7358:	cdpmi	6, 10, cr9, cr8, cr12, {0}
    735c:	ldmdavs	r6!, {r1, r2, r3, r4, r5, r7, r8, fp, ip, lr}
    7360:			; <UNDEFINED> instruction: 0xf04f9633
    7364:	cdpls	6, 4, cr0, cr0, cr0, {0}
    7368:	cdpls	6, 4, cr9, cr2, cr10, {0}
    736c:	cdpls	6, 4, cr9, cr3, cr8, {0}
    7370:			; <UNDEFINED> instruction: 0xf000960b
    7374:	andls	pc, r7, r3, lsr #28
    7378:			; <UNDEFINED> instruction: 0xf0402800
    737c:			; <UNDEFINED> instruction: 0x46218132
    7380:	strtmi	r9, [r8], -r7, lsl #20
    7384:	stc2	0, cr15, [r8, #-84]!	; 0xffffffac
    7388:	strmi	r4, [r3], r1, lsr #12
    738c:			; <UNDEFINED> instruction: 0xf0154628
    7390:			; <UNDEFINED> instruction: 0xee08faf5
    7394:	vmovne	s8, fp
    7398:	bls	107e178 <fputs@plt+0x107a678>
    739c:	blmi	fe618cdc <fputs@plt+0xfe6151dc>
    73a0:			; <UNDEFINED> instruction: 0xf8df2a00
    73a4:	ldrbtmi	r8, [fp], #-608	; 0xfffffda0
    73a8:	subslt	pc, ip, #14614528	; 0xdf0000
    73ac:	movwcs	fp, #3848	; 0xf08
    73b0:	blmi	fe5abfdc <fputs@plt+0xfe5a84dc>
    73b4:	ldrbtmi	r4, [fp], #1272	; 0x4f8
    73b8:	movwls	r4, #54395	; 0xd47b
    73bc:	teqlt	r6, sp
    73c0:	andcs	r4, r9, #56, 12	; 0x3800000
    73c4:			; <UNDEFINED> instruction: 0xf7fc4659
    73c8:	stmdacs	r0, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    73cc:	strtmi	sp, [r1], -sp, rrx
    73d0:			; <UNDEFINED> instruction: 0xf0154628
    73d4:	vmlane.f64	d15, d4, d3
    73d8:	andcs	sp, r0, #88064	; 0x15800
    73dc:	strtmi	r4, [r8], -r1, lsr #12
    73e0:	ldc2l	0, cr15, [sl], #84	; 0x54
    73e4:	strbmi	r2, [r1], -r4, lsl #4
    73e8:			; <UNDEFINED> instruction: 0xf7fc4607
    73ec:	stmdacs	r0, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
    73f0:	strmi	sp, [r2], -r5, ror #3
    73f4:	strtmi	r4, [r8], -r1, lsr #12
    73f8:	bvc	401b74 <fputs@plt+0x3fe074>
    73fc:	stc2l	0, cr15, [ip], #84	; 0x54
    7400:			; <UNDEFINED> instruction: 0x4621aa15
    7404:	strtmi	r4, [r8], -r1, lsl #13
    7408:	blx	fe943414 <fputs@plt+0xfe93f914>
    740c:			; <UNDEFINED> instruction: 0xf0402800
    7410:	blge	8e7788 <fputs@plt+0x8e3c88>
    7414:			; <UNDEFINED> instruction: 0x4651aa13
    7418:	ldrtmi	r9, [r8], -r0, lsl #4
    741c:	movwls	r9, #23061	; 0x5a15
    7420:	blx	124342e <fputs@plt+0x123f92e>
    7424:	andls	r9, r6, r5, lsl #22
    7428:			; <UNDEFINED> instruction: 0xf0402800
    742c:			; <UNDEFINED> instruction: 0xf8df80c1
    7430:	strtmi	sl, [r1], -r0, ror #3
    7434:	qadd16mi	r9, r8, r3
    7438:			; <UNDEFINED> instruction: 0x970044fa
    743c:			; <UNDEFINED> instruction: 0xf0174652
    7440:	stmdacs	r0, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    7444:	svcls	0x0006d0c3
    7448:	strtmi	r4, [r1], -r6, lsl #12
    744c:	ldrtmi	r4, [sl], -r8, lsr #12
    7450:	stc2l	0, cr15, [r2], {21}
    7454:	ldrtmi	r9, [r0], -r5
    7458:			; <UNDEFINED> instruction: 0xff76f017
    745c:	blls	159a18 <fputs@plt+0x155f18>
    7460:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
    7464:	andcs	r9, r1, r0
    7468:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    746c:	cfmsub32	mvax0, mvfx3, mvfx8, mvfx3
    7470:			; <UNDEFINED> instruction: 0x464a3a10
    7474:	addshi	pc, r3, r0
    7478:	andcs	r4, r1, r7, ror #18
    747c:			; <UNDEFINED> instruction: 0xf7fc4479
    7480:			; <UNDEFINED> instruction: 0xf06fe868
    7484:	movwls	r0, #29444	; 0x7304
    7488:	blmi	1719e20 <fputs@plt+0x1716320>
    748c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7490:	blls	ce1500 <fputs@plt+0xcdda00>
    7494:			; <UNDEFINED> instruction: 0xf04f405a
    7498:			; <UNDEFINED> instruction: 0xf0400300
    749c:	stmdals	r7, {r1, r3, r5, r7, pc}
    74a0:	ldc	0, cr11, [sp], #212	; 0xd4
    74a4:	pop	{r1, r8, r9, fp, pc}
    74a8:	blls	22b470 <fputs@plt+0x227970>
    74ac:	beq	15438e8 <fputs@plt+0x153fde8>
    74b0:	ldrtmi	r4, [r1], -sl, lsr #12
    74b4:	strls	r4, [r0], #-1616	; 0xfffff9b0
    74b8:	blls	26c0c8 <fputs@plt+0x2685c8>
    74bc:			; <UNDEFINED> instruction: 0x970fe9dd
    74c0:	cdp	3, 1, cr9, cr8, cr1, {0}
    74c4:			; <UNDEFINED> instruction: 0xf7ff3a10
    74c8:	strmi	pc, [r2], -r7, ror #21
    74cc:			; <UNDEFINED> instruction: 0x4621b9f8
    74d0:			; <UNDEFINED> instruction: 0xf0154628
    74d4:	ldmdbge	r2, {r0, r7, sl, fp, ip, sp, lr, pc}
    74d8:	subls	pc, ip, sp, asr #17
    74dc:	tstls	r0, r1, lsl fp
    74e0:	ldrls	r2, [r4, -r1, lsl #4]
    74e4:	pkhbtmi	sl, r4, r3, lsl #18
    74e8:	usatmi	r9, #1, ip, lsl #16
    74ec:	ldrbmi	r6, [r0], -r7, lsl #17
    74f0:			; <UNDEFINED> instruction: 0x460747b8
    74f4:	stmdbmi	sl, {r3, r4, r5, r6, r8, ip, sp, pc}^
    74f8:	andls	r4, r0, sl, asr #12
    74fc:	cdp	0, 1, cr2, cr8, cr1, {0}
    7500:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
    7504:	stmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7508:			; <UNDEFINED> instruction: 0xf43f3702
    750c:			; <UNDEFINED> instruction: 0xf04faf60
    7510:	movwls	r3, #29695	; 0x73ff
    7514:	blls	3013fc <fputs@plt+0x2fd8fc>
    7518:	andls	r4, r2, r1, lsr #12
    751c:	strls	r4, [r1, -r8, lsr #12]
    7520:	blls	2ac134 <fputs@plt+0x2a8634>
    7524:	ldmib	sp, {r8, r9, ip, pc}^
    7528:			; <UNDEFINED> instruction: 0xf7ff2311
    752c:			; <UNDEFINED> instruction: 0x4607fb3f
    7530:	strmi	fp, [r6], -r8, lsr #3
    7534:	svclt	0x00043603
    7538:	tsteq	fp, #111	; 0x6f	; <UNPREDICTABLE>
    753c:	adcle	r9, r3, r7, lsl #6
    7540:			; <UNDEFINED> instruction: 0xff02f017
    7544:			; <UNDEFINED> instruction: 0xee184937
    7548:			; <UNDEFINED> instruction: 0x464a3a10
    754c:			; <UNDEFINED> instruction: 0xf04f4479
    7550:	strls	r3, [r7], #-1279	; 0xfffffb01
    7554:	andcs	r9, r1, r0
    7558:	svc	0x00faf7fb
    755c:	ldmdals	r1, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
    7560:	stm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7564:	bls	358df0 <fputs@plt+0x3552f0>
    7568:			; <UNDEFINED> instruction: 0x4628463b
    756c:	mcr2	0, 3, pc, cr6, cr5, {0}	; <UNPREDICTABLE>
    7570:	andsls	r9, r6, ip, lsl #18
    7574:			; <UNDEFINED> instruction: 0xf43f2900
    7578:	blls	733228 <fputs@plt+0x72f728>
    757c:	ldmvs	fp, {r4, r6, r9, sl, lr}^
    7580:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    7584:	svcge	0x0023f43f
    7588:	strmi	r4, [r6], -r7, lsr #18
    758c:	bcc	442df4 <fputs@plt+0x43f2f4>
    7590:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    7594:	strls	r2, [r7], -r1
    7598:	svc	0x00daf7fb
    759c:	stmdbmi	r3!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    75a0:	ldrbtmi	r2, [r9], #-1
    75a4:	svc	0x00d4f7fb
    75a8:	tsteq	fp, #111	; 0x6f	; <UNPREDICTABLE>
    75ac:	strb	r9, [fp, -r7, lsl #6]!
    75b0:			; <UNDEFINED> instruction: 0x464b491f
    75b4:	bhi	42bf0 <fputs@plt+0x3f0f0>
    75b8:	bls	54f5c4 <fputs@plt+0x54bac4>
    75bc:			; <UNDEFINED> instruction: 0xf06f4479
    75c0:	strls	r0, [r7], #-1116	; 0xfffffba4
    75c4:	svc	0x00c4f7fb
    75c8:	ldmdbmi	sl, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    75cc:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    75d0:	andcs	r3, r1, r0, lsl sl
    75d4:			; <UNDEFINED> instruction: 0xf7fb4479
    75d8:			; <UNDEFINED> instruction: 0xf06fefbc
    75dc:	movwls	r0, #29441	; 0x7301
    75e0:	ldmdami	r5, {r1, r4, r6, r8, r9, sl, sp, lr, pc}
    75e4:	mvnscc	pc, #79	; 0x4f
    75e8:	ldrbtmi	r9, [r8], #-775	; 0xfffffcf9
    75ec:	ldmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75f0:			; <UNDEFINED> instruction: 0xf7fce74a
    75f4:	svclt	0x0000e97c
    75f8:	andeq	r4, r3, ip, lsl sl
    75fc:	andeq	r0, r0, r0, ror r2
    7600:			; <UNDEFINED> instruction: 0x0001e1b6
    7604:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    7608:	muleq	r1, r2, sp
    760c:	andeq	ip, r1, r8, ror #16
    7610:	andeq	ip, r1, ip, asr #16
    7614:	andeq	ip, r1, sl, ror ip
    7618:	muleq	r1, r0, ip
    761c:	ldrdeq	r4, [r3], -ip
    7620:	andeq	ip, r1, r2, asr ip
    7624:	andeq	ip, r1, r4, asr #24
    7628:	andeq	ip, r1, r6, asr #24
    762c:	andeq	ip, r1, sl, ror #22
    7630:	ldrdeq	ip, [r1], -r8
    7634:	andeq	ip, r1, ip, ror sl
    7638:	andeq	ip, r1, r2, lsl #20
    763c:	svcmi	0x00f0e92d
    7640:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    7644:	strmi	r8, [lr], -r2, lsl #22
    7648:	ldrmi	r4, [r0], -r5, lsr #24
    764c:			; <UNDEFINED> instruction: 0x461f4693
    7650:	addlt	r4, r5, ip, ror r4
    7654:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx1
    7658:	ldmib	sp, {r4, r9, fp, lr}^
    765c:			; <UNDEFINED> instruction: 0xf8dd8910
    7660:			; <UNDEFINED> instruction: 0xf015a048
    7664:	mcrne	14, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    7668:	strtmi	sp, [r1], -sl, lsr #22
    766c:			; <UNDEFINED> instruction: 0xf0154658
    7670:	vmlane.f16	s30, s9, s10	; <UNPREDICTABLE>
    7674:	ands	sp, ip, r4, lsl #20
    7678:			; <UNDEFINED> instruction: 0xf9b0f015
    767c:	blle	60ee94 <fputs@plt+0x60b394>
    7680:	ldrtmi	r4, [r1], -r3, lsr #12
    7684:			; <UNDEFINED> instruction: 0x4628465a
    7688:	andge	pc, ip, sp, asr #17
    768c:	andls	pc, r8, sp, asr #17
    7690:	andhi	pc, r4, sp, asr #17
    7694:			; <UNDEFINED> instruction: 0xf7ff9700
    7698:	strtmi	pc, [r1], -r5, ror #27
    769c:	ldrbmi	r4, [r8], -r3, lsl #12
    76a0:	blcs	18f18 <fputs@plt+0x15418>
    76a4:	strtmi	sp, [r0], -r8, ror #1
    76a8:	ldc	0, cr11, [sp], #20
    76ac:	pop	{r1, r8, r9, fp, pc}
    76b0:	strcs	r8, [r0], #-4080	; 0xfffff010
    76b4:	andlt	r4, r5, r0, lsr #12
    76b8:	blhi	c29b4 <fputs@plt+0xbeeb4>
    76bc:	svchi	0x00f0e8bd
    76c0:	mcr2	0, 2, pc, cr2, cr7, {0}	; <UNPREDICTABLE>
    76c4:	vnmls.f16	s8, s16, s14
    76c8:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    76cc:	andcs	r4, r1, r3, lsl #12
    76d0:	svc	0x003ef7fb
    76d4:	andlt	r4, r5, r0, lsr #12
    76d8:	blhi	c29d4 <fputs@plt+0xbeed4>
    76dc:	svchi	0x00f0e8bd
    76e0:	andeq	ip, r1, r0, asr #2
    76e4:	andeq	ip, r1, lr, asr #1
    76e8:	svcmi	0x00f0e92d
    76ec:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    76f0:	strmi	r8, [sl], -r4, lsl #22
    76f4:	pkhbtmi	r4, r3, lr, lsl #31
    76f8:	cfmadd32	mvax1, mvfx4, mvfx9, mvfx8
    76fc:	bmi	fe751f44 <fputs@plt+0xfe74e444>
    7700:	ldrbtmi	fp, [pc], #-159	; 7708 <fputs@plt+0x3c08>
    7704:	movwls	r4, #21626	; 0x547a
    7708:	blmi	fe6d8ff4 <fputs@plt+0xfe6d54f4>
    770c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7710:			; <UNDEFINED> instruction: 0xf04f931d
    7714:	ldmib	sp, {r8, r9}^
    7718:	movwls	r4, #17196	; 0x432c
    771c:	movwls	r9, #27438	; 0x6b2e
    7720:	mrc2	0, 4, pc, cr10, cr5, {0}
    7724:	vmull.p8	<illegal reg q8.5>, d0, d6
    7728:	ldrtmi	r8, [r1], -sl, lsl #2
    772c:			; <UNDEFINED> instruction: 0xf0154628
    7730:	vmlane.f16	s30, s14, s11	; <UNPREDICTABLE>
    7734:	strtmi	sp, [r0], pc, lsr #22
    7738:	bvs	442fa4 <fputs@plt+0x43f4a4>
    773c:	strls	lr, [r4], #-2525	; 0xfffff623
    7740:			; <UNDEFINED> instruction: 0xa018f8dd
    7744:	ldrtmi	lr, [r9], -r5
    7748:			; <UNDEFINED> instruction: 0xf0154628
    774c:	vmlsne.f16	s30, s14, s14	; <UNPREDICTABLE>
    7750:	ldrtmi	sp, [fp], -r0, lsr #22
    7754:	ldrtmi	r4, [r1], -sl, lsr #12
    7758:			; <UNDEFINED> instruction: 0xf8cd4658
    775c:			; <UNDEFINED> instruction: 0xf8cda00c
    7760:			; <UNDEFINED> instruction: 0xf8cd9008
    7764:	strls	r8, [r0], #-4
    7768:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    776c:	rscle	r2, sl, r0, lsl #16
    7770:	bmi	fe098f90 <fputs@plt+0xfe095490>
    7774:	ldrbtmi	r4, [sl], #-2944	; 0xfffff480
    7778:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    777c:	subsmi	r9, sl, sp, lsl fp
    7780:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7784:	rscshi	pc, r1, r0, asr #32
    7788:	andslt	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
    778c:	blhi	142a88 <fputs@plt+0x13ef88>
    7790:	svchi	0x00f0e8bd
    7794:			; <UNDEFINED> instruction: 0xf1bb4644
    7798:			; <UNDEFINED> instruction: 0xf0000f00
    779c:	cdpmi	0, 7, cr8, cr8, cr8, {5}
    77a0:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    77a4:			; <UNDEFINED> instruction: 0xf0154631
    77a8:	mcrne	14, 0, pc, cr1, cr7, {2}	; <UNPREDICTABLE>
    77ac:	sbcshi	pc, r1, r0, asr #5
    77b0:			; <UNDEFINED> instruction: 0xf0154628
    77b4:			; <UNDEFINED> instruction: 0xf1b0f8e3
    77b8:	vmlal.s8	q8, d0, d0
    77bc:	bmi	1c67a24 <fputs@plt+0x1c63f24>
    77c0:	blmi	1c527c8 <fputs@plt+0x1c4ecc8>
    77c4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    77c8:	movwcs	fp, #3848	; 0xf08
    77cc:	bcs	442ff4 <fputs@plt+0x43f4f4>
    77d0:	bmi	1bac3f4 <fputs@plt+0x1ba88f4>
    77d4:	ldrbtmi	r4, [sl], #-2926	; 0xfffff492
    77d8:	mcr	4, 0, r4, cr9, cr11, {3}
    77dc:	vmov	s17, r2
    77e0:	andcs	r3, r0, #144, 20	; 0x90000
    77e4:	strtmi	r4, [r8], -r1, asr #12
    77e8:	blx	ffdc3844 <fputs@plt+0xffdbfd44>
    77ec:	strmi	r4, [r1], r1, asr #12
    77f0:			; <UNDEFINED> instruction: 0xf0154628
    77f4:	cdpne	8, 0, cr15, cr4, cr3, {6}
    77f8:	rsbs	sp, r0, r0, lsl sl
    77fc:	bne	fe443064 <fputs@plt+0xfe43f564>
    7800:			; <UNDEFINED> instruction: 0x464b463a
    7804:			; <UNDEFINED> instruction: 0xf7fb2001
    7808:	strcc	lr, [r2], -r4, lsr #29
    780c:	addshi	pc, r4, r0, asr #32
    7810:	strtmi	r4, [r8], -r1, lsr #12
    7814:			; <UNDEFINED> instruction: 0xf8e2f015
    7818:	blle	180f030 <fputs@plt+0x180b530>
    781c:	strtmi	r2, [r1], -r0, lsl #4
    7820:			; <UNDEFINED> instruction: 0xf0154628
    7824:	andcs	pc, r9, #888832	; 0xd9000
    7828:	bne	443090 <fputs@plt+0x43f590>
    782c:	ldmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7830:	stmdacs	r0, {r1, r9, sl, lr}
    7834:	strtmi	sp, [r1], -ip, ror #3
    7838:			; <UNDEFINED> instruction: 0xf0154628
    783c:	blge	306378 <fputs@plt+0x302878>
    7840:	movwls	sl, #10764	; 0x2a0c
    7844:	blge	2ac04c <fputs@plt+0x2a854c>
    7848:	movwls	r4, #5666	; 0x1622
    784c:	blge	259158 <fputs@plt+0x255658>
    7850:	strtmi	r4, [r8], -r7, lsl #12
    7854:	blx	18c5858 <fputs@plt+0x18c1d58>
    7858:	cmnle	sp, r0, lsl #16
    785c:			; <UNDEFINED> instruction: 0xf10d9b04
    7860:			; <UNDEFINED> instruction: 0x462a0a3c
    7864:			; <UNDEFINED> instruction: 0x46504659
    7868:	movwls	r9, #9216	; 0x2400
    786c:	movwls	r9, #6919	; 0x1b07
    7870:			; <UNDEFINED> instruction: 0xf7ff464b
    7874:	stmdacs	r0, {r0, r4, r8, fp, ip, sp, lr, pc}
    7878:	ldmdbls	r6, {r1, r2, r3, r4, r6, r8, ip, lr, pc}
    787c:	blge	3720bc <fputs@plt+0x36e5bc>
    7880:	ldrbmi	r9, [r0], -r0, lsl #4
    7884:	stmvs	lr, {r2, r3, r9, fp, ip, pc}
    7888:	ldrmi	r9, [r0, r9, lsl #18]!
    788c:	stmdals	r9, {r1, r2, r9, sl, lr}
    7890:	mrc	7, 7, APSR_nzcv, cr4, cr11, {7}
    7894:			; <UNDEFINED> instruction: 0xd1b12e00
    7898:	strtmi	r9, [r1], -r6, lsl #28
    789c:	strtmi	r9, [r8], -fp, lsl #20
    78a0:	strls	r9, [r3], -sl, lsl #22
    78a4:	stmib	sp, {r0, r2, r9, sl, fp, ip, pc}^
    78a8:	ldmib	sp, {r0, r9, ip, sp}^
    78ac:	strls	r2, [r0], -sp, lsl #6
    78b0:			; <UNDEFINED> instruction: 0xf97cf7ff
    78b4:	mvnlt	r4, r6, lsl #12
    78b8:	svclt	0x00081cc6
    78bc:	ldreq	pc, [fp], -pc, rrx
    78c0:	svcge	0x0057f43f
    78c4:	stc2l	0, cr15, [r0, #-92]	; 0xffffffa4
    78c8:			; <UNDEFINED> instruction: 0x464b4932
    78cc:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    78d0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    78d4:	andcs	r9, r1, r0
    78d8:	mrc	7, 1, APSR_nzcv, cr10, cr11, {7}
    78dc:	strbmi	lr, [r1], -r9, asr #14
    78e0:			; <UNDEFINED> instruction: 0xf0154628
    78e4:			; <UNDEFINED> instruction: 0xf1b0f87b
    78e8:			; <UNDEFINED> instruction: 0xf6bf0800
    78ec:			; <UNDEFINED> instruction: 0x2600af7a
    78f0:	stmdals	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    78f4:	mcr	7, 6, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    78f8:			; <UNDEFINED> instruction: 0xf7fb980a
    78fc:	strtmi	lr, [r1], -r0, asr #29
    7900:	bcs	fe44316c <fputs@plt+0xfe43f66c>
    7904:			; <UNDEFINED> instruction: 0x46284633
    7908:	ldc2	0, cr15, [r8], {21}
    790c:	bne	443178 <fputs@plt+0x43f678>
    7910:	stmdbcs	r0, {r4, ip, pc}
    7914:	svcge	0x007cf43f
    7918:			; <UNDEFINED> instruction: 0x46509b16
    791c:			; <UNDEFINED> instruction: 0x479868db
    7920:			; <UNDEFINED> instruction: 0xf43f2800
    7924:	ldmdbmi	ip, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    7928:	strbmi	r4, [fp], -r6, lsl #12
    792c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    7930:			; <UNDEFINED> instruction: 0xf7fb2001
    7934:	ldr	lr, [ip, -lr, lsl #28]
    7938:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    793c:			; <UNDEFINED> instruction: 0xf017e719
    7940:	ldmdbmi	r6, {r0, r1, r8, sl, fp, ip, sp, lr, pc}
    7944:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    7948:	andcs	r4, r1, r3, lsl #12
    794c:	mcr	7, 0, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    7950:			; <UNDEFINED> instruction: 0xf017e70f
    7954:	ldmdbmi	r2, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    7958:			; <UNDEFINED> instruction: 0xf06f4632
    795c:	ldrbtmi	r0, [r9], #-1537	; 0xfffff9ff
    7960:	andcs	r4, r1, r3, lsl #12
    7964:	ldcl	7, cr15, [r4, #1004]!	; 0x3ec
    7968:			; <UNDEFINED> instruction: 0xf7fbe703
    796c:	svclt	0x0000efc0
    7970:	andeq	ip, r1, lr, lsl #1
    7974:	andeq	r4, r3, r4, ror #12
    7978:	andeq	r0, r0, r0, ror r2
    797c:	strdeq	r4, [r3], -r2
    7980:	andeq	ip, r1, r6, lsr r5
    7984:	andeq	ip, r1, r4, lsl #19
    7988:	andeq	ip, r1, lr, asr sl
    798c:	andeq	ip, r1, sl, asr #8
    7990:	andeq	ip, r1, r4, asr sl
    7994:	andeq	ip, r1, r2, asr #17
    7998:	andeq	ip, r1, r6, lsr r9
    799c:	andeq	fp, r1, r2, asr lr
    79a0:	andeq	fp, r1, sl, lsr lr
    79a4:			; <UNDEFINED> instruction: 0x4611b538
    79a8:			; <UNDEFINED> instruction: 0xf0014605
    79ac:	bicslt	pc, r8, r3, asr #25
    79b0:	strmi	r4, [r4], -r1, lsl #12
    79b4:	strtmi	r2, [r8], -r0, lsl #4
    79b8:	blx	3c3a14 <fputs@plt+0x3bff14>
    79bc:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
    79c0:	andcs	r4, r1, r2, lsl #12
    79c4:	stcl	7, cr15, [r4, #1004]	; 0x3ec
    79c8:	strtmi	r4, [r8], -r1, lsr #12
    79cc:	ldc2l	0, cr15, [sl, #-8]
    79d0:	ldfltd	f3, [r8, #-0]
    79d4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    79d8:	svc	0x00e8f7fb
    79dc:	strtmi	r4, [r8], -r1, lsr #12
    79e0:	ldrhtmi	lr, [r8], -sp
    79e4:	blt	1dc39f8 <fputs@plt+0x1dbfef8>
    79e8:	rscscc	pc, pc, pc, asr #32
    79ec:	svclt	0x0000bd38
    79f0:	strdeq	ip, [r1], -sl
    79f4:	andeq	ip, r1, lr, lsl #18
    79f8:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    79fc:	ldrbtmi	fp, [ip], #1328	; 0x530
    7a00:	addlt	r4, r3, sl, lsl sp
    7a04:			; <UNDEFINED> instruction: 0x466b461c
    7a08:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    7a0c:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    7a10:	streq	pc, [r0, #-79]	; 0xffffffb1
    7a14:			; <UNDEFINED> instruction: 0xf0154615
    7a18:	mvnslt	pc, r1, lsl ip	; <UNPREDICTABLE>
    7a1c:	stmdbcs	r4, {r8, fp, ip, pc}
    7a20:	addne	sp, r9, r3, lsl r8
    7a24:	stmdavs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    7a28:	andeq	pc, r0, pc, asr #32
    7a2c:	blt	277694 <fputs@plt+0x273b94>
    7a30:	bmi	3dfabc <fputs@plt+0x3dbfbc>
    7a34:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    7a38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7a3c:	subsmi	r9, sl, r1, lsl #22
    7a40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a44:	andlt	sp, r3, sp, lsl #2
    7a48:	stmdbmi	sl, {r4, r5, r8, sl, fp, ip, sp, pc}
    7a4c:	andcs	r4, r1, sl, lsr #12
    7a50:			; <UNDEFINED> instruction: 0xf7fb4479
    7a54:			; <UNDEFINED> instruction: 0xf04fed7e
    7a58:			; <UNDEFINED> instruction: 0xe7ea30ff
    7a5c:	rscscc	pc, pc, pc, asr #32
    7a60:			; <UNDEFINED> instruction: 0xf7fbe7e7
    7a64:	svclt	0x0000ef44
    7a68:	andeq	r4, r3, sl, ror #6
    7a6c:	andeq	r0, r0, r0, ror r2
    7a70:	andeq	r4, r3, r2, lsr r3
    7a74:			; <UNDEFINED> instruction: 0x0001c8bc
    7a78:	blmi	61a2dc <fputs@plt+0x6167dc>
    7a7c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    7a80:	strmi	fp, [r4], -r2, lsl #1
    7a84:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    7a88:	ldrtmi	r4, [r2], -lr, ror #12
    7a8c:	movwls	r6, #6171	; 0x181b
    7a90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a94:			; <UNDEFINED> instruction: 0xf0149500
    7a98:	mcrne	15, 0, pc, cr1, cr5, {0}	; <UNPREDICTABLE>
    7a9c:	and	sp, fp, r9, lsl #20
    7aa0:	ldrtmi	r2, [r2], -r1, lsl #22
    7aa4:	svclt	0x00084620
    7aa8:			; <UNDEFINED> instruction: 0xf0143501
    7aac:	cdpne	15, 0, cr15, cr1, cr11, {0}
    7ab0:	blls	3e6c0 <fputs@plt+0x3abc0>
    7ab4:	vldmiale	r3!, {d18-d17}
    7ab8:	blmi	21a2e4 <fputs@plt+0x2167e4>
    7abc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7ac0:	blls	61b30 <fputs@plt+0x5e030>
    7ac4:			; <UNDEFINED> instruction: 0xf04f405a
    7ac8:	mrsle	r0, LR_svc
    7acc:	andlt	r4, r2, r8, lsr #12
    7ad0:			; <UNDEFINED> instruction: 0xf7fbbd70
    7ad4:	svclt	0x0000ef0c
    7ad8:	andeq	r4, r3, sl, ror #5
    7adc:	andeq	r0, r0, r0, ror r2
    7ae0:	andeq	r4, r3, ip, lsr #5
    7ae4:			; <UNDEFINED> instruction: 0x4614b510
    7ae8:	ldrd	pc, [r8], #-143	; 0xffffff71
    7aec:			; <UNDEFINED> instruction: 0xf8dfb082
    7af0:	ldrbtmi	ip, [lr], #72	; 0x48
    7af4:			; <UNDEFINED> instruction: 0x466b4a11
    7af8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7afc:			; <UNDEFINED> instruction: 0xf8dc447a
    7b00:			; <UNDEFINED> instruction: 0xf8cdc000
    7b04:			; <UNDEFINED> instruction: 0xf04fc004
    7b08:			; <UNDEFINED> instruction: 0xf0150c00
    7b0c:	bmi	346970 <fputs@plt+0x342e70>
    7b10:	blx	fec18d00 <fputs@plt+0xfec15200>
    7b14:	eorvs	pc, r0, r0, lsl #7
    7b18:	subsmi	r0, r8, #1490944	; 0x16c000
    7b1c:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    7b20:	blls	61b90 <fputs@plt+0x5e090>
    7b24:			; <UNDEFINED> instruction: 0xf04f405a
    7b28:	mrsle	r0, SP_irq
    7b2c:	ldclt	0, cr11, [r0, #-8]
    7b30:	mrc	7, 6, APSR_nzcv, cr12, cr11, {7}
    7b34:	andeq	r4, r3, r6, ror r2
    7b38:	andeq	r0, r0, r0, ror r2
    7b3c:			; <UNDEFINED> instruction: 0x0001bdb8
    7b40:	andeq	r4, r3, r8, asr r2
    7b44:			; <UNDEFINED> instruction: 0x4614b510
    7b48:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7b4c:			; <UNDEFINED> instruction: 0xf8dfb082
    7b50:	ldrbtmi	ip, [lr], #92	; 0x5c
    7b54:			; <UNDEFINED> instruction: 0x466b4a16
    7b58:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7b5c:			; <UNDEFINED> instruction: 0xf8dc447a
    7b60:			; <UNDEFINED> instruction: 0xf8cdc000
    7b64:			; <UNDEFINED> instruction: 0xf04fc004
    7b68:			; <UNDEFINED> instruction: 0xf0150c00
    7b6c:			; <UNDEFINED> instruction: 0xb1a8fb67
    7b70:	blcs	12e778 <fputs@plt+0x12ac78>
    7b74:	stmdavs	r3, {r0, r1, r2, r3, r8, ip, lr, pc}
    7b78:	blt	6cfb80 <fputs@plt+0x6cc080>
    7b7c:	bmi	35fc10 <fputs@plt+0x35c110>
    7b80:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    7b84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b88:	subsmi	r9, sl, r1, lsl #22
    7b8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7b90:	andlt	sp, r2, r7, lsl #2
    7b94:			; <UNDEFINED> instruction: 0xf06fbd10
    7b98:	ldrb	r0, [r0, r1]!
    7b9c:	rscscc	pc, pc, pc, asr #32
    7ba0:			; <UNDEFINED> instruction: 0xf7fbe7ed
    7ba4:	svclt	0x0000eea4
    7ba8:	andeq	r4, r3, r6, lsl r2
    7bac:	andeq	r0, r0, r0, ror r2
    7bb0:	ldrdeq	ip, [r1], -r0
    7bb4:	andeq	r4, r3, r6, ror #3
    7bb8:	svcmi	0x00f0e92d
    7bbc:	ldclmi	6, cr4, [r8, #-60]	; 0xffffffc4
    7bc0:	mrrcmi	0, 8, fp, r8, cr5
    7bc4:	ldrbtmi	r4, [sp], #-1542	; 0xfffff9fa
    7bc8:	andcs	r4, r1, r7, asr r9
    7bcc:	stmdbpl	ip!, {r0, r4, r7, r9, sl, lr}
    7bd0:			; <UNDEFINED> instruction: 0x469b4479
    7bd4:	beq	244010 <fputs@plt+0x240510>
    7bd8:	strls	r6, [r3], #-2084	; 0xfffff7dc
    7bdc:	streq	pc, [r0], #-79	; 0xffffffb1
    7be0:	ldc	7, cr15, [r6], #1004	; 0x3ec
    7be4:			; <UNDEFINED> instruction: 0x46394a51
    7be8:			; <UNDEFINED> instruction: 0x46534630
    7bec:			; <UNDEFINED> instruction: 0xf015447a
    7bf0:	stmdacs	r0, {r0, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    7bf4:	addhi	pc, sp, r0
    7bf8:	strmi	r4, [r2], -sp, asr #18
    7bfc:	ldrbtmi	r2, [r9], #-1
    7c00:	stc	7, cr15, [r6], #1004	; 0x3ec
    7c04:	movwcs	r4, #2635	; 0xa4b
    7c08:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    7c0c:			; <UNDEFINED> instruction: 0xf0154630
    7c10:	bmi	128686c <fputs@plt+0x1282d6c>
    7c14:	ldrtmi	r2, [r9], -r0, lsl #6
    7c18:	sxtab16mi	r4, r0, sl, ror #8
    7c1c:			; <UNDEFINED> instruction: 0xf0154630
    7c20:	strmi	pc, [r4], -sp, lsl #22
    7c24:	svceq	0x0000f1b8
    7c28:	stmdbmi	r4, {r0, r2, ip, lr, pc}^
    7c2c:	andcs	r4, r1, r2, asr #12
    7c30:			; <UNDEFINED> instruction: 0xf7fb4479
    7c34:	smlawblt	r4, lr, ip, lr
    7c38:	andcs	r4, r1, r1, asr #18
    7c3c:			; <UNDEFINED> instruction: 0xf7fb4479
    7c40:	andcs	lr, sl, r8, lsl #25
    7c44:	ldc	7, cr15, [ip], {251}	; 0xfb
    7c48:	movwcs	r4, #2622	; 0xa3e
    7c4c:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    7c50:			; <UNDEFINED> instruction: 0xf0154630
    7c54:	teqlt	r8, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    7c58:			; <UNDEFINED> instruction: 0x465b493b
    7c5c:	strbmi	r9, [sl], -r0
    7c60:	andcs	r4, r1, r9, ror r4
    7c64:	ldcl	7, cr15, [r4], #-1004	; 0xfffffc14
    7c68:			; <UNDEFINED> instruction: 0x46534a38
    7c6c:			; <UNDEFINED> instruction: 0x46304639
    7c70:			; <UNDEFINED> instruction: 0xf015447a
    7c74:	strmi	pc, [r4], -r3, ror #21
    7c78:	eorsle	r2, lr, r0, lsl #16
    7c7c:			; <UNDEFINED> instruction: 0x465b4934
    7c80:	strbmi	r9, [sl], -r2, lsl #26
    7c84:	andcs	r4, r1, r9, ror r4
    7c88:	stcl	7, cr15, [r2], #-1004	; 0xfffffc14
    7c8c:	stcle	13, cr2, [sp, #-0]
    7c90:	ldrdlt	pc, [r0], #143	; 0x8f
    7c94:	strtmi	r3, [r5], #-3329	; 0xfffff2ff
    7c98:	ldrbtmi	r3, [fp], #3073	; 0xc01
    7c9c:	svccs	0x0001f814
    7ca0:	andcs	r4, r1, r9, asr r6
    7ca4:	mrrc	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    7ca8:	mvnsle	r4, ip, lsr #5
    7cac:			; <UNDEFINED> instruction: 0xf7fb200a
    7cb0:			; <UNDEFINED> instruction: 0xf1b8ec68
    7cb4:	andle	r0, pc, r0, lsl #30
    7cb8:	strbmi	r4, [sl], -r7, lsr #18
    7cbc:	ldrbtmi	r2, [r9], #-1
    7cc0:	mcrr	7, 15, pc, r6, cr11	; <UNPREDICTABLE>
    7cc4:			; <UNDEFINED> instruction: 0x46394652
    7cc8:			; <UNDEFINED> instruction: 0xf7ff4630
    7ccc:	orrlt	pc, r0, fp, lsr pc	; <UNPREDICTABLE>
    7cd0:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    7cd4:	mcr	7, 3, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    7cd8:	blmi	49a564 <fputs@plt+0x496a64>
    7cdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7ce0:	blls	e1d50 <fputs@plt+0xde250>
    7ce4:			; <UNDEFINED> instruction: 0xf04f405a
    7ce8:	tstle	r7, r0, lsl #6
    7cec:	pop	{r0, r2, ip, sp, pc}
    7cf0:	stmdals	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7cf4:	ldc2	0, cr15, [r2, #-12]
    7cf8:	ldmdbmi	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7cfc:			; <UNDEFINED> instruction: 0x464a465b
    7d00:	ldrbtmi	r2, [r9], #-1
    7d04:	stc	7, cr15, [r4], #-1004	; 0xfffffc14
    7d08:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    7d0c:	mcr	7, 2, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    7d10:	ldmdami	r6, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    7d14:			; <UNDEFINED> instruction: 0xf7fb4478
    7d18:	ldrb	lr, [sp, sl, asr #28]
    7d1c:	stcl	7, cr15, [r6, #1004]!	; 0x3ec
    7d20:	andeq	r4, r3, r2, lsr #3
    7d24:	andeq	r0, r0, r0, ror r2
    7d28:	andeq	ip, r1, r8, ror #14
    7d2c:	andeq	fp, r1, r4, lsl #23
    7d30:	andeq	r2, r2, sl, lsr r8
    7d34:	andeq	ip, r1, r6, lsl r0
    7d38:	andeq	ip, r1, r4, lsr r7
    7d3c:	andeq	ip, r1, ip, lsr r7
    7d40:	andeq	ip, r1, r4, lsr r7
    7d44:	andeq	fp, r1, sl, asr #31
    7d48:	andeq	ip, r1, ip, lsl r7
    7d4c:	andeq	ip, r1, r4, lsl r0
    7d50:	andeq	ip, r1, ip, lsl #14
    7d54:	andeq	ip, r1, r6, lsl r7
    7d58:	strdeq	ip, [r1], -sl
    7d5c:	ldrdeq	ip, [r1], -r2
    7d60:	andeq	r4, r3, ip, lsl #1
    7d64:	andeq	ip, r1, lr, lsl #13
    7d68:	muleq	r1, sl, r6
    7d6c:	andeq	ip, r1, r4, asr #12
    7d70:	mvnsmi	lr, sp, lsr #18
    7d74:	andcs	r4, r0, #24117248	; 0x1700000
    7d78:	strmi	r4, [r5], -lr, lsl #12
    7d7c:			; <UNDEFINED> instruction: 0xf82cf015
    7d80:	andcs	r4, r4, #245760	; 0x3c000
    7d84:			; <UNDEFINED> instruction: 0x46044479
    7d88:	mcr	7, 3, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    7d8c:	stmdbmi	sp, {r7, r8, ip, sp, pc}
    7d90:	andcs	r4, r9, #32, 12	; 0x2000000
    7d94:			; <UNDEFINED> instruction: 0xf7fb4479
    7d98:	tstlt	r8, lr, asr lr
    7d9c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7da0:	ldrtmi	r4, [sl], -r9, lsl #22
    7da4:			; <UNDEFINED> instruction: 0x46284631
    7da8:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
    7dac:			; <UNDEFINED> instruction: 0xe70341f0
    7db0:	ldrtmi	r4, [sl], -r6, lsl #22
    7db4:			; <UNDEFINED> instruction: 0x46284631
    7db8:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
    7dbc:			; <UNDEFINED> instruction: 0xe6fb41f0
    7dc0:	andeq	ip, r1, ip, lsr #32
    7dc4:			; <UNDEFINED> instruction: 0x0001c3b4
    7dc8:	andeq	ip, r1, ip, lsr #12
    7dcc:	andeq	ip, r1, r4, lsl r6
    7dd0:			; <UNDEFINED> instruction: 0x460db538
    7dd4:	strmi	r4, [r4], -r6, lsl #18
    7dd8:			; <UNDEFINED> instruction: 0xf0154479
    7ddc:	vmovne.16	d1[0], pc
    7de0:	strtmi	sp, [sl], -r5, lsl #22
    7de4:	pop	{r5, r9, sl, lr}
    7de8:			; <UNDEFINED> instruction: 0xf0154038
    7dec:	ldclt	8, cr11, [r8, #-612]!	; 0xfffffd9c
    7df0:			; <UNDEFINED> instruction: 0x0001b9b8
    7df4:			; <UNDEFINED> instruction: 0x4614b510
    7df8:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7dfc:			; <UNDEFINED> instruction: 0xf8dfb082
    7e00:	ldrbtmi	ip, [lr], #84	; 0x54
    7e04:			; <UNDEFINED> instruction: 0x466b4a14
    7e08:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7e0c:			; <UNDEFINED> instruction: 0xf8dc447a
    7e10:			; <UNDEFINED> instruction: 0xf8cdc000
    7e14:			; <UNDEFINED> instruction: 0xf04fc004
    7e18:			; <UNDEFINED> instruction: 0xf0150c00
    7e1c:	orrlt	pc, r0, pc, lsl #20
    7e20:			; <UNDEFINED> instruction: 0xff2ef003
    7e24:	andcs	r4, r0, r3, lsl #12
    7e28:	bmi	323ebc <fputs@plt+0x3203bc>
    7e2c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7e30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7e34:	subsmi	r9, sl, r1, lsl #22
    7e38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7e3c:	andlt	sp, r2, r6, lsl #2
    7e40:	mvnscs	fp, #16, 26	; 0x400
    7e44:	rscscc	pc, pc, pc, asr #32
    7e48:	strb	r7, [lr, r3, lsr #32]!
    7e4c:	stcl	7, cr15, [lr, #-1004]	; 0xfffffc14
    7e50:	andeq	r3, r3, r6, ror #30
    7e54:	andeq	r0, r0, r0, ror r2
    7e58:	andeq	sp, r1, r0, lsr sl
    7e5c:	andeq	r3, r3, sl, lsr pc
    7e60:			; <UNDEFINED> instruction: 0x4614b510
    7e64:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7e68:			; <UNDEFINED> instruction: 0xf8dfb082
    7e6c:	ldrbtmi	ip, [lr], #84	; 0x54
    7e70:			; <UNDEFINED> instruction: 0x466b4a14
    7e74:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7e78:			; <UNDEFINED> instruction: 0xf8dc447a
    7e7c:			; <UNDEFINED> instruction: 0xf8cdc000
    7e80:			; <UNDEFINED> instruction: 0xf04fc004
    7e84:			; <UNDEFINED> instruction: 0xf0150c00
    7e88:	ldrdlt	pc, [r0, r9]
    7e8c:			; <UNDEFINED> instruction: 0xff06f003
    7e90:	andcs	r4, r0, r3, lsl #12
    7e94:	bmi	323f28 <fputs@plt+0x320428>
    7e98:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7e9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ea0:	subsmi	r9, sl, r1, lsl #22
    7ea4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7ea8:	andlt	sp, r2, r6, lsl #2
    7eac:	mvnscs	fp, #16, 26	; 0x400
    7eb0:	rscscc	pc, pc, pc, asr #32
    7eb4:	strb	r7, [lr, r3, lsr #32]!
    7eb8:	ldc	7, cr15, [r8, #-1004]	; 0xfffffc14
    7ebc:	strdeq	r3, [r3], -sl
    7ec0:	andeq	r0, r0, r0, ror r2
    7ec4:	andeq	fp, r1, r4, lsr #21
    7ec8:	andeq	r3, r3, lr, asr #29
    7ecc:			; <UNDEFINED> instruction: 0x4614b510
    7ed0:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7ed4:			; <UNDEFINED> instruction: 0xf8dfb082
    7ed8:	ldrbtmi	ip, [lr], #84	; 0x54
    7edc:			; <UNDEFINED> instruction: 0x466b4a14
    7ee0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7ee4:			; <UNDEFINED> instruction: 0xf8dc447a
    7ee8:			; <UNDEFINED> instruction: 0xf8cdc000
    7eec:			; <UNDEFINED> instruction: 0xf04fc004
    7ef0:			; <UNDEFINED> instruction: 0xf0150c00
    7ef4:	orrlt	pc, r0, r3, lsr #19
    7ef8:	cdp2	0, 13, cr15, cr14, cr3, {0}
    7efc:	andcs	r4, r0, r3, lsl #12
    7f00:	bmi	323f94 <fputs@plt+0x320494>
    7f04:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7f08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f0c:	subsmi	r9, sl, r1, lsl #22
    7f10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7f14:	andlt	sp, r2, r6, lsl #2
    7f18:	mvnscs	fp, #16, 26	; 0x400
    7f1c:	rscscc	pc, pc, pc, asr #32
    7f20:	strb	r7, [lr, r3, lsr #32]!
    7f24:	stcl	7, cr15, [r2], #1004	; 0x3ec
    7f28:	andeq	r3, r3, lr, lsl #29
    7f2c:	andeq	r0, r0, r0, ror r2
    7f30:	andeq	lr, r1, r0, ror #21
    7f34:	andeq	r3, r3, r2, ror #28
    7f38:			; <UNDEFINED> instruction: 0x4614b510
    7f3c:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7f40:			; <UNDEFINED> instruction: 0xf8dfb082
    7f44:	ldrbtmi	ip, [lr], #84	; 0x54
    7f48:			; <UNDEFINED> instruction: 0x466b4a14
    7f4c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7f50:			; <UNDEFINED> instruction: 0xf8dc447a
    7f54:			; <UNDEFINED> instruction: 0xf8cdc000
    7f58:			; <UNDEFINED> instruction: 0xf04fc004
    7f5c:			; <UNDEFINED> instruction: 0xf0150c00
    7f60:	orrlt	pc, r0, sp, ror #18
    7f64:	cdp2	0, 11, cr15, cr6, cr3, {0}
    7f68:	andcs	r4, r0, r3, lsl #12
    7f6c:	bmi	324000 <fputs@plt+0x320500>
    7f70:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7f74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f78:	subsmi	r9, sl, r1, lsl #22
    7f7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7f80:	andlt	sp, r2, r6, lsl #2
    7f84:	mvnscs	fp, #16, 26	; 0x400
    7f88:	rscscc	pc, pc, pc, asr #32
    7f8c:	strb	r7, [lr, r3, lsr #32]!
    7f90:	stc	7, cr15, [ip], #1004	; 0x3ec
    7f94:	andeq	r3, r3, r2, lsr #28
    7f98:	andeq	r0, r0, r0, ror r2
    7f9c:	ldrdeq	fp, [r1], -r4
    7fa0:	strdeq	r3, [r3], -r6
    7fa4:	bmi	597f8 <fputs@plt+0x55cf8>
    7fa8:	str	r4, [r5, #-1146]!	; 0xfffffb86
    7fac:	andeq	fp, r1, r8, lsl #19
    7fb0:	bmi	59804 <fputs@plt+0x55d04>
    7fb4:	ldr	r4, [pc, #-1146]	; 7b42 <fputs@plt+0x4042>
    7fb8:	andeq	fp, r1, r4, lsl #19
    7fbc:			; <UNDEFINED> instruction: 0x4615b530
    7fc0:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7fc4:			; <UNDEFINED> instruction: 0xf8dfb083
    7fc8:			; <UNDEFINED> instruction: 0x461cc054
    7fcc:	bmi	5193cc <fputs@plt+0x5158cc>
    7fd0:			; <UNDEFINED> instruction: 0xf85e466b
    7fd4:	ldrbtmi	ip, [sl], #-12
    7fd8:	ldrdgt	pc, [r0], -ip
    7fdc:	andgt	pc, r4, sp, asr #17
    7fe0:	stceq	0, cr15, [r0], {79}	; 0x4f
    7fe4:			; <UNDEFINED> instruction: 0xf92af015
    7fe8:	cmnlt	r0, r8, lsr #32
    7fec:	andcs	r9, r0, r0, lsl #20
    7ff0:	bmi	320080 <fputs@plt+0x31c580>
    7ff4:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7ff8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ffc:	subsmi	r9, sl, r1, lsl #22
    8000:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8004:	andlt	sp, r3, r5, lsl #2
    8008:			; <UNDEFINED> instruction: 0x4602bd30
    800c:	rscscc	pc, pc, pc, asr #32
    8010:			; <UNDEFINED> instruction: 0xf7fbe7ee
    8014:	svclt	0x0000ec6c
    8018:	muleq	r3, ip, sp
    801c:	andeq	r0, r0, r0, ror r2
    8020:	andeq	lr, r1, sl, lsr #20
    8024:	andeq	r3, r3, r2, ror sp
    8028:			; <UNDEFINED> instruction: 0x4614b538
    802c:	movwcs	r4, #2571	; 0xa0b
    8030:			; <UNDEFINED> instruction: 0xf015447a
    8034:	cmnlt	r0, r3, lsl #18	; <UNPREDICTABLE>
    8038:	andcs	r6, r0, r1, lsl #16
    803c:	strcs	pc, [r7, #-961]	; 0xfffffc3f
    8040:	andmi	pc, r7, #67108867	; 0x4000003
    8044:	b	10cb878 <fputs@plt+0x10c7d78>
    8048:	b	10e0c54 <fputs@plt+0x10dd154>
    804c:	b	10d8c68 <fputs@plt+0x10d5168>
    8050:	eorvs	r2, r3, r2, lsl #6
    8054:			; <UNDEFINED> instruction: 0xf06fbd38
    8058:	ldclt	0, cr0, [r8, #-4]!
    805c:	andeq	fp, r1, r4, lsl #21
    8060:			; <UNDEFINED> instruction: 0x4614b538
    8064:	movwcs	r4, #2571	; 0xa0b
    8068:			; <UNDEFINED> instruction: 0xf015447a
    806c:	cmnlt	r0, r7, ror #17	; <UNPREDICTABLE>
    8070:	andcs	r6, r0, r1, lsl #16
    8074:	strcs	pc, [r7, #-961]	; 0xfffffc3f
    8078:	andmi	pc, r7, #67108867	; 0x4000003
    807c:	b	10cb8b0 <fputs@plt+0x10c7db0>
    8080:	b	10e0c8c <fputs@plt+0x10dd18c>
    8084:	b	10d8ca0 <fputs@plt+0x10d51a0>
    8088:	eorvs	r2, r3, r2, lsl #6
    808c:			; <UNDEFINED> instruction: 0xf06fbd38
    8090:	ldclt	0, cr0, [r8, #-4]!
    8094:	andeq	fp, r1, r8, lsl fp
    8098:			; <UNDEFINED> instruction: 0x4614b538
    809c:	movwcs	r4, #2571	; 0xa0b
    80a0:			; <UNDEFINED> instruction: 0xf015447a
    80a4:	cmnlt	r0, fp, asr #17	; <UNPREDICTABLE>
    80a8:	andcs	r6, r0, r1, lsl #16
    80ac:	strcs	pc, [r7, #-961]	; 0xfffffc3f
    80b0:	andmi	pc, r7, #67108867	; 0x4000003
    80b4:	b	10cb8e8 <fputs@plt+0x10c7de8>
    80b8:	b	10e0cc4 <fputs@plt+0x10dd1c4>
    80bc:	b	10d8cd8 <fputs@plt+0x10d51d8>
    80c0:	eorvs	r2, r3, r2, lsl #6
    80c4:			; <UNDEFINED> instruction: 0xf06fbd38
    80c8:	ldclt	0, cr0, [r8, #-4]!
    80cc:	andeq	fp, r1, r0, lsr #20
    80d0:			; <UNDEFINED> instruction: 0x4614b538
    80d4:	movwcs	r4, #2571	; 0xa0b
    80d8:			; <UNDEFINED> instruction: 0xf015447a
    80dc:	cmnlt	r0, pc, lsr #17	; <UNPREDICTABLE>
    80e0:	andcs	r6, r0, r1, lsl #16
    80e4:	strcs	pc, [r7, #-961]	; 0xfffffc3f
    80e8:	andmi	pc, r7, #67108867	; 0x4000003
    80ec:	b	10cb920 <fputs@plt+0x10c7e20>
    80f0:	b	10e0cfc <fputs@plt+0x10dd1fc>
    80f4:	b	10d8d10 <fputs@plt+0x10d5210>
    80f8:	eorvs	r2, r3, r2, lsl #6
    80fc:			; <UNDEFINED> instruction: 0xf06fbd38
    8100:	ldclt	0, cr0, [r8, #-4]!
    8104:	andeq	fp, r1, r4, asr #30
    8108:	mvnsmi	lr, sp, lsr #18
    810c:	stcmi	6, cr4, [fp], #-120	; 0xffffff88
    8110:	blmi	af4328 <fputs@plt+0xaf0828>
    8114:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    8118:			; <UNDEFINED> instruction: 0x4617447c
    811c:	strmi	r4, [sp], -r2, asr #12
    8120:	strmi	r5, [r4], -r3, ror #17
    8124:	movwls	r6, #14363	; 0x381b
    8128:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    812c:			; <UNDEFINED> instruction: 0xff98f7ff
    8130:			; <UNDEFINED> instruction: 0x4642b1b8
    8134:	strtmi	r4, [r0], -r9, lsr #12
    8138:			; <UNDEFINED> instruction: 0xff76f7ff
    813c:	stmdavs	r2!, {r4, r6, r8, r9, fp, ip, sp, pc}^
    8140:			; <UNDEFINED> instruction: 0xf3c29b01
    8144:	vmull.u8	q9, d2, d7
    8148:	cdpeq	0, 1, cr4, cr1, cr7, {0}
    814c:	tstvs	r2, r1, asr #20
    8150:	tstmi	ip, r1, asr #20
    8154:	tstcs	r0, r1, asr #20
    8158:			; <UNDEFINED> instruction: 0xf0213103
    815c:	ldrmi	r0, [r9], #-259	; 0xfffffefd
    8160:	bge	ac56c <fputs@plt+0xa8a6c>
    8164:	strtmi	r4, [r0], -r9, lsr #12
    8168:			; <UNDEFINED> instruction: 0xff96f7ff
    816c:	bmi	5746f4 <fputs@plt+0x570bf4>
    8170:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    8174:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8178:	subsmi	r9, sl, r3, lsl #22
    817c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8180:	andlt	sp, r4, r9, lsl r1
    8184:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8188:	movwcs	lr, #6621	; 0x19dd
    818c:	eorsvs	r4, ip, r4, lsl r4
    8190:			; <UNDEFINED> instruction: 0xe7ec6033
    8194:	blge	9a9cc <fputs@plt+0x96ecc>
    8198:	strtmi	r4, [r0], -r9, lsr #12
    819c:			; <UNDEFINED> instruction: 0xf015447a
    81a0:	eorsvs	pc, r8, sp, asr #16
    81a4:	blls	b460c <fputs@plt+0xb0b0c>
    81a8:	eorsvs	r2, r3, r0
    81ac:			; <UNDEFINED> instruction: 0x4603e7df
    81b0:	rscscc	pc, pc, pc, asr #32
    81b4:			; <UNDEFINED> instruction: 0xf7fbe7f9
    81b8:	svclt	0x0000eb9a
    81bc:	andeq	r3, r3, r0, asr ip
    81c0:	andeq	r0, r0, r0, ror r2
    81c4:	strdeq	r3, [r3], -r6
    81c8:	andeq	lr, r1, r4, ror #16
    81cc:	mvnsmi	lr, sp, lsr #18
    81d0:	svcmi	0x00a3b08a
    81d4:	stcmi	13, cr10, [r3], #32
    81d8:	ldrbtmi	r4, [pc], #-1558	; 81e0 <fputs@plt+0x46e0>
    81dc:	strtmi	r4, [fp], -r2, lsr #21
    81e0:	ldrbtmi	r5, [sl], #-2364	; 0xfffff6c4
    81e4:	stmdavs	r4!, {r0, r1, r2, r3, r9, sl, lr}
    81e8:			; <UNDEFINED> instruction: 0xf04f9409
    81ec:	strmi	r0, [r4], -r0, lsl #8
    81f0:			; <UNDEFINED> instruction: 0xf824f015
    81f4:			; <UNDEFINED> instruction: 0xf0002800
    81f8:	ldmibmi	ip, {r0, r1, r3, r8, pc}
    81fc:	ldrtmi	r4, [r2], -r0, lsl #13
    8200:	ldrbtmi	r2, [r9], #-1
    8204:	stmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8208:			; <UNDEFINED> instruction: 0xf7fb4640
    820c:			; <UNDEFINED> instruction: 0x462aebd0
    8210:	strtmi	r2, [r0], -r0, lsl #2
    8214:	ldc2	7, cr15, [r6], {255}	; 0xff
    8218:			; <UNDEFINED> instruction: 0x46324995
    821c:	sxtab16mi	r4, r0, r9, ror #8
    8220:			; <UNDEFINED> instruction: 0xf7fb2001
    8224:			; <UNDEFINED> instruction: 0xf1b8e996
    8228:			; <UNDEFINED> instruction: 0xf0000f00
    822c:	ldmmi	r1, {r0, r2, r3, r5, r6, r7, pc}
    8230:			; <UNDEFINED> instruction: 0xf7fb4478
    8234:	bge	10312c <fputs@plt+0xff62c>
    8238:			; <UNDEFINED> instruction: 0x46204639
    823c:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    8240:	muleq	ip, sp, r8
    8244:	stc2	0, cr15, [r8], {3}
    8248:	ldrtmi	r4, [r2], -fp, lsl #19
    824c:			; <UNDEFINED> instruction: 0x46034479
    8250:			; <UNDEFINED> instruction: 0xf7fb2001
    8254:			; <UNDEFINED> instruction: 0xf10de97e
    8258:	ldrtmi	r0, [r9], -pc, lsl #4
    825c:			; <UNDEFINED> instruction: 0xf7ff4620
    8260:			; <UNDEFINED> instruction: 0xf89dfe6b
    8264:			; <UNDEFINED> instruction: 0xf003000f
    8268:	stmibmi	r4, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    826c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    8270:	andcs	r4, r1, r3, lsl #12
    8274:	stmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8278:	ldrtmi	sl, [r9], -r7, lsl #20
    827c:	strtmi	sl, [r0], -r4, lsl #22
    8280:			; <UNDEFINED> instruction: 0xff42f7ff
    8284:			; <UNDEFINED> instruction: 0x4632497e
    8288:	sxtab16mi	r4, r0, r9, ror #8
    828c:			; <UNDEFINED> instruction: 0xf7fb2001
    8290:			; <UNDEFINED> instruction: 0xf1b8e960
    8294:			; <UNDEFINED> instruction: 0xf0000f00
    8298:	ldmdami	sl!, {r0, r1, r4, r5, r7, pc}^
    829c:			; <UNDEFINED> instruction: 0xf7fb4478
    82a0:			; <UNDEFINED> instruction: 0xf89deb86
    82a4:	blcs	2142dc <fputs@plt+0x2107dc>
    82a8:	vst2.8	{d29-d30}, [pc :128]
    82ac:	smullsmi	r7, sl, r7, r2
    82b0:	ldrble	r0, [sp, #-2001]	; 0xfffff82f
    82b4:	andeq	pc, sp, #1073741827	; 0x40000003
    82b8:			; <UNDEFINED> instruction: 0x46204639
    82bc:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    82c0:	muleq	sp, sp, r8
    82c4:	ldc2	0, cr15, [r2], #-12
    82c8:	ldrtmi	r4, [r2], -pc, ror #18
    82cc:			; <UNDEFINED> instruction: 0x46034479
    82d0:			; <UNDEFINED> instruction: 0xf7fb2001
    82d4:			; <UNDEFINED> instruction: 0xf89de93e
    82d8:	cdpne	0, 9, cr3, cr10, cr12, {0}
    82dc:	svclt	0x00182b05
    82e0:	ldmdale	r2, {r0, r9, fp, sp}
    82e4:	andeq	pc, lr, #1073741827	; 0x40000003
    82e8:			; <UNDEFINED> instruction: 0x46204639
    82ec:	stc2	7, cr15, [r2, #1020]	; 0x3fc
    82f0:	muleq	lr, sp, r8
    82f4:	stc2	0, cr15, [r4], {3}
    82f8:	ldrtmi	r4, [r2], -r4, ror #18
    82fc:			; <UNDEFINED> instruction: 0x46034479
    8300:			; <UNDEFINED> instruction: 0xf7fb2001
    8304:			; <UNDEFINED> instruction: 0xf89de926
    8308:	blcs	754340 <fputs@plt+0x750840>
    830c:	blcc	7e7e8 <fputs@plt+0x7ace8>
    8310:	ldmdble	pc, {r1, r8, r9, fp, sp}^	; <UNPREDICTABLE>
    8314:			; <UNDEFINED> instruction: 0x462a4639
    8318:	movwcs	r4, #1568	; 0x620
    831c:			; <UNDEFINED> instruction: 0xf0149308
    8320:			; <UNDEFINED> instruction: 0x1e01fad1
    8324:	ands	sp, r6, r6, lsl #20
    8328:	strtmi	r4, [r0], -sl, lsr #12
    832c:	blx	ff2c4384 <fputs@plt+0xff2c0884>
    8330:	blle	40fb3c <fputs@plt+0x40c03c>
    8334:	blcs	2ef5c <fputs@plt+0x2b45c>
    8338:	blcs	7f774 <fputs@plt+0x7bc74>
    833c:			; <UNDEFINED> instruction: 0x4632d1f4
    8340:	tstls	r1, r0, lsr #12
    8344:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    8348:	strtmi	r9, [sl], -r1, lsl #18
    834c:			; <UNDEFINED> instruction: 0xf0144620
    8350:			; <UNDEFINED> instruction: 0x1e01fab9
    8354:	bmi	13bef14 <fputs@plt+0x13bb414>
    8358:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
    835c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8360:	subsmi	r9, sl, r9, lsl #22
    8364:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8368:	andlt	sp, sl, r8, ror r1
    836c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8370:	blcs	14fde0 <fputs@plt+0x14c2e0>
    8374:	bcs	77fdc <fputs@plt+0x744dc>
    8378:	eorcs	sp, lr, #180, 18	; 0x2d0000
    837c:	andeq	pc, r0, #536870924	; 0x2000000c
    8380:			; <UNDEFINED> instruction: 0x07d240da
    8384:	bmi	10fd7e4 <fputs@plt+0x10f9ce4>
    8388:	blge	159c74 <fputs@plt+0x156174>
    838c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    8390:	blx	cc6396 <fputs@plt+0xcc2896>
    8394:	ldrtmi	r4, [r2], -r0, asr #18
    8398:	sxtab16mi	r4, r0, r9, ror #8
    839c:			; <UNDEFINED> instruction: 0xf7fb2001
    83a0:			; <UNDEFINED> instruction: 0xf1b8e8d8
    83a4:	eorsle	r0, lr, r0, lsl #30
    83a8:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    83ac:	b	fffc63a0 <fputs@plt+0xfffc28a0>
    83b0:	mulcc	ip, sp, r8
    83b4:			; <UNDEFINED> instruction: 0xd1aa2b08
    83b8:	blge	15aca4 <fputs@plt+0x1571a4>
    83bc:			; <UNDEFINED> instruction: 0x46204639
    83c0:			; <UNDEFINED> instruction: 0xf7ff447a
    83c4:	stmdacs	r0, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    83c8:			; <UNDEFINED> instruction: 0xf89dd040
    83cc:	blcc	54404 <fputs@plt+0x50904>
    83d0:	ldmle	pc, {r1, r8, r9, fp, sp}	; <UNPREDICTABLE>
    83d4:			; <UNDEFINED> instruction: 0x46394a33
    83d8:	strtmi	sl, [r0], -r6, lsl #22
    83dc:			; <UNDEFINED> instruction: 0xf7ff447a
    83e0:	ldmdbmi	r1!, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}
    83e4:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    83e8:	andcs	r4, r1, r0, lsl #13
    83ec:	ldm	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    83f0:	svceq	0x0000f1b8
    83f4:	stmdami	sp!, {r0, r1, r5, ip, lr, pc}
    83f8:			; <UNDEFINED> instruction: 0xf7fb4478
    83fc:			; <UNDEFINED> instruction: 0xe789ead8
    8400:			; <UNDEFINED> instruction: 0xf0039804
    8404:	strb	pc, [ip, -r3, ror #18]	; <UNPREDICTABLE>
    8408:			; <UNDEFINED> instruction: 0xf0039808
    840c:	ldr	pc, [r2, -r7, lsl #19]
    8410:	ldrtmi	r4, [r2], -r7, lsr #18
    8414:	ldrbtmi	r2, [r9], #-1
    8418:	ldm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    841c:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    8420:	b	ff146414 <fputs@plt+0xff142914>
    8424:	stmdbmi	r4!, {r0, r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    8428:	bls	150434 <fputs@plt+0x14c934>
    842c:			; <UNDEFINED> instruction: 0xf7fb4479
    8430:			; <UNDEFINED> instruction: 0xf89de890
    8434:	blcs	21446c <fputs@plt+0x21096c>
    8438:	svcge	0x0069f47f
    843c:	ldmdbmi	pc, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    8440:	bls	19044c <fputs@plt+0x18c94c>
    8444:			; <UNDEFINED> instruction: 0xf7fb4479
    8448:	strb	lr, [r3, -r4, lsl #17]!
    844c:			; <UNDEFINED> instruction: 0x4632491c
    8450:	andcs	r9, r1, r5, lsl #22
    8454:			; <UNDEFINED> instruction: 0xf7fb4479
    8458:			; <UNDEFINED> instruction: 0xe7b6e87c
    845c:	b	11c6450 <fputs@plt+0x11c2950>
    8460:	andeq	r3, r3, lr, lsl #23
    8464:	andeq	r0, r0, r0, ror r2
    8468:	ldrdeq	fp, [r1], -r2
    846c:	ldrdeq	ip, [r1], -sl
    8470:	ldrdeq	ip, [r1], -r4
    8474:	andeq	ip, r1, r4, ror r1
    8478:			; <UNDEFINED> instruction: 0x0001c1b8
    847c:	andeq	ip, r1, lr, lsr #3
    8480:	andeq	ip, r1, ip, lsr #3
    8484:	andeq	ip, r1, r8, lsl #2
    8488:	andeq	ip, r1, ip, ror r1
    848c:	andeq	ip, r1, r4, ror #2
    8490:	andeq	r3, r3, lr, lsl #20
    8494:	andeq	fp, r1, r2, lsr #11
    8498:	andeq	ip, r1, r0, ror #1
    849c:	strdeq	fp, [r1], -sl
    84a0:	andeq	fp, r1, r0, ror r5
    84a4:	andeq	fp, r1, ip, asr r5
    84a8:	andeq	ip, r1, lr, asr #1
    84ac:	andeq	fp, r1, ip, lsr #31
    84b0:	andeq	fp, r1, r6, asr #31
    84b4:	andeq	fp, r1, r6, lsl #31
    84b8:	andeq	ip, r1, r0, rrx
    84bc:	andeq	ip, r1, r8, asr #32
    84c0:	andeq	ip, r1, r4, asr #32
    84c4:	svcmi	0x00f0e92d
    84c8:	stfs	f2, [sp, #-0]
    84cc:			; <UNDEFINED> instruction: 0x4def8b06
    84d0:	ldrbtmi	r4, [sp], #-3311	; 0xfffff311
    84d4:	addlt	r4, r9, pc, ror #21
    84d8:	bleq	644914 <fputs@plt+0x640e14>
    84dc:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
    84e0:	stmdavs	r4!, {r0, r1, r3, r4, r6, r9, sl, lr}
    84e4:			; <UNDEFINED> instruction: 0xf04f9407
    84e8:	strmi	r0, [r4], -r0, lsl #8
    84ec:	mcr2	0, 5, pc, cr6, cr4, {0}	; <UNPREDICTABLE>
    84f0:			; <UNDEFINED> instruction: 0xf0002800
    84f4:	bmi	ffa28ba8 <fputs@plt+0xffa250a8>
    84f8:	stmibmi	r8!, {r0, r2, r9, sl, lr}^
    84fc:	ldrbtmi	r2, [sl], #-1
    8500:			; <UNDEFINED> instruction: 0xf7fb4479
    8504:	strtmi	lr, [r8], -r6, lsr #16
    8508:	b	14464fc <fputs@plt+0x14429fc>
    850c:	tstcs	r0, r5, lsl #20
    8510:			; <UNDEFINED> instruction: 0xf7ff4620
    8514:	bmi	ff8c7178 <fputs@plt+0xff8c3678>
    8518:	ldrbtmi	r4, [sl], #-2530	; 0xfffff61e
    851c:			; <UNDEFINED> instruction: 0x46054479
    8520:			; <UNDEFINED> instruction: 0xf7fb2001
    8524:	stccs	8, cr14, [r0, #-88]	; 0xffffffa8
    8528:	orrshi	pc, ip, r0
    852c:	ldrbtmi	r4, [r8], #-2270	; 0xfffff722
    8530:	b	f46524 <fputs@plt+0xf42a24>
    8534:			; <UNDEFINED> instruction: 0x46204ddd
    8538:			; <UNDEFINED> instruction: 0x4629447d
    853c:			; <UNDEFINED> instruction: 0xff8cf014
    8540:	vmull.p8	<illegal reg q8.5>, d0, d1
    8544:	svcge	0x00048104
    8548:	strcs	r4, [r0], -r0, lsr #12
    854c:	ldrtmi	r9, [sl], -r4, lsl #12
    8550:			; <UNDEFINED> instruction: 0xf9b8f014
    8554:	blle	c8fd70 <fputs@plt+0xc8c270>
    8558:	cmpls	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    855c:	blt	443d84 <fputs@plt+0x440284>
    8560:	cmpge	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    8564:	ldrbtmi	r4, [r9], #1712	; 0x6b0
    8568:	strd	r4, [r6], -sl
    856c:	ldrtmi	r4, [sl], -r9, lsr #12
    8570:			; <UNDEFINED> instruction: 0xf0144620
    8574:	vmlane.f16	s30, s11, s15	; <UNPREDICTABLE>
    8578:	vmovls.32	d4[0], sp
    857c:	ldcle	14, cr2, [ip, #-0]
    8580:	mvnsle	r2, r1, lsl #28
    8584:	andcs	r4, r0, #42991616	; 0x2900000
    8588:			; <UNDEFINED> instruction: 0xf1084620
    858c:			; <UNDEFINED> instruction: 0xf0140b01
    8590:	strbmi	pc, [r3], -r3, lsr #24	; <UNPREDICTABLE>
    8594:	ldrbmi	r4, [r1], -sl, asr #12
    8598:	ldrdls	r4, [r0], -r8
    859c:			; <UNDEFINED> instruction: 0xf7fa4630
    85a0:			; <UNDEFINED> instruction: 0x4629efd8
    85a4:	strtmi	r4, [r0], -sl, asr #12
    85a8:	mrc2	7, 0, pc, cr0, cr15, {7}
    85ac:	ldrtmi	r4, [sl], -r9, lsr #12
    85b0:			; <UNDEFINED> instruction: 0xf0144620
    85b4:	vmlane.f16	s30, s11, s14	; <UNPREDICTABLE>
    85b8:			; <UNDEFINED> instruction: 0xee18dadf
    85bc:	ldmibmi	lr!, {r4, r9, fp, ip, sp, pc}
    85c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    85c4:			; <UNDEFINED> instruction: 0xff48f014
    85c8:	vmull.p8	<illegal reg q8.5>, d0, d6
    85cc:	bmi	feee88f8 <fputs@plt+0xfeee4df8>
    85d0:	strtmi	r2, [r9], -r0, lsl #6
    85d4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    85d8:	mrc2	0, 1, pc, cr0, cr4, {0}
    85dc:	teqlt	r0, r3, lsl #12
    85e0:			; <UNDEFINED> instruction: 0x20014ab7
    85e4:	ldrbtmi	r4, [sl], #-2487	; 0xfffff649
    85e8:			; <UNDEFINED> instruction: 0xf7fa4479
    85ec:			; <UNDEFINED> instruction: 0x4631efb2
    85f0:			; <UNDEFINED> instruction: 0x4620463a
    85f4:	strls	r2, [r4], -r0, lsl #12
    85f8:			; <UNDEFINED> instruction: 0xf964f014
    85fc:	vmull.p8	<illegal reg q8.5>, d0, d5
    8600:	blmi	fec688c4 <fputs@plt+0xfec64dc4>
    8604:	ldrbtmi	r4, [fp], #-1712	; 0xfffff950
    8608:	bcc	443e30 <fputs@plt+0x440330>
    860c:	ldrbtmi	r4, [fp], #-2991	; 0xfffff451
    8610:	bcc	443e3c <fputs@plt+0x44033c>
    8614:	ldrbtmi	r4, [fp], #-2990	; 0xfffff452
    8618:	bcc	fe443e44 <fputs@plt+0xfe440344>
    861c:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
    8620:	bcc	443e50 <fputs@plt+0x440350>
    8624:	strtmi	lr, [r9], -r7
    8628:			; <UNDEFINED> instruction: 0x4620463a
    862c:			; <UNDEFINED> instruction: 0xf94af014
    8630:	vmull.p8	<illegal reg q8.5>, d0, d5
    8634:	mcrls	0, 0, r8, cr4, cr5, {4}
    8638:	vcge.f32	d18, d0, d0
    863c:	mcrcs	0, 0, r8, cr1, cr1, {4}
    8640:	andcs	sp, r0, #1073741884	; 0x4000003c
    8644:	strtmi	r4, [r0], -r9, lsr #12
    8648:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    864c:			; <UNDEFINED> instruction: 0xf0149303
    8650:	strbmi	pc, [r3], -r3, asr #23	; <UNPREDICTABLE>
    8654:	bcs	443ebc <fputs@plt+0x4403bc>
    8658:	bne	443ec4 <fputs@plt+0x4403c4>
    865c:	ldrtmi	r9, [r0], -r0
    8660:	svc	0x0076f7fa
    8664:			; <UNDEFINED> instruction: 0x465b4a9c
    8668:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    866c:			; <UNDEFINED> instruction: 0xf0144620
    8670:	cdp	13, 1, cr15, cr8, cr5, {7}
    8674:	pkhbtmi	r2, r0, r0, lsl #20
    8678:			; <UNDEFINED> instruction: 0xf1b84630
    867c:			; <UNDEFINED> instruction: 0xf0000f00
    8680:	ldmibmi	r6, {r0, r2, r4, r5, r6, r7, pc}
    8684:			; <UNDEFINED> instruction: 0xf7fa4479
    8688:	strbmi	lr, [r0], -r4, ror #30
    868c:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8690:			; <UNDEFINED> instruction: 0x46294a93
    8694:	strtmi	r2, [r0], -r0, lsl #6
    8698:			; <UNDEFINED> instruction: 0xf014447a
    869c:	bmi	fe487de0 <fputs@plt+0xfe4842e0>
    86a0:	ldrbtmi	r4, [sl], #-2449	; 0xfffff66f
    86a4:			; <UNDEFINED> instruction: 0x46064479
    86a8:			; <UNDEFINED> instruction: 0xf7fa2001
    86ac:	mcrcs	15, 0, lr, cr0, cr2, {2}
    86b0:	rschi	pc, r5, r0
    86b4:			; <UNDEFINED> instruction: 0xf7fb4630
    86b8:	bmi	fe342ca8 <fputs@plt+0xfe33f1a8>
    86bc:	strtmi	r2, [r9], -r0, lsl #6
    86c0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    86c4:	ldc2	0, cr15, [sl, #80]!	; 0x50
    86c8:	teqlt	r0, r3, lsl #12
    86cc:	andcs	r4, r1, r8, lsl #21
    86d0:	ldrbtmi	r4, [sl], #-2440	; 0xfffff678
    86d4:			; <UNDEFINED> instruction: 0xf7fa4479
    86d8:	bmi	fe2043d0 <fputs@plt+0xfe2008d0>
    86dc:	strtmi	r2, [r9], -r0, lsl #6
    86e0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    86e4:	stc2	0, cr15, [sl, #80]!	; 0x50
    86e8:	teqlt	r0, r3, lsl #12
    86ec:	andcs	r4, r1, r3, lsl #21
    86f0:	ldrbtmi	r4, [sl], #-2435	; 0xfffff67d
    86f4:			; <UNDEFINED> instruction: 0xf7fa4479
    86f8:	blmi	fe0c43b0 <fputs@plt+0xfe0c08b0>
    86fc:	bvc	fe443f24 <fputs@plt+0xfe440424>
    8700:	andhi	pc, r4, #14614528	; 0xdf0000
    8704:			; <UNDEFINED> instruction: 0xf8df2600
    8708:	ldrbtmi	sl, [fp], #-516	; 0xfffffdfc
    870c:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    8710:	and	r4, sl, pc, lsl r6
    8714:	andcs	r4, r1, lr, ror sl
    8718:	ldrbtmi	r4, [sl], #-2430	; 0xfffff682
    871c:			; <UNDEFINED> instruction: 0xf7fa4479
    8720:			; <UNDEFINED> instruction: 0x4648ef18
    8724:			; <UNDEFINED> instruction: 0xf7fb3601
    8728:	andcs	lr, r0, #1081344	; 0x108000
    872c:	andls	r4, r0, #53477376	; 0x3300000
    8730:	strbmi	r4, [r2], -r9, lsr #12
    8734:			; <UNDEFINED> instruction: 0xf0154620
    8738:			; <UNDEFINED> instruction: 0x4681f933
    873c:	cdpcs	3, 0, cr11, cr0, cr0, {0}
    8740:	ldrbmi	sp, [r2], -r8, ror #1
    8744:	andcs	r4, r1, r9, lsr r6
    8748:	svc	0x0002f7fa
    874c:			; <UNDEFINED> instruction: 0xf016e7e9
    8750:	ldmdbmi	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    8754:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    8758:	andcs	r4, r1, r3, lsl #12
    875c:	mrc	7, 7, APSR_nzcv, cr8, cr10, {7}
    8760:	blmi	12db120 <fputs@plt+0x12d7620>
    8764:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8768:	blls	1e27d8 <fputs@plt+0x1decd8>
    876c:			; <UNDEFINED> instruction: 0xf04f405a
    8770:			; <UNDEFINED> instruction: 0xf0400300
    8774:	andlt	r8, r9, r9, lsl #1
    8778:	blhi	1c3a74 <fputs@plt+0x1bff74>
    877c:	svchi	0x00f0e8bd
    8780:	strmi	r4, [r3], -r7, ror #20
    8784:	strtmi	r4, [r0], -r9, lsr #12
    8788:	mrc	4, 0, r4, cr8, cr10, {3}
    878c:			; <UNDEFINED> instruction: 0xf0147a90
    8790:			; <UNDEFINED> instruction: 0x4603fd55
    8794:	bmi	18f4c5c <fputs@plt+0x18f115c>
    8798:	stmdbmi	r3!, {r0, sp}^
    879c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    87a0:	mrc	7, 6, APSR_nzcv, cr6, cr10, {7}
    87a4:	ldrdhi	pc, [r4, pc]
    87a8:			; <UNDEFINED> instruction: 0xf8df2600
    87ac:	mvf<illegal precision>	f1, f4
    87b0:	ssatmi	r7, #3, r0, lsl #21
    87b4:	bvc	fe444020 <fputs@plt+0xfe440520>
    87b8:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    87bc:	and	r4, sl, r4, lsr r6
    87c0:	andcs	r4, r1, ip, asr sl
    87c4:	ldrbtmi	r4, [sl], #-2396	; 0xfffff6a4
    87c8:			; <UNDEFINED> instruction: 0xf7fa4479
    87cc:	ldrtmi	lr, [r0], -r2, asr #29
    87d0:			; <UNDEFINED> instruction: 0xf7fb3401
    87d4:	andcs	lr, r0, #236, 16	; 0xec0000
    87d8:	andls	r4, r0, #36700160	; 0x2300000
    87dc:	strbmi	r4, [r2], -r9, lsr #12
    87e0:			; <UNDEFINED> instruction: 0xf0154650
    87e4:			; <UNDEFINED> instruction: 0x4606f8dd
    87e8:	stfcsd	f3, [r0], {56}	; 0x38
    87ec:	ldrtmi	sp, [sl], -r8, ror #1
    87f0:	andcs	r4, r1, r9, asr #12
    87f4:	mcr	7, 5, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    87f8:	strtmi	lr, [r9], -r9, ror #15
    87fc:			; <UNDEFINED> instruction: 0x4650465a
    8800:			; <UNDEFINED> instruction: 0xf0149606
    8804:	mrc	8, 0, APSR_nzcv, cr8, cr15, {2}
    8808:			; <UNDEFINED> instruction: 0x46547a90
    880c:	svclt	0x00a81e01
    8810:	bvs	444080 <fputs@plt+0x440580>
    8814:	ands	sp, r6, r6, lsl #20
    8818:			; <UNDEFINED> instruction: 0x4620465a
    881c:			; <UNDEFINED> instruction: 0xf852f014
    8820:	blle	41002c <fputs@plt+0x40c52c>
    8824:	blcs	2f444 <fputs@plt+0x2b944>
    8828:	blcs	7fc64 <fputs@plt+0x7c164>
    882c:			; <UNDEFINED> instruction: 0x4632d1f4
    8830:	tstls	r2, r0, lsr #12
    8834:	blx	fe746838 <fputs@plt+0xfe742d38>
    8838:	ldrbmi	r9, [sl], -r2, lsl #18
    883c:			; <UNDEFINED> instruction: 0xf0144620
    8840:	cdpne	8, 0, cr15, cr1, cr1, {2}
    8844:			; <UNDEFINED> instruction: 0xf8dddaee
    8848:	strbt	r8, [ip], ip
    884c:	andcs	r4, r1, fp, lsr sl
    8850:	ldrbtmi	r4, [sl], #-2363	; 0xfffff6c5
    8854:			; <UNDEFINED> instruction: 0xf7fa4479
    8858:	ldmdami	sl!, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    885c:			; <UNDEFINED> instruction: 0xf7fb4478
    8860:	ldrb	lr, [r3], -r6, lsr #17
    8864:			; <UNDEFINED> instruction: 0xf0029805
    8868:	uqsax	pc, r3, r9	; <UNPREDICTABLE>
    886c:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
    8870:	mcr	7, 3, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    8874:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    8878:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    887c:	ldmdami	r4!, {r3, r8, r9, sl, sp, lr, pc}
    8880:			; <UNDEFINED> instruction: 0xf7fb4478
    8884:			; <UNDEFINED> instruction: 0xe718e894
    8888:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    888c:	muleq	r3, r6, r8
    8890:	andeq	r0, r0, r0, ror r2
    8894:	ldrdeq	fp, [r1], -r6
    8898:			; <UNDEFINED> instruction: 0x0001f2be
    889c:	andeq	fp, r1, r8, asr #31
    88a0:	andeq	pc, r1, r2, lsr #5
    88a4:	andeq	fp, r1, r0, asr #31
    88a8:	andeq	fp, r1, r6, ror lr
    88ac:	andeq	fp, r1, r8, asr r2
    88b0:	andeq	pc, r1, r6, asr r2	; <UNPREDICTABLE>
    88b4:	andeq	fp, r1, r8, lsl #31
    88b8:	andeq	fp, r1, r6, lsl r7
    88bc:	andeq	fp, r1, r2, lsr #7
    88c0:	ldrdeq	pc, [r1], -r6
    88c4:	andeq	fp, r1, ip, lsl pc
    88c8:			; <UNDEFINED> instruction: 0x0001f1b6
    88cc:	andeq	fp, r1, r6, lsl pc
    88d0:	andeq	pc, r1, r6, lsr #3
    88d4:	muleq	r1, lr, r1
    88d8:	andeq	fp, r1, sl, asr #4
    88dc:	andeq	fp, r1, r8, asr sp
    88e0:	andeq	fp, r1, r8, lsr #29
    88e4:	andeq	pc, r1, sl, lsl r1	; <UNPREDICTABLE>
    88e8:	andeq	fp, r1, r4, lsr #29
    88ec:	muleq	r1, r6, r2
    88f0:	andeq	pc, r1, sl, ror #1
    88f4:	andeq	fp, r1, r8, lsl #29
    88f8:	muleq	r1, sl, r7
    88fc:	andeq	pc, r1, sl, asr #1
    8900:	andeq	fp, r1, r0, lsl #29
    8904:	muleq	r1, r6, lr
    8908:	andeq	fp, r1, r4, lsr r2
    890c:	andeq	pc, r1, lr, lsr #1
    8910:	andeq	pc, r1, r2, lsr #1
    8914:	andeq	fp, r1, r0, ror lr
    8918:	andeq	fp, r1, r2, asr #32
    891c:	andeq	r3, r3, r4, lsl #12
    8920:	andeq	fp, r1, ip, lsr #28
    8924:	andeq	pc, r1, r0, lsr #32
    8928:	andeq	fp, r1, lr, lsl lr
    892c:	ldrdeq	fp, [r1], -r0
    8930:	andeq	fp, r1, r6, ror #27
    8934:	strdeq	lr, [r1], -r6
    8938:	andeq	fp, r1, ip, lsl #28
    893c:	andeq	lr, r1, sl, ror #30
    8940:	andeq	fp, r1, r4, ror ip
    8944:	andeq	fp, r1, r8, asr #22
    8948:	andeq	fp, r1, lr, ror #22
    894c:	andeq	fp, r1, lr, lsr #22
    8950:	andeq	fp, r1, r4, lsr #22
    8954:			; <UNDEFINED> instruction: 0x4614b510
    8958:	ldrd	pc, [r8], #-143	; 0xffffff71
    895c:			; <UNDEFINED> instruction: 0xf8dfb082
    8960:	ldrbtmi	ip, [lr], #72	; 0x48
    8964:			; <UNDEFINED> instruction: 0x466b4a11
    8968:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    896c:			; <UNDEFINED> instruction: 0xf8dc447a
    8970:			; <UNDEFINED> instruction: 0xf8cdc000
    8974:			; <UNDEFINED> instruction: 0xf04fc004
    8978:			; <UNDEFINED> instruction: 0xf0140c00
    897c:	bmi	347b00 <fputs@plt+0x344000>
    8980:	blx	fec19b70 <fputs@plt+0xfec16070>
    8984:	eorvs	pc, r0, r0, lsl #7
    8988:	subsmi	r0, r8, #1490944	; 0x16c000
    898c:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    8990:	blls	62a00 <fputs@plt+0x5ef00>
    8994:			; <UNDEFINED> instruction: 0xf04f405a
    8998:	mrsle	r0, SP_irq
    899c:	ldclt	0, cr11, [r0, #-8]
    89a0:	svc	0x00a4f7fa
    89a4:	andeq	r3, r3, r6, lsl #8
    89a8:	andeq	r0, r0, r0, ror r2
    89ac:	andeq	sl, r1, r4, lsl #28
    89b0:	andeq	r3, r3, r8, ror #7
    89b4:			; <UNDEFINED> instruction: 0x4615b530
    89b8:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    89bc:			; <UNDEFINED> instruction: 0xf8dfb083
    89c0:			; <UNDEFINED> instruction: 0x461cc054
    89c4:	bmi	519dc4 <fputs@plt+0x5162c4>
    89c8:			; <UNDEFINED> instruction: 0xf85e466b
    89cc:	ldrbtmi	ip, [sl], #-12
    89d0:	ldrdgt	pc, [r0], -ip
    89d4:	andgt	pc, r4, sp, asr #17
    89d8:	stceq	0, cr15, [r0], {79}	; 0x4f
    89dc:	stc2	0, cr15, [lr], #-80	; 0xffffffb0
    89e0:	cmnlt	r0, r8, lsr #32
    89e4:	andcs	r9, r0, r0, lsl #20
    89e8:	bmi	320a78 <fputs@plt+0x31cf78>
    89ec:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    89f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    89f4:	subsmi	r9, sl, r1, lsl #22
    89f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    89fc:	andlt	sp, r3, r5, lsl #2
    8a00:			; <UNDEFINED> instruction: 0x4602bd30
    8a04:	rscscc	pc, pc, pc, asr #32
    8a08:			; <UNDEFINED> instruction: 0xf7fae7ee
    8a0c:	svclt	0x0000ef70
    8a10:	andeq	r3, r3, r4, lsr #7
    8a14:	andeq	r0, r0, r0, ror r2
    8a18:			; <UNDEFINED> instruction: 0x0001b2b6
    8a1c:	andeq	r3, r3, sl, ror r3
    8a20:	svclt	0x0098f7ff
    8a24:	ldrlt	r6, [r0], #-2114	; 0xfffff7be
    8a28:	strcs	pc, [r7], #-962	; 0xfffffc3e
    8a2c:	vmov.i8	d16, #163	; 0xa3
    8a30:	b	10d8e54 <fputs@plt+0x10d5354>
    8a34:	b	10e1644 <fputs@plt+0x10ddb44>
    8a38:			; <UNDEFINED> instruction: 0xf85d4304
    8a3c:	b	10db654 <fputs@plt+0x10d7b54>
    8a40:	ldrmi	r2, [r8], #-769	; 0xfffffcff
    8a44:	svclt	0x00004770
    8a48:	addlt	fp, r4, r0, lsl r5
    8a4c:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8a50:			; <UNDEFINED> instruction: 0xf8df4614
    8a54:	andcs	ip, r4, #84	; 0x54
    8a58:	andls	r4, r0, #-33554432	; 0xfe000000
    8a5c:	blge	9b2b0 <fputs@plt+0x977b0>
    8a60:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    8a64:	ldrbtmi	fp, [sl], #-2596	; 0xfffff5dc
    8a68:	ldrdgt	pc, [r0], -ip
    8a6c:	andgt	pc, ip, sp, asr #17
    8a70:	stceq	0, cr15, [r0], {79}	; 0x4f
    8a74:			; <UNDEFINED> instruction: 0xf0169402
    8a78:	msrlt	CPSR_f, r1, asr #18
    8a7c:	svclt	0x000c1cc3
    8a80:	andseq	pc, fp, pc, rrx
    8a84:	rscscc	pc, pc, pc, asr #32
    8a88:	blmi	1db2b4 <fputs@plt+0x1d77b4>
    8a8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8a90:	blls	e2b00 <fputs@plt+0xdf000>
    8a94:			; <UNDEFINED> instruction: 0xf04f405a
    8a98:	mrsle	r0, SP_irq
    8a9c:	ldclt	0, cr11, [r0, #-16]
    8aa0:	svc	0x0024f7fa
    8aa4:	andeq	r3, r3, r0, lsl r3
    8aa8:	andeq	r0, r0, r0, ror r2
    8aac:	andeq	fp, r1, r6, asr #17
    8ab0:	ldrdeq	r3, [r3], -ip
    8ab4:	mvnsmi	lr, sp, lsr #18
    8ab8:	stmdbmi	r0, {r0, r1, r2, r3, r9, sl, lr}^
    8abc:	ldrmi	r4, [r0], -r5, lsl #12
    8ac0:	ldrbtmi	r4, [r9], #-1558	; 0xfffff9ea
    8ac4:			; <UNDEFINED> instruction: 0xf7fa4698
    8ac8:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8acc:	ldmdbmi	ip!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    8ad0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8ad4:	svc	0x00eaf7fa
    8ad8:	cmplt	r8, #4, 12	; 0x400000
    8adc:			; <UNDEFINED> instruction: 0x46304939
    8ae0:			; <UNDEFINED> instruction: 0xf7fa4479
    8ae4:	strmi	lr, [r4], -r4, ror #31
    8ae8:	suble	r2, fp, r0, lsl #16
    8aec:			; <UNDEFINED> instruction: 0x46304936
    8af0:			; <UNDEFINED> instruction: 0xf7fa4479
    8af4:			; <UNDEFINED> instruction: 0x4604efdc
    8af8:	subsle	r2, r0, r0, lsl #16
    8afc:			; <UNDEFINED> instruction: 0x46304933
    8b00:			; <UNDEFINED> instruction: 0xf7fa4479
    8b04:			; <UNDEFINED> instruction: 0x4604efd4
    8b08:	ldmdbmi	r1!, {r3, r7, r8, r9, ip, sp, pc}
    8b0c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8b10:	svc	0x00ccf7fa
    8b14:	stmdacs	r0, {r2, r9, sl, lr}
    8b18:	strbmi	sp, [r2], -ip, asr #2
    8b1c:	ldrtmi	r4, [r9], -r8, lsr #12
    8b20:	orrcc	pc, r0, #1325400064	; 0x4f000000
    8b24:	cdp2	0, 7, cr15, cr8, cr8, {0}
    8b28:	tstcs	r0, #24576	; 0x6000
    8b2c:	andsvs	r4, r3, r0, lsr #12
    8b30:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8b34:	vst1.16	{d20-d22}, [pc], r2
    8b38:	ldrtmi	r3, [r9], -r0, lsl #7
    8b3c:			; <UNDEFINED> instruction: 0xf00d4628
    8b40:	bls	1c8a64 <fputs@plt+0x1c4f64>
    8b44:	andsvs	r2, r3, r4, lsl r3
    8b48:	pop	{r5, r9, sl, lr}
    8b4c:			; <UNDEFINED> instruction: 0x463a81f0
    8b50:	vst1.8	{d20-d22}, [pc :128], r9
    8b54:	strmi	r3, [r4], -r0, lsl #7
    8b58:	blx	ffec4b68 <fputs@plt+0xffec1068>
    8b5c:	movwcs	r9, #18950	; 0x4a06
    8b60:			; <UNDEFINED> instruction: 0xf8c8ba00
    8b64:	strtmi	r0, [r0], -r0
    8b68:	pop	{r0, r1, r4, sp, lr}
    8b6c:			; <UNDEFINED> instruction: 0x464281f0
    8b70:	orrmi	pc, r0, #1325400064	; 0x4f000000
    8b74:			; <UNDEFINED> instruction: 0x46284639
    8b78:			; <UNDEFINED> instruction: 0xf980f011
    8b7c:	movtcs	r9, #2566	; 0xa06
    8b80:			; <UNDEFINED> instruction: 0xe7e16013
    8b84:	strtmi	r4, [r8], -r2, asr #12
    8b88:	vst1.8	{d20-d22}, [pc :256], r9
    8b8c:			; <UNDEFINED> instruction: 0xf00f3380
    8b90:	bls	1c8aec <fputs@plt+0x1c4fec>
    8b94:	strtmi	r2, [r0], -r0, lsr #6
    8b98:	pop	{r0, r1, r4, sp, lr}
    8b9c:			; <UNDEFINED> instruction: 0x464281f0
    8ba0:	orrmi	pc, r0, #1325400064	; 0x4f000000
    8ba4:			; <UNDEFINED> instruction: 0x46284639
    8ba8:			; <UNDEFINED> instruction: 0xf868f011
    8bac:	teqcs	r0, #24576	; 0x6000
    8bb0:	bfi	r6, r3, #0, #10
    8bb4:	ldrbtcc	pc, [pc], #79	; 8bbc <fputs@plt+0x50bc>	; <UNPREDICTABLE>
    8bb8:	svclt	0x0000e7c6
    8bbc:	andeq	sl, r1, r6, lsr #25
    8bc0:	andeq	fp, r1, r6, lsl fp
    8bc4:	andeq	fp, r1, r0, lsl fp
    8bc8:	andeq	fp, r1, r8, lsl #22
    8bcc:	andeq	fp, r1, r0, lsl #22
    8bd0:	strdeq	fp, [r1], -sl
    8bd4:	svcmi	0x00f0e92d
    8bd8:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    8bdc:	ldrmi	r8, [sl], r2, lsl #22
    8be0:			; <UNDEFINED> instruction: 0x46054a76
    8be4:			; <UNDEFINED> instruction: 0x460e4b76
    8be8:	cfldrdmi	mvd4, [r6], #-488	; 0xfffffe18
    8bec:	mcr	0, 0, fp, cr8, cr9, {4}
    8bf0:	ldmpl	r3, {r4, r7, r9, fp, ip}^
    8bf4:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    8bf8:			; <UNDEFINED> instruction: 0xf04f9317
    8bfc:	movwcs	r0, #4864	; 0x1300
    8c00:	cfstrsge	mvf9, [r5], {4}
    8c04:			; <UNDEFINED> instruction: 0xf0019305
    8c08:	ldrbmi	pc, [r3], -sp, ror #16	; <UNPREDICTABLE>
    8c0c:			; <UNDEFINED> instruction: 0x4631465a
    8c10:	andls	r9, r0, r1, lsl #8
    8c14:			; <UNDEFINED> instruction: 0xf0014628
    8c18:	movtlt	pc, #35487	; 0x8a9f	; <UNPREDICTABLE>
    8c1c:	strcs	r4, [r0], #-2666	; 0xfffff596
    8c20:	andls	r4, r4, #2046820352	; 0x7a000000
    8c24:			; <UNDEFINED> instruction: 0x46214616
    8c28:	strtmi	r2, [r8], -r0, lsl #4
    8c2c:			; <UNDEFINED> instruction: 0xf8d4f014
    8c30:	bne	fe444498 <fputs@plt+0xfe440998>
    8c34:	andls	r2, r2, r0, lsl #4
    8c38:			; <UNDEFINED> instruction: 0xf0144628
    8c3c:	stmdbmi	r3!, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^
    8c40:	ldrtmi	r9, [r2], -r2, lsl #22
    8c44:	andls	r4, r0, r9, ror r4
    8c48:			; <UNDEFINED> instruction: 0xf7fa2001
    8c4c:	andcs	lr, r0, r2, lsl #25
    8c50:	blmi	16db5d4 <fputs@plt+0x16d7ad4>
    8c54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8c58:	blls	5e2cc8 <fputs@plt+0x5df1c8>
    8c5c:			; <UNDEFINED> instruction: 0xf04f405a
    8c60:			; <UNDEFINED> instruction: 0xf0400300
    8c64:	andslt	r8, r9, r8, lsr #1
    8c68:	blhi	c3f64 <fputs@plt+0xc0464>
    8c6c:	svchi	0x00f0e8bd
    8c70:			; <UNDEFINED> instruction: 0x46284631
    8c74:	mcr2	0, 4, pc, cr2, cr3, {0}	; <UNPREDICTABLE>
    8c78:	blle	1950490 <fputs@plt+0x194c990>
    8c7c:			; <UNDEFINED> instruction: 0xf8df4b55
    8c80:	ldrbtmi	r9, [fp], #-344	; 0xfffffea8
    8c84:	mcr	4, 0, r4, cr8, cr9, {7}
    8c88:	blmi	15174d0 <fputs@plt+0x15139d0>
    8c8c:	movwls	r4, #13435	; 0x347b
    8c90:	blls	180cd4 <fputs@plt+0x17d1d4>
    8c94:	mrc	1, 0, fp, cr8, cr11, {1}
    8c98:			; <UNDEFINED> instruction: 0x46301a10
    8c9c:			; <UNDEFINED> instruction: 0xf7fa2209
    8ca0:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    8ca4:			; <UNDEFINED> instruction: 0x4621d05e
    8ca8:			; <UNDEFINED> instruction: 0xf0134628
    8cac:	mcrne	14, 0, pc, cr4, cr7, {4}	; <UNPREDICTABLE>
    8cb0:	andcs	sp, r0, #75776	; 0x12800
    8cb4:	strtmi	r4, [r8], -r1, lsr #12
    8cb8:			; <UNDEFINED> instruction: 0xf88ef014
    8cbc:	strbmi	r2, [r9], -r4, lsl #4
    8cc0:			; <UNDEFINED> instruction: 0xf7fa4606
    8cc4:	strmi	lr, [r7], -r8, asr #29
    8cc8:	mvnle	r2, r0, lsl #16
    8ccc:			; <UNDEFINED> instruction: 0xf10d4a44
    8cd0:			; <UNDEFINED> instruction: 0x46210818
    8cd4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    8cd8:	strls	r4, [r4, -r3, asr #12]
    8cdc:	blx	febc4d34 <fputs@plt+0xfebc1234>
    8ce0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8ce4:	ldmdbmi	pc!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}	; <UNPREDICTABLE>
    8ce8:	andcs	r4, r1, r2, lsl #12
    8cec:			; <UNDEFINED> instruction: 0xf7fa4479
    8cf0:	bmi	f83db8 <fputs@plt+0xf802b8>
    8cf4:	strtmi	r4, [r1], -r3, asr #12
    8cf8:			; <UNDEFINED> instruction: 0x4628447a
    8cfc:	blx	fe7c4d54 <fputs@plt+0xfe7c1254>
    8d00:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    8d04:	blge	1fce58 <fputs@plt+0x1f9358>
    8d08:			; <UNDEFINED> instruction: 0x46514632
    8d0c:			; <UNDEFINED> instruction: 0xf8cd4658
    8d10:	movwls	r8, #8192	; 0x2000
    8d14:			; <UNDEFINED> instruction: 0xf7ff9e06
    8d18:	blls	c8854 <fputs@plt+0xc4d54>
    8d1c:	teqle	sl, r0, lsl #16
    8d20:	addsmi	r9, r6, #24576	; 0x6000
    8d24:			; <UNDEFINED> instruction: 0x4632d133
    8d28:			; <UNDEFINED> instruction: 0x46184639
    8d2c:	bl	feb46d1c <fputs@plt+0xfeb4321c>
    8d30:	teqle	r4, r0, lsl #16
    8d34:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    8d38:	mrc	7, 1, APSR_nzcv, cr8, cr10, {7}
    8d3c:	strtmi	r4, [r8], -r1, lsr #12
    8d40:	mcr2	0, 2, pc, cr12, cr3, {0}	; <UNPREDICTABLE>
    8d44:	ble	fed1055c <fputs@plt+0xfed0ca5c>
    8d48:	svceq	0x0008f114
    8d4c:			; <UNDEFINED> instruction: 0xf114bf18
    8d50:	svclt	0x00180f0b
    8d54:			; <UNDEFINED> instruction: 0xf47f2001
    8d58:	blmi	974b4c <fputs@plt+0x97104c>
    8d5c:	movwls	r4, #17531	; 0x447b
    8d60:			; <UNDEFINED> instruction: 0xe760461e
    8d64:			; <UNDEFINED> instruction: 0xf04fab04
    8d68:	movwls	r3, #4863	; 0x12ff
    8d6c:	andls	r4, r0, #34603008	; 0x2100000
    8d70:			; <UNDEFINED> instruction: 0x465a4653
    8d74:			; <UNDEFINED> instruction: 0xf0014628
    8d78:	msrlt	CPSR_, pc, ror r9
    8d7c:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    8d80:	mrc	7, 0, APSR_nzcv, cr4, cr10, {7}
    8d84:	stmdals	r3, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    8d88:	mrc	7, 0, APSR_nzcv, cr0, cr10, {7}
    8d8c:	cdpmi	7, 1, cr14, cr10, cr11, {4}
    8d90:			; <UNDEFINED> instruction: 0x9604447e
    8d94:	cdpmi	7, 1, cr14, cr9, cr7, {2}
    8d98:			; <UNDEFINED> instruction: 0x9604447e
    8d9c:	cdpmi	7, 1, cr14, cr8, cr3, {2}
    8da0:			; <UNDEFINED> instruction: 0x9604447e
    8da4:	mrcmi	7, 0, lr, cr7, cr15, {1}
    8da8:			; <UNDEFINED> instruction: 0x9604447e
    8dac:	mrcmi	7, 0, lr, cr6, cr11, {1}
    8db0:			; <UNDEFINED> instruction: 0x9604447e
    8db4:			; <UNDEFINED> instruction: 0xf7fae737
    8db8:	svclt	0x0000ed9a
    8dbc:	andeq	r3, r3, r0, lsl #3
    8dc0:	andeq	r0, r0, r0, ror r2
    8dc4:	andeq	lr, r1, r8, asr #23
    8dc8:	andeq	fp, r1, ip, ror #19
    8dcc:	muleq	r1, r0, sl
    8dd0:	andeq	r3, r3, r4, lsl r1
    8dd4:	andeq	fp, r1, r6, asr #9
    8dd8:	andeq	fp, r1, ip, lsr #2
    8ddc:	andeq	fp, r1, r0, asr #20
    8de0:	muleq	r1, sl, sl
    8de4:	andeq	r1, r2, ip, asr #14
    8de8:	andeq	sl, r1, ip, lsl #31
    8dec:	muleq	r1, r6, r9
    8df0:	strdeq	fp, [r1], -r4
    8df4:	andeq	fp, r1, r2, asr r9
    8df8:	andeq	fp, r1, ip, lsl #18
    8dfc:	andeq	fp, r1, r8, lsl r9
    8e00:	andeq	fp, r1, ip, ror #17
    8e04:	andeq	fp, r1, r4, asr #17
    8e08:	andeq	fp, r1, r0, lsl #17
    8e0c:	addlt	fp, r9, r0, lsr r5
    8e10:	blge	19c288 <fputs@plt+0x198788>
    8e14:	bge	15be8c <fputs@plt+0x15838c>
    8e18:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    8e1c:	stmdavs	r4!, {r0, r2, r3, r9, sl, lr}
    8e20:			; <UNDEFINED> instruction: 0xf04f9407
    8e24:	strmi	r0, [r4], -r0, lsl #8
    8e28:			; <UNDEFINED> instruction: 0xf96ef7ff
    8e2c:	ldmib	sp, {r3, r7, r8, fp, ip, sp, pc}^
    8e30:	strtmi	r2, [r9], -r5, lsl #6
    8e34:			; <UNDEFINED> instruction: 0xf7ff4620
    8e38:	bmi	548974 <fputs@plt+0x544e74>
    8e3c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    8e40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8e44:	subsmi	r9, sl, r7, lsl #22
    8e48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8e4c:	andlt	sp, r9, r7, lsl r1
    8e50:	andcs	fp, r0, #48, 26	; 0xc00
    8e54:	ldrmi	r4, [r1], -r0, lsr #12
    8e58:			; <UNDEFINED> instruction: 0xffbef013
    8e5c:	andcs	r4, r0, #42991616	; 0x2900000
    8e60:	strtmi	r9, [r0], -r3
    8e64:			; <UNDEFINED> instruction: 0xffb8f013
    8e68:	stmdbmi	sl, {r0, r3, r9, fp, lr}
    8e6c:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    8e70:	andls	r4, r0, r9, ror r4
    8e74:			; <UNDEFINED> instruction: 0xf7fa2001
    8e78:	andcs	lr, r0, ip, ror #22
    8e7c:			; <UNDEFINED> instruction: 0xf7fae7dd
    8e80:	svclt	0x0000ed36
    8e84:	andeq	r2, r3, r0, asr pc
    8e88:	andeq	r0, r0, r0, ror r2
    8e8c:	andeq	r2, r3, sl, lsr #30
    8e90:	andeq	fp, r1, lr, ror r1
    8e94:	muleq	r1, r8, r8
    8e98:	push	{r2, r4, r5, r9, fp, lr}
    8e9c:	ldrbtmi	r4, [sl], #-1008	; 0xfffffc10
    8ea0:	addlt	r4, r3, r3, lsr sp
    8ea4:			; <UNDEFINED> instruction: 0x46064b33
    8ea8:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    8eac:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
    8eb0:			; <UNDEFINED> instruction: 0xf04f9301
    8eb4:			; <UNDEFINED> instruction: 0xf0140300
    8eb8:	vmlsne.f32	s30, s9, s30
    8ebc:	stmdbmi	lr!, {r3, r6, r8, r9, fp, ip, lr, pc}
    8ec0:			; <UNDEFINED> instruction: 0x46e84632
    8ec4:	ldrbtmi	r2, [r9], #-1
    8ec8:			; <UNDEFINED> instruction: 0xf7fa2700
    8ecc:	strtmi	lr, [r1], -r2, asr #22
    8ed0:	ldrtmi	r4, [r0], -r2, asr #12
    8ed4:			; <UNDEFINED> instruction: 0xf0139700
    8ed8:			; <UNDEFINED> instruction: 0xf8dffcf5
    8edc:	ldrbtmi	r9, [r9], #160	; 0xa0
    8ee0:	ble	1d06fc <fputs@plt+0x1ccbfc>
    8ee4:	strtmi	lr, [r9], -r6, lsr #32
    8ee8:	ldrtmi	r4, [r0], -r2, asr #12
    8eec:	stc2l	0, cr15, [sl], #76	; 0x4c
    8ef0:	blle	7d070c <fputs@plt+0x7ccc0c>
    8ef4:	stccs	12, cr9, [r0], {-0}
    8ef8:	stccs	13, cr13, [r1], {28}
    8efc:	andcs	sp, r0, #-1073741764	; 0xc000003c
    8f00:	ldrtmi	r4, [r0], -r9, lsr #12
    8f04:			; <UNDEFINED> instruction: 0xff68f013
    8f08:			; <UNDEFINED> instruction: 0x4649463a
    8f0c:	strmi	r3, [r3], -r1, lsl #14
    8f10:			; <UNDEFINED> instruction: 0xf7fa4620
    8f14:			; <UNDEFINED> instruction: 0x4629eb1e
    8f18:			; <UNDEFINED> instruction: 0xf7ff4630
    8f1c:	cmplt	r0, r7, ror pc	; <UNPREDICTABLE>
    8f20:			; <UNDEFINED> instruction: 0xf7fa200a
    8f24:	strtmi	lr, [r9], -lr, lsr #22
    8f28:	ldrtmi	r4, [r0], -r2, asr #12
    8f2c:	stc2l	0, cr15, [sl], {19}
    8f30:	ble	ff7d074c <fputs@plt+0xff7ccc4c>
    8f34:	bmi	490f40 <fputs@plt+0x48d440>
    8f38:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    8f3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8f40:	subsmi	r9, sl, r1, lsl #22
    8f44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8f48:	andlt	sp, r3, sp, lsl #2
    8f4c:	mvnshi	lr, #12386304	; 0xbd0000
    8f50:			; <UNDEFINED> instruction: 0xf9faf016
    8f54:	strtmi	r4, [sl], -fp, lsl #18
    8f58:			; <UNDEFINED> instruction: 0x46034479
    8f5c:			; <UNDEFINED> instruction: 0xf7fa2001
    8f60:	strdcs	lr, [r0], -r8
    8f64:			; <UNDEFINED> instruction: 0xf7fae7e7
    8f68:	svclt	0x0000ecc2
    8f6c:	andeq	r2, r3, sl, asr #29
    8f70:	andeq	sl, r1, r8, ror #17
    8f74:	andeq	r0, r0, r0, ror r2
    8f78:	andeq	fp, r1, r6, ror r8
    8f7c:	muleq	r1, r2, r8
    8f80:	andeq	r2, r3, lr, lsr #28
    8f84:	andeq	sl, r1, r0, asr #16
    8f88:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    8f8c:	ldrbtmi	r4, [ip], #2835	; 0xb13
    8f90:	addlt	fp, r2, r0, lsl r5
    8f94:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8f98:			; <UNDEFINED> instruction: 0xf10d4614
    8f9c:	ldmdavs	fp, {r0, r1, r9}
    8fa0:			; <UNDEFINED> instruction: 0xf04f9301
    8fa4:			; <UNDEFINED> instruction: 0xf7fe0300
    8fa8:	stmiblt	r8, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    8fac:	muleq	r3, sp, r8
    8fb0:	blx	fec0fbb8 <fputs@plt+0xfec0c0b8>
    8fb4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    8fb8:	blmi	21b7e4 <fputs@plt+0x217ce4>
    8fbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8fc0:	blls	63030 <fputs@plt+0x5f530>
    8fc4:			; <UNDEFINED> instruction: 0xf04f405a
    8fc8:	mrsle	r0, SP_svc
    8fcc:	ldclt	0, cr11, [r0, #-8]
    8fd0:	ldrb	r2, [r1, r0]!
    8fd4:	stc	7, cr15, [sl], {250}	; 0xfa
    8fd8:	ldrdeq	r2, [r3], -sl
    8fdc:	andeq	r0, r0, r0, ror r2
    8fe0:	andeq	r2, r3, ip, lsr #27
    8fe4:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8fe8:	ldrbtmi	r4, [ip], #2838	; 0xb16
    8fec:	addlt	fp, r2, r0, lsl r5
    8ff0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8ff4:			; <UNDEFINED> instruction: 0xf10d4614
    8ff8:	ldmdavs	fp, {r0, r1, r9}
    8ffc:			; <UNDEFINED> instruction: 0xf04f9301
    9000:			; <UNDEFINED> instruction: 0xf7fe0300
    9004:	ldmiblt	r8!, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    9008:	muleq	r3, sp, r8
    900c:	svclt	0x000842a0
    9010:	andle	r2, r5, r1
    9014:	svclt	0x00082c03
    9018:	svclt	0x000c2818
    901c:	andcs	r2, r0, r1
    9020:	blmi	21b84c <fputs@plt+0x217d4c>
    9024:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9028:	blls	63098 <fputs@plt+0x5f598>
    902c:			; <UNDEFINED> instruction: 0xf04f405a
    9030:	mrsle	r0, SP_svc
    9034:	ldclt	0, cr11, [r0, #-8]
    9038:	ldrb	r2, [r1, r0]!
    903c:	mrrc	7, 15, pc, r6, cr10	; <UNPREDICTABLE>
    9040:	andeq	r2, r3, lr, ror sp
    9044:	andeq	r0, r0, r0, ror r2
    9048:	andeq	r2, r3, r4, asr #26
    904c:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    9050:	ldrbtmi	r4, [ip], #2835	; 0xb13
    9054:	addlt	fp, r2, r0, lsl r5
    9058:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    905c:			; <UNDEFINED> instruction: 0xf10d4614
    9060:	ldmdavs	fp, {r0, r1, r9}
    9064:			; <UNDEFINED> instruction: 0xf04f9301
    9068:			; <UNDEFINED> instruction: 0xf7fe0300
    906c:	stmiblt	r8, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    9070:	muleq	r3, sp, r8
    9074:	blx	fec0fc7c <fputs@plt+0xfec0c17c>
    9078:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    907c:	blmi	21b8a8 <fputs@plt+0x217da8>
    9080:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9084:	blls	630f4 <fputs@plt+0x5f5f4>
    9088:			; <UNDEFINED> instruction: 0xf04f405a
    908c:	mrsle	r0, SP_svc
    9090:	ldclt	0, cr11, [r0, #-8]
    9094:	ldrb	r2, [r1, r0]!
    9098:	stc	7, cr15, [r8], #-1000	; 0xfffffc18
    909c:	andeq	r2, r3, r6, lsl sp
    90a0:	andeq	r0, r0, r0, ror r2
    90a4:	andeq	r2, r3, r8, ror #25
    90a8:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    90ac:	ldrbtmi	r4, [ip], #2835	; 0xb13
    90b0:	addlt	fp, r2, r0, lsl r5
    90b4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    90b8:			; <UNDEFINED> instruction: 0xf10d4614
    90bc:	ldmdavs	fp, {r0, r1, r9}
    90c0:			; <UNDEFINED> instruction: 0xf04f9301
    90c4:			; <UNDEFINED> instruction: 0xf7fe0300
    90c8:	stmiblt	r8, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    90cc:	muleq	r3, sp, r8
    90d0:	blx	fec0fcd8 <fputs@plt+0xfec0c1d8>
    90d4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    90d8:	blmi	21b904 <fputs@plt+0x217e04>
    90dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    90e0:	blls	63150 <fputs@plt+0x5f650>
    90e4:			; <UNDEFINED> instruction: 0xf04f405a
    90e8:	mrsle	r0, SP_svc
    90ec:	ldclt	0, cr11, [r0, #-8]
    90f0:	ldrb	r2, [r1, r0]!
    90f4:	bl	ffec70e4 <fputs@plt+0xffec35e4>
    90f8:			; <UNDEFINED> instruction: 0x00032cba
    90fc:	andeq	r0, r0, r0, ror r2
    9100:	andeq	r2, r3, ip, lsl #25
    9104:	movwcs	r4, #2573	; 0xa0d
    9108:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    910c:			; <UNDEFINED> instruction: 0x46044619
    9110:			; <UNDEFINED> instruction: 0xf894f014
    9114:	bmi	2b56fc <fputs@plt+0x2b1bfc>
    9118:	ldrmi	r2, [r9], -r0, lsl #6
    911c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    9120:			; <UNDEFINED> instruction: 0xf88cf014
    9124:	stmdbmi	r7, {r3, r4, r5, r8, ip, sp, pc}
    9128:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    912c:			; <UNDEFINED> instruction: 0xf994f014
    9130:	svceq	0x00c043c0
    9134:	andcs	fp, r0, r0, lsl sp
    9138:	svclt	0x0000bd10
    913c:	andeq	sl, r1, sl, lsr #15
    9140:	andeq	fp, r1, lr, lsl #4
    9144:	andeq	sl, r1, r6, ror #12
    9148:	svcmi	0x00f0e92d
    914c:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    9150:	strmi	r8, [r1], r4, lsl #22
    9154:	blmi	1bdbb14 <fputs@plt+0x1bd8014>
    9158:	stmdbmi	pc!, {r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    915c:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    9160:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    9164:			; <UNDEFINED> instruction: 0xf04f930b
    9168:	movwcs	r0, #768	; 0x300
    916c:			; <UNDEFINED> instruction: 0xf0149307
    9170:	stmdbmi	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    9174:			; <UNDEFINED> instruction: 0x46044479
    9178:			; <UNDEFINED> instruction: 0xf0144648
    917c:	svceq	0x00c6f96d
    9180:	b	15ad198 <fputs@plt+0x15a9698>
    9184:			; <UNDEFINED> instruction: 0xf04076d4
    9188:	bmi	196947c <fputs@plt+0x196597c>
    918c:	strtmi	sl, [r8], -r8, lsl #22
    9190:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    9194:			; <UNDEFINED> instruction: 0xf852f014
    9198:	stmdacs	r0, {r0, r1, ip, pc}
    919c:	adcshi	pc, r0, r0
    91a0:	strtmi	sl, [r1], -r7, lsl #22
    91a4:	ldrmi	r4, [sl], -r8, asr #12
    91a8:	bcc	4449d0 <fputs@plt+0x440ed0>
    91ac:	blx	fe2c5202 <fputs@plt+0xfe2c1702>
    91b0:	vmull.p8	<illegal reg q8.5>, d0, d5
    91b4:	blmi	16e9450 <fputs@plt+0x16e5950>
    91b8:	ldrbtmi	r9, [fp], #-1538	; 0xfffff9fe
    91bc:	cfmadd32	mvax0, mvfx9, mvfx8, mvfx1
    91c0:	blmi	1657c08 <fputs@plt+0x1654108>
    91c4:	mcr	4, 0, r4, cr9, cr11, {3}
    91c8:	blmi	1617c10 <fputs@plt+0x1614110>
    91cc:	movwls	r4, #21627	; 0x547b
    91d0:	strtmi	lr, [r9], -r7
    91d4:	bcs	444a3c <fputs@plt+0x440f3c>
    91d8:			; <UNDEFINED> instruction: 0xf0134648
    91dc:	vmovne.16	d5[1], pc
    91e0:	blls	1fff24 <fputs@plt+0x1fc424>
    91e4:	vstrle	d18, [ip, #-0]
    91e8:	mvnsle	r2, r1, lsl #22
    91ec:	bcs	fe444a54 <fputs@plt+0xfe440f54>
    91f0:	strtmi	r2, [r9], -r0, lsl #6
    91f4:			; <UNDEFINED> instruction: 0xf0144648
    91f8:	strbmi	pc, [r8], r1, lsr #16	; <UNPREDICTABLE>
    91fc:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, sl, lr}
    9200:	blls	23d35c <fputs@plt+0x23985c>
    9204:	movwls	r2, #39680	; 0x9b00
    9208:	blls	8099c <fputs@plt+0x7ce9c>
    920c:	blx	fecefa1c <fputs@plt+0xfecebf1c>
    9210:	ldmdbeq	r6!, {r0, r1, r7, r9, sl, ip, sp, lr, pc}^
    9214:	svclt	0x00d42a00
    9218:			; <UNDEFINED> instruction: 0xf0464633
    921c:	blcs	9e28 <fputs@plt+0x6328>
    9220:			; <UNDEFINED> instruction: 0xf04fd072
    9224:	vmla.f64	d0, d9, d0
    9228:			; <UNDEFINED> instruction: 0xf8dd5a10
    922c:	ldrbmi	sl, [sp], -ip
    9230:			; <UNDEFINED> instruction: 0x461646b3
    9234:	blls	28126c <fputs@plt+0x27d76c>
    9238:	strcc	r4, [r1, #-1186]	; 0xfffffb5e
    923c:	strls	r1, [r9], #-2844	; 0xfffff4e4
    9240:	ldcle	12, cr2, [r1, #-0]
    9244:	svclt	0x00ac42b5
    9248:			; <UNDEFINED> instruction: 0xf04b465b
    924c:	cmplt	fp, #67108864	; 0x4000000
    9250:			; <UNDEFINED> instruction: 0xf7fa4650
    9254:			; <UNDEFINED> instruction: 0x4652ea3e
    9258:			; <UNDEFINED> instruction: 0x46044639
    925c:	strcc	r4, [r1], #-1600	; 0xfffff9c0
    9260:	blx	ffec52ba <fputs@plt+0xffec17ba>
    9264:	mvnle	r2, r0, lsl #16
    9268:	cfmsub32	mvax5, mvfx4, mvfx9, mvfx11
    926c:	vmov	r5, s16
    9270:			; <UNDEFINED> instruction: 0x46482a10
    9274:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    9278:			; <UNDEFINED> instruction: 0xf0135b01
    927c:	vmlane.f64	d15, d5, d19
    9280:	blls	7fd44 <fputs@plt+0x7c244>
    9284:	eorsle	r2, fp, r0, lsl #22
    9288:	blmi	89bb34 <fputs@plt+0x898034>
    928c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9290:	blls	2e3300 <fputs@plt+0x2df800>
    9294:			; <UNDEFINED> instruction: 0xf04f405a
    9298:	teqle	r7, r0, lsl #6
    929c:	andlt	r9, sp, r1, lsl #16
    92a0:	blhi	14459c <fputs@plt+0x140a9c>
    92a4:	svchi	0x00f0e8bd
    92a8:	bpl	444b14 <fputs@plt+0x441014>
    92ac:	mrc	7, 0, lr, cr9, cr1, {4}
    92b0:	blge	253cf8 <fputs@plt+0x2501f8>
    92b4:	strbmi	r4, [r8], -r9, lsr #12
    92b8:			; <UNDEFINED> instruction: 0xffc0f013
    92bc:	stmdacs	r0, {r1, r9, sl, lr}
    92c0:	stmdbls	r4, {r0, r1, r2, r7, ip, lr, pc}
    92c4:			; <UNDEFINED> instruction: 0xf0134648
    92c8:	cdpne	14, 0, cr15, cr4, cr11, {1}
    92cc:	vmlage.f64	d13, d26, d1
    92d0:	strbmi	r4, [r8], -r1, lsr #12
    92d4:			; <UNDEFINED> instruction: 0xf7fe4632
    92d8:	strmi	pc, [r7], -pc, lsr #28
    92dc:			; <UNDEFINED> instruction: 0xf47f2800
    92e0:			; <UNDEFINED> instruction: 0xf89daf78
    92e4:	blcs	1538c <fputs@plt+0x1188c>
    92e8:	svcge	0x0073f47f
    92ec:	ldrtmi	r9, [r3], -r5, lsl #20
    92f0:	strbmi	r4, [r8], -r1, lsr #12
    92f4:			; <UNDEFINED> instruction: 0xffa2f013
    92f8:	stmdacs	r0, {r7, r9, sl, lr}
    92fc:	strb	sp, [r8, -r1, lsl #3]!
    9300:	mvnscc	pc, #79	; 0x4f
    9304:	ldr	r9, [pc, r1, lsl #6]!
    9308:	strb	r9, [r2, -r2, lsl #6]!
    930c:	b	ffbc72fc <fputs@plt+0xffbc37fc>
    9310:	andeq	r2, r3, r0, lsl ip
    9314:	andeq	r0, r0, r0, ror r2
    9318:	andeq	sl, r1, r8, ror fp
    931c:	andeq	sl, r1, ip, lsl r6
    9320:	strdeq	fp, [r1], -lr
    9324:	ldrdeq	fp, [r1], -r6
    9328:	andeq	sl, r1, ip, ror r7
    932c:	andeq	sp, r1, r4, lsr r8
    9330:	ldrdeq	r2, [r3], -ip
    9334:	blmi	b1bbe8 <fputs@plt+0xb180e8>
    9338:	push	{r1, r3, r4, r5, r6, sl, lr}
    933c:			; <UNDEFINED> instruction: 0x460f41f0
    9340:	addlt	r4, r2, sl, lsr #18
    9344:			; <UNDEFINED> instruction: 0x460658d3
    9348:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    934c:			; <UNDEFINED> instruction: 0xf04f9301
    9350:			; <UNDEFINED> instruction: 0xf0140300
    9354:	cdpne	8, 0, cr15, cr4, cr1, {4}
    9358:	orrslt	sp, r7, #30720	; 0x7800
    935c:	ldrtmi	r2, [r8], -r3, lsr #2
    9360:	stmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9364:	blne	ff03602c <fputs@plt+0xff03252c>
    9368:	andcc	r9, r1, r0
    936c:	b	fe9c735c <fputs@plt+0xfe9c385c>
    9370:	movlt	r4, #5242880	; 0x500000
    9374:	ldrdhi	pc, [r0], -sp
    9378:			; <UNDEFINED> instruction: 0x46424639
    937c:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9380:	movwcs	r4, #1569	; 0x621
    9384:			; <UNDEFINED> instruction: 0x462a4630
    9388:	andcc	pc, r8, r5, lsl #16
    938c:	stc2l	0, cr15, [r8, #76]	; 0x4c
    9390:	strtmi	r4, [r8], -r4, lsl #12
    9394:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9398:	blmi	4dbbf4 <fputs@plt+0x4d80f4>
    939c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    93a0:	blls	63410 <fputs@plt+0x5f910>
    93a4:			; <UNDEFINED> instruction: 0xf04f405a
    93a8:	tstle	r6, r0, lsl #6
    93ac:	andlt	r4, r2, r0, lsr #12
    93b0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    93b4:	ldrtmi	r4, [sl], -r1, lsr #12
    93b8:			; <UNDEFINED> instruction: 0xf0134630
    93bc:			; <UNDEFINED> instruction: 0x4604fdb1
    93c0:	bmi	343370 <fputs@plt+0x33f870>
    93c4:	strtmi	r4, [r1], -fp, ror #12
    93c8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    93cc:			; <UNDEFINED> instruction: 0xff36f013
    93d0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    93d4:	stflsd	f5, [r0], {194}	; 0xc2
    93d8:			; <UNDEFINED> instruction: 0xf7fae7de
    93dc:			; <UNDEFINED> instruction: 0xf06fea88
    93e0:	ldrb	r0, [r9, fp, lsl #8]
    93e4:	andeq	r2, r3, r0, lsr sl
    93e8:	andeq	r0, r0, r0, ror r2
    93ec:	muleq	r1, r0, r9
    93f0:	andeq	r2, r3, ip, asr #19
    93f4:	andeq	sl, r1, lr, lsr #11
    93f8:	blt	d45450 <fputs@plt+0xd41950>
    93fc:	addlt	fp, r4, r0, lsl r5
    9400:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    9404:	strls	sl, [r0], #-3074	; 0xfffff3fe
    9408:	ldrbtmi	r4, [ip], #3088	; 0xc10
    940c:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    9410:	strls	r6, [r3], #-2084	; 0xfffff7dc
    9414:	streq	pc, [r0], #-79	; 0xffffffb1
    9418:			; <UNDEFINED> instruction: 0xf0144604
    941c:	cmnlt	r8, r1, asr #21	; <UNPREDICTABLE>
    9420:	strtmi	r4, [r0], -r1, lsl #12
    9424:	ldc2l	7, cr15, [r4], {254}	; 0xfe
    9428:	blmi	21bc54 <fputs@plt+0x218154>
    942c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9430:	blls	e34a0 <fputs@plt+0xdf9a0>
    9434:			; <UNDEFINED> instruction: 0xf04f405a
    9438:	mrsle	r0, SP_svc
    943c:	ldclt	0, cr11, [r0, #-16]
    9440:	ldrb	r9, [r1, r2, lsl #16]!
    9444:	b	14c7434 <fputs@plt+0x14c3934>
    9448:	andeq	r2, r3, lr, asr r9
    944c:	andeq	r0, r0, r0, ror r2
    9450:	andeq	r2, r3, ip, lsr r9
    9454:			; <UNDEFINED> instruction: 0xf7ff2300
    9458:	svclt	0x0000bfd1
    945c:			; <UNDEFINED> instruction: 0x4603b538
    9460:	ldrmi	r4, [r0], -sp, lsl #12
    9464:			; <UNDEFINED> instruction: 0x46146c99
    9468:			; <UNDEFINED> instruction: 0xff64f7ff
    946c:	blle	250c78 <fputs@plt+0x24d178>
    9470:	strtmi	r4, [r0], -sl, lsr #12
    9474:			; <UNDEFINED> instruction: 0xf7ff2300
    9478:	stmdacs	r0, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    947c:			; <UNDEFINED> instruction: 0xf06fbfb8
    9480:	ldclt	0, cr0, [r8, #-4]!
    9484:	andseq	pc, r5, pc, rrx
    9488:	svclt	0x0000bd38
    948c:	svcmi	0x00f0e92d
    9490:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    9494:	ldrmi	r8, [pc], -r2, lsl #22
    9498:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    949c:			; <UNDEFINED> instruction: 0xf8df4682
    94a0:			; <UNDEFINED> instruction: 0x46163558
    94a4:			; <UNDEFINED> instruction: 0x46904479
    94a8:	stmiapl	fp, {r0, r2, r4, r7, ip, sp, pc}^
    94ac:	ldrdlt	pc, [r4], sp
    94b0:	tstls	r3, #1769472	; 0x1b0000
    94b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    94b8:	movwls	r9, #35620	; 0x8b24
    94bc:	movwls	r9, #39717	; 0x9b25
    94c0:			; <UNDEFINED> instruction: 0xf8d2b10a
    94c4:			; <UNDEFINED> instruction: 0xb3278000
    94c8:	movwls	r6, #30779	; 0x783b
    94cc:	mvnscc	pc, #-1073741822	; 0xc0000002
    94d0:	stmdale	r0!, {r2, r3, r4, r8, r9, fp, sp}
    94d4:			; <UNDEFINED> instruction: 0xf013e8df
    94d8:	andseq	r0, r4, #238	; 0xee
    94dc:	ldrsbeq	r0, [pc], -lr
    94e0:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    94e4:	rscseq	r0, r2, pc, lsl r0
    94e8:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    94ec:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    94f0:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    94f4:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    94f8:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    94fc:	rsceq	r0, r2, pc, lsl r0
    9500:	rsceq	r0, r6, pc, lsl r0
    9504:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    9508:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    950c:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    9510:	strls	r0, [r7, -sl, ror #1]
    9514:			; <UNDEFINED> instruction: 0xf8dfe7da
    9518:	ldrbtmi	r9, [r9], #1252	; 0x4e4
    951c:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    9520:	strbmi	r4, [sl], -r3, lsr #12
    9524:	ldrbtmi	r2, [r9], #-1
    9528:	ldmda	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    952c:			; <UNDEFINED> instruction: 0xf7ff4620
    9530:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9534:	eorhi	pc, r1, #0
    9538:	svceq	0x0000f1b8
    953c:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    9540:	strtmi	r4, [r0], -r1, asr #12
    9544:	mcrr2	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    9548:	movwls	r2, #41728	; 0xa300
    954c:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    9550:	andhi	pc, sl, #192, 4
    9554:	strtne	pc, [ip], #2271	; 0x8df
    9558:	strbmi	r4, [fp], -r2, asr #12
    955c:	ldrbtmi	r2, [r9], #-1
    9560:	svc	0x00f6f7f9
    9564:	strtcs	pc, [r0], #2271	; 0x8df
    9568:	ldrsbtge	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    956c:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    9570:			; <UNDEFINED> instruction: 0xf7fe4620
    9574:			; <UNDEFINED> instruction: 0xf1bafe2b
    9578:			; <UNDEFINED> instruction: 0xf0400f00
    957c:	blge	4a9810 <fputs@plt+0x4a5d10>
    9580:	strtmi	r4, [r0], -r9, lsr #12
    9584:	blx	fe307f08 <fputs@plt+0xfe304408>
    9588:	mcr	6, 0, r4, cr8, cr10, {0}
    958c:			; <UNDEFINED> instruction: 0xf7fe3a10
    9590:	stmdacs	r0, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    9594:	adchi	pc, r6, r0, asr #32
    9598:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
    959c:			; <UNDEFINED> instruction: 0xf040459a
    95a0:			; <UNDEFINED> instruction: 0xf1bb80a1
    95a4:	svclt	0x00180f1d
    95a8:	svceq	0x0008f1bb
    95ac:	movwcs	fp, #7964	; 0x1f1c
    95b0:			; <UNDEFINED> instruction: 0xf040930b
    95b4:	blge	429a5c <fputs@plt+0x425f5c>
    95b8:	strtmi	sl, [r9], -pc, lsl #20
    95bc:			; <UNDEFINED> instruction: 0xf7fe4620
    95c0:	stmdacs	r0, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    95c4:	mvnhi	pc, r0, asr #32
    95c8:	movwge	lr, #63965	; 0xf9dd
    95cc:	blls	8ee200 <fputs@plt+0x8ea700>
    95d0:	subge	pc, r4, sp, asr #17
    95d4:	eorsge	pc, r0, sp, asr #17
    95d8:			; <UNDEFINED> instruction: 0xf8dfb183
    95dc:	blge	4526a4 <fputs@plt+0x44eba4>
    95e0:	strtmi	r4, [r0], -r9, lsr #12
    95e4:			; <UNDEFINED> instruction: 0xf7fe447a
    95e8:	stmdacs	r0, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
    95ec:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
    95f0:	blcs	f0284 <fputs@plt+0xec784>
    95f4:	mvnhi	pc, r0
    95f8:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
    95fc:	eorseq	pc, fp, #1073741827	; 0x40000003
    9600:	strtmi	r4, [r9], -r0, lsr #12
    9604:			; <UNDEFINED> instruction: 0xf88d2300
    9608:			; <UNDEFINED> instruction: 0xf7fe303b
    960c:	stmdacs	r0, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
    9610:	sbcshi	pc, ip, r0, asr #32
    9614:	mlasmi	fp, sp, r8, pc	; <UNPREDICTABLE>
    9618:	teqlt	ip, r1, lsl r9
    961c:	movweq	pc, #8619	; 0x21ab	; <UNPREDICTABLE>
    9620:	svceq	0x000ef1bb
    9624:	blcs	7928c <fputs@plt+0x7578c>
    9628:	cmnhi	r3, r0, lsl #4	; <UNPREDICTABLE>
    962c:	addmi	r9, fp, #12, 22	; 0x3000
    9630:	strmi	sp, [sl], r5
    9634:	bls	2dae5c <fputs@plt+0x2d735c>
    9638:			; <UNDEFINED> instruction: 0xf7fa990f
    963c:			; <UNDEFINED> instruction: 0xf1bbe870
    9640:			; <UNDEFINED> instruction: 0xf0000f03
    9644:			; <UNDEFINED> instruction: 0xf1bb80c5
    9648:			; <UNDEFINED> instruction: 0xf0000f08
    964c:	blls	469b84 <fputs@plt+0x466084>
    9650:	andsvs	r9, r3, r8, lsl #20
    9654:	ldrmi	r9, [sl], -r9, lsl #22
    9658:	andsvs	r9, r3, fp, lsl #22
    965c:			; <UNDEFINED> instruction: 0xf8c6b10e
    9660:	teqlt	r7, r0
    9664:	stmdbls	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    9668:	blcs	1aed8 <fputs@plt+0x173d8>
    966c:	strmi	fp, [sl], -r8, lsl #30
    9670:	bmi	ff9e1760 <fputs@plt+0xff9ddc60>
    9674:	ldrbtmi	r4, [sl], #-3040	; 0xfffff420
    9678:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    967c:	subsmi	r9, sl, r3, lsl fp
    9680:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9684:	orrshi	pc, r9, r0, asr #32
    9688:	andslt	r4, r5, r8, lsr #12
    968c:	blhi	c4988 <fputs@plt+0xc0e88>
    9690:	svchi	0x00f0e8bd
    9694:	cmnls	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    9698:			; <UNDEFINED> instruction: 0xe73f44f9
    969c:	cmnls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    96a0:			; <UNDEFINED> instruction: 0xe73b44f9
    96a4:	cmnls	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    96a8:			; <UNDEFINED> instruction: 0xe73744f9
    96ac:	cmnls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    96b0:			; <UNDEFINED> instruction: 0xe73344f9
    96b4:	msrls	SPSR_fs, #14614528	; 0xdf0000
    96b8:			; <UNDEFINED> instruction: 0xe72f44f9
    96bc:	msrls	SPSR_f, #14614528	; 0xdf0000
    96c0:			; <UNDEFINED> instruction: 0xe72b44f9
    96c4:	ldrbtmi	r4, [r8], #-2265	; 0xfffff727
    96c8:	ldmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96cc:	strtmi	r4, [r0], -r9, lsr #12
    96d0:	blx	fe7476d6 <fputs@plt+0xfe743bd6>
    96d4:			; <UNDEFINED> instruction: 0xf0002800
    96d8:	ldmmi	r5, {r0, r3, r4, r6, r8, pc}^
    96dc:			; <UNDEFINED> instruction: 0xf7fa4478
    96e0:	strb	lr, [ip, -r6, ror #18]
    96e4:	bcs	444f4c <fputs@plt+0x44144c>
    96e8:	strtmi	r4, [r0], -r9, lsr #12
    96ec:	blx	ffbc76ee <fputs@plt+0xffbc3bee>
    96f0:			; <UNDEFINED> instruction: 0xf89db920
    96f4:	blcs	15581c <fputs@plt+0x151d1c>
    96f8:	svcge	0x0053f43f
    96fc:	svceq	0x0002f1bb
    9700:			; <UNDEFINED> instruction: 0xf1bbd070
    9704:	svclt	0x00180f1d
    9708:	svceq	0x0008f1bb
    970c:	movwcs	fp, #7948	; 0x1f0c
    9710:	cmnle	r7, r0, lsl #6
    9714:	svceq	0x0016f1bb
    9718:	svcge	0x004df43f
    971c:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    9720:			; <UNDEFINED> instruction: 0x46202a10
    9724:	streq	pc, [r4, #-111]	; 0xffffff91
    9728:	blx	194772a <fputs@plt+0x1943c2a>
    972c:	umaaleq	pc, r8, sp, r8	; <UNPREDICTABLE>
    9730:			; <UNDEFINED> instruction: 0xf9e6f002
    9734:	strmi	r9, [r2], -r0, lsr #22
    9738:	andls	fp, r8, #216, 4	; 0x8000000d
    973c:			; <UNDEFINED> instruction: 0xf9f6f002
    9740:	ldrbmi	r9, [r0], -r7
    9744:	blx	245754 <fputs@plt+0x241c54>
    9748:	ldmib	sp, {r1, r3, r4, r5, r7, r8, fp, lr}^
    974c:	ldrbtmi	r3, [r9], #-519	; 0xfffffdf9
    9750:	andcs	r9, r1, r0
    9754:	mrc	7, 7, APSR_nzcv, cr12, cr9, {7}
    9758:	stmdbls	r7, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
    975c:			; <UNDEFINED> instruction: 0xf7ff4620
    9760:	cdpne	13, 0, cr15, cr5, cr9, {7}
    9764:	smlawthi	r2, r0, r2, pc	; <UNPREDICTABLE>
    9768:	strtmi	r4, [r9], -r2, asr #12
    976c:			; <UNDEFINED> instruction: 0xf0134620
    9770:	ldmibmi	r1!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    9774:			; <UNDEFINED> instruction: 0x46024479
    9778:	andcs	r9, r1, sl
    977c:	mcr	7, 7, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    9780:	svceq	0x0002f1bb
    9784:	blls	2b939c <fputs@plt+0x2b589c>
    9788:	subcc	pc, r8, sl, asr #17
    978c:	ldrsbtcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    9790:	stmiami	sl!, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    9794:			; <UNDEFINED> instruction: 0xf7fa4478
    9798:	strtmi	lr, [r9], -sl, lsl #18
    979c:			; <UNDEFINED> instruction: 0xf0004620
    97a0:	stmdacs	r0, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    97a4:	rscshi	pc, r2, r0, asr #32
    97a8:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
    97ac:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    97b0:	movwcs	r4, #1577	; 0x629
    97b4:	strtmi	r4, [r0], -sl, asr #12
    97b8:	mcr2	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    97bc:	strmi	r2, [r1], -r0, lsl #4
    97c0:	strtmi	r4, [r0], -r5, lsl #12
    97c4:	blx	24581a <fputs@plt+0x241d1a>
    97c8:	strb	r4, [r0], r0, lsl #13
    97cc:			; <UNDEFINED> instruction: 0xe72d9911
    97d0:	mlascc	fp, sp, r8, pc	; <UNPREDICTABLE>
    97d4:			; <UNDEFINED> instruction: 0xf43f2b00
    97d8:	ldmmi	sl, {r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    97dc:			; <UNDEFINED> instruction: 0xf7fa4478
    97e0:	ldr	lr, [r4, -r6, ror #17]!
    97e4:	bcs	44504c <fputs@plt+0x44154c>
    97e8:	strtmi	r4, [r0], -r9, lsr #12
    97ec:	blx	1bc77ee <fputs@plt+0x1bc3cee>
    97f0:			; <UNDEFINED> instruction: 0xf0402800
    97f4:			; <UNDEFINED> instruction: 0xf89d80ad
    97f8:			; <UNDEFINED> instruction: 0xf1a33048
    97fc:	blx	fecca43c <fputs@plt+0xfecc693c>
    9800:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    9804:	cdp	3, 1, cr9, cr8, cr11, {0}
    9808:			; <UNDEFINED> instruction: 0x46292a10
    980c:			; <UNDEFINED> instruction: 0xf7fe4620
    9810:	ldmdblt	r8, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    9814:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
    9818:	andle	r2, sl, r5, lsl #22
    981c:	bcs	445084 <fputs@plt+0x441584>
    9820:	strtmi	r4, [r0], -r9, lsr #12
    9824:	blx	ff9c7824 <fputs@plt+0xff9c3d24>
    9828:			; <UNDEFINED> instruction: 0xf89db940
    982c:	blcs	455954 <fputs@plt+0x451e54>
    9830:	blls	2fdc48 <fputs@plt+0x2fa148>
    9834:			; <UNDEFINED> instruction: 0xf43f2b00
    9838:	ldrt	sl, [ip], sp, ror #30
    983c:	bcs	4450a4 <fputs@plt+0x4415a4>
    9840:	strtmi	r4, [r0], -r9, lsr #12
    9844:	blx	ff5c7844 <fputs@plt+0xff5c3d44>
    9848:			; <UNDEFINED> instruction: 0xf89db918
    984c:	blcs	615974 <fputs@plt+0x611e74>
    9850:	cdp	0, 1, cr13, cr8, cr15, {7}
    9854:			; <UNDEFINED> instruction: 0x46292a10
    9858:			; <UNDEFINED> instruction: 0xf7fe4620
    985c:	ldmdblt	r8, {r0, r1, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    9860:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
    9864:	rscle	r2, r4, ip, lsl fp
    9868:	bcs	4450d0 <fputs@plt+0x4415d0>
    986c:	strtmi	r4, [r0], -r9, lsr #12
    9870:	blx	ff047870 <fputs@plt+0xff043d70>
    9874:			; <UNDEFINED> instruction: 0xf47f2800
    9878:			; <UNDEFINED> instruction: 0xf89daf4d
    987c:	blcs	3959a4 <fputs@plt+0x391ea4>
    9880:			; <UNDEFINED> instruction: 0xe747d0d7
    9884:	ldmdbls	r1, {r0, r1, r5, r8, r9, fp, ip, pc}
    9888:	eorsle	r2, sp, r2, lsl #22
    988c:	ldrd	pc, [r4], -r4
    9890:			; <UNDEFINED> instruction: 0xf3ce9b0b
    9894:	vmull.u8	q9, d14, d7
    9898:	stmiane	sl, {r0, r1, r2, lr}^
    989c:	tstvs	lr, #323584	; 0x4f000
    98a0:	movwvs	lr, #59971	; 0xea43
    98a4:	svceq	0x0002f1bb
    98a8:	adcmi	fp, r2, #24, 30	; 0x60
    98ac:	movwmi	lr, #51779	; 0xca43
    98b0:	b	10ee100 <fputs@plt+0x10ea600>
    98b4:	svclt	0x00882300
    98b8:	strtmi	r2, [r3], #-513	; 0xfffffdff
    98bc:	andcs	fp, r0, #152, 30	; 0x260
    98c0:	svclt	0x002c4299
    98c4:			; <UNDEFINED> instruction: 0xf0022300
    98c8:	blcs	a4d4 <fputs@plt+0x69d4>
    98cc:	addhi	pc, r9, r0, asr #32
    98d0:	ldrbmi	r9, [r3], -r0, lsl #2
    98d4:			; <UNDEFINED> instruction: 0x464a495c
    98d8:	ldrbtmi	r2, [r9], #-1
    98dc:	mrc	7, 1, APSR_nzcv, cr8, cr9, {7}
    98e0:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
    98e4:	ldrbmi	lr, [r0], -sl, lsl #13
    98e8:	mcr2	0, 2, pc, cr8, cr2, {0}	; <UNPREDICTABLE>
    98ec:			; <UNDEFINED> instruction: 0xf43f2800
    98f0:	ldmdami	r6, {r1, r2, r3, r5, r7, r9, sl, fp, sp, pc}^
    98f4:	streq	pc, [r7, #-111]	; 0xffffff91
    98f8:			; <UNDEFINED> instruction: 0xf7fa4478
    98fc:	ssat	lr, #25, r8, asr #16
    9900:	ldrdls	pc, [ip, #-143]	; 0xffffff71
    9904:			; <UNDEFINED> instruction: 0xe60944f9
    9908:			; <UNDEFINED> instruction: 0xd1bf2900
    990c:	subge	pc, r4, sp, asr #17
    9910:	bls	3032e0 <fputs@plt+0x2ff7e0>
    9914:	blx	d256e <fputs@plt+0xcea6e>
    9918:	bls	346528 <fputs@plt+0x342a28>
    991c:	svclt	0x0018428a
    9920:	andsle	r4, r8, sl, lsl #13
    9924:	beq	44518c <fputs@plt+0x44168c>
    9928:			; <UNDEFINED> instruction: 0xf8cd9a0c
    992c:	stmib	sp, {sp, pc}^
    9930:	strtmi	r3, [r0], -r3
    9934:			; <UNDEFINED> instruction: 0x9c0f9b0b
    9938:	ldrbmi	r9, [fp], -r2, lsl #6
    993c:			; <UNDEFINED> instruction: 0xf0019401
    9940:	stmdacs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    9944:	ldmib	sp, {r2, r6, r8, ip, lr, pc}^
    9948:	bne	ff4d6194 <fputs@plt+0xff4d2694>
    994c:	ldrbt	r9, [sl], -fp, lsl #6
    9950:	movwls	r2, #45824	; 0xb300
    9954:			; <UNDEFINED> instruction: 0x4618e757
    9958:			; <UNDEFINED> instruction: 0xf7f9930d
    995c:	blls	385824 <fputs@plt+0x381d24>
    9960:	strmi	r4, [r1], -r2, lsl #13
    9964:	bfi	r9, r1, #0, #30
    9968:			; <UNDEFINED> instruction: 0x464a493a
    996c:			; <UNDEFINED> instruction: 0xf06f2001
    9970:	ldrbtmi	r0, [r9], #-1281	; 0xfffffaff
    9974:	stcl	7, cr15, [ip, #996]!	; 0x3e4
    9978:	ldmdbmi	r7!, {r0, r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    997c:	andcs	r4, r1, sl, asr #12
    9980:	streq	pc, [r7, #-111]	; 0xffffff91
    9984:			; <UNDEFINED> instruction: 0xf7f94479
    9988:	ldrbt	lr, [r2], -r4, ror #27
    998c:			; <UNDEFINED> instruction: 0xf06f4833
    9990:	ldrbtmi	r0, [r8], #-1292	; 0xfffffaf4
    9994:	stmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9998:	ldmdbmi	r1!, {r0, r1, r3, r5, r6, r9, sl, sp, lr, pc}
    999c:	andcs	r4, r1, sl, asr #12
    99a0:	streq	pc, [r1, #-111]	; 0xffffff91
    99a4:			; <UNDEFINED> instruction: 0xf7f94479
    99a8:			; <UNDEFINED> instruction: 0xe662edd4
    99ac:			; <UNDEFINED> instruction: 0xf06f482d
    99b0:	ldrbtmi	r0, [r8], #-1281	; 0xfffffaff
    99b4:	svc	0x00faf7f9
    99b8:			; <UNDEFINED> instruction: 0xf7f9e65b
    99bc:	stmdbmi	sl!, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    99c0:	andcs	r4, r1, sl, asr #12
    99c4:	streq	pc, [r8, #-111]	; 0xffffff91
    99c8:			; <UNDEFINED> instruction: 0xf7f94479
    99cc:	ldrb	lr, [r0], -r2, asr #27
    99d0:	strbmi	r4, [sl], -r6, lsr #18
    99d4:			; <UNDEFINED> instruction: 0xf06f2001
    99d8:	ldrbtmi	r0, [r9], #-1287	; 0xfffffaf9
    99dc:	ldc	7, cr15, [r8, #996]!	; 0x3e4
    99e0:	stmdbmi	r3!, {r0, r1, r2, r6, r9, sl, sp, lr, pc}
    99e4:	andcs	r4, r1, sl, asr #12
    99e8:	ldreq	pc, [r1, #-111]	; 0xffffff91
    99ec:			; <UNDEFINED> instruction: 0xf7f94479
    99f0:			; <UNDEFINED> instruction: 0xe63eedb0
    99f4:	andeq	r2, r3, r4, asr #17
    99f8:	andeq	r0, r0, r0, ror r2
    99fc:	andeq	fp, r1, r2, lsl #5
    9a00:	andeq	fp, r1, sl, lsl #5
    9a04:	andeq	fp, r1, lr, lsr r3
    9a08:	andeq	sl, r1, lr, ror pc
    9a0c:	andeq	sl, r1, ip, asr #6
    9a10:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
    9a14:	andeq	sl, r1, r0, asr #5
    9a18:	andeq	r9, r1, r8, ror #24
    9a1c:	andeq	sl, r1, r0, ror #5
    9a20:	andeq	sl, r1, r4, lsl #30
    9a24:	andeq	fp, r1, ip, ror #1
    9a28:	andeq	sl, r1, r0, lsl #5
    9a2c:	andeq	fp, r1, r6, ror r1
    9a30:	muleq	r1, r4, r1
    9a34:	andeq	fp, r1, sl, ror #2
    9a38:	andeq	fp, r1, r8, lsr #1
    9a3c:	andeq	fp, r1, r8, lsr #1
    9a40:	andeq	fp, r1, r6, asr #1
    9a44:	muleq	r1, r4, r1
    9a48:	andeq	fp, r1, r6, asr r0
    9a4c:	ldrdeq	fp, [r1], -r0
    9a50:	andeq	sl, r1, ip, lsr ip
    9a54:	andeq	sl, r1, r2, lsl #30
    9a58:	andeq	sl, r1, r8, asr lr
    9a5c:	andeq	sl, r1, lr, asr #29
    9a60:	andeq	sl, r1, r8, lsr #30
    9a64:	andeq	sl, r1, r6, asr #28
    9a68:	andeq	sl, r1, r8, lsr #30
    9a6c:	andeq	sl, r1, lr, ror pc
    9a70:	andeq	sl, r1, ip, lsr #30
    9a74:			; <UNDEFINED> instruction: 0x4616b5f0
    9a78:			; <UNDEFINED> instruction: 0x460d4a18
    9a7c:	addlt	r4, r9, r8, lsl fp
    9a80:	cfstrdvs	mvd4, [r7], {122}	; 0x7a
    9a84:			; <UNDEFINED> instruction: 0x46044917
    9a88:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    9a8c:	ldmdavs	fp, {r1, r3, r4, r5, r9, sl, lr}
    9a90:			; <UNDEFINED> instruction: 0xf04f9307
    9a94:			; <UNDEFINED> instruction: 0xf7ff0300
    9a98:	stmdacs	r0, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    9a9c:	movwcs	sp, #2831	; 0xb0f
    9aa0:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    9aa4:	strcs	sl, [r3, #-3078]	; 0xfffff3fa
    9aa8:	ldrtmi	r9, [r9], -r5, lsl #8
    9aac:	ldrmi	r2, [sl], -r2, lsl #9
    9ab0:	strmi	lr, [r2, #-2509]	; 0xfffff633
    9ab4:	ldrcs	r9, [r4], #-1540	; 0xfffff9fc
    9ab8:			; <UNDEFINED> instruction: 0xf7ff9401
    9abc:	bmi	2c8e60 <fputs@plt+0x2c5360>
    9ac0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9ac4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9ac8:	subsmi	r9, sl, r7, lsl #22
    9acc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9ad0:	andlt	sp, r9, r1, lsl #2
    9ad4:			; <UNDEFINED> instruction: 0xf7f9bdf0
    9ad8:	svclt	0x0000ef0a
    9adc:	andeq	r2, r3, r8, ror #5
    9ae0:	andeq	r0, r0, r0, ror r2
    9ae4:	andeq	r9, r1, lr, ror r8
    9ae8:	andeq	r2, r3, r6, lsr #5
    9aec:	mvnsmi	lr, sp, lsr #18
    9af0:	cfmadd32mi	mvax4, mvfx4, mvfx15, mvfx0
    9af4:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    9af8:			; <UNDEFINED> instruction: 0x36186837
    9afc:			; <UNDEFINED> instruction: 0xf7f94638
    9b00:	strbmi	lr, [r1], -r8, ror #27
    9b04:	ldrtmi	r4, [r8], -r4, lsl #12
    9b08:			; <UNDEFINED> instruction: 0xf7f94622
    9b0c:	ldmdblt	r8, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    9b10:	andcc	pc, r4, r8, lsl r8	; <UNPREDICTABLE>
    9b14:	andle	r2, r5, ip, lsr #22
    9b18:	cfstr32cs	mvfx3, [r4, #-4]
    9b1c:	andcs	sp, r0, ip, ror #3
    9b20:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9b24:	tstcs	r8, #196608	; 0x30000
    9b28:	blx	dad12 <fputs@plt+0xd7212>
    9b2c:	ldrb	r0, [r7, r5]!
    9b30:	andeq	r2, r3, r6, ror r6
    9b34:	andeq	r2, r3, r4, asr #12
    9b38:			; <UNDEFINED> instruction: 0x212cb510
    9b3c:			; <UNDEFINED> instruction: 0xf7f9b082
    9b40:	cmnlt	r8, sl, lsl sp
    9b44:	mcrrne	12, 0, r4, r1, cr10
    9b48:	ldrbtmi	r9, [ip], #-257	; 0xfffffeff
    9b4c:			; <UNDEFINED> instruction: 0xf7f96e20
    9b50:	teqlt	r8, lr, lsr #31
    9b54:	svcvs	0x00609901
    9b58:	svc	0x00a8f7f9
    9b5c:	andcs	fp, r0, r8, lsr #2
    9b60:	ldclt	0, cr11, [r0, #-8]
    9b64:	rsbeq	pc, r0, r4, lsl #2
    9b68:			; <UNDEFINED> instruction: 0xf104e7fa
    9b6c:			; <UNDEFINED> instruction: 0xe7f70074
    9b70:	andeq	r2, r3, r2, lsr #12
    9b74:			; <UNDEFINED> instruction: 0x4604b538
    9b78:	stfmid	f3, [fp, #-416]	; 0xfffffe60
    9b7c:	ldrbtmi	r4, [sp], #-1537	; 0xfffff9ff
    9b80:	ldrdeq	pc, [r8], r5
    9b84:	svc	0x0092f7f9
    9b88:			; <UNDEFINED> instruction: 0xf8d5b138
    9b8c:			; <UNDEFINED> instruction: 0x46210090
    9b90:	svc	0x008cf7f9
    9b94:	andcs	fp, r0, r0, lsr #2
    9b98:			; <UNDEFINED> instruction: 0xf105bd38
    9b9c:	ldclt	0, cr0, [r8, #-544]!	; 0xfffffde0
    9ba0:	addseq	pc, r0, r5, lsl #2
    9ba4:	svclt	0x0000bd38
    9ba8:	andeq	r2, r3, lr, ror #11
    9bac:	svcmi	0x00f0e92d
    9bb0:	ldcmi	6, cr4, [ip, #-608]!	; 0xfffffda0
    9bb4:	blmi	f35dc8 <fputs@plt+0xf322c8>
    9bb8:	ldrbtmi	r4, [sp], #-1551	; 0xfffff9f1
    9bbc:			; <UNDEFINED> instruction: 0x46164611
    9bc0:	stmiapl	fp!, {r2, r9, sl, lr}^
    9bc4:			; <UNDEFINED> instruction: 0x466a4638
    9bc8:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
    9bcc:	movwls	r6, #6171	; 0x181b
    9bd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9bd4:	mrc2	7, 5, pc, cr14, cr14, {7}
    9bd8:	ldrsbge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    9bdc:			; <UNDEFINED> instruction: 0xb19844fa
    9be0:			; <UNDEFINED> instruction: 0xf04f4b33
    9be4:	ldrbtmi	r3, [fp], #-1535	; 0xfffffa01
    9be8:	andcc	pc, r0, fp, asr #17
    9bec:	blmi	b9c4b8 <fputs@plt+0xb989b8>
    9bf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9bf4:	blls	63c64 <fputs@plt+0x60164>
    9bf8:			; <UNDEFINED> instruction: 0xf04f405a
    9bfc:	mrsle	r0, SPSR_hyp
    9c00:	andlt	r4, r3, r8, lsr #12
    9c04:	svchi	0x00f0e8bd
    9c08:	strmi	r4, [r3], -fp, lsr #20
    9c0c:	ldrtmi	r4, [r1], -r5, lsl #12
    9c10:			; <UNDEFINED> instruction: 0x4638447a
    9c14:	blx	4c5c6a <fputs@plt+0x4c216a>
    9c18:	stmdacs	r0, {r0, r7, r9, sl, lr}
    9c1c:	eorscs	sp, r8, #59	; 0x3b
    9c20:	strtmi	r2, [r0], -r0, lsl #2
    9c24:	ldcl	7, cr15, [r8], {249}	; 0xf9
    9c28:	ldrtmi	r4, [r1], -r4, lsr #20
    9c2c:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    9c30:			; <UNDEFINED> instruction: 0xf0134638
    9c34:	blls	48848 <fputs@plt+0x44d48>
    9c38:			; <UNDEFINED> instruction: 0x612360e6
    9c3c:	streq	lr, [r1, -r4, asr #19]
    9c40:			; <UNDEFINED> instruction: 0xf7ff4618
    9c44:			; <UNDEFINED> instruction: 0x4603ff53
    9c48:	cmnvs	r3, r0, lsl #16
    9c4c:			; <UNDEFINED> instruction: 0xff74f7ff
    9c50:	strbmi	r4, [r8], -r3, lsl #12
    9c54:			; <UNDEFINED> instruction: 0xf7ff61e3
    9c58:	bmi	689a94 <fputs@plt+0x685f94>
    9c5c:			; <UNDEFINED> instruction: 0x61a34603
    9c60:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    9c64:	stmdavs	r3!, {r0, sp}^
    9c68:	stmdavs	lr, {r9, fp, ip, pc}
    9c6c:			; <UNDEFINED> instruction: 0xf8c44915
    9c70:	ldrbtmi	r8, [r9], #-36	; 0xffffffdc
    9c74:			; <UNDEFINED> instruction: 0xf7f96226
    9c78:	stmdbvs	r3!, {r2, r3, r5, r6, sl, fp, sp, lr, pc}^
    9c7c:	stmibvs	r3!, {r0, r1, r5, r8, ip, sp, pc}^
    9c80:	stmibvs	r3!, {r0, r1, r4, r8, ip, sp, pc}
    9c84:			; <UNDEFINED> instruction: 0xd1b12b00
    9c88:			; <UNDEFINED> instruction: 0xf04f4b0f
    9c8c:	ldrbtmi	r3, [fp], #-1535	; 0xfffffa01
    9c90:	andcc	pc, r0, fp, asr #17
    9c94:			; <UNDEFINED> instruction: 0xf8dfe7aa
    9c98:	ldrbtmi	r9, [r9], #52	; 0x34
    9c9c:			; <UNDEFINED> instruction: 0xf7f9e7bf
    9ca0:	svclt	0x0000ee26
    9ca4:	andeq	r2, r3, lr, lsr #3
    9ca8:	andeq	r0, r0, r0, ror r2
    9cac:	andeq	r2, r3, ip, lsl #3
    9cb0:	andeq	sl, r1, r6, lsl #21
    9cb4:	andeq	r2, r3, r8, ror r1
    9cb8:	andeq	sl, r1, r8
    9cbc:	strdeq	r9, [r1], -r2
    9cc0:	andeq	r0, r0, ip, lsl #5
    9cc4:	muleq	r1, r2, sp
    9cc8:	andeq	sl, r1, lr, ror sp
    9ccc:	andeq	sl, r1, sl, asr #26
    9cd0:	bmi	dc8e0 <fputs@plt+0xd8de0>
    9cd4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9cd8:			; <UNDEFINED> instruction: 0x47706018
    9cdc:	muleq	r3, r4, r0
    9ce0:	andeq	r0, r0, ip, lsl #5
    9ce4:	bmi	dc8f4 <fputs@plt+0xd8df4>
    9ce8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9cec:			; <UNDEFINED> instruction: 0x47706818
    9cf0:	andeq	r2, r3, r0, lsl #1
    9cf4:	andeq	r0, r0, ip, lsl #5
    9cf8:	mvnsmi	lr, #737280	; 0xb4000
    9cfc:	strmi	r4, [pc], -r0, lsl #13
    9d00:			; <UNDEFINED> instruction: 0xb1a34691
    9d04:	svceq	0x0000f1b9
    9d08:	ldcne	13, cr13, [r8, #-56]!	; 0xffffffc8
    9d0c:	strcs	r1, [r0], #-3353	; 0xfffff2e7
    9d10:	eorsvs	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    9d14:	eorspl	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    9d18:			; <UNDEFINED> instruction: 0xf8434445
    9d1c:			; <UNDEFINED> instruction: 0xf8415034
    9d20:	strcc	r6, [r1], #-52	; 0xffffffcc
    9d24:	mvnsle	r4, r1, lsr #11
    9d28:	pop	{r3, r4, r9, sl, lr}
    9d2c:			; <UNDEFINED> instruction: 0x461183f8
    9d30:			; <UNDEFINED> instruction: 0xf7f92008
    9d34:			; <UNDEFINED> instruction: 0x4603ec38
    9d38:	mvnle	r2, r0, lsl #16
    9d3c:	svclt	0x0000e7f4
    9d40:	svcmi	0x00f0e92d
    9d44:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    9d48:	strmi	r8, [sl], r4, lsl #22
    9d4c:			; <UNDEFINED> instruction: 0x46144db9
    9d50:	rscgt	pc, r4, #14614528	; 0xdf0000
    9d54:	sbcslt	r4, r5, sp, ror r4
    9d58:	muleq	r7, r5, r8
    9d5c:	ldcmi	15, cr10, [r7, #24]!
    9d60:			; <UNDEFINED> instruction: 0xf10744fc
    9d64:	rscsvs	r0, lr, r0, ror #12
    9d68:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    9d6c:			; <UNDEFINED> instruction: 0xf8c7682d
    9d70:			; <UNDEFINED> instruction: 0xf04f5134
    9d74:			; <UNDEFINED> instruction: 0xf8d70500
    9d78:	stm	r6, {r4, r5, r6, r8, ip, lr}
    9d7c:	ldrmi	r0, [r9], -r7
    9d80:	strbmi	r2, [r8], -r0, lsl #4
    9d84:			; <UNDEFINED> instruction: 0xf013613d
    9d88:			; <UNDEFINED> instruction: 0xf8d9f827
    9d8c:	andcs	r3, r0, #4
    9d90:	vaddl.u8	q11, d3, d26
    9d94:	cdpeq	2, 1, cr4, cr9, cr7, {0}
    9d98:	tstvs	r3, r1, asr #20
    9d9c:	beq	4455c4 <fputs@plt+0x441ac4>
    9da0:	andcs	pc, r7, r3, asr #7
    9da4:	tstmi	r0, r1, asr #20
    9da8:	tstcs	r2, r1, asr #20
    9dac:	svcpl	0x0080f1b1
    9db0:	blmi	fe900214 <fputs@plt+0xfe8fc714>
    9db4:	rscscc	pc, pc, pc, asr #32
    9db8:	eorvs	r4, fp, fp, ror r4
    9dbc:	blmi	fe7dc848 <fputs@plt+0xfe7d8d48>
    9dc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9dc4:			; <UNDEFINED> instruction: 0xf8d7681a
    9dc8:	subsmi	r3, sl, r4, lsr r1
    9dcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9dd0:	msrhi	CPSR_fsc, r0, asr #32
    9dd4:	ldrvc	pc, [lr, r7, lsl #10]
    9dd8:	ldc	6, cr4, [sp], #756	; 0x2f4
    9ddc:	pop	{r2, r8, r9, fp, pc}
    9de0:			; <UNDEFINED> instruction: 0xf1078ff0
    9de4:	ldrbmi	r0, [r2], -r8, lsr #6
    9de8:	cfmadd32	mvax2, mvfx4, mvfx9, mvfx9
    9dec:			; <UNDEFINED> instruction: 0x46183a10
    9df0:	movwls	r6, #2363	; 0x93b
    9df4:			; <UNDEFINED> instruction: 0xf7ff4623
    9df8:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    9dfc:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    9e00:	msreq	CPSR_, #-1073741823	; 0xc0000001
    9e04:	andseq	pc, ip, #-1073741823	; 0xc0000001
    9e08:			; <UNDEFINED> instruction: 0x46484651
    9e0c:	rsbsvs	r6, sl, fp, lsr r0
    9e10:	ldc2l	7, cr15, [r0, #1016]	; 0x3f8
    9e14:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9e18:	rschi	pc, sl, r0, asr #32
    9e1c:			; <UNDEFINED> instruction: 0xf1074a8a
    9e20:	ldrbmi	r0, [r1], -r4, lsr #8
    9e24:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    9e28:			; <UNDEFINED> instruction: 0xf0134623
    9e2c:	strmi	pc, [r3], r7, lsl #20
    9e30:			; <UNDEFINED> instruction: 0xf0002800
    9e34:	bvs	1f2a1e8 <fputs@plt+0x1f266e8>
    9e38:	adcsmi	r1, r0, #98304	; 0x18000
    9e3c:	rschi	pc, r6, r0, lsl #1
    9e40:	cdpne	14, 7, cr1, cr0, cr2, {2}
    9e44:	svccc	0x0001f812
    9e48:	strcc	fp, [r1, #-2307]	; 0xfffff6fd
    9e4c:			; <UNDEFINED> instruction: 0xd1f94290
    9e50:			; <UNDEFINED> instruction: 0xf0002d00
    9e54:	stccs	0, cr8, [r0], {219}	; 0xdb
    9e58:			; <UNDEFINED> instruction: 0xf816dd04
    9e5c:	bcs	14e68 <fputs@plt+0x11368>
    9e60:	sbcshi	pc, fp, r0, asr #32
    9e64:	vpadd.f32	q1, q0, q10
    9e68:	adceq	r8, sl, sl, asr #1
    9e6c:	andcc	r4, r7, #112197632	; 0x6b00000
    9e70:	ldrsbhi	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    9e74:	andeq	pc, r7, #34	; 0x22
    9e78:	bcc	fe4456a0 <fputs@plt+0xfe441ba0>
    9e7c:	vstreq	d14, [r2, #-692]	; 0xfffffd4c
    9e80:	stcge	3, cr2, [r5], {-0}
    9e84:	ldrbtmi	r6, [r8], #379	; 0x17b
    9e88:	adcsvs	sl, fp, r6, lsl #22
    9e8c:	ldrbmi	r4, [ip], -r3, lsr #12
    9e90:	andcs	r4, pc, #162529280	; 0x9b00000
    9e94:	strbmi	r4, [r0], -r1, lsr #12
    9e98:	svcmi	0x0004f84b
    9e9c:	ldcl	7, cr15, [sl, #996]	; 0x3e4
    9ea0:	blvc	ff8f8448 <fputs@plt+0xff8f4948>
    9ea4:	tstle	sl, pc, lsr #22
    9ea8:	bne	445710 <fputs@plt+0x441c10>
    9eac:	andseq	pc, r0, r4, lsl #2
    9eb0:	ldcl	7, cr15, [ip, #996]!	; 0x3e4
    9eb4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, fp, sp, lr}
    9eb8:	movwcs	fp, #7944	; 0x1f08
    9ebc:			; <UNDEFINED> instruction: 0x4620617b
    9ec0:	stc	7, cr15, [r6], {249}	; 0xf9
    9ec4:	strmi	r3, [r4], #-1
    9ec8:	stmiale	r2!, {r1, r2, r5, r7, r9, lr}^
    9ecc:	cmplt	r3, #2015232	; 0x1ec000
    9ed0:	strbeq	lr, [r5], #3013	; 0xbc5
    9ed4:	ldmib	r7, {r1, r2, r3, r5, r6, r9, sl, lr}^
    9ed8:	strtmi	r1, [sl], -r2, lsl #6
    9edc:			; <UNDEFINED> instruction: 0xf10400e0
    9ee0:	adccc	r0, r0, r3, lsl r5
    9ee4:	bl	feb52ef8 <fputs@plt+0xfeb4f3f8>
    9ee8:			; <UNDEFINED> instruction: 0xf04f0d00
    9eec:	sbccs	r0, r8, r0, lsl #22
    9ef0:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    9ef4:			; <UNDEFINED> instruction: 0xf1079004
    9ef8:	stmib	sp, {r2, r3, r5, r6}^
    9efc:	andls	r4, r3, r0, lsl #16
    9f00:	strls	r4, [r2, #-1608]	; 0xfffff9b8
    9f04:	andslt	pc, r4, sp, asr #17
    9f08:	blx	fffc5f10 <fputs@plt+0xfffc2410>
    9f0c:	blle	17d1724 <fputs@plt+0x17cdc24>
    9f10:	adcmi	sp, r5, #102	; 0x66
    9f14:	ldmdbvs	sl!, {r0, r4, sl, fp, ip, lr, pc}
    9f18:	rscscc	pc, pc, pc, asr #32
    9f1c:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    9f20:	ssatmi	r6, #22, r3
    9f24:	ldmdbvs	sl!, {r0, r2, sp, lr, pc}
    9f28:	rscscc	pc, pc, pc, asr #32
    9f2c:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    9f30:	mrc	0, 0, r6, cr8, cr3, {0}
    9f34:			; <UNDEFINED> instruction: 0x469d3a90
    9f38:	bmi	1203c40 <fputs@plt+0x1200140>
    9f3c:			; <UNDEFINED> instruction: 0x4651465b
    9f40:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    9f44:			; <UNDEFINED> instruction: 0xf97af013
    9f48:			; <UNDEFINED> instruction: 0xf8d9b1f8
    9f4c:	bl	239f84 <fputs@plt+0x236484>
    9f50:	vmlal.u<illegal width 8>	q8, d28, d0[1]
    9f54:	vabal.u8	q9, d12, d7
    9f58:	b	13da37c <fputs@plt+0x13d687c>
    9f5c:	b	10e2bd4 <fputs@plt+0x10df0d4>
    9f60:	b	10e2b98 <fputs@plt+0x10df098>
    9f64:	b	10dab80 <fputs@plt+0x10d7080>
    9f68:			; <UNDEFINED> instruction: 0xf8482301
    9f6c:	stmdavs	r1, {r2, r4, r5, ip, sp}^
    9f70:	vraddhn.i16	d19, <illegal reg q0.5>, <illegal reg q0.5>
    9f74:	vabal.u8	q9, d1, d7
    9f78:	cdpeq	0, 0, cr4, cr11, cr7, {0}
    9f7c:	movwvs	lr, #6723	; 0x1a43
    9f80:	movwmi	lr, #23107	; 0x5a43
    9f84:	movwcs	lr, #2627	; 0xa43
    9f88:			; <UNDEFINED> instruction: 0x466b6053
    9f8c:	biceq	lr, r4, #166912	; 0x28c00
    9f90:	strbmi	r4, [r1], -r2, lsr #12
    9f94:	stcge	6, cr4, [r6, #-628]	; 0xfffffd8c
    9f98:	strtmi	r4, [fp], -r8, asr #12
    9f9c:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    9fa0:	beq	44580c <fputs@plt+0x441d0c>
    9fa4:			; <UNDEFINED> instruction: 0x4629683a
    9fa8:			; <UNDEFINED> instruction: 0xf8d2687b
    9fac:	strtmi	ip, [r2], -r0
    9fb0:	stmibvs	r5, {r0, r1, r3, r4, fp, sp, lr}^
    9fb4:	andgt	pc, r0, sp, asr #17
    9fb8:	strmi	r6, [r0, ip, lsr #18]!
    9fbc:	adcsle	r2, r0, r0, lsl #16
    9fc0:			; <UNDEFINED> instruction: 0xf04f693a
    9fc4:	blmi	9563c8 <fputs@plt+0x9528c8>
    9fc8:	andsvs	r4, r3, fp, ror r4
    9fcc:			; <UNDEFINED> instruction: 0xe7b046b5
    9fd0:			; <UNDEFINED> instruction: 0xf04f693a
    9fd4:	blmi	8963d8 <fputs@plt+0x8928d8>
    9fd8:	andsvs	r4, r3, fp, ror r4
    9fdc:			; <UNDEFINED> instruction: 0xe7a846b5
    9fe0:			; <UNDEFINED> instruction: 0xf04f693a
    9fe4:	blmi	7d63e8 <fputs@plt+0x7d28e8>
    9fe8:	andsvs	r4, r3, fp, ror r4
    9fec:			; <UNDEFINED> instruction: 0xe7a046b5
    9ff0:			; <UNDEFINED> instruction: 0xf04f693a
    9ff4:	blmi	7163f8 <fputs@plt+0x7128f8>
    9ff8:	andsvs	r4, r3, fp, ror r4
    9ffc:	ldmdbvs	sl!, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    a000:	rscscc	pc, pc, pc, asr #32
    a004:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    a008:			; <UNDEFINED> instruction: 0xe6d76013
    a00c:			; <UNDEFINED> instruction: 0xf04f693a
    a010:	blmi	5d6414 <fputs@plt+0x5d2914>
    a014:	andsvs	r4, r3, fp, ror r4
    a018:	ldmdbvs	sl!, {r4, r6, r7, r9, sl, sp, lr, pc}
    a01c:	rscscc	pc, pc, pc, asr #32
    a020:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    a024:			; <UNDEFINED> instruction: 0xe6c96013
    a028:	rscscc	pc, pc, pc, asr #32
    a02c:			; <UNDEFINED> instruction: 0xf7f9e6c6
    a030:	svclt	0x0000ec5e
    a034:			; <UNDEFINED> instruction: 0x000324b0
    a038:	andeq	r2, r3, r8
    a03c:	andeq	r0, r0, r0, ror r2
    a040:	andeq	sl, r1, r0, ror ip
    a044:	andeq	r1, r3, r8, lsr #31
    a048:	muleq	r1, r2, lr
    a04c:	andeq	r9, r1, r2, asr lr
    a050:	andeq	sl, r1, lr, ror #23
    a054:	andeq	sl, r1, sl, lsl #23
    a058:	andeq	r9, r1, r6, lsl #27
    a05c:	andeq	sl, r1, ip, asr fp
    a060:	andeq	sl, r1, r4, lsl #22
    a064:	andeq	sl, r1, r4, lsl fp
    a068:	andeq	sl, r1, r8, lsr r6
    a06c:	andeq	sl, r1, sl, lsl #21
    a070:	andeq	sl, r1, ip, lsr #20
    a074:	andeq	sl, r1, lr, lsr sl
    a078:	mvnsmi	lr, #737280	; 0xb4000
    a07c:	stmdavs	r0, {r0, r2, r9, sl, lr}^
    a080:	pkhbtmi	r4, r9, r0, lsl #13
    a084:			; <UNDEFINED> instruction: 0xf3c0492e
    a088:	addslt	r2, r7, r7, lsl #4
    a08c:	ldrmi	r0, [lr], -r4, lsl #28
    a090:	strvs	lr, [r0], #-2628	; 0xfffff5bc
    a094:	movwmi	pc, #29632	; 0x73c0	; <UNPREDICTABLE>
    a098:	strmi	lr, [r2], #-2628	; 0xfffff5bc
    a09c:	ldrbtmi	r4, [r9], #-2601	; 0xfffff5d7
    a0a0:	strcs	lr, [r3], #-2628	; 0xfffff5bc
    a0a4:			; <UNDEFINED> instruction: 0xf1b49f1f
    a0a8:	stmpl	sl, {r7, r8, r9, sl, fp, ip, lr}
    a0ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a0b0:	andsls	r6, r5, #1179648	; 0x120000
    a0b4:	andeq	pc, r0, #79	; 0x4f
    a0b8:	ldmdble	r1, {r0, r1, r3, r4, r5, sp, lr}
    a0bc:			; <UNDEFINED> instruction: 0xf04f4b22
    a0c0:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    a0c4:	bmi	8621b8 <fputs@plt+0x85e6b8>
    a0c8:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    a0cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a0d0:	subsmi	r9, sl, r5, lsl fp
    a0d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a0d8:	andslt	sp, r7, pc, lsr #2
    a0dc:	mvnshi	lr, #12386304	; 0xbd0000
    a0e0:	blls	7b5104 <fputs@plt+0x7b1604>
    a0e4:	strtmi	r4, [r9], -sl, asr #12
    a0e8:	strls	r4, [r0, -r0, lsr #12]
    a0ec:	ldc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    a0f0:	blge	138cf8 <fputs@plt+0x1351f8>
    a0f4:	strbmi	sl, [r9], -r3, lsl #20
    a0f8:			; <UNDEFINED> instruction: 0xf7fe4628
    a0fc:	ldmiblt	r8, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    a100:	strtmi	r9, [r0], -r4, lsl #22
    a104:	stmdbge	r5, {r1, r2, r3, sl, fp, ip, pc}
    a108:			; <UNDEFINED> instruction: 0xf8cd2201
    a10c:	movwls	r8, #20
    a110:	blls	ef930 <fputs@plt+0xebe30>
    a114:	strmi	r6, [r0, r4, lsr #18]!
    a118:	sbcsle	r2, r4, r0, lsl #16
    a11c:			; <UNDEFINED> instruction: 0xf04f4b0c
    a120:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    a124:			; <UNDEFINED> instruction: 0xe7ce603b
    a128:			; <UNDEFINED> instruction: 0xf04f4b0a
    a12c:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    a130:			; <UNDEFINED> instruction: 0xe7c8603b
    a134:	rscscc	pc, pc, pc, asr #32
    a138:			; <UNDEFINED> instruction: 0xf7f9e7c5
    a13c:	svclt	0x0000ebd8
    a140:	andeq	r1, r3, sl, asr #25
    a144:	andeq	r0, r0, r0, ror r2
    a148:	andeq	sl, r1, r6, ror #18
    a14c:	muleq	r3, lr, ip
    a150:	andeq	sl, r1, r2, lsl #20
    a154:	andeq	sl, r1, r2, lsl #10
    a158:	svcmi	0x00f0e92d
    a15c:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    a160:	strmi	r8, [ip], -r2, lsl #22
    a164:	addlt	r2, r9, r0, lsl #2
    a168:	movwcs	lr, #14797	; 0x39cd
    a16c:	vldrls	s8, [r5, #-360]	; 0xfffffe98
    a170:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    a174:	strls	r9, [r5, #-3860]	; 0xfffff0ec
    a178:	bmi	16604cc <fputs@plt+0x165c9cc>
    a17c:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    a180:			; <UNDEFINED> instruction: 0xf04f9307
    a184:	movwcs	r0, #4864	; 0x1300
    a188:	eorvs	r4, fp, sl, ror r4
    a18c:	stmdbhi	r3, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    a190:	mcr2	0, 6, pc, cr6, cr2, {0}	; <UNPREDICTABLE>
    a194:	vmull.p8	<illegal reg q8.5>, d0, d1
    a198:			; <UNDEFINED> instruction: 0x4638809b
    a19c:	blx	ffbc61ee <fputs@plt+0xffbc26ee>
    a1a0:	vmull.p8	<illegal reg q8.5>, d0, d5
    a1a4:	blmi	13ea400 <fputs@plt+0x13e6900>
    a1a8:	bmi	fe4459d0 <fputs@plt+0xfe441ed0>
    a1ac:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    a1b0:	ldrbtmi	r4, [fp], #1147	; 0x47b
    a1b4:	bcc	4459dc <fputs@plt+0x441edc>
    a1b8:	movwls	r2, #13056	; 0x3300
    a1bc:	bcs	445a24 <fputs@plt+0x441f24>
    a1c0:	strtmi	r2, [r9], -r0, lsl #6
    a1c4:			; <UNDEFINED> instruction: 0xf0134638
    a1c8:	stmdacs	r0, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
    a1cc:	stmdbmi	r7, {r0, r1, r4, r5, r6, ip, lr, pc}^
    a1d0:			; <UNDEFINED> instruction: 0xf7f94479
    a1d4:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    a1d8:	blmi	117e794 <fputs@plt+0x117ac94>
    a1dc:	mrc	6, 0, r4, cr8, cr0, {1}
    a1e0:	ldrbtmi	r1, [fp], #-2704	; 0xfffff570
    a1e4:			; <UNDEFINED> instruction: 0xf0129306
    a1e8:	vmlsne.f64	d15, d20, d9
    a1ec:			; <UNDEFINED> instruction: 0xf8dfdb22
    a1f0:	ldrbtmi	sl, [sl], #260	; 0x104
    a1f4:	strtmi	r2, [r1], -r0, lsl #4
    a1f8:			; <UNDEFINED> instruction: 0xf0124630
    a1fc:	andcs	pc, r9, #15168	; 0x3b40
    a200:			; <UNDEFINED> instruction: 0xf7f94651
    a204:	ldmdblt	r8!, {r3, r5, sl, fp, sp, lr, pc}^
    a208:			; <UNDEFINED> instruction: 0xf04fab06
    a20c:	movwls	r3, #4863	; 0x12ff
    a210:	andls	r4, r0, #34603008	; 0x2100000
    a214:	strbmi	r4, [r2], -fp, asr #12
    a218:			; <UNDEFINED> instruction: 0xf7ff4630
    a21c:	stmdacs	r0, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    a220:	ldrbmi	sp, [r8], -r2, asr #32
    a224:	bl	ff0c8210 <fputs@plt+0xff0c4710>
    a228:	ldrtmi	r4, [r0], -r1, lsr #12
    a22c:	blx	ff5c627e <fputs@plt+0xff5c277e>
    a230:	ble	ff7d1a48 <fputs@plt+0xff7cdf48>
    a234:	svceq	0x0008f114
    a238:			; <UNDEFINED> instruction: 0xf114bf18
    a23c:	tstle	r7, fp, lsl #30
    a240:	strtmi	r4, [r1], -sp, lsr #22
    a244:	ldrtmi	r2, [r0], -r0, lsl #4
    a248:	movwls	r4, #25723	; 0x647b
    a24c:			; <UNDEFINED> instruction: 0xf012461c
    a250:	cdp	13, 1, cr15, cr8, cr3, {6}
    a254:	andcs	r1, r0, #144, 20	; 0x90000
    a258:	ldrtmi	r9, [r0], -r3
    a25c:	ldc2	0, cr15, [ip, #72]!	; 0x48
    a260:	blls	dc700 <fputs@plt+0xd8c00>
    a264:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    a268:	andcs	r9, r1, r0
    a26c:	ldmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a270:	andcs	r4, r0, #42991616	; 0x2900000
    a274:			; <UNDEFINED> instruction: 0xf0124638
    a278:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    a27c:			; <UNDEFINED> instruction: 0x46024479
    a280:			; <UNDEFINED> instruction: 0xf7f92001
    a284:			; <UNDEFINED> instruction: 0xf04fe966
    a288:	bmi	79668c <fputs@plt+0x792b8c>
    a28c:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    a290:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a294:	subsmi	r9, sl, r7, lsl #22
    a298:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a29c:	andlt	sp, r9, sl, lsl r1
    a2a0:	blhi	c559c <fputs@plt+0xc1a9c>
    a2a4:	svchi	0x00f0e8bd
    a2a8:	blls	dc30c <fputs@plt+0xd880c>
    a2ac:	movwcc	r4, #5240	; 0x1478
    a2b0:			; <UNDEFINED> instruction: 0xf7f99303
    a2b4:			; <UNDEFINED> instruction: 0x4629eb7c
    a2b8:			; <UNDEFINED> instruction: 0xf0124638
    a2bc:	vmlane.f64	d15, d21, d15
    a2c0:	svcge	0x007cf6bf
    a2c4:	tstlt	fp, r3, lsl #22
    a2c8:	andcs	r9, r0, r5, lsl #22
    a2cc:	bfi	r6, r8, #0, #29
    a2d0:	ldrb	r2, [sl, r0]
    a2d4:	bl	2c82c0 <fputs@plt+0x2c47c0>
    a2d8:	strdeq	r1, [r3], -r6
    a2dc:	andeq	r0, r0, r0, ror r2
    a2e0:	andeq	r9, r1, r0, asr #31
    a2e4:	muleq	r1, ip, r1
    a2e8:	andeq	sl, r1, lr, lsl r5
    a2ec:	andeq	fp, r1, ip, lsl #7
    a2f0:	ldrdeq	sp, [r1], -sl
    a2f4:	andeq	r9, r1, r6, asr pc
    a2f8:	andeq	sl, r1, r8, lsl #8
    a2fc:	andeq	sl, r1, lr, ror #8
    a300:			; <UNDEFINED> instruction: 0x0001a8bc
    a304:	ldrdeq	r1, [r3], -sl
    a308:	andeq	sl, r1, r0, lsr #8
    a30c:	svcmi	0x00f0e92d
    a310:	mcrrmi	6, 0, r4, pc, cr6
    a314:	blmi	13dbb5c <fputs@plt+0x13d805c>
    a318:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    a31c:	addlt	r4, r7, lr, asr #20
    a320:	stmiapl	r3!, {r3, r7, r9, sl, lr}^
    a324:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    a328:	movwls	r6, #22555	; 0x581b
    a32c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a330:	ldc2l	0, cr15, [r6, #72]!	; 0x48
    a334:	vmull.p8	<illegal reg q8.5>, d0, d1
    a338:	ldrtmi	r8, [r8], -r1, lsl #1
    a33c:	blx	7c638e <fputs@plt+0x7c288e>
    a340:	blle	1ed1b5c <fputs@plt+0x1ece05c>
    a344:			; <UNDEFINED> instruction: 0xb114f8df
    a348:			; <UNDEFINED> instruction: 0xa114f8df
    a34c:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    a350:	ldrbmi	r2, [sl], -r0, lsl #6
    a354:	ldrtmi	r4, [r8], -r9, lsr #12
    a358:			; <UNDEFINED> instruction: 0xff70f012
    a35c:	rsble	r2, r7, r0, lsl #16
    a360:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
    a364:	bl	fe8c8350 <fputs@plt+0xfe8c4850>
    a368:	cmnle	r1, r0, lsl #16
    a36c:			; <UNDEFINED> instruction: 0x46414b3e
    a370:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    a374:			; <UNDEFINED> instruction: 0xf0129304
    a378:	vmlane.f64	d15, d4, d1
    a37c:			; <UNDEFINED> instruction: 0xf8dfdb1f
    a380:	ldrbtmi	r9, [r9], #236	; 0xec
    a384:	strtmi	r2, [r1], -r0, lsl #4
    a388:			; <UNDEFINED> instruction: 0xf0124630
    a38c:	andcs	pc, r9, #2368	; 0x940
    a390:			; <UNDEFINED> instruction: 0xf7f94649
    a394:	stmdblt	r0!, {r5, r6, r8, r9, fp, sp, lr, pc}^
    a398:	strbmi	sl, [r3], -r4, lsl #20
    a39c:	strtmi	r9, [r1], -r0, lsl #4
    a3a0:	ldrtmi	r4, [r0], -sl, lsr #12
    a3a4:	stc2l	7, cr15, [ip], {255}	; 0xff
    a3a8:	eorsle	r2, sp, r0, lsl #16
    a3ac:			; <UNDEFINED> instruction: 0xf7f94650
    a3b0:			; <UNDEFINED> instruction: 0x4621eafe
    a3b4:			; <UNDEFINED> instruction: 0xf0124630
    a3b8:	vmovne.32	d4[0], pc
    a3bc:			; <UNDEFINED> instruction: 0xf114dae2
    a3c0:	svclt	0x00180f08
    a3c4:	svceq	0x000bf114
    a3c8:			; <UNDEFINED> instruction: 0xf8ddd03a
    a3cc:			; <UNDEFINED> instruction: 0x46219010
    a3d0:	ldrtmi	r2, [r0], -r0, lsl #4
    a3d4:	stc2	0, cr15, [r0, #-72]	; 0xffffffb8
    a3d8:	andcs	r4, r0, #68157440	; 0x4100000
    a3dc:	ldrtmi	r9, [r0], -r3
    a3e0:	ldc2l	0, cr15, [sl], #72	; 0x48
    a3e4:	blls	dc874 <fputs@plt+0xd8d74>
    a3e8:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    a3ec:	andcs	r9, r1, r0
    a3f0:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a3f4:	andcs	r4, r0, #42991616	; 0x2900000
    a3f8:			; <UNDEFINED> instruction: 0xf0124638
    a3fc:	ldmdbmi	sp, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    a400:			; <UNDEFINED> instruction: 0x46024479
    a404:			; <UNDEFINED> instruction: 0xf7f92001
    a408:			; <UNDEFINED> instruction: 0xf04fe8a4
    a40c:	bmi	696810 <fputs@plt+0x692d10>
    a410:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    a414:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a418:	subsmi	r9, sl, r5, lsl #22
    a41c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a420:	andlt	sp, r7, r3, lsl r1
    a424:	svchi	0x00f0e8bd
    a428:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    a42c:	b	fefc8418 <fputs@plt+0xfefc4918>
    a430:	ldrtmi	r4, [r8], -r9, lsr #12
    a434:	blx	ff4c6484 <fputs@plt+0xff4c2984>
    a438:	ble	fe251c54 <fputs@plt+0xfe24e154>
    a43c:	strb	r2, [r6, r0]!
    a440:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    a444:	ldrmi	r9, [r9], r4, lsl #6
    a448:			; <UNDEFINED> instruction: 0xf7f9e7c1
    a44c:	svclt	0x0000ea50
    a450:	andeq	r1, r3, lr, asr #20
    a454:	andeq	r0, r0, r0, ror r2
    a458:	andeq	r9, r1, r2, lsr #28
    a45c:	andeq	sl, r1, r0
    a460:	andeq	sl, r1, r2, lsl #7
    a464:	andeq	r9, r1, r2, asr #29
    a468:	andeq	sp, r1, sl, asr #8
    a46c:	andeq	r9, r1, r6, asr #27
    a470:	andeq	sl, r1, sl, ror r7
    a474:	andeq	sl, r1, r8, lsr r7
    a478:	andeq	r1, r3, r6, asr r9
    a47c:	andeq	sl, r1, r2, lsr #5
    a480:	andeq	sl, r1, lr, lsl #4
    a484:	bmi	11d098 <fputs@plt+0x119598>
    a488:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a48c:			; <UNDEFINED> instruction: 0xf7ff681a
    a490:	svclt	0x0000bf3d
    a494:	andeq	r1, r3, r0, ror #17
    a498:	andeq	r0, r0, ip, lsl #5
    a49c:	ldmib	r0, {r4, r5, r6, r7, sl, ip, sp, pc}^
    a4a0:			; <UNDEFINED> instruction: 0xb1233460
    a4a4:	strpl	pc, [r0, #-260]	; 0xfffffefc
    a4a8:	bl	d98b4 <fputs@plt+0xd5db4>
    a4ac:	ldmib	r0, {r0, r2, r6, r7, r8, r9}^
    a4b0:	tstlt	r6, r3, ror #12
    a4b4:	adcmi	fp, r5, #100, 18	; 0x190000
    a4b8:	streq	pc, [r1], -r4, lsl #2
    a4bc:	orrvs	pc, r4, r0, asr #17
    a4c0:			; <UNDEFINED> instruction: 0x4618dd1a
    a4c4:	andcs	fp, r0, r3, lsl r1
    a4c8:	smullsvs	r6, sl, r9, r0
    a4cc:			; <UNDEFINED> instruction: 0x4770bcf0
    a4d0:	svclt	0x00b442a5
    a4d4:	strcs	r2, [r1], -r0, lsl #12
    a4d8:	svclt	0x00082b00
    a4dc:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    a4e0:	ldmib	r3, {r0, r3, r5, r6, r7, ip, lr, pc}^
    a4e4:	ldrtmi	r7, [lr], #-1536	; 0xfffffa00
    a4e8:	ble	21af28 <fputs@plt+0x217428>
    a4ec:			; <UNDEFINED> instruction: 0xf10442a5
    a4f0:			; <UNDEFINED> instruction: 0xf8c00601
    a4f4:	stflee	f6, [r6], #528	; 0x210
    a4f8:	rscscc	pc, pc, pc, asr #32
    a4fc:	strmi	lr, [sl], #-2022	; 0xfffff81a
    a500:	blne	ff5d2508 <fputs@plt+0xff5cea08>
    a504:	ubfx	r6, pc, #0, #2
    a508:	svcmi	0x00f0e92d
    a50c:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    a510:	ldrmi	r8, [r4], -r2, lsl #22
    a514:	addcs	r4, r0, #6291456	; 0x600000
    a518:	adfe	f2, f0, f0
    a51c:	adcslt	r0, r1, r0, lsl sl
    a520:	strls	sl, [fp, #-2063]	; 0xfffff7f1
    a524:	strls	r4, [r7], #-3557	; 0xfffff21b
    a528:	ldrbtmi	r4, [sp], #-3301	; 0xfffff31b
    a52c:	blls	f6f15c <fputs@plt+0xf6b65c>
    a530:			; <UNDEFINED> instruction: 0xf8dd592c
    a534:	stmdavs	r4!, {r2, r3, r4, r5, r6, r7, ip, pc}
    a538:			; <UNDEFINED> instruction: 0xf04f942f
    a53c:	movwls	r0, #25600	; 0x6400
    a540:	mvnscc	pc, #79	; 0x4f
    a544:	movwls	r9, #772	; 0x304
    a548:	stmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a54c:			; <UNDEFINED> instruction: 0x210068b2
    a550:	strmi	sl, [pc], -sp, lsl #24
    a554:	andcs	pc, r7, r2, asr #7
    a558:	mnfeqs	f1, #5.0
    a55c:	andne	pc, r0, r9, lsl #17
    a560:	movwvs	lr, #10819	; 0x2a43
    a564:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
    a568:	bmi	fe445d90 <fputs@plt+0xfe442290>
    a56c:	movwmi	lr, #2627	; 0xa43
    a570:	ldrtmi	r4, [sl], ip, asr #12
    a574:	movwcs	lr, #6723	; 0x1a43
    a578:	movwls	r9, #22274	; 0x5702
    a57c:	bcs	fe445de4 <fputs@plt+0xfe4422e4>
    a580:	mrc	6, 0, r4, cr8, cr9, {1}
    a584:			; <UNDEFINED> instruction: 0xf0120a10
    a588:	vstrls.16	s30, [sp, #-6]	; <UNPREDICTABLE>
    a58c:	strmi	r1, [r6], -r3, asr #28
    a590:	stmdale	sl, {r3, r8, r9, fp, sp}
    a594:			; <UNDEFINED> instruction: 0xf013e8df
    a598:			; <UNDEFINED> instruction: 0x007d009a
    a59c:	strdeq	r0, [lr], #-0
    a5a0:	andeq	r0, r9, r9
    a5a4:	andeq	r0, r9, r9
    a5a8:			; <UNDEFINED> instruction: 0x462f0133
    a5ac:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a5b0:			; <UNDEFINED> instruction: 0xf1b29a00
    a5b4:	svclt	0x000c3fff
    a5b8:			; <UNDEFINED> instruction: 0xf0082300
    a5bc:	orrlt	r0, r3, r1, lsl #6
    a5c0:	ldrmi	r9, [sl, #2878]	; 0xb3e
    a5c4:	stmdbls	r6, {r3, r9, fp, ip, lr, pc}
    a5c8:	stmdals	r5, {r0, r2, r3, r5, r7, r9, fp, ip}
    a5cc:	biceq	lr, sl, #1024	; 0x400
    a5d0:			; <UNDEFINED> instruction: 0xf8414402
    a5d4:	subsvs	r2, sp, sl, lsr r0
    a5d8:	beq	86a08 <fputs@plt+0x82f08>
    a5dc:	mvnscc	pc, #79	; 0x4f
    a5e0:	cdpcs	3, 0, cr9, cr9, cr0, {0}
    a5e4:	mnf<illegal precision>m	f5, #2.0
    a5e8:			; <UNDEFINED> instruction: 0x46554a10
    a5ec:	vmull.u<illegal width 8>	q11, d2, d2[4]
    a5f0:	vaddl.u8	q9, d2, d7
    a5f4:	mufeqs	f4, f3, f7
    a5f8:	movwvs	lr, #10819	; 0x2a43
    a5fc:	movwmi	lr, #2627	; 0xa43
    a600:	movwcs	lr, #6723	; 0x1a43
    a604:			; <UNDEFINED> instruction: 0xf040429f
    a608:	blls	faab5c <fputs@plt+0xfa705c>
    a60c:	vshl.s64	d20, d10, #0
    a610:	stfnep	f0, [r8], #-168	; 0xffffff58
    a614:	blmi	fea9d0c8 <fputs@plt+0xfea995c8>
    a618:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a61c:	blls	be468c <fputs@plt+0xbe0b8c>
    a620:			; <UNDEFINED> instruction: 0xf04f405a
    a624:			; <UNDEFINED> instruction: 0xf0400300
    a628:	eorslt	r8, r1, r6, asr #2
    a62c:	blhi	c5928 <fputs@plt+0xc1e28>
    a630:	svchi	0x00f0e8bd
    a634:	ldrtmi	r9, [sl], -r2, lsl #22
    a638:	svclt	0x00d42b01
    a63c:	movwcs	r2, #4864	; 0x1300
    a640:	movwls	r9, #13057	; 0x3301
    a644:	movwne	lr, #2525	; 0x9dd
    a648:	svccc	0x00fff1b1
    a64c:	movwcs	fp, #3860	; 0xf14
    a650:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    a654:			; <UNDEFINED> instruction: 0xf0002b00
    a658:	blls	faa9bc <fputs@plt+0xfa6ebc>
    a65c:	svclt	0x00cc459a
    a660:	movwcs	r2, #4864	; 0x1300
    a664:	svceq	0x0000f1ba
    a668:	movwcs	fp, #3848	; 0xf08
    a66c:			; <UNDEFINED> instruction: 0xf10ab173
    a670:	stmdbls	r6, {r8, r9, ip, lr}
    a674:	bl	59280 <fputs@plt+0x55780>
    a678:			; <UNDEFINED> instruction: 0xf85102c3
    a67c:	ldmdavs	r2, {r0, r1, r4, r5, ip, sp}^
    a680:	bls	15b6d4 <fputs@plt+0x157bd4>
    a684:	adcsmi	r1, fp, #634880	; 0x9b000
    a688:	sbchi	pc, r6, r0
    a68c:	strtmi	r9, [pc], -r0, lsl #14
    a690:	bls	144534 <fputs@plt+0x140a34>
    a694:			; <UNDEFINED> instruction: 0xf0001c51
    a698:	ldmdbge	r0!, {r0, r1, r8, pc}
    a69c:	orreq	lr, r2, #1024	; 0x400
    a6a0:			; <UNDEFINED> instruction: 0xf8533a01
    a6a4:	and	r1, r3, r4, lsl #25
    a6a8:	stccc	8, cr15, [r1, #-80]	; 0xffffffb0
    a6ac:	andle	r2, r1, pc, lsr #22
    a6b0:	ldmle	r9!, {r2, r3, r6, r8, sl, lr}^
    a6b4:	movwcs	r9, #516	; 0x204
    a6b8:	eorvc	r9, r3, r2, lsl #20
    a6bc:	ldrdls	r1, [r2, -r0]
    a6c0:	strtmi	r9, [sl], -r3, lsl #4
    a6c4:	andcs	fp, r1, r8, lsl pc
    a6c8:	ldr	r9, [fp, r1]!
    a6cc:	movwcc	r9, #6916	; 0x1b04
    a6d0:	blcs	82f2e8 <fputs@plt+0x82b7e8>
    a6d4:	rschi	pc, r4, r0
    a6d8:	ldrtmi	sl, [r9], -lr, lsl #20
    a6dc:	beq	445f44 <fputs@plt+0x442444>
    a6e0:	blx	1ec6732 <fputs@plt+0x1ec2c32>
    a6e4:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    a6e8:	movweq	lr, #39844	; 0x9ba4
    a6ec:	movwcc	r9, #10816	; 0x2a40
    a6f0:	addsmi	r4, r3, #1124073472	; 0x43000000
    a6f4:	vsubhn.i16	d4, q0, <illegal reg q0.5>
    a6f8:			; <UNDEFINED> instruction: 0xf10980d8
    a6fc:	addsmi	r0, ip, #67108864	; 0x4000000
    a700:			; <UNDEFINED> instruction: 0x232fbf1c
    a704:	blcc	8871c <fputs@plt+0x84c1c>
    a708:	strbmi	r4, [r4], #-1568	; 0xfffff9e0
    a70c:	stmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a710:	bge	c3134c <fputs@plt+0xc2d84c>
    a714:	blls	12f33c <fputs@plt+0x12b83c>
    a718:	orreq	lr, r3, #2048	; 0x800
    a71c:	bcs	70f2c <fputs@plt+0x6d42c>
    a720:	stccs	8, cr15, [r4], {67}	; 0x43
    a724:			; <UNDEFINED> instruction: 0xf0009b07
    a728:	blcs	2a96c <fputs@plt+0x26e6c>
    a72c:	addhi	pc, r1, r0, asr #6
    a730:			; <UNDEFINED> instruction: 0xf04f9b0b
    a734:	strls	r0, [r1], #-2048	; 0xfffff800
    a738:	bleq	146dcc <fputs@plt+0x1432cc>
    a73c:	stcls	6, cr4, [r7], {75}	; 0x4b
    a740:			; <UNDEFINED> instruction: 0x462f46b9
    a744:	and	r4, r3, sp, lsl r6
    a748:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a74c:	cfstr64le	mvdx4, [fp, #-272]!	; 0xfffffef0
    a750:	svceq	0x0004f85b
    a754:			; <UNDEFINED> instruction: 0xf7f94629
    a758:	stmdacs	r0, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    a75c:			; <UNDEFINED> instruction: 0x462bd1f4
    a760:	stcls	6, cr4, [r1], {61}	; 0x3d
    a764:	strtmi	r4, [sl], -pc, asr #12
    a768:	stcls	6, cr4, [r8, #-612]	; 0xfffffd9c
    a76c:	movwls	r2, #8962	; 0x2302
    a770:	movwcs	r9, #4867	; 0x1303
    a774:	strb	r9, [r5, -r1, lsl #6]!
    a778:	andcs	r9, r0, #2048	; 0x800
    a77c:	mrc	6, 0, r4, cr8, cr9, {1}
    a780:	blcs	4cfc8 <fputs@plt+0x494c8>
    a784:	movwcs	fp, #4052	; 0xfd4
    a788:	movwls	r2, #4865	; 0x1301
    a78c:	mrrc2	0, 1, pc, r6, cr2	; <UNPREDICTABLE>
    a790:	cdp	8, 1, cr6, cr8, cr2, {4}
    a794:	vmov.i16	d16, #40960	; 0xa000
    a798:	vabal.u8	q9, d2, d7
    a79c:	mufeqs	f4, f3, f7
    a7a0:	movwvs	lr, #10819	; 0x2a43
    a7a4:	b	10f0fb0 <fputs@plt+0x10ed4b0>
    a7a8:	b	10db3c4 <fputs@plt+0x10d78c4>
    a7ac:	andls	r2, r3, #1073741824	; 0x40000000
    a7b0:	blx	fe446800 <fputs@plt+0xfe442d00>
    a7b4:	rsbsle	r2, r3, r0, lsl #16
    a7b8:	vstrls	d9, [sp, #-240]	; 0xffffff10
    a7bc:	vldmdble	r2!, {d18-d17}
    a7c0:			; <UNDEFINED> instruction: 0xf04f9b0a
    a7c4:	stmib	sp, {fp}^
    a7c8:	strmi	r4, [r4], -r8, lsl #10
    a7cc:	bleq	146e60 <fputs@plt+0x143360>
    a7d0:			; <UNDEFINED> instruction: 0xf8dd465d
    a7d4:	strd	fp, [r3], -r0
    a7d8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a7dc:	eorle	r4, pc, r3, asr #11
    a7e0:	svceq	0x0004f855
    a7e4:			; <UNDEFINED> instruction: 0xf7f94621
    a7e8:	stmdacs	r0, {r1, r5, r6, r8, fp, sp, lr, pc}
    a7ec:	ldmib	sp, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    a7f0:			; <UNDEFINED> instruction: 0xf04f4508
    a7f4:	strtmi	r0, [fp], -r1, lsl #16
    a7f8:			; <UNDEFINED> instruction: 0x461f463d
    a7fc:	movwcs	lr, #5848	; 0x16d8
    a800:	movwls	r4, #5674	; 0x162a
    a804:	ldr	r9, [sp, -r3, lsl #6]
    a808:	strtmi	r9, [pc], -r3, lsl #22
    a80c:	blx	fecdc068 <fputs@plt+0xfecd8568>
    a810:	b	1408a24 <fputs@plt+0x1404f24>
    a814:			; <UNDEFINED> instruction: 0xe6cb1858
    a818:	bcc	6c48 <fputs@plt+0x3148>
    a81c:			; <UNDEFINED> instruction: 0xf851462f
    a820:	bne	fe6d6910 <fputs@plt+0xfe6d2e10>
    a824:	ldrb	r9, [ip], r0, lsl #6
    a828:	strtmi	r9, [fp], -r1, lsl #24
    a82c:			; <UNDEFINED> instruction: 0x464f463d
    a830:	blls	9c29c <fputs@plt+0x9879c>
    a834:	ldrtmi	fp, [sp], -r3, ror #18
    a838:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a83c:	ldrt	r9, [r7], r8, lsl #30
    a840:	strmi	lr, [r8, #-2525]	; 0xfffff623
    a844:			; <UNDEFINED> instruction: 0xe6fd463a
    a848:	ldrtmi	r2, [sp], -r0, lsl #22
    a84c:	svcge	0x0070f73f
    a850:	strtmi	r9, [sl], -r2, lsl #22
    a854:	blcc	71c7c <fputs@plt+0x6e17c>
    a858:	movwls	r9, #13058	; 0x3302
    a85c:	tstcs	r1, r4, lsl pc
    a860:	mrsls	r2, (UNDEF: 17)
    a864:	stmdbls	r6, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    a868:	blls	170870 <fputs@plt+0x16cd70>
    a86c:	sbceq	lr, sl, #1024	; 0x400
    a870:	strmi	r1, [r3], #-2623	; 0xfffff5c1
    a874:	eorscc	pc, sl, r1, asr #16
    a878:	subsvs	r9, r7, r1, asr #22
    a87c:			; <UNDEFINED> instruction: 0xf43f2b00
    a880:	bvs	8763a8 <fputs@plt+0x8728a8>
    a884:	strcs	pc, [r7], #-961	; 0xfffffc3f
    a888:	andmi	pc, r7, r1, asr #7
    a88c:	b	10ce0c0 <fputs@plt+0x10ca5c0>
    a890:	b	10e349c <fputs@plt+0x10df99c>
    a894:	b	10db4ac <fputs@plt+0x10d79ac>
    a898:	ldrmi	r2, [pc], #-768	; a8a0 <fputs@plt+0x6da0>
    a89c:	ssat	r6, #25, r7, asr #0
    a8a0:	andeq	pc, sl, pc, rrx
    a8a4:			; <UNDEFINED> instruction: 0x463ae6b6
    a8a8:			; <UNDEFINED> instruction: 0xf06fe6cc
    a8ac:	ldrt	r0, [r1], r2
    a8b0:	andeq	pc, fp, pc, rrx
    a8b4:			; <UNDEFINED> instruction: 0xf7f9e6ae
    a8b8:	svclt	0x0000e81a
    a8bc:	andeq	r1, r3, lr, lsr r8
    a8c0:	andeq	r0, r0, r0, ror r2
    a8c4:	andeq	r1, r3, r0, asr r7
    a8c8:	svcmi	0x00f0e92d
    a8cc:	bmi	171c314 <fputs@plt+0x1718814>
    a8d0:	strmi	fp, [sl], r3, lsl #1
    a8d4:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    a8d8:	stcls	8, cr6, [ip, #-540]	; 0xfffffde4
    a8dc:	movwls	r4, #5636	; 0x1604
    a8e0:	blx	7c6932 <fputs@plt+0x7c2e32>
    a8e4:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    a8e8:	adchi	pc, r7, r0, asr #5
    a8ec:	strtmi	r4, [r0], -r9, asr #12
    a8f0:			; <UNDEFINED> instruction: 0xf874f012
    a8f4:			; <UNDEFINED> instruction: 0xf0001c43
    a8f8:	stmdacs	r0, {r1, r4, r7, pc}
    a8fc:			; <UNDEFINED> instruction: 0x4606db73
    a900:			; <UNDEFINED> instruction: 0xf04f9b01
    a904:			; <UNDEFINED> instruction: 0xf8c50b00
    a908:	strbmi	sl, [r9], -r0, lsl #3
    a90c:			; <UNDEFINED> instruction: 0xf8c54620
    a910:			; <UNDEFINED> instruction: 0xf8c58184
    a914:	adfccd	f3, f4, #4.0
    a918:	orrslt	pc, r0, r5, asr #17
    a91c:	blx	4c696e <fputs@plt+0x4c2e6e>
    a920:	beq	46fe8 <fputs@plt+0x434e8>
    a924:	b	140168c <fputs@plt+0x13fdb8c>
    a928:	vmov.i16	d22, #247	; 0x00f7
    a92c:	b	1212d50 <fputs@plt+0x120f250>
    a930:	vmlal.u8	q11, d7, d7
    a934:	b	121b158 <fputs@plt+0x1217658>
    a938:	ldrbmi	r4, [pc], -r1, lsl #16
    a93c:	stmdacs	r2, {r3, r6, r9, fp, sp, lr, pc}
    a940:	andcs	r4, r0, #-1056964608	; 0xc1000000
    a944:			; <UNDEFINED> instruction: 0x46204651
    a948:	blx	1e4699a <fputs@plt+0x1e42e9a>
    a94c:	strtmi	r6, [r0], -r2, lsl #17
    a950:	stccs	3, cr15, [r7], {194}	; 0xc2
    a954:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
    a958:	b	10ce1ac <fputs@plt+0x10ca6ac>
    a95c:	b	10e356c <fputs@plt+0x10dfa6c>
    a960:	b	10db598 <fputs@plt+0x10d7a98>
    a964:			; <UNDEFINED> instruction: 0xf0122101
    a968:			; <UNDEFINED> instruction: 0x4601f9b5
    a96c:			; <UNDEFINED> instruction: 0xf0124620
    a970:	stmiavs	r1!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    a974:	ldrd	pc, [r4, r5]
    a978:	stccs	3, cr15, [r7], {193}	; 0xc1
    a97c:	andmi	pc, r7, #67108867	; 0x4000003
    a980:			; <UNDEFINED> instruction: 0xf1be0e0b
    a984:	b	10ce58c <fputs@plt+0x10caa8c>
    a988:			; <UNDEFINED> instruction: 0xf8d56301
    a98c:	b	10cef94 <fputs@plt+0x10cb494>
    a990:	b	10db5c8 <fputs@plt+0x10d7ac8>
    a994:	ldrmi	r2, [r8], #-770	; 0xfffffcfe
    a998:			; <UNDEFINED> instruction: 0xf101dd10
    a99c:	movwcs	r0, #2820	; 0xb04
    a9a0:			; <UNDEFINED> instruction: 0xf85146a4
    a9a4:	addsmi	r2, r0, #51	; 0x33
    a9a8:			; <UNDEFINED> instruction: 0xf85bdb04
    a9ac:	strtmi	r4, [r2], #-51	; 0xffffffcd
    a9b0:	blle	6db3f8 <fputs@plt+0x6d78f8>
    a9b4:	ldrmi	r3, [lr, #769]	; 0x301
    a9b8:			; <UNDEFINED> instruction: 0x4664d1f3
    a9bc:			; <UNDEFINED> instruction: 0x46204651
    a9c0:	blx	ff346a10 <fputs@plt+0xff342f10>
    a9c4:	beq	4708c <fputs@plt+0x4358c>
    a9c8:			; <UNDEFINED> instruction: 0xb12fdabb
    a9cc:	tsteq	r6, r8, lsl #22
    a9d0:	strtmi	r2, [r8], -r4, lsl #4
    a9d4:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    a9d8:	ldrdeq	pc, [r4, r5]
    a9dc:	addsmi	r9, r8, #1024	; 0x400
    a9e0:			; <UNDEFINED> instruction: 0xf06fbfa8
    a9e4:	andlt	r0, r3, r2
    a9e8:	svchi	0x00f0e8bd
    a9ec:			; <UNDEFINED> instruction: 0x46604651
    a9f0:			; <UNDEFINED> instruction: 0xf0124664
    a9f4:	b	c494c8 <fputs@plt+0xc459c8>
    a9f8:	svclt	0x00280b20
    a9fc:	strhlt	r4, [r7, #-99]	; 0xffffff9d
    aa00:	andeq	lr, sl, #175104	; 0x2ac00
    aa04:	tsteq	sl, r8, lsl #22
    aa08:	strcs	r4, [r1, -r8, lsr #12]
    aa0c:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    aa10:	andcs	lr, ip, #212, 14	; 0x3500000
    aa14:	strtmi	r4, [r8], -r9, asr #12
    aa18:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    aa1c:	bvs	19049e4 <fputs@plt+0x1900ee4>
    aa20:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
    aa24:	andmi	pc, r7, #201326595	; 0xc000003
    aa28:	b	118e2a8 <fputs@plt+0x118a7a8>
    aa2c:	b	11a4240 <fputs@plt+0x11a0740>
    aa30:	b	119c23c <fputs@plt+0x119873c>
    aa34:	cfmadd32cc	mvax0, mvfx2, mvfx8, mvfx2
    aa38:			; <UNDEFINED> instruction: 0xf04fe762
    aa3c:			; <UNDEFINED> instruction: 0xe7d230ff
    aa40:	andeq	sl, r1, r2, asr #5
    aa44:	svcmi	0x00f0e92d
    aa48:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    aa4c:	stmvs	r4, {r2, r8, r9, fp, pc}
    aa50:	bcs	fe446278 <fputs@plt+0xfe442778>
    aa54:	strcs	pc, [r7], -r4, asr #7
    aa58:	vshr.u64	d27, d3, #60
    aa5c:	tstls	r2, r7, lsl #10
    aa60:	b	104e2ec <fputs@plt+0x104a7ec>
    aa64:			; <UNDEFINED> instruction: 0xf8df6204
    aa68:			; <UNDEFINED> instruction: 0xf8dd442c
    aa6c:	b	10aeca4 <fputs@plt+0x10ab1a4>
    aa70:			; <UNDEFINED> instruction: 0xf8df4206
    aa74:	ldrbtmi	r1, [ip], #-1060	; 0xfffffbdc
    aa78:	andcs	lr, r5, #270336	; 0x42000
    aa7c:	ldrdlt	pc, [r0], sp
    aa80:			; <UNDEFINED> instruction: 0x019cf8d9
    aa84:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    aa88:			; <UNDEFINED> instruction: 0xf04f9111
    aa8c:			; <UNDEFINED> instruction: 0xf8c90100
    aa90:	movwcs	r3, #384	; 0x180
    aa94:	andls	r4, r4, #152, 4	; 0x80000009
    aa98:	orrcc	pc, r4, r9, asr #17
    aa9c:			; <UNDEFINED> instruction: 0x81aaf340
    aaa0:	cmple	r8, r1, lsl #16
    aaa4:			; <UNDEFINED> instruction: 0xf10d9b22
    aaa8:			; <UNDEFINED> instruction: 0xf5090830
    aaac:			; <UNDEFINED> instruction: 0xf0137acc
    aab0:	svclt	0x00140f08
    aab4:	movwcs	r2, #8963	; 0x2303
    aab8:	movwcs	r9, #773	; 0x305
    aabc:	blge	42f6d0 <fputs@plt+0x42bbd0>
    aac0:	bcc	4462e8 <fputs@plt+0x4427e8>
    aac4:			; <UNDEFINED> instruction: 0x46444655
    aac8:	stmdavs	lr!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
    aacc:	ldrtmi	ip, [r8], -pc, lsl #8
    aad0:	bcs	446338 <fputs@plt+0x442838>
    aad4:	eorvs	r4, r6, r1, lsr r6
    aad8:	mrc2	0, 2, pc, cr10, cr1, {0}
    aadc:	ldcls	6, cr4, [r0], {53}	; 0x35
    aae0:	stmdacs	r8, {r0, fp, ip, sp}
    aae4:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    aae8:	msreq	CPSR_x, r0, lsl r0
    aaec:	addeq	r0, r6, r4, lsl #2
    aaf0:	andeq	r0, sl, r4, ror r0
    aaf4:	andeq	r0, sl, sl
    aaf8:	tsteq	r1, sl
    aafc:			; <UNDEFINED> instruction: 0xf8d9462c
    ab00:	stfnee	f1, [fp], {148}	; 0x94
    ab04:	blls	13eb40 <fputs@plt+0x13b040>
    ab08:	strbmi	r1, [r8], -r2, ror #20
    ab0c:			; <UNDEFINED> instruction: 0xf7ff4419
    ab10:	stmdacs	r0, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    ab14:	orrhi	pc, ip, r0, asr #32
    ab18:			; <UNDEFINED> instruction: 0xf04f2301
    ab1c:	stmib	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    ab20:	strbmi	r3, [r5], -r4, ror #2
    ab24:	stcgt	6, cr4, [pc, #-336]	; a9dc <fputs@plt+0x6edc>
    ab28:			; <UNDEFINED> instruction: 0xf8d9c40f
    ab2c:	stmdavs	sp!, {r2, r3, r4, r7, r8}
    ab30:	eorvs	r2, r5, r1, lsl #16
    ab34:	stmdacs	r2, {r1, r2, r6, r7, r8, sl, fp, ip, lr, pc}
    ab38:	cmnhi	sp, r0	; <UNPREDICTABLE>
    ab3c:	stcle	8, cr2, [pc], #-12	; ab38 <fputs@plt+0x7038>
    ab40:	ldrbeq	r9, [sl, r2, lsr #22]
    ab44:	ldmvs	fp!, {r0, r3, r5, r8, sl, ip, lr, pc}^
    ab48:			; <UNDEFINED> instruction: 0xf8c92200
    ab4c:	vsra.u64	d18, d0, #61
    ab50:	vaddl.u8	q9, d3, d7
    ab54:	cdpeq	2, 1, cr4, cr9, cr7, {0}
    ab58:	tstvs	r3, r1, asr #20
    ab5c:	ldrdcc	pc, [r8, r9]!
    ab60:	tstmi	r0, r1, asr #20
    ab64:	tstcs	r2, r1, asr #20
    ab68:	ldrmi	r9, [sl], #-2564	; 0xfffff5fc
    ab6c:	vhsub.s8	d4, d16, d10
    ab70:	bvs	f2b1a0 <fputs@plt+0xf276a0>
    ab74:	vmlsl.u<illegal width 8>	q10, d4, d0[2]
    ab78:	vabal.u8	q9, d4, d7
    ab7c:	cdpeq	2, 2, cr4, cr3, cr7, {0}
    ab80:	movwvs	lr, #19011	; 0x4a43
    ab84:	movwmi	lr, #23107	; 0x5a43
    ab88:	andcs	lr, r2, #274432	; 0x43000
    ab8c:	stc2	7, cr15, [r6], {255}	; 0xff
    ab90:			; <UNDEFINED> instruction: 0xf0402800
    ab94:			; <UNDEFINED> instruction: 0xf8d9814d
    ab98:	mulcc	r1, ip, r1
    ab9c:	orrseq	pc, ip, r9, asr #17
    aba0:	ldrdvc	pc, [r4, r9]
    aba4:	mvnscc	pc, #79	; 0x4f
    aba8:	svclt	0x00c82f00
    abac:	ldrmi	r2, [r9], -r0, lsl #6
    abb0:	blmi	fee5d6a0 <fputs@plt+0xfee59ba0>
    abb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    abb8:	blls	464c28 <fputs@plt+0x461128>
    abbc:			; <UNDEFINED> instruction: 0xf04f405a
    abc0:			; <UNDEFINED> instruction: 0xf0400300
    abc4:	strmi	r8, [r8], -r4, ror #2
    abc8:	ldc	0, cr11, [sp], #76	; 0x4c
    abcc:	pop	{r2, r8, r9, fp, pc}
    abd0:	stmdals	lr, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    abd4:	stmdacs	r1, {r2, r3, r5, r9, sl, lr}
    abd8:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
    abdc:	stmdacs	r0, {r0, sp}
    abe0:			; <UNDEFINED> instruction: 0xf8d9d08d
    abe4:	movwcc	r3, #4500	; 0x1194
    abe8:	blls	8bf25c <fputs@plt+0x8bb75c>
    abec:	ldrtle	r0, [r5], #-1944	; 0xfffff868
    abf0:	orrspl	pc, r4, r9, asr #17
    abf4:			; <UNDEFINED> instruction: 0x4631e795
    abf8:	ldrtmi	r2, [r8], -r0, lsl #4
    abfc:	blx	7c6c4c <fputs@plt+0x7c314c>
    ac00:	ldrtmi	r6, [r8], -r2, lsl #17
    ac04:	strcs	pc, [r7], #-962	; 0xfffffc3e
    ac08:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
    ac0c:	b	10ce460 <fputs@plt+0x10ca960>
    ac10:	b	10e3820 <fputs@plt+0x10dfd20>
    ac14:	b	10db82c <fputs@plt+0x10d7d2c>
    ac18:			; <UNDEFINED> instruction: 0xf0122101
    ac1c:			; <UNDEFINED> instruction: 0x4604f85b
    ac20:	ldcl	7, cr15, [r6, #-992]	; 0xfffffc20
    ac24:	movwcs	r9, #9216	; 0x2400
    ac28:	ldrtmi	r9, [r9], -r3, lsl #20
    ac2c:	andcc	r9, r1, r2, lsl #24
    ac30:	cdp	0, 1, cr9, cr8, cr1, {0}
    ac34:			; <UNDEFINED> instruction: 0x47a00a90
    ac38:	sbcle	r1, sl, r6, asr #24
    ac3c:	ldreq	r9, [ip, r2, lsr #22]
    ac40:	sbchi	pc, ip, r0, asr #2
    ac44:			; <UNDEFINED> instruction: 0xf43f2800
    ac48:	blls	3b69b4 <fputs@plt+0x3b2eb4>
    ac4c:	movwcs	fp, #6411	; 0x190b
    ac50:			; <UNDEFINED> instruction: 0xf8d9930e
    ac54:	movwcc	r3, #4500	; 0x1194
    ac58:	svcge	0x0063f47f
    ac5c:	ldrdcc	pc, [r8, r9]
    ac60:	ldmvs	sl, {r2, r3, sl, fp, ip, pc}
    ac64:	vmull.u8	q9, d2, d0
    ac68:	vaddl.u8	q9, d2, d7
    ac6c:	b	13db090 <fputs@plt+0x13d7590>
    ac70:	b	10e38c0 <fputs@plt+0x10dfdc0>
    ac74:	b	10e3884 <fputs@plt+0x10dfd84>
    ac78:	b	10db880 <fputs@plt+0x10d7d80>
    ac7c:	strtmi	r2, [r3], -r1, lsl #4
    ac80:	stmdbge	fp, {r1, r2, r4, r5, r7, r8, r9, fp, ip, lr, pc}
    ac84:	bvc	4464b0 <fputs@plt+0x4429b0>
    ac88:	strbmi	r4, [pc], -ip, asr #12
    ac8c:	eorge	pc, r0, sp, asr #17
    ac90:			; <UNDEFINED> instruction: 0xf8cd2600
    ac94:	ldrmi	r8, [r2], r4, lsr #32
    ac98:	pkhbtmi	r4, r9, r8, lsl #13
    ac9c:			; <UNDEFINED> instruction: 0xf8cd9506
    aca0:	and	fp, r8, ip, lsl r0
    aca4:	stmdblt	fp, {r0, r1, r5, r6, fp, sp, lr}
    aca8:	rsbvs	r2, r3, r1, lsl #6
    acac:	strcc	r3, [ip], #-1537	; 0xfffff9ff
    acb0:	vshl.s64	d20, d16, #0
    acb4:	stmiavs	r5!, {r0, r1, r2, r4, r7, pc}
    acb8:	mvnsle	r2, r0, lsl #26
    acbc:	ldrdlt	pc, [r0], -r4
    acc0:			; <UNDEFINED> instruction: 0xf8d7464a
    acc4:	ldrbmi	r0, [r9], -r8, lsl #3
    acc8:	stc2l	0, cr15, [r2, #-68]!	; 0xffffffbc
    accc:	bl	2b1500 <fputs@plt+0x2ada00>
    acd0:	ldrtmi	r0, [r8], -fp, lsl #2
    acd4:	andeq	lr, fp, #165888	; 0x28800
    acd8:	blx	ff848cde <fputs@plt+0xff8451de>
    acdc:			; <UNDEFINED> instruction: 0xf0402800
    ace0:	movwcs	r8, #4261	; 0x10a5
    ace4:			; <UNDEFINED> instruction: 0xf8c760a3
    ace8:	bfi	r3, r0, #3, #25
    acec:	movwls	r2, #54018	; 0xd302
    acf0:	bls	344ad4 <fputs@plt+0x340fd4>
    acf4:	bcs	30d34 <fputs@plt+0x2d234>
    acf8:	adcshi	pc, sp, r0, asr #5
    acfc:	blls	893134 <fputs@plt+0x88f634>
    ad00:	tstls	r2, r1, lsl #22	; <UNPREDICTABLE>
    ad04:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
    ad08:	andls	r3, ip, #4096	; 0x1000
    ad0c:	blls	3db920 <fputs@plt+0x3d7e20>
    ad10:	ldrtmi	fp, [r4], -r8, lsl #30
    ad14:	andls	r6, lr, #4849664	; 0x4a0000
    ad18:	blcc	82d30 <fputs@plt+0x7f230>
    ad1c:	ldmdavc	sl, {r0, r1, r2, r3, r8, r9, ip, pc}
    ad20:	andle	r2, r1, pc, lsr #20
    ad24:	mvnsle	r4, #650117120	; 0x26c00000
    ad28:	andsvc	r2, sl, r0, lsl #4
    ad2c:	blls	344a90 <fputs@plt+0x340f90>
    ad30:	movwls	r3, #49921	; 0xc301
    ad34:			; <UNDEFINED> instruction: 0xf0002b20
    ad38:			; <UNDEFINED> instruction: 0x4631809e
    ad3c:	ldrtmi	sl, [r8], -sl, lsl #20
    ad40:			; <UNDEFINED> instruction: 0xf84af012
    ad44:	vmlals.f32	s18, s20, s30
    ad48:	movweq	lr, #48034	; 0xbba2
    ad4c:	ldrtmi	r3, [r3], #-770	; 0xfffffcfe
    ad50:	stmdals	r1!, {r0, r9, sl, lr}
    ad54:	vsubl.s8	q2, d16, d3
    ad58:			; <UNDEFINED> instruction: 0xf10b8092
    ad5c:	addmi	r0, r2, #1
    ad60:	mrrcne	0, 0, sp, r3, cr4
    ad64:			; <UNDEFINED> instruction: 0x232f930f
    ad68:	stmdals	pc, {r0, r1, r4, ip, sp, lr}	; <UNPREDICTABLE>
    ad6c:	ldc	7, cr15, [r2, #-992]	; 0xfffffc20
    ad70:	andcs	r9, ip, #12, 16	; 0xc0000
    ad74:	movwne	lr, #59869	; 0xe9dd
    ad78:	vqdmulh.s<illegal width 8>	d15, d0, d2
    ad7c:	stmdbcs	r1, {r1, r3, fp, ip, pc}
    ad80:	movwls	r4, #62467	; 0xf403
    ad84:	andeq	lr, r2, r9, lsl #22
    ad88:			; <UNDEFINED> instruction: 0xf8496041
    ad8c:	andle	r5, r3, r2
    ad90:			; <UNDEFINED> instruction: 0xf0129a22
    ad94:	tstle	r2, ip, lsl #30
    ad98:	andcs	r4, r0, #44, 12	; 0x2c00000
    ad9c:	bl	fe8ef5dc <fputs@plt+0xfe8ebadc>
    ada0:	cdp	3, 1, cr0, cr8, cr11, {0}
    ada4:	mrrcne	10, 9, r0, sl, cr0
    ada8:	andls	r9, r1, #2, 28
    adac:	strtmi	r2, [sl], -r1, lsl #6
    adb0:			; <UNDEFINED> instruction: 0xf8cd4639
    adb4:	ldrmi	fp, [r0, r0]!
    adb8:	blls	1772e0 <fputs@plt+0x1737e0>
    adbc:	movwls	r4, #58904	; 0xe618
    adc0:	andcs	r9, ip, #12, 22	; 0x3000
    adc4:	blx	b01da <fputs@plt+0xac6da>
    adc8:	addsvs	r9, r8, r3, lsl #6
    adcc:	stmdals	lr, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
    add0:	stmdacs	r3, {r4, r5, r8, ip, sp, pc}
    add4:	stmdacc	r1, {r2, r4, r5, r6, r7, ip, lr, pc}
    add8:	ldrb	r9, [r1, lr]!
    addc:	ldrbt	r4, [lr], ip, lsr #12
    ade0:	strb	r4, [sp, ip, lsr #12]!
    ade4:	ldmib	sp, {r0, r3, r4, r5, r7, r9, sl, lr}^
    ade8:	vnmls.f64	d5, d9, d6
    adec:	ldmib	sp, {r4, r9, fp, ip, sp, lr}^
    adf0:	ldrbt	sl, [sp], r8, lsl #16
    adf4:	ldrbeq	r9, [fp], r2, lsr #22
    adf8:	mrcge	5, 2, APSR_nzcv, cr4, cr15, {3}
    adfc:			; <UNDEFINED> instruction: 0x4648693b
    ae00:	strcs	pc, [r7], #-963	; 0xfffffc3d
    ae04:	andmi	pc, r7, #201326595	; 0xc000003
    ae08:	b	104e674 <fputs@plt+0x104ab74>
    ae0c:	blls	123220 <fputs@plt+0x11f720>
    ae10:	tstmi	r4, r1, asr #20
    ae14:	tstcs	r2, r1, asr #20
    ae18:			; <UNDEFINED> instruction: 0xf7ff1a5a
    ae1c:	ldmdblt	r8!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    ae20:			; <UNDEFINED> instruction: 0xf8c92301
    ae24:			; <UNDEFINED> instruction: 0xf8c90190
    ae28:			; <UNDEFINED> instruction: 0xe63b319c
    ae2c:	ldrt	r4, [pc], r9, lsr #12
    ae30:	ldrmi	r2, [r9], -r0, lsl #6
    ae34:	bvs	1e8492c <fputs@plt+0x1e80e2c>
    ae38:	ldrdcs	pc, [r8, r9]!
    ae3c:	strcs	pc, [r7], #-961	; 0xfffffc3f
    ae40:	andmi	pc, r7, r1, asr #7
    ae44:	b	10ce678 <fputs@plt+0x10cab78>
    ae48:	b	10e3a54 <fputs@plt+0x10dff54>
    ae4c:	b	10dba64 <fputs@plt+0x10d7f64>
    ae50:	addsmi	r2, sl, #0, 6
    ae54:			; <UNDEFINED> instruction: 0xf8d9d10f
    ae58:			; <UNDEFINED> instruction: 0x46481194
    ae5c:	bne	14b1a74 <fputs@plt+0x14adf74>
    ae60:			; <UNDEFINED> instruction: 0xf7ff4419
    ae64:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    ae68:			; <UNDEFINED> instruction: 0xf8d9d1e2
    ae6c:	mulcc	r1, ip, r1
    ae70:	orrseq	pc, ip, r9, asr #17
    ae74:			; <UNDEFINED> instruction: 0xf06fe662
    ae78:	ldrmi	r0, [r9], -sl, lsl #6
    ae7c:			; <UNDEFINED> instruction: 0xf06fe698
    ae80:	ldrmi	r0, [r9], -r2, lsl #6
    ae84:			; <UNDEFINED> instruction: 0xf06fe694
    ae88:	ldrmi	r0, [r9], -fp, lsl #6
    ae8c:			; <UNDEFINED> instruction: 0xf7f8e690
    ae90:	svclt	0x0000ed2e
    ae94:	strdeq	r1, [r3], -r2
    ae98:	andeq	r0, r0, r0, ror r2
    ae9c:			; <UNDEFINED> instruction: 0x000311b4
    aea0:			; <UNDEFINED> instruction: 0xf04fb4f0
    aea4:	stcls	12, cr0, [r7], {1}
    aea8:	svcls	0x00042500
    aeac:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    aeb0:	orreq	pc, r8, r4, asr #17
    aeb4:			; <UNDEFINED> instruction: 0x71a4f8c4
    aeb8:			; <UNDEFINED> instruction: 0xcc63e9c4
    aebc:	orrsvs	pc, r4, r4, asr #17
    aec0:	asrpl	pc, r4, #17	; <UNPREDICTABLE>
    aec4:			; <UNDEFINED> instruction: 0xf8c4703d
    aec8:	stmib	r4, {r3, r5, r7, r8, ip, lr}^
    aecc:	cfldr64lt	mvdx6, [r0], #408	; 0x198
    aed0:	ldclt	7, cr15, [r8, #1020]!	; 0x3fc
    aed4:	svcmi	0x00f0e92d
    aed8:	bmi	19b71bc <fputs@plt+0x19b36bc>
    aedc:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    aee0:			; <UNDEFINED> instruction: 0xf10d4b65
    aee4:	ldrbtmi	r0, [sl], #-2880	; 0xfffff4c0
    aee8:	bmi	192f71c <fputs@plt+0x192bc1c>
    aeec:	cfldrdne	mvd4, [lr], {123}	; 0x7b
    aef0:	ldrbtmi	r3, [sl], #-771	; 0xfffffcfd
    aef4:	bmi	18af72c <fputs@plt+0x18abc2c>
    aef8:	movwls	r4, #30212	; 0x7604
    aefc:	ldrbtmi	sl, [sl], #-2834	; 0xfffff4ee
    af00:	bmi	182f73c <fputs@plt+0x182bc3c>
    af04:	movwls	r4, #38537	; 0x9689
    af08:	movwls	sl, #35601	; 0x8b11
    af0c:	blmi	179c0fc <fputs@plt+0x17985fc>
    af10:			; <UNDEFINED> instruction: 0xf04f2502
    af14:	ldmpl	r3, {r9, fp}^
    af18:	teqls	r5, #1769472	; 0x1b0000
    af1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    af20:	andsge	pc, r8, sp, asr #17
    af24:	strbmi	r2, [r9], -r0, lsl #14
    af28:			; <UNDEFINED> instruction: 0x4620463a
    af2c:			; <UNDEFINED> instruction: 0xf0119710
    af30:	shsaxmi	pc, r9, r3	; <UNPREDICTABLE>
    af34:			; <UNDEFINED> instruction: 0xf04f2284
    af38:	strmi	r0, [r3], -r1, lsl #20
    af3c:	tstls	r0, #64, 12	; 0x4000000
    af40:	bl	12c8f28 <fputs@plt+0x12c5428>
    af44:	ldrtmi	r9, [sl], -r9, lsl #22
    af48:	strbmi	r9, [r0], -r8, lsl #18
    af4c:	strls	r9, [r0, -r3, lsl #14]
    af50:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    af54:	ldrbmi	r9, [fp], -r5, lsl #6
    af58:	strtmi	r9, [r1], -r4, lsl #2
    af5c:	strls	r9, [r2, -r1, lsl #10]
    af60:	sbcge	pc, ip, sp, asr #17
    af64:	blx	fe4c8f64 <fputs@plt+0xfe4c5464>
    af68:	blle	d12784 <fputs@plt+0xd0ec84>
    af6c:	eorseq	pc, lr, #1073741827	; 0x40000003
    af70:	strtmi	r4, [r0], -r9, lsr #12
    af74:			; <UNDEFINED> instruction: 0xffaaf7fc
    af78:	cmnle	r1, r0, lsl #16
    af7c:	eorseq	pc, pc, #1073741827	; 0x40000003
    af80:	strtmi	r4, [r0], -r9, lsr #12
    af84:			; <UNDEFINED> instruction: 0xffd8f7fc
    af88:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    af8c:	blls	4bf508 <fputs@plt+0x4bba08>
    af90:	addcs	pc, r0, r3, lsl #10
    af94:	addeq	r9, r0, sl, lsl #6
    af98:	ldc	7, cr15, [r0], {248}	; 0xf8
    af9c:	bls	471bcc <fputs@plt+0x46e0cc>
    afa0:	movwls	r4, #9785	; 0x2639
    afa4:	movwls	sl, #19219	; 0x4b13
    afa8:	mlascc	lr, sp, r8, pc	; <UNPREDICTABLE>
    afac:	stmib	sp, {r0, r2, r9, sl, lr}^
    afb0:	vst1.8	{d16-d19}, [pc], r0
    afb4:	andls	r0, r3, r0
    afb8:	mlaseq	pc, sp, r8, pc	; <UNPREDICTABLE>
    afbc:	blx	9c6fc6 <fputs@plt+0x9c34c6>
    afc0:	strtmi	r4, [r8], -r7, lsl #12
    afc4:	bl	16c8fac <fputs@plt+0x16c54ac>
    afc8:	blls	1f9bec <fputs@plt+0x1f60ec>
    afcc:	mulle	sp, lr, r2
    afd0:	blpl	89030 <fputs@plt+0x85530>
    afd4:	blls	1c4e74 <fputs@plt+0x1c1374>
    afd8:	mvnsle	r2, r0, lsl #22
    afdc:	svceq	0x0002f115
    afe0:	qadd16mi	fp, fp, r8
    afe4:	blls	1efc04 <fputs@plt+0x1ec104>
    afe8:			; <UNDEFINED> instruction: 0xd1f1429e
    afec:	blmi	99d890 <fputs@plt+0x999d90>
    aff0:			; <UNDEFINED> instruction: 0xf8dd447a
    aff4:	ldmpl	r3, {r3, r4, sp, pc}^
    aff8:	blls	d65068 <fputs@plt+0xd61568>
    affc:			; <UNDEFINED> instruction: 0xf04f405a
    b000:	teqle	r5, r0, lsl #6
    b004:	eorslt	r4, r7, r0, asr r6
    b008:	svchi	0x00f0e8bd
    b00c:	mlaseq	pc, sp, r8, pc	; <UNPREDICTABLE>
    b010:			; <UNDEFINED> instruction: 0xf0009d13
    b014:			; <UNDEFINED> instruction: 0xf117fdc9
    b018:	sbcsle	r0, r6, r6, lsr #30
    b01c:	svceq	0x0000f5b5
    b020:	stmdals	sp, {r2, r3, r8, r9, ip, lr, pc}
    b024:	stcl	7, cr15, [r2], {248}	; 0xf8
    b028:			; <UNDEFINED> instruction: 0xf7f8980b
    b02c:	blls	1c6334 <fputs@plt+0x1c2834>
    b030:	svclt	0x00082b00
    b034:	mvnscc	pc, #79	; 0x4f
    b038:	strb	r9, [r6, r6, lsl #6]
    b03c:	stmdbls	ip, {r1, r9, sl, lr}
    b040:			; <UNDEFINED> instruction: 0x4650463b
    b044:	b	fe14902c <fputs@plt+0xfe14552c>
    b048:	ldmdami	r1, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b04c:			; <UNDEFINED> instruction: 0xf7f84478
    b050:	blls	1c6310 <fputs@plt+0x1c2810>
    b054:			; <UNDEFINED> instruction: 0xd1b82b00
    b058:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    b05c:	ldr	r9, [r4, r6, lsl #6]!
    b060:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    b064:	stc	7, cr15, [r2], #992	; 0x3e0
    b068:	blcs	31c88 <fputs@plt+0x2e188>
    b06c:	ldrb	sp, [r3, sp, lsr #3]!
    b070:	ldc	7, cr15, [ip], #-992	; 0xfffffc20
    b074:	andeq	r9, r1, lr, lsr sp
    b078:	andeq	r9, r1, r4, asr sp
    b07c:	andeq	r9, r1, r6, lsl sp
    b080:	ldrdeq	r9, [r1], -sl
    b084:	andeq	r0, r3, ip, asr lr
    b088:	andeq	r0, r0, r0, ror r2
    b08c:	andeq	r0, r3, r8, ror sp
    b090:	andeq	r9, r1, ip, ror #22
    b094:	andeq	r9, r1, lr, lsr fp
    b098:			; <UNDEFINED> instruction: 0x078cb470
    b09c:	cmnlt	sl, r2, lsl r0
    b0a0:	ldrbtmi	r4, [ip], #-3109	; 0xfffff3db
    b0a4:	streq	lr, [fp, r1]
    b0a8:			; <UNDEFINED> instruction: 0xf811d00c
    b0ac:	bcc	59cb8 <fputs@plt+0x561b8>
    b0b0:	movweq	lr, #2691	; 0xa83
    b0b4:			; <UNDEFINED> instruction: 0xf854b2db
    b0b8:	b	fe0d714c <fputs@plt+0xfe0d364c>
    b0bc:	mvnsle	r2, r0, lsl r0
    b0c0:			; <UNDEFINED> instruction: 0x4770bc70
    b0c4:	streq	pc, [r3, #-2]
    b0c8:			; <UNDEFINED> instruction: 0xf1a10892
    b0cc:	andsle	r0, pc, r4, lsl #8
    b0d0:	addmi	pc, r0, #-2147483648	; 0x80000000
    b0d4:	bcc	5e940 <fputs@plt+0x5ae40>
    b0d8:	bl	5c2d8 <fputs@plt+0x587d8>
    b0dc:			; <UNDEFINED> instruction: 0xf8540282
    b0e0:	subsmi	r3, r8, r4, lsl #30
    b0e4:	sbclt	r4, r3, #148, 4	; 0x40000009
    b0e8:	eorcc	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    b0ec:	tstcs	r0, #536576	; 0x83000
    b0f0:			; <UNDEFINED> instruction: 0xf856b2d9
    b0f4:	b	fe00b180 <fputs@plt+0xfe007680>
    b0f8:	sbcslt	r2, r9, #1275068416	; 0x4c000000
    b0fc:	eoreq	pc, r1, r6, asr r8	; <UNPREDICTABLE>
    b100:	andscs	lr, r3, r0, lsl #21
    b104:			; <UNDEFINED> instruction: 0xf856b2c3
    b108:	b	fe0d719c <fputs@plt+0xfe0d369c>
    b10c:	mvnle	r2, r0, lsl r0
    b110:	sbcsle	r2, r5, r0, lsl #26
    b114:	strcc	r4, [r3, #-2570]	; 0xfffff5f6
    b118:	strcc	r4, [r3], #-1061	; 0xfffffbdb
    b11c:			; <UNDEFINED> instruction: 0xf814447a
    b120:	submi	r3, r3, r1, lsl #30
    b124:	sbcslt	r4, fp, #172, 4	; 0xc000000a
    b128:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    b12c:	andscs	lr, r0, r3, lsl #21
    b130:	ldfltp	f5, [r0], #-980	; 0xfffffc2c
    b134:	svclt	0x00004770
    b138:	andeq	r9, r1, r2, lsr #23
    b13c:	andeq	r9, r1, ip, ror #22
    b140:	andeq	r9, r1, r8, lsr #22
    b144:	bicmi	fp, r0, #8, 10	; 0x2000000
    b148:			; <UNDEFINED> instruction: 0xffa6f7ff
    b14c:	stclt	3, cr4, [r8, #-768]	; 0xfffffd00
    b150:	bicmi	fp, r0, #8, 10	; 0x2000000
    b154:			; <UNDEFINED> instruction: 0xffa0f7ff
    b158:	stclt	3, cr4, [r8, #-768]	; 0xfffffd00
    b15c:	strmi	r4, [r1], -fp, lsl #12
    b160:			; <UNDEFINED> instruction: 0xf04fb510
    b164:			; <UNDEFINED> instruction: 0x461430ff
    b168:			; <UNDEFINED> instruction: 0xf7ff461a
    b16c:	bicmi	pc, r0, #596	; 0x254
    b170:	eorvs	fp, r0, r0, lsl #20
    b174:	svclt	0x0000bd10
    b178:	sbclt	r3, r0, #65536	; 0x10000
    b17c:	svclt	0x009f281f
    b180:	cmneq	pc, #536870916	; 0x20000004	; <UNPREDICTABLE>
    b184:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    b188:			; <UNDEFINED> instruction: 0xf000fa23
    b18c:	svclt	0x009443c0
    b190:	andeq	pc, r1, r0
    b194:	ldrbmi	r2, [r0, -r1]!
    b198:	stmvs	r3, {r1, fp, sp, lr}
    b19c:	cmplt	r3, sl, lsl r1
    b1a0:	ldrmi	r2, [r8], -r1, lsl #6
    b1a4:	stmdbvs	r2, {r4, r5, r6, r8, r9, sl, lr}
    b1a8:	rscsle	r2, sl, r0, lsl #22
    b1ac:	svclt	0x00181e13
    b1b0:	ldrmi	r2, [r8], -r1, lsl #6
    b1b4:	stmdbvs	r3, {r4, r5, r6, r8, r9, sl, lr}
    b1b8:	svclt	0x00183b00
    b1bc:	ldrmi	r2, [r8], -r1, lsl #6
    b1c0:	svclt	0x00004770
    b1c4:	mvnsmi	lr, sp, lsr #18
    b1c8:	stmdbmi	r4!, {r0, r2, r3, r9, sl, lr}
    b1cc:	bmi	9373ec <fputs@plt+0x9338ec>
    b1d0:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    b1d4:	cdpmi	15, 2, cr7, cr3, cr3, {4}
    b1d8:	blcs	121408 <fputs@plt+0x11d908>
    b1dc:	ldmdavs	r2, {r1, r2, r3, r4, r5, r6, sl, lr}
    b1e0:			; <UNDEFINED> instruction: 0xf04f9205
    b1e4:	andsle	r0, r5, r0, lsl #4
    b1e8:			; <UNDEFINED> instruction: 0xf10068c2
    b1ec:	tstls	r3, r0, asr #2
    b1f0:	andls	fp, r4, #73728	; 0x12000
    b1f4:			; <UNDEFINED> instruction: 0xf0006d68
    b1f8:	bmi	70aa8c <fputs@plt+0x706f8c>
    b1fc:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    b200:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b204:	subsmi	r9, sl, r5, lsl #22
    b208:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b20c:	andlt	sp, r6, r3, lsr #2
    b210:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b214:			; <UNDEFINED> instruction: 0x8014f8d5
    b218:			; <UNDEFINED> instruction: 0xf99ef000
    b21c:	blge	135a30 <fputs@plt+0x131f30>
    b220:	strmi	r4, [r7], -r1, asr #12
    b224:			; <UNDEFINED> instruction: 0xf0004620
    b228:	bls	1498bc <fputs@plt+0x145dbc>
    b22c:	svclt	0x00182a00
    b230:	andle	r4, r1, #184, 10	; 0x2e000000
    b234:	ldrb	r9, [sp, r3, lsl #18]
    b238:	tstcs	r1, ip, lsl #20
    b23c:	tsteq	r3, #3489792	; 0x354000
    b240:	stmib	sp, {r1, r4, r5, r7, fp, ip, lr}^
    b244:	ldmdavs	r0, {pc}
    b248:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    b24c:	bl	18c9234 <fputs@plt+0x18c5734>
    b250:	rscscc	pc, pc, pc, asr #32
    b254:			; <UNDEFINED> instruction: 0xf7f8e7d1
    b258:	svclt	0x0000eb4a
    b25c:	muleq	r3, r6, fp
    b260:	andeq	r0, r0, r0, ror r2
    b264:	andeq	r0, r3, ip, lsl #23
    b268:	andeq	r0, r3, sl, ror #22
    b26c:	andeq	r0, r0, r8, ror r2
    b270:	strdeq	r9, [r1], -sl
    b274:	ldrblt	r6, [r8, #2826]!	; 0xb0a
    b278:	strmi	r3, [r4], -r0, asr #20
    b27c:			; <UNDEFINED> instruction: 0xf100460f
    b280:	andcs	r0, r0, r0, asr #2
    b284:			; <UNDEFINED> instruction: 0xf7ff461d
    b288:	ldcvs	15, cr15, [r9, #-372]!	; 0xfffffe8c
    b28c:	stcvs	6, cr4, [r8, #-24]!	; 0xffffffe8
    b290:	cdp2	0, 9, cr15, cr2, cr0, {0}
    b294:	ldmib	r5, {r0, r1, r3, r5, r6, r7, r9, fp, sp, lr}^
    b298:	blt	d8fad8 <fputs@plt+0xd8bfd8>
    b29c:	blvs	ed5f24 <fputs@plt+0xed2424>
    b2a0:	svclt	0x000c6a6f
    b2a4:	movwpl	pc, #1283	; 0x503	; <UNPREDICTABLE>
    b2a8:	svccs	0x001a3b40
    b2ac:	blt	6e394c <fputs@plt+0x6dfe4c>
    b2b0:	svclt	0x000860e3
    b2b4:	vadd.f32	d22, d0, d18
    b2b8:	vsubw.s8	<illegal reg q10.5>, <illegal reg q2.5>, d23
    b2bc:	eorvs	r6, r3, r9, lsl r3
    b2c0:			; <UNDEFINED> instruction: 0xf1a2bf08
    b2c4:	blt	48b73c <fputs@plt+0x487c3c>
    b2c8:	cmnvs	r2, r9, lsl #20
    b2cc:	eorcs	r6, r0, #1073741832	; 0x40000008
    b2d0:	adcvs	fp, r0, r0, lsl #20
    b2d4:	stmiane	r0!, {r0, r1, r3, r5, r6, r9, fp, sp, lr}
    b2d8:	bvs	feae8f6c <fputs@plt+0xfeae546c>
    b2dc:	bvs	ffae9070 <fputs@plt+0xffae5570>
    b2e0:	blvs	ae9174 <fputs@plt+0xae5674>
    b2e4:	stcvs	7, cr7, [r9], #-908	; 0xfffffc74
    b2e8:	ldmdb	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b2ec:	strtmi	r2, [r1], -r0, asr #4
    b2f0:			; <UNDEFINED> instruction: 0xf7ff2000
    b2f4:	blt	4af98 <fputs@plt+0x47498>
    b2f8:	ldcllt	0, cr6, [r8, #384]!	; 0x180
    b2fc:	blmi	a5dba4 <fputs@plt+0xa5a0a4>
    b300:	ldrblt	r4, [r0, #1146]!	; 0x47a
    b304:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    b308:	stfeqd	f7, [r4], {13}
    b30c:	sqteqs	f7, f0
    b310:	ldmdavs	fp, {r2, r9, sl, lr}
    b314:			; <UNDEFINED> instruction: 0xf04f9311
    b318:	strmi	r0, [pc], -r0, lsl #6
    b31c:	stmdavs	r0!, {r1, r2, r5, r6, r9, sl, lr}
    b320:			; <UNDEFINED> instruction: 0xf8543410
    b324:	ldrtmi	r1, [r5], -ip, lsl #24
    b328:	stccs	8, cr15, [r8], {84}	; 0x54
    b32c:			; <UNDEFINED> instruction: 0xf8543610
    b330:	ldrbmi	r3, [r4, #-3076]!	; 0xfffff3fc
    b334:	mvnsle	ip, pc, lsl #10
    b338:	vpmax.s8	d25, d0, d1
    b33c:	vsubw.s8	<illegal reg q10.5>, <illegal reg q2.5>, d23
    b340:	addsmi	r6, sl, #1677721600	; 0x64000000
    b344:	blls	bf7d8 <fputs@plt+0xbbcd8>
    b348:	strbtmi	r2, [r1], -r0, lsl #12
    b34c:	subcs	r4, r0, #48, 12	; 0x3000000
    b350:			; <UNDEFINED> instruction: 0x9602ba1d
    b354:	mrc2	7, 7, pc, cr6, cr15, {7}
    b358:	tstle	fp, r8, lsr #5
    b35c:	strtmi	r9, [r1], -r7, lsl #22
    b360:	subeq	pc, r0, #-1073741783	; 0xc0000029
    b364:	blt	71cc2c <fputs@plt+0x71912c>
    b368:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    b36c:	svclt	0x000c42a0
    b370:			; <UNDEFINED> instruction: 0xf06f4630
    b374:	bmi	30b3a4 <fputs@plt+0x3078a4>
    b378:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    b37c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b380:	subsmi	r9, sl, r1, lsl fp
    b384:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b388:	andslt	sp, r3, r7, lsl #2
    b38c:			; <UNDEFINED> instruction: 0xf06fbdf0
    b390:	ldrb	r0, [r0, r8]!
    b394:	andeq	pc, r6, pc, rrx
    b398:			; <UNDEFINED> instruction: 0xf7f8e7ed
    b39c:	svclt	0x0000eaa8
    b3a0:	andeq	r0, r3, r8, ror #20
    b3a4:	andeq	r0, r0, r0, ror r2
    b3a8:	andeq	r0, r3, lr, ror #19
    b3ac:	addlt	fp, r2, r0, lsl r5
    b3b0:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b3b4:			; <UNDEFINED> instruction: 0xf8df461c
    b3b8:	strbtmi	ip, [fp], -r0, rrx
    b3bc:			; <UNDEFINED> instruction: 0xf85e44fe
    b3c0:			; <UNDEFINED> instruction: 0xf8dcc00c
    b3c4:			; <UNDEFINED> instruction: 0xf8cdc000
    b3c8:			; <UNDEFINED> instruction: 0xf04fc004
    b3cc:			; <UNDEFINED> instruction: 0xf0110c00
    b3d0:	tstlt	r0, r5, lsr pc	; <UNPREDICTABLE>
    b3d4:	blcs	f1fdc <fputs@plt+0xee4dc>
    b3d8:	bmi	441410 <fputs@plt+0x43d910>
    b3dc:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    b3e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b3e4:	subsmi	r9, sl, r1, lsl #22
    b3e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b3ec:	strtmi	sp, [r0], -pc, lsl #2
    b3f0:	ldclt	0, cr11, [r0, #-8]
    b3f4:	vmlal.u8	q11, d3, d3
    b3f8:	vaddw.u8	q9, <illegal reg q1.5>, d7
    b3fc:	cdpeq	2, 1, cr4, cr12, cr7, {0}
    b400:	strvs	lr, [r3], #-2628	; 0xfffff5bc
    b404:	strmi	lr, [r1], #-2628	; 0xfffff5bc
    b408:	strcs	lr, [r2], #-2628	; 0xfffff5bc
    b40c:			; <UNDEFINED> instruction: 0xf7f8e7e5
    b410:	svclt	0x0000ea6e
    b414:	andeq	r0, r3, ip, lsr #19
    b418:	andeq	r0, r0, r0, ror r2
    b41c:	andeq	r0, r3, sl, lsl #19
    b420:	addlt	fp, r2, r0, lsl r5
    b424:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b428:			; <UNDEFINED> instruction: 0xf8df461c
    b42c:	strbtmi	ip, [fp], -r0, rrx
    b430:			; <UNDEFINED> instruction: 0xf85e44fe
    b434:			; <UNDEFINED> instruction: 0xf8dcc00c
    b438:			; <UNDEFINED> instruction: 0xf8cdc000
    b43c:			; <UNDEFINED> instruction: 0xf04fc004
    b440:			; <UNDEFINED> instruction: 0xf0110c00
    b444:			; <UNDEFINED> instruction: 0xb110fefb
    b448:	blcs	f2050 <fputs@plt+0xee550>
    b44c:	bmi	441484 <fputs@plt+0x43d984>
    b450:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    b454:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b458:	subsmi	r9, sl, r1, lsl #22
    b45c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b460:	strtmi	sp, [r0], -pc, lsl #2
    b464:	ldclt	0, cr11, [r0, #-8]
    b468:	vmlal.u8	q11, d3, d3
    b46c:	vaddw.u8	q9, <illegal reg q1.5>, d7
    b470:	cdpeq	2, 1, cr4, cr12, cr7, {0}
    b474:	strvs	lr, [r3], #-2628	; 0xfffff5bc
    b478:	strmi	lr, [r1], #-2628	; 0xfffff5bc
    b47c:	strcs	lr, [r2], #-2628	; 0xfffff5bc
    b480:			; <UNDEFINED> instruction: 0xf7f8e7e5
    b484:	svclt	0x0000ea34
    b488:	andeq	r0, r3, r8, lsr r9
    b48c:	andeq	r0, r0, r0, ror r2
    b490:	andeq	r0, r3, r6, lsl r9
    b494:			; <UNDEFINED> instruction: 0x4605b538
    b498:	blx	1c474e4 <fputs@plt+0x1c439e4>
    b49c:	cfcpysne	mvf2, mvf1
    b4a0:	strtmi	sp, [r8], -r5, lsl #22
    b4a4:			; <UNDEFINED> instruction: 0xf0113401
    b4a8:			; <UNDEFINED> instruction: 0x1e01fa99
    b4ac:			; <UNDEFINED> instruction: 0x4620daf9
    b4b0:	svclt	0x0000bd38
    b4b4:	andeq	r0, r0, r0
    b4b8:	blmi	71dd2c <fputs@plt+0x71a22c>
    b4bc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    b4c0:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    b4c4:	stfeqd	f7, [r4], {13}
    b4c8:	sqteqs	f7, f0
    b4cc:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    b4d0:			; <UNDEFINED> instruction: 0xf04f9311
    b4d4:	strmi	r0, [r4], -r0, lsl #6
    b4d8:	stmdavs	r0!, {r0, r1, r2, r5, r6, r9, sl, lr}
    b4dc:			; <UNDEFINED> instruction: 0xf8543410
    b4e0:	ldrtmi	r1, [sp], -ip, lsl #24
    b4e4:	stccs	8, cr15, [r8], {84}	; 0x54
    b4e8:			; <UNDEFINED> instruction: 0xf8543710
    b4ec:	ldrbmi	r3, [r4, #-3076]!	; 0xfffff3fc
    b4f0:	mvnsle	ip, pc, lsl #10
    b4f4:	subcs	r2, r0, #0
    b4f8:	andls	r4, r2, r1, ror #12
    b4fc:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    b500:	bmi	2e56d4 <fputs@plt+0x2e1bd4>
    b504:	ldrbtmi	fp, [sl], #-2587	; 0xfffff5e5
    b508:	blmi	212010 <fputs@plt+0x20e510>
    b50c:			; <UNDEFINED> instruction: 0xf080fab0
    b510:	stmdbeq	r0, {r0, r1, r4, r6, r7, fp, ip, lr}^
    b514:	blls	465584 <fputs@plt+0x461a84>
    b518:			; <UNDEFINED> instruction: 0xf04f405a
    b51c:	mrsle	r0, SP_irq
    b520:	ldcllt	0, cr11, [r0, #76]!	; 0x4c
    b524:	stmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b528:	andeq	r0, r3, ip, lsr #17
    b52c:	andeq	r0, r0, r0, ror r2
    b530:	andeq	r0, r3, r2, ror #16
    b534:			; <UNDEFINED> instruction: 0x4604b510
    b538:			; <UNDEFINED> instruction: 0xf10468e2
    b53c:	vst4.16	{d16,d18,d20,d22}, [pc], r0
    b540:	andcs	r3, r0, r0, lsl #7
    b544:			; <UNDEFINED> instruction: 0xf7ffba12
    b548:	stmibvs	r3!, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    b54c:	bne	ff039dc0 <fputs@plt+0xff0362c0>
    b550:			; <UNDEFINED> instruction: 0xf080fab0
    b554:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    b558:	movteq	pc, #256	; 0x100	; <UNPREDICTABLE>
    b55c:			; <UNDEFINED> instruction: 0xb1286c00
    b560:			; <UNDEFINED> instruction: 0xf8532000
    b564:	andcc	r2, r1, r4, lsl #30
    b568:	mvnsle	r2, r0, lsl #20
    b56c:	svclt	0x00004770
    b570:	mvnsmi	lr, sp, lsr #18
    b574:	movtlt	r6, #19460	; 0x4c04
    b578:	stfeqp	f7, [r0], {-0}
    b57c:	strbtmi	r2, [r7], -r0, lsl #10
    b580:	svcvs	0x0004f857
    b584:	strcc	r4, [r1, #-1710]	; 0xfffff952
    b588:	mvnsle	r2, r0, lsl #28
    b58c:	andsle	r4, ip, #-1879048182	; 0x9000000a
    b590:	eorvc	pc, r1, ip, asr r8	; <UNPREDICTABLE>
    b594:	mvfeqs	f7, #0.5
    b598:	stmeq	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    b59c:	bl	339ea0 <fputs@plt+0x3363a0>
    b5a0:	andsvs	r0, pc, lr, lsl #11
    b5a4:			; <UNDEFINED> instruction: 0xf108b171
    b5a8:	strmi	r0, [r3], #-828	; 0xfffffcc4
    b5ac:			; <UNDEFINED> instruction: 0xf85ce001
    b5b0:	blt	91f1c8 <fputs@plt+0x91b6c8>
    b5b4:			; <UNDEFINED> instruction: 0xf104459c
    b5b8:			; <UNDEFINED> instruction: 0xf0240403
    b5bc:	strtmi	r0, [r6], #-1027	; 0xfffffbfd
    b5c0:	ldrtmi	sp, [r5], #-501	; 0xfffffe0b
    b5c4:	pop	{r0, r2, r4, sp, lr}
    b5c8:	strdcs	r8, [r0, -r0]
    b5cc:	andsvs	r6, r1, r9, lsl r0
    b5d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b5d4:	ldmdble	r4, {r0, r8, fp, sp}
    b5d8:	ldrtlt	r4, [r0], #-2827	; 0xfffff4f5
    b5dc:			; <UNDEFINED> instruction: 0x4604447b
    b5e0:	stmdavc	r1!, {r3, r8, r9, ip, sp}
    b5e4:	and	r2, r3, r2
    b5e8:	movwcc	r6, #51288	; 0xc858
    b5ec:	stcle	8, cr2, [r6, #-0]
    b5f0:	addsmi	r7, r1, #1703936	; 0x1a0000
    b5f4:	stmdavc	r5!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    b5f8:	addsmi	r7, r5, #5898240	; 0x5a0000
    b5fc:	ldfltd	f5, [r0], #-976	; 0xfffffc30
    b600:			; <UNDEFINED> instruction: 0xf06f4770
    b604:			; <UNDEFINED> instruction: 0x47700015
    b608:	ldrdeq	pc, [r2], -r8
    b60c:	mvnsmi	lr, sp, lsr #18
    b610:	sfmmi	f3, 1, [r5], #-876	; 0xfffffc94
    b614:	svcls	0x000a4606
    b618:	ldrbtmi	r4, [ip], #-1684	; 0xfffff96c
    b61c:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    b620:	andcs	r3, sp, ip, lsr r4
    b624:	eorsvs	r4, r9, sp, lsl #12
    b628:			; <UNDEFINED> instruction: 0xf854e003
    b62c:	stmdacs	r0, {r2, r3, r8, r9, sl, fp}
    b630:	addsmi	sp, r8, #37888	; 0x9400
    b634:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b638:	strbmi	fp, [r5, #-2862]!	; 0xfffff4d2
    b63c:	bmi	6ffa70 <fputs@plt+0x6fbf70>
    b640:	ldmdbmi	fp, {r0, sp}
    b644:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    b648:	svc	0x0082f7f7
    b64c:	strbmi	r4, [r5], #-1584	; 0xfffff9d0
    b650:	pop	{r0, r2, r3, r4, r5, sp, lr}
    b654:	bmi	5ebe1c <fputs@plt+0x5e831c>
    b658:	ldmdbmi	r7, {r0, sp}
    b65c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    b660:	svc	0x0076f7f7
    b664:	ldrmi	r9, [r8, #2825]	; 0xb09
    b668:			; <UNDEFINED> instruction: 0xf06fbf88
    b66c:	stmiale	lr!, {r0, r1, r3, r4}^
    b670:	ldrdeq	lr, [r6, -sp]
    b674:			; <UNDEFINED> instruction: 0xf7f84642
    b678:	ldrtmi	lr, [r0], -ip, lsl #19
    b67c:	blmi	405620 <fputs@plt+0x401b20>
    b680:	mcrcs	4, 0, r4, cr0, cr11, {3}
    b684:	stmdbmi	lr, {r0, r3, r4, r6, r7, ip, lr, pc}
    b688:	andcs	r4, r1, sl, lsl r6
    b68c:			; <UNDEFINED> instruction: 0xf7f74479
    b690:	stmdbmi	ip, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    b694:	andcs	r4, r1, r2, lsr r6
    b698:			; <UNDEFINED> instruction: 0xf7f74479
    b69c:			; <UNDEFINED> instruction: 0xf06fef5a
    b6a0:	pop	{r0, r2, r5}
    b6a4:	svclt	0x000081f0
    b6a8:	muleq	r2, sl, ip
    b6ac:	muleq	r1, ip, sl
    b6b0:	andeq	r9, r1, lr, lsl #21
    b6b4:	andeq	r9, r1, r0, ror sl
    b6b8:	andeq	r9, r1, r6, ror sl
    b6bc:	andeq	r9, r1, r0, lsl #20
    b6c0:	andeq	r9, r1, r4, lsl #20
    b6c4:	andeq	r9, r1, r0, lsl sl
    b6c8:	stmdblt	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6cc:	ldc	6, cr4, [pc, #8]	; b6dc <fputs@plt+0x7bdc>
    b6d0:	strlt	r5, [r0, #-2830]	; 0xfffff4f2
    b6d4:	cdp	0, 0, cr11, cr7, cr5, {4}
    b6d8:	stmdbmi	pc, {r4, r7, r9, fp, sp}	; <UNPREDICTABLE>
    b6dc:	blvs	346d60 <fputs@plt+0x343260>
    b6e0:	ldrbtmi	r2, [r9], #-1
    b6e4:	blvc	1a071cc <fputs@plt+0x1a036cc>
    b6e8:	blvs	1c6f8c <fputs@plt+0x1c348c>
    b6ec:	blvc	186f90 <fputs@plt+0x183490>
    b6f0:	blvs	c6d2c <fputs@plt+0xc322c>
    b6f4:	blvc	46d30 <fputs@plt+0x43230>
    b6f8:	svc	0x002af7f7
    b6fc:			; <UNDEFINED> instruction: 0xf85db005
    b700:	svclt	0x0000fb04
    b704:	andhi	pc, r0, pc, lsr #7
    b708:	andeq	r0, r0, r0
    b70c:	svccc	0x00500000
    b710:	andeq	r0, r0, r0
    b714:	cdpcc	0, 11, cr0, cr0, cr0, {0}
    b718:	andeq	r9, r1, r2, lsl #20
    b71c:	addlt	fp, r3, r0, lsl #10
    b720:	stmdage	r1, {r0, ip, pc}
    b724:	stmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b728:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    b72c:	andcs	r4, r1, r2, lsl #12
    b730:	svc	0x000ef7f7
    b734:			; <UNDEFINED> instruction: 0xf85db003
    b738:	svclt	0x0000fb04
    b73c:	andeq	lr, r1, lr, lsl #26
    b740:	svcmi	0x00f0e92d
    b744:	cdpmi	0, 8, cr11, cr3, cr9, {4}
    b748:	stcmi	3, cr2, [r3, #128]	; 0x80
    b74c:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    b750:	stmibmi	r3, {r1, r7, r9, fp, lr}
    b754:	ldrbtmi	r4, [sl], #-1048	; 0xfffffbe8
    b758:	andls	r9, r3, #0
    b75c:	ldmdbpl	r5!, {r0, r3, r4, r5, r6, sl, lr}^
    b760:	stmdavs	sp!, {r0, sp}
    b764:			; <UNDEFINED> instruction: 0xf04f9507
    b768:			; <UNDEFINED> instruction: 0xf7f70500
    b76c:	ldmdbmi	sp!, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    b770:	bls	d377c <fputs@plt+0xcfc7c>
    b774:			; <UNDEFINED> instruction: 0xf7f74479
    b778:	stmiavs	r0!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    b77c:			; <UNDEFINED> instruction: 0xf7ffba00
    b780:	ldmdbmi	r9!, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    b784:	andcs	r9, r1, r3, lsl #20
    b788:			; <UNDEFINED> instruction: 0xf7f74479
    b78c:	bmi	1e0731c <fputs@plt+0x1e0381c>
    b790:	movwcs	r7, #3873	; 0xf21
    b794:			; <UNDEFINED> instruction: 0xf502447a
    b798:	and	r7, r4, r7, lsl #4
    b79c:	svccc	0x000cf852
    b7a0:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    b7a4:	addsmi	r8, r9, #179	; 0xb3
    b7a8:	ldmvs	r3, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b7ac:	andcs	r4, r0, #112, 18	; 0x1c0000
    b7b0:	ldrbtmi	r7, [r9], #-3936	; 0xfffff0a0
    b7b4:	cmpvc	fp, r1, lsl #10	; <UNPREDICTABLE>
    b7b8:			; <UNDEFINED> instruction: 0xf851e004
    b7bc:	bcs	173f4 <fputs@plt+0x138f4>
    b7c0:	adchi	pc, sp, r0, asr #5
    b7c4:			; <UNDEFINED> instruction: 0xd1f84290
    b7c8:	stmdami	sl!, {r1, r3, r7, fp, sp, lr}^
    b7cc:	svcvc	0x00a5210d
    b7d0:	eorscc	r4, ip, r8, ror r4
    b7d4:			; <UNDEFINED> instruction: 0xf850e004
    b7d8:	stmdbcs	r0, {r2, r3, r8, r9, sl, fp, ip}
    b7dc:	addshi	pc, ip, r0, asr #5
    b7e0:	mvnsle	r4, sp, lsl #5
    b7e4:	stmdami	r4!, {r1, r2, r7, fp, sp, lr}^
    b7e8:	svcvc	0x00e52100
    b7ec:			; <UNDEFINED> instruction: 0xf5004478
    b7f0:	mul	r4, r6, r0
    b7f4:	svcne	0x000cf850
    b7f8:	vqdmlal.s<illegal width 8>	q9, d0, d0
    b7fc:	addmi	r8, sp, #138	; 0x8a
    b800:	stmvs	r1, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b804:	smlabtvs	r0, sp, r9, lr
    b808:	ldmdbmi	ip, {r0, sp}^
    b80c:	ldrbtmi	r4, [r9], #-3420	; 0xfffff2a4
    b810:	mrc	7, 4, APSR_nzcv, cr14, cr7, {7}
    b814:	ldmdbmi	fp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    b818:	strtmi	r2, [sl], -r1
    b81c:			; <UNDEFINED> instruction: 0xf7f74479
    b820:	stmiavs	r0!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    b824:			; <UNDEFINED> instruction: 0xf7ffba00
    b828:	stmdbvs	r3!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b82c:			; <UNDEFINED> instruction: 0x462a4956
    b830:	andcs	fp, r1, fp, lsl sl
    b834:			; <UNDEFINED> instruction: 0xf7f74479
    b838:	stmdbvs	r3!, {r2, r3, r7, r9, sl, fp, sp, lr, pc}^
    b83c:			; <UNDEFINED> instruction: 0x462a4953
    b840:	andcs	fp, r1, fp, lsl sl
    b844:			; <UNDEFINED> instruction: 0xf7f74479
    b848:	svcvc	0x00a3ee84
    b84c:	rscseq	pc, sp, #3
    b850:	cmnle	r7, r4, lsl #20
    b854:			; <UNDEFINED> instruction: 0xf1046c22
    b858:	bcs	c560 <fputs@plt+0x8a60>
    b85c:			; <UNDEFINED> instruction: 0x2600d071
    b860:	svcvc	0x0004f853
    b864:	svccs	0x00003601
    b868:			; <UNDEFINED> instruction: 0xf8dfd1fa
    b86c:			; <UNDEFINED> instruction: 0xf10da124
    b870:	stmdbmi	r8, {r3, r4, r8, fp}^
    b874:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    b878:	strdcs	r4, [r1], -sl
    b87c:			; <UNDEFINED> instruction: 0xf8df4479
    b880:			; <UNDEFINED> instruction: 0x4652b118
    b884:			; <UNDEFINED> instruction: 0xf7f7463d
    b888:	ldrtmi	lr, [r9], -r4, ror #28
    b88c:	strbmi	r4, [r2], -fp, asr #12
    b890:	ldrbtmi	r4, [fp], #1568	; 0x620
    b894:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    b898:	ldrtmi	r4, [fp], -r0, asr #18
    b89c:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
    b8a0:			; <UNDEFINED> instruction: 0xf7f72001
    b8a4:	stmdals	r6, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
    b8a8:			; <UNDEFINED> instruction: 0xff10f7ff
    b8ac:			; <UNDEFINED> instruction: 0xf8df4f3c
    b8b0:	ldrbtmi	sl, [pc], #-244	; b8b8 <fputs@plt+0x7db8>
    b8b4:	strcc	r4, [r1, #-1274]	; 0xfffffb06
    b8b8:			; <UNDEFINED> instruction: 0xd01a42b5
    b8bc:	strbmi	r4, [r2], -fp, asr #12
    b8c0:	strtmi	r4, [r0], -r9, lsr #12
    b8c4:	mrc2	7, 2, pc, cr4, cr15, {7}
    b8c8:	ldrtmi	r4, [sl], -fp, lsr #12
    b8cc:	andcs	r4, r1, r1, asr r6
    b8d0:	mrc	7, 1, APSR_nzcv, cr14, cr7, {7}
    b8d4:			; <UNDEFINED> instruction: 0xf7ff9806
    b8d8:	svcvc	0x00a3fef9
    b8dc:	mvnle	r2, r6, lsl #22
    b8e0:	strcc	r9, [r1, #-2821]	; 0xfffff4fb
    b8e4:			; <UNDEFINED> instruction: 0x4659463a
    b8e8:			; <UNDEFINED> instruction: 0xf7f72001
    b8ec:	adcsmi	lr, r5, #800	; 0x320
    b8f0:	bmi	b80088 <fputs@plt+0xb7c588>
    b8f4:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    b8f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b8fc:	subsmi	r9, sl, r7, lsl #22
    b900:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b904:	andlt	sp, r9, r4, lsr #2
    b908:	svchi	0x00f0e8bd
    b90c:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    b910:	stmdbmi	r7!, {r2, r3, r6, r8, r9, sl, sp, lr, pc}
    b914:			; <UNDEFINED> instruction: 0xe7754479
    b918:	ldrbtmi	r4, [lr], #-3622	; 0xfffff1da
    b91c:	bmi	9c56b0 <fputs@plt+0x9c1bb0>
    b920:			; <UNDEFINED> instruction: 0xe752447a
    b924:	mvnle	r2, r0, lsr #22
    b928:	andcs	r6, r1, r2, lsr #18
    b92c:	stmdbmi	r3!, {r0, r1, r5, r6, r7, fp, sp, lr}
    b930:	blt	6fa180 <fputs@plt+0x6f6680>
    b934:	ldrbtmi	r3, [r9], #-2624	; 0xfffff5c0
    b938:	movwpl	pc, #1443	; 0x5a3	; <UNPREDICTABLE>
    b93c:	mcr	7, 0, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    b940:	ldmdbmi	pc, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    b944:	andcs	r4, r1, sl, lsr #12
    b948:			; <UNDEFINED> instruction: 0xf7f74479
    b94c:	ldrb	lr, [r0, r2, lsl #28]
    b950:	svc	0x00ccf7f7
    b954:	andeq	r0, r3, sl, lsl r6
    b958:	andeq	r0, r0, r0, ror r2
    b95c:	andeq	ip, r1, r6, rrx
    b960:	andeq	r9, r1, r0, ror #19
    b964:	andeq	r9, r1, r0, ror #19
    b968:	andeq	r9, r1, r0, ror #19
    b96c:	andeq	pc, r2, r0, lsr #22
    b970:	andeq	pc, r2, r2, lsl #22
    b974:	andeq	pc, r2, r4, ror #21
    b978:	andeq	pc, r2, r8, asr #21
    b97c:	andeq	r9, r1, lr, ror #18
    b980:	andeq	fp, r1, r8, lsr #31
    b984:	andeq	r9, r1, r0, ror r9
    b988:	andeq	r9, r1, ip, ror #18
    b98c:	andeq	r9, r1, r4, ror r9
    b990:	andeq	fp, r1, r4, asr #30
    b994:	andeq	r9, r1, r4, asr r9
    b998:	andeq	r9, r1, lr, asr r9
    b99c:	andeq	r9, r1, r2, asr #18
    b9a0:	andeq	fp, r1, sl, lsl #30
    b9a4:	andeq	r9, r1, ip, lsr #18
    b9a8:	andeq	r0, r3, r2, ror r4
    b9ac:	strdeq	r9, [r1], -r6
    b9b0:	andeq	r9, r1, r4, lsl r8
    b9b4:	andeq	r9, r1, r6, ror #14
    b9b8:	strdeq	r9, [r1], -r0
    b9bc:	ldrdeq	r9, [r1], -r2
    b9c0:	andeq	r9, r1, r8, lsl #17
    b9c4:	blcs	259d8 <fputs@plt+0x21ed8>
    b9c8:	strmi	sp, [r2], -sl, lsl #22
    b9cc:	stmiavs	r3, {r1, sp, lr, pc}^
    b9d0:	blle	1565d8 <fputs@plt+0x152ad8>
    b9d4:			; <UNDEFINED> instruction: 0x46104299
    b9d8:	andeq	pc, ip, #-2147483648	; 0x80000000
    b9dc:			; <UNDEFINED> instruction: 0x4770d1f7
    b9e0:	ldrbmi	r2, [r0, -r0]!
    b9e4:	movwcs	r4, #51732	; 0xca14
    b9e8:	blx	dcbda <fputs@plt+0xd90da>
    b9ec:			; <UNDEFINED> instruction: 0xf8d32300
    b9f0:	ldmdavs	r3, {r3, r4, r8, sl, sp}
    b9f4:	ble	1165fc <fputs@plt+0x112afc>
    b9f8:			; <UNDEFINED> instruction: 0xf852e007
    b9fc:	blcs	1b634 <fputs@plt+0x17b34>
    ba00:	addsmi	sp, r9, #3072	; 0xc00
    ba04:	ldmvs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    ba08:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    ba0c:	stcmi	3, cr2, [fp, #-48]	; 0xffffffd0
    ba10:	ldrbtmi	r4, [sp], #-2571	; 0xfffff5f5
    ba14:	ldrbtmi	r4, [sl], #-3083	; 0xfffff3f5
    ba18:	strpl	pc, [r0, #-2819]	; 0xfffff4fd
    ba1c:	bgt	1dcc14 <fputs@plt+0x1d9114>
    ba20:	tstcs	lr, #39845888	; 0x2600000
    ba24:	strtmi	ip, [r0], -r3, lsl #12
    ba28:	andscs	r7, r5, #50	; 0x32
    ba2c:	ldrne	pc, [r0, #-2261]	; 0xfffff72b
    ba30:	mcr	7, 0, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    ba34:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    ba38:	andeq	pc, r2, ip, asr #17
    ba3c:	andeq	pc, r2, r2, lsr #17
    ba40:	andeq	r9, r1, sl, lsl r8
    ba44:	andeq	r1, r3, r8, ror #8
    ba48:	movwcs	r4, #51732	; 0xca14
    ba4c:	blx	dcc3e <fputs@plt+0xd913e>
    ba50:			; <UNDEFINED> instruction: 0xf8d32300
    ba54:	ldmdavs	r3, {r3, r4, r8, sl, sp}
    ba58:	ble	116660 <fputs@plt+0x112b60>
    ba5c:			; <UNDEFINED> instruction: 0xf852e007
    ba60:	blcs	1b698 <fputs@plt+0x17b98>
    ba64:	addsmi	sp, r9, #3072	; 0xc00
    ba68:	ldmdavs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    ba6c:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    ba70:	stcmi	3, cr2, [fp, #-48]	; 0xffffffd0
    ba74:	ldrbtmi	r4, [sp], #-2571	; 0xfffff5f5
    ba78:	ldrbtmi	r4, [sl], #-3083	; 0xfffff3f5
    ba7c:	strpl	pc, [r0, #-2819]	; 0xfffff4fd
    ba80:	bgt	1dcc78 <fputs@plt+0x1d9178>
    ba84:	tstcs	lr, #39845888	; 0x2600000
    ba88:	strtmi	ip, [r0], -r3, lsl #12
    ba8c:	andscs	r7, r5, #50	; 0x32
    ba90:	ldrne	pc, [r0, #-2261]	; 0xfffff72b
    ba94:	ldcl	7, cr15, [r8, #988]	; 0x3dc
    ba98:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    ba9c:	andeq	pc, r2, r8, ror #16
    baa0:	andeq	pc, r2, lr, lsr r8	; <UNPREDICTABLE>
    baa4:			; <UNDEFINED> instruction: 0x000197b6
    baa8:	andeq	r1, r3, r4, lsl #8
    baac:	andcs	r4, ip, #3072	; 0xc00
    bab0:	blx	9cca6 <fputs@plt+0x991a6>
    bab4:			; <UNDEFINED> instruction: 0xf8d03000
    bab8:			; <UNDEFINED> instruction: 0x47700514
    babc:	andeq	pc, r2, r4, lsl #16
    bac0:	andcs	r4, ip, #3072	; 0xc00
    bac4:	blx	9ccba <fputs@plt+0x991ba>
    bac8:			; <UNDEFINED> instruction: 0xf8d03000
    bacc:			; <UNDEFINED> instruction: 0x47700510
    bad0:	strdeq	pc, [r2], -r0
    bad4:	ldrtlt	r6, [r0], #-2051	; 0xfffff7fd
    bad8:	addlt	r2, r2, r0, lsl #22
    badc:	strmi	r4, [r8], -r4, lsl #12
    bae0:	blle	2702ec <fputs@plt+0x26c7ec>
    bae4:			; <UNDEFINED> instruction: 0x46224615
    bae8:			; <UNDEFINED> instruction: 0xf852e003
    baec:	blcs	1b724 <fputs@plt+0x17c24>
    baf0:	addsmi	sp, sp, #2048	; 0x800
    baf4:	ldmvs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    baf8:	ldclt	0, cr11, [r0], #-8
    bafc:	svclt	0x00004770
    bb00:	movwcs	r4, #2568	; 0xa08
    bb04:			; <UNDEFINED> instruction: 0xf502447a
    bb08:	and	r7, r3, r7, lsl #4
    bb0c:	svccc	0x000cf852
    bb10:	blle	d6718 <fputs@plt+0xd2c18>
    bb14:			; <UNDEFINED> instruction: 0xd1f94298
    bb18:			; <UNDEFINED> instruction: 0x47706890
    bb1c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    bb20:	svclt	0x00004770
    bb24:			; <UNDEFINED> instruction: 0x0002f7b0
    bb28:	andeq	r9, r1, r6, ror #11
    bb2c:	movwcs	r4, #2568	; 0xa08
    bb30:			; <UNDEFINED> instruction: 0xf502447a
    bb34:	and	r7, r3, fp, asr r2
    bb38:	svccc	0x000cf852
    bb3c:	blle	d6744 <fputs@plt+0xd2c44>
    bb40:			; <UNDEFINED> instruction: 0xd1f94298
    bb44:			; <UNDEFINED> instruction: 0x47706890
    bb48:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    bb4c:	svclt	0x00004770
    bb50:	andeq	pc, r2, r4, lsl #15
    bb54:	andeq	r9, r1, r6, asr #11
    bb58:	movwcs	r4, #55815	; 0xda07
    bb5c:	eorscc	r4, ip, #2046820352	; 0x7a000000
    bb60:			; <UNDEFINED> instruction: 0xf852e003
    bb64:	blcs	1b79c <fputs@plt+0x17c9c>
    bb68:	addsmi	sp, r8, #3072	; 0xc00
    bb6c:	ldmvs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    bb70:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    bb74:			; <UNDEFINED> instruction: 0x47704478
    bb78:	andeq	pc, r2, r8, asr r7	; <UNPREDICTABLE>
    bb7c:	andeq	r9, r1, ip, lsl #10
    bb80:	movwcs	r4, #55815	; 0xda07
    bb84:	eorscc	r4, ip, #2046820352	; 0x7a000000
    bb88:			; <UNDEFINED> instruction: 0xf852e003
    bb8c:	blcs	1b7c4 <fputs@plt+0x17cc4>
    bb90:	addsmi	sp, r8, #3072	; 0xc00
    bb94:	ldmdavs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    bb98:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    bb9c:			; <UNDEFINED> instruction: 0x47704478
    bba0:	andeq	pc, r2, r0, lsr r7	; <UNPREDICTABLE>
    bba4:	andeq	r8, r1, r0, lsl #24
    bba8:	movwcs	r4, #2568	; 0xa08
    bbac:			; <UNDEFINED> instruction: 0xf502447a
    bbb0:	mul	r3, r6, r2
    bbb4:	svccc	0x000cf852
    bbb8:	blle	d67c0 <fputs@plt+0xd2cc0>
    bbbc:			; <UNDEFINED> instruction: 0xd1f94298
    bbc0:			; <UNDEFINED> instruction: 0x47706890
    bbc4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    bbc8:	svclt	0x00004770
    bbcc:	andeq	pc, r2, r8, lsl #14
    bbd0:	andeq	r9, r1, r2, ror #10
    bbd4:	movwcs	r4, #2568	; 0xa08
    bbd8:			; <UNDEFINED> instruction: 0xf502447a
    bbdc:	mul	r3, r6, r2
    bbe0:	svccc	0x000cf852
    bbe4:	blle	d67ec <fputs@plt+0xd2cec>
    bbe8:			; <UNDEFINED> instruction: 0xd1f94298
    bbec:			; <UNDEFINED> instruction: 0x47706850
    bbf0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    bbf4:	svclt	0x00004770
    bbf8:	ldrdeq	pc, [r2], -ip
    bbfc:	andeq	r8, r1, sl, lsr #23
    bc00:	movwcs	r4, #2568	; 0xa08
    bc04:			; <UNDEFINED> instruction: 0xf502447a
    bc08:	and	r7, r3, r7, lsl #4
    bc0c:	svccc	0x000cf852
    bc10:	blle	d6818 <fputs@plt+0xd2d18>
    bc14:			; <UNDEFINED> instruction: 0xd1f94298
    bc18:			; <UNDEFINED> instruction: 0x47706850
    bc1c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    bc20:	svclt	0x00004770
    bc24:			; <UNDEFINED> instruction: 0x0002f6b0
    bc28:	andeq	r8, r1, lr, ror fp
    bc2c:	movwcs	r4, #2568	; 0xa08
    bc30:			; <UNDEFINED> instruction: 0xf502447a
    bc34:	and	r7, r3, fp, asr r2
    bc38:	svccc	0x000cf852
    bc3c:	blle	d6844 <fputs@plt+0xd2d44>
    bc40:			; <UNDEFINED> instruction: 0xd1f94298
    bc44:			; <UNDEFINED> instruction: 0x47706850
    bc48:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    bc4c:	svclt	0x00004770
    bc50:	andeq	pc, r2, r4, lsl #13
    bc54:	andeq	r8, r1, r2, asr fp
    bc58:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
    bc5c:	blle	2d7064 <fputs@plt+0x2d3564>
    bc60:			; <UNDEFINED> instruction: 0x46044616
    bc64:	ldrtmi	r6, [r1], -r0, ror #16
    bc68:			; <UNDEFINED> instruction: 0xf7f7b110
    bc6c:			; <UNDEFINED> instruction: 0xb128ec90
    bc70:	svcpl	0x000cf854
    bc74:	ble	ffd5707c <fputs@plt+0xffd5357c>
    bc78:	ldrbcc	pc, [pc, #79]!	; bccf <fputs@plt+0x81cf>	; <UNPREDICTABLE>
    bc7c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    bc80:	strmi	r4, [r2], -r4, lsl #22
    bc84:	ldrbtmi	r4, [fp], #-2308	; 0xfffff6fc
    bc88:			; <UNDEFINED> instruction: 0xf5034479
    bc8c:			; <UNDEFINED> instruction: 0xf7ff7007
    bc90:	svclt	0x0000bfe3
    bc94:	andeq	pc, r2, lr, lsr #12
    bc98:	andeq	r9, r1, ip, ror #22
    bc9c:	strmi	r4, [r2], -r4, lsl #22
    bca0:	ldrbtmi	r4, [fp], #-2308	; 0xfffff6fc
    bca4:			; <UNDEFINED> instruction: 0xf5034479
    bca8:			; <UNDEFINED> instruction: 0xf7ff705b
    bcac:	svclt	0x0000bfd5
    bcb0:	andeq	pc, r2, r2, lsl r6	; <UNPREDICTABLE>
    bcb4:	muleq	r1, r8, r5
    bcb8:	strmi	r4, [r2], -r4, lsl #22
    bcbc:	ldrbtmi	r4, [fp], #-2308	; 0xfffff6fc
    bcc0:			; <UNDEFINED> instruction: 0xf1034479
    bcc4:			; <UNDEFINED> instruction: 0xf7ff003c
    bcc8:	svclt	0x0000bfc7
    bccc:	strdeq	pc, [r2], -r6
    bcd0:	muleq	r1, r8, r6
    bcd4:	strmi	r4, [r2], -r4, lsl #22
    bcd8:	ldrbtmi	r4, [fp], #-2308	; 0xfffff6fc
    bcdc:			; <UNDEFINED> instruction: 0xf5034479
    bce0:			; <UNDEFINED> instruction: 0xf7ff6096
    bce4:	svclt	0x0000bfb9
    bce8:	ldrdeq	pc, [r2], -sl
    bcec:	andeq	r9, r1, r4, asr r4
    bcf0:	blmi	2f94d8 <fputs@plt+0x2f59d8>
    bcf4:	bmi	31e128 <fputs@plt+0x31a628>
    bcf8:	ldmdapl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    bcfc:	adcsmi	r5, ip, #10420224	; 0x9f0000
    bd00:	sbclt	sp, r6, #10
    bd04:	strtmi	r6, [r5], -r3, lsr #16
    bd08:	strcc	r4, [r4], #-1584	; 0xfffff9d0
    bd0c:	tstlt	fp, fp, lsl sl
    bd10:			; <UNDEFINED> instruction: 0xb1184798
    bd14:	ldrhle	r4, [r5, #44]!	; 0x2c
    bd18:	ldcllt	0, cr2, [r8]
    bd1c:	ldcllt	8, cr6, [r8, #160]!	; 0xa0
    bd20:	andeq	r0, r3, r0, ror r0
    bd24:	andeq	r0, r0, r4, ror #4
    bd28:	andeq	r0, r0, r8, ror #4
    bd2c:	svcmi	0x00f0e92d
    bd30:	ldcmi	0, cr11, [ip, #-532]	; 0xfffffdec
    bd34:	ldcmi	6, cr4, [ip], {138}	; 0x8a
    bd38:	bmi	71d74c <fputs@plt+0x719c4c>
    bd3c:			; <UNDEFINED> instruction: 0x4698447d
    bd40:	strtmi	r9, [r9], -r3, lsl #10
    bd44:			; <UNDEFINED> instruction: 0xf855592c
    bd48:			; <UNDEFINED> instruction: 0xf04f9002
    bd4c:	strbmi	r3, [ip, #-1535]	; 0xfffffa01
    bd50:	stmdavs	r1!, {r0, r2, r4, ip, lr, pc}
    bd54:	strbmi	r4, [r2], -r7, lsr #12
    bd58:	ldrbmi	r3, [r8], -r4, lsl #8
    bd5c:	vmlacs.f16	s12, s0, s28	; <UNPREDICTABLE>
    bd60:			; <UNDEFINED> instruction: 0xf8dad0f5
    bd64:			; <UNDEFINED> instruction: 0x47b01030
    bd68:	stmdacs	r0, {r0, r2, r9, sl, lr}
    bd6c:	ldmdavs	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    bd70:	cmplt	r2, r2, asr #18
    bd74:	umullne	pc, r5, r8, r8	; <UNPREDICTABLE>
    bd78:	ldrbmi	fp, [r8], -r9, lsl #18
    bd7c:			; <UNDEFINED> instruction: 0x46284790
    bd80:	pop	{r0, r2, ip, sp, pc}
    bd84:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bd88:	bmi	254194 <fputs@plt+0x250694>
    bd8c:			; <UNDEFINED> instruction: 0xf8d89803
    bd90:	stmpl	r0, {r4, r6, ip, sp}
    bd94:	strls	r4, [r0], #-2567	; 0xfffff5f9
    bd98:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    bd9c:	ldc	7, cr15, [sl, #988]!	; 0x3dc
    bda0:	svclt	0x0000e7ed
    bda4:	andeq	r0, r3, ip, lsr #32
    bda8:	andeq	r0, r0, r4, ror #4
    bdac:	andeq	r0, r0, r8, ror #4
    bdb0:	andeq	r0, r0, r8, ror r2
    bdb4:	ldrdeq	r9, [r1], -r4
    bdb8:	mvnsmi	lr, sp, lsr #18
    bdbc:	blvs	25d63c <fputs@plt+0x259b3c>
    bdc0:	ldmdbvs	r3, {r1, r7, ip, sp, pc}
    bdc4:			; <UNDEFINED> instruction: 0x46324615
    bdc8:	ldrmi	r4, [r8, r7, lsl #12]
    bdcc:	ldrdhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    bdd0:			; <UNDEFINED> instruction: 0x460444f8
    bdd4:	stmdbvs	fp!, {r4, r6, r8, fp, ip, sp, pc}^
    bdd8:			; <UNDEFINED> instruction: 0xf896b1cb
    bddc:	stmdblt	sl, {r0, r2, r7, sp}
    bde0:			; <UNDEFINED> instruction: 0x47984638
    bde4:	andlt	r4, r2, r0, lsr #12
    bde8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bdec:	tstcs	r1, r1, lsl sl
    bdf0:	ldcvs	8, cr6, [r3, #-160]!	; 0xffffff60
    bdf4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    bdf8:	streq	lr, [r0], #-2509	; 0xfffff633
    bdfc:	bmi	3a5e44 <fputs@plt+0x3a2344>
    be00:			; <UNDEFINED> instruction: 0xf7f7447a
    be04:	strtmi	lr, [r0], -r8, lsl #27
    be08:	pop	{r1, ip, sp, pc}
    be0c:	bmi	26c5d4 <fputs@plt+0x268ad4>
    be10:	stmdavs	sp!, {r0, r8, sp}
    be14:			; <UNDEFINED> instruction: 0xf8586d33
    be18:	bmi	20be28 <fputs@plt+0x208328>
    be1c:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    be20:			; <UNDEFINED> instruction: 0xf7f76800
    be24:			; <UNDEFINED> instruction: 0x4620ed78
    be28:	pop	{r1, ip, sp, pc}
    be2c:	svclt	0x000081f0
    be30:	muleq	r2, r8, pc	; <UNPREDICTABLE>
    be34:	andeq	r0, r0, r8, ror r2
    be38:	muleq	r1, r0, sp
    be3c:	andeq	r9, r1, lr, asr #26
    be40:	mvnsmi	lr, sp, lsr #18
    be44:	addlt	r4, r2, sp, lsl #12
    be48:	vmin.s8	d20, d0, d4
    be4c:	vst4.16	{d18,d20,d22,d24}, [pc], r2
    be50:	strmi	r7, [r0], r0, asr #5
    be54:	ldc	7, cr15, [r6], #988	; 0x3dc
    be58:	ldrbtmi	r4, [pc], #-3869	; be60 <fputs@plt+0x8360>
    be5c:	blle	8d367c <fputs@plt+0x8cfb7c>
    be60:	strtmi	r4, [r2], -r9, lsr #12
    be64:	ldc	7, cr15, [r6], {247}	; 0xf7
    be68:	smlatble	r6, r0, r2, r4
    be6c:			; <UNDEFINED> instruction: 0xf7f74630
    be70:	andcs	lr, r0, r8, ror #25
    be74:	pop	{r1, ip, sp, pc}
    be78:	blmi	5ac640 <fputs@plt+0x5a8b40>
    be7c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    be80:	mcr	7, 1, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    be84:			; <UNDEFINED> instruction: 0xf7f76800
    be88:			; <UNDEFINED> instruction: 0x4643eadc
    be8c:	strmi	r2, [r2], -r1, lsl #2
    be90:	bmi	470698 <fputs@plt+0x46cb98>
    be94:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    be98:	ldc	7, cr15, [ip, #-988]!	; 0xfffffc24
    be9c:			; <UNDEFINED> instruction: 0xf7f74630
    bea0:			; <UNDEFINED> instruction: 0xf04fecd0
    bea4:			; <UNDEFINED> instruction: 0xe7e530ff
    bea8:	ldmpl	fp!, {r1, r3, r8, r9, fp, lr}^
    beac:			; <UNDEFINED> instruction: 0xf7f7681c
    beb0:	stmdavs	r0, {r1, r3, r9, sl, fp, sp, lr, pc}
    beb4:	b	ff149e98 <fputs@plt+0xff146398>
    beb8:	tstcs	r1, r3, asr #12
    bebc:	andls	r4, r0, #2097152	; 0x200000
    bec0:	strtmi	r4, [r0], -r6, lsl #20
    bec4:			; <UNDEFINED> instruction: 0xf7f7447a
    bec8:			; <UNDEFINED> instruction: 0xf04fed26
    becc:			; <UNDEFINED> instruction: 0xe7d130ff
    bed0:	andeq	pc, r2, lr, lsl #30
    bed4:	andeq	r0, r0, r8, ror r2
    bed8:	andeq	r9, r1, r6, asr #26
    bedc:	andeq	r9, r1, r0, lsl #26
    bee0:	blmi	bde7a0 <fputs@plt+0xbdaca0>
    bee4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    bee8:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
    beec:	strmi	fp, [r4], -r1, lsr #1
    bef0:	ldrtmi	r2, [r0], -r0, lsl #2
    bef4:	tstls	pc, #1769472	; 0x1b0000
    bef8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    befc:	stcl	7, cr15, [r2], #-988	; 0xfffffc24
    bf00:	ldrbtmi	r4, [pc], #-3880	; bf08 <fputs@plt+0x8408>
    bf04:	blle	593720 <fputs@plt+0x58fc20>
    bf08:	strtmi	sl, [r9], -r4, lsl #20
    bf0c:			; <UNDEFINED> instruction: 0xf7f72003
    bf10:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    bf14:	strtmi	sp, [r8], -r6, lsr #22
    bf18:	ldc	7, cr15, [r2], {247}	; 0xf7
    bf1c:	bmi	8b1f64 <fputs@plt+0x8ae464>
    bf20:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    bf24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bf28:	subsmi	r9, sl, pc, lsl fp
    bf2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bf30:	eorlt	sp, r1, r2, lsr r1
    bf34:	stcvs	13, cr11, [r3, #-960]!	; 0xfffffc40
    bf38:	movwls	r4, #14876	; 0x3a1c
    bf3c:	ldmdavs	r4, {r1, r3, r4, r5, r7, fp, ip, lr}
    bf40:	stcl	7, cr15, [r0, #988]	; 0x3dc
    bf44:			; <UNDEFINED> instruction: 0xf7f76800
    bf48:	blls	106940 <fputs@plt+0x102e40>
    bf4c:	strls	r2, [r0], -r1, lsl #2
    bf50:	andls	r4, r1, #2097152	; 0x200000
    bf54:			; <UNDEFINED> instruction: 0x46204a16
    bf58:			; <UNDEFINED> instruction: 0xf7f7447a
    bf5c:			; <UNDEFINED> instruction: 0xf04fecdc
    bf60:			; <UNDEFINED> instruction: 0xe7dc30ff
    bf64:	bmi	4673f8 <fputs@plt+0x4638f8>
    bf68:	ldmpl	sl!, {r0, r1, r8, r9, ip, pc}
    bf6c:			; <UNDEFINED> instruction: 0xf7f76814
    bf70:	stmdavs	r0, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    bf74:	b	1949f58 <fputs@plt+0x1946458>
    bf78:	tstcs	r1, r3, lsl #22
    bf7c:	strmi	r9, [r2], -r0, lsl #12
    bf80:	bmi	33078c <fputs@plt+0x32cc8c>
    bf84:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    bf88:	stcl	7, cr15, [r4], {247}	; 0xf7
    bf8c:			; <UNDEFINED> instruction: 0xf7f74628
    bf90:			; <UNDEFINED> instruction: 0xf04fec58
    bf94:			; <UNDEFINED> instruction: 0xe7c230ff
    bf98:	stc	7, cr15, [r8], #988	; 0x3dc
    bf9c:	andeq	pc, r2, r4, lsl #29
    bfa0:	andeq	r0, r0, r0, ror r2
    bfa4:	andeq	pc, r2, r6, ror #28
    bfa8:	andeq	pc, r2, r6, asr #28
    bfac:	andeq	r0, r0, r8, ror r2
    bfb0:	andeq	r7, r1, r8, rrx
    bfb4:	andeq	r7, r1, r2, asr r0
    bfb8:	blmi	75e830 <fputs@plt+0x75ad30>
    bfbc:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    bfc0:	ldmdami	ip, {r1, r2, r9, sl, lr}
    bfc4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    bfc8:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
    bfcc:	ldmdavs	fp, {r1, r3, r4, r8, sl, fp, lr}
    bfd0:			; <UNDEFINED> instruction: 0xf04f9301
    bfd4:			; <UNDEFINED> instruction: 0xf7f70300
    bfd8:	ldrbtmi	lr, [sp], #-2734	; 0xfffff552
    bfdc:	andcs	fp, sl, #184, 2	; 0x2e
    bfe0:			; <UNDEFINED> instruction: 0xf7f72100
    bfe4:			; <UNDEFINED> instruction: 0x4603ebd2
    bfe8:	movwls	r4, #1640	; 0x668
    bfec:	ldc	7, cr15, [r8, #-988]!	; 0xfffffc24
    bff0:	cmnlt	r0, r4, lsl #12
    bff4:	bmi	471ffc <fputs@plt+0x46e4fc>
    bff8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    bffc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c000:	subsmi	r9, sl, r1, lsl #22
    c004:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c008:	andlt	sp, r2, lr, lsl #2
    c00c:			; <UNDEFINED> instruction: 0x4620bd70
    c010:	stmdami	fp, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c014:	bmi	2dd8e8 <fputs@plt+0x2d9de8>
    c018:	stmdapl	r8!, {r0, r8, sp}
    c01c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c020:	ldcl	7, cr15, [r8], #-988	; 0xfffffc24
    c024:	strb	r4, [r6, r0, lsr #12]!
    c028:	stcl	7, cr15, [r0], #-988	; 0xfffffc24
    c02c:	andeq	pc, r2, ip, lsr #27
    c030:	andeq	r0, r0, r0, ror r2
    c034:	andeq	r9, r1, lr, lsr #24
    c038:	andeq	pc, r2, lr, lsl #27
    c03c:	andeq	pc, r2, lr, ror #26
    c040:	andeq	r0, r0, r8, ror r2
    c044:	strdeq	r9, [r1], -r0
    c048:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    c04c:	cmnlt	r9, r9, lsl r8
    c050:			; <UNDEFINED> instruction: 0x3001f8b1
    c054:	blt	16da86c <fputs@plt+0x16d6d6c>
    c058:	blcs	138acc <fputs@plt+0x134fcc>
    c05c:	ldmdane	fp, {r2, r3, r7, r8, r9, sl, fp, ip, sp, pc}^
    c060:	bcs	11d894 <fputs@plt+0x119d94>
    c064:	ldm	pc, {r0, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    c068:	stcne	0, cr15, [lr, #-8]
    c06c:	andeq	r3, r6, ip, lsr #22
    c070:	teqeq	r0, r0, lsl #2	; <UNPREDICTABLE>
    c074:	sbccs	lr, pc, #236, 14	; 0x3b00000
    c078:	andmi	pc, r4, #192, 4
    c07c:	bmi	7640ec <fputs@plt+0x7605ec>
    c080:	andsvs	r4, r3, sl, ror r4
    c084:	stmdavs	sl, {r4, r5, r6, r8, r9, sl, lr}
    c088:	vmla.i<illegal width 8>	d18, d16, d0[3]
    c08c:	vld4.8	{d4-d7}, [r2], r0
    c090:	vld1.16	{d0-d3}, [r2 :256]
    c094:	addmi	r4, r2, #-268435449	; 0xf0000007
    c098:	sbccs	sp, ip, #39	; 0x27
    c09c:	andmi	pc, r4, #192, 4
    c0a0:			; <UNDEFINED> instruction: 0xe7ec601a
    c0a4:	sbccs	r6, ip, sl, lsl #16
    c0a8:	andmi	pc, r0, r0, asr #13
    c0ac:	rsbseq	pc, pc, #570425344	; 0x22000000
    c0b0:	rsbsmi	pc, pc, #570425344	; 0x22000000
    c0b4:	andsle	r4, r8, r2, lsl #5
    c0b8:			; <UNDEFINED> instruction: 0xf6c022cc
    c0bc:	andsvs	r4, sl, r4, lsl #4
    c0c0:	stmdavs	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c0c4:			; <UNDEFINED> instruction: 0xf6c120cc
    c0c8:	vld4.8	{d4-d7}, [r2], r0
    c0cc:	vld1.16	{d0-d3}, [r2 :256]
    c0d0:	addmi	r4, r2, #-268435449	; 0xf0000007
    c0d4:	sbccs	sp, ip, #9
    c0d8:	andmi	pc, r4, #202375168	; 0xc100000
    c0dc:	bfi	r6, sl, #0, #15
    c0e0:	vmlal.s<illegal width 8>	q9, d17, d3[3]
    c0e4:	andsvs	r4, sl, r4, lsl #4
    c0e8:	strmi	lr, [fp], -r9, asr #15
    c0ec:	svclt	0x0000e7c7
    c0f0:	andeq	r0, r3, sl, asr lr
    c0f4:	andeq	r0, r3, r4, lsr #28
    c0f8:	blcs	9e94c <fputs@plt+0x9ae4c>
    c0fc:	ldrbtmi	fp, [sl], #-1040	; 0xfffffbf0
    c100:			; <UNDEFINED> instruction: 0xf8b16811
    c104:	blt	1494110 <fputs@plt+0x1490610>
    c108:			; <UNDEFINED> instruction: 0xf1a2b292
    c10c:	b	13cc924 <fputs@plt+0x13c8e24>
    c110:	andsle	r0, r1, r2, ror #5
    c114:	tstle	ip, r3, lsl #22
    c118:	blls	4c460 <fputs@plt+0x48960>
    c11c:	bl	58154 <fputs@plt+0x54654>
    c120:	vmlal.u<illegal width 8>	q8, d16, d2[0]
    c124:	blt	6d5148 <fputs@plt+0x6d1648>
    c128:	andcs	lr, r0, r4, asr #20
    c12c:			; <UNDEFINED> instruction: 0xf8a16093
    c130:			; <UNDEFINED> instruction: 0xf85d0001
    c134:	ldrbmi	r4, [r0, -r4, lsl #22]!
    c138:	bl	72d44 <fputs@plt+0x6f244>
    c13c:			; <UNDEFINED> instruction: 0xf85d02c2
    c140:	blt	6ded58 <fputs@plt+0x6db258>
    c144:			; <UNDEFINED> instruction: 0x47706053
    c148:	andeq	r0, r3, r6, lsr #27
    c14c:	blx	d4d86 <fputs@plt+0xd1286>
    c150:			; <UNDEFINED> instruction: 0xf641f101
    c154:	vqdmlal.s<illegal width 8>	<illegal reg q8.5>, d27, d1[6]
    c158:	stmib	r0, {r1, r4, r5, r6, r8, r9, ip}^
    c15c:	ldrbmi	r3, [r0, -r7, lsl #2]!
    c160:	strcs	fp, [ip], #-1072	; 0xfffffbd0
    c164:	blx	5f59a <fputs@plt+0x5ba9a>
    c168:	ldrbtmi	r4, [sp], #-260	; 0xfffffefc
    c16c:	stmdavs	ip!, {r1, sp, lr}^
    c170:	blne	5185d8 <fputs@plt+0x514ad8>
    c174:	strtmi	r4, [r3], #-1025	; 0xfffffbff
    c178:			; <UNDEFINED> instruction: 0x618422b1
    c17c:	subvs	r6, r2, r9, lsr #1
    c180:	andseq	pc, r4, #-1073741824	; 0xc0000000
    c184:	tstcc	ip, #48, 24	; 0x3000
    c188:	smlalbtvs	r6, r3, r2, r0
    c18c:	addvs	r2, r3, r0, lsl #6
    c190:	ldrbmi	r6, [r0, -r3, lsl #2]!
    c194:	andeq	r0, r3, sl, lsr sp
    c198:	svclt	0x0018380a
    c19c:	ldrbmi	r2, [r0, -r1]!
    c1a0:	blcs	fec662b4 <fputs@plt+0xfec627b4>
    c1a4:	stmdavc	r3, {r0, r2, ip, lr, pc}
    c1a8:	ldrdle	r2, [fp], -r1
    c1ac:	andeq	pc, sl, pc, rrx
    c1b0:	stmibvs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    c1b4:	mvnne	pc, #68157440	; 0x4100000
    c1b8:	cmnne	r2, #-1342177268	; 0xb000000c	; <UNPREDICTABLE>
    c1bc:			; <UNDEFINED> instruction: 0xd1f2429a
    c1c0:	ldrbmi	r2, [r0, -r0]!
    c1c4:	mlacc	ip, r0, r8, pc	; <UNPREDICTABLE>
    c1c8:	ldrsbtle	r2, [r9], #178	; 0xb2
    c1cc:	blcs	26be0 <fputs@plt+0x230e0>
    c1d0:			; <UNDEFINED> instruction: 0xf06fbf0c
    c1d4:	andcs	r0, r0, sl
    c1d8:	svclt	0x00004770
    c1dc:	mvnsmi	lr, sp, lsr #18
    c1e0:	bvs	fe115d2c <fputs@plt+0xfe11222c>
    c1e4:	strteq	pc, [r0], -r4, asr #5
    c1e8:	andvs	r4, r6, r0, lsr sp
    c1ec:	stmiblt	ip, {r0, r2, r3, r4, r5, r6, sl, lr}^
    c1f0:	stmib	r0, {r0, r1, r2, r3, r5, r8, sl, fp, lr}^
    c1f4:	ldrbtmi	r2, [sp], #-1025	; 0xfffffbff
    c1f8:	blne	4a63b0 <fputs@plt+0x4a28b0>
    c1fc:	cmpvs	r3, r3, lsl r4
    c200:	cmple	r3, r0, lsl #18
    c204:			; <UNDEFINED> instruction: 0x33204c2b
    c208:	streq	pc, [r4, #-256]!	; 0xffffff00
    c20c:	ldrbtmi	r6, [ip], #-193	; 0xffffff3f
    c210:	tsteq	r8, r0, lsl #2	; <UNPREDICTABLE>
    c214:	movwcs	r6, #259	; 0x103
    c218:	stmib	r4, {r1, r9, sp, lr}^
    c21c:	orrvs	r5, r3, r2, lsl #2
    c220:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c224:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    c228:	bllt	fe466254 <fputs@plt+0xfe462754>
    c22c:	ldrd	pc, [ip], pc	; <UNPREDICTABLE>
    c230:	strcc	pc, [r0, r2, lsr #11]
    c234:	addvs	r3, r1, ip, lsr #30
    c238:	strdvs	r4, [r1, #78]	; 0x4e
    c23c:	ldmib	lr, {r0, r6, r7, sp, lr}^
    c240:	orrvs	r5, r1, r4, lsl #24
    c244:	streq	lr, [ip], #-2816	; 0xfffff500
    c248:	ldrmi	r6, [sp], #-517	; 0xfffffdfb
    c24c:	stmdaeq	r4!, {r2, r8, ip, sp, lr, pc}
    c250:	andhi	pc, r8, lr, asr #17
    c254:	abseqe	f7, f5
    c258:	and	pc, r4, r0, asr #17
    c25c:	vmlaeq.f64	d14, d7, d12
    c260:	bne	ffee477c <fputs@plt+0xffee0c7c>
    c264:	tstvs	r5, r0, lsr #10
    c268:	strcc	pc, [r0, #1103]	; 0x44f
    c26c:			; <UNDEFINED> instruction: 0xf10e6245
    c270:			; <UNDEFINED> instruction: 0xf8400520
    c274:	stmib	r4, {r2, r3, sp, lr}^
    c278:	mvnvs	r2, r1, lsl #2
    c27c:	vmlspl.f16	s28, s9, s8	; <UNPREDICTABLE>
    c280:	adcvs	r6, r1, #225	; 0xe1
    c284:	eorvs	r6, r3, #1073741864	; 0x40000028
    c288:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c28c:	msreq	CPSR_fs, r3, lsl #2
    c290:	blmi	306178 <fputs@plt+0x302678>
    c294:	stmdami	fp, {r2, r3, r4, r5, r9, sp}
    c298:	stmiapl	fp!, {r0, r8, sp}^
    c29c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    c2a0:	b	ff5ca284 <fputs@plt+0xff5c6784>
    c2a4:			; <UNDEFINED> instruction: 0xf7f72001
    c2a8:	svclt	0x0000ec08
    c2ac:	andeq	pc, r2, ip, ror fp	; <UNPREDICTABLE>
    c2b0:	andeq	r0, r3, lr, lsr #25
    c2b4:	muleq	r3, r6, ip
    c2b8:	andeq	r0, r3, r6, lsl r0
    c2bc:	andeq	r0, r3, ip, ror #24
    c2c0:	andeq	r0, r0, r8, ror r2
    c2c4:	muleq	r1, r4, r9
    c2c8:	tstcs	r1, r7, lsl #24
    c2cc:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
    c2d0:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
    c2d4:	strtmi	r4, [r0], -r3, lsl #12
    c2d8:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    c2dc:			; <UNDEFINED> instruction: 0xf7f76800
    c2e0:	andcs	lr, r1, sl, lsl fp
    c2e4:	bl	ffa4a2c8 <fputs@plt+0xffa467c8>
    c2e8:	muleq	r2, sl, sl
    c2ec:	andeq	r0, r0, r8, ror r2
    c2f0:	muleq	r1, r6, r9
    c2f4:	ldrblt	r6, [r0, #-2114]!	; 0xfffff7be
    c2f8:			; <UNDEFINED> instruction: 0x4dac2ab1
    c2fc:	strmi	fp, [r4], -r4, lsl #1
    c300:	andle	r4, r6, sp, ror r4
    c304:	blcs	ff46a398 <fputs@plt+0xff466898>
    c308:			; <UNDEFINED> instruction: 0xf04fd03e
    c30c:			; <UNDEFINED> instruction: 0xf7ff30ff
    c310:	stmibvs	r1, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    c314:	mvnne	pc, #68157440	; 0x4100000
    c318:	cmnne	r2, #-1342177268	; 0xb000000c	; <UNPREDICTABLE>
    c31c:			; <UNDEFINED> instruction: 0xd1f14299
    c320:			; <UNDEFINED> instruction: 0xf64a6a02
    c324:			; <UNDEFINED> instruction: 0xf6ca23ab
    c328:			; <UNDEFINED> instruction: 0xf5b223aa
    c32c:	blx	fe8ec006 <fputs@plt+0xfe8e8506>
    c330:	b	13d0f40 <fputs@plt+0x13cd440>
    c334:	vmin.s8	q0, q8, <illegal reg q1.5>
    c338:	ldmmi	sp, {r0, r1, r2, r3, r8, pc}
    c33c:			; <UNDEFINED> instruction: 0xf7f74478
    c340:	ldmibmi	ip, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    c344:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    c348:			; <UNDEFINED> instruction: 0xf7f74610
    c34c:	ldmmi	sl, {r1, r8, fp, sp, lr, pc}
    c350:	tstcs	r0, r1, lsl #4
    c354:			; <UNDEFINED> instruction: 0xf7ff4478
    c358:			; <UNDEFINED> instruction: 0xf7f7fbbd
    c35c:	ldmibmi	r7, {r3, r5, r8, r9, fp, sp, lr, pc}
    c360:	ldrbtmi	r2, [r9], #-1
    c364:	ldm	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c368:	blx	d4fa2 <fputs@plt+0xd14a2>
    c36c:	bvs	1c1db8c <fputs@plt+0x1c1a08c>
    c370:			; <UNDEFINED> instruction: 0xf9acf7ff
    c374:	stmibvs	r2!, {r1, r4, r7, r8, fp, lr}
    c378:	ldrbtmi	r2, [r9], #-1
    c37c:	stmia	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c380:	stmdavs	r2!, {r4, r7, r8, fp, lr}
    c384:	subs	r4, sl, r9, ror r4
    c388:	mlacc	ip, r4, r8, pc	; <UNPREDICTABLE>
    c38c:	blcs	ff4a6e2c <fputs@plt+0xff4a332c>
    c390:	mcrcs	0, 0, sp, cr0, cr11, {2}
    c394:	bcs	fec80680 <fputs@plt+0xfec7cb80>
    c398:	stmibvs	r2!, {r0, r1, r2, r8, ip, lr, pc}^
    c39c:	mvnne	pc, #68157440	; 0x4100000
    c3a0:	cmnne	r2, #-1342177268	; 0xb000000c	; <UNPREDICTABLE>
    c3a4:			; <UNDEFINED> instruction: 0xf000429a
    c3a8:	stmmi	r7, {r0, r4, r5, r7, pc}
    c3ac:			; <UNDEFINED> instruction: 0xf7f74478
    c3b0:	stmibmi	r6, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    c3b4:	andcs	r2, r1, r2, lsl #4
    c3b8:			; <UNDEFINED> instruction: 0xf7f74479
    c3bc:	stmmi	r4, {r1, r3, r6, r7, fp, sp, lr, pc}
    c3c0:	tstcs	r0, r2, lsl #4
    c3c4:			; <UNDEFINED> instruction: 0xf7ff4478
    c3c8:			; <UNDEFINED> instruction: 0xf7f7fb85
    c3cc:	bmi	fe086f94 <fputs@plt+0xfe083494>
    c3d0:	stmibmi	r1, {r0, sp}
    c3d4:	cfstrsmi	mvf4, [r1, #488]	; 0x1e8
    c3d8:			; <UNDEFINED> instruction: 0xf7f74479
    c3dc:	stmibmi	r0, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    c3e0:	ldrbtmi	r2, [sp], #-1
    c3e4:			; <UNDEFINED> instruction: 0xf7f74479
    c3e8:	bvs	18466c0 <fputs@plt+0x1842bc0>
    c3ec:			; <UNDEFINED> instruction: 0xf96ef7ff
    c3f0:	andcs	r4, r1, ip, ror r9
    c3f4:			; <UNDEFINED> instruction: 0xf7f74479
    c3f8:	stmdbvs	r8!, {r2, r3, r5, r7, fp, sp, lr, pc}^
    c3fc:			; <UNDEFINED> instruction: 0xf966f7ff
    c400:	bvs	89e9ec <fputs@plt+0x89aeec>
    c404:	ldrbtmi	r2, [r9], #-1
    c408:	stmia	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c40c:	stmdavs	r2!, {r0, r1, r2, r4, r5, r6, r8, fp, lr}^
    c410:	ldrbtmi	r2, [r9], #-1
    c414:	ldm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c418:	ldmdbmi	r5!, {r0, r1, r3, r5, r6, r8, fp, sp, lr}^
    c41c:	ldrmi	r2, [ip], #-1
    c420:			; <UNDEFINED> instruction: 0xf7f74479
    c424:	bvs	1846684 <fputs@plt+0x1842b84>
    c428:			; <UNDEFINED> instruction: 0xf950f7ff
    c42c:	bvs	89e9f8 <fputs@plt+0x89aef8>
    c430:	ldrbtmi	r2, [r9], #-1
    c434:	stm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c438:	stmdavs	r2!, {r0, r1, r2, r3, r5, r6, r8, fp, lr}^
    c43c:	andcs	r4, r1, r9, ror r4
    c440:	pop	{r2, ip, sp, pc}
    c444:			; <UNDEFINED> instruction: 0xf7f74070
    c448:	cdpcs	8, 0, cr11, cr0, cr1, {4}
    c44c:	addshi	pc, r8, r0, asr #32
    c450:	strhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
    c454:	addslt	fp, fp, #372736	; 0x5b000
    c458:	svcvs	0x00dcf5b3
    c45c:	addhi	pc, sl, r0, lsl #4
    c460:	strhle	r2, [r6, #-161]!	; 0xffffff5f
    c464:			; <UNDEFINED> instruction: 0xf64169e2
    c468:	stmdami	r4!, {r0, r3, r5, r6, r7, r8, r9, ip}^
    c46c:	cmnne	r2, #-1342177268	; 0xb000000c	; <UNPREDICTABLE>
    c470:	ldrbtmi	r4, [r8], #-666	; 0xfffffd66
    c474:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
    c478:	strls	r2, [r3, #-1282]	; 0xfffffafe
    c47c:	b	fe5ca460 <fputs@plt+0xfe5c6960>
    c480:	andcs	r4, r1, pc, asr r9
    c484:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    c488:	stmda	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c48c:			; <UNDEFINED> instruction: 0x462a485d
    c490:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c494:	blx	7ca49a <fputs@plt+0x7c699a>
    c498:	b	fe24a47c <fputs@plt+0xfe24697c>
    c49c:	orrsle	r2, r6, r0, lsl #28
    c4a0:	andcs	r4, r1, r9, asr sl
    c4a4:	ldrbtmi	r4, [sl], #-2393	; 0xfffff6a7
    c4a8:			; <UNDEFINED> instruction: 0xf7f74479
    c4ac:	ldmdbmi	r8, {r1, r4, r6, fp, sp, lr, pc}^
    c4b0:	ldrbtmi	r2, [r9], #-1
    c4b4:	stmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c4b8:			; <UNDEFINED> instruction: 0xf7ff6a60
    c4bc:	ldmdbmi	r5, {r0, r1, r2, r8, fp, ip, sp, lr, pc}^
    c4c0:	andcs	r6, r1, r2, lsr #18
    c4c4:			; <UNDEFINED> instruction: 0xf7f74479
    c4c8:	ldmdbmi	r3, {r2, r6, fp, sp, lr, pc}^
    c4cc:	andcs	r6, r1, r2, ror #16
    c4d0:			; <UNDEFINED> instruction: 0xf7f74479
    c4d4:	stmibvs	r5!, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
    c4d8:	andlt	fp, r4, sp, lsl #18
    c4dc:			; <UNDEFINED> instruction: 0xf8b4bd70
    c4e0:	movwcs	r1, #45	; 0x2d
    c4e4:	andcs	r6, r1, r2, ror #18
    c4e8:	stmdbmi	ip, {r2, r3, r6, r9, fp, ip, sp, pc}^
    c4ec:	strls	r1, [r0, #-2733]	; 0xfffff553
    c4f0:	adclt	r4, r4, #2030043136	; 0x79000000
    c4f4:	stmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c4f8:			; <UNDEFINED> instruction: 0x232c4949
    c4fc:	andseq	pc, r1, #1325400064	; 0x4f000000
    c500:	strls	r4, [r0], #-1145	; 0xfffffb87
    c504:			; <UNDEFINED> instruction: 0xf7f72001
    c508:	strb	lr, [r6, r4, lsr #16]!
    c50c:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    c510:	b	134a4f4 <fputs@plt+0x13469f4>
    c514:	andcs	r4, r1, #68, 18	; 0x110000
    c518:			; <UNDEFINED> instruction: 0x46104479
    c51c:	ldmda	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c520:	andcs	r4, r1, #4325376	; 0x420000
    c524:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c528:	blx	ff54a52c <fputs@plt+0xff546a2c>
    c52c:	b	fca510 <fputs@plt+0xfc6a10>
    c530:	ldmdami	pc!, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    c534:			; <UNDEFINED> instruction: 0xf7f74478
    c538:	ldmdbmi	lr!, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    c53c:	andcs	r2, r1, r2, lsl #4
    c540:			; <UNDEFINED> instruction: 0xf7f74479
    c544:	ldmdami	ip!, {r1, r2, fp, sp, lr, pc}
    c548:	andcs	r4, r2, #51380224	; 0x3100000
    c54c:			; <UNDEFINED> instruction: 0xf7ff4478
    c550:			; <UNDEFINED> instruction: 0xf7f7fac1
    c554:	str	lr, [r3, ip, lsr #20]!
    c558:			; <UNDEFINED> instruction: 0x46334a38
    c55c:	ldrtcs	r4, [ip], #-2104	; 0xfffff7c8
    c560:	stmdapl	r8!, {r1, r3, r4, r5, r6, sl, lr}
    c564:	strls	r2, [r0], #-257	; 0xfffffeff
    c568:			; <UNDEFINED> instruction: 0xf7f76800
    c56c:	ldrdcs	lr, [r1], -r4
    c570:	b	fe8ca554 <fputs@plt+0xfe8c6a54>
    c574:	ldmeq	fp, {r0, r1, r4, r5, r9, fp, lr}^
    c578:	ldrbcs	r4, [ip], #2097	; 0x831
    c57c:			; <UNDEFINED> instruction: 0xe7f0447a
    c580:			; <UNDEFINED> instruction: 0xf43f2ab1
    c584:	ldmdami	r0!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    c588:			; <UNDEFINED> instruction: 0xf7f74478
    c58c:	stmdbmi	pc!, {r4, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    c590:	andcs	r2, r1, r2, lsl #4
    c594:			; <UNDEFINED> instruction: 0xf7f64479
    c598:	stmdami	sp!, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    c59c:	tstcs	r0, r2, lsl #4
    c5a0:			; <UNDEFINED> instruction: 0xf7ff4478
    c5a4:			; <UNDEFINED> instruction: 0xf7f7fa97
    c5a8:	ldr	lr, [r0, -r2, lsl #20]
    c5ac:	andeq	pc, r2, r8, ror #20
    c5b0:	muleq	r1, r0, r9
    c5b4:	andeq	r9, r1, lr, lsr #19
    c5b8:	strdeq	pc, [r2], -r4
    c5bc:	ldrdeq	r8, [r1], -r6
    c5c0:	andeq	r9, r1, lr, lsl #19
    c5c4:	muleq	r1, r8, r9
    c5c8:	andeq	r9, r1, r0, lsr #18
    c5cc:	andeq	r9, r1, ip, lsr r9
    c5d0:	andeq	pc, r2, r4, lsl #29
    c5d4:	andeq	r9, r1, ip, asr r9
    c5d8:	andeq	r9, r1, r0, ror #18
    c5dc:	andeq	r0, r3, r2, asr #21
    c5e0:	andeq	r9, r1, r8, ror #18
    c5e4:	andeq	r9, r1, r0, ror r9
    c5e8:	andeq	r9, r1, r6, ror r9
    c5ec:	andeq	r9, r1, r6, lsl #19
    c5f0:	muleq	r1, r4, r9
    c5f4:	muleq	r1, sl, r9
    c5f8:	andeq	r9, r1, ip, lsr #19
    c5fc:	andeq	r9, r1, sl, asr r8
    c600:	andeq	r9, r1, lr, ror #16
    c604:			; <UNDEFINED> instruction: 0x0002fdb6
    c608:	andeq	r9, r1, lr, asr r9
    c60c:	muleq	r1, r0, r8
    c610:	andeq	r7, r1, r6, lsl #31
    c614:	andeq	r9, r1, r4, asr #16
    c618:	andeq	r9, r1, ip, asr #16
    c61c:	andeq	r9, r1, r8, lsl r9
    c620:	andeq	r9, r1, ip, lsr #18
    c624:			; <UNDEFINED> instruction: 0x000197be
    c628:	ldrdeq	r9, [r1], -ip
    c62c:	andeq	pc, r2, r2, lsr #26
    c630:	muleq	r1, r8, r7
    c634:			; <UNDEFINED> instruction: 0x000197b4
    c638:	strdeq	pc, [r2], -ip
    c63c:	andeq	r9, r1, r8, lsr r7
    c640:	andeq	r0, r0, r8, ror r2
    c644:	andeq	r9, r1, ip, lsl r7
    c648:	andeq	r9, r1, r4, asr #14
    c64c:	andeq	r9, r1, r0, ror #14
    c650:	andeq	pc, r2, r8, lsr #25
    c654:	stmiblt	fp!, {r0, r1, r7, r9, fp, sp, lr}
    c658:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    c65c:	orrslt	r6, r3, fp, lsl r8
    c660:			; <UNDEFINED> instruction: 0x2001f8b3
    c664:	blt	1494db4 <fputs@plt+0x14912b4>
    c668:	bcs	1390b8 <fputs@plt+0x1355b8>
    c66c:	ldmne	fp, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
    c670:			; <UNDEFINED> instruction: 0xf8024602
    c674:	bne	fe6d432c <fputs@plt+0xfe6d082c>
    c678:	subcs	fp, r0, #372736	; 0x5b000
    c67c:	eorcc	pc, sp, r0, lsr #17
    c680:	eorcs	pc, pc, r0, lsl #17
    c684:			; <UNDEFINED> instruction: 0xf1004770
    c688:			; <UNDEFINED> instruction: 0xe7e90330
    c68c:	andeq	r0, r3, sl, asr #16
    c690:	cfldr32mi	mvfx11, [r3], {56}	; 0x38
    c694:	orrslt	r4, r8, ip, ror r4
    c698:	ldmdavc	fp, {r0, r1, sl, fp, sp, lr}
    c69c:	stmdavs	r3, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    c6a0:	stmdblt	fp!, {r1, r7, fp, sp, lr}
    c6a4:	stmibvs	r0, {r1, r3, r4, r5, r8, fp, ip, sp, pc}^
    c6a8:	svclt	0x00183800
    c6ac:	ldclt	0, cr2, [r8, #-4]!
    c6b0:	andcs	fp, r1, sl, lsl #2
    c6b4:	stmdbvs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    c6b8:	rscsle	r2, r4, r0, lsl #22
    c6bc:	ldrb	r2, [r9, r1]!
    c6c0:	rscscc	pc, pc, pc, asr #32
    c6c4:	stcmi	13, cr11, [r7, #-224]	; 0xffffff20
    c6c8:	stfvss	f2, [r3, #-4]
    c6cc:	stmdbpl	r0!, {r1, r2, r9, fp, lr}^
    c6d0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c6d4:	ldmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c6d8:	rscscc	pc, pc, pc, asr #32
    c6dc:	svclt	0x0000bd38
    c6e0:	ldrdeq	pc, [r2], -r4
    c6e4:	andeq	r0, r0, r8, ror r2
    c6e8:	andeq	r9, r1, r0, lsl #15
    c6ec:	blcs	b9eb4 <fputs@plt+0xb63b4>
    c6f0:	addlt	r4, r3, sl, lsl pc
    c6f4:	mcrls	4, 0, r4, cr8, cr15, {3}
    c6f8:	blcs	100718 <fputs@plt+0xfcc18>
    c6fc:	andsle	r4, r6, ip, lsl r6
    c700:	andle	r2, r8, r1, lsl #22
    c704:	ldcllt	0, cr11, [r0, #12]!
    c708:	movwcs	r9, #51721	; 0xca09
    c70c:	andeq	pc, r2, r3, lsl #22
    c710:	andlt	r6, r3, r6, lsl #5
    c714:	mrcne	13, 3, fp, cr3, cr0, {7}
    c718:	svclt	0x00182e04
    c71c:	stmdale	sp, {r0, r8, r9, fp, sp}
    c720:	movwcs	r9, #51721	; 0xca09
    c724:	andeq	pc, r2, r3, lsl #22
    c728:	andlt	r6, r3, r6, asr #4
    c72c:	bls	27bef4 <fputs@plt+0x2783f4>
    c730:	blx	d536a <fputs@plt+0xd186a>
    c734:	sbcvs	r0, r6, #2
    c738:	ldcllt	0, cr11, [r0, #12]!
    c73c:	ldrmi	r4, [r5], -r8, lsl #16
    c740:	strmi	r4, [fp], -r8, lsl #20
    c744:	ldmdapl	r8!, {r0, r5, r9, sl, lr}
    c748:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c74c:	stmdavs	r0, {r9, sl, ip, lr}
    c750:	stmia	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c754:			; <UNDEFINED> instruction: 0xf7f74620
    c758:	svclt	0x0000e9b0
    c75c:	andeq	pc, r2, r4, ror r6	; <UNPREDICTABLE>
    c760:	andeq	r0, r0, r8, ror r2
    c764:	andeq	r9, r1, ip, asr r7
    c768:	ldrblt	r4, [r0, #-2836]!	; 0xfffff4ec
    c76c:	ldmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    c770:	andsle	r2, r2, r1, lsl #16
    c774:	tstle	lr, r2, lsl #16
    c778:			; <UNDEFINED> instruction: 0x26004c11
    c77c:	ldrbcs	r4, [ip, #2065]	; 0x811
    c780:	ldrbtmi	r4, [ip], #-2321	; 0xfffff6ef
    c784:	ldrbtmi	r4, [r8], #-2577	; 0xfffff5ef
    c788:	stmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
    c78c:	ldrbtmi	r4, [sl], #-7
    c790:	stmib	r3, {r1, r2, r3, r4, sp, lr}^
    c794:	sbcsvs	r1, sp, #-1879048192	; 0x90000000
    c798:	stmdami	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    c79c:	stmdbmi	sp, {r8, sl, sp}
    c7a0:	bmi	355898 <fputs@plt+0x351d98>
    c7a4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    c7a8:	ldrbtmi	r6, [sl], #-472	; 0xfffffe28
    c7ac:	stmib	r3, {r0, r2, r3, r4, r9, sp, lr}^
    c7b0:	sbcsvs	r1, ip, #-1879048192	; 0x90000000
    c7b4:			; <UNDEFINED> instruction: 0xf7ffbd70
    c7b8:	svclt	0x0000fd87
    c7bc:	andeq	r0, r3, r8, lsr r7
    c7c0:			; <UNDEFINED> instruction: 0xfffff973
    c7c4:			; <UNDEFINED> instruction: 0xfffff8bf
    c7c8:			; <UNDEFINED> instruction: 0xfffffec9
    c7cc:			; <UNDEFINED> instruction: 0xfffffa4b
    c7d0:			; <UNDEFINED> instruction: 0xffffff45
    c7d4:			; <UNDEFINED> instruction: 0xfffff9a3
    c7d8:			; <UNDEFINED> instruction: 0xfffff9b3
    c7dc:	mvnsmi	lr, sp, lsr #18
    c7e0:	bmi	71e228 <fputs@plt+0x71a728>
    c7e4:	blmi	7389fc <fputs@plt+0x734efc>
    c7e8:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    c7ec:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx15
    c7f0:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    c7f4:	movwls	r6, #14363	; 0x381b
    c7f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c7fc:	stmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c800:	stmdbge	r2, {r8, r9, sp}
    c804:			; <UNDEFINED> instruction: 0x46052210
    c808:	eorvs	r4, fp, r0, lsr #12
    c80c:	svc	0x0078f7f6
    c810:	ldmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
    c814:	adcmi	r9, r3, #2048	; 0x800
    c818:	bmi	480850 <fputs@plt+0x47cd50>
    c81c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    c820:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c824:	subsmi	r9, sl, r3, lsl #22
    c828:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c82c:	andlt	sp, r4, r0, lsl r1
    c830:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c834:	ldrtmi	r4, [fp], -fp, lsl #16
    c838:	tstcs	r1, fp, lsl #20
    c83c:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    c840:	strhi	lr, [r0], #-2509	; 0xfffff633
    c844:			; <UNDEFINED> instruction: 0xf7f76800
    c848:	andcs	lr, r1, r6, ror #16
    c84c:	ldmdb	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c850:	stmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c854:	andeq	pc, r2, lr, ror r5	; <UNPREDICTABLE>
    c858:	andeq	r0, r0, r0, ror r2
    c85c:	andeq	pc, r2, r6, ror r5	; <UNPREDICTABLE>
    c860:	andeq	pc, r2, sl, asr #10
    c864:	andeq	r0, r0, r8, ror r2
    c868:	andeq	r6, r1, r6, lsl r8
    c86c:	svcmi	0x00f0e92d
    c870:	stc	6, cr4, [sp, #-12]!
    c874:	strmi	r8, [pc], -r8, lsl #22
    c878:	strbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c87c:			; <UNDEFINED> instruction: 0xf8df4638
    c880:	strcs	r1, [r0], #-1516	; 0xfffffa14
    c884:	bcc	fe4480ac <fputs@plt+0xfe4445ac>
    c888:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c88c:	adclt	r4, fp, sl, ror r4
    c890:	ldmpl	r3, {r0, r3, r4, r5, r6, sl, lr}^
    c894:			; <UNDEFINED> instruction: 0x9329681b
    c898:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c89c:			; <UNDEFINED> instruction: 0xf7f6940a
    c8a0:			; <UNDEFINED> instruction: 0xf8dfef4a
    c8a4:	ldrbtmi	r3, [fp], #-1488	; 0xfffffa30
    c8a8:	stmdacs	r0, {r0, r3, r8, r9, ip, pc}
    c8ac:	addshi	pc, r3, #0
    c8b0:	strbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    c8b4:			; <UNDEFINED> instruction: 0xf8dfa90d
    c8b8:	cfsh32	mvfx3, mvfx9, #-28
    c8bc:	ldrbtmi	r0, [sl], #-2704	; 0xfffff570
    c8c0:	adccc	r9, r8, #8, 4	; 0x80000000
    c8c4:			; <UNDEFINED> instruction: 0x3324447b
    c8c8:	bne	fe4480f8 <fputs@plt+0xfe4445f8>
    c8cc:	bcs	448100 <fputs@plt+0x444600>
    c8d0:	vmla.f32	s20, s18, s20
    c8d4:	ssatmi	r3, #4, r0, lsl #20
    c8d8:	bcs	448108 <fputs@plt+0x444608>
    c8dc:	cdp	4, 0, cr9, cr8, cr4, {0}
    c8e0:	vmov	r7, s18
    c8e4:	andcs	r3, sl, #144, 20	; 0x90000
    c8e8:	bne	fe448158 <fputs@plt+0xfe444658>
    c8ec:	beq	44815c <fputs@plt+0x44465c>
    c8f0:	ldmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8f4:	vsub.i8	d18, d0, d0
    c8f8:			; <UNDEFINED> instruction: 0xf8df81bc
    c8fc:	bge	2d1f14 <fputs@plt+0x2ce414>
    c900:			; <UNDEFINED> instruction: 0xf10b980a
    c904:	ldrbtmi	r0, [r9], #-2817	; 0xfffff4ff
    c908:	ldmda	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c90c:	rscle	r2, r8, r0, lsl #16
    c910:	ldrbls	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c914:			; <UNDEFINED> instruction: 0xf8df2700
    c918:	cfstr32ge	mvfx3, [ip], {112}	; 0x70
    c91c:			; <UNDEFINED> instruction: 0x46b844f9
    c920:	andls	r4, sl, fp, ror r4
    c924:	ands	r9, r2, r5, lsl #6
    c928:	svceq	0x0000f1b8
    c92c:	orrshi	pc, ip, r0, asr #32
    c930:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    c934:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx2
    c938:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    c93c:			; <UNDEFINED> instruction: 0xf98cf7ff
    c940:	vmull.p8	<illegal reg q8.5>, d0, d7
    c944:			; <UNDEFINED> instruction: 0xf04f81ef
    c948:	andcs	r0, r0, r1, lsl #16
    c94c:	strtmi	r9, [r2], -sl
    c950:			; <UNDEFINED> instruction: 0xf7f74649
    c954:			; <UNDEFINED> instruction: 0x4606e816
    c958:	sbcle	r2, r2, r0, lsl #16
    c95c:	blcs	8ea970 <fputs@plt+0x8e6e70>
    c960:			; <UNDEFINED> instruction: 0xf1b8d0bf
    c964:	eorsle	r0, r7, r1, lsl #30
    c968:			; <UNDEFINED> instruction: 0xf1a8ddde
    c96c:	blcs	4d57c <fputs@plt+0x49a7c>
    c970:	svccs	0x0008d87b
    c974:	svccs	0x0003dc76
    c978:	mrc	13, 0, sp, cr8, cr7, {3}
    c97c:			; <UNDEFINED> instruction: 0x46301a10
    c980:			; <UNDEFINED> instruction: 0xf7ff465a
    c984:			; <UNDEFINED> instruction: 0xf8dfff2b
    c988:	ldrbtmi	r3, [fp], #-1288	; 0xfffffaf8
    c98c:			; <UNDEFINED> instruction: 0x46056a1b
    c990:	mnfep	f3, f3
    c994:			; <UNDEFINED> instruction: 0x463a0a90
    c998:	ldrmi	r9, [r8, r4, lsl #18]
    c99c:	ldrbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    c9a0:	bls	11e2b4 <fputs@plt+0x11a7b4>
    c9a4:	strls	r4, [r0, #-1150]	; 0xfffffb82
    c9a8:	bne	448210 <fputs@plt+0x444710>
    c9ac:	ldrbmi	r9, [sl], -r1, lsl #4
    c9b0:	beq	fe448218 <fputs@plt+0xfe444718>
    c9b4:			; <UNDEFINED> instruction: 0x47a869f5
    c9b8:	svceq	0x0003f1b8
    c9bc:			; <UNDEFINED> instruction: 0xf04fbf18
    c9c0:	bicle	r0, r2, r3, lsl #16
    c9c4:	bvs	ffc335dc <fputs@plt+0xffc2fadc>
    c9c8:	movwls	r3, #17153	; 0x4301
    c9cc:	vhsub.s8	d4, d16, d3
    c9d0:			; <UNDEFINED> instruction: 0xf04f8217
    c9d4:	ldr	r0, [r8, r4, lsl #16]!
    c9d8:	blcs	2543cc <fputs@plt+0x2508cc>
    c9dc:	ldm	pc, {r0, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    c9e0:	adceq	pc, sl, r3, lsl r0	; <UNPREDICTABLE>
    c9e4:	rsbseq	r0, r3, r2, lsl #1
    c9e8:	subeq	r0, r7, r7, asr #32
    c9ec:	subeq	r0, r7, r7, asr #32
    c9f0:	andeq	r0, sl, r7, asr #32
    c9f4:			; <UNDEFINED> instruction: 0xf8df00cf
    c9f8:	ldrbtmi	r3, [fp], #-1184	; 0xfffffb60
    c9fc:	blcs	a7070 <fputs@plt+0xa3570>
    ca00:	andhi	pc, lr, #64	; 0x40
    ca04:	mrc	6, 0, r4, cr8, cr10, {2}
    ca08:			; <UNDEFINED> instruction: 0xf7ff1a10
    ca0c:			; <UNDEFINED> instruction: 0xf8dffee7
    ca10:	ldrbtmi	r3, [fp], #-1164	; 0xfffffb74
    ca14:	bcs	66b84 <fputs@plt+0x63084>
    ca18:			; <UNDEFINED> instruction: 0xf0406018
    ca1c:			; <UNDEFINED> instruction: 0xf8df815f
    ca20:	ldrbtmi	r1, [r9], #-1152	; 0xfffffb80
    ca24:	strtmi	r2, [r2], -r0, lsl #10
    ca28:	strls	r4, [sl, #-1576]	; 0xfffff9d8
    ca2c:			; <UNDEFINED> instruction: 0xf7f69106
    ca30:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    ca34:	svcge	0x0055f43f
    ca38:	stmdbls	r6, {r0, r1, fp, ip, sp, lr}
    ca3c:			; <UNDEFINED> instruction: 0xf43f2b23
    ca40:	qsaxmi	sl, r8, r0
    ca44:	strls	r4, [sl, #-1570]	; 0xfffff9de
    ca48:	svc	0x009af7f6
    ca4c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ca50:	svcge	0x0047f43f
    ca54:	blcs	8eaa68 <fputs@plt+0x8e6f68>
    ca58:	svcge	0x0043f43f
    ca5c:			; <UNDEFINED> instruction: 0xf04f2f08
    ca60:	stcle	8, cr0, [r8, #12]
    ca64:			; <UNDEFINED> instruction: 0xf0002f0a
    ca68:			; <UNDEFINED> instruction: 0xf10880de
    ca6c:	strb	r0, [ip, -r1, lsl #16]!
    ca70:	bne	4482d8 <fputs@plt+0x4447d8>
    ca74:			; <UNDEFINED> instruction: 0xf7ff465a
    ca78:			; <UNDEFINED> instruction: 0xf8dffeb1
    ca7c:	ldrbtmi	r3, [fp], #-1064	; 0xfffffbd8
    ca80:			; <UNDEFINED> instruction: 0x46056a1b
    ca84:	mnfep	f3, f3
    ca88:			; <UNDEFINED> instruction: 0x463a0a90
    ca8c:	ldrmi	r9, [r8, r4, lsl #18]
    ca90:	ldreq	pc, [r4], #-2271	; 0xfffff721
    ca94:	bls	1156a0 <fputs@plt+0x111ba0>
    ca98:	strls	r4, [r0, #-1144]	; 0xfffffb88
    ca9c:	bne	448304 <fputs@plt+0x444804>
    caa0:	ldrbmi	r9, [sl], -r1, lsl #4
    caa4:	vnmla.f16	s12, s17, s10
    caa8:			; <UNDEFINED> instruction: 0x47a80a90
    caac:	ldrbtmi	r4, [fp], #-3071	; 0xfffff401
    cab0:	bcs	66c20 <fputs@plt+0x63120>
    cab4:	andcs	fp, r0, #30, 30	; 0x78
    cab8:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cabc:			; <UNDEFINED> instruction: 0xf47f605a
    cac0:			; <UNDEFINED> instruction: 0xf04faf44
    cac4:	strb	r0, [r0, -r2, lsl #16]
    cac8:	mrc	6, 0, r4, cr8, cr10, {2}
    cacc:			; <UNDEFINED> instruction: 0xf7ff1a10
    cad0:	blmi	ffe0c4ec <fputs@plt+0xffe089ec>
    cad4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    cad8:	addsvs	r2, r8, r1, lsl #20
    cadc:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    cae0:	ldrbtmi	r4, [r9], #-2548	; 0xfffff60c
    cae4:	ldmibmi	r4!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    cae8:	cfmsub32	mvax0, mvfx4, mvfx11, mvfx2
    caec:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    caf0:			; <UNDEFINED> instruction: 0xf7ff9106
    caf4:	ldclmi	8, cr15, [r1, #708]!	; 0x2c4
    caf8:	ldrbtmi	r9, [sp], #-2310	; 0xfffff6fa
    cafc:	andcc	r6, r1, r8, lsr #1
    cb00:	teqhi	r8, r0	; <UNPREDICTABLE>
    cb04:	ldrtmi	r9, [r2], -r8, lsl #22
    cb08:	addvc	pc, r4, r3, lsl #10
    cb0c:			; <UNDEFINED> instruction: 0xf8a4f7ff
    cb10:	ldrbtmi	r4, [fp], #-3051	; 0xfffff415
    cb14:	subsvs	r1, r8, r2, asr #24
    cb18:	orrhi	pc, r9, r0
    cb1c:	addsmi	r6, r0, #11141120	; 0xaa0000
    cb20:	subsvs	fp, sl, r8, lsr pc
    cb24:	ldrbtmi	r4, [fp], #-3047	; 0xfffff419
    cb28:	bcs	66c98 <fputs@plt+0x63198>
    cb2c:	rscshi	pc, r7, r0, asr #32
    cb30:	ldrbtmi	r4, [r9], #-2533	; 0xfffff61b
    cb34:	mrc	7, 0, lr, cr8, cr6, {3}
    cb38:			; <UNDEFINED> instruction: 0x465a1a10
    cb3c:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    cb40:	blmi	ff8df6d0 <fputs@plt+0xff8dbbd0>
    cb44:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    cb48:	orrsvs	r6, r8, r1, asr r8
    cb4c:			; <UNDEFINED> instruction: 0xf0002900
    cb50:	stmibmi	r0!, {r0, r1, r2, r6, r8, pc}^
    cb54:	movwcs	r2, #5376	; 0x1500
    cb58:	ldrbtmi	r6, [r9], #-83	; 0xffffffad
    cb5c:			; <UNDEFINED> instruction: 0xf7ff9106
    cb60:	stmdbls	r6, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    cb64:	strtmi	r4, [r2], -r8, lsr #12
    cb68:			; <UNDEFINED> instruction: 0xf7f6950a
    cb6c:	stmdbls	r6, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
    cb70:			; <UNDEFINED> instruction: 0xf43f2800
    cb74:	stmdavc	r3, {r1, r2, r4, r5, r7, r9, sl, fp, sp, pc}
    cb78:			; <UNDEFINED> instruction: 0xf47f2b23
    cb7c:	ldrt	sl, [r0], r2, ror #30
    cb80:	bcs	fe4483e8 <fputs@plt+0xfe4448e8>
    cb84:	blmi	ff514f8c <fputs@plt+0xff51148c>
    cb88:	beq	88ccc <fputs@plt+0x851cc>
    cb8c:	movwls	r4, #29819	; 0x747b
    cb90:	eorsge	pc, r0, r3, asr #17
    cb94:	stmdaeq	ip!, {r1, r8, ip, sp, lr, pc}
    cb98:	mrc	7, 0, APSR_nzcv, cr4, cr6, {7}
    cb9c:	vmull.p8	<illegal reg q8.5>, d0, d5
    cba0:	bge	3acfbc <fputs@plt+0x3a94bc>
    cba4:	andcs	r4, r3, r9, lsr #12
    cba8:	stcl	7, cr15, [r0, #-984]	; 0xfffffc28
    cbac:	vmlal.s8	q9, d0, d0
    cbb0:	andcs	r8, r0, r8, ror #1
    cbb4:	ldrbmi	r2, [r3], -r0, lsl #2
    cbb8:	smlabteq	r2, sp, r9, lr
    cbbc:	ldmdbls	sl, {r1, r4, r6, r9, sl, lr}
    cbc0:			; <UNDEFINED> instruction: 0xf7f69500
    cbc4:	mcrrne	14, 8, lr, r3, cr2
    cbc8:			; <UNDEFINED> instruction: 0xf0004601
    cbcc:	ldmib	sp, {r0, r1, r2, r4, r5, r8, pc}^
    cbd0:			; <UNDEFINED> instruction: 0xf1b6671a
    cbd4:			; <UNDEFINED> instruction: 0xf1771f01
    cbd8:	vsubw.s8	q0, q0, d0
    cbdc:	ldrtmi	r8, [r2], -r4, asr #1
    cbe0:	tstls	r6, r0, asr #12
    cbe4:	ldc	7, cr15, [sl, #984]	; 0x3d8
    cbe8:	blls	1f3008 <fputs@plt+0x1ef508>
    cbec:	ldrtmi	r4, [r1], -r8, lsl #12
    cbf0:			; <UNDEFINED> instruction: 0xf7f6615e
    cbf4:	strtmi	lr, [r8], -r0, lsl #30
    cbf8:	mcr	7, 1, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    cbfc:	bcc	fe448464 <fputs@plt+0xfe444964>
    cc00:			; <UNDEFINED> instruction: 0x200049b6
    cc04:	andls	r4, sl, r2, lsr #12
    cc08:			; <UNDEFINED> instruction: 0xf8c34479
    cc0c:			; <UNDEFINED> instruction: 0xf7f6a028
    cc10:			; <UNDEFINED> instruction: 0x4606eeb8
    cc14:			; <UNDEFINED> instruction: 0xf43f2800
    cc18:	stmdavc	r3, {r2, r5, r6, r9, sl, fp, sp, pc}
    cc1c:			; <UNDEFINED> instruction: 0xf43f2b23
    cc20:			; <UNDEFINED> instruction: 0xf04fae60
    cc24:	ldrtmi	r0, [r0], -r2, lsl #16
    cc28:	bvs	448490 <fputs@plt+0x444990>
    cc2c:	strcs	r4, [r0, #-4012]	; 0xfffff054
    cc30:			; <UNDEFINED> instruction: 0x465a447f
    cc34:			; <UNDEFINED> instruction: 0xf7ff4631
    cc38:	blls	18c384 <fputs@plt+0x188884>
    cc3c:	ldrtmi	r4, [r9], -r2, lsr #12
    cc40:	strmi	r9, [r4], sl, lsl #10
    cc44:			; <UNDEFINED> instruction: 0xf8c32000
    cc48:			; <UNDEFINED> instruction: 0xf7f6c010
    cc4c:	stmdacs	r0, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    cc50:	mcrge	4, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    cc54:	blcs	8eac68 <fputs@plt+0x8e7168>
    cc58:	mcrge	4, 2, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    cc5c:	svceq	0x0002f1b8
    cc60:			; <UNDEFINED> instruction: 0xf04fd12a
    cc64:	strb	r0, [r4, r3, lsl #16]!
    cc68:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cc6c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    cc70:	ldcmi	6, cr14, [ip], {107}	; 0x6b
    cc74:	mrc	6, 0, r4, cr8, cr11, {2}
    cc78:	ldrbtmi	r0, [ip], #-2704	; 0xfffff570
    cc7c:	bcs	4484e4 <fputs@plt+0x4449e4>
    cc80:	bvs	1933098 <fputs@plt+0x192f598>
    cc84:	cdp	7, 1, cr4, cr9, cr0, {5}
    cc88:			; <UNDEFINED> instruction: 0xf7f60a90
    cc8c:	blmi	fe5c7db4 <fputs@plt+0xfe5c42b4>
    cc90:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    cc94:	subsle	r3, r8, r1, lsl #6
    cc98:	blmi	1d5f6f0 <fputs@plt+0x1d5bbf0>
    cc9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cca0:	blls	a66d10 <fputs@plt+0xa63210>
    cca4:			; <UNDEFINED> instruction: 0xf04f405a
    cca8:	mrsle	r0, SPSR_mon
    ccac:	eorlt	r9, fp, r4, lsl #16
    ccb0:	blhi	247fac <fputs@plt+0x2444ac>
    ccb4:	svchi	0x00f0e8bd
    ccb8:			; <UNDEFINED> instruction: 0x46224639
    ccbc:	strls	r2, [sl, #-0]
    ccc0:	mrc	7, 2, APSR_nzcv, cr14, cr6, {7}
    ccc4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ccc8:	cfmvdhrge	mvd11, pc
    cccc:			; <UNDEFINED> instruction: 0xf04f7803
    ccd0:	strcs	r0, [sl, -r5, lsl #16]
    ccd4:			; <UNDEFINED> instruction: 0xf47f2b23
    ccd8:	str	sl, [r2], -r8, asr #28
    ccdc:	strcs	r4, [r0, #-2436]	; 0xfffff67c
    cce0:	strtmi	r4, [r2], -r8, lsr #12
    cce4:	subsvs	r4, sp, r9, ror r4
    cce8:	strls	r9, [sl, #-262]	; 0xfffffefa
    ccec:	mcr	7, 2, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    ccf0:			; <UNDEFINED> instruction: 0xf43f2800
    ccf4:	stmdavc	r3, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, pc}
    ccf8:			; <UNDEFINED> instruction: 0xf43f2b23
    ccfc:	stmdbls	r6, {r1, r4, r5, r6, r7, r8, sl, fp, sp, pc}
    cd00:	ldmdbmi	ip!, {r0, r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}^
    cd04:	strcs	r4, [r0, #-1145]	; 0xfffffb87
    cd08:	strtmi	r4, [r8], -r2, lsr #12
    cd0c:	qaddls	r6, sp, r6
    cd10:			; <UNDEFINED> instruction: 0xf7f6950a
    cd14:	stmdacs	r0, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    cd18:	mcrge	4, 4, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    cd1c:	ldmdbmi	r6!, {r0, r5, r6, r7, r8, sl, sp, lr, pc}^
    cd20:			; <UNDEFINED> instruction: 0xe7f04479
    cd24:	bcc	44858c <fputs@plt+0x444a8c>
    cd28:	bmi	1d1e7f0 <fputs@plt+0x1d1acf0>
    cd2c:	ldrbtmi	r4, [sl], #-2164	; 0xfffff78c
    cd30:	tstcs	r1, r9, lsl #24
    cd34:	stmib	sp, {r5, fp, ip, lr}^
    cd38:	stmdavs	r0, {fp, ip, sp, pc}
    cd3c:	stcl	7, cr15, [sl, #984]!	; 0x3d8
    cd40:			; <UNDEFINED> instruction: 0xf7f62001
    cd44:			; <UNDEFINED> instruction: 0xf7f6eeba
    cd48:	mrc	13, 0, lr, cr8, cr2, {6}
    cd4c:	bmi	1b5b594 <fputs@plt+0x1b57a94>
    cd50:	ldrbtmi	r4, [sl], #-2155	; 0xfffff795
    cd54:	tstcs	r1, r9, lsl #24
    cd58:	stmdavs	r0, {r5, fp, ip, lr}
    cd5c:	ldcl	7, cr15, [sl, #984]	; 0x3d8
    cd60:			; <UNDEFINED> instruction: 0xf7f62001
    cd64:	stmdami	r8!, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    cd68:			; <UNDEFINED> instruction: 0xf7f64478
    cd6c:	ldrbmi	lr, [r0], -r0, lsr #28
    cd70:	mcr	7, 5, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    cd74:	ldrtmi	r4, [r0], r5, ror #20
    cd78:	bcc	4485e0 <fputs@plt+0x444ae0>
    cd7c:	ldrbtmi	r4, [sl], #-2144	; 0xfffff7a0
    cd80:	bls	286ce0 <fputs@plt+0x2831e0>
    cd84:	ldmpl	r3, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
    cd88:			; <UNDEFINED> instruction: 0xf7f6681c
    cd8c:	stmdavs	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    cd90:	bl	15cad70 <fputs@plt+0x15c7270>
    cd94:			; <UNDEFINED> instruction: 0x46514633
    cd98:	andls	r4, r0, #2097152	; 0x200000
    cd9c:			; <UNDEFINED> instruction: 0x46204a5c
    cda0:			; <UNDEFINED> instruction: 0xf7f6447a
    cda4:			; <UNDEFINED> instruction: 0x4650edb8
    cda8:	mcr	7, 4, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    cdac:	blmi	15335d8 <fputs@plt+0x152fad8>
    cdb0:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    cdb4:	mcr	7, 4, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    cdb8:			; <UNDEFINED> instruction: 0xf7f66800
    cdbc:	ldrtmi	lr, [r3], -r2, asr #22
    cdc0:			; <UNDEFINED> instruction: 0x46024651
    cdc4:	bmi	14f15cc <fputs@plt+0x14edacc>
    cdc8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    cdcc:	stc	7, cr15, [r2, #984]!	; 0x3d8
    cdd0:			; <UNDEFINED> instruction: 0xf7f64650
    cdd4:	bmi	14487a4 <fputs@plt+0x1444ca4>
    cdd8:	stmdami	r9, {r0, r1, r3, r4, r5, r9, sl, lr}^
    cddc:			; <UNDEFINED> instruction: 0xe7b9447a
    cde0:	tstcs	r1, r9, lsl #24
    cde4:	bmi	135ef04 <fputs@plt+0x135b404>
    cde8:	bcc	448650 <fputs@plt+0x444b50>
    cdec:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    cdf0:	andlt	pc, r0, sp, asr #17
    cdf4:			; <UNDEFINED> instruction: 0xf7f66800
    cdf8:	andcs	lr, r1, lr, lsl #27
    cdfc:	mrc	7, 2, APSR_nzcv, cr12, cr6, {7}
    ce00:	tstcs	r1, r9, lsl #26
    ce04:	bmi	119ff04 <fputs@plt+0x119c404>
    ce08:	bcc	448670 <fputs@plt+0x444b70>
    ce0c:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
    ce10:	andlt	lr, r0, sp, asr #19
    ce14:			; <UNDEFINED> instruction: 0xf7f66820
    ce18:	andcs	lr, r1, lr, ror sp
    ce1c:	mcr	7, 2, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    ce20:	strmi	r4, [r0], r0, asr #20
    ce24:	bcc	44868c <fputs@plt+0x444b8c>
    ce28:	ldrbtmi	r4, [sl], #-2101	; 0xfffff7cb
    ce2c:	bmi	fc6c34 <fputs@plt+0xfc3134>
    ce30:	mrc	6, 0, r4, cr8, cr0, {5}
    ce34:	ldmdami	r2!, {r4, r9, fp, ip, sp}
    ce38:			; <UNDEFINED> instruction: 0xe779447a
    ce3c:	blmi	c33668 <fputs@plt+0xc2fb68>
    ce40:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    ce44:	mrc	7, 1, APSR_nzcv, cr14, cr6, {7}
    ce48:			; <UNDEFINED> instruction: 0xf7f66800
    ce4c:			; <UNDEFINED> instruction: 0x4633eafa
    ce50:			; <UNDEFINED> instruction: 0x46024651
    ce54:	bmi	d7165c <fputs@plt+0xd6db5c>
    ce58:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    ce5c:	ldcl	7, cr15, [sl, #-984]	; 0xfffffc28
    ce60:			; <UNDEFINED> instruction: 0xf7f64650
    ce64:	svclt	0x0000ee2a
    ce68:	ldrdeq	pc, [r2], -ip
    ce6c:	andeq	ip, r1, r0, lsl r7
    ce70:	andeq	r0, r0, r0, ror r2
    ce74:	andeq	pc, r2, r2, asr #9
    ce78:	andeq	pc, r2, sl, lsl #19
    ce7c:	andeq	pc, r2, r4, lsl #19
    ce80:	andeq	r6, r1, sl, lsl #14
    ce84:	strdeq	r6, [r1], -r8
    ce88:	andeq	r0, r3, r4, lsl #11
    ce8c:			; <UNDEFINED> instruction: 0x000195ba
    ce90:	andeq	r0, r3, sl, lsl r5
    ce94:	andeq	r0, r3, r0, lsl #10
    ce98:	andeq	r0, r3, sl, lsr #9
    ce9c:	andeq	pc, r2, sl, lsr #16
    cea0:	strdeq	r6, [r1], -r2
    cea4:	andeq	r0, r3, r6, lsr #8
    cea8:	andeq	r0, r3, ip, lsl #8
    ceac:	andeq	pc, r2, lr, lsl #15
    ceb0:	andeq	pc, r2, r8, ror #14
    ceb4:	andeq	r6, r1, r2, lsr r5
    ceb8:	andeq	r9, r1, sl, ror r4
    cebc:	andeq	pc, r2, r2, asr #14
    cec0:	muleq	r3, r2, r3
    cec4:	andeq	pc, r2, r6, lsl r7	; <UNPREDICTABLE>
    cec8:	andeq	r6, r1, r2, ror #9
    cecc:	strdeq	pc, [r2], -r8
    ced0:	andeq	r0, r3, lr, asr r3
    ced4:			; <UNDEFINED> instruction: 0x000164ba
    ced8:	andeq	r0, r3, r8, lsl r3
    cedc:	andeq	r6, r1, ip, lsl #8
    cee0:	andeq	r6, r1, r4, ror #7
    cee4:	andeq	r0, r3, sl, lsr #4
    cee8:	andeq	pc, r2, ip, lsr #11
    ceec:	andeq	pc, r2, ip, asr #1
    cef0:	andeq	r6, r1, r0, lsr r3
    cef4:	andeq	r6, r1, r0, lsl r3
    cef8:	strdeq	r6, [r1], -r4
    cefc:	strdeq	r6, [r1], -lr
    cf00:	andeq	r0, r0, r8, ror r2
    cf04:	andeq	r9, r1, r2, ror #5
    cf08:	andeq	r9, r1, r8, ror r2
    cf0c:	andeq	r9, r1, r2, lsl #4
    cf10:	andeq	r6, r1, ip, lsr r2
    cf14:	strdeq	r6, [r1], -sl
    cf18:	strdeq	r9, [r1], -r4
    cf1c:	andeq	r9, r1, sl, lsl r1
    cf20:	strdeq	r9, [r1], -r2
    cf24:	andeq	r9, r1, lr, ror r1
    cf28:	andeq	r9, r1, r8, asr #2
    cf2c:			; <UNDEFINED> instruction: 0x000168be
    cf30:			; <UNDEFINED> instruction: 0x4605b5f8
    cf34:	ldrmi	r4, [ip], -r5, lsr #30
    cf38:	movwcs	r4, #6693	; 0x1a25
    cf3c:			; <UNDEFINED> instruction: 0x460e447f
    cf40:			; <UNDEFINED> instruction: 0xf04f447a
    cf44:			; <UNDEFINED> instruction: 0x61bb31ff
    cf48:	addsvs	r4, r1, r3, lsl r6
    cf4c:	andsvs	r2, sl, r0, lsl #4
    cf50:	stc2	7, cr15, [sl], {255}	; 0xff
    cf54:	strtmi	r6, [r8], -r1, lsr #24
    cf58:	stc2	7, cr15, [r8], {255}	; 0xff
    cf5c:	blcs	67650 <fputs@plt+0x63b50>
    cf60:	andscs	fp, ip, #8, 30
    cf64:	andle	r4, r7, r1, lsl #12
    cf68:	eorcs	r6, ip, #60416	; 0xec00
    cf6c:	andeq	pc, r1, #192, 4
    cf70:	svclt	0x00082b00
    cf74:	rscvs	pc, r3, #1325400064	; 0x4f000000
    cf78:	svcmi	0x00174b16
    cf7c:	ldrbtmi	r4, [pc], #-1147	; cf84 <fputs@plt+0x9484>
    cf80:	ldmdavs	r8!, {r0, r1, r3, r4, r7, fp, sp, lr}^
    cf84:	addmi	r4, r2, #436207616	; 0x1a000000
    cf88:	rsbsvs	fp, sl, r8, lsl #31
    cf8c:	qadd16mi	r4, r8, r3
    cf90:	ldrbtmi	r6, [pc], #-3042	; cf98 <fputs@plt+0x9498>
    cf94:			; <UNDEFINED> instruction: 0x47a86abd
    cf98:	blvs	d9efe4 <fputs@plt+0xd9b4e4>
    cf9c:	ldmvs	fp!, {r3, r4, r5, r6, sl, lr}
    cfa0:	stmvs	r1, {r0, r2, r3, r4, r5, r6, r7, fp, sp, lr}
    cfa4:	rscsvc	pc, pc, #1048576	; 0x100000
    cfa8:	vld3.8	{d4-d6}, [r2 :256], r2
    cfac:			; <UNDEFINED> instruction: 0xf022627f
    cfb0:	andsvs	r0, sl, pc, lsl #4
    cfb4:	stmdavs	r0, {r0, r2, r3, r6, r8, ip, sp, pc}
    cfb8:	blvs	ff8794a0 <fputs@plt+0xff8759a0>
    cfbc:	blne	2671b4 <fputs@plt+0x2636b4>
    cfc0:	eorvs	r4, sl, sl, lsl #8
    cfc4:	ldrmi	r6, [r0], #-2074	; 0xfffff7e6
    cfc8:	ldcllt	0, cr6, [r8, #96]!	; 0x60
    cfcc:	andeq	pc, r2, r8, ror #30
    cfd0:	strdeq	pc, [r2], -ip
    cfd4:	andeq	pc, r2, r0, asr #5
    cfd8:	andeq	pc, r2, r6, lsr #30
    cfdc:	andeq	pc, r2, r2, lsl pc	; <UNPREDICTABLE>
    cfe0:	andeq	pc, r2, r0, lsr #5
    cfe4:	mvnsmi	lr, #737280	; 0xb4000
    cfe8:	svcmi	0x0055222c
    cfec:	mrrcmi	0, 10, fp, r5, cr1
    cff0:	blmi	155e80c <fputs@plt+0x155ad0c>
    cff4:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
    cff8:	andeq	pc, r1, #192, 4
    cffc:	tstcs	r0, lr, lsl #12
    d000:			; <UNDEFINED> instruction: 0x462058fb
    d004:	ldrdls	pc, [r4, #-143]	; 0xffffff71
    d008:	tstls	pc, #1769472	; 0x1b0000
    d00c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d010:			; <UNDEFINED> instruction: 0xf7f66caf
    d014:	blmi	13c7ba4 <fputs@plt+0x13c40a4>
    d018:			; <UNDEFINED> instruction: 0xf04f44f9
    d01c:	ldrbtmi	r3, [fp], #-511	; 0xfffffe01
    d020:			; <UNDEFINED> instruction: 0xf8c92201
    d024:	andcs	r2, r0, #24
    d028:	mulsvs	sl, r9, r0
    d02c:	blx	fe74b032 <fputs@plt+0xfe747532>
    d030:	strtmi	r6, [r0], -r9, lsr #24
    d034:	ldc2	7, cr15, [sl], {255}	; 0xff
    d038:			; <UNDEFINED> instruction: 0x3018f8d9
    d03c:			; <UNDEFINED> instruction: 0x8114f8df
    d040:	ldrbtmi	r2, [r8], #2817	; 0xb01
    d044:			; <UNDEFINED> instruction: 0xf44fbf08
    d048:	andle	r7, r8, lr, lsr r3
    d04c:	ldrsbtcs	pc, [r0], -r9	; <UNPREDICTABLE>
    d050:	vsubw.s8	q9, q0, d28
    d054:	bcs	dc60 <fputs@plt+0xa160>
    d058:			; <UNDEFINED> instruction: 0xf44fbf08
    d05c:	bmi	fa5ff0 <fputs@plt+0xfa24f0>
    d060:	ldrbtmi	r4, [sl], #-2366	; 0xfffff6c2
    d064:	ldmvs	r0, {r0, r3, r4, r5, r6, sl, lr}
    d068:	stmiane	r2, {r2, r3, r6, fp, sp, lr}^
    d06c:	stmdale	r6!, {r1, r5, r7, r9, lr}
    d070:	adcmi	r1, r3, #36, 20	; 0x24000
    d074:	tstcs	r1, r6, lsr #16
    d078:			; <UNDEFINED> instruction: 0xf7f64620
    d07c:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    d080:	adcsvs	sp, r0, r7, asr #32
    d084:	ldrtmi	sl, [r9], -r4, lsl #20
    d088:	rsbsvs	r2, r4, r3
    d08c:	bl	fffcb06c <fputs@plt+0xfffc756c>
    d090:	blle	997098 <fputs@plt+0x993598>
    d094:	bmi	cb3cdc <fputs@plt+0xcb01dc>
    d098:	rscsvc	pc, pc, r3, lsl #12
    d09c:	rsbsvs	pc, pc, r0, lsr #8
    d0a0:			; <UNDEFINED> instruction: 0xf020447a
    d0a4:	bne	ff00d0e8 <fputs@plt+0xff0095e8>
    d0a8:	ldmpl	r3, {r0, r1, r2, r5, r8, r9, fp, lr}^
    d0ac:	blls	7e711c <fputs@plt+0x7e361c>
    d0b0:			; <UNDEFINED> instruction: 0xf04f405a
    d0b4:	tstle	r2, r0, lsl #6
    d0b8:	pop	{r0, r5, ip, sp, pc}
    d0bc:			; <UNDEFINED> instruction: 0x461c83f0
    d0c0:	ldrb	r6, [r8, sl, asr #32]
    d0c4:	tstcs	r1, r7, lsr #16
    d0c8:	vstmdbvs	fp!, {s8-s46}
    d0cc:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    d0d0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    d0d4:	ldc	7, cr15, [lr], {246}	; 0xf6
    d0d8:			; <UNDEFINED> instruction: 0xf7f62001
    d0dc:			; <UNDEFINED> instruction: 0xf7f6ecee
    d0e0:	stcvs	12, cr14, [fp, #-24]!	; 0xffffffe8
    d0e4:	movwls	r4, #14879	; 0x3a1f
    d0e8:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    d0ec:			; <UNDEFINED> instruction: 0xf7f66814
    d0f0:	stmdavs	r0, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    d0f4:	stmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d0f8:	tstcs	r1, r3, lsl #22
    d0fc:	strmi	r9, [r2], -r0, lsl #14
    d100:	bmi	6b190c <fputs@plt+0x6ade0c>
    d104:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d108:	stc	7, cr15, [r4], {246}	; 0xf6
    d10c:			; <UNDEFINED> instruction: 0xf7f62001
    d110:	stcvs	12, cr14, [fp, #-848]!	; 0xfffffcb0
    d114:	movwls	r4, #14867	; 0x3a13
    d118:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    d11c:			; <UNDEFINED> instruction: 0xf7f66814
    d120:	stmdavs	r0, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    d124:	stmib	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d128:	tstcs	r1, r3, lsl #22
    d12c:	andls	r4, r0, #2097152	; 0x200000
    d130:	strtmi	r4, [r0], -pc, lsl #20
    d134:			; <UNDEFINED> instruction: 0xf7f6447a
    d138:	andcs	lr, r1, lr, ror #23
    d13c:	ldc	7, cr15, [ip], #984	; 0x3d8
    d140:	andeq	lr, r2, r4, ror sp
    d144:	andeq	pc, r2, r2, ror #29
    d148:	andeq	r0, r0, r0, ror r2
    d14c:	andeq	pc, r2, ip, lsl #29
    d150:	andeq	pc, r2, lr, lsl r2	; <UNPREDICTABLE>
    d154:	andeq	lr, r2, r6, lsr #26
    d158:	ldrdeq	pc, [r2], -sl
    d15c:	andeq	pc, r2, r0, asr #28
    d160:	andeq	lr, r2, r8, asr #25
    d164:	andeq	r0, r0, r8, ror r2
    d168:	andeq	r8, r1, r4, lsl #31
    d16c:	ldrdeq	r5, [r1], -r2
    d170:			; <UNDEFINED> instruction: 0x00015ebc
    d174:	ldrbmi	r2, [r0, -r0]!
    d178:	svclt	0x00004770
    d17c:	svclt	0x00004770
    d180:	svclt	0x00183826
    d184:	ldrbmi	r2, [r0, -r1]!
    d188:			; <UNDEFINED> instruction: 0x460db5f0
    d18c:	strmi	fp, [r6], -r3, lsl #1
    d190:	strtmi	r2, [r8], -r0, lsl #2
    d194:	bl	5cb174 <fputs@plt+0x5c7674>
    d198:	ldrbtmi	r4, [pc], #-3868	; d1a0 <fputs@plt+0x96a0>
    d19c:	blle	3149b4 <fputs@plt+0x310eb4>
    d1a0:			; <UNDEFINED> instruction: 0x46214632
    d1a4:			; <UNDEFINED> instruction: 0xf7f62003
    d1a8:	stmdacs	r0, {r1, r6, r9, fp, sp, lr, pc}
    d1ac:			; <UNDEFINED> instruction: 0x4620db19
    d1b0:	pop	{r0, r1, ip, sp, pc}
    d1b4:			; <UNDEFINED> instruction: 0xf7f640f0
    d1b8:	blmi	57bec4 <fputs@plt+0x5783c4>
    d1bc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d1c0:	stc	7, cr15, [r0], {246}	; 0xf6
    d1c4:			; <UNDEFINED> instruction: 0xf7f66800
    d1c8:			; <UNDEFINED> instruction: 0x462be93c
    d1cc:	strmi	r2, [r2], -r1, lsl #2
    d1d0:	bmi	4319d8 <fputs@plt+0x42ded8>
    d1d4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d1d8:	bl	fe74b1b8 <fputs@plt+0xfe7476b8>
    d1dc:			; <UNDEFINED> instruction: 0xf7f62001
    d1e0:	blmi	308398 <fputs@plt+0x304898>
    d1e4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d1e8:	stcl	7, cr15, [ip], #-984	; 0xfffffc28
    d1ec:			; <UNDEFINED> instruction: 0xf7f66800
    d1f0:	strtmi	lr, [fp], -r8, lsr #18
    d1f4:	strmi	r2, [r2], -r1, lsl #2
    d1f8:	bmi	1f1a00 <fputs@plt+0x1edf00>
    d1fc:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d200:	bl	fe24b1e0 <fputs@plt+0xfe2476e0>
    d204:			; <UNDEFINED> instruction: 0xf7f62001
    d208:	svclt	0x0000ec58
    d20c:	andeq	lr, r2, lr, asr #23
    d210:	andeq	r0, r0, r8, ror r2
    d214:	andeq	r9, r1, r6, ror r0
    d218:	andeq	r9, r1, r2, rrx
    d21c:	svcmi	0x00f0e92d
    d220:	stmmi	r6, {r0, r1, r2, r9, sl, lr}
    d224:	cfstr32mi	mvfx15, [r1, #692]	; 0x2b4
    d228:	stmibmi	r5, {r3, r7, r9, sl, lr}
    d22c:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    d230:	svcmi	0x0080f5b3
    d234:			; <UNDEFINED> instruction: 0xf50d9204
    d238:	stmdapl	r1, {r0, r7, r9, lr}^
    d23c:	andeq	pc, r4, #-2147483648	; 0x80000000
    d240:	andsvs	r6, r1, r9, lsl #16
    d244:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    d248:	ldrbtmi	r4, [sl], #-2686	; 0xfffff582
    d24c:	vhsub.u8	d9, d0, d5
    d250:	stcge	0, cr8, [r2], #-600	; 0xfffffda8
    d254:	addmi	pc, r0, #1325400064	; 0x4f000000
    d258:	bleq	1498f0 <fputs@plt+0x145df0>
    d25c:	ldrmi	r2, [lr], -r0, lsl #2
    d260:			; <UNDEFINED> instruction: 0xf7f64658
    d264:			; <UNDEFINED> instruction: 0x2100e9ba
    d268:			; <UNDEFINED> instruction: 0xf7f64640
    d26c:	vmlane.f32	s28, s11, s25
    d270:			; <UNDEFINED> instruction: 0x3c70db70
    d274:	andcs	r4, r3, r9, lsr #12
    d278:			; <UNDEFINED> instruction: 0xf7f64622
    d27c:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    d280:	ldmib	r4, {r0, r1, r4, r6, r8, r9, fp, ip, lr, pc}^
    d284:	b	1451abc <fputs@plt+0x144dfbc>
    d288:	tstle	r4, r2, lsl #6
    d28c:			; <UNDEFINED> instruction: 0xf7f64628
    d290:	stmdbmi	sp!, {r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    d294:			; <UNDEFINED> instruction: 0xf50d4a6a
    d298:	ldrbtmi	r4, [r9], #-897	; 0xfffffc7f
    d29c:	stmpl	sl, {r2, r8, r9, ip, sp}
    d2a0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d2a4:			; <UNDEFINED> instruction: 0xf04f4051
    d2a8:	cmnle	r4, r0, lsl #4
    d2ac:	cfstr32mi	mvfx15, [r1, #52]	; 0x34
    d2b0:	pop	{r0, r1, ip, sp, pc}
    d2b4:	movwcs	r8, #8176	; 0x1ff0
    d2b8:	beq	493fc <fputs@plt+0x458fc>
    d2bc:			; <UNDEFINED> instruction: 0xf04f461a
    d2c0:	andcs	r0, r0, r0, lsl #18
    d2c4:	bls	c7a00 <fputs@plt+0xc3f00>
    d2c8:			; <UNDEFINED> instruction: 0xf7f69500
    d2cc:			; <UNDEFINED> instruction: 0xf1b0eafe
    d2d0:			; <UNDEFINED> instruction: 0x46823fff
    d2d4:	addhi	pc, sl, r0
    d2d8:	tstcs	r0, r4, lsl #22
    d2dc:	tstls	r0, r8, lsr r6
    d2e0:	ldrsbthi	pc, [r0], -r4	; <UNPREDICTABLE>
    d2e4:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    d2e8:			; <UNDEFINED> instruction: 0x464b461a
    d2ec:	b	ff84b2cc <fputs@plt+0xff8477cc>
    d2f0:	blle	19572f8 <fputs@plt+0x19537f8>
    d2f4:	ldrbmi	r4, [r1], -r2, asr #12
    d2f8:			; <UNDEFINED> instruction: 0xf7f64638
    d2fc:	strbmi	lr, [r0, #-2508]	; 0xfffff634
    d300:			; <UNDEFINED> instruction: 0xf0404684
    d304:	cdpne	0, 7, cr8, cr2, cr8, {4}
    d308:	strmi	r4, [r2], #-630	; 0xfffffd8a
    d30c:	eorsmi	r4, r2, r9, asr r6
    d310:	bl	fe89ebf8 <fputs@plt+0xfe89b0f8>
    d314:	ldrtmi	r0, [r2], -ip, lsl #12
    d318:	ldmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d31c:	teqle	ip, r0	; <illegal shifter operand>
    d320:	ldrbmi	r6, [r0], -r1, lsr #22
    d324:	bl	19cb304 <fputs@plt+0x19c7804>
    d328:	bls	1871f0 <fputs@plt+0x1836f0>
    d32c:	ldmpl	r3, {r0, r1, r2, r6, r8, r9, fp, lr}^
    d330:			; <UNDEFINED> instruction: 0xf7f6681c
    d334:	stmdavs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    d338:	stm	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d33c:	tstcs	r1, r3, asr #12
    d340:	andls	r4, r0, #2097152	; 0x200000
    d344:	strtmi	r4, [r0], -r2, asr #20
    d348:			; <UNDEFINED> instruction: 0xf7f6447a
    d34c:	andcs	lr, r1, r4, ror #21
    d350:	bl	feccb330 <fputs@plt+0xfecc7830>
    d354:	blmi	f73b70 <fputs@plt+0xf70070>
    d358:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    d35c:	bl	feccb33c <fputs@plt+0xfecc783c>
    d360:			; <UNDEFINED> instruction: 0xf7f66800
    d364:	strbmi	lr, [r3], -lr, ror #16
    d368:	strmi	r2, [r2], -r1, lsl #2
    d36c:	bmi	e71b74 <fputs@plt+0xe6e074>
    d370:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d374:	b	ff3cb354 <fputs@plt+0xff3c7854>
    d378:			; <UNDEFINED> instruction: 0xf7f62001
    d37c:			; <UNDEFINED> instruction: 0x9c05eb9e
    d380:	ldmdami	r2!, {r0, r8, sp}
    d384:	stmdapl	r0!, {r2, r4, r5, r9, fp, lr}
    d388:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    d38c:	b	ff0cb36c <fputs@plt+0xff0c786c>
    d390:			; <UNDEFINED> instruction: 0xf7f62001
    d394:			; <UNDEFINED> instruction: 0xf7f6eb92
    d398:	bls	187e48 <fputs@plt+0x184348>
    d39c:	ldmpl	r3, {r0, r1, r3, r5, r8, r9, fp, lr}^
    d3a0:			; <UNDEFINED> instruction: 0xf7f6681c
    d3a4:	stmdavs	r0, {r4, r7, r8, r9, fp, sp, lr, pc}
    d3a8:	stmda	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d3ac:	tstcs	r1, fp, lsr #20
    d3b0:			; <UNDEFINED> instruction: 0x4603447a
    d3b4:			; <UNDEFINED> instruction: 0xf7f64620
    d3b8:	andcs	lr, r1, lr, lsr #21
    d3bc:	bl	1f4b39c <fputs@plt+0x1f4789c>
    d3c0:	blmi	8b3bdc <fputs@plt+0x8b00dc>
    d3c4:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    d3c8:	bl	1f4b3a8 <fputs@plt+0x1f478a8>
    d3cc:			; <UNDEFINED> instruction: 0xf7f66800
    d3d0:	blmi	9074b8 <fputs@plt+0x9039b8>
    d3d4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    d3d8:	andls	r4, r0, #2097152	; 0x200000
    d3dc:	strtmi	r4, [r0], -r1, lsr #20
    d3e0:			; <UNDEFINED> instruction: 0xf7f6447a
    d3e4:	mulcs	r1, r8, sl
    d3e8:	bl	19cb3c8 <fputs@plt+0x19c78c8>
    d3ec:	blmi	5f3c08 <fputs@plt+0x5f0108>
    d3f0:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    d3f4:	bl	19cb3d4 <fputs@plt+0x19c78d4>
    d3f8:			; <UNDEFINED> instruction: 0xf7f66800
    d3fc:	strbmi	lr, [r3], -r2, lsr #16
    d400:	strmi	r2, [r2], -r1, lsl #2
    d404:	bmi	631c0c <fputs@plt+0x62e10c>
    d408:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d40c:	b	fe0cb3ec <fputs@plt+0xfe0c78ec>
    d410:			; <UNDEFINED> instruction: 0xf7f62001
    d414:	bls	188164 <fputs@plt+0x184664>
    d418:	ldmpl	r3, {r2, r3, r8, r9, fp, lr}^
    d41c:			; <UNDEFINED> instruction: 0xf7f6681c
    d420:	stmdavs	r0, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
    d424:	stmda	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d428:	tstcs	r1, r0, lsl sl
    d42c:			; <UNDEFINED> instruction: 0x4603447a
    d430:			; <UNDEFINED> instruction: 0xf7f64620
    d434:	andcs	lr, r1, r0, ror sl
    d438:	bl	fcb418 <fputs@plt+0xfc7918>
    d43c:	andeq	lr, r2, sl, lsr fp
    d440:	andeq	r0, r0, r0, ror r2
    d444:	andeq	lr, r2, lr, lsl fp
    d448:	andeq	lr, r2, lr, asr #21
    d44c:	andeq	r0, r0, r8, ror r2
    d450:	muleq	r1, r4, ip
    d454:	andeq	r5, r1, r2, asr ip
    d458:	andeq	r8, r1, ip, ror #29
    d45c:	andeq	r8, r1, r8, lsl #30
    d460:	andeq	r9, r1, r2, lsr r6
    d464:			; <UNDEFINED> instruction: 0x00018eb4
    d468:	andeq	r6, r1, lr, lsl #6
    d46c:	andeq	r8, r1, ip, ror lr
    d470:	ldrbmi	lr, [r0, sp, lsr #18]!
    d474:	stmdbmi	sl, {r0, r2, r3, r9, sl, lr}^
    d478:	cfstr32vc	mvfx15, [r6, #-692]!	; 0xfffffd4c
    d47c:	vnmulge.f32	s8, s10, s18
    d480:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
    d484:	ldrdge	pc, [r0, -pc]!	; <UNPREDICTABLE>
    d488:	stmpl	sl, {r2, r9, sl, lr}
    d48c:	ldmdavs	r2, {r1, r3, r4, r5, r6, r7, sl, lr}
    d490:			; <UNDEFINED> instruction: 0xf04f92a5
    d494:	blcs	dc9c <fputs@plt+0xa19c>
    d498:	blmi	11419cc <fputs@plt+0x113decc>
    d49c:	bicvc	pc, r0, pc, asr #8
    d4a0:	andvc	pc, r0, #1325400064	; 0x4f000000
    d4a4:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
    d4a8:	tstcs	r1, r0, lsr r6
    d4ac:	b	ff04b48c <fputs@plt+0xff04798c>
    d4b0:			; <UNDEFINED> instruction: 0xf10469a3
    d4b4:	subcs	r0, r0, #32, 14	; 0x800000
    d4b8:	vst4.8	{d18,d20,d22,d24}, [r3], r0
    d4bc:	ldrtmi	r7, [r8], -r0, lsl #7
    d4c0:			; <UNDEFINED> instruction: 0xf7f661a3
    d4c4:	ldmdbmi	sl!, {r1, r3, r7, fp, sp, lr, pc}
    d4c8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d4cc:	b	19cb4ac <fputs@plt+0x19c79ac>
    d4d0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    d4d4:	mcrge	0, 0, sp, cr4, cr5, {2}
    d4d8:	cmncs	r1, r2, lsl #12
    d4dc:			; <UNDEFINED> instruction: 0xf7f64630
    d4e0:	stmdacs	r0, {r2, r5, fp, sp, lr, pc}
    d4e4:			; <UNDEFINED> instruction: 0xf8dfd040
    d4e8:	ldrtmi	r8, [r5], -ip, asr #1
    d4ec:	ldrbtmi	r2, [r8], #1024	; 0x400
    d4f0:	strtmi	lr, [r8], -r8
    d4f4:			; <UNDEFINED> instruction: 0x4641193a
    d4f8:			; <UNDEFINED> instruction: 0xf7f53502
    d4fc:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d500:	strcc	sp, [r1], #-2853	; 0xfffff4db
    d504:			; <UNDEFINED> instruction: 0xf7f64630
    d508:	bl	fed478a0 <fputs@plt+0xfed43da0>
    d50c:	mvnsle	r0, #80, 30	; 0x140
    d510:			; <UNDEFINED> instruction: 0xf7f64648
    d514:	bmi	a47624 <fputs@plt+0xa43b24>
    d518:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    d51c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d520:	subsmi	r9, sl, r5, lsr #23
    d524:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d528:			; <UNDEFINED> instruction: 0xf50dd138
    d52c:	pop	{r1, r2, r5, r8, sl, fp, ip, sp, lr}
    d530:	stmib	sp, {r4, r5, r6, r7, r8, r9, sl, pc}^
    d534:	vst3.8	{d19,d21,d23}, [pc], r0
    d538:	movwls	r7, #9152	; 0x23c0
    d53c:	blmi	7dee04 <fputs@plt+0x7db304>
    d540:	andvc	pc, r0, #1325400064	; 0x4f000000
    d544:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    d548:	b	1ccb528 <fputs@plt+0x1cc7a28>
    d54c:	ldcmi	7, cr14, [ip], {176}	; 0xb0
    d550:	bmi	71ed64 <fputs@plt+0x71b264>
    d554:			; <UNDEFINED> instruction: 0xf85a2101
    d558:	ldrbtmi	r0, [sl], #-4
    d55c:			; <UNDEFINED> instruction: 0xf7f66800
    d560:	ldrdcs	lr, [r1], -sl
    d564:	b	fea4b544 <fputs@plt+0xfea47a44>
    d568:			; <UNDEFINED> instruction: 0x462b4815
    d56c:	tstcs	r1, r6, lsl sl
    d570:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    d574:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    d578:	stmib	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d57c:			; <UNDEFINED> instruction: 0xf7f62001
    d580:	blmi	407ff8 <fputs@plt+0x4044f8>
    d584:	ldmdami	r1, {r0, r1, r3, r4, r9, sp}
    d588:			; <UNDEFINED> instruction: 0xf85a2101
    d58c:	ldrbtmi	r3, [r8], #-3
    d590:			; <UNDEFINED> instruction: 0xf7f6681b
    d594:	andcs	lr, r1, lr, asr r9
    d598:	b	fe3cb578 <fputs@plt+0xfe3c7a78>
    d59c:	stmib	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d5a0:	andeq	lr, r2, r8, ror #17
    d5a4:	andeq	r0, r0, r0, ror r2
    d5a8:	ldrdeq	lr, [r2], -ip
    d5ac:	andeq	r8, r1, r6, lsr #28
    d5b0:	ldrdeq	fp, [r1], -r6
    d5b4:	muleq	r1, lr, lr
    d5b8:	andeq	lr, r2, lr, asr #16
    d5bc:	muleq	r1, sl, sp
    d5c0:	andeq	r0, r0, r8, ror r2
    d5c4:	andeq	r8, r1, sl, lsr lr
    d5c8:	strdeq	r8, [r1], -ip
    d5cc:	andeq	r8, r1, r6, asr #27
    d5d0:	rsbsgt	pc, r0, #14614528	; 0xdf0000
    d5d4:	addpl	pc, r0, #1325400064	; 0x4f000000
    d5d8:	svcmi	0x00f0e92d
    d5dc:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    d5e0:	umulllt	r4, r5, r9, lr
    d5e4:	svcge	0x002344fc
    d5e8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d5ec:			; <UNDEFINED> instruction: 0xf85cac0c
    d5f0:			; <UNDEFINED> instruction: 0xf50d6006
    d5f4:	strmi	r5, [r9], r4, lsl #7
    d5f8:	strbmi	r4, [r1], -r5, lsl #12
    d5fc:	ldmdavs	r6!, {r3, r4, r5, r9, sl, lr}
    d600:			; <UNDEFINED> instruction: 0xf04f60de
    d604:	movwcc	r0, #50688	; 0xc600
    d608:	ldchi	8, cr15, [r4], {68}	; 0x44
    d60c:	svc	0x00e4f7f5
    d610:	strbmi	r4, [r8], -r1, asr #12
    d614:	tsteq	r4, #164, 2	; 0x29	; <UNPREDICTABLE>
    d618:			; <UNDEFINED> instruction: 0xf7f69305
    d61c:			; <UNDEFINED> instruction: 0xf8dfe8d4
    d620:	ldrbtmi	sl, [sl], #556	; 0x22c
    d624:	vmull.p8	<illegal reg q8.5>, d0, d6
    d628:	ldccc	0, cr8, [r0], {182}	; 0xb6
    d62c:	andcs	r4, r3, r1, lsr r6
    d630:			; <UNDEFINED> instruction: 0xf7f54622
    d634:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d638:	addshi	pc, r8, r0, asr #5
    d63c:	andne	lr, ip, #212, 18	; 0x350000
    d640:	movweq	lr, #10833	; 0x2a51
    d644:			; <UNDEFINED> instruction: 0x4630d115
    d648:	ldm	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d64c:	bmi	1f9fc54 <fputs@plt+0x1f9c154>
    d650:	orrpl	pc, r4, #54525952	; 0x3400000
    d654:	movwcc	r4, #50297	; 0xc479
    d658:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    d65c:	subsmi	r6, r1, sl, lsl r8
    d660:	andeq	pc, r0, #79	; 0x4f
    d664:	adchi	pc, ip, r0, asr #32
    d668:	cfstr32pl	mvfx15, [r4, #52]	; 0x34
    d66c:	pop	{r0, r2, ip, sp, pc}
    d670:	movwcs	r8, #8176	; 0x1ff0
    d674:	bleq	497b8 <fputs@plt+0x45cb8>
    d678:	stceq	0, cr15, [r0], {79}	; 0x4f
    d67c:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    d680:	strbmi	fp, [r0], -r2, lsl #24
    d684:			; <UNDEFINED> instruction: 0xf7f69600
    d688:			; <UNDEFINED> instruction: 0xf1b0e920
    d68c:			; <UNDEFINED> instruction: 0x46833fff
    d690:	addshi	pc, r8, r0
    d694:	andhi	pc, r0, sp, asr #17
    d698:	movwcs	r2, #512	; 0x200
    d69c:			; <UNDEFINED> instruction: 0xf8d44628
    d6a0:			; <UNDEFINED> instruction: 0xf7f68030
    d6a4:	stmdacs	r0, {r1, r2, r8, fp, sp, lr, pc}
    d6a8:	adchi	pc, r1, r0, asr #5
    d6ac:	ldrbmi	r4, [r9], -r2, asr #12
    d6b0:			; <UNDEFINED> instruction: 0xf7f54628
    d6b4:	strmi	lr, [r0, #4080]	; 0xff0
    d6b8:			; <UNDEFINED> instruction: 0xf018d145
    d6bc:	svclt	0x00180303
    d6c0:			; <UNDEFINED> instruction: 0xf1b82301
    d6c4:	svclt	0x00143fff
    d6c8:			; <UNDEFINED> instruction: 0xf0032300
    d6cc:	bllt	1cce2d8 <fputs@plt+0x1cca7d8>
    d6d0:	svccc	0x00fff1b8
    d6d4:			; <UNDEFINED> instruction: 0xf1c8da32
    d6d8:	and	r0, fp, r0, lsl #16
    d6dc:	addpl	pc, r0, #1325400064	; 0x4f000000
    d6e0:			; <UNDEFINED> instruction: 0x46284639
    d6e4:	svc	0x00d6f7f5
    d6e8:	svcpl	0x0080f5b0
    d6ec:			; <UNDEFINED> instruction: 0xf5b8d10c
    d6f0:	eorle	r5, r3, r0, lsl #17
    d6f4:	svcpl	0x0080f5b8
    d6f8:			; <UNDEFINED> instruction: 0x4639daf0
    d6fc:	strbmi	r4, [r2], -r8, lsr #12
    d700:	svc	0x00c8f7f5
    d704:	andsle	r4, r9, r0, asr #10
    d708:			; <UNDEFINED> instruction: 0xf85a4b52
    d70c:	ldmdavs	ip, {r0, r1, ip, sp}
    d710:	ldmib	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d714:			; <UNDEFINED> instruction: 0xf7f56800
    d718:	bmi	1409170 <fputs@plt+0x1405670>
    d71c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d720:	strtmi	r4, [r0], -r3, lsl #12
    d724:	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d728:			; <UNDEFINED> instruction: 0xf7f62001
    d72c:	stmdbls	r5, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    d730:	andcs	r4, r5, #40, 12	; 0x2800000
    d734:	svc	0x00aef7f5
    d738:	cmnle	pc, r5, lsl #16
    d73c:	ldrbmi	r6, [r8], -r1, lsr #22
    d740:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d744:	blmi	1107548 <fputs@plt+0x1103a48>
    d748:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d74c:			; <UNDEFINED> instruction: 0xf7f6681c
    d750:	stmdavs	r0, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    d754:	mrc	7, 3, APSR_nzcv, cr4, cr5, {7}
    d758:	tstcs	r1, r0, asr #20
    d75c:			; <UNDEFINED> instruction: 0x4603447a
    d760:			; <UNDEFINED> instruction: 0xf7f64620
    d764:	ldrdcs	lr, [r1], -r8
    d768:	stmib	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d76c:			; <UNDEFINED> instruction: 0xf85a4b39
    d770:	ldmdavs	ip, {r0, r1, ip, sp}
    d774:	stmib	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d778:			; <UNDEFINED> instruction: 0xf7f56800
    d77c:	strbmi	lr, [fp], -r2, ror #28
    d780:	strmi	r2, [r2], -r1, lsl #2
    d784:	bmi	db1f8c <fputs@plt+0xdae48c>
    d788:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d78c:	stmia	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d790:			; <UNDEFINED> instruction: 0xf7f62001
    d794:	blmi	c07de4 <fputs@plt+0xc042e4>
    d798:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d79c:			; <UNDEFINED> instruction: 0xf7f6681c
    d7a0:	stmdavs	r0, {r1, r4, r7, r8, fp, sp, lr, pc}
    d7a4:	mcr	7, 2, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    d7a8:	tstcs	r1, fp, asr #12
    d7ac:	andls	r4, r0, #2097152	; 0x200000
    d7b0:	strtmi	r4, [r0], -ip, lsr #20
    d7b4:			; <UNDEFINED> instruction: 0xf7f6447a
    d7b8:	andcs	lr, r1, lr, lsr #17
    d7bc:	ldmdb	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d7c0:	ldm	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d7c4:			; <UNDEFINED> instruction: 0xf85a4b23
    d7c8:	ldmdavs	ip, {r0, r1, ip, sp}
    d7cc:	ldmdb	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d7d0:			; <UNDEFINED> instruction: 0xf7f56800
    d7d4:			; <UNDEFINED> instruction: 0x464bee36
    d7d8:	strmi	r2, [r2], -r1, lsl #2
    d7dc:	bmi	8b1fe4 <fputs@plt+0x8ae4e4>
    d7e0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d7e4:	ldm	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d7e8:			; <UNDEFINED> instruction: 0xf7f62001
    d7ec:	blmi	687d8c <fputs@plt+0x68428c>
    d7f0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d7f4:			; <UNDEFINED> instruction: 0xf7f6681c
    d7f8:	stmdavs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    d7fc:	mcr	7, 1, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    d800:	tstcs	r1, sl, lsl fp
    d804:	tstcc	r4, #2063597568	; 0x7b000000
    d808:	andls	r4, r0, #2097152	; 0x200000
    d80c:			; <UNDEFINED> instruction: 0x46204a18
    d810:			; <UNDEFINED> instruction: 0xf7f6447a
    d814:	andcs	lr, r1, r0, lsl #17
    d818:	stmdb	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d81c:			; <UNDEFINED> instruction: 0xf85a4b0d
    d820:	ldmdavs	ip, {r0, r1, ip, sp}
    d824:	stmdb	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d828:			; <UNDEFINED> instruction: 0xf7f56800
    d82c:	bmi	48905c <fputs@plt+0x48555c>
    d830:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d834:	strtmi	r4, [r0], -r3, lsl #12
    d838:	stmda	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d83c:			; <UNDEFINED> instruction: 0xf7f62001
    d840:	svclt	0x0000e93c
    d844:	andeq	lr, r2, r4, lsl #15
    d848:	andeq	r0, r0, r0, ror r2
    d84c:	andeq	lr, r2, r6, asr #14
    d850:	andeq	lr, r2, r4, lsl r7
    d854:	andeq	r0, r0, r8, ror r2
    d858:	muleq	r1, sl, fp
    d85c:	andeq	r8, r1, ip, asr #22
    d860:	andeq	r5, r1, r2, asr r8
    d864:	andeq	r5, r1, r0, lsl r8
    d868:	andeq	r5, r1, r6, lsr pc
    d86c:	andeq	r9, r1, r4, lsl #4
    d870:	andeq	r8, r1, r4, lsl #21
    d874:	andeq	r8, r1, sl, ror fp
    d878:	tstcs	r0, ip, lsr sl
    d87c:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    d880:	adclt	fp, r0, r0, ror r5
    d884:			; <UNDEFINED> instruction: 0x460558d3
    d888:	ldmdavs	fp, {r1, r3, r4, r5, r9, sl, fp, lr}
    d88c:			; <UNDEFINED> instruction: 0xf04f931f
    d890:			; <UNDEFINED> instruction: 0xf7f50300
    d894:	ldrbtmi	lr, [lr], #-3992	; 0xfffff068
    d898:	blle	a150b0 <fputs@plt+0xa115b0>
    d89c:	strtmi	sl, [r1], -r4, lsl #20
    d8a0:			; <UNDEFINED> instruction: 0xf7f52003
    d8a4:	stmdacs	r0, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    d8a8:	movwcs	sp, #6987	; 0x1b4b
    d8ac:	ldrmi	r2, [sl], -r0
    d8b0:	strls	r2, [r0], #-256	; 0xffffff00
    d8b4:	smlabteq	r2, sp, r9, lr
    d8b8:			; <UNDEFINED> instruction: 0xf7f69910
    d8bc:	mcrrne	8, 0, lr, r2, cr6
    d8c0:	ldmdbls	r0, {r0, r1, r3, r5, ip, lr, pc}
    d8c4:	subpl	pc, r0, #208, 16	; 0xd00000
    d8c8:	ldm	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d8cc:			; <UNDEFINED> instruction: 0xf7f54620
    d8d0:	bmi	a897b8 <fputs@plt+0xa85cb8>
    d8d4:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    d8d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d8dc:	subsmi	r9, sl, pc, lsl fp
    d8e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d8e4:			; <UNDEFINED> instruction: 0x4628d117
    d8e8:	eorlt	r2, r0, r0, lsl #2
    d8ec:	blmi	8fceb4 <fputs@plt+0x8f93b4>
    d8f0:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d8f4:	stmia	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d8f8:			; <UNDEFINED> instruction: 0xf7f56800
    d8fc:	strtmi	lr, [fp], -r2, lsr #27
    d900:	strmi	r2, [r2], -r1, lsl #2
    d904:	bmi	7b210c <fputs@plt+0x7ae60c>
    d908:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d90c:	stmda	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d910:			; <UNDEFINED> instruction: 0xf7f62001
    d914:			; <UNDEFINED> instruction: 0xf7f5e8d2
    d918:	blmi	6498c8 <fputs@plt+0x645dc8>
    d91c:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d920:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d924:			; <UNDEFINED> instruction: 0xf7f56800
    d928:	strtmi	lr, [fp], -ip, lsl #27
    d92c:	strmi	r2, [r2], -r1, lsl #2
    d930:	bmi	532138 <fputs@plt+0x52e638>
    d934:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d938:	svc	0x00ecf7f5
    d93c:			; <UNDEFINED> instruction: 0xf7f62001
    d940:	blmi	3c7c38 <fputs@plt+0x3c4138>
    d944:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d948:	ldm	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d94c:			; <UNDEFINED> instruction: 0xf7f56800
    d950:			; <UNDEFINED> instruction: 0x462bed78
    d954:	strmi	r2, [r2], -r1, lsl #2
    d958:	bmi	2f2160 <fputs@plt+0x2ee660>
    d95c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d960:	svc	0x00d8f7f5
    d964:			; <UNDEFINED> instruction: 0xf7f62001
    d968:	svclt	0x0000e8a8
    d96c:	andeq	lr, r2, sl, ror #9
    d970:	andeq	r0, r0, r0, ror r2
    d974:	ldrdeq	lr, [r2], -r2
    d978:	muleq	r2, r2, r4
    d97c:	andeq	r0, r0, r8, ror r2
    d980:			; <UNDEFINED> instruction: 0x000156ba
    d984:	andeq	r5, r1, r2, ror #27
    d988:	andeq	r5, r1, lr, ror r6
    d98c:	svcmi	0x00f0e92d
    d990:	bvc	ff01f1a8 <fputs@plt+0xff01b6a8>
    d994:	ldmib	r2, {r0, r1, r2, r7, ip, sp, pc}^
    d998:	strmi	sl, [pc], -r8, lsl #22
    d99c:	ldrdhi	pc, [r0], -r2
    d9a0:	ldmib	r2, {r1, r2, r3, r4, r9, sl, lr}^
    d9a4:	biceq	r9, r5, r6, lsl #2
    d9a8:	bl	1341f0 <fputs@plt+0x1306f0>
    d9ac:	stmib	sp, {r6, r7, ip}^
    d9b0:	strmi	sl, [r3], -r4, lsl #22
    d9b4:	tstvs	lr, r3, lsl #2
    d9b8:	cmpvs	sl, r0, lsl r0
    d9bc:			; <UNDEFINED> instruction: 0xf8df9911
    d9c0:			; <UNDEFINED> instruction: 0xf7ffa2fc
    d9c4:			; <UNDEFINED> instruction: 0xf1a8fd55
    d9c8:	ldrbtmi	r0, [sl], #770	; 0x302
    d9cc:	vqdmulh.s<illegal width 8>	d2, d0, d15
    d9d0:	ldm	pc, {r2, r3, r4, r5, r8, pc}^	; <UNPREDICTABLE>
    d9d4:	rsbseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
    d9d8:	andseq	r0, r0, r9, ror #1
    d9dc:	subseq	r0, r0, r0, lsl r0
    d9e0:	teqeq	sl, sl, lsr r1
    d9e4:	teqeq	sl, sl, lsr r1
    d9e8:	teqeq	sl, sl, lsr r1
    d9ec:	sbceq	r0, sl, sl, lsr r1
    d9f0:	teqeq	sl, sl, lsr r1
    d9f4:	ldmib	sp, {r1, r2, r4, r6, r7}^
    d9f8:	tstmi	r3, #4, 6	; 0x10000000
    d9fc:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    da00:	vqdmulh.s<illegal width 8>	d20, d26, d31
    da04:	vmov.i32	d21, #6	; 0x00000006
    da08:			; <UNDEFINED> instruction: 0x21200004
    da0c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    da10:	andpl	lr, r3, r0, asr #20
    da14:			; <UNDEFINED> instruction: 0xf0094425
    da18:			; <UNDEFINED> instruction: 0xf04f0207
    da1c:	strtmi	r0, [pc], -r0, lsl #24
    da20:			; <UNDEFINED> instruction: 0xf8574663
    da24:	tstmi	r3, #40, 30	; 0xa0
    da28:	tsteq	r1, lr, asr #20
    da2c:	tsteq	r3, r1, asr #32	; <UNPREDICTABLE>
    da30:			; <UNDEFINED> instruction: 0xf04062a9
    da34:	blmi	fe8edebc <fputs@plt+0xfe8ea3bc>
    da38:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    da3c:	andsls	pc, r8, r5, asr #17
    da40:	eorls	pc, r0, r5, asr #17
    da44:	andgt	pc, r0, r3, asr #17
    da48:			; <UNDEFINED> instruction: 0x61ea4b9f
    da4c:	rsbvs	r4, sl, #2063597568	; 0x7b000000
    da50:	ldmmi	lr, {r3, r4, r5, r6, sp, lr}
    da54:	ldflss	f2, [r0, #-4]
    da58:			; <UNDEFINED> instruction: 0xf85a4a9d
    da5c:	ldrbtmi	r0, [sl], #-0
    da60:	strvs	lr, [r0, #-2509]	; 0xfffff633
    da64:			; <UNDEFINED> instruction: 0xf7f56800
    da68:	bvc	ff9097c8 <fputs@plt+0xff905cc8>
    da6c:	rscvc	r3, r3, #67108864	; 0x4000000
    da70:	pop	{r0, r1, r2, ip, sp, pc}
    da74:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    da78:	blcs	16690 <fputs@plt+0x12b90>
    da7c:	bcs	13d69c <fputs@plt+0x139b9c>
    da80:	movwcs	r2, #769	; 0x301
    da84:	svclt	0x00142f01
    da88:			; <UNDEFINED> instruction: 0xf0032200
    da8c:	bcs	e298 <fputs@plt+0xa798>
    da90:	adchi	pc, lr, r0
    da94:	vqdmulh.s<illegal width 8>	d20, d21, d15
    da98:	ldrbtmi	r5, [fp], #-252	; 0xffffff04
    da9c:	blcs	27b10 <fputs@plt+0x24010>
    daa0:	adcshi	pc, sp, r0, asr #32
    daa4:	andseq	pc, r3, r0, asr #5
    daa8:	svcls	0x00034425
    daac:	strtmi	r4, [fp], -sl, lsl #21
    dab0:	svcne	0x0028f853
    dab4:			; <UNDEFINED> instruction: 0xf8c5447a
    dab8:			; <UNDEFINED> instruction: 0xf0419018
    dabc:	mvnvs	r0, r3, asr #2
    dac0:	smlatbcs	r0, r9, r2, r6
    dac4:	eorls	pc, r0, r5, asr #17
    dac8:	subsvs	r6, r8, pc, ror #4
    dacc:	andsvs	r4, r1, r3, lsl #23
    dad0:			; <UNDEFINED> instruction: 0xe7be447b
    dad4:	strtmi	r4, [r5], #-3970	; 0xfffff07e
    dad8:			; <UNDEFINED> instruction: 0xf06f2300
    dadc:	ldrbtmi	r0, [pc], #-3073	; dae4 <fputs@plt+0x9fe4>
    dae0:	ldrd	pc, [r8], -r5	; <UNPREDICTABLE>
    dae4:	ldmdavs	sl!, {r0, r1, r3, r5, r9, sl, ip, sp, lr}^
    dae8:			; <UNDEFINED> instruction: 0x766b271f
    daec:	ldceq	7, cr7, [r2], {43}	; 0x2b
    daf0:	strvc	r7, [fp, fp, ror #14]!
    daf4:			; <UNDEFINED> instruction: 0x77eb0412
    daf8:	andeq	lr, lr, #270336	; 0x42000
    dafc:	andsgt	pc, sl, r5, lsl #17
    db00:	eorcc	pc, r0, r5, lsl #17
    db04:	andseq	pc, r3, #66	; 0x42
    db08:	eorcc	pc, r1, r5, lsl #17
    db0c:			; <UNDEFINED> instruction: 0xf88562aa
    db10:			; <UNDEFINED> instruction: 0xf885c022
    db14:			; <UNDEFINED> instruction: 0xf8853024
    db18:			; <UNDEFINED> instruction: 0xf8853025
    db1c:			; <UNDEFINED> instruction: 0xf8853026
    db20:	strbtvc	r3, [pc], r7, lsr #32
    db24:	eorvc	pc, r3, r5, lsl #17
    db28:	stmdbmi	lr!, {r5, r6, r7, r9, fp, ip, sp, lr}^
    db2c:	ldrbtmi	r3, [r9], #-1
    db30:	rscvc	fp, r0, #192, 4
    db34:	strbne	lr, [r0, #2820]	; 0xb04
    db38:	strtmi	r6, [r8], -fp, lsr #21
    db3c:			; <UNDEFINED> instruction: 0xf0433010
    db40:	adcvs	r0, fp, #1409286144	; 0x54000000
    db44:	ldc2	7, cr15, [r4], {255}	; 0xff
    db48:	ldmdals	r1, {r0, r1, r3, r5, r6, r8, fp, sp, lr}
    db4c:			; <UNDEFINED> instruction: 0x612b4433
    db50:	mrc2	7, 4, pc, cr2, cr15, {7}
    db54:	mvnscc	pc, #16, 2
    db58:	blmi	18e620c <fputs@plt+0x18e270c>
    db5c:	rscscc	pc, pc, #1073741840	; 0x40000010
    db60:	ldrbtmi	r6, [fp], #-552	; 0xfffffdd8
    db64:	mvnvs	r6, r9, ror #4
    db68:	strtmi	lr, [r5], #-1907	; 0xfffff88d
    db6c:	blmi	17f3f80 <fputs@plt+0x17f0480>
    db70:	ldrbtmi	r6, [fp], #-2730	; 0xfffff556
    db74:	andsls	pc, r8, r5, asr #17
    db78:	subeq	pc, r4, #66	; 0x42
    db7c:	adcvs	r6, sl, #1073741882	; 0x4000003a
    db80:	strtmi	lr, [r5], #-1895	; 0xfffff899
    db84:	strtmi	r9, [sl], -r4, lsl #22
    db88:	svcne	0x0028f852
    db8c:	stmcs	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    db90:			; <UNDEFINED> instruction: 0xf0414b57
    db94:	adcvs	r0, r9, #68, 2
    db98:	andhi	pc, r4, r2, asr #17
    db9c:	bls	ded90 <fputs@plt+0xdb290>
    dba0:	andsls	pc, r8, r5, asr #17
    dba4:	ldrb	r6, [r4, -sl, ror #3]
    dba8:	blmi	149ec44 <fputs@plt+0x149b144>
    dbac:	bvs	fea163b4 <fputs@plt+0xfea128b4>
    dbb0:			; <UNDEFINED> instruction: 0x762a447b
    dbb4:	rsbeq	pc, r6, r0, asr #32
    dbb8:	adcvs	r7, r8, #111149056	; 0x6a00000
    dbbc:	eorseq	pc, pc, pc, rrx
    dbc0:	strtvc	r7, [r8], sl, lsr #14
    dbc4:	strbvc	r2, [sl, -r0, lsr #32]!
    dbc8:	strbvc	r7, [sl, sl, lsr #15]!
    dbcc:			; <UNDEFINED> instruction: 0xf88576e8
    dbd0:			; <UNDEFINED> instruction: 0xf8852020
    dbd4:			; <UNDEFINED> instruction: 0xf8852021
    dbd8:			; <UNDEFINED> instruction: 0xf8852022
    dbdc:			; <UNDEFINED> instruction: 0xf8850023
    dbe0:			; <UNDEFINED> instruction: 0xf8852024
    dbe4:			; <UNDEFINED> instruction: 0xf8852025
    dbe8:			; <UNDEFINED> instruction: 0xf8852026
    dbec:	ldr	r2, [r0, -r7, lsr #32]!
    dbf0:	streq	pc, [r2, -r7, lsr #3]
    dbf4:			; <UNDEFINED> instruction: 0xf787fab7
    dbf8:	eorsmi	r0, fp, #2080768	; 0x1fc000
    dbfc:	ldmib	sp, {r1, r4, r5, r8, ip, lr, pc}^
    dc00:	blcs	16818 <fputs@plt+0x12d18>
    dc04:	bcs	17d83c <fputs@plt+0x179d3c>
    dc08:	svccs	0x00002700
    dc0c:	blmi	ec1d14 <fputs@plt+0xebe214>
    dc10:	andmi	pc, r6, r5, asr #4
    dc14:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    dc18:			; <UNDEFINED> instruction: 0xf43f2b00
    dc1c:	vqrdmlsh.s<illegal width 8>	d26, d0, d3[0]
    dc20:	b	100dc34 <fputs@plt+0x100a134>
    dc24:	ldr	r5, [pc, -r3]!
    dc28:	movwcs	lr, #18909	; 0x49dd
    dc2c:	svclt	0x00082b00
    dc30:	teqle	sp, r1, lsl #20
    dc34:	vpadd.i8	d20, d15, d17
    dc38:	vaddl.s8	<illegal reg q10.5>, d0, d26
    dc3c:	teqcs	r0, r4
    dc40:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    dc44:	andpl	lr, r3, r0, asr #20
    dc48:	stmdami	sp!, {r2, r5, r6, r7, r9, sl, sp, lr, pc}
    dc4c:	bmi	b5f560 <fputs@plt+0xb5ba60>
    dc50:			; <UNDEFINED> instruction: 0xf85a2101
    dc54:	ldrbtmi	r0, [sl], #-0
    dc58:			; <UNDEFINED> instruction: 0xf7f56800
    dc5c:	andcs	lr, r1, ip, asr lr
    dc60:	svc	0x002af7f5
    dc64:	vqdmulh.s<illegal width 8>	d20, d5, d24
    dc68:	ldrbtmi	r4, [fp], #-1
    dc6c:	blcs	27ce0 <fputs@plt+0x241e0>
    dc70:	svcge	0x0018f43f
    dc74:	blmi	8c7bc8 <fputs@plt+0x8c40c8>
    dc78:	stmdami	r4!, {r0, r3, r4, r5, r9, sp}
    dc7c:			; <UNDEFINED> instruction: 0xf85a2101
    dc80:	ldrbtmi	r3, [r8], #-3
    dc84:			; <UNDEFINED> instruction: 0xf7f5681b
    dc88:	andcs	lr, r1, r4, ror #27
    dc8c:	svc	0x0014f7f5
    dc90:	tstcs	r1, pc, lsl sl
    dc94:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    dc98:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dc9c:	strmi	lr, [r4, #-2525]	; 0xfffff623
    dca0:	strmi	lr, [r0, #-2509]	; 0xfffff633
    dca4:			; <UNDEFINED> instruction: 0xf7f56818
    dca8:	andcs	lr, r1, r6, lsr lr
    dcac:	svc	0x0004f7f5
    dcb0:	tstcs	r1, r8, lsl sl
    dcb4:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    dcb8:	svclt	0x0000e7ee
    dcbc:	muleq	r2, lr, r3
    dcc0:	strdeq	pc, [r3], -r8
    dcc4:	andeq	pc, r3, sl, asr #9
    dcc8:	andeq	r8, r1, r0, lsl #19
    dccc:	andeq	r0, r0, r4, ror r2
    dcd0:	andeq	r8, r1, r6, lsr sl
    dcd4:	andeq	pc, r3, sl, ror #8
    dcd8:	andeq	pc, r3, r0, asr r4	; <UNPREDICTABLE>
    dcdc:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    dce0:	andeq	pc, r3, r6, lsr #8
    dce4:	andeq	r8, r1, sl, lsr r9
    dce8:	andeq	r8, r1, sl, ror r8
    dcec:	andeq	r5, r1, lr, asr #12
    dcf0:	andeq	r8, r1, r4, lsr r8
    dcf4:	andeq	r8, r1, r0, lsl r8
    dcf8:	strdeq	pc, [r3], -r0
    dcfc:	andeq	pc, r3, r4, asr #5
    dd00:	andeq	r0, r0, r8, ror r2
    dd04:	andeq	r8, r1, lr, lsl r8
    dd08:	muleq	r3, sl, r2
    dd0c:	andeq	r8, r1, sl, lsr #15
    dd10:	andeq	r8, r1, lr, asr #14
    dd14:	andeq	r8, r1, r2, asr r7
    dd18:	svcmi	0x00f0e92d
    dd1c:	cfldr64vc	mvdx15, [r7, #-692]!	; 0xfffffd4c
    dd20:			; <UNDEFINED> instruction: 0x460cf8df
    dd24:	ldrmi	r4, [r5], -r3, lsl #13
    dd28:	movwpl	lr, #31181	; 0x79cd
    dd2c:			; <UNDEFINED> instruction: 0xf8df447c
    dd30:			; <UNDEFINED> instruction: 0xf1043604
    dd34:			; <UNDEFINED> instruction: 0xf8df0008
    dd38:	strmi	r4, [r8], r0, lsl #12
    dd3c:	sbcvs	pc, sl, #1325400064	; 0x4f000000
    dd40:	tstcs	r0, ip, ror r4
    dd44:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    dd48:			; <UNDEFINED> instruction: 0xf04f93f5
    dd4c:			; <UNDEFINED> instruction: 0xf8df0300
    dd50:	ldrbtmi	r3, [fp], #-1516	; 0xfffffa14
    dd54:			; <UNDEFINED> instruction: 0xf7f5930f
    dd58:			; <UNDEFINED> instruction: 0xf1bbec40
    dd5c:			; <UNDEFINED> instruction: 0xf0000f01
    dd60:			; <UNDEFINED> instruction: 0xf1bb8259
    dd64:			; <UNDEFINED> instruction: 0xf0000f02
    dd68:			; <UNDEFINED> instruction: 0xf8df8260
    dd6c:	ldrdcs	r4, [r7, r4]
    dd70:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    dd74:			; <UNDEFINED> instruction: 0x3658f8d4
    dd78:			; <UNDEFINED> instruction: 0xf88472e1
    dd7c:	eorvc	r1, r2, #-872415232	; 0xcc000000
    dd80:	teqcs	r0, #132, 16	; 0x840000	; <UNPREDICTABLE>
    dd84:			; <UNDEFINED> instruction: 0xf0002b00
    dd88:			; <UNDEFINED> instruction: 0xf8df8271
    dd8c:			; <UNDEFINED> instruction: 0xf50495b8
    dd90:	svcge	0x002b64cb
    dd94:	strpl	pc, [r0, #-1103]	; 0xfffffbb1
    dd98:	strd	r4, [r2], -r9
    dd9c:	svccc	0x0028f854
    dda0:	blcs	37ab34 <fputs@plt+0x377034>
    dda4:	stmdavs	r0!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    dda8:			; <UNDEFINED> instruction: 0xf7f54649
    ddac:	strmi	lr, [r6], -r4, asr #25
    ddb0:			; <UNDEFINED> instruction: 0xf0002800
    ddb4:			; <UNDEFINED> instruction: 0x46038290
    ddb8:	vst1.8	{d18-d21}, [pc], r1
    ddbc:	ldrtmi	r7, [r8], -sl, asr #2
    ddc0:	mrc	7, 1, APSR_nzcv, cr12, cr5, {7}
    ddc4:	strmi	r2, [r2], r1, lsl #16
    ddc8:	rsbhi	pc, r3, #64	; 0x40
    ddcc:			; <UNDEFINED> instruction: 0xf7f54630
    ddd0:	ldmvc	fp!, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}^
    ddd4:			; <UNDEFINED> instruction: 0xf0402b87
    ddd8:	bvc	ffe6e71c <fputs@plt+0xffe6ac1c>
    dddc:	mvnscc	pc, #8, 2
    dde0:	andeq	pc, r0, #200, 2	; 0x32
    dde4:	bicne	lr, r1, r7, lsl #22
    dde8:	stclne	8, cr15, [ip], #-324	; 0xfffffebc
    ddec:	strtmi	r4, [fp], #-1037	; 0xfffffbf3
    ddf0:	andsmi	r4, sp, r5, lsl r6
    ddf4:	svccc	0x0028f854
    ddf8:	bicsle	r2, r2, r0, lsl #22
    ddfc:	strtmi	r9, [fp], -pc, lsl #24
    de00:	strbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    de04:			; <UNDEFINED> instruction: 0xf8df2101
    de08:	stmdapl	r0!, {r2, r6, r8, sl, sp}
    de0c:			; <UNDEFINED> instruction: 0xf8df447a
    de10:	ldrbtmi	r4, [ip], #-1344	; 0xfffffac0
    de14:	stmdavs	r0, {r1, r2, ip, pc}
    de18:	ldcl	7, cr15, [ip, #-980]!	; 0xfffffc2c
    de1c:			; <UNDEFINED> instruction: 0x6658f8d4
    de20:			; <UNDEFINED> instruction: 0xf0002e00
    de24:			; <UNDEFINED> instruction: 0xf1188226
    de28:	strdls	r3, [sp], -pc	; <UNPREDICTABLE>
    de2c:	streq	pc, [r4, #-2271]!	; 0xfffff721
    de30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    de34:	strne	pc, [r0, #-2271]!	; 0xfffff721
    de38:	strbvs	pc, [fp], #1284	; 0x504	; <UNPREDICTABLE>
    de3c:	andls	r4, r9, r8, ror r4
    de40:	rscscc	pc, pc, r3, asr #2
    de44:	andeq	pc, r0, #216, 2	; 0x36
    de48:	uxtab16mi	r4, r2, r9, ror #8
    de4c:	tsteq	r8, r1, lsl #2	; <UNPREDICTABLE>
    de50:	movteq	lr, #15203	; 0x3b63
    de54:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    de58:	tstls	ip, lr
    de5c:	movwcs	lr, #43469	; 0xa9cd
    de60:	cdpne	7, 11, cr9, cr3, cr3, {0}
    de64:	vqdmulh.s<illegal width 8>	d2, d0, d15
    de68:	ldm	pc, {r2, r4, r5, r6, r7, r8, pc}^	; <UNPREDICTABLE>
    de6c:	andseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
    de70:	andseq	r0, r0, sl, ror #1
    de74:	andseq	r0, r0, r0, lsl r0
    de78:	ldrsheq	r0, [r2, #18]!
    de7c:	strdeq	r0, [r3], #18	; <UNPREDICTABLE>
    de80:			; <UNDEFINED> instruction: 0x009b01f2
    de84:	andseq	r0, r0, ip, lsr r0
    de88:	ldrdeq	r0, [r3], #15
    de8c:	blls	cded4 <fputs@plt+0xca3d4>
    de90:			; <UNDEFINED> instruction: 0xf0003301
    de94:			; <UNDEFINED> instruction: 0xf10d821a
    de98:	stmdavs	r1!, {r6, fp}^
    de9c:	streq	pc, [r0], -sl, asr #3
    dea0:			; <UNDEFINED> instruction: 0xf7ff4640
    dea4:			; <UNDEFINED> instruction: 0xf8d8f971
    dea8:	stmdavs	r1!, {r4, r5, ip, sp}^
    deac:	subvc	pc, sl, pc, asr #8
    deb0:	strtcs	pc, [r8], #2271	; 0x8df
    deb4:	ldrbmi	r3, [r3], #-2817	; 0xfffff4ff
    deb8:	ldrbtmi	r4, [sl], #-51	; 0xffffffcd
    debc:	smlabtcc	r0, sp, r9, lr
    dec0:	stmdbls	r3, {r3, r9, ip, sp}
    dec4:	blx	1f77a <fputs@plt+0x1bc7a>
    dec8:	ldrbmi	r2, [r9], -r1
    decc:			; <UNDEFINED> instruction: 0xf7ff4622
    ded0:			; <UNDEFINED> instruction: 0xf8d8fd5d
    ded4:			; <UNDEFINED> instruction: 0x17e93030
    ded8:	blcc	5f780 <fputs@plt+0x5bc80>
    dedc:	smlabteq	r2, r4, r9, lr
    dee0:	andsmi	r4, lr, r3, asr r4
    dee4:			; <UNDEFINED> instruction: 0xf8544435
    dee8:	cdpcs	15, 0, cr6, cr0, cr8, {1}
    deec:			; <UNDEFINED> instruction: 0xf8dfd1b9
    def0:			; <UNDEFINED> instruction: 0x46d03470
    def4:	ldrbtmi	r9, [fp], #-3843	; 0xfffff0fd
    def8:			; <UNDEFINED> instruction: 0x6658f8d3
    defc:	strbtmi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    df00:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    df04:	strge	pc, [r0], #-2269	; 0xfffff723
    df08:			; <UNDEFINED> instruction: 0xf504447c
    df0c:	strtmi	r6, [r5], -fp, asr #9
    df10:			; <UNDEFINED> instruction: 0xf855e002
    df14:	cmplt	lr, r8, lsr #30
    df18:	mvnsle	r2, sp, lsl #28
    df1c:	ldrbmi	r6, [r0], -r9, ror #16
    df20:	blx	15cbf26 <fputs@plt+0x15c8426>
    df24:	svcvs	0x0028f855
    df28:	stmibvs	r0, {r0, r3, r8, sl, ip, sp, lr, pc}
    df2c:	mvnsle	r2, r0, lsl #28
    df30:	streq	pc, [r0], #-2269	; 0xfffff723
    df34:	ldrtmi	r4, [r3], -sl, asr #12
    df38:			; <UNDEFINED> instruction: 0xf7f59600
    df3c:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    df40:	bicshi	pc, lr, r0, asr #5
    df44:			; <UNDEFINED> instruction: 0xf0401c7a
    df48:			; <UNDEFINED> instruction: 0xf8df809b
    df4c:	ldrbtmi	r3, [fp], #-1052	; 0xfffffbe4
    df50:			; <UNDEFINED> instruction: 0x3658f8d3
    df54:			; <UNDEFINED> instruction: 0xf8ddb1b3
    df58:	vshl.s8	d22, d0, d4
    df5c:	vbic.i32	<illegal reg q8.5>, #786432	; 0x000c0000
    df60:	ldrmi	r0, [sl], -r2, lsl #10
    df64:	stmdale	r9, {r0, r4, r9, fp, sp}
    df68:	vpmax.s8	d15, d2, d21
    df6c:	strle	r0, [r5, #-2003]	; 0xfffff82d
    df70:	andne	lr, r1, #212, 18	; 0x350000
    df74:	ldrtmi	r4, [r0], -r3, asr #12
    df78:			; <UNDEFINED> instruction: 0xf950f7ff
    df7c:	svccs	0x0028f854
    df80:	mvnle	r2, r0, lsl #20
    df84:	blmi	ffae0b70 <fputs@plt+0xffadd070>
    df88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    df8c:	blls	ffd67ffc <fputs@plt+0xffd644fc>
    df90:			; <UNDEFINED> instruction: 0xf04f405a
    df94:			; <UNDEFINED> instruction: 0xf0400300
    df98:	andcs	r8, r0, sl, lsr #3
    df9c:	cfldr64vc	mvdx15, [r7, #-52]!	; 0xffffffcc
    dfa0:	svchi	0x00f0e8bd
    dfa4:	vst1.8	{d25-d26}, [pc], r3
    dfa8:			; <UNDEFINED> instruction: 0xf8df764a
    dfac:	tstcs	r0, #196, 6	; 0x10000003
    dfb0:	svcls	0x00083201
    dfb4:	stmdals	r6, {r3, r4, r5, r6, r7, sl, lr}
    dfb8:			; <UNDEFINED> instruction: 0xf04f9203
    dfbc:	blx	191a06 <fputs@plt+0x18df06>
    dfc0:	bmi	ffb2f7d0 <fputs@plt+0xffb2bcd0>
    dfc4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dfc8:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
    dfcc:	eorshi	r2, r7, #1073741824	; 0x40000000
    dfd0:			; <UNDEFINED> instruction: 0xf8869f07
    dfd4:	rscsvs	lr, r3, fp, lsl r3
    dfd8:	vst3.32	{d23-d25}, [pc :256], r7
    dfdc:			; <UNDEFINED> instruction: 0xf8866780
    dfe0:			; <UNDEFINED> instruction: 0xf8c63319
    dfe4:			; <UNDEFINED> instruction: 0xf886732c
    dfe8:			; <UNDEFINED> instruction: 0xf7f5931a
    dfec:			; <UNDEFINED> instruction: 0xf8c8ec94
    dff0:	ldrb	r9, [r8, -r4]!
    dff4:	movwcs	lr, #18900	; 0x49d4
    dff8:	addmi	r1, fp, #61079552	; 0x3a40000
    dffc:	adcmi	fp, sl, #8, 30
    e000:	cmphi	sp, r0, asr #1	; <UNPREDICTABLE>
    e004:	ldmib	sp, {r0, r2, r3, r8, fp, ip, pc}^
    e008:	stmne	r9, {r1, r3, r9, sl, ip, lr}
    e00c:	tsteq	r5, r1, lsl #20
    e010:	stmdbls	lr, {r2, r8, ip, pc}
    e014:	eorsmi	r4, r1, r9, asr r1
    e018:	ldmib	sp, {r0, r2, r8, ip, pc}^
    e01c:	addmi	r0, fp, #4, 2
    e020:	addmi	fp, r2, #8, 30
    e024:	teqhi	lr, r0, asr #32	; <UNPREDICTABLE>
    e028:	ldrb	r9, [ip, -r4, lsl #26]
    e02c:	bls	2686c0 <fputs@plt+0x264bc0>
    e030:	smmla	r8, r3, r0, r6
    e034:	bmi	ff4286c8 <fputs@plt+0xff424bc8>
    e038:	ldrbtmi	r0, [sl], #-3099	; 0xfffff3e5
    e03c:	subsvs	r0, r3, fp, lsl r4
    e040:	svcls	0x0003e751
    e044:	movwcc	r4, #5691	; 0x163b
    e048:	teqhi	pc, r0	; <UNPREDICTABLE>
    e04c:	stmdavs	r1!, {r4, r9, sl, fp, sp, pc}^
    e050:			; <UNDEFINED> instruction: 0xf7ff4630
    e054:	blvs	ccc2c0 <fputs@plt+0xcc87c0>
    e058:	vst2.16	{d22-d23}, [pc :128], r3
    e05c:	stmdbls	ip, {r1, r3, r6, ip, sp, lr}
    e060:	movwcs	lr, #2509	; 0x9cd
    e064:	blx	1f91a <fputs@plt+0x1be1a>
    e068:	strtmi	r1, [r2], -r7
    e06c:			; <UNDEFINED> instruction: 0xf7ff4659
    e070:	blvs	d0d2ac <fputs@plt+0xd097ac>
    e074:	strtmi	r1, [r8], -r9, ror #15
    e078:	stmib	r4, {r0, r2, r3, r4, sl, lr}^
    e07c:	ldr	r0, [r2, -r2, lsl #2]!
    e080:			; <UNDEFINED> instruction: 0xf0173701
    e084:	movwls	r0, #17407	; 0x43ff
    e088:	sbcshi	pc, sl, r0
    e08c:	blmi	fef20b80 <fputs@plt+0xfef1d080>
    e090:			; <UNDEFINED> instruction: 0xf8cd447a
    e094:			; <UNDEFINED> instruction: 0xf1028024
    e098:	ldrbtmi	r0, [fp], #-2568	; 0xfffff5f8
    e09c:	strge	lr, [r7], #-2509	; 0xfffff633
    e0a0:			; <UNDEFINED> instruction: 0x465546b0
    e0a4:			; <UNDEFINED> instruction: 0xa018f8dd
    e0a8:	andls	r4, r3, #162529280	; 0x9b00000
    e0ac:			; <UNDEFINED> instruction: 0xf44f9b03
    e0b0:	bvc	ffaaa5e0 <fputs@plt+0xffaa6ae0>
    e0b4:	streq	lr, [r9], #-2822	; 0xfffff4fa
    e0b8:	ldrdeq	pc, [r0], -sl
    e0bc:	tstcc	r8, r1, lsl #22	; <UNPREDICTABLE>
    e0c0:	cps	#18
    e0c4:			; <UNDEFINED> instruction: 0x46430c10
    e0c8:	andgt	pc, ip, r5, lsr #17
    e0cc:			; <UNDEFINED> instruction: 0xf1013220
    e0d0:			; <UNDEFINED> instruction: 0xf5050708
    e0d4:			; <UNDEFINED> instruction: 0xf8a1754a
    e0d8:	ldrbmi	r2, [sl], -r9
    e0dc:	strls	r2, [r0], #-257	; 0xfffffeff
    e0e0:	ldc	7, cr15, [r8], {245}	; 0xf5
    e0e4:			; <UNDEFINED> instruction: 0x2001f8b7
    e0e8:			; <UNDEFINED> instruction: 0xf8da4643
    e0ec:	ldrmi	r0, [r4], #-0
    e0f0:	smlatbcs	r1, r4, sl, r4
    e0f4:	ldrbtmi	r3, [sl], #-3088	; 0xfffff3f0
    e0f8:			; <UNDEFINED> instruction: 0xf7f59400
    e0fc:			; <UNDEFINED> instruction: 0xf8b7ec0c
    e100:			; <UNDEFINED> instruction: 0xf8352001
    e104:			; <UNDEFINED> instruction: 0xf1081c04
    e108:	bcc	50114 <fputs@plt+0x4c614>
    e10c:	strmi	r9, [sl], #-2820	; 0xfffff4fc
    e110:	andmi	r4, sl, r9, asr #4
    e114:	ldrmi	r4, [r6], #-1432	; 0xfffffa68
    e118:	blle	ff1fabf8 <fputs@plt+0xff1f70f8>
    e11c:	ldrtmi	r2, [r0], -r1, lsl #2
    e120:	strge	lr, [r7], #-2525	; 0xfffff623
    e124:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    e128:			; <UNDEFINED> instruction: 0xf7f59608
    e12c:			; <UNDEFINED> instruction: 0x4605ea3c
    e130:	stmdacs	r0, {r0, r1, ip, pc}
    e134:	sbcshi	pc, pc, r0
    e138:	movtvc	pc, #42063	; 0xa44f	; <UNPREDICTABLE>
    e13c:	movwls	r4, #31378	; 0x7a92
    e140:	ldrmi	r2, [fp], r0, lsl #6
    e144:			; <UNDEFINED> instruction: 0x9609447a
    e148:	strls	r9, [sl], #-518	; 0xfffffdfa
    e14c:	eorshi	pc, r0, sp, asr #17
    e150:			; <UNDEFINED> instruction: 0xf89a4654
    e154:	stcgt	0, cr6, [pc], {11}
    e158:	ldreq	pc, [r0, -r5, lsl #2]
    e15c:	blne	b35170 <fputs@plt+0xb31670>
    e160:	rsbvs	r6, r9, r8, lsr #32
    e164:	rscvs	r6, fp, sl, lsr #1
    e168:	strbmi	fp, [ip], #-502	; 0xfffffe0a
    e16c:	tstcs	r0, r3, asr r6
    e170:	ldmdbvs	sl, {r0, r8, ip, sp}
    e174:			; <UNDEFINED> instruction: 0xf10342b1
    e178:	bl	fe88ef80 <fputs@plt+0xfe88b480>
    e17c:			; <UNDEFINED> instruction: 0xf8430204
    e180:	mvnsle	r2, r0, ror ip
    e184:			; <UNDEFINED> instruction: 0xf10ab209
    e188:			; <UNDEFINED> instruction: 0x463c0810
    e18c:	cps	#14
    e190:	ldrmi	r0, [r5], #-528	; 0xfffffdf0
    e194:	strbmi	r2, [r1], -r0, lsl #5
    e198:	ldrmi	r4, [r4], #-1568	; 0xfffff9e0
    e19c:			; <UNDEFINED> instruction: 0xf7f54490
    e1a0:	adcmi	lr, r5, #778240	; 0xbe000
    e1a4:	ldrtmi	sp, [r7], #-502	; 0xfffffe0a
    e1a8:	movwcs	lr, #27101	; 0x69dd
    e1ac:	bvc	12cb5dc <fputs@plt+0x12c7adc>
    e1b0:	ldcpl	8, cr15, [r8], {90}	; 0x5a
    e1b4:	ldcmi	8, cr15, [r4], {90}	; 0x5a
    e1b8:	tstcs	fp, r3, lsl #22	; <UNPREDICTABLE>
    e1bc:	ldccs	8, cr15, [r0], {90}	; 0x5a
    e1c0:	stceq	8, cr15, [ip], {90}	; 0x5a
    e1c4:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    e1c8:			; <UNDEFINED> instruction: 0xf04f603d
    e1cc:	adcsvs	r0, sl, r1, lsl #22
    e1d0:	stccs	8, cr15, [r4], {58}	; 0x3a
    e1d4:	rscsvs	r6, r8, ip, ror r0
    e1d8:			; <UNDEFINED> instruction: 0xf8b11e55
    e1dc:	subsmi	r1, r2, #9
    e1e0:	andsmi	r4, r5, sp, lsl #8
    e1e4:	bne	1b749fc <fputs@plt+0x1b70efc>
    e1e8:			; <UNDEFINED> instruction: 0xf1054293
    e1ec:	ldrtmi	r0, [sp], #-1296	; 0xfffffaf0
    e1f0:	ldmib	sp, {r1, r2, r3, r5, r7, r8, r9, fp, ip, lr, pc}^
    e1f4:			; <UNDEFINED> instruction: 0xf8dd6409
    e1f8:	stcls	0, cr8, [r8, #-192]	; 0xffffff40
    e1fc:	ldrtmi	r9, [r2], -r3, lsl #18
    e200:	streq	pc, [r0], #-2269	; 0xfffff723
    e204:	b	11cc1e0 <fputs@plt+0x11c86e0>
    e208:	cmnle	sl, r8, lsr #5
    e20c:			; <UNDEFINED> instruction: 0xf7f59803
    e210:			; <UNDEFINED> instruction: 0xe69aea36
    e214:	andscs	r9, r6, #3840	; 0xf00
    e218:	ldrbmi	r4, [r9], -fp, asr #22
    e21c:	stmiapl	r3!, {r0, r1, r3, r4, r6, fp, lr}^
    e220:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    e224:	bl	54c200 <fputs@plt+0x548700>
    e228:	cfstr32ls	mvfx14, [pc], {159}	; 0x9f
    e22c:	blmi	1196a88 <fputs@plt+0x1192f88>
    e230:	ldmdami	r7, {r0, r8, sp}^
    e234:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    e238:			; <UNDEFINED> instruction: 0xf7f5681b
    e23c:	ldr	lr, [r4, #2826]	; 0xb0a
    e240:	ldrtmi	r2, [r0], -r1, lsl #2
    e244:	stmib	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e248:	stmdacs	r0, {r0, r1, ip, pc}
    e24c:			; <UNDEFINED> instruction: 0x4635d051
    e250:	bmi	14481a8 <fputs@plt+0x14446a8>
    e254:	ldmdami	r0, {r0, r1, r4, r5, r9, sl, lr}^
    e258:	tstcs	r1, sl, ror r4
    e25c:	stmdapl	r0!, {r0, r1, r2, r3, sl, fp, ip, pc}
    e260:			; <UNDEFINED> instruction: 0xf7f56800
    e264:	andcs	lr, r1, r8, asr fp
    e268:	stc	7, cr15, [r6], #-980	; 0xfffffc2c
    e26c:	strpl	pc, [r0, #-1103]	; 0xfffffbb1
    e270:			; <UNDEFINED> instruction: 0xf04fe5c4
    e274:			; <UNDEFINED> instruction: 0xe64137ff
    e278:	andscs	r9, r7, #3840	; 0xf00
    e27c:	ldrbmi	r4, [r1], -r6, asr #22
    e280:	stmiapl	r3!, {r1, r2, r6, fp, lr}^
    e284:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    e288:	b	ff8cc264 <fputs@plt+0xff8c8764>
    e28c:			; <UNDEFINED> instruction: 0xf7f54650
    e290:	stmdbmi	r3, {r2, r4, sl, fp, sp, lr, pc}^
    e294:	andcs	r4, r1, r2, lsl #12
    e298:			; <UNDEFINED> instruction: 0xf7f54479
    e29c:	andcs	lr, r1, sl, asr r9
    e2a0:	stc	7, cr15, [sl], {245}	; 0xf5
    e2a4:	eorscs	r4, r1, #4128768	; 0x3f0000
    e2a8:	tstcs	r1, fp, lsr fp
    e2ac:	cfstrsls	mvf4, [pc], {120}	; 0x78
    e2b0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    e2b4:	b	ff34c290 <fputs@plt+0xff348790>
    e2b8:			; <UNDEFINED> instruction: 0xf7f52001
    e2bc:	ldmdami	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    e2c0:	blmi	d56b8c <fputs@plt+0xd5308c>
    e2c4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    e2c8:	ldmdami	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e2cc:	blmi	c96b20 <fputs@plt+0xc93020>
    e2d0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    e2d4:	bmi	dc8288 <fputs@plt+0xdc4788>
    e2d8:	stmdami	pc!, {r0, r8, sp}	; <UNPREDICTABLE>
    e2dc:	ldrbtmi	r6, [sl], #-2147	; 0xfffff79d
    e2e0:	ldmdami	r4!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    e2e4:	blmi	b16b4c <fputs@plt+0xb1304c>
    e2e8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    e2ec:			; <UNDEFINED> instruction: 0xf7f5e7df
    e2f0:	blls	108ef0 <fputs@plt+0x1053f0>
    e2f4:	bmi	c32f1c <fputs@plt+0xc2f41c>
    e2f8:	blls	22039c <fputs@plt+0x21c89c>
    e2fc:			; <UNDEFINED> instruction: 0xe7ac447a
    e300:	blmi	974b44 <fputs@plt+0x971044>
    e304:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    e308:	bl	ff74c2e4 <fputs@plt+0xff7487e4>
    e30c:			; <UNDEFINED> instruction: 0xf7f56800
    e310:	blmi	ac8578 <fputs@plt+0xac4a78>
    e314:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    e318:	strmi	r3, [r2], -r0, lsr #6
    e31c:	bmi	a32b24 <fputs@plt+0xa2f024>
    e320:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    e324:	b	ffdcc300 <fputs@plt+0xffdc8800>
    e328:			; <UNDEFINED> instruction: 0xf7f52001
    e32c:	svclt	0x0000ebc6
    e330:	ldrdeq	pc, [r3], -r8
    e334:	andeq	r0, r0, r0, ror r2
    e338:	andeq	lr, r2, r8, lsr #32
    e33c:	andeq	lr, r2, r6, lsl r0
    e340:	muleq	r3, r2, r1
    e344:	andeq	fp, r1, r8, lsl #4
    e348:	andeq	r0, r0, r4, ror r2
    e34c:	andeq	r8, r1, r0, lsr r7
    e350:	strdeq	pc, [r3], -r2
    e354:	andeq	pc, r3, r8, asr #1
    e358:	strheq	pc, [r3], -ip	; <UNPREDICTABLE>
    e35c:	andeq	pc, r3, sl, asr #32
    e360:	andeq	pc, r3, lr
    e364:	strdeq	lr, [r3], -ip
    e368:			; <UNDEFINED> instruction: 0x0003efb6
    e36c:	andeq	sp, r2, r0, ror #27
    e370:	andeq	lr, r3, r0, asr pc
    e374:	andeq	r8, r1, lr, lsr #11
    e378:	andeq	lr, r3, sl, asr #29
    e37c:	andeq	lr, r3, r4, ror lr
    e380:	andeq	r8, r1, sl, lsl #11
    e384:	andeq	r8, r1, lr, asr #10
    e388:	andeq	lr, r3, r0, asr #27
    e38c:	muleq	r1, r8, r2
    e390:	muleq	r1, sl, r2
    e394:	andeq	r8, r1, r0, lsr #7
    e398:	andeq	r0, r0, r8, ror r2
    e39c:	andeq	r8, r1, r0, lsr #5
    e3a0:	andeq	r8, r1, r4, ror r2
    e3a4:	andeq	r8, r1, r8, lsl r3
    e3a8:	andeq	r8, r1, sl, asr #5
    e3ac:	muleq	r1, r2, r2
    e3b0:	andeq	r8, r1, sl, lsl #4
    e3b4:			; <UNDEFINED> instruction: 0x000183b2
    e3b8:	andeq	r8, r1, r0, lsl #7
    e3bc:	strdeq	r8, [r1], -r2
    e3c0:	andeq	r7, r1, r2, ror pc
    e3c4:	cfstrsmi	mvf11, [lr], {112}	; 0x70
    e3c8:			; <UNDEFINED> instruction: 0x600cf8bd
    e3cc:	ldrbtmi	r4, [ip], #-3341	; 0xfffff2f3
    e3d0:	tstcs	r0, r1, lsl #2
    e3d4:	msrcs	CPSR_s, #192, 16	; 0xc00000
    e3d8:	addvc	r2, r6, #144, 4
    e3dc:	tstcs	r3, #128, 16	; 0x800000	; <UNPREDICTABLE>
    e3e0:			; <UNDEFINED> instruction: 0xf8802200
    e3e4:	tstcs	r1, r1, lsl r3
    e3e8:	tstcs	r2, #128, 16	; 0x800000	; <UNPREDICTABLE>
    e3ec:	subvs	r4, r3, r2, lsr #12
    e3f0:	bmi	164978 <fputs@plt+0x160e78>
    e3f4:	ldrbtmi	fp, [sl], #-3184	; 0xfffff390
    e3f8:			; <UNDEFINED> instruction: 0xf7f56800
    e3fc:	svclt	0x0000ba89
    e400:	muleq	r2, sl, r9
    e404:	andeq	r0, r0, r4, ror r2
    e408:	andeq	r8, r1, r2, lsl #3
    e40c:	svcmi	0x00f0e92d
    e410:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    e414:			; <UNDEFINED> instruction: 0xf8df8b06
    e418:			; <UNDEFINED> instruction: 0xf8df28a8
    e41c:	ldrbtmi	r3, [sl], #-2216	; 0xfffff758
    e420:	stmiami	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e424:	ldrbtmi	fp, [ip], #-143	; 0xffffff71
    e428:	ldmpl	r3, {r0, r1, r2, sl, ip, pc}^
    e42c:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e430:	movwls	r6, #55323	; 0xd81b
    e434:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e438:	tstcs	r1, fp, lsl #24
    e43c:	strcs	r5, [r0], #-2215	; 0xfffff759
    e440:	stmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e444:	ldrbtmi	r9, [sl], #-5
    e448:			; <UNDEFINED> instruction: 0xf7f56838
    e44c:			; <UNDEFINED> instruction: 0x6c2bea64
    e450:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e454:	ldrbtmi	r9, [r9], #-1033	; 0xfffffbf7
    e458:	mcr	6, 0, r4, cr10, cr8, {0}
    e45c:			; <UNDEFINED> instruction: 0xf7f53a10
    e460:	stmdacs	r0, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
    e464:	mvnshi	pc, #0
    e468:			; <UNDEFINED> instruction: 0xf8dfaa0c
    e46c:			; <UNDEFINED> instruction: 0xf8df386c
    e470:	strmi	r9, [r0], ip, ror #16
    e474:	bcs	fe449ca0 <fputs@plt+0xfe4461a0>
    e478:	ldrbtmi	sl, [fp], #-2569	; 0xfffff5f7
    e47c:	mcr	4, 0, r4, cr9, cr9, {7}
    e480:	ssatmi	r2, #27, r0, lsl #20
    e484:			; <UNDEFINED> instruction: 0xf5039306
    e488:	stmib	sp, {r0, r1, r3, r6, r7, r8, r9, sp, lr}^
    e48c:			; <UNDEFINED> instruction: 0xf5094302
    e490:	movwls	r6, #17355	; 0x43cb
    e494:	bne	fe449d00 <fputs@plt+0xfe446200>
    e498:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx3
    e49c:	andcs	r0, sl, #16, 20	; 0x10000
    e4a0:	b	fcc47c <fputs@plt+0xfc897c>
    e4a4:	vsub.i8	d18, d0, d0
    e4a8:			; <UNDEFINED> instruction: 0xf8df8365
    e4ac:	bge	294584 <fputs@plt+0x290a84>
    e4b0:	stmdals	r9, {r1, r8, r9, fp, ip, pc}
    e4b4:	movwcc	r4, #5241	; 0x1479
    e4b8:			; <UNDEFINED> instruction: 0xf7f59302
    e4bc:	stmdacs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    e4c0:			; <UNDEFINED> instruction: 0xf8dfd0e8
    e4c4:	stcge	8, cr3, [fp, #-128]	; 0xffffff80
    e4c8:	blcc	a60c <fputs@plt+0x6b0c>
    e4cc:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    e4d0:	cdp	0, 0, cr9, cr8, cr9, {0}
    e4d4:			; <UNDEFINED> instruction: 0xf8df3a10
    e4d8:	ldrbtmi	r3, [fp], #-2064	; 0xfffff7f0
    e4dc:	bcc	fe449d04 <fputs@plt+0xfe446204>
    e4e0:	bne	449d48 <fputs@plt+0x446248>
    e4e4:			; <UNDEFINED> instruction: 0xf7f5462a
    e4e8:	strmi	lr, [r4], -ip, asr #20
    e4ec:	sbcsle	r2, r1, r0, lsl #16
    e4f0:	blcs	8ec504 <fputs@plt+0x8e8a04>
    e4f4:	cdpcs	0, 0, cr13, cr3, cr14, {6}
    e4f8:	ldm	pc, {r1, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    e4fc:	strbvs	pc, [r5, #-6]	; <UNPREDICTABLE>
    e500:	blls	197fcc <fputs@plt+0x1944cc>
    e504:	andcs	r2, r5, #40, 12	; 0x2800000
    e508:	svceq	0x000cf1bb
    e50c:	andeq	pc, r0, pc, asr #32
    e510:			; <UNDEFINED> instruction: 0xf8d39009
    e514:			; <UNDEFINED> instruction: 0xf04f1b58
    e518:	svclt	0x000c0300
    e51c:	strcs	r2, [r6, -lr, lsl #14]
    e520:			; <UNDEFINED> instruction: 0xf101fb06
    e524:	strmi	r9, [lr], #-3587	; 0xfffff1fd
    e528:	movwcs	lr, #35270	; 0x89c6
    e52c:	blls	dfddc <fputs@plt+0xdc2dc>
    e530:			; <UNDEFINED> instruction: 0xf8df505f
    e534:	ldrhtvs	r1, [r4], #-120	; 0xffffff88
    e538:			; <UNDEFINED> instruction: 0xf7f54479
    e53c:	strmi	lr, [r4], -r2, lsr #20
    e540:	adcle	r2, r7, r0, lsl #16
    e544:	blcs	8ec5d8 <fputs@plt+0x8e8ad8>
    e548:			; <UNDEFINED> instruction: 0xf1bbd0a4
    e54c:			; <UNDEFINED> instruction: 0xf0000f04
    e550:			; <UNDEFINED> instruction: 0xf8df80b4
    e554:	ldrbtmi	r6, [lr], #-1948	; 0xfffff864
    e558:	blcc	1a4c8b8 <fputs@plt+0x1a48db8>
    e55c:	blcs	11d16c <fputs@plt+0x11966c>
    e560:	sbcshi	pc, r4, #64, 4
    e564:			; <UNDEFINED> instruction: 0x178cf8df
    e568:	strtmi	r2, [sl], -r0
    e56c:	ldrbtmi	r9, [r9], #-9
    e570:	b	1cc54c <fputs@plt+0x1c8a4c>
    e574:	addle	r2, sp, r0, lsl #16
    e578:	blcs	8ec58c <fputs@plt+0x8e8a8c>
    e57c:	strcs	sp, [r4], -sl, lsl #1
    e580:	strcc	r2, [r1], -r0
    e584:	str	r9, [fp, r9]!
    e588:			; <UNDEFINED> instruction: 0xf8df4602
    e58c:			; <UNDEFINED> instruction: 0xf8df176c
    e590:	ldrbtmi	r0, [r9], #-1900	; 0xfffff894
    e594:			; <UNDEFINED> instruction: 0xf7fd4478
    e598:			; <UNDEFINED> instruction: 0xf1b0fb5f
    e59c:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    e5a0:			; <UNDEFINED> instruction: 0xf1bb8343
    e5a4:	eorle	r0, r1, sl, lsl #30
    e5a8:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
    e5ac:	strtmi	r2, [sl], -r0
    e5b0:	ldrbtmi	r9, [r9], #-9
    e5b4:	stmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e5b8:	stmdacs	r0, {r2, r9, sl, lr}
    e5bc:	svcge	0x006af43f
    e5c0:	blcs	8ec5d4 <fputs@plt+0x8e8ad4>
    e5c4:	svcge	0x0066f43f
    e5c8:	mvnscc	pc, #-1073741822	; 0xc0000002
    e5cc:	ldmdale	r8!, {r0, r1, r3, r8, r9, fp, sp}
    e5d0:			; <UNDEFINED> instruction: 0xf013e8df
    e5d4:			; <UNDEFINED> instruction: 0x01bc01d4
    e5d8:	adcseq	r0, r7, sp, ror #3
    e5dc:			; <UNDEFINED> instruction: 0x0180019e
    e5e0:	teqeq	r9, r0, ror #2
    e5e4:	eorseq	r0, r7, r4, lsl r1
    e5e8:	ldrsbeq	r0, [r8], #8
    e5ec:			; <UNDEFINED> instruction: 0x4714f8df
    e5f0:			; <UNDEFINED> instruction: 0xf8df2101
    e5f4:	ldrbtmi	r2, [ip], #-1812	; 0xfffff8ec
    e5f8:	ldrdeq	pc, [r0], -sl
    e5fc:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
    e600:	eorvs	r4, r3, fp, lsl #8
    e604:	stmib	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e608:			; <UNDEFINED> instruction: 0x2700f8df
    e60c:	andcs	r2, r0, r8, lsr #2
    e610:	strcs	r4, [ip], #-1146	; 0xfffffb86
    e614:			; <UNDEFINED> instruction: 0xf8d29009
    e618:	mrrcne	11, 5, r3, lr, cr8
    e61c:	blvs	164c92c <fputs@plt+0x1648e2c>
    e620:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
    e624:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    e628:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    e62c:	ldrbmi	pc, [r8], -r3, asr #17	; <UNPREDICTABLE>
    e630:	stmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e634:			; <UNDEFINED> instruction: 0xf43f2800
    e638:	stmdavc	r3, {r0, r2, r3, r5, r8, r9, sl, fp, sp, pc}
    e63c:			; <UNDEFINED> instruction: 0xf43f2b23
    e640:	andcs	sl, r0, r9, lsr #30
    e644:	bne	fe449eac <fputs@plt+0xfe4463ac>
    e648:	andls	r4, r9, sl, lsr #12
    e64c:	ldmib	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e650:	stmdacs	r0, {r2, r9, sl, lr}
    e654:	svcge	0x001ef43f
    e658:	blcs	8ec66c <fputs@plt+0x8e8b6c>
    e65c:	svcge	0x001af43f
    e660:	svceq	0x0004f1bb
    e664:	adcshi	pc, r0, r0, asr #32
    e668:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    e66c:	strtmi	r2, [r0], -r4, lsl #4
    e670:			; <UNDEFINED> instruction: 0xf7f54479
    e674:	stmdacs	r0, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
    e678:	rsbhi	pc, r5, #64	; 0x40
    e67c:			; <UNDEFINED> instruction: 0x4698f8df
    e680:	stceq	0, cr15, [r8], #-316	; 0xfffffec4
    e684:			; <UNDEFINED> instruction: 0x1694f8df
    e688:	ldrbtmi	r4, [ip], #-1578	; 0xfffff9d6
    e68c:	strbtne	pc, [r5], -r0, asr #4	; <UNPREDICTABLE>
    e690:	smlsdxcs	r0, r9, r4, r4
    e694:	blcc	164c9ec <fputs@plt+0x1648eec>
    e698:	blx	3326c6 <fputs@plt+0x32ebc6>
    e69c:			; <UNDEFINED> instruction: 0xf5034303
    e6a0:	stmib	r3, {r0, r1, r3, r6, r7, r8, r9, sp, lr}^
    e6a4:			; <UNDEFINED> instruction: 0xf7f56708
    e6a8:	strmi	lr, [r4], -ip, ror #18
    e6ac:			; <UNDEFINED> instruction: 0xf43f2800
    e6b0:	stmdavc	r3, {r0, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    e6b4:			; <UNDEFINED> instruction: 0xf43f2b23
    e6b8:	andcs	sl, r0, #3792	; 0xed0
    e6bc:	ldrmi	r4, [r1], -r0, lsr #12
    e6c0:			; <UNDEFINED> instruction: 0x665cf8df
    e6c4:	svc	0x00a6f7f4
    e6c8:			; <UNDEFINED> instruction: 0x1658f8df
    e6cc:	ldrbtmi	r2, [lr], #-808	; 0xfffffcd8
    e6d0:	strcs	r4, [r0], #-1145	; 0xfffffb87
    e6d4:			; <UNDEFINED> instruction: 0xf8d19409
    e6d8:	blx	d9442 <fputs@plt+0xd5942>
    e6dc:	andcc	r1, r1, #134217728	; 0x8000000
    e6e0:	blcs	164c9ec <fputs@plt+0x1648eec>
    e6e4:			; <UNDEFINED> instruction: 0x462a4631
    e6e8:	ldrbtmi	pc, [r4], -r3, asr #17	; <UNPREDICTABLE>
    e6ec:	strtmi	r4, [r0], -r7, lsl #12
    e6f0:	ldrbtvc	pc, [r0], -r3, asr #17	; <UNPREDICTABLE>
    e6f4:	stmdb	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e6f8:			; <UNDEFINED> instruction: 0xf43f2800
    e6fc:	stmdavc	r3, {r0, r1, r3, r6, r7, r9, sl, fp, sp, pc}
    e700:			; <UNDEFINED> instruction: 0xf43f2b23
    e704:	strtmi	sl, [sl], -r7, asr #29
    e708:			; <UNDEFINED> instruction: 0x46204631
    e70c:			; <UNDEFINED> instruction: 0xf7f59409
    e710:	stmdacs	r0, {r3, r4, r5, r8, fp, sp, lr, pc}
    e714:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {1}
    e718:	blcs	8ec72c <fputs@plt+0x8e8c2c>
    e71c:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {1}
    e720:			; <UNDEFINED> instruction: 0x46204631
    e724:	strls	r4, [r9], #-1578	; 0xfffff9d6
    e728:	stmdb	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e72c:			; <UNDEFINED> instruction: 0xf43f2800
    e730:	stmdavc	r3, {r0, r4, r5, r7, r9, sl, fp, sp, pc}
    e734:			; <UNDEFINED> instruction: 0xf43f2b23
    e738:			; <UNDEFINED> instruction: 0xf04faead
    e73c:	strcs	r0, [r6], -r4, lsl #22
    e740:			; <UNDEFINED> instruction: 0xf8dfe71e
    e744:			; <UNDEFINED> instruction: 0x232825e4
    e748:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    e74c:	ldrbtmi	r2, [sl], #-0
    e750:			; <UNDEFINED> instruction: 0xf5022711
    e754:	ldrbtmi	r6, [r9], #-1739	; 0xfffff935
    e758:	blcs	164caa8 <fputs@plt+0x1648fa8>
    e75c:	blx	f278a <fputs@plt+0xeec8a>
    e760:	strtmi	pc, [sl], -r2, lsl #6
    e764:			; <UNDEFINED> instruction: 0x0c03eb06
    e768:			; <UNDEFINED> instruction: 0xf8cc50f7
    e76c:			; <UNDEFINED> instruction: 0xf7f54004
    e770:	strmi	lr, [r4], -r8, lsl #18
    e774:			; <UNDEFINED> instruction: 0xf43f2800
    e778:	stmdavc	r3, {r0, r2, r3, r7, r9, sl, fp, sp, pc}
    e77c:			; <UNDEFINED> instruction: 0xf47f2b23
    e780:			; <UNDEFINED> instruction: 0xe687af73
    e784:	streq	pc, [r8, #2271]!	; 0x8df
    e788:			; <UNDEFINED> instruction: 0xf8df4622
    e78c:	ldrbtmi	r1, [r8], #-1448	; 0xfffffa58
    e790:	rscscc	r4, r0, r9, ror r4
    e794:	blx	184c790 <fputs@plt+0x1848c90>
    e798:	ldrcc	pc, [ip, #2271]	; 0x8df
    e79c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    e7a0:	bleq	1a4cab4 <fputs@plt+0x1a48fb4>
    e7a4:	rsbshi	pc, r3, #192, 4
    e7a8:	ldrne	pc, [r0, #2271]	; 0x8df
    e7ac:	strtmi	r2, [sl], -r0
    e7b0:	ldrbtmi	r9, [r9], #-9
    e7b4:	stmia	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e7b8:	stmdacs	r0, {r2, r9, sl, lr}
    e7bc:	mcrge	4, 3, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    e7c0:	blcs	8ec854 <fputs@plt+0x8e8d54>
    e7c4:	mcrge	4, 3, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    e7c8:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    e7cc:			; <UNDEFINED> instruction: 0xf8d3447b
    e7d0:	blcc	5d578 <fputs@plt+0x59a78>
    e7d4:	vqdmulh.s<illegal width 8>	d2, d0, d5
    e7d8:	andge	r8, r2, #1342177286	; 0x50000006
    e7dc:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    e7e0:			; <UNDEFINED> instruction: 0x4710441a
    e7e4:	andeq	r0, r0, sp, ror #5
    e7e8:	andeq	r0, r0, r7, asr #5
    e7ec:	andeq	r0, r0, r7, lsl #5
    e7f0:	andeq	r0, r0, r9, lsr r2
    e7f4:	strdeq	r0, [r0], -r9
    e7f8:			; <UNDEFINED> instruction: 0xfffffd1f
    e7fc:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    e800:	strtmi	r2, [r0], -r6, lsl #4
    e804:			; <UNDEFINED> instruction: 0xf7f54479
    e808:	stmdacs	r0, {r1, r2, r5, r8, fp, sp, lr, pc}
    e80c:	andhi	pc, r4, #0
    e810:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
    e814:	andcs	r4, r6, #32, 12	; 0x2000000
    e818:			; <UNDEFINED> instruction: 0xf7f54479
    e81c:	stmdacs	r0, {r2, r3, r4, r8, fp, sp, lr, pc}
    e820:	eorshi	pc, sl, #64	; 0x40
    e824:	strmi	pc, [r4, #-2271]!	; 0xfffff721
    e828:			; <UNDEFINED> instruction: 0xf8df462a
    e82c:	strcs	r1, [r2], -r4, lsr #10
    e830:	andls	r4, r9, ip, ror r4
    e834:			; <UNDEFINED> instruction: 0xf8c44479
    e838:			; <UNDEFINED> instruction: 0xf7f56b64
    e83c:	strmi	lr, [r4], -r2, lsr #17
    e840:			; <UNDEFINED> instruction: 0xd1bd2800
    e844:			; <UNDEFINED> instruction: 0xf8dfe626
    e848:	strtmi	r6, [r0], -ip, lsl #10
    e84c:	andcs	r2, r0, #40, 6	; 0xa0000000
    e850:			; <UNDEFINED> instruction: 0xf04f447e
    e854:			; <UNDEFINED> instruction: 0xf5060e0f
    e858:	ldrmi	r6, [r1], -fp, asr #25
    e85c:	blmi	164cbbc <fputs@plt+0x16490bc>
    e860:	vqrdmulh.s<illegal width 8>	d15, d4, d3
    e864:	streq	lr, [r3, -ip, lsl #22]
    e868:	and	pc, r3, ip, asr #16
    e86c:	mrc	7, 6, APSR_nzcv, cr2, cr4, {7}
    e870:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    e874:	strtmi	r2, [sl], -r0, lsl #6
    e878:	mvnsvs	r4, r9, ror r4
    e87c:			; <UNDEFINED> instruction: 0x461861b8
    e880:	movwls	r3, #37889	; 0x9401
    e884:	blmi	164cba4 <fputs@plt+0x16490a4>
    e888:	ldmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e88c:	stmdacs	r0, {r2, r9, sl, lr}
    e890:	ldrb	sp, [pc, #406]!	; ea2e <fputs@plt+0xaf2e>
    e894:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    e898:	andcs	r2, r0, r8, lsr #12
    e89c:	stceq	0, cr15, [sp], {79}	; 0x4f
    e8a0:	andls	r4, r9, fp, ror r4
    e8a4:	bicvs	pc, fp, #12582912	; 0xc00000
    e8a8:	strcs	pc, [r0, #-2259]	; 0xfffff72d
    e8ac:			; <UNDEFINED> instruction: 0xf8c31c51
    e8b0:	blx	193cba <fputs@plt+0x1901ba>
    e8b4:			; <UNDEFINED> instruction: 0xf8dff602
    e8b8:	strtmi	r1, [sl], -r8, lsr #9
    e8bc:	ldmibne	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    e8c0:	andgt	pc, r6, r3, asr #16
    e8c4:			; <UNDEFINED> instruction: 0xf7f5607c
    e8c8:			; <UNDEFINED> instruction: 0x4604e85c
    e8cc:			; <UNDEFINED> instruction: 0xf47f2800
    e8d0:	ldrb	sl, [pc, #3959]	; f84f <fputs@plt+0xbd4f>
    e8d4:	strvs	pc, [ip], #2271	; 0x8df
    e8d8:			; <UNDEFINED> instruction: 0x23284620
    e8dc:	ldrbtmi	r2, [lr], #-512	; 0xfffffe00
    e8e0:	cdpeq	0, 0, cr15, cr10, cr15, {2}
    e8e4:	cfstr64vs	mvdx15, [fp], {6}
    e8e8:			; <UNDEFINED> instruction: 0xf8d64611
    e8ec:	blx	e1656 <fputs@plt+0xddb56>
    e8f0:	bl	34b508 <fputs@plt+0x347a08>
    e8f4:			; <UNDEFINED> instruction: 0xf84c0703
    e8f8:			; <UNDEFINED> instruction: 0xf7f4e003
    e8fc:			; <UNDEFINED> instruction: 0xf8dfee8c
    e900:	movwcs	r1, #1128	; 0x468
    e904:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    e908:			; <UNDEFINED> instruction: 0x61b861fb
    e90c:			; <UNDEFINED> instruction: 0xe7b74618
    e910:	ldrbvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e914:			; <UNDEFINED> instruction: 0x23284620
    e918:	ldrbtmi	r2, [lr], #-512	; 0xfffffe00
    e91c:	cdpeq	0, 1, cr15, cr0, cr15, {2}
    e920:	cfstr64vs	mvdx15, [fp], {6}
    e924:			; <UNDEFINED> instruction: 0xf8d64611
    e928:	blx	e1692 <fputs@plt+0xddb92>
    e92c:	bl	34b544 <fputs@plt+0x347a44>
    e930:			; <UNDEFINED> instruction: 0xf84c0703
    e934:			; <UNDEFINED> instruction: 0xf7f4e003
    e938:			; <UNDEFINED> instruction: 0xf8dfee6e
    e93c:	movwcs	r1, #1076	; 0x434
    e940:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    e944:	teqvs	r8, fp, ror r1
    e948:			; <UNDEFINED> instruction: 0xe7994618
    e94c:	strtmi	r2, [r0], -r0, lsl #4
    e950:			; <UNDEFINED> instruction: 0xf7f44611
    e954:			; <UNDEFINED> instruction: 0xf8dfee60
    e958:			; <UNDEFINED> instruction: 0x462a341c
    e95c:			; <UNDEFINED> instruction: 0x4601447b
    e960:	blne	184cb74 <fputs@plt+0x1849074>
    e964:	ldrne	pc, [r0], #-2271	; 0xfffff721
    e968:	andls	r2, r9, r0
    e96c:			; <UNDEFINED> instruction: 0xf7f54479
    e970:	strmi	lr, [r4], -r8, lsl #16
    e974:			; <UNDEFINED> instruction: 0xf47f2800
    e978:	str	sl, [fp, #3875]	; 0xf23
    e97c:			; <UNDEFINED> instruction: 0x462248ff
    e980:	ldrbtmi	r4, [r8], #-2559	; 0xfffff601
    e984:	addscc	r4, ip, r9, ror r4
    e988:			; <UNDEFINED> instruction: 0xf966f7fd
    e98c:	ldmibmi	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
    e990:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    e994:			; <UNDEFINED> instruction: 0x46044479
    e998:			; <UNDEFINED> instruction: 0xf8c32000
    e99c:	andls	r4, r9, ip, asr fp
    e9a0:	svc	0x00eef7f4
    e9a4:	stmdacs	r0, {r2, r9, sl, lr}
    e9a8:	svcge	0x000af47f
    e9ac:	andcs	lr, r0, #478150656	; 0x1c800000
    e9b0:	ldrmi	r4, [r1], -r0, lsr #12
    e9b4:	mcr	7, 1, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
    e9b8:			; <UNDEFINED> instruction: 0x462a4bf4
    e9bc:			; <UNDEFINED> instruction: 0x4601447b
    e9c0:	sbclt	r2, r9, #0
    e9c4:	blne	18ccc58 <fputs@plt+0x18c9158>
    e9c8:	strdls	r4, [r9], -r1
    e9cc:			; <UNDEFINED> instruction: 0xf7f44479
    e9d0:			; <UNDEFINED> instruction: 0x4604efd8
    e9d4:			; <UNDEFINED> instruction: 0xf47f2800
    e9d8:	ldrb	sl, [fp, #-3827]	; 0xfffff10d
    e9dc:	blne	164cd48 <fputs@plt+0x1649248>
    e9e0:	andcs	r2, r4, #40, 12	; 0x2800000
    e9e4:			; <UNDEFINED> instruction: 0xf1bb2300
    e9e8:			; <UNDEFINED> instruction: 0xf04f0f0c
    e9ec:	blx	18e9f6 <fputs@plt+0x18aef6>
    e9f0:	mvflss	f7, f1
    e9f4:	strcs	fp, [lr, -ip, lsl #30]
    e9f8:	andls	r2, r9, r6, lsl #14
    e9fc:	stmib	r6, {r1, r2, r3, sl, lr}^
    ea00:	strtmi	r2, [sl], -r8, lsl #6
    ea04:	subspl	r9, pc, r4, lsl #22
    ea08:	rsbsvs	r4, r4, r2, ror #19
    ea0c:			; <UNDEFINED> instruction: 0xf7f44479
    ea10:			; <UNDEFINED> instruction: 0x4604efb8
    ea14:			; <UNDEFINED> instruction: 0xf47f2800
    ea18:	ldr	sl, [fp, #-3477]!	; 0xfffff26b
    ea1c:			; <UNDEFINED> instruction: 0x262849de
    ea20:	svceq	0x000cf1bb
    ea24:	andeq	pc, r4, #79	; 0x4f
    ea28:			; <UNDEFINED> instruction: 0xf04f4479
    ea2c:			; <UNDEFINED> instruction: 0xf5010300
    ea30:	svclt	0x000867cb
    ea34:	stceq	0, cr15, [lr], {79}	; 0x4f
    ea38:	blne	164cd84 <fputs@plt+0x1649284>
    ea3c:			; <UNDEFINED> instruction: 0xf04fbf18
    ea40:	andcs	r0, r0, r6, lsl #24
    ea44:	blx	1b2a72 <fputs@plt+0x1aef72>
    ea48:	ldmdane	lr!, {r0, r8, ip, sp, lr, pc}^
    ea4c:	movwcs	lr, #35270	; 0x89c6
    ea50:			; <UNDEFINED> instruction: 0xf847462a
    ea54:	ldmibmi	r1, {r0, lr, pc}^
    ea58:	ldrbtmi	r6, [r9], #-116	; 0xffffff8c
    ea5c:	svc	0x0090f7f4
    ea60:	stmdacs	r0, {r2, r9, sl, lr}
    ea64:	cfstrdge	mvd15, [lr, #-508]!	; 0xfffffe04
    ea68:	bmi	ff387ec0 <fputs@plt+0xff3843c0>
    ea6c:	stceq	0, cr15, [r8], #-316	; 0xfffffec4
    ea70:			; <UNDEFINED> instruction: 0xf04f49cc
    ea74:	ldrbtmi	r0, [sl], #-3589	; 0xfffff1fb
    ea78:			; <UNDEFINED> instruction: 0xf5022601
    ea7c:	ldrbtmi	r6, [r9], #-971	; 0xfffffc35
    ea80:	blcs	164cdd0 <fputs@plt+0x16492d0>
    ea84:	andls	r2, r9, r0
    ea88:	stc2	11, cr15, [r2], {12}	; <UNPREDICTABLE>
    ea8c:			; <UNDEFINED> instruction: 0xf843462a
    ea90:	strbtmi	lr, [r3], #-12
    ea94:	subsvs	r2, ip, r0, lsl #14
    ea98:	strvs	lr, [r8, -r3, asr #19]
    ea9c:	svc	0x0070f7f4
    eaa0:	stmdacs	r0, {r2, r9, sl, lr}
    eaa4:	cfstrdge	mvd15, [lr, #-508]	; 0xfffffe04
    eaa8:	bmi	ff007e80 <fputs@plt+0xff004380>
    eaac:	stceq	0, cr15, [r8], #-316	; 0xfffffec4
    eab0:			; <UNDEFINED> instruction: 0x200049be
    eab4:			; <UNDEFINED> instruction: 0xf04f447a
    eab8:			; <UNDEFINED> instruction: 0xf5020e04
    eabc:	ldrbtmi	r6, [r9], #-971	; 0xfffffc35
    eac0:	blcs	164ce10 <fputs@plt+0x1649310>
    eac4:	andls	r2, r9, r0, lsl #12
    eac8:	stc2	11, cr15, [r2], {12}	; <UNPREDICTABLE>
    eacc:	ldrb	r4, [lr, sl, lsr #12]
    ead0:			; <UNDEFINED> instruction: 0x26284bb7
    ead4:			; <UNDEFINED> instruction: 0xf04f2000
    ead8:	ldrbtmi	r0, [fp], #-3074	; 0xfffff3fe
    eadc:			; <UNDEFINED> instruction: 0xf5039009
    eae0:			; <UNDEFINED> instruction: 0xf8d363cb
    eae4:	cfldr64ne	mvdx2, [r1], {-0}
    eae8:	strne	pc, [r0, #-2243]	; 0xfffff73d
    eaec:			; <UNDEFINED> instruction: 0xf602fb06
    eaf0:			; <UNDEFINED> instruction: 0x462a49b0
    eaf4:	ldmibne	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    eaf8:	andgt	pc, r6, r3, asr #16
    eafc:			; <UNDEFINED> instruction: 0xf7f4607c
    eb00:	strmi	lr, [r4], -r0, asr #30
    eb04:			; <UNDEFINED> instruction: 0xf47f2800
    eb08:	strb	sl, [r3], #3357	; 0xd1d
    eb0c:	strtmi	r2, [r0], -r0, lsl #4
    eb10:			; <UNDEFINED> instruction: 0xf7f44611
    eb14:			; <UNDEFINED> instruction: 0xf8d6ed80
    eb18:			; <UNDEFINED> instruction: 0x23282b58
    eb1c:	blx	e11be <fputs@plt+0xdd6be>
    eb20:	ldrbtmi	r6, [r9], #-770	; 0xfffffcfe
    eb24:			; <UNDEFINED> instruction: 0xf8c63201
    eb28:			; <UNDEFINED> instruction: 0x462a2b58
    eb2c:	andcs	r4, r0, r4, lsl #12
    eb30:	ldrbtmi	pc, [r0], -r3, asr #17	; <UNPREDICTABLE>
    eb34:	ldrbteq	pc, [r4], -r3, asr #17	; <UNPREDICTABLE>
    eb38:			; <UNDEFINED> instruction: 0xf7f49009
    eb3c:	stmdacs	r0, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    eb40:	cfldrsge	mvf15, [sl, #-508]	; 0xfffffe04
    eb44:	ldmibmi	sp, {r1, r2, r5, r7, sl, sp, lr, pc}
    eb48:	strtmi	r2, [r0], -r5, lsl #4
    eb4c:			; <UNDEFINED> instruction: 0xf7f44479
    eb50:	stmdacs	r0, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
    eb54:	ldmibmi	sl, {r0, r3, r6, r8, ip, lr, pc}
    eb58:	strtmi	r2, [sl], -r8, lsr #8
    eb5c:	ldrtvc	pc, [r1], pc, asr #8	; <UNPREDICTABLE>
    eb60:	smlsdxcs	r0, r9, r4, r4
    eb64:			; <UNDEFINED> instruction: 0xf8d19009
    eb68:	blx	11d8d2 <fputs@plt+0x119dd2>
    eb6c:	ldmibmi	r5, {r0, r1, r8, r9, ip}
    eb70:	ldr	r4, [r4, #1145]	; 0x479
    eb74:	ldrbtmi	r4, [ip], #-3220	; 0xfffff36c
    eb78:	blcc	174ced0 <fputs@plt+0x17493d0>
    eb7c:	rsbsle	r2, r4, r0, lsl #22
    eb80:			; <UNDEFINED> instruction: 0x21014a92
    eb84:	ldrdeq	pc, [r0], -sl
    eb88:			; <UNDEFINED> instruction: 0xf7f4447a
    eb8c:	bmi	fe44a6a4 <fputs@plt+0xfe446ba4>
    eb90:	blcc	184cde8 <fputs@plt+0x18492e8>
    eb94:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    eb98:	ldrdeq	pc, [r0], -sl
    eb9c:	mrc	7, 5, APSR_nzcv, cr10, cr4, {7}
    eba0:			; <UNDEFINED> instruction: 0xf8b44a8c
    eba4:	tstcs	r1, r2, ror #22
    eba8:			; <UNDEFINED> instruction: 0xf8da447a
    ebac:			; <UNDEFINED> instruction: 0xf7f40000
    ebb0:			; <UNDEFINED> instruction: 0xf8b4eeb2
    ebb4:			; <UNDEFINED> instruction: 0xf8943b62
    ebb8:			; <UNDEFINED> instruction: 0xf8d42b60
    ebbc:			; <UNDEFINED> instruction: 0xf8d41b5c
    ebc0:			; <UNDEFINED> instruction: 0x9c050b64
    ebc4:			; <UNDEFINED> instruction: 0xf7ff9400
    ebc8:	bmi	fe10ce6c <fputs@plt+0xfe10936c>
    ebcc:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
    ebd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ebd4:	subsmi	r9, sl, sp, lsl #22
    ebd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ebdc:	andcs	sp, r0, r3, asr #2
    ebe0:	ldc	0, cr11, [sp], #60	; 0x3c
    ebe4:	pop	{r1, r2, r8, r9, fp, pc}
    ebe8:	ldmdbmi	ip!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    ebec:	strtmi	r2, [r0], -r5, lsl #4
    ebf0:			; <UNDEFINED> instruction: 0xf7f44479
    ebf4:	stmdacs	r0, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
    ebf8:	ldfmip	f5, [r9], #-272	; 0xfffffef0
    ebfc:	stceq	0, cr15, [r8], #-316	; 0xfffffec4
    ec00:			; <UNDEFINED> instruction: 0x462a4978
    ec04:	uxtabcs	r4, ip, ip, ror #8
    ec08:	smlsdxcs	r0, r9, r4, r4
    ec0c:	blcc	164cf64 <fputs@plt+0x1649464>
    ec10:	blx	332c3e <fputs@plt+0x32f13e>
    ec14:	strb	r4, [r2, #-771]	; 0xfffffcfd
    ec18:			; <UNDEFINED> instruction: 0x462a4c73
    ec1c:			; <UNDEFINED> instruction: 0x26014973
    ec20:	andls	r4, r9, ip, ror r4
    ec24:			; <UNDEFINED> instruction: 0xe6064479
    ec28:	tstcs	r1, r7, lsl #26
    ec2c:	bmi	1c60df4 <fputs@plt+0x1c5d2f4>
    ec30:	bcc	44a4a0 <fputs@plt+0x4469a0>
    ec34:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    ec38:	cfstrsls	mvf9, [r2], {1}
    ec3c:	stmdavs	r0, {sl, ip, pc}
    ec40:	mcr	7, 3, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    ec44:			; <UNDEFINED> instruction: 0xf7f42001
    ec48:	mrc	15, 0, lr, cr10, cr8, {1}
    ec4c:	bmi	1a9d494 <fputs@plt+0x1a99994>
    ec50:	ldrbtmi	r4, [sl], #-2151	; 0xfffff799
    ec54:	tstcs	r1, r7, lsl #24
    ec58:	stmdavs	r0, {r5, fp, ip, lr}
    ec5c:	mrc	7, 2, APSR_nzcv, cr10, cr4, {7}
    ec60:			; <UNDEFINED> instruction: 0xf7f42001
    ec64:			; <UNDEFINED> instruction: 0xf7f4ef2a
    ec68:	stmdami	r4!, {r1, r6, r9, sl, fp, sp, lr, pc}^
    ec6c:	blmi	18174bc <fputs@plt+0x18139bc>
    ec70:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    ec74:	stmiapl	r3!, {r0, r1, r2, sl, fp, ip, pc}^
    ec78:			; <UNDEFINED> instruction: 0xf7f4681b
    ec7c:	andcs	lr, r1, sl, ror #27
    ec80:	svc	0x001af7f4
    ec84:			; <UNDEFINED> instruction: 0x46234a5e
    ec88:	ldrbtmi	r4, [sl], #-2137	; 0xfffff7a7
    ec8c:	bmi	1788c1c <fputs@plt+0x178511c>
    ec90:	ldmdami	r7, {r0, r1, r5, r9, sl, lr}^
    ec94:			; <UNDEFINED> instruction: 0xe7dd447a
    ec98:	andscs	r4, r4, #5963776	; 0x5b0000
    ec9c:	tstcs	r1, r4, asr fp
    eca0:			; <UNDEFINED> instruction: 0xe7e74478
    eca4:	andcs	r4, r0, r9, asr r9
    eca8:	andls	r4, r9, sl, lsr #12
    ecac:			; <UNDEFINED> instruction: 0xf7f44479
    ecb0:	strmi	lr, [r4], -r8, ror #28
    ecb4:			; <UNDEFINED> instruction: 0xf47f2800
    ecb8:			; <UNDEFINED> instruction: 0xf7ffac45
    ecbc:	svclt	0x0000bbeb
    ecc0:	andeq	sp, r2, sl, asr #18
    ecc4:	andeq	r0, r0, r0, ror r2
    ecc8:	andeq	sp, r2, r2, asr #18
    eccc:	andeq	r0, r0, r4, ror r2
    ecd0:	andeq	r8, r1, r2, ror r2
    ecd4:	andeq	sl, r1, sl, asr #22
    ecd8:	andeq	lr, r3, sl, lsl #21
    ecdc:	andeq	lr, r3, r8, lsl #21
    ece0:	andeq	r4, r1, ip, asr fp
    ece4:	andeq	r4, r1, r6, asr #22
    ece8:	andeq	r4, r1, sl, lsr fp
    ecec:	ldrdeq	r4, [r1], -ip
    ecf0:	andeq	lr, r3, lr, lsr #19
    ecf4:	andeq	r4, r1, r6, lsr #21
    ecf8:	andeq	r8, r1, r6, asr r1
    ecfc:	andeq	sp, r2, ip, asr #28
    ed00:	andeq	r4, r1, r2, ror #20
    ed04:	andeq	sp, r2, r6, ror #27
    ed08:	andeq	r8, r1, r4, lsr #2
    ed0c:	strdeq	lr, [r3], -r4
    ed10:	andeq	r4, r1, sl, ror #19
    ed14:	andeq	r8, r1, r0, lsr #2
    ed18:	andeq	lr, r3, sl, ror r8
    ed1c:	andeq	r4, r1, r4, lsl #19
    ed20:	andeq	r4, r1, r6, asr #18
    ed24:	andeq	lr, r3, r4, lsr r8
    ed28:			; <UNDEFINED> instruction: 0x0003e7b6
    ed2c:			; <UNDEFINED> instruction: 0x000148be
    ed30:	andeq	sp, r2, r2, asr ip
    ed34:	andeq	r7, r1, ip, asr #31
    ed38:	andeq	lr, r3, r8, ror #14
    ed3c:	andeq	r4, r1, r2, ror #16
    ed40:	andeq	lr, r3, r8, lsr r7
    ed44:	andeq	r7, r1, r0, lsr pc
    ed48:	andeq	r7, r1, r4, lsr #30
    ed4c:	ldrdeq	lr, [r3], -r4
    ed50:	andeq	r4, r1, r0, ror #15
    ed54:			; <UNDEFINED> instruction: 0x0003e6b4
    ed58:	muleq	r1, ip, r7
    ed5c:	andeq	lr, r3, r4, ror #12
    ed60:	andeq	r4, r1, r8, asr r7
    ed64:	andeq	lr, r3, r6, lsr #12
    ed68:	andeq	r4, r1, lr, lsl #14
    ed6c:	andeq	lr, r3, sl, ror #11
    ed70:	ldrdeq	r4, [r1], -r2
    ed74:	andeq	lr, r3, r8, lsr #11
    ed78:	andeq	r4, r1, r8, lsr #13
    ed7c:	andeq	sp, r2, lr, asr sl
    ed80:	andeq	r7, r1, r4, ror #11
    ed84:	andeq	lr, r3, r2, ror r5
    ed88:	andeq	r4, r1, r0, lsl #13
    ed8c:	andeq	lr, r3, r8, asr #10
    ed90:	andeq	r4, r1, r8, asr #12
    ed94:	andeq	r4, r1, r8, lsl #12
    ed98:	ldrdeq	lr, [r3], -ip
    ed9c:			; <UNDEFINED> instruction: 0x000145ba
    eda0:	andeq	lr, r3, lr, lsl #9
    eda4:	muleq	r1, r6, r5
    eda8:	andeq	lr, r3, r0, asr r4
    edac:	andeq	r4, r1, r6, asr r5
    edb0:	andeq	lr, r3, sl, lsr #8
    edb4:	andeq	r4, r1, r0, lsr #10
    edb8:	strdeq	r4, [r1], -r2
    edbc:	andeq	r7, r1, ip, asr #24
    edc0:	andeq	lr, r3, r4, lsr #7
    edc4:	andeq	r4, r1, r4, lsr #9
    edc8:	andeq	lr, r3, lr, lsl #7
    edcc:	andeq	r7, r1, ip, asr #24
    edd0:	andeq	r7, r1, lr, asr ip
    edd4:	andeq	r7, r1, ip, ror #24
    edd8:	muleq	r2, sl, r1
    eddc:			; <UNDEFINED> instruction: 0x00017bb0
    ede0:	andeq	lr, r3, r0, lsl #6
    ede4:	andeq	r4, r1, ip, lsl #8
    ede8:	andeq	lr, r3, r4, ror #5
    edec:	strdeq	r4, [r1], -r0
    edf0:	andeq	r0, r0, r8, ror r2
    edf4:	andeq	r7, r1, r2, asr #21
    edf8:	andeq	r7, r1, r2, ror sl
    edfc:	andeq	r7, r1, lr, asr #22
    ee00:	andeq	r7, r1, lr, lsl fp
    ee04:	andeq	r7, r1, r0, ror #21
    ee08:	andeq	r7, r1, r4, lsr #21
    ee0c:	andeq	r4, r1, r8, ror #6
    ee10:	ldrbmi	r2, [r0, -r0]!
    ee14:	svclt	0x00004770
    ee18:	svclt	0x00004770
    ee1c:	svclt	0x00183825
    ee20:	ldrbmi	r2, [r0, -r1]!
    ee24:	mvnsmi	lr, sp, lsr #18
    ee28:	bmi	720870 <fputs@plt+0x71cd70>
    ee2c:	blmi	73b044 <fputs@plt+0x737544>
    ee30:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    ee34:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx15
    ee38:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    ee3c:	movwls	r6, #14363	; 0x381b
    ee40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ee44:	mrc	7, 1, APSR_nzcv, cr14, cr4, {7}
    ee48:	stmdbge	r2, {r8, r9, sp}
    ee4c:			; <UNDEFINED> instruction: 0x46052210
    ee50:	eorvs	r4, fp, r0, lsr #12
    ee54:	mrrc	7, 15, pc, r4, cr4	; <UNPREDICTABLE>
    ee58:	ldmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
    ee5c:	adcmi	r9, r3, #2048	; 0x800
    ee60:	bmi	482e98 <fputs@plt+0x47f398>
    ee64:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    ee68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ee6c:	subsmi	r9, sl, r3, lsl #22
    ee70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ee74:	andlt	sp, r4, r0, lsl r1
    ee78:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ee7c:	ldrtmi	r4, [fp], -fp, lsl #16
    ee80:	tstcs	r1, fp, lsl #20
    ee84:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    ee88:	strhi	lr, [r0], #-2509	; 0xfffff633
    ee8c:			; <UNDEFINED> instruction: 0xf7f46800
    ee90:	andcs	lr, r1, r2, asr #26
    ee94:	mrc	7, 0, APSR_nzcv, cr0, cr4, {7}
    ee98:	stc	7, cr15, [r8, #-976]!	; 0xfffffc30
    ee9c:	andeq	ip, r2, r6, lsr pc
    eea0:	andeq	r0, r0, r0, ror r2
    eea4:	andeq	ip, r2, lr, lsr #30
    eea8:	andeq	ip, r2, r2, lsl #30
    eeac:	andeq	r0, r0, r8, ror r2
    eeb0:	andeq	r4, r1, lr, asr #3
    eeb4:			; <UNDEFINED> instruction: 0x4605b530
    eeb8:	addlt	r4, r5, r6, asr #16
    eebc:	ldrbtmi	r4, [r8], #-2630	; 0xfffff5ba
    eec0:	stmdbmi	r7, {r1, r2, r6, r8, r9, fp, lr}^
    eec4:	ldrbtmi	r5, [fp], #-2178	; 0xfffff77e
    eec8:	ldrbtmi	r4, [r9], #-3142	; 0xfffff3ba
    eecc:	andls	r6, r3, #1179648	; 0x120000
    eed0:	andeq	pc, r0, #79	; 0x4f
    eed4:	tstls	r1, r4, asr #20
    eed8:	stmdage	r4, {r2, r3, r4, r5, r6, sl, lr}
    eedc:	ldmpl	ip, {r1, sl, ip, pc}
    eee0:	addeq	lr, r5, r0, lsl #22
    eee4:	tstcs	r1, r1, asr #20
    eee8:	stccc	8, cr15, [ip], {80}	; 0x50
    eeec:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    eef0:	ldc	7, cr15, [r0, #-976]	; 0xfffffc30
    eef4:			; <UNDEFINED> instruction: 0x01ab493e
    eef8:	ldrbtmi	r4, [r9], #-2622	; 0xfffff5c2
    eefc:	stmiane	sp, {r5, fp, sp, lr}^
    ef00:	cfstrdpl	mvd4, [fp], {122}	; 0x7a
    ef04:			; <UNDEFINED> instruction: 0xf7f42101
    ef08:	bmi	f0a328 <fputs@plt+0xf06828>
    ef0c:			; <UNDEFINED> instruction: 0x3001f8b5
    ef10:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    ef14:			; <UNDEFINED> instruction: 0xf7f46820
    ef18:	bmi	e4a318 <fputs@plt+0xe46818>
    ef1c:	smlattcs	r1, fp, r8, r7
    ef20:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    ef24:	ldcl	7, cr15, [r6], #976	; 0x3d0
    ef28:	stmdavs	fp!, {r0, r2, r4, r5, r9, fp, lr}^
    ef2c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    ef30:			; <UNDEFINED> instruction: 0xf7f46820
    ef34:	bmi	d0a2fc <fputs@plt+0xd067fc>
    ef38:	smlatbcs	r1, fp, r8, r6
    ef3c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    ef40:	stcl	7, cr15, [r8], #976	; 0x3d0
    ef44:	stmiavs	fp!, {r4, r5, r9, fp, lr}^
    ef48:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    ef4c:			; <UNDEFINED> instruction: 0xf7f46820
    ef50:	bmi	bca2e0 <fputs@plt+0xbc67e0>
    ef54:	tstcs	r1, fp, lsr #18
    ef58:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    ef5c:	ldcl	7, cr15, [sl], {244}	; 0xf4
    ef60:	stmdbvs	fp!, {r0, r1, r3, r5, r9, fp, lr}^
    ef64:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    ef68:			; <UNDEFINED> instruction: 0xf7f46820
    ef6c:	bmi	a8a2c4 <fputs@plt+0xa867c4>
    ef70:	smlatbcs	r1, fp, r9, r6
    ef74:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    ef78:	stcl	7, cr15, [ip], {244}	; 0xf4
    ef7c:	stmibvs	fp!, {r1, r2, r5, r9, fp, lr}^
    ef80:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    ef84:			; <UNDEFINED> instruction: 0xf7f46820
    ef88:	bmi	94a2a8 <fputs@plt+0x9467a8>
    ef8c:	tstcs	r1, fp, lsr #20
    ef90:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    ef94:	ldc	7, cr15, [lr], #976	; 0x3d0
    ef98:	bvs	1ae1824 <fputs@plt+0x1addd24>
    ef9c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    efa0:			; <UNDEFINED> instruction: 0xf7f46820
    efa4:	bmi	80a28c <fputs@plt+0x80678c>
    efa8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    efac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    efb0:	subsmi	r9, sl, r3, lsl #22
    efb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    efb8:	bmi	7033e4 <fputs@plt+0x6ff8e4>
    efbc:	bvs	fead73c8 <fputs@plt+0xfead38c8>
    efc0:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    efc4:	pop	{r0, r2, ip, sp, pc}
    efc8:			; <UNDEFINED> instruction: 0xf7f44030
    efcc:			; <UNDEFINED> instruction: 0xf7f4bca1
    efd0:	svclt	0x0000ec8e
    efd4:	andeq	ip, r2, sl, lsr #29
    efd8:	andeq	r0, r0, r0, ror r2
    efdc:	andeq	ip, r2, r2, lsr #29
    efe0:	andeq	r7, r1, lr, ror #22
    efe4:	andeq	r7, r1, r8, ror #22
    efe8:	andeq	r0, r0, r4, ror r2
    efec:	andeq	r7, r1, r4, ror #22
    eff0:	andeq	lr, r3, r6, ror fp
    eff4:	andeq	r7, r1, r8, ror fp
    eff8:	andeq	r7, r1, sl, ror fp
    effc:	andeq	r7, r1, r4, lsl #23
    f000:	andeq	r7, r1, lr, lsl #23
    f004:	muleq	r1, r0, fp
    f008:	muleq	r1, r6, fp
    f00c:	muleq	r1, ip, fp
    f010:	andeq	r7, r1, r6, lsr #23
    f014:	andeq	r7, r1, r8, lsr #23
    f018:	andeq	r7, r1, sl, lsr #23
    f01c:			; <UNDEFINED> instruction: 0x00017bb0
    f020:			; <UNDEFINED> instruction: 0x00017bba
    f024:			; <UNDEFINED> instruction: 0x0002cdbe
    f028:	andeq	r7, r1, lr, lsr #23
    f02c:	ldrdgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    f030:	addpl	pc, r0, #1325400064	; 0x4f000000
    f034:	mvnsmi	lr, sp, lsr #18
    f038:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    f03c:	addlt	r4, r4, r7, lsr sp
    f040:	svcge	0x000344fc
    f044:	orrpl	pc, r0, #54525952	; 0x3400000
    f048:			; <UNDEFINED> instruction: 0xf85c460c
    f04c:	strmi	r5, [r6], -r5
    f050:	ldrtmi	r2, [r8], -r0, lsl #2
    f054:	stmdavs	sp!, {r2, r3, r8, r9, ip, sp}
    f058:			; <UNDEFINED> instruction: 0xf04f601d
    f05c:			; <UNDEFINED> instruction: 0xf7f40500
    f060:			; <UNDEFINED> instruction: 0x2100eabc
    f064:	strtmi	r1, [r2], -r3, ror #15
    f068:	tstls	r0, r0, lsr r6
    f06c:	stc	7, cr15, [r0], #-976	; 0xfffffc30
    f070:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    f074:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, lr}
    f078:			; <UNDEFINED> instruction: 0xf44fbfa8
    f07c:	blle	ce4484 <fputs@plt+0xce0984>
    f080:	svcpl	0x0080f5b5
    f084:	ldrtmi	r4, [r9], -ip, lsr #12
    f088:	svclt	0x00a84630
    f08c:	strpl	pc, [r0], #1103	; 0x44f
    f090:			; <UNDEFINED> instruction: 0xf7f44622
    f094:	addmi	lr, r4, #0, 22
    f098:	blne	b834ec <fputs@plt+0xb7f9ec>
    f09c:	stmdbmi	r1!, {r4, r5, r6, r7, r8, ip, lr, pc}
    f0a0:	orrpl	pc, r0, #54525952	; 0x3400000
    f0a4:	movwcc	r4, #51741	; 0xca1d
    f0a8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    f0ac:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    f0b0:			; <UNDEFINED> instruction: 0xf04f4051
    f0b4:			; <UNDEFINED> instruction: 0xd12d0200
    f0b8:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    f0bc:	pop	{r2, ip, sp, pc}
    f0c0:	blmi	66f888 <fputs@plt+0x66bd88>
    f0c4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    f0c8:			; <UNDEFINED> instruction: 0xf7f4681c
    f0cc:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    f0d0:	ldmib	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f0d4:	tstcs	r1, r5, lsl sl
    f0d8:			; <UNDEFINED> instruction: 0x4603447a
    f0dc:			; <UNDEFINED> instruction: 0xf7f44620
    f0e0:	andcs	lr, r1, sl, lsl ip
    f0e4:	stcl	7, cr15, [r8], #976	; 0x3d0
    f0e8:			; <UNDEFINED> instruction: 0xf8584b0f
    f0ec:	ldmdavs	ip, {r0, r1, ip, sp}
    f0f0:	stcl	7, cr15, [r8], #976	; 0x3d0
    f0f4:			; <UNDEFINED> instruction: 0xf7f46800
    f0f8:	blmi	389790 <fputs@plt+0x385c90>
    f0fc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    f100:	andls	r4, r0, #2097152	; 0x200000
    f104:	strtmi	r4, [r0], -fp, lsl #20
    f108:			; <UNDEFINED> instruction: 0xf7f4447a
    f10c:	andcs	lr, r1, r4, lsl #24
    f110:	ldcl	7, cr15, [r2], {244}	; 0xf4
    f114:	bl	ffacd0ec <fputs@plt+0xffac95ec>
    f118:	andeq	ip, r2, r8, lsr #26
    f11c:	andeq	r0, r0, r0, ror r2
    f120:	strdeq	ip, [r2], -r4
    f124:	andeq	ip, r2, r0, asr #25
    f128:	andeq	r0, r0, r8, ror r2
    f12c:	andeq	r7, r1, r0, ror #3
    f130:	andeq	r7, r1, r2, lsr #27
    f134:	andeq	r7, r1, r4, lsl #21
    f138:	svcmi	0x00f0e92d
    f13c:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    f140:			; <UNDEFINED> instruction: 0xf04f8b02
    f144:			; <UNDEFINED> instruction: 0xf8df0800
    f148:	ldrmi	ip, [fp], r0, ror #4
    f14c:	vst1.32	{d20-d22}, [pc], r9
    f150:	ldrbtmi	r5, [ip], #640	; 0x280
    f154:	bne	44a97c <fputs@plt+0x446e7c>
    f158:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    f15c:	addlt	r4, r7, r1, asr #12
    f160:	cfmadda32ge	mvax0, mvax4, mvfx5, mvfx4
    f164:	strls	sl, [r5, -lr, lsl #26]
    f168:	orrpl	pc, r4, #54525952	; 0x3400000
    f16c:	tstcc	r4, #572	; 0x23c
    f170:			; <UNDEFINED> instruction: 0xf8df4630
    f174:			; <UNDEFINED> instruction: 0xf85ca23c
    f178:	ldrbtmi	r7, [sl], #7
    f17c:	andsvs	r6, pc, pc, lsr r8	; <UNPREDICTABLE>
    f180:	streq	pc, [r0, -pc, asr #32]
    f184:	ldchi	8, cr15, [r4], {69}	; 0x45
    f188:	b	9cd160 <fputs@plt+0x9c9660>
    f18c:	strbmi	r4, [r8], -r1, asr #12
    f190:	tsteq	r4, #1073741865	; 0x40000029	; <UNPREDICTABLE>
    f194:			; <UNDEFINED> instruction: 0xf7f49307
    f198:	vmovne.32	d7[0], lr
    f19c:	sbcshi	pc, r9, r0, asr #5
    f1a0:			; <UNDEFINED> instruction: 0x46393d10
    f1a4:	strtmi	r2, [sl], -r3
    f1a8:	b	104d180 <fputs@plt+0x1049680>
    f1ac:	vmlal.s8	q9, d0, d0
    f1b0:	movwcs	r8, #4283	; 0x10bb
    f1b4:	mrscs	r2, (UNDEF: 0)
    f1b8:	stmib	sp, {r8, r9, sl, ip, pc}^
    f1bc:	ldrmi	r0, [sl], -r2, lsl #2
    f1c0:	strbmi	r6, [r0], -r9, lsr #22
    f1c4:	bl	fe04d19c <fputs@plt+0xfe04969c>
    f1c8:	svccc	0x00fff1b0
    f1cc:			; <UNDEFINED> instruction: 0xf0004681
    f1d0:	blls	16f42c <fputs@plt+0x16b92c>
    f1d4:	blvs	a60a5c <fputs@plt+0xa5cf5c>
    f1d8:	andhi	pc, r0, sp, asr #17
    f1dc:	ldrdls	r1, [r6, -sl]
    f1e0:			; <UNDEFINED> instruction: 0x46134619
    f1e4:	stmdbls	r6, {r1, r3, r9, sl, lr}
    f1e8:	stmdaeq	fp, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
    f1ec:	bl	184d1c4 <fputs@plt+0x18496c4>
    f1f0:	blle	1d991f8 <fputs@plt+0x1d956f8>
    f1f4:	tsteq	fp, r9, lsl #22
    f1f8:	strtmi	r4, [r0], -r2, asr #12
    f1fc:	b	12cd1d4 <fputs@plt+0x12c96d4>
    f200:	cmple	fp, r0, lsl #11
    f204:	movweq	pc, #12312	; 0x3018	; <UNPREDICTABLE>
    f208:	movwcs	fp, #7960	; 0x1f18
    f20c:	svccc	0x00fff1b8
    f210:	movwcs	fp, #3860	; 0xf14
    f214:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    f218:			; <UNDEFINED> instruction: 0xf1b8bb73
    f21c:	ble	c9f220 <fputs@plt+0xc9b720>
    f220:	stmdaeq	r0, {r3, r6, r7, r8, ip, sp, lr, pc}
    f224:	vst4.8	{d30-d33}, [pc], fp
    f228:	ldrtmi	r5, [r1], -r0, lsl #5
    f22c:			; <UNDEFINED> instruction: 0xf7f44620
    f230:			; <UNDEFINED> instruction: 0xf5b0ea32
    f234:	smlabble	ip, r0, pc, r5	; <UNPREDICTABLE>
    f238:	stmpl	r0, {r3, r4, r5, r7, r8, sl, ip, sp, lr, pc}
    f23c:			; <UNDEFINED> instruction: 0xf5b8d023
    f240:	ble	ffc27048 <fputs@plt+0xffc23548>
    f244:			; <UNDEFINED> instruction: 0x46204631
    f248:			; <UNDEFINED> instruction: 0xf7f44642
    f24c:	strbmi	lr, [r0, #-2596]	; 0xfffff5dc
    f250:	blmi	16432bc <fputs@plt+0x163f7bc>
    f254:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    f258:			; <UNDEFINED> instruction: 0xf7f4681c
    f25c:	stmdavs	r0, {r2, r4, r5, sl, fp, sp, lr, pc}
    f260:	stmia	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f264:	tstcs	r1, r4, asr sl
    f268:			; <UNDEFINED> instruction: 0x4603447a
    f26c:			; <UNDEFINED> instruction: 0xf7f44620
    f270:	andcs	lr, r1, r2, asr fp
    f274:	stc	7, cr15, [r0], #-976	; 0xfffffc30
    f278:	strtmi	r9, [r0], -r7, lsl #18
    f27c:			; <UNDEFINED> instruction: 0xf7f42205
    f280:	stmdacs	r5, {r1, r3, r9, fp, sp, lr, pc}
    f284:	blvs	a8387c <fputs@plt+0xa7fd7c>
    f288:			; <UNDEFINED> instruction: 0xf7f44648
    f28c:			; <UNDEFINED> instruction: 0x4638ebb4
    f290:	b	ff5cd268 <fputs@plt+0xff5c9768>
    f294:	bmi	11617c0 <fputs@plt+0x115dcc0>
    f298:	orrpl	pc, r4, #54525952	; 0x3400000
    f29c:	tstcc	r4, #2030043136	; 0x79000000
    f2a0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    f2a4:	subsmi	r6, r1, sl, lsl r8
    f2a8:	andeq	pc, r0, #79	; 0x4f
    f2ac:			; <UNDEFINED> instruction: 0xf50dd166
    f2b0:	andlt	r5, r7, r4, lsl #27
    f2b4:	blhi	ca5b0 <fputs@plt+0xc6ab0>
    f2b8:	svchi	0x00f0e8bd
    f2bc:			; <UNDEFINED> instruction: 0xf85a4b3d
    f2c0:	ldmdavs	ip, {r0, r1, ip, sp}
    f2c4:	bl	fffcd29c <fputs@plt+0xfffc979c>
    f2c8:			; <UNDEFINED> instruction: 0xf7f46800
    f2cc:	bmi	f495bc <fputs@plt+0xf45abc>
    f2d0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    f2d4:	strtmi	r4, [r0], -r3, lsl #12
    f2d8:	bl	74d2b0 <fputs@plt+0x7497b0>
    f2dc:			; <UNDEFINED> instruction: 0xf7f42001
    f2e0:	blmi	d4a298 <fputs@plt+0xd46798>
    f2e4:	ldmdami	r7!, {r0, r1, r2, r3, r9, sp}
    f2e8:			; <UNDEFINED> instruction: 0xf85a2101
    f2ec:	ldrbtmi	r3, [r8], #-3
    f2f0:			; <UNDEFINED> instruction: 0xf7f4681b
    f2f4:	andcs	lr, r1, lr, lsr #21
    f2f8:	bl	ff7cd2d0 <fputs@plt+0xff7c97d0>
    f2fc:			; <UNDEFINED> instruction: 0xf85a4b2d
    f300:	ldmdavs	ip, {r0, r1, ip, sp}
    f304:	bl	ff7cd2dc <fputs@plt+0xff7c97dc>
    f308:			; <UNDEFINED> instruction: 0xf7f46800
    f30c:	mrc	8, 0, lr, cr8, cr10, {4}
    f310:	tstcs	r1, r0, lsl sl
    f314:	andls	r4, r0, #2097152	; 0x200000
    f318:	strtmi	r4, [r0], -fp, lsr #20
    f31c:			; <UNDEFINED> instruction: 0xf7f4447a
    f320:	strdcs	lr, [r1], -sl
    f324:	bl	ff24d2fc <fputs@plt+0xff2497fc>
    f328:			; <UNDEFINED> instruction: 0xf85a4b22
    f32c:	ldmdavs	ip, {r0, r1, ip, sp}
    f330:	bl	ff24d308 <fputs@plt+0xff249808>
    f334:			; <UNDEFINED> instruction: 0xf7f46800
    f338:	strbmi	lr, [fp], -r4, lsl #17
    f33c:	strmi	r2, [r2], -r1, lsl #2
    f340:	bmi	8b3b48 <fputs@plt+0x8b0048>
    f344:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    f348:	b	ff94d320 <fputs@plt+0xff949820>
    f34c:			; <UNDEFINED> instruction: 0xf7f42001
    f350:	blmi	64a228 <fputs@plt+0x646728>
    f354:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    f358:			; <UNDEFINED> instruction: 0xf7f4681c
    f35c:	stmdavs	r0, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    f360:	stmda	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f364:	tstcs	r1, fp, asr #12
    f368:	andls	r4, r0, #2097152	; 0x200000
    f36c:			; <UNDEFINED> instruction: 0x46204a18
    f370:			; <UNDEFINED> instruction: 0xf7f4447a
    f374:	ldrdcs	lr, [r1], -r0
    f378:	bl	fe7cd350 <fputs@plt+0xfe7c9850>
    f37c:	b	fedcd354 <fputs@plt+0xfedc9854>
    f380:			; <UNDEFINED> instruction: 0xf85a4b0c
    f384:	ldmdavs	ip, {r0, r1, ip, sp}
    f388:	bl	fe74d360 <fputs@plt+0xfe749860>
    f38c:			; <UNDEFINED> instruction: 0xf7f46800
    f390:	bmi	4494f8 <fputs@plt+0x4459f8>
    f394:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    f398:	strtmi	r4, [r0], -r3, lsl #12
    f39c:	b	feecd374 <fputs@plt+0xfeec9874>
    f3a0:			; <UNDEFINED> instruction: 0xf7f42001
    f3a4:	svclt	0x0000eb8a
    f3a8:	andeq	ip, r2, r6, lsl ip
    f3ac:	andeq	r0, r0, r0, ror r2
    f3b0:	andeq	ip, r2, lr, ror #23
    f3b4:	andeq	r0, r0, r8, ror r2
    f3b8:	andeq	r7, r1, r0, asr r0
    f3bc:	andeq	ip, r2, ip, asr #21
    f3c0:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    f3c4:	andeq	r7, r1, lr, lsr #17
    f3c8:	strdeq	r4, [r1], -ip
    f3cc:	muleq	r1, r6, ip
    f3d0:	andeq	r3, r1, r4, asr ip
    f3d4:	andeq	r7, r1, r6, lsl r0
    f3d8:	ldrbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    f3dc:	svcmi	0x00f0e92d
    f3e0:			; <UNDEFINED> instruction: 0xf8df447a
    f3e4:	ldrshtlt	r4, [sp], r0
    f3e8:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    f3ec:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    f3f0:			; <UNDEFINED> instruction: 0xf8d458d3
    f3f4:	ldmdavs	fp, {r7}
    f3f8:			; <UNDEFINED> instruction: 0xf04f933b
    f3fc:			; <UNDEFINED> instruction: 0xf8df0300
    f400:	ldrbtmi	r3, [fp], #-1500	; 0xfffffa24
    f404:	stmdacs	r0, {r0, r1, r8, r9, ip, pc}
    f408:	mvnshi	pc, r0
    f40c:			; <UNDEFINED> instruction: 0x7321e9d4
    f410:	svccs	0x00009302
    f414:	cmnhi	r4, r0	; <UNPREDICTABLE>
    f418:	tstcs	r0, r8, lsr r6
    f41c:			; <UNDEFINED> instruction: 0xf7f4469a
    f420:			; <UNDEFINED> instruction: 0x1e05e9d2
    f424:	subhi	pc, lr, #192, 4
    f428:			; <UNDEFINED> instruction: 0x4629aa10
    f42c:			; <UNDEFINED> instruction: 0xf7f42003
    f430:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    f434:	eorhi	pc, lr, #192, 4
    f438:	vst1.8	{d20-d22}, [pc :128], r8
    f43c:			; <UNDEFINED> instruction: 0xf7f447c0
    f440:	blls	749c48 <fputs@plt+0x746148>
    f444:	ldrdcs	pc, [r8], r4
    f448:	ldrbvc	pc, [lr, pc, asr #13]!	; <UNPREDICTABLE>
    f44c:	biccc	pc, pc, #12582912	; 0xc00000
    f450:	ldrdeq	pc, [r0], r4
    f454:	mvnsne	pc, #805306368	; 0x30000000
    f458:	andls	r4, r2, #31
    f45c:	stmdbeq	r2, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    f460:			; <UNDEFINED> instruction: 0xf7f42100
    f464:			; <UNDEFINED> instruction: 0x1e05e9b0
    f468:	mvnhi	pc, r0, asr #5
    f46c:			; <UNDEFINED> instruction: 0x4629ac10
    f470:	strtmi	r2, [r2], -r3
    f474:	ldm	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f478:	vmlal.s8	q9, d0, d0
    f47c:	strtmi	r8, [r8], -r3, asr #3
    f480:	ldmib	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f484:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    f488:	sbcscs	r9, r1, ip, lsl r9
    f48c:	vmvn.i32	q10, #4915200	; 0x004b0000
    f490:			; <UNDEFINED> instruction: 0xf1091020
    f494:	ldmib	r3, {r6, sl, fp}^
    f498:	ldrvs	r8, [r8], #-546	; 0xfffffdde
    f49c:	ldrcs	pc, [pc, #-520]!	; f29c <fputs@plt+0xb79c>
    f4a0:			; <UNDEFINED> instruction: 0x0094f8d3
    f4a4:	ldrbvs	r4, [sl], #-1037	; 0xfffffbf3
    f4a8:	msreq	CPSR_, r2, lsr #3
    f4ac:	ldrbvc	pc, [pc, #1061]!	; f8d9 <fputs@plt+0xbdd9>	; <UNPREDICTABLE>
    f4b0:			; <UNDEFINED> instruction: 0xf0253a40
    f4b4:	stmib	r3, {r0, r8, sl}^
    f4b8:	bl	fe893d10 <fputs@plt+0xfe890210>
    f4bc:			; <UNDEFINED> instruction: 0xf5050208
    f4c0:			; <UNDEFINED> instruction: 0xf8c35100
    f4c4:			; <UNDEFINED> instruction: 0x661ac090
    f4c8:			; <UNDEFINED> instruction: 0x0c05eb02
    f4cc:	andcs	r6, r0, #93323264	; 0x5900000
    f4d0:	subsgt	pc, r8, r3, asr #17
    f4d4:			; <UNDEFINED> instruction: 0x669a64da
    f4d8:			; <UNDEFINED> instruction: 0xf8d3b368
    f4dc:	bcs	17744 <fputs@plt+0x13c44>
    f4e0:	bicshi	pc, r2, r0
    f4e4:	ldrbtgt	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    f4e8:	ldrdne	pc, [r0], r3	; <UNPREDICTABLE>
    f4ec:			; <UNDEFINED> instruction: 0xf8d344fc
    f4f0:			; <UNDEFINED> instruction: 0xf8dc209c
    f4f4:	bne	14bf4fc <fputs@plt+0x14bb9fc>
    f4f8:			; <UNDEFINED> instruction: 0xf8c32100
    f4fc:			; <UNDEFINED> instruction: 0xf1bc20a4
    f500:	svclt	0x00040f01
    f504:	andeq	lr, r9, #165888	; 0x28800
    f508:			; <UNDEFINED> instruction: 0xf7f4649a
    f50c:			; <UNDEFINED> instruction: 0xf1b0e95c
    f510:	vmlal.s8	q8, d0, d0
    f514:	strtmi	r8, [r2], -pc, lsl #4
    f518:	andcs	r4, r3, r1, asr #12
    f51c:	stm	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f520:	vmlal.s8	q9, d0, d0
    f524:	strbmi	r8, [r0], -sp, ror #3
    f528:	stmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f52c:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    f530:			; <UNDEFINED> instruction: 0xf8d3447b
    f534:			; <UNDEFINED> instruction: 0xf8df8088
    f538:	ldrbtmi	r4, [ip], #-1204	; 0xfffffb4c
    f53c:	ldrdlt	pc, [r4], r4
    f540:	svceq	0x0000f1bb
    f544:	bl	feac359c <fputs@plt+0xfeabfa9c>
    f548:	tstcs	r0, r8, lsl #20
    f54c:	tstls	r0, r0, lsr r6
    f550:			; <UNDEFINED> instruction: 0x17d34652
    f554:	stmib	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f558:	vmlal.s8	q9, d0, d0
    f55c:	ldrbmi	r8, [r9], -fp, asr #3
    f560:	orrvs	pc, r0, #1325400064	; 0x4f000000
    f564:			; <UNDEFINED> instruction: 0x46304652
    f568:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    f56c:	ldrdhi	pc, [r8], r4
    f570:	ldrbtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f574:	stmdbeq	r8, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    f578:	bleq	4b6bc <fputs@plt+0x47bbc>
    f57c:	andlt	pc, r0, sp, asr #17
    f580:			; <UNDEFINED> instruction: 0x464a447c
    f584:			; <UNDEFINED> instruction: 0x463017d3
    f588:			; <UNDEFINED> instruction: 0x1090f8d4
    f58c:	smlatbeq	r8, r1, fp, lr
    f590:	addsne	pc, r0, r4, asr #17
    f594:	stmib	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f598:	vorr.i32	q10, #524288	; 0x00080000
    f59c:	subcs	r8, r0, #1073741851	; 0x4000001b
    f5a0:	stmiane	r1!, {r4, r5, r9, sl, lr}
    f5a4:	ldmda	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f5a8:	andls	r2, r5, r0, asr #16
    f5ac:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
    f5b0:			; <UNDEFINED> instruction: 0x2090f8d4
    f5b4:			; <UNDEFINED> instruction: 0xf8d4465b
    f5b8:	ldrtmi	r1, [r0], -r0, lsl #1
    f5bc:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    f5c0:	ldrdcc	pc, [r8], r4
    f5c4:	bne	ffae0e8c <fputs@plt+0xffadd38c>
    f5c8:	ldrmi	r9, [pc], #-772	; f5d0 <fputs@plt+0xbad0>
    f5cc:			; <UNDEFINED> instruction: 0xf7ff4639
    f5d0:			; <UNDEFINED> instruction: 0xf8d4fd2d
    f5d4:			; <UNDEFINED> instruction: 0xb1b55094
    f5d8:	ldrdne	pc, [r4], r4	; <UNPREDICTABLE>
    f5dc:			; <UNDEFINED> instruction: 0xf8d4465b
    f5e0:	ldrtmi	r2, [r0], -r8, lsl #1
    f5e4:	andlt	pc, r0, sp, asr #17
    f5e8:			; <UNDEFINED> instruction: 0xf8c41a8a
    f5ec:	andls	r2, r6, #164	; 0xa4
    f5f0:	ldmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f5f4:	stmdacs	r0, {r1, r2, r9, fp, ip, pc}
    f5f8:			; <UNDEFINED> instruction: 0x81b6f2c0
    f5fc:			; <UNDEFINED> instruction: 0x3098f8d4
    f600:			; <UNDEFINED> instruction: 0xf0402b00
    f604:	strcs	r8, [r0], -r1, lsl #1
    f608:	blmi	ffea10dc <fputs@plt+0xffe9d5dc>
    f60c:			; <UNDEFINED> instruction: 0xf8d3447b
    f610:	stmdacs	r0, {r2, r7}
    f614:	rschi	pc, sp, r0
    f618:			; <UNDEFINED> instruction: 0xf7ff2001
    f61c:	blmi	ffdce750 <fputs@plt+0xffdcac50>
    f620:	andscs	r9, pc, #768	; 0x300
    f624:	strdcs	r4, [r1, -r5]
    f628:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
    f62c:			; <UNDEFINED> instruction: 0xf7f46823
    f630:	blmi	ffd09a78 <fputs@plt+0xffd05f78>
    f634:			; <UNDEFINED> instruction: 0xf8d3447b
    f638:	cmnlt	fp, r4, lsl #1
    f63c:	andscs	r4, r1, #15794176	; 0xf10000
    f640:	tstcs	r1, r3, lsr #16
    f644:			; <UNDEFINED> instruction: 0xf7f44478
    f648:	bmi	ffc09a60 <fputs@plt+0xffc05f60>
    f64c:	ldrbmi	r6, [r3], -r0, lsr #16
    f650:	tstcs	r1, sl, ror r4
    f654:	ldmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f658:	movsge	pc, #14614528	; 0xdf0000
    f65c:	stmiami	ip!, {r0, r1, r2, r3, r9, sp}^
    f660:	ldrbtmi	r2, [sl], #257	; 0x101
    f664:	ldrbtmi	r6, [r8], #-2083	; 0xfffff7dd
    f668:	ldm	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f66c:			; <UNDEFINED> instruction: 0x2090f8da
    f670:	strbmi	r6, [fp], -r0, lsr #16
    f674:	strls	r2, [r1, -r1, lsl #2]
    f678:	bmi	ff9b3e80 <fputs@plt+0xff9b0380>
    f67c:			; <UNDEFINED> instruction: 0xf7f4447a
    f680:	bls	149bb0 <fputs@plt+0x1460b0>
    f684:			; <UNDEFINED> instruction: 0xf8da9902
    f688:	bne	155b7e0 <fputs@plt+0x1557ce0>
    f68c:	stmdavs	r0!, {r1, r5, r6, r7, r9, fp, lr}
    f690:	ldrbtmi	r4, [sl], #-1093	; 0xfffffbbb
    f694:	stmib	sp, {r0, r8, sp}^
    f698:			; <UNDEFINED> instruction: 0xf7f49500
    f69c:	ldmmi	pc, {r2, r3, r4, r5, r8, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    f6a0:	andscs	r6, r6, #2293760	; 0x230000
    f6a4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    f6a8:	ldm	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f6ac:			; <UNDEFINED> instruction: 0xf8da4adc
    f6b0:	smlatbcs	r1, r4, r0, r3
    f6b4:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    f6b8:	stmdb	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f6bc:	stmdavs	r0!, {r0, r3, r4, r6, r7, r9, fp, lr}
    f6c0:	ldrbtmi	r4, [sl], #-1627	; 0xfffff9a5
    f6c4:			; <UNDEFINED> instruction: 0xf7f42101
    f6c8:			; <UNDEFINED> instruction: 0xf8dae926
    f6cc:	bmi	ff5a3964 <fputs@plt+0xff59fe64>
    f6d0:	stmdavs	r0!, {r0, r1, r4, r5, r9, sl, lr}
    f6d4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    f6d8:	streq	lr, [r5], #-2987	; 0xfffff455
    f6dc:	strls	r9, [r1], #-1280	; 0xfffffb00
    f6e0:	ldmdb	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f6e4:	blmi	fef22230 <fputs@plt+0xfef1e730>
    f6e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f6ec:	blls	ee975c <fputs@plt+0xee5c5c>
    f6f0:			; <UNDEFINED> instruction: 0xf04f405a
    f6f4:			; <UNDEFINED> instruction: 0xf0400300
    f6f8:	eorslt	r8, sp, r5, asr #1
    f6fc:	svchi	0x00f0e8bd
    f700:	ldrdls	pc, [r8], -sp
    f704:			; <UNDEFINED> instruction: 0xe6ab46ba
    f708:	ldrbmi	r4, [fp], -r9, lsr #12
    f70c:			; <UNDEFINED> instruction: 0xf7ff4630
    f710:			; <UNDEFINED> instruction: 0xf8d4fd13
    f714:			; <UNDEFINED> instruction: 0xf8cd30a4
    f718:	ldrtmi	fp, [r0], -r0
    f71c:			; <UNDEFINED> instruction: 0x461917da
    f720:	ldrmi	r9, [r3], -r6, lsl #6
    f724:			; <UNDEFINED> instruction: 0xf8d4460a
    f728:	smlatbls	r7, r8, r0, r1
    f72c:	stmia	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f730:	vmlal.s8	q9, d0, d0
    f734:	bls	16fbd0 <fputs@plt+0x16c0d0>
    f738:	ldrtmi	sl, [r0], -fp, lsr #18
    f73c:	svc	0x00a4f7f3
    f740:			; <UNDEFINED> instruction: 0xf0402840
    f744:	bls	aefc14 <fputs@plt+0xaec114>
    f748:	cmpvs	sp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    f74c:	mvnspl	pc, #216006656	; 0xce00000
    f750:			; <UNDEFINED> instruction: 0xf040429a
    f754:	stflsd	f0, [ip], #-108	; 0xffffff94
    f758:			; <UNDEFINED> instruction: 0x4630465b
    f75c:	andlt	pc, r0, sp, asr #17
    f760:	smlabtcs	r7, r4, r3, pc	; <UNPREDICTABLE>
    f764:	andmi	pc, r7, #196, 6	; 0x10000003
    f768:	b	1153004 <fputs@plt+0x114f504>
    f76c:	b	1168b84 <fputs@plt+0x1165084>
    f770:	b	1160b7c <fputs@plt+0x115d07c>
    f774:	bls	198b84 <fputs@plt+0x195084>
    f778:	ldrbvc	pc, [pc, #1541]!	; fd85 <fputs@plt+0xc285>	; <UNPREDICTABLE>
    f77c:	ldrbvs	pc, [pc, #-1061]!	; f35f <fputs@plt+0xb85f>	; <UNPREDICTABLE>
    f780:	streq	pc, [pc, #-37]	; f763 <fputs@plt+0xbc63>
    f784:	ldrmi	r4, [r4], -sl, lsr #8
    f788:	ldm	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f78c:	vmlal.s8	q9, d0, d0
    f790:	blls	1efb5c <fputs@plt+0x1ec05c>
    f794:	eorcs	r4, r0, #48, 12	; 0x3000000
    f798:	tsteq	r2, sp, lsl #22
    f79c:	movwpl	pc, #34211	; 0x85a3	; <UNPREDICTABLE>
    f7a0:	eorlt	pc, r8, sp, asr #17
    f7a4:			; <UNDEFINED> instruction: 0xf8cd3b3f
    f7a8:	blne	17bb860 <fputs@plt+0x17b7d60>
    f7ac:	eorslt	pc, r0, sp, asr #17
    f7b0:	ldrteq	pc, [pc], -r6, lsr #32	; <UNPREDICTABLE>
    f7b4:	ldrtmi	r2, [r5], #-977	; 0xfffffc2f
    f7b8:	msreq	CPSR_, #196, 4	; 0x4000000c
    f7bc:	ldrmi	r9, [r5], #-1293	; 0xfffffaf3
    f7c0:	stmib	sp, {r0, r3, r9, sl, ip, pc}^
    f7c4:	movwls	r5, #35598	; 0x8b0e
    f7c8:	svc	0x0064f7f3
    f7cc:	svclt	0x00082820
    f7d0:	bleq	84bbe8 <fputs@plt+0x8480e8>
    f7d4:	svcge	0x0019f43f
    f7d8:	andscs	r4, pc, #9764864	; 0x950000
    f7dc:			; <UNDEFINED> instruction: 0x21014b95
    f7e0:	cfstrsls	mvf4, [r3], {120}	; 0x78
    f7e4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    f7e8:	ldmda	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f7ec:			; <UNDEFINED> instruction: 0xf7f42001
    f7f0:			; <UNDEFINED> instruction: 0xf7ffe964
    f7f4:	smusd	pc, pc, fp	; <UNPREDICTABLE>
    f7f8:	andscs	r4, fp, #9371648	; 0x8f0000
    f7fc:	smlabbcs	r1, sp, fp, r4
    f800:			; <UNDEFINED> instruction: 0xe7ee4478
    f804:	stmdbls	r3, {r0, r2, r3, r7, r8, r9, fp, lr}
    f808:	ldrbtmi	r4, [fp], #-2698	; 0xfffff576
    f80c:	ldrdcc	pc, [r0], r3
    f810:	movwls	r5, #10378	; 0x288a
    f814:			; <UNDEFINED> instruction: 0xf7f46814
    f818:	stmdavs	r0, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    f81c:	mrc	7, 0, APSR_nzcv, cr0, cr3, {7}
    f820:	tstcs	r1, r2, lsl #22
    f824:	andls	r4, r0, #2097152	; 0x200000
    f828:	strtmi	r4, [r0], -r5, lsl #21
    f82c:			; <UNDEFINED> instruction: 0xf7f4447a
    f830:	andcs	lr, r1, r2, ror r8
    f834:	stmdb	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f838:	stmdbls	r3, {r1, r7, r8, r9, fp, lr}
    f83c:	ldrbtmi	r4, [fp], #-2685	; 0xfffff583
    f840:	ldrdcc	pc, [r0], r3
    f844:	movwls	r5, #10378	; 0x288a
    f848:			; <UNDEFINED> instruction: 0xf7f46814
    f84c:	stmdavs	r0, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    f850:	ldcl	7, cr15, [r6, #972]!	; 0x3cc
    f854:	tstcs	r1, r2, lsl #22
    f858:	andls	r4, r0, #2097152	; 0x200000
    f85c:			; <UNDEFINED> instruction: 0x46204a7a
    f860:			; <UNDEFINED> instruction: 0xf7f4447a
    f864:	andcs	lr, r1, r8, asr r8
    f868:	stmdb	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f86c:	andscs	r4, r8, #7798784	; 0x770000
    f870:	tstcs	r1, r0, ror fp
    f874:			; <UNDEFINED> instruction: 0xe7b44478
    f878:	andcs	r4, pc, #7667712	; 0x750000
    f87c:	tstcs	r1, sp, ror #22
    f880:			; <UNDEFINED> instruction: 0xe7ae4478
    f884:	ldmda	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f888:	andscs	r4, r3, #7471104	; 0x720000
    f88c:	tstcs	r1, r9, ror #22
    f890:			; <UNDEFINED> instruction: 0xe7a64478
    f894:	ldrdcc	pc, [r4], r4
    f898:	movwls	r4, #10854	; 0x2a66
    f89c:	ldmpl	sl, {r0, r1, r8, r9, fp, ip, pc}
    f8a0:			; <UNDEFINED> instruction: 0xf7f46814
    f8a4:	stmdavs	r0, {r4, r8, fp, sp, lr, pc}
    f8a8:	stcl	7, cr15, [sl, #972]	; 0x3cc
    f8ac:	tstcs	r1, r2, lsl #22
    f8b0:	andls	r4, r0, #2097152	; 0x200000
    f8b4:	strtmi	r4, [r0], -r8, ror #20
    f8b8:			; <UNDEFINED> instruction: 0xf7f4447a
    f8bc:	andcs	lr, r1, ip, lsr #16
    f8c0:	ldm	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f8c4:	ldrdcc	pc, [r4], r4
    f8c8:	movwls	r4, #10842	; 0x2a5a
    f8cc:	ldmpl	sl, {r0, r1, r8, r9, fp, ip, pc}
    f8d0:			; <UNDEFINED> instruction: 0xf7f46814
    f8d4:	stmdavs	r0, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
    f8d8:	ldc	7, cr15, [r2, #972]!	; 0x3cc
    f8dc:	tstcs	r1, r2, lsl #22
    f8e0:	andls	r4, r0, #2097152	; 0x200000
    f8e4:			; <UNDEFINED> instruction: 0x46204a5d
    f8e8:			; <UNDEFINED> instruction: 0xf7f4447a
    f8ec:	andcs	lr, r1, r4, lsl r8
    f8f0:	stmia	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f8f4:	andscs	r4, r8, #5898240	; 0x5a0000
    f8f8:	tstcs	r1, lr, asr #22
    f8fc:			; <UNDEFINED> instruction: 0xe7704478
    f900:	stmdbls	r3, {r3, r4, r6, r8, r9, fp, lr}
    f904:	ldrbtmi	r4, [fp], #-2635	; 0xfffff5b5
    f908:			; <UNDEFINED> instruction: 0x3094f8d3
    f90c:	movwls	r5, #10378	; 0x288a
    f910:			; <UNDEFINED> instruction: 0xf7f46814
    f914:	stmdavs	r0, {r3, r4, r6, r7, fp, sp, lr, pc}
    f918:	ldc	7, cr15, [r2, #972]	; 0x3cc
    f91c:	tstcs	r1, r2, lsl #22
    f920:	andls	r4, r0, #2097152	; 0x200000
    f924:			; <UNDEFINED> instruction: 0x46204a50
    f928:			; <UNDEFINED> instruction: 0xf7f3447a
    f92c:	strdcs	lr, [r1], -r4
    f930:	stmia	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f934:	stmdbls	r3, {r0, r2, r3, r6, r8, r9, fp, lr}
    f938:	ldrbtmi	r4, [fp], #-2622	; 0xfffff5c2
    f93c:			; <UNDEFINED> instruction: 0x3094f8d3
    f940:	movwls	r5, #10378	; 0x288a
    f944:			; <UNDEFINED> instruction: 0xf7f46814
    f948:	stmdavs	r0, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    f94c:	ldcl	7, cr15, [r8, #-972]!	; 0xfffffc34
    f950:	tstcs	r1, r2, lsl #22
    f954:	andls	r4, r0, #2097152	; 0x200000
    f958:	strtmi	r4, [r0], -r5, asr #20
    f95c:			; <UNDEFINED> instruction: 0xf7f3447a
    f960:	ldrdcs	lr, [r1], -sl
    f964:	stmia	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f968:	andscs	r4, fp, #4325376	; 0x420000
    f96c:	tstcs	r1, r1, lsr fp
    f970:			; <UNDEFINED> instruction: 0xe7364478
    f974:	andscs	r4, r6, #64, 16	; 0x400000
    f978:	tstcs	r1, lr, lsr #22
    f97c:			; <UNDEFINED> instruction: 0xe7304478
    f980:	andscs	r4, r6, #4063232	; 0x3e0000
    f984:	tstcs	r1, fp, lsr #22
    f988:			; <UNDEFINED> instruction: 0xe72a4478
    f98c:	tstcs	r1, r3, lsl #24
    f990:	blmi	ee1a38 <fputs@plt+0xeddf38>
    f994:	stmdapl	r0!, {r0, r1, r3, r4, r5, r9, fp, lr}
    f998:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    f99c:	stmdavs	r0, {r2, r3, r8, r9, ip, sp}
    f9a0:	svc	0x00b8f7f3
    f9a4:			; <UNDEFINED> instruction: 0xf7f42001
    f9a8:	bls	109bd0 <fputs@plt+0x1060d0>
    f9ac:	ldmpl	r3, {r0, r5, r8, r9, fp, lr}^
    f9b0:			; <UNDEFINED> instruction: 0xf7f4681c
    f9b4:	stmdavs	r0, {r3, r7, fp, sp, lr, pc}
    f9b8:	stcl	7, cr15, [r2, #-972]	; 0xfffffc34
    f9bc:	tstcs	r1, r2, lsr sl
    f9c0:			; <UNDEFINED> instruction: 0x4603447a
    f9c4:			; <UNDEFINED> instruction: 0xf7f34620
    f9c8:	andcs	lr, r1, r6, lsr #31
    f9cc:	ldmda	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f9d0:	andeq	ip, r2, r8, lsl #19
    f9d4:	andeq	lr, r3, r2, lsl #13
    f9d8:	andeq	r0, r0, r0, ror r2
    f9dc:	andeq	ip, r2, r6, ror #18
    f9e0:	andeq	lr, r3, r4, ror #11
    f9e4:	andeq	sp, r2, r4, rrx
    f9e8:	andeq	lr, r3, r0, asr #10
    f9ec:	andeq	lr, r3, r6, lsr r5
    f9f0:	strdeq	lr, [r3], -r0
    f9f4:	andeq	lr, r3, r4, ror #8
    f9f8:	andeq	r0, r0, r4, ror r2
    f9fc:	andeq	r7, r1, r6, ror r6
    fa00:	andeq	lr, r3, ip, lsr r4
    fa04:	andeq	r7, r1, ip, ror r6
    fa08:	andeq	r7, r1, r4, lsl #13
    fa0c:	andeq	lr, r3, lr, lsl #8
    fa10:	andeq	r7, r1, r6, lsl #13
    fa14:	andeq	r7, r1, r0, lsl #13
    fa18:	andeq	r7, r1, r6, lsr #13
    fa1c:			; <UNDEFINED> instruction: 0x000176b6
    fa20:			; <UNDEFINED> instruction: 0x000176be
    fa24:	andeq	r7, r1, sl, asr #13
    fa28:	andeq	r7, r1, lr, asr #13
    fa2c:	andeq	ip, r2, r0, lsl #13
    fa30:	andeq	r7, r1, r0, lsr #9
    fa34:	andeq	r0, r0, r8, ror r2
    fa38:	andeq	r7, r1, ip, lsr #7
    fa3c:	andeq	lr, r3, r6, ror #4
    fa40:	andeq	r6, r1, r4, lsr sl
    fa44:	andeq	lr, r3, r2, lsr r2
    fa48:	andeq	r6, r1, ip, ror #19
    fa4c:	andeq	r6, r1, r8, lsr #28
    fa50:	andeq	r7, r1, r8, ror r3
    fa54:	andeq	r7, r1, r8, lsr r3
    fa58:	andeq	r6, r1, r8, lsr #19
    fa5c:	andeq	r6, r1, r4, ror #18
    fa60:	andeq	r7, r1, r0, ror #5
    fa64:	andeq	lr, r3, sl, ror #2
    fa68:	andeq	r6, r1, r8, lsr r9
    fa6c:	andeq	lr, r3, r6, lsr r1
    fa70:	strdeq	r6, [r1], -r0
    fa74:	muleq	r1, r8, r2
    fa78:	andeq	r7, r1, r8, lsr #5
    fa7c:	muleq	r1, ip, r2
    fa80:	andeq	r7, r1, r8, lsl #10
    fa84:	andeq	r7, r1, sl, asr #5
    fa88:	andeq	r7, r1, ip, ror r2
    fa8c:	svcmi	0x00f0e92d
    fa90:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    fa94:	strcs	r8, [r0, -r4, lsl #22]
    fa98:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
    fa9c:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
    faa0:			; <UNDEFINED> instruction: 0xf8df447a
    faa4:	addlt	sl, sp, r0, lsr r5
    faa8:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    faac:	strcs	pc, [r8, #-2271]!	; 0xfffff721
    fab0:	movwls	r6, #47131	; 0xb81b
    fab4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fab8:	tstcs	r1, fp, lsl #24
    fabc:	andpl	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    fac0:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
    fac4:	ldrbtmi	r9, [sl], #-4
    fac8:			; <UNDEFINED> instruction: 0xf7f36828
    facc:			; <UNDEFINED> instruction: 0xf8d4ef24
    fad0:			; <UNDEFINED> instruction: 0xf8df8040
    fad4:	strls	r1, [r7, -ip, lsl #10]
    fad8:			; <UNDEFINED> instruction: 0x46404479
    fadc:	mcr	7, 1, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
    fae0:	subsle	r2, r0, r0, lsl #16
    fae4:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    fae8:	strmi	sl, [r1], sl, lsl #20
    faec:	mcr	4, 0, r4, cr8, cr11, {3}
    faf0:	cmncc	r0, #144, 20	; 0x90000
    faf4:	vmla.f32	s20, s18, s14
    faf8:	vmov	s16, r3
    fafc:	vmov	r2, s16
    fb00:			; <UNDEFINED> instruction: 0x464b1a90
    fb04:	beq	44b36c <fputs@plt+0x44786c>
    fb08:			; <UNDEFINED> instruction: 0xf7f3220a
    fb0c:	stmdacs	r0, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
    fb10:			; <UNDEFINED> instruction: 0xf8dfdd24
    fb14:	bge	214e6c <fputs@plt+0x21136c>
    fb18:	strcc	r9, [r1, -r7, lsl #16]
    fb1c:			; <UNDEFINED> instruction: 0xf7f34479
    fb20:	stmdacs	r0, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
    fb24:			; <UNDEFINED> instruction: 0xf8dfd0eb
    fb28:	cfstrsge	mvf3, [r9, #-784]	; 0xfffffcf0
    fb2c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    fb30:	ldrbtmi	r9, [fp], #-7
    fb34:	movwcs	r9, #773	; 0x305
    fb38:	stmdbls	r5, {r0, r1, r3, r4, r7, r9, sl, lr}
    fb3c:			; <UNDEFINED> instruction: 0xf7f3462a
    fb40:	strmi	lr, [r4], -r0, lsr #30
    fb44:	sbcsle	r2, sl, r0, lsl #16
    fb48:	bcs	8edb58 <fputs@plt+0x8ea058>
    fb4c:			; <UNDEFINED> instruction: 0xf1bbd0d7
    fb50:	ldmdale	r4, {r0, r1, r8, r9, sl, fp}^
    fb54:			; <UNDEFINED> instruction: 0xf00be8df
    fb58:	ldmdacs	sl!, {r0, r3, r4, r7, sl, ip, sp, pc}^
    fb5c:			; <UNDEFINED> instruction: 0xf7ff9804
    fb60:			; <UNDEFINED> instruction: 0xf8dffc3b
    fb64:			; <UNDEFINED> instruction: 0xf8df248c
    fb68:	ldrbtmi	r3, [sl], #-1128	; 0xfffffb98
    fb6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fb70:	subsmi	r9, sl, fp, lsl #22
    fb74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fb78:	andcs	sp, r0, r4, lsl r1
    fb7c:	ldc	0, cr11, [sp], #52	; 0x34
    fb80:	pop	{r2, r8, r9, fp, pc}
    fb84:			; <UNDEFINED> instruction: 0xf8df8ff0
    fb88:	strbmi	r0, [r3], -ip, ror #8
    fb8c:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    fb90:			; <UNDEFINED> instruction: 0xf85a2101
    fb94:	ldrbtmi	r0, [sl], #-0
    fb98:			; <UNDEFINED> instruction: 0xf7f36800
    fb9c:			; <UNDEFINED> instruction: 0x2001eebc
    fba0:	svc	0x008af7f3
    fba4:	mcr	7, 5, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
    fba8:			; <UNDEFINED> instruction: 0xf0402e0e
    fbac:			; <UNDEFINED> instruction: 0x462081b8
    fbb0:			; <UNDEFINED> instruction: 0x4641463a
    fbb4:	strbvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    fbb8:			; <UNDEFINED> instruction: 0xf934f7ff
    fbbc:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    fbc0:	strcs	r4, [r0], #-1150	; 0xfffffb82
    fbc4:			; <UNDEFINED> instruction: 0x462a447b
    fbc8:	strls	r4, [r7], #-1585	; 0xfffff9cf
    fbcc:	strtmi	r4, [r0], -r4, lsl #13
    fbd0:	addsgt	pc, ip, r3, asr #17
    fbd4:	mrc	7, 6, APSR_nzcv, cr4, cr3, {7}
    fbd8:	addsle	r2, r0, r0, lsl #16
    fbdc:	blcs	8edbf0 <fputs@plt+0x8ea0f0>
    fbe0:	ldrtmi	sp, [r1], -sp, lsl #1
    fbe4:	strtmi	r4, [sl], -r0, lsr #12
    fbe8:			; <UNDEFINED> instruction: 0xf7f39407
    fbec:	stmdacs	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    fbf0:	stmdavc	r3, {r0, r2, r7, ip, lr, pc}
    fbf4:	addle	r2, r2, r3, lsr #22
    fbf8:			; <UNDEFINED> instruction: 0xf04f260e
    fbfc:	andcs	r0, r0, r5, lsl #22
    fc00:	bleq	8c034 <fputs@plt+0x88534>
    fc04:	ldr	r9, [r8, r7]
    fc08:	strdcs	r4, [r1, -lr]
    fc0c:	strtmi	r2, [sl], -r0
    fc10:	andls	r4, r7, fp, ror r4
    fc14:	addsne	pc, r8, r3, asr #17
    fc18:	ldrbtmi	r4, [r9], #-2555	; 0xfffff605
    fc1c:	mrc	7, 5, APSR_nzcv, cr0, cr3, {7}
    fc20:			; <UNDEFINED> instruction: 0xf43f2800
    fc24:	stmdavc	r3, {r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    fc28:			; <UNDEFINED> instruction: 0xf43f2b23
    fc2c:	ldmibmi	r7!, {r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    fc30:	strtmi	r2, [sl], -r0
    fc34:	ldrbtmi	r9, [r9], #-7
    fc38:	mcr	7, 5, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
    fc3c:	stmdacs	r0, {r2, r9, sl, lr}
    fc40:	svcge	0x005df43f
    fc44:	blcs	8edc58 <fputs@plt+0x8ea158>
    fc48:	svcge	0x0059f43f
    fc4c:			; <UNDEFINED> instruction: 0xf0002e0d
    fc50:	cdpcs	0, 0, cr8, cr14, cr4, {6}
    fc54:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    fc58:	ldrtmi	r4, [sl], -r0, lsr #12
    fc5c:			; <UNDEFINED> instruction: 0xf7ff4641
    fc60:	blmi	ffb0dfec <fputs@plt+0xffb0a4ec>
    fc64:	strtmi	r4, [sl], -fp, ror #19
    fc68:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    fc6c:	andcs	r4, r0, r4, lsl #12
    fc70:	adcmi	pc, r8, r3, asr #17
    fc74:			; <UNDEFINED> instruction: 0xf7f39007
    fc78:	strmi	lr, [r4], -r4, lsl #29
    fc7c:			; <UNDEFINED> instruction: 0xf43f2800
    fc80:	stmdavc	r3, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    fc84:	orrsle	r2, r2, r3, lsr #22
    fc88:			; <UNDEFINED> instruction: 0x4602e739
    fc8c:	stmiami	r3!, {r1, r5, r6, r7, r8, fp, lr}^
    fc90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    fc94:			; <UNDEFINED> instruction: 0xffe0f7fb
    fc98:	vmull.p8	<illegal reg q8.5>, d0, d6
    fc9c:	mcrcs	1, 0, r8, cr11, cr2, {3}
    fca0:	ldmibmi	pc, {r1, r4, r5, r7, ip, lr, pc}^	; <UNPREDICTABLE>
    fca4:	strtmi	r2, [sl], -r0
    fca8:	ldrbtmi	r9, [r9], #-7
    fcac:	mcr	7, 3, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    fcb0:	stmdacs	r0, {r2, r9, sl, lr}
    fcb4:	svcge	0x0023f43f
    fcb8:	blcs	8edccc <fputs@plt+0x8ea1cc>
    fcbc:	svcge	0x001ff43f
    fcc0:	blcs	397794 <fputs@plt+0x393c94>
    fcc4:	andge	sp, r2, #11730944	; 0xb30000
    fcc8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    fccc:			; <UNDEFINED> instruction: 0x4710441a
    fcd0:	ldrdeq	r0, [r0], -sp
    fcd4:			; <UNDEFINED> instruction: 0xffffff5f
    fcd8:			; <UNDEFINED> instruction: 0xffffff5f
    fcdc:			; <UNDEFINED> instruction: 0xffffff5f
    fce0:			; <UNDEFINED> instruction: 0xffffff5f
    fce4:			; <UNDEFINED> instruction: 0xffffff5f
    fce8:			; <UNDEFINED> instruction: 0xffffff5f
    fcec:			; <UNDEFINED> instruction: 0xffffff5f
    fcf0:			; <UNDEFINED> instruction: 0xffffff5f
    fcf4:			; <UNDEFINED> instruction: 0xffffff5f
    fcf8:	andeq	r0, r0, r1, ror #2
    fcfc:	andeq	r0, r0, r5, ror #1
    fd00:	strheq	r0, [r0], -sp
    fd04:			; <UNDEFINED> instruction: 0xffffff5f
    fd08:	andeq	r0, r0, sp, lsr r0
    fd0c:	blcs	1dadda0 <fputs@plt+0x1daa2a0>
    fd10:	tsthi	r4, r0	; <UNPREDICTABLE>
    fd14:	andcs	r4, r0, r3, asr #19
    fd18:	andls	r4, r7, sl, lsr #12
    fd1c:			; <UNDEFINED> instruction: 0xf7f34479
    fd20:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
    fd24:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    fd28:	blcs	8edd3c <fputs@plt+0x8ea23c>
    fd2c:	mcrge	4, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    fd30:	ldrbtmi	r4, [r9], #-2493	; 0xfffff643
    fd34:	strtmi	r2, [sl], -r0, lsl #8
    fd38:	strls	r4, [r7], #-1568	; 0xfffff9e0
    fd3c:			; <UNDEFINED> instruction: 0xf7f39103
    fd40:	stmdacs	r0, {r5, r9, sl, fp, sp, lr, pc}
    fd44:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
    fd48:	stmdbls	r3, {r0, r1, fp, ip, sp, lr}
    fd4c:			; <UNDEFINED> instruction: 0xf43f2b23
    fd50:			; <UNDEFINED> instruction: 0x462aaed6
    fd54:	tstls	r3, r0, lsr #12
    fd58:			; <UNDEFINED> instruction: 0xf7f39407
    fd5c:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
    fd60:	mcrge	4, 6, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    fd64:	blcs	8edd78 <fputs@plt+0x8ea278>
    fd68:	mcrge	4, 6, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    fd6c:	strtmi	r9, [r0], -r3, lsl #18
    fd70:	strls	r4, [r7], #-1578	; 0xfffff9d6
    fd74:	mcr	7, 0, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
    fd78:			; <UNDEFINED> instruction: 0xf43f2800
    fd7c:	stmdavc	r3, {r6, r7, r9, sl, fp, sp, pc}
    fd80:			; <UNDEFINED> instruction: 0xf43f2b23
    fd84:			; <UNDEFINED> instruction: 0xf04faebc
    fd88:	ldr	r0, [r8, -r5, lsl #22]!
    fd8c:	andcs	r4, r0, r7, lsr #23
    fd90:	strtmi	r4, [sl], -r7, lsr #19
    fd94:	andls	r4, r7, fp, ror r4
    fd98:			; <UNDEFINED> instruction: 0xf8c34479
    fd9c:			; <UNDEFINED> instruction: 0xf7f34094
    fda0:			; <UNDEFINED> instruction: 0x4604edf0
    fda4:			; <UNDEFINED> instruction: 0xf43f2800
    fda8:	stmdavc	r3, {r1, r3, r5, r7, r9, sl, fp, sp, pc}
    fdac:			; <UNDEFINED> instruction: 0xf47f2b23
    fdb0:	ssat	sl, #5, r3, asr #30
    fdb4:	mulcs	r0, pc, fp	; <UNPREDICTABLE>
    fdb8:			; <UNDEFINED> instruction: 0x462a499f
    fdbc:	andls	r4, r7, fp, ror r4
    fdc0:			; <UNDEFINED> instruction: 0xf8c34479
    fdc4:			; <UNDEFINED> instruction: 0xf7f34080
    fdc8:			; <UNDEFINED> instruction: 0x4604eddc
    fdcc:			; <UNDEFINED> instruction: 0xf43f2800
    fdd0:	stmdavc	r3, {r1, r2, r4, r7, r9, sl, fp, sp, pc}
    fdd4:			; <UNDEFINED> instruction: 0xf43f2b23
    fdd8:			; <UNDEFINED> instruction: 0x4620ae92
    fddc:			; <UNDEFINED> instruction: 0x4641463a
    fde0:			; <UNDEFINED> instruction: 0xf7ff4e96
    fde4:	blmi	fe5cde68 <fputs@plt+0xfe5ca368>
    fde8:	strcs	r4, [r0], #-1150	; 0xfffffb82
    fdec:			; <UNDEFINED> instruction: 0x462a447b
    fdf0:	strls	r4, [r7], #-1585	; 0xfffff9cf
    fdf4:	strtmi	r4, [r0], -r4, lsl #13
    fdf8:	addgt	pc, ip, r3, asr #17
    fdfc:	stcl	7, cr15, [r0, #972]	; 0x3cc
    fe00:			; <UNDEFINED> instruction: 0xf43f2800
    fe04:	stmdavc	r3, {r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}
    fe08:			; <UNDEFINED> instruction: 0xf43f2b23
    fe0c:			; <UNDEFINED> instruction: 0x4631ae78
    fe10:	strtmi	r4, [sl], -r0, lsr #12
    fe14:			; <UNDEFINED> instruction: 0xf7f39407
    fe18:	stmdacs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    fe1c:	mcrge	4, 3, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    fe20:	blcs	8ede34 <fputs@plt+0x8ea334>
    fe24:	mcrge	4, 3, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    fe28:			; <UNDEFINED> instruction: 0xf04f260d
    fe2c:	strbt	r0, [r6], r4, lsl #22
    fe30:			; <UNDEFINED> instruction: 0xf04f4b84
    fe34:	stmibmi	r4, {r8, r9, fp}
    fe38:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
    fe3c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    fe40:	andslt	pc, ip, sp, asr #17
    fe44:			; <UNDEFINED> instruction: 0xf8c39103
    fe48:			; <UNDEFINED> instruction: 0xf7f34084
    fe4c:	stmdacs	r0, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    fe50:	mrcge	4, 2, APSR_nzcv, cr5, cr15, {1}
    fe54:	blcs	8ede68 <fputs@plt+0x8ea368>
    fe58:	mrcge	4, 2, APSR_nzcv, cr1, cr15, {1}
    fe5c:	strtmi	r9, [sl], -r3, lsl #18
    fe60:			; <UNDEFINED> instruction: 0xf8cd4658
    fe64:			; <UNDEFINED> instruction: 0xf7f3b01c
    fe68:	stmdacs	r0, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
    fe6c:	mcrge	4, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    fe70:	stmdbls	r3, {r0, r1, fp, ip, sp, lr}
    fe74:			; <UNDEFINED> instruction: 0xf43f2b23
    fe78:	strtmi	sl, [sl], -r2, asr #28
    fe7c:	tstls	r3, r8, asr r6
    fe80:	andslt	pc, ip, sp, asr #17
    fe84:	ldcl	7, cr15, [ip, #-972]!	; 0xfffffc34
    fe88:			; <UNDEFINED> instruction: 0xf43f2800
    fe8c:	stmdavc	r3, {r3, r4, r5, r9, sl, fp, sp, pc}
    fe90:			; <UNDEFINED> instruction: 0xf43f2b23
    fe94:	stmdbls	r3, {r2, r4, r5, r9, sl, fp, sp, pc}
    fe98:			; <UNDEFINED> instruction: 0x462a4658
    fe9c:	andslt	pc, ip, sp, asr #17
    fea0:	stcl	7, cr15, [lr, #-972]!	; 0xfffffc34
    fea4:			; <UNDEFINED> instruction: 0xf47f2800
    fea8:	strt	sl, [r8], -sl, ror #30
    feac:	strtmi	r4, [r2], -r7, ror #18
    feb0:	beq	44b71c <fputs@plt+0x447c1c>
    feb4:			; <UNDEFINED> instruction: 0xf7fb4479
    feb8:	blmi	198f9fc <fputs@plt+0x198befc>
    febc:	ldrbtmi	r7, [fp], #-2082	; 0xfffff7de
    fec0:			; <UNDEFINED> instruction: 0xf8c32a73
    fec4:	smlabble	r6, r8, r0, r0
    fec8:	bcs	192e058 <fputs@plt+0x192a558>
    fecc:			; <UNDEFINED> instruction: 0xf44fbf04
    fed0:			; <UNDEFINED> instruction: 0xf8c34200
    fed4:	blmi	17d815c <fputs@plt+0x17d465c>
    fed8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    fedc:	suble	r2, r2, r2, lsl #22
    fee0:	andcs	r4, r0, sp, asr r9
    fee4:	andls	r4, r7, sl, lsr #12
    fee8:			; <UNDEFINED> instruction: 0xf7f34479
    feec:	stmdacs	r0, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    fef0:	cfmvdhrge	mvd5, pc
    fef4:	blcs	8edf08 <fputs@plt+0x8ea408>
    fef8:	cfmvdhrge	mvd1, pc
    fefc:	ldrbtmi	r4, [r9], #-2391	; 0xfffff6a9
    ff00:	ldmdbmi	r7, {r3, r4, r8, r9, sl, sp, lr, pc}^
    ff04:	strtmi	r2, [sl], -r0
    ff08:	ldrbtmi	r9, [r9], #-7
    ff0c:	ldc	7, cr15, [r8, #-972]!	; 0xfffffc34
    ff10:			; <UNDEFINED> instruction: 0xf43f2800
    ff14:	stmdavc	r3, {r2, r4, r5, r6, r7, r8, sl, fp, sp, pc}
    ff18:			; <UNDEFINED> instruction: 0xf43f2b23
    ff1c:	ldmdbmi	r1, {r4, r5, r6, r7, r8, sl, fp, sp, pc}^
    ff20:	strtmi	r2, [sl], -r0
    ff24:	ldrbtmi	r9, [r9], #-7
    ff28:	stc	7, cr15, [sl, #-972]!	; 0xfffffc34
    ff2c:			; <UNDEFINED> instruction: 0xf43f2800
    ff30:	stmdavc	r3, {r1, r2, r5, r6, r7, r8, sl, fp, sp, pc}
    ff34:			; <UNDEFINED> instruction: 0xf47f2b23
    ff38:	strb	sl, [r0, #3960]!	; 0xf78
    ff3c:	ldmdacc	r2!, {r5, r6, fp, ip, sp, lr}
    ff40:	bmi	1284400 <fputs@plt+0x1280900>
    ff44:	blmi	1258354 <fputs@plt+0x1254854>
    ff48:	andls	r4, r7, sl, ror r4
    ff4c:	andsvs	r4, r1, fp, ror r4
    ff50:	stmdbmi	r7, {r1, r3, r5, r9, sl, lr}^
    ff54:	addeq	pc, r8, r3, asr #17
    ff58:			; <UNDEFINED> instruction: 0xf7f34479
    ff5c:	stmdacs	r0, {r1, r4, r8, sl, fp, sp, lr, pc}
    ff60:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    ff64:	blmi	1109698 <fputs@plt+0x1105b98>
    ff68:	stmdbmi	r3, {sp}^
    ff6c:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    ff70:	ldrbtmi	r9, [r9], #-7
    ff74:	addeq	pc, r8, r3, asr #17
    ff78:	stc	7, cr15, [r2, #-972]	; 0xfffffc34
    ff7c:			; <UNDEFINED> instruction: 0xd1b92800
    ff80:	ldmdami	ip, {r0, r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}
    ff84:	bmi	f61898 <fputs@plt+0xf5dd98>
    ff88:			; <UNDEFINED> instruction: 0xf85a2101
    ff8c:	ldrbtmi	r0, [sl], #-0
    ff90:	strvc	lr, [r0], #-2509	; 0xfffff633
    ff94:			; <UNDEFINED> instruction: 0xf7f36800
    ff98:			; <UNDEFINED> instruction: 0x2001ecbe
    ff9c:	stc	7, cr15, [ip, #972]	; 0x3cc
    ffa0:			; <UNDEFINED> instruction: 0xf47f2b76
    ffa4:	stmdavc	r0!, {r0, r1, r2, r4, r5, r7, r9, sl, fp, sp, pc}^
    ffa8:			; <UNDEFINED> instruction: 0xf47f3831
    ffac:	blmi	d3ba80 <fputs@plt+0xd37f80>
    ffb0:	ldmdbmi	r4!, {r1, r3, r5, r9, sl, lr}
    ffb4:	ldrbtmi	r2, [fp], #-1025	; 0xfffffbff
    ffb8:	ldrbtmi	r9, [r9], #-7
    ffbc:			; <UNDEFINED> instruction: 0xf7f3601c
    ffc0:	stmdacs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
    ffc4:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {3}
    ffc8:	svclt	0x0000e599
    ffcc:	andeq	ip, r2, r8, asr #5
    ffd0:	andeq	r0, r0, r0, ror r2
    ffd4:			; <UNDEFINED> instruction: 0x0002c2be
    ffd8:	andeq	r0, r0, r4, ror r2
    ffdc:	strdeq	r6, [r1], -r2
    ffe0:	andeq	r9, r1, r8, asr #9
    ffe4:	andeq	ip, r2, r8, ror #20
    ffe8:	strdeq	r3, [r1], -r4
    ffec:	andeq	r3, r1, r2, ror #9
    fff0:	strdeq	ip, [r2], -lr
    fff4:	andeq	r0, r0, r8, ror r2
    fff8:	andeq	r6, r1, lr, lsr #22
    fffc:	andeq	r3, r1, r4, asr r4
   10000:	andeq	sp, r3, ip, lsr #29
   10004:	andeq	sp, r3, r0, ror #28
   10008:	strdeq	r3, [r1], -sl
   1000c:	ldrdeq	r3, [r1], -lr
   10010:	andeq	sp, r3, r8, lsl #28
   10014:	andeq	r3, r1, sl, lsr #7
   10018:	andeq	r7, r1, r8, lsr r1
   1001c:	andeq	ip, r2, r2, asr #17
   10020:	andeq	r3, r1, sl, ror #6
   10024:	strdeq	r3, [r1], -r8
   10028:	andeq	r3, r1, r2, ror #5
   1002c:	ldrdeq	sp, [r3], -ip
   10030:	andeq	r3, r1, ip, ror r2
   10034:			; <UNDEFINED> instruction: 0x0003dcb4
   10038:	andeq	r3, r1, r4, asr r2
   1003c:	andeq	r3, r1, ip, lsr #4
   10040:	andeq	sp, r3, r4, lsl #25
   10044:	andeq	sp, r3, r6, lsr ip
   10048:	ldrdeq	r3, [r1], -r6
   1004c:	andeq	r6, r1, r8, lsr #30
   10050:			; <UNDEFINED> instruction: 0x0003dbb2
   10054:	andeq	ip, r2, r8, ror r6
   10058:	andeq	r3, r1, ip, lsr #2
   1005c:	andeq	r3, r1, r6, lsl r1
   10060:	andeq	r3, r1, sl, lsl #2
   10064:	andeq	r3, r1, lr, ror #1
   10068:	andeq	ip, r2, r8, lsl #12
   1006c:	andeq	sp, r3, r4, lsr #22
   10070:	strheq	r3, [r1], -ip
   10074:	andeq	sp, r3, r2, lsl #22
   10078:	andeq	r3, r1, r2, lsr #1
   1007c:	muleq	r1, lr, r0
   10080:	muleq	r2, sl, r5
   10084:	andeq	r3, r1, sl, asr r0
   10088:	svclt	0x00183809
   1008c:	ldrbmi	r2, [r0, -r1]!
   10090:			; <UNDEFINED> instruction: 0x4605b538
   10094:	stmdavc	r4, {r1, r2, r4, r8, r9, fp, lr}
   10098:	and	r4, r3, fp, ror r4
   1009c:	movwcc	r6, #34841	; 0x8819
   100a0:	andle	r4, r2, ip, lsl #5
   100a4:	bcs	2a214 <fputs@plt+0x26714>
   100a8:	ldmdbmi	r2, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   100ac:	ldrbtmi	r2, [r9], #-1
   100b0:	b	13ce084 <fputs@plt+0x13ca584>
   100b4:	bvc	aa24fc <fputs@plt+0xa9e9fc>
   100b8:	ldrbtmi	r2, [r9], #-1
   100bc:	b	124e090 <fputs@plt+0x124a590>
   100c0:	andcs	r4, r1, lr, lsl #18
   100c4:			; <UNDEFINED> instruction: 0xf7f34479
   100c8:	stmdavs	r8!, {r2, r6, r9, fp, sp, lr, pc}^
   100cc:			; <UNDEFINED> instruction: 0xf7fb3804
   100d0:	stmdbmi	fp, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   100d4:	andcs	r6, r1, sl, lsr #18
   100d8:			; <UNDEFINED> instruction: 0xf7f34479
   100dc:	stmdbmi	r9, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
   100e0:	andcs	r6, r1, sl, ror #18
   100e4:	ldrhtmi	lr, [r8], -sp
   100e8:			; <UNDEFINED> instruction: 0xf7f34479
   100ec:	svclt	0x0000ba2f
   100f0:	andeq	ip, r2, r8, ror r5
   100f4:	andeq	r6, r1, r6, lsl lr
   100f8:	andeq	r6, r1, r2, lsr lr
   100fc:	andeq	r4, r1, r4, ror r3
   10100:	andeq	r5, r1, r0, lsr ip
   10104:	andeq	r5, r1, r4, lsr ip
   10108:	strmi	r4, [r3], -r1, lsl #8
   1010c:			; <UNDEFINED> instruction: 0xf8132000
   10110:	ldrmi	r2, [r0], #-2817	; 0xfffff4ff
   10114:	sbclt	r4, r0, #-1342177272	; 0xb0000008
   10118:			; <UNDEFINED> instruction: 0x4770d1f9
   1011c:	bmi	4eb130 <fputs@plt+0x4e7630>
   10120:	ldrbtmi	r7, [sl], #-2075	; 0xfffff7e5
   10124:	stmdavs	r3, {r0, r1, r7, r8, ip, sp, pc}
   10128:	stmdblt	fp!, {r1, r7, fp, sp, lr}
   1012c:	stmibvs	r0, {r1, r3, r4, r5, r8, fp, ip, sp, pc}^
   10130:	svclt	0x00183800
   10134:	ldrbmi	r2, [r0, -r1]!
   10138:	andcs	fp, r1, sl, lsl #2
   1013c:	stmdbvs	r3, {r4, r5, r6, r8, r9, sl, lr}
   10140:	rscsle	r2, r4, r0, lsl #22
   10144:	ldrbmi	r2, [r0, -r1]!
   10148:	addlt	fp, r3, r0, lsr r5
   1014c:	tstcs	r1, r8, lsl #26
   10150:	stcvs	12, cr4, [r3, #-32]	; 0xffffffe0
   10154:	ldrbtmi	r5, [ip], #-2389	; 0xfffff6ab
   10158:	strls	r4, [r0], #-2567	; 0xfffff5f9
   1015c:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   10160:	bl	ff64e134 <fputs@plt+0xff64a634>
   10164:	rscscc	pc, pc, pc, asr #32
   10168:	ldclt	0, cr11, [r0, #-12]!
   1016c:	andeq	fp, r2, r6, asr #24
   10170:	andeq	r0, r0, r8, ror r2
   10174:			; <UNDEFINED> instruction: 0x00016dba
   10178:	andeq	r6, r1, r4, lsr #27
   1017c:			; <UNDEFINED> instruction: 0x4605b5f0
   10180:			; <UNDEFINED> instruction: 0xf5ad4b4d
   10184:	stmdami	sp, {r0, r1, r7, r8, sl, fp, ip, lr}^
   10188:	stmdbmi	sp, {r0, r1, r2, r7, ip, sp, pc}^
   1018c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   10190:	addpl	pc, r3, #54525952	; 0x3400000
   10194:	andscc	r4, r4, #1200	; 0x4b0
   10198:	ldmdavs	r8, {r0, r6, fp, ip, lr}
   1019c:	stmdavs	r9, {r1, r2, r3, r4, r5, r6, sl, lr}
   101a0:			; <UNDEFINED> instruction: 0xf04f6011
   101a4:	stmdacs	r0, {r8}
   101a8:	ldmdavs	ip, {r1, r2, r4, r6, r8, sl, fp, ip, lr, pc}^
   101ac:	strcs	r2, [r0, -ip, lsr #4]
   101b0:	andmi	pc, r0, #2048	; 0x800
   101b4:	ldmdavs	r9, {r0, r1, r5, r9, sl, lr}
   101b8:	stmdbcs	r9, {r2, r3, r5, r8, r9, ip, sp}
   101bc:	strcc	fp, [r1, -r8, lsl #30]
   101c0:			; <UNDEFINED> instruction: 0xd1f8429a
   101c4:	svclt	0x009c2f01
   101c8:	strcs	r4, [r0, -r3, lsr #12]
   101cc:	ldmdavs	r9, {r0, r1, r2, r6, fp, ip, lr, pc}
   101d0:	stmdbcs	sl, {r2, r3, r5, r8, r9, ip, sp}
   101d4:	strcc	fp, [r1, -r8, lsl #30]
   101d8:			; <UNDEFINED> instruction: 0xd1f84293
   101dc:	svclt	0x00982f01
   101e0:	stmdble	lr, {r8, r9, sp}
   101e4:	eorcs	r4, r4, #56, 22	; 0xe000
   101e8:	tstcs	r1, r8, lsr r8
   101ec:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
   101f0:			; <UNDEFINED> instruction: 0xf7f3681b
   101f4:	andcs	lr, r0, lr, lsr #22
   101f8:	movwcc	lr, #4125	; 0x101d
   101fc:	addmi	r3, r3, #44, 8	; 0x2c000000
   10200:	stmdavs	r2!, {r1, r3, r5, ip, lr, pc}
   10204:	mvnsle	r2, r9, lsl #20
   10208:	stmdavs	r1!, {r1, r8, r9, sl, fp, sp, pc}^
   1020c:	ldrtmi	r2, [sl], -r3
   10210:	bl	f4e1e4 <fputs@plt+0xf4a6e4>
   10214:	blle	b5a21c <fputs@plt+0xb5671c>
   10218:	blvs	eaaca0 <fputs@plt+0xea71a0>
   1021c:			; <UNDEFINED> instruction: 0xf5023002
   10220:	addeq	r5, r0, r1, lsl #7
   10224:	tstlt	sp, r3, lsl #6
   10228:	eorvs	r2, sl, r1, lsl #4
   1022c:	vld3.8	{d4-d6}, [r0 :64], r8
   10230:			; <UNDEFINED> instruction: 0xf020607f
   10234:	stmdbmi	r6!, {r0, r1, r2, r3}
   10238:	orrpl	pc, r3, #54525952	; 0x3400000
   1023c:	tstcc	r4, #32, 20	; 0x20000
   10240:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   10244:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   10248:			; <UNDEFINED> instruction: 0xf04f4051
   1024c:	teqle	r1, r0, lsl #4
   10250:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
   10254:	ldcllt	0, cr11, [r0, #28]!
   10258:	addpl	pc, r0, pc, asr #8
   1025c:	blmi	6ca210 <fputs@plt+0x6c6710>
   10260:	ldmdami	ip, {r0, r3, r5, r9, sp}
   10264:	ldmpl	r3!, {r0, r8, sp}^
   10268:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1026c:	b	ffc4e240 <fputs@plt+0xffc4a740>
   10270:	strb	r2, [r0, r0]!
   10274:	tstcs	r0, sp, lsl sp
   10278:	addpl	pc, r0, #1325400064	; 0x4f000000
   1027c:			; <UNDEFINED> instruction: 0xf7f34628
   10280:	strtmi	lr, [r8], -ip, lsr #19
   10284:	orrpl	pc, r0, pc, asr #8
   10288:	bl	1d4e25c <fputs@plt+0x1d4a75c>
   1028c:	stmdami	lr, {r3, r4, r6, r8, ip, sp, pc}
   10290:	bmi	45869c <fputs@plt+0x454b9c>
   10294:	ldmdapl	r0!, {r0, r1, r5, r6, fp, sp, lr}
   10298:	strls	r4, [r0, #-1146]	; 0xfffffb86
   1029c:			; <UNDEFINED> instruction: 0xf7f36800
   102a0:	andcs	lr, r0, sl, lsr fp
   102a4:	stmdami	sp, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   102a8:	ldrbtmi	r4, [r8], #-3341	; 0xfffff2f3
   102ac:	stmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   102b0:			; <UNDEFINED> instruction: 0xe7ec447d
   102b4:	bl	6ce288 <fputs@plt+0x6ca788>
   102b8:	muleq	r3, r0, r9
   102bc:	ldrdeq	fp, [r2], -sl
   102c0:	andeq	r0, r0, r0, ror r2
   102c4:	andeq	fp, r2, ip, asr #23
   102c8:	andeq	r0, r0, r8, ror r2
   102cc:	muleq	r1, lr, sp
   102d0:	andeq	fp, r2, r8, lsr #22
   102d4:	strdeq	r6, [r1], -r8
   102d8:	andeq	r6, r1, ip, lsr #26
   102dc:	andeq	r6, r1, sl, lsl #26
   102e0:	muleq	r1, r4, ip
   102e4:			; <UNDEFINED> instruction: 0x460ab538
   102e8:	strmi	r7, [r4], -r5, lsl #20
   102ec:	bvc	103cf08 <fputs@plt+0x1039408>
   102f0:	b	10f2884 <fputs@plt+0x10eed84>
   102f4:	addsmi	r4, r3, #0, 6
   102f8:	ldmdale	sp, {r0, r3, r4, r9, sl, lr}
   102fc:			; <UNDEFINED> instruction: 0x4620b11b
   10300:			; <UNDEFINED> instruction: 0xff02f7ff
   10304:	svcvc	0x00e24603
   10308:	sbcslt	r1, fp, #634880	; 0x9b000
   1030c:			; <UNDEFINED> instruction: 0xd113429a
   10310:	stmdblt	r5!, {sp}^
   10314:	eoreq	pc, r0, r4, lsl #2
   10318:	bicsne	pc, pc, r0, asr #4
   1031c:	mrc2	7, 7, pc, cr4, cr15, {7}
   10320:			; <UNDEFINED> instruction: 0x31fff894
   10324:	svclt	0x000c4283
   10328:			; <UNDEFINED> instruction: 0xf06f2000
   1032c:	ldclt	0, cr0, [r8, #-40]!	; 0xffffffd8
   10330:	stmdble	r1, {r0, r1, r2, r3, r4, r8, fp, sp}
   10334:	strb	r2, [r2, r0, lsr #2]!
   10338:	andeq	pc, sl, pc, rrx
   1033c:	svclt	0x0000bd38
   10340:	ldrblt	r4, [r0, #-2829]!	; 0xfffff4f3
   10344:			; <UNDEFINED> instruction: 0x4605447b
   10348:	orrslt	r6, r0, r8, asr r8
   1034c:	strcs	r4, [r0], #-3595	; 0xfffff1f5
   10350:	and	r4, r4, lr, ror r4
   10354:	bl	19d360 <fputs@plt+0x199860>
   10358:	ldmdavs	r8, {r2, r6, r7, r8, r9}^
   1035c:	strtmi	fp, [r9], -r8, asr #2
   10360:	bl	fe94e334 <fputs@plt+0xfe94a834>
   10364:	mvnsle	r2, r0, lsl #16
   10368:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   1036c:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   10370:			; <UNDEFINED> instruction: 0xf04fbd70
   10374:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   10378:	andeq	ip, r2, ip, asr #5
   1037c:	andeq	ip, r2, r0, asr #5
   10380:	andeq	ip, r2, r6, lsr #5
   10384:	ldrblt	r4, [r0, #-2830]!	; 0xfffff4f2
   10388:			; <UNDEFINED> instruction: 0x4606447b
   1038c:	asrlt	r6, r8, ip
   10390:	strcs	r4, [r0], #-3340	; 0xfffff2f4
   10394:	strbcc	r4, [r0, #-1149]	; 0xfffffb83
   10398:	strcc	lr, [r1], #-4
   1039c:	biceq	lr, r4, #5120	; 0x1400
   103a0:	cmplt	r0, r8, asr r8
   103a4:			; <UNDEFINED> instruction: 0xf7f34631
   103a8:	stmdacs	r0, {r1, r7, r8, r9, fp, sp, lr, pc}
   103ac:	blmi	1c4b88 <fputs@plt+0x1c1088>
   103b0:	bl	e15a4 <fputs@plt+0xddaa4>
   103b4:	cfstrsvs	mvf0, [r0], #-784	; 0xfffffcf0
   103b8:			; <UNDEFINED> instruction: 0xf04fbd70
   103bc:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   103c0:	andeq	ip, r2, r8, lsl #5
   103c4:	andeq	ip, r2, ip, ror r2
   103c8:	andeq	ip, r2, r0, ror #4
   103cc:	blmi	fece2e9c <fputs@plt+0xfecdf39c>
   103d0:	push	{r1, r3, r4, r5, r6, sl, lr}
   103d4:	strdlt	r4, [sp], #240	; 0xf0
   103d8:	pkhtbmi	r5, r1, r3, asr #17
   103dc:	ldmdavs	fp, {r9, sl, sp}
   103e0:			; <UNDEFINED> instruction: 0xf04f934b
   103e4:	blmi	feb90fec <fputs@plt+0xfeb8d4ec>
   103e8:	movwls	r4, #29819	; 0x747b
   103ec:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
   103f0:	blmi	feb75004 <fputs@plt+0xfeb71504>
   103f4:	movwls	r4, #17531	; 0x447b
   103f8:	ldrbtmi	r4, [fp], #-2988	; 0xfffff454
   103fc:	strbmi	r9, [r8], -r5, lsl #6
   10400:	stmib	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10404:	stmdacs	r0, {r0, r9, sl, lr}
   10408:	addshi	pc, r9, r0, asr #32
   1040c:			; <UNDEFINED> instruction: 0xf44fab0b
   10410:	ldrmi	r7, [r8], -r0, lsl #5
   10414:	stmia	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10418:	vst1.16	{d20-d22}, [pc], sl
   1041c:			; <UNDEFINED> instruction: 0xf7f37180
   10420:	strmi	lr, [r5], -r4, lsl #17
   10424:			; <UNDEFINED> instruction: 0xf0002800
   10428:	stmdavc	r3, {r1, r3, r7, pc}
   1042c:	svclt	0x00182b23
   10430:	svclt	0x000c2b0a
   10434:	strcs	r2, [r0], #-1025	; 0xfffffbff
   10438:			; <UNDEFINED> instruction: 0xf7f3d0e1
   1043c:			; <UNDEFINED> instruction: 0xf10de94a
   10440:			; <UNDEFINED> instruction: 0xf10d0a28
   10444:	ldrbmi	r0, [r1], -r4, lsr #22
   10448:	stmdacc	r1, {r1, r3, r4, r6, r9, sl, lr}
   1044c:	blcs	2a7500 <fputs@plt+0x2a3a00>
   10450:	svclt	0x00089b04
   10454:	strtmi	r5, [r8], -ip, lsr #8
   10458:	ldceq	8, cr6, [ip], {27}
   1045c:	eorcc	pc, r8, sp, lsr #17
   10460:			; <UNDEFINED> instruction: 0xf88d9b05
   10464:	strcs	r4, [r1], #-42	; 0xffffffd6
   10468:	stmdaeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   1046c:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}^
   10470:			; <UNDEFINED> instruction: 0xf7f39301
   10474:	stmibmi	lr, {r1, r2, r7, r9, fp, sp, lr, pc}
   10478:	andge	pc, r8, sp, asr #17
   1047c:	sxtab16mi	r4, r2, r9, ror #8
   10480:	strcc	lr, [r1], #-4
   10484:	suble	r2, pc, r8, lsl ip	; <UNPREDICTABLE>
   10488:	blne	14e5f0 <fputs@plt+0x14aaf0>
   1048c:			; <UNDEFINED> instruction: 0xf7f34650
   10490:	stmdacs	r0, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
   10494:			; <UNDEFINED> instruction: 0x232cd1f5
   10498:	blx	f80a6 <fputs@plt+0xf45a6>
   1049c:			; <UNDEFINED> instruction: 0xf8ddf306
   104a0:	ldrbmi	sl, [sl], -r8
   104a4:	ldrbmi	r9, [r1], -r6
   104a8:	stmdaeq	r3, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   104ac:			; <UNDEFINED> instruction: 0xf7f350fc
   104b0:	strmi	lr, [r3], -r8, ror #20
   104b4:			; <UNDEFINED> instruction: 0xf0002800
   104b8:	stccc	0, cr8, [r1], {220}	; 0xdc
   104bc:	vfma.f32	d2, d0, d6
   104c0:	ldm	pc, {r2, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
   104c4:			; <UNDEFINED> instruction: 0xa1b2f004
   104c8:			; <UNDEFINED> instruction: 0x0c0cbaba
   104cc:	blt	1cd372c <fputs@plt+0x1ccfc2c>
   104d0:	blcs	13a3e40 <fputs@plt+0x13a0340>
   104d4:	biccs	fp, r7, #43, 30	; 0xac
   104d8:	cmpcs	r6, #35, 30	; 0x8c
   104dc:	ldrmi	r0, [r8], -fp, lsr #32
   104e0:	tstcs	r0, r0, lsl r2
   104e4:	stmdb	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   104e8:	andeq	pc, r4, r8, asr #17
   104ec:	cdpcs	6, 15, cr3, cr15, cr1, {0}
   104f0:	blmi	1c47b0c <fputs@plt+0x1c4400c>
   104f4:	sfmls	f2, 4, [r7], {45}	; 0x2d
   104f8:	stmdami	pc!, {r0, r8, sp}^	; <UNPREDICTABLE>
   104fc:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   10500:			; <UNDEFINED> instruction: 0xf7f3681b
   10504:			; <UNDEFINED> instruction: 0xf04fe9a6
   10508:	ldrsh	r3, [ip], -pc	; <UNPREDICTABLE>
   1050c:	ldrmi	r2, [r8], -r0, lsl #4
   10510:			; <UNDEFINED> instruction: 0xf7f34611
   10514:			; <UNDEFINED> instruction: 0xf8c8e8f6
   10518:	strb	r0, [r7, r4]!
   1051c:			; <UNDEFINED> instruction: 0xf7f34618
   10520:			; <UNDEFINED> instruction: 0xf8c8e9c2
   10524:	strb	r0, [r1, r4]!
   10528:	strtmi	r4, [fp], -r4, ror #20
   1052c:	ldrbtmi	r4, [sl], #-2145	; 0xfffff79f
   10530:	tstcs	r1, r7, lsl #24
   10534:	stmdavs	r0, {r5, fp, ip, lr}
   10538:	stmib	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1053c:	blmi	184a49c <fputs@plt+0x184699c>
   10540:	ldrbtmi	r2, [fp], #-0
   10544:	bmi	17e85c4 <fputs@plt+0x17e4ac4>
   10548:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
   1054c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10550:	subsmi	r9, sl, fp, asr #22
   10554:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10558:	addshi	pc, fp, r0, asr #32
   1055c:	pop	{r0, r2, r3, r6, ip, sp, pc}
   10560:	ssub8mi	r8, r8, r0
   10564:	tstcs	r0, sl, lsl #4
   10568:	stmia	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1056c:	andeq	pc, r4, r8, asr #17
   10570:	movwcs	lr, #6076	; 0x17bc
   10574:	andcc	pc, r4, r8, lsl #17
   10578:			; <UNDEFINED> instruction: 0x465ae7b8
   1057c:	andcs	r4, r0, r1, asr r6
   10580:			; <UNDEFINED> instruction: 0xf7f39301
   10584:	blls	8ad84 <fputs@plt+0x87284>
   10588:	stmdacs	r0, {r2, r9, sl, lr}
   1058c:			; <UNDEFINED> instruction: 0x4618d076
   10590:	tstcs	r0, r0, lsl r2
   10594:	ldm	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10598:	tstcs	r0, r0, lsl r2
   1059c:	andeq	pc, r4, r8, asr #17
   105a0:			; <UNDEFINED> instruction: 0xf7f34620
   105a4:			; <UNDEFINED> instruction: 0xf8c8e8ae
   105a8:	ldr	r0, [pc, r8]
   105ac:			; <UNDEFINED> instruction: 0xf1084618
   105b0:			; <UNDEFINED> instruction: 0xf7f30408
   105b4:	svcls	0x0006e978
   105b8:	andeq	pc, r4, r8, asr #17
   105bc:			; <UNDEFINED> instruction: 0x4651465a
   105c0:			; <UNDEFINED> instruction: 0xf7f32000
   105c4:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   105c8:	andscs	sp, r0, #80	; 0x50
   105cc:			; <UNDEFINED> instruction: 0xf7f32100
   105d0:			; <UNDEFINED> instruction: 0x3701e898
   105d4:			; <UNDEFINED> instruction: 0xf8442f08
   105d8:	mvnle	r0, r4, lsl #22
   105dc:	andscs	r9, lr, #1792	; 0x700
   105e0:	tstcs	r1, r4, lsr fp
   105e4:	stmiapl	r3!, {r3, r4, r5, fp, lr}^
   105e8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   105ec:	ldmdb	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   105f0:	ldrmi	lr, [r8], -r9, lsl #15
   105f4:			; <UNDEFINED> instruction: 0xf7ff9301
   105f8:	blls	90114 <fputs@plt+0x8c614>
   105fc:	ble	fe41a604 <fputs@plt+0xfe416b04>
   10600:	stmdami	ip!, {r1, r4, r5, r9, fp, lr}
   10604:	and	r4, r9, sl, ror r4
   10608:	movwls	r4, #5656	; 0x1618
   1060c:	mrc2	7, 4, pc, cr8, cr15, {7}
   10610:	stmdacs	r0, {r0, r8, r9, fp, ip, pc}
   10614:	bmi	bc7030 <fputs@plt+0xbc3530>
   10618:	ldrbtmi	r4, [sl], #-2086	; 0xfffff7da
   1061c:	tstcs	r1, r7, lsl #24
   10620:	stmdavs	r0, {r5, fp, ip, lr}
   10624:	ldmdb	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10628:	ldrmi	lr, [r8], -sp, ror #14
   1062c:	tstcs	r0, sl, lsl #4
   10630:	stmia	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10634:	andeq	pc, r4, r8, asr #17
   10638:	bmi	9ca3a0 <fputs@plt+0x9c68a0>
   1063c:	ldmdami	sp, {r0, r1, r3, r5, r9, sl, lr}
   10640:			; <UNDEFINED> instruction: 0xe775447a
   10644:	ldrmi	r2, [r8], -r0, lsl #4
   10648:			; <UNDEFINED> instruction: 0xf7f34611
   1064c:			; <UNDEFINED> instruction: 0xf8c8e89e
   10650:	strb	r0, [fp, -r4]
   10654:	ldrmi	r2, [r8], -r0, lsl #4
   10658:			; <UNDEFINED> instruction: 0xf7f34611
   1065c:			; <UNDEFINED> instruction: 0xf888e852
   10660:	strb	r0, [r3, -r4]
   10664:			; <UNDEFINED> instruction: 0xf8882300
   10668:	ldr	r3, [pc, -r4]!
   1066c:	eorvc	pc, r8, r8, asr #17
   10670:	bmi	68a368 <fputs@plt+0x686868>
   10674:	stmdami	pc, {r0, r1, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   10678:			; <UNDEFINED> instruction: 0xe7cf447a
   1067c:	eorcs	r9, r5, #1792	; 0x700
   10680:	tstcs	r1, ip, lsl #22
   10684:	stmiapl	r3!, {r0, r2, r4, fp, lr}^
   10688:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1068c:	stmia	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10690:			; <UNDEFINED> instruction: 0xf7f3e739
   10694:	svclt	0x0000e92c
   10698:	muleq	r2, r8, r9
   1069c:	andeq	r0, r0, r0, ror r2
   106a0:	andeq	fp, r2, r0, lsl #19
   106a4:	andeq	sp, r3, lr, lsr #14
   106a8:	andeq	r2, r1, r0, lsr #24
   106ac:	strdeq	fp, [r2], -sl
   106b0:	andeq	r6, r1, r0, lsl sl
   106b4:	andeq	r0, r0, r8, ror r2
   106b8:	andeq	r6, r1, r6, lsl #25
   106bc:	andeq	r6, r1, sl, lsr ip
   106c0:	ldrdeq	sp, [r3], -sl
   106c4:	andeq	fp, r2, lr, lsl r8
   106c8:	andeq	r6, r1, r8, lsr fp
   106cc:	andeq	r6, r1, r0, lsl #22
   106d0:	andeq	r6, r1, lr, asr #21
   106d4:	andeq	r6, r1, r8, lsr #22
   106d8:	andeq	r6, r1, r0, asr sl
   106dc:			; <UNDEFINED> instruction: 0x00016ab8
   106e0:	mvnsmi	lr, #737280	; 0xb4000
   106e4:	stmdbmi	pc, {r1, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
   106e8:	strmi	fp, [r7], -r5, lsl #1
   106ec:	ldrbtmi	r6, [r9], #-3072	; 0xfffff400
   106f0:	teqhi	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   106f4:	ldmda	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   106f8:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, lr}
   106fc:	strmi	sp, [r5], -sp, rrx
   10700:	vst4.8	{d18,d20,d22,d24}, [pc], r1
   10704:			; <UNDEFINED> instruction: 0xf8df5030
   10708:			; <UNDEFINED> instruction: 0xf7f29124
   1070c:	ldrbtmi	lr, [r9], #3916	; 0xf4c
   10710:	andeq	pc, r4, r9, asr #17
   10714:	subsle	r2, r0, r0, lsl #16
   10718:			; <UNDEFINED> instruction: 0xf7f24628
   1071c:			; <UNDEFINED> instruction: 0x4628eeda
   10720:	mrc2	7, 2, pc, cr4, cr15, {7}
   10724:	strtmi	r4, [r8], -r4, lsl #12
   10728:	mrc	7, 7, APSR_nzcv, cr8, cr2, {7}
   1072c:	teqle	sp, r0, lsl #24
   10730:	ldrdpl	lr, [r0], -r9
   10734:	svclt	0x00c82d00
   10738:	stcle	6, cr4, [r4], {3}
   1073c:	strcc	lr, [r1], #-51	; 0xffffffcd
   10740:	adcmi	r3, r5, #44, 6	; 0xb0000000
   10744:	ldmdavs	sl, {r0, r1, r2, r3, r5, ip, lr, pc}
   10748:	mvnsle	r2, r1, lsl #20
   1074c:	blcs	2a8c0 <fputs@plt+0x26dc0>
   10750:	blcs	87bb0 <fputs@plt+0x840b0>
   10754:	andcs	sp, r0, r6, lsl r1
   10758:	ldc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   1075c:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
   10760:	ldmdavs	r8, {r2, r9, sl, lr}^
   10764:	svc	0x008af7f2
   10768:	strtmi	r2, [r0], -r1, lsl #2
   1076c:	svc	0x001af7f2
   10770:	eorsle	r2, pc, r0, lsl #16
   10774:	andmi	lr, r1, r6, asr #19
   10778:	andlt	r2, r5, r1
   1077c:	mvnshi	lr, #12386304	; 0xbd0000
   10780:	ble	4178f0 <fputs@plt+0x413df0>
   10784:	tstcs	r1, fp, lsr #16
   10788:			; <UNDEFINED> instruction: 0xf8584a2b
   1078c:	ldrbtmi	r0, [sl], #-0
   10790:			; <UNDEFINED> instruction: 0xf7f36800
   10794:	blmi	a8aa9c <fputs@plt+0xa86f9c>
   10798:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1079c:	svc	0x006ef7f2
   107a0:			; <UNDEFINED> instruction: 0xf7f32001
   107a4:	vst2.32	{d30,d32}, [pc], sl
   107a8:	ldrb	r7, [fp, r0, lsl #8]
   107ac:	ldrdeq	pc, [r4], -r9
   107b0:	svc	0x0064f7f2
   107b4:			; <UNDEFINED> instruction: 0xf7f32001
   107b8:	blmi	7cadc0 <fputs@plt+0x7c72c0>
   107bc:	stmdami	r0!, {r0, r1, r2, r4, r9, sp}
   107c0:			; <UNDEFINED> instruction: 0xf8582101
   107c4:	ldrbtmi	r3, [r8], #-3
   107c8:			; <UNDEFINED> instruction: 0xf7f3681b
   107cc:	strtmi	lr, [r8], -r2, asr #16
   107d0:	mcr	7, 5, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   107d4:			; <UNDEFINED> instruction: 0xf7f32001
   107d8:	ldmdami	r6, {r4, r5, r6, r8, fp, sp, lr, pc}
   107dc:	bmi	658be8 <fputs@plt+0x6550e8>
   107e0:			; <UNDEFINED> instruction: 0xf8586c3b
   107e4:	ldrbtmi	r0, [sl], #-0
   107e8:			; <UNDEFINED> instruction: 0xf7f36800
   107ec:	mulcs	r1, r4, r8
   107f0:	stmdb	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   107f4:	bmi	3ebce8 <fputs@plt+0x3e81e8>
   107f8:			; <UNDEFINED> instruction: 0xf8589303
   107fc:	ldmdavs	r4, {r1, sp}
   10800:	stmdb	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10804:			; <UNDEFINED> instruction: 0xf7f26800
   10808:	blls	10c080 <fputs@plt+0x108580>
   1080c:	strmi	r2, [r2], -r1, lsl #2
   10810:	bmi	375018 <fputs@plt+0x371518>
   10814:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   10818:	ldmda	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1081c:			; <UNDEFINED> instruction: 0xf7f32001
   10820:	svclt	0x0000e94c
   10824:			; <UNDEFINED> instruction: 0x000188b2
   10828:	andeq	fp, r2, r0, ror r6
   1082c:	andeq	sp, r3, lr, lsl #8
   10830:			; <UNDEFINED> instruction: 0x0003d3be
   10834:	andeq	r0, r0, r8, ror r2
   10838:	andeq	r6, r1, lr, asr sl
   1083c:	andeq	sp, r3, r4, lsl #7
   10840:	andeq	r6, r1, lr, lsl #20
   10844:	andeq	r6, r1, lr, asr #19
   10848:	ldrdeq	r2, [r1], -sl
   1084c:			; <UNDEFINED> instruction: 0xb1237a03
   10850:	stmdbhi	r0, {r0, r1, r6, r9, fp, ip, sp, lr}^
   10854:	andmi	lr, r3, r0, asr #20
   10858:	eorcs	r4, r0, r0, ror r7
   1085c:	svclt	0x00004770
   10860:	stmdbmi	ip, {r0, r1, r3, r6, r8, r9, fp, lr}^
   10864:	ldrbtmi	r4, [fp], #-2636	; 0xfffff5b4
   10868:	push	{r0, r3, r4, r5, r6, sl, lr}
   1086c:			; <UNDEFINED> instruction: 0xb09c41f0
   10870:	ldmdavs	r9, {r1, r3, r7, fp, ip, lr}
   10874:	ldmdavs	r2, {r0, r3, r6, r9, sl, fp, lr}
   10878:			; <UNDEFINED> instruction: 0xf04f921b
   1087c:	stmdbcs	r0, {r9}
   10880:	cfldrdle	mvd4, [r9, #-504]	; 0xfffffe08
   10884:			; <UNDEFINED> instruction: 0x4605685c
   10888:	and	r2, r3, r0, lsl #6
   1088c:	strtcc	r3, [ip], #-769	; 0xfffffcff
   10890:			; <UNDEFINED> instruction: 0xd0514299
   10894:	bcs	26a924 <fputs@plt+0x266e24>
   10898:	stmdbmi	r1, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   1089c:	eorvc	r2, fp, r2, lsl #6
   108a0:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}^
   108a4:	svc	0x0046f7f2
   108a8:	stmdacs	r0, {r7, r9, sl, lr}
   108ac:			; <UNDEFINED> instruction: 0xf7f2d061
   108b0:	strbtmi	lr, [sl], -lr, asr #27
   108b4:	andcs	r4, r3, r1, lsl #12
   108b8:	mrc	7, 5, APSR_nzcv, cr8, cr2, {7}
   108bc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   108c0:	bvs	fe8c4dfc <fputs@plt+0xfe8c12fc>
   108c4:	bl	76cfc <fputs@plt+0x731fc>
   108c8:	rsbvs	r0, sl, r2, lsl #7
   108cc:			; <UNDEFINED> instruction: 0xf023330f
   108d0:	movwcc	r0, #17155	; 0x4303
   108d4:	ldceq	0, cr8, [fp], {107}	; 0x6b
   108d8:	bvs	fe8eca8c <fputs@plt+0xfe8e8f8c>
   108dc:			; <UNDEFINED> instruction: 0xf104b373
   108e0:	stcne	12, cr0, [r8, #-32]!	; 0xffffffe0
   108e4:			; <UNDEFINED> instruction: 0xf85c463b
   108e8:	movwcc	r2, #6916	; 0x1b04
   108ec:	svccs	0x0004f840
   108f0:	addsmi	r6, sl, #663552	; 0xa2000
   108f4:	andcc	sp, r2, #16187392	; 0xf70000
   108f8:	ldrmi	r0, [r5], #-146	; 0xffffff6e
   108fc:	andcs	r4, r1, #70254592	; 0x4300000
   10900:			; <UNDEFINED> instruction: 0xf7f34628
   10904:	stmdacs	r1, {r2, r3, r4, r7, fp, sp, lr, pc}
   10908:			; <UNDEFINED> instruction: 0x4640d11a
   1090c:	mcr	7, 0, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   10910:	andcs	r9, r0, #12, 22	; 0x3000
   10914:			; <UNDEFINED> instruction: 0xf0233303
   10918:	rscpl	r0, sl, r3, lsl #6
   1091c:	blmi	7a31a8 <fputs@plt+0x79f6a8>
   10920:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10924:	blls	6ea994 <fputs@plt+0x6e6e94>
   10928:			; <UNDEFINED> instruction: 0xf04f405a
   1092c:			; <UNDEFINED> instruction: 0xd12c0300
   10930:	andslt	r4, ip, r8, lsr r6
   10934:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10938:	strb	r2, [pc, r0, lsl #14]!
   1093c:	ldrb	r2, [ip, r8, lsl #4]
   10940:	tstcs	r1, r9, lsl r8
   10944:	stmdavs	r3!, {r0, r3, r4, r9, fp, lr}^
   10948:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
   1094c:			; <UNDEFINED> instruction: 0xf7f26800
   10950:	strbmi	lr, [r0], -r2, ror #31
   10954:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   10958:	stcl	7, cr15, [r0, #968]!	; 0x3c8
   1095c:	ldmdami	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10960:	bmi	4d8d6c <fputs@plt+0x4d526c>
   10964:	ldmdapl	r0!, {r0, r1, r5, r6, fp, sp, lr}
   10968:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1096c:	svc	0x00d2f7f2
   10970:	stmdami	sp, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10974:	bmi	3d8d80 <fputs@plt+0x3d5280>
   10978:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1097c:	ldmdapl	r0!, {r0, r1, r5, r6, fp, sp, lr}
   10980:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   10984:	svc	0x00c6f7f2
   10988:			; <UNDEFINED> instruction: 0xf7f2e7c8
   1098c:	svclt	0x0000efb0
   10990:			; <UNDEFINED> instruction: 0x0003d2b6
   10994:	andeq	fp, r2, r0, lsl #10
   10998:	andeq	r0, r0, r0, ror r2
   1099c:	andeq	fp, r2, r8, ror #9
   109a0:	andeq	r8, r1, r0, lsl #14
   109a4:	andeq	fp, r2, r8, asr #8
   109a8:	andeq	r0, r0, r8, ror r2
   109ac:	strdeq	r6, [r1], -r2
   109b0:			; <UNDEFINED> instruction: 0x000168b8
   109b4:	andeq	r6, r1, r4, lsl #17
   109b8:	svcmi	0x00f0e92d
   109bc:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   109c0:	ldrmi	r8, [r9], r2, lsl #22
   109c4:			; <UNDEFINED> instruction: 0x460e6c18
   109c8:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   109cc:	strne	pc, [r8, #-2271]!	; 0xfffff721
   109d0:	ldrbtmi	fp, [r9], #-137	; 0xffffff77
   109d4:			; <UNDEFINED> instruction: 0xf8df9202
   109d8:	ldrbtmi	r2, [sl], #-1316	; 0xfffffadc
   109dc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   109e0:			; <UNDEFINED> instruction: 0xf04f9307
   109e4:			; <UNDEFINED> instruction: 0xf7f20300
   109e8:			; <UNDEFINED> instruction: 0xf8dfeea6
   109ec:	ldrbtmi	r3, [fp], #-1300	; 0xfffffaec
   109f0:	stmdacs	r0, {r0, r1, r8, r9, ip, pc}
   109f4:	eorshi	pc, r2, #0
   109f8:	tstcs	r1, r7, lsl #12
   109fc:	eorspl	pc, r0, pc, asr #8
   10a00:	strpl	pc, [r0, #-2271]	; 0xfffff721
   10a04:	stcl	7, cr15, [lr, #968]	; 0x3c8
   10a08:	rsbvs	r4, r8, sp, ror r4
   10a0c:			; <UNDEFINED> instruction: 0xf0002800
   10a10:			; <UNDEFINED> instruction: 0x46388254
   10a14:	ldcl	7, cr15, [ip, #-968]	; 0xfffffc38
   10a18:			; <UNDEFINED> instruction: 0xf7ff4638
   10a1c:			; <UNDEFINED> instruction: 0x4604fcd7
   10a20:			; <UNDEFINED> instruction: 0xf7f24638
   10a24:	stccs	13, cr14, [r0], {124}	; 0x7c
   10a28:	subhi	pc, r1, #64	; 0x40
   10a2c:	movwcs	lr, #51670	; 0xc9d6
   10a30:	ldrdlt	pc, [r0], -r5
   10a34:			; <UNDEFINED> instruction: 0xf1433203
   10a38:			; <UNDEFINED> instruction: 0xf1bb0300
   10a3c:			; <UNDEFINED> instruction: 0xf0220f00
   10a40:	stmib	r6, {r0, r1, r9}^
   10a44:	vcgt.u8	d18, d0, d12
   10a48:	stmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, pc}^
   10a4c:	strmi	r4, [r3], -r5, lsr #12
   10a50:	strcc	lr, [r1, #-4]
   10a54:	strmi	r3, [fp, #812]!	; 0x32c
   10a58:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
   10a5c:	stmdbcs	r1, {r0, r3, r4, fp, sp, lr}
   10a60:	ldmdavs	pc, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   10a64:	vpmax.f32	d18, d0, d0
   10a68:	svccs	0x000180ed
   10a6c:	rschi	pc, ip, r0, asr #32
   10a70:	bleq	64ceac <fputs@plt+0x6493ac>
   10a74:	andls	r2, r4, #0, 6
   10a78:	movwls	r4, #26200	; 0x6658
   10a7c:	blx	1fcea82 <fputs@plt+0x1fcaf82>
   10a80:	strmi	r9, [r0], r4, lsl #20
   10a84:			; <UNDEFINED> instruction: 0xf0002800
   10a88:			; <UNDEFINED> instruction: 0x46398170
   10a8c:			; <UNDEFINED> instruction: 0xf7f29204
   10a90:	bls	14c0c0 <fputs@plt+0x1485c0>
   10a94:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10a98:	mvnshi	pc, r0
   10a9c:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10aa0:			; <UNDEFINED> instruction: 0xf8d93204
   10aa4:	bl	fe89cb9c <fputs@plt+0xfe89909c>
   10aa8:	rsbvs	r0, sl, r8, lsl #4
   10aac:			; <UNDEFINED> instruction: 0xf8d94478
   10ab0:	cmnvs	fp, r8, lsr r0
   10ab4:	smlaltbeq	pc, r0, r2, r1	; <UNPREDICTABLE>
   10ab8:	stmdbls	r6, {r0, r3, r5, r8, sp, lr}
   10abc:	andls	r6, r4, #196608	; 0x30000
   10ac0:	andsmi	lr, r8, #323584	; 0x4f000
   10ac4:	blcs	2e970 <fputs@plt+0x2ae70>
   10ac8:	msreq	CPSR_, r5, lsl #2
   10acc:	andhi	pc, sl, r5, lsr #17
   10ad0:	andhi	pc, ip, r5, asr #17
   10ad4:	bne	44c2fc <fputs@plt+0x4487fc>
   10ad8:	rsbvc	r7, sl, #-268435454	; 0xf0000002
   10adc:	stmdavs	r2, {r0, r2, r5, r6, r8, sl, fp, ip, lr, pc}^
   10ae0:	ldrmi	r2, [r0], -r0, lsl #14
   10ae4:	strcc	lr, [r1, -r3]
   10ae8:	adcsmi	r3, fp, #44	; 0x2c
   10aec:	stmdavs	r1, {r2, ip, lr, pc}
   10af0:	mvnsle	r2, r2, lsl #18
   10af4:	eorvc	r6, r9, r1, asr #16
   10af8:	smladcs	r0, r0, r6, r4
   10afc:	strcc	lr, [r1, -r3]
   10b00:	adcsmi	r3, fp, #44	; 0x2c
   10b04:	stmdavs	r1, {r2, ip, lr, pc}
   10b08:	mvnsle	r2, r5, lsl #18
   10b0c:	strbtvc	r8, [r9], -r1, asr #17
   10b10:	smladcs	r0, r0, r6, r4
   10b14:	strcc	lr, [r1, -r3]
   10b18:	adcsmi	r3, fp, #44	; 0x2c
   10b1c:	stmdavs	r1, {r2, ip, lr, pc}
   10b20:	mvnsle	r2, r6, lsl #18
   10b24:	strtvc	r6, [r9], r1, asr #16
   10b28:	smladcs	r0, r0, r6, r4
   10b2c:	strcc	lr, [r1, -r3]
   10b30:	adcsmi	r3, fp, #44	; 0x2c
   10b34:	stmdavs	r1, {r0, r2, r4, ip, lr, pc}
   10b38:	mvnsle	r2, ip, lsl #18
   10b3c:			; <UNDEFINED> instruction: 0xf5b16841
   10b40:			; <UNDEFINED> instruction: 0xf0004f96
   10b44:	vand	q4, q0, q14
   10b48:			; <UNDEFINED> instruction: 0xf5b18122
   10b4c:	svclt	0x00085f96
   10b50:	andle	r2, r5, r2, lsl #2
   10b54:	svcpl	0x0016f5b1
   10b58:	tstcs	r3, r8, lsl #30
   10b5c:	msrhi	CPSR_fc, r0, asr #32
   10b60:	ldrmi	r7, [r0], -r9, lsr #12
   10b64:	and	r2, r3, r0, lsl #14
   10b68:	eorcc	r3, ip, r1, lsl #14
   10b6c:			; <UNDEFINED> instruction: 0xd00e42bb
   10b70:	stmdbcs	sp, {r0, fp, sp, lr}
   10b74:	stmdavs	r1, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   10b78:	svclt	0x00183900
   10b7c:	rsbvc	r2, r9, r1, lsl #2
   10b80:	stmdbcs	r9, {r0, r4, fp, sp, lr}
   10b84:	strcc	sp, [r1], #-6
   10b88:	adcmi	r3, r3, #44, 4	; 0xc0000002
   10b8c:	ldmdavs	r1, {r0, r2, r3, ip, lr, pc}
   10b90:	mvnsle	r2, r9, lsl #18
   10b94:	ldmdavs	r0, {r0, r1, r2, r3, r5, r8, sp}^
   10b98:	stc	7, cr15, [r4, #-968]!	; 0xfffffc38
   10b9c:	ldrbtmi	r4, [r9], #-2523	; 0xfffff625
   10ba0:	svc	0x0084f7f2
   10ba4:			; <UNDEFINED> instruction: 0xf0002800
   10ba8:	movwcs	r8, #4395	; 0x112b
   10bac:	beq	44c414 <fputs@plt+0x448914>
   10bb0:			; <UNDEFINED> instruction: 0xf7ff77ab
   10bb4:	stmdacs	r0, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   10bb8:	sbcshi	pc, r7, r0, asr #32
   10bbc:	strtmi	r4, [r8], -r1, asr #12
   10bc0:	blx	fe8cebc4 <fputs@plt+0xfe8cb0c4>
   10bc4:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
   10bc8:	ubfxvc	r6, fp, #16, #9
   10bcc:			; <UNDEFINED> instruction: 0xf7f24618
   10bd0:	blvs	d0c130 <fputs@plt+0xd08630>
   10bd4:			; <UNDEFINED> instruction: 0xf0002b00
   10bd8:			; <UNDEFINED> instruction: 0xf01380c6
   10bdc:	svclt	0x00040403
   10be0:	andeq	lr, r3, #10240	; 0x2800
   10be4:			; <UNDEFINED> instruction: 0xf0404653
   10be8:			; <UNDEFINED> instruction: 0xf853810e
   10bec:	addsmi	r1, r3, #4, 22	; 0x1000
   10bf0:	mvnsle	r4, ip, lsl #8
   10bf4:	ldrbmi	r9, [r9], -r2, lsl #16
   10bf8:	strls	r2, [r6], #-516	; 0xfffffdfc
   10bfc:	stcl	7, cr15, [sl, #-968]	; 0xfffffc38
   10c00:			; <UNDEFINED> instruction: 0xf0402804
   10c04:	blvs	cf10f0 <fputs@plt+0xced5f0>
   10c08:	blvs	1c62518 <fputs@plt+0x1c5ea18>
   10c0c:	movwcc	r4, #18000	; 0x4650
   10c10:			; <UNDEFINED> instruction: 0xf1416333
   10c14:	cmnvs	r1, #0, 2
   10c18:			; <UNDEFINED> instruction: 0xf7f24629
   10c1c:	bmi	fef8c224 <fputs@plt+0xfef88724>
   10c20:	ldrbtmi	r4, [sl], #-2996	; 0xfffff44c
   10c24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10c28:	subsmi	r9, sl, r7, lsl #22
   10c2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10c30:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
   10c34:	andlt	r4, r9, r8, lsr #12
   10c38:	blhi	cbf34 <fputs@plt+0xc8434>
   10c3c:	svcmi	0x00f0e8bd
   10c40:	ldclt	7, cr15, [sl, #-968]	; 0xfffffc38
   10c44:	ble	457e38 <fputs@plt+0x454338>
   10c48:	ldrtmi	r9, [fp], -r3, lsl #24
   10c4c:			; <UNDEFINED> instruction: 0x210148b2
   10c50:	stmdapl	r0!, {r1, r4, r5, r7, r9, fp, lr}
   10c54:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   10c58:	mrc	7, 2, APSR_nzcv, cr12, cr2, {7}
   10c5c:	ldrbtmi	r4, [fp], #-2992	; 0xfffff450
   10c60:			; <UNDEFINED> instruction: 0xf7f26858
   10c64:	andcs	lr, r1, ip, lsl #26
   10c68:	svc	0x0026f7f2
   10c6c:	strmi	r2, [r5], -ip, lsr #2
   10c70:	tsteq	fp, r1, lsl #22	; <UNPREDICTABLE>
   10c74:	stmdavs	fp!, {r8, r9, sl, sp}
   10c78:	blcs	2de130 <fputs@plt+0x2da630>
   10c7c:	strcc	fp, [r1, -r8, lsl #30]
   10c80:	mvnsle	r4, r9, lsr #5
   10c84:			; <UNDEFINED> instruction: 0xf04f2f00
   10c88:	svclt	0x000b0500
   10c8c:	strcs	r4, [r1, -pc, lsr #12]
   10c90:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10c94:	stmdavc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   10c98:	eorcc	r6, ip, r3, lsl #16
   10c9c:	svclt	0x00082b0a
   10ca0:	addmi	r3, r1, #4194304	; 0x400000
   10ca4:	stfcsd	f5, [r1, #-992]	; 0xfffffc20
   10ca8:	adcshi	pc, sl, r0, lsl #4
   10cac:	strbmi	r2, [r0], -r1, lsl #2
   10cb0:			; <UNDEFINED> instruction: 0xf7f29204
   10cb4:	bls	14be9c <fputs@plt+0x14839c>
   10cb8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10cbc:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   10cc0:			; <UNDEFINED> instruction: 0xf8d93204
   10cc4:	bl	fe89cdac <fputs@plt+0xfe8992ac>
   10cc8:	subvs	r0, r2, r8, lsl #4
   10ccc:			; <UNDEFINED> instruction: 0xf1bb4a95
   10cd0:			; <UNDEFINED> instruction: 0xf8d90f00
   10cd4:	ldrbtmi	r1, [sl], #-60	; 0xffffffc4
   10cd8:	andhi	pc, ip, r0, asr #17
   10cdc:	stmib	r0, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr}^
   10ce0:	ldmdavs	r3, {r2, r8, ip, sp}^
   10ce4:	adchi	pc, sp, r0, asr #6
   10ce8:			; <UNDEFINED> instruction: 0x4619461a
   10cec:	stceq	0, cr15, [r0], {79}	; 0x4f
   10cf0:			; <UNDEFINED> instruction: 0xf10ce004
   10cf4:			; <UNDEFINED> instruction: 0x312c0c01
   10cf8:	andle	r4, r4, r3, ror #11
   10cfc:	stmdacs	r2, {r3, fp, sp, lr}
   10d00:	stmdavs	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   10d04:	ldrmi	r7, [r9], -r9, lsr #32
   10d08:	stceq	0, cr15, [r0], {79}	; 0x4f
   10d0c:			; <UNDEFINED> instruction: 0xf10ce004
   10d10:			; <UNDEFINED> instruction: 0x312c0c01
   10d14:	andle	r4, r4, r3, ror #11
   10d18:	stmdacs	r7, {r3, fp, sp, lr}
   10d1c:	stmdavs	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   10d20:	ldrmi	r7, [r9], -r9, rrx
   10d24:	stceq	0, cr15, [r0], {79}	; 0x4f
   10d28:			; <UNDEFINED> instruction: 0xf10ce004
   10d2c:			; <UNDEFINED> instruction: 0x312c0c01
   10d30:	andle	r4, r4, r3, ror #11
   10d34:	stmdacs	r8, {r3, fp, sp, lr}
   10d38:	stmdavs	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   10d3c:			; <UNDEFINED> instruction: 0x21208069
   10d40:	stmib	sp, {r3, r5, r9, sl, lr}^
   10d44:			; <UNDEFINED> instruction: 0xf7ff3204
   10d48:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   10d4c:	strbvc	r3, [r8, r4, lsl #4]!
   10d50:	teqle	r4, r0, lsl #30
   10d54:			; <UNDEFINED> instruction: 0xf10d4618
   10d58:			; <UNDEFINED> instruction: 0xf7f20b18
   10d5c:	blvs	d0bfa4 <fputs@plt+0xd084a4>
   10d60:			; <UNDEFINED> instruction: 0xf47f2b00
   10d64:	sasxmi	sl, ip, sl
   10d68:	blmi	1b0aa80 <fputs@plt+0x1b06f80>
   10d6c:	ldmpl	r4, {r0, r1, r9, fp, ip, pc}^
   10d70:	andscs	r4, r7, #7143424	; 0x6d0000
   10d74:	tstcs	r1, r3, lsr #16
   10d78:			; <UNDEFINED> instruction: 0xf7f24478
   10d7c:	blmi	1b0c32c <fputs@plt+0x1b0882c>
   10d80:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10d84:	ldcl	7, cr15, [sl], #-968	; 0xfffffc38
   10d88:			; <UNDEFINED> instruction: 0xf7f22001
   10d8c:			; <UNDEFINED> instruction: 0xf5b1ee96
   10d90:	svclt	0x00084f61
   10d94:			; <UNDEFINED> instruction: 0xf43f2106
   10d98:			; <UNDEFINED> instruction: 0xf5b1aee3
   10d9c:	svclt	0x00083fe1
   10da0:			; <UNDEFINED> instruction: 0xf43f2107
   10da4:			; <UNDEFINED> instruction: 0xf5b1aedd
   10da8:	svclt	0x00144f16
   10dac:	mrscs	r2, (UNDEF: 21)
   10db0:			; <UNDEFINED> instruction: 0xf5a1e6d6
   10db4:	blx	fec69214 <fputs@plt+0xfec65714>
   10db8:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   10dbc:	ldrdcs	lr, [ip], -r0	; <UNPREDICTABLE>
   10dc0:	blx	2283a <fputs@plt+0x1ed3a>
   10dc4:			; <UNDEFINED> instruction: 0xf1053b0b
   10dc8:	cmpcs	r0, r0, lsr #32
   10dcc:	ldmdavs	r1, {r0, r3, r5, r9, sp, lr}
   10dd0:	tstle	r6, fp, lsl #18
   10dd4:			; <UNDEFINED> instruction: 0x3701e9d2
   10dd8:	biceq	lr, r4, r5, lsl #22
   10ddc:	strvs	r3, [fp], #-1025	; 0xfffffbff
   10de0:	eorcc	r6, ip, #1325400064	; 0x4f000000
   10de4:			; <UNDEFINED> instruction: 0xd1f24593
   10de8:	vst1.16	{d20-d22}, [pc :128], r3
   10dec:	movwls	r7, #16880	; 0x41f0
   10df0:			; <UNDEFINED> instruction: 0xf98af7ff
   10df4:	bleq	64d230 <fputs@plt+0x649730>
   10df8:			; <UNDEFINED> instruction: 0xf8859b04
   10dfc:			; <UNDEFINED> instruction: 0xe6e501ff
   10e00:			; <UNDEFINED> instruction: 0x612b9b04
   10e04:	svcls	0x0003e6d1
   10e08:	stmdami	r3, {r2, sl, sp}^
   10e0c:	bmi	1219218 <fputs@plt+0x1215718>
   10e10:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
   10e14:	strcs	r9, [r0], #-1024	; 0xfffffc00
   10e18:			; <UNDEFINED> instruction: 0xf7f26800
   10e1c:			; <UNDEFINED> instruction: 0xe6e9ed7c
   10e20:	eorcs	r4, r4, #62464	; 0xf400
   10e24:	tstcs	r1, r3, lsl #24
   10e28:	stmiapl	r4!, {r1, r6, fp, lr}^
   10e2c:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   10e30:	stc	7, cr15, [lr, #-968]	; 0xfffffc38
   10e34:			; <UNDEFINED> instruction: 0x4627e79c
   10e38:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10e3c:	tstcs	r4, r6, lsr r7
   10e40:	smlawbcs	r0, lr, r6, lr
   10e44:			; <UNDEFINED> instruction: 0xf7ff9304
   10e48:	blls	14f3cc <fputs@plt+0x14b8cc>
   10e4c:	svccs	0x000077e8
   10e50:	subcs	sp, r0, #128	; 0x80
   10e54:	eoreq	pc, r0, r5, lsl #2
   10e58:	strb	r6, [r6, sl, lsr #4]
   10e5c:	tstcs	r1, r3, lsl #24
   10e60:	bmi	d62f1c <fputs@plt+0xd5f41c>
   10e64:	ldrdcc	pc, [r0], #-137	; 0xffffff77
   10e68:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   10e6c:			; <UNDEFINED> instruction: 0xf7f26800
   10e70:	andcs	lr, r1, r2, asr sp
   10e74:	mcr	7, 1, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   10e78:	tstcs	r1, r3, lsl #26
   10e7c:	ldmib	r9, {r1, r2, r5, r9, fp, lr}^
   10e80:	stmiapl	sl!, {r0, r1, r4, r8, r9, lr}
   10e84:	streq	lr, [r0], #-2509	; 0xfffff633
   10e88:	bmi	b2aed0 <fputs@plt+0xb273d0>
   10e8c:			; <UNDEFINED> instruction: 0xf7f2447a
   10e90:	andcs	lr, r1, r2, asr #26
   10e94:	mrc	7, 0, APSR_nzcv, cr0, cr2, {7}
   10e98:			; <UNDEFINED> instruction: 0x46394b1f
   10e9c:	eorcs	r9, r1, #768	; 0x300
   10ea0:	stmiapl	r4!, {r0, r1, r2, r5, fp, lr}^
   10ea4:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   10ea8:	ldcl	7, cr15, [r2], {242}	; 0xf2
   10eac:	stmdavs	r8!, {r5, r6, r8, r9, sl, sp, lr, pc}^
   10eb0:	bl	ff94ee80 <fputs@plt+0xff94b380>
   10eb4:			; <UNDEFINED> instruction: 0xf7f22001
   10eb8:	stcls	14, cr14, [r3], {-0}
   10ebc:	blmi	599720 <fputs@plt+0x595c20>
   10ec0:	stmdami	r0!, {r0, r8, sp}
   10ec4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   10ec8:			; <UNDEFINED> instruction: 0xf7f2681b
   10ecc:	ldrtmi	lr, [r8], -r2, asr #25
   10ed0:	bl	94eea0 <fputs@plt+0x94b3a0>
   10ed4:			; <UNDEFINED> instruction: 0xf7f22001
   10ed8:			; <UNDEFINED> instruction: 0xf7f2edf0
   10edc:	blmi	3cc304 <fputs@plt+0x3c8804>
   10ee0:	sfmls	f2, 4, [r3], {33}	; 0x21
   10ee4:	ldmdami	r8, {r0, r8, sp}
   10ee8:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
   10eec:			; <UNDEFINED> instruction: 0xf7f26823
   10ef0:			; <UNDEFINED> instruction: 0xe73decb0
   10ef4:	andeq	r0, r0, r0, ror r2
   10ef8:	andeq	r8, r1, lr, asr #11
   10efc:	andeq	fp, r2, lr, lsl #7
   10f00:	andeq	fp, r2, sl, ror r3
   10f04:	andeq	sp, r3, r4, lsl r1
   10f08:	andeq	sp, r3, r0, ror r0
   10f0c:	andeq	r6, r1, sl, asr #14
   10f10:	andeq	ip, r3, r6, asr pc
   10f14:	andeq	fp, r2, r6, asr #2
   10f18:	andeq	r0, r0, r8, ror r2
   10f1c:	muleq	r1, r8, r5
   10f20:			; <UNDEFINED> instruction: 0x0003cebe
   10f24:	andeq	ip, r3, r6, asr #28
   10f28:	andeq	r6, r1, r8, lsl #10
   10f2c:	muleq	r3, ip, sp
   10f30:	andeq	r6, r1, r6, lsl #9
   10f34:	andeq	r6, r1, r0, ror #2
   10f38:	andeq	r6, r1, sl, asr #6
   10f3c:	andeq	r6, r1, r4, lsr r4
   10f40:			; <UNDEFINED> instruction: 0x000163b8
   10f44:	andeq	r6, r1, lr, lsl #6
   10f48:	andeq	r6, r1, r2, ror r3
   10f4c:			; <UNDEFINED> instruction: 0x4606b570
   10f50:	strcs	r4, [r1], #-3338	; 0xfffff2f6
   10f54:	ldrbtmi	r4, [sp], #-2314	; 0xfffff6f6
   10f58:	strcc	r4, [r8, #-1145]	; 0xfffffb87
   10f5c:	strcc	lr, [r1], #-4
   10f60:	andle	r2, r8, r8, lsl ip
   10f64:	blne	14f0c0 <fputs@plt+0x14b5c0>
   10f68:			; <UNDEFINED> instruction: 0xf7f24630
   10f6c:	stmdacs	r0, {r5, r7, r8, sl, fp, sp, lr, pc}
   10f70:			; <UNDEFINED> instruction: 0x4620d1f5
   10f74:	strcs	fp, [r0], #-3440	; 0xfffff290
   10f78:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   10f7c:	muleq	r2, lr, r8
   10f80:	andeq	r5, r1, r4, lsr pc
   10f84:	svcmi	0x00f0e92d
   10f88:	cmnmi	r8, #-1610612732	; 0xa0000004	; <UNPREDICTABLE>
   10f8c:	strmi	lr, [r2, #-2512]	; 0xfffff630
   10f90:	msrvc	SPSR_fx, #-805306356	; 0xd000000c
   10f94:	addlt	r6, pc, r6, asr #17
   10f98:	stmdavs	r4, {r0, r2, r5, r6, lr}^
   10f9c:	vadd.i8	d22, d11, d10
   10fa0:	eormi	r7, r5, r6, asr r8
   10fa4:	stmiaeq	r7, {r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^
   10fa8:	stmdavs	r6, {r0, r2, r4, r5, r6, lr}
   10fac:	andls	r4, r3, #318767104	; 0x13000000
   10fb0:	stmdavs	lr, {r0, r1, r4, r5, sl, lr}^
   10fb4:	ldrmi	r6, [sp], #-2242	; 0xfffff73e
   10fb8:			; <UNDEFINED> instruction: 0x3701e9d0
   10fbc:	ldrmi	r4, [r0], #1200	; 0x4b0
   10fc0:	bl	eb1d0 <fputs@plt+0xe76d0>
   10fc4:	b	fe0ea5a0 <fputs@plt+0xfe0e6aa0>
   10fc8:	eormi	r0, ip, r7, lsl #8
   10fcc:	subsmi	r9, r4, r4, lsl #12
   10fd0:	stmvs	pc, {r1, r6, fp, sp, lr}	; <UNPREDICTABLE>
   10fd4:	b	fe0a20ec <fputs@plt+0xfe09e5ec>
   10fd8:	stmiavs	sl, {r0, r2, r9, sl}^
   10fdc:	bicseq	pc, fp, #1879048196	; 0x70000004
   10fe0:	msrmi	CPSR_, #536870924	; 0x2000000c
   10fe4:	bl	1620d8 <fputs@plt+0x15e5d8>
   10fe8:	andls	r5, r1, #52, 16	; 0x340000
   10fec:	streq	lr, [r8], -r6, lsl #20
   10ff0:			; <UNDEFINED> instruction: 0xf64c6882
   10ff4:	vqdmulh.s<illegal width 8>	d22, d28, d2[7]
   10ff8:			; <UNDEFINED> instruction: 0x97051cbd
   10ffc:	stmdavs	r2, {r0, r1, r4, sl, lr}^
   11000:	vmla.i8	d22, d4, d15
   11004:	subsmi	r6, r6, r3, lsl lr
   11008:	andeq	lr, r8, #544768	; 0x85000
   1100c:	blls	6208c <fputs@plt+0x5e58c>
   11010:			; <UNDEFINED> instruction: 0xf6ca9706
   11014:	bl	2148dc <fputs@plt+0x210ddc>
   11018:	ldrmi	r3, [ip], #1782	; 0x6f6
   1101c:	eorsmi	r6, r2, r3, asr #16
   11020:	b	fe2211d0 <fputs@plt+0xfe21d6d0>
   11024:	ldrmi	r0, [ip], #1030	; 0x406
   11028:			; <UNDEFINED> instruction: 0x73aff640
   1102c:	vmls.i<illegal width 8>	d20, d15, d2[4]
   11030:	ldrtmi	r5, [fp], #-892	; 0xfffffc84
   11034:			; <UNDEFINED> instruction: 0xb01cf8d1
   11038:	vldmiacs	r2!, {d14-d16}
   1103c:	b	1220b8 <fputs@plt+0x11e5b8>
   11040:	stmdbvs	sl, {r2, r3, r8, r9}^
   11044:	movweq	lr, #35459	; 0x8a83
   11048:	streq	lr, [ip, -r6, lsl #21]
   1104c:	vshl.s8	d20, d27, d12
   11050:	vaddhn.i16	d22, q2, q13
   11054:	andls	r7, r7, #-2030043136	; 0x87000000
   11058:	cmnvs	r3, #12, 22	; 0x3000
   1105c:	b	1e20b4 <fputs@plt+0x1de5b4>
   11060:	stmibvs	sp, {r0, r1, r9}
   11064:	rsbsmi	r4, r2, r4, asr #8
   11068:	vshl.s8	d20, d18, d15
   1106c:	strtmi	r7, [pc], -pc, lsr #17
   11070:	streq	lr, [r3, #-2700]	; 0xfffff574
   11074:	ldrtpl	lr, [r2], #-2819	; 0xfffff4fd
   11078:	ldrbtmi	r4, [r6], #-1214	; 0xfffffb42
   1107c:	vmlaeq.f32	s28, s8, s10
   11080:	vmlaeq.f32	s28, s25, s28
   11084:	ldrtmi	r9, [r6], #1800	; 0x708
   11088:	strpl	pc, [r1, -r9, asr #4]
   1108c:	strbpl	pc, [r6, -pc, asr #13]	; <UNPREDICTABLE>
   11090:	streq	lr, [r4, #-2691]	; 0xfffff57d
   11094:	vmovcc.f64	d30, #228	; 0xbf200000 -0.625
   11098:	bl	1e221c <fputs@plt+0x1de71c>
   1109c:	b	1518d4 <fputs@plt+0x14ddd4>
   110a0:	bvs	352ce0 <fputs@plt+0x34f1e0>
   110a4:	ldrmi	r4, [r7], #-95	; 0xffffffa1
   110a8:	streq	lr, [lr], -r4, lsl #21
   110ac:	stmdacc	r4, {r3, r6, r7, r9, sl, ip, sp, lr, pc}^
   110b0:			; <UNDEFINED> instruction: 0xf6499502
   110b4:	bls	9281c <fputs@plt+0x8ed1c>
   110b8:	strne	pc, [r0, #1734]	; 0x6c6
   110bc:	ldrcs	lr, [r7, lr, lsl #22]!
   110c0:	ldrsbtls	pc, [r0], -r1	; <UNPREDICTABLE>
   110c4:			; <UNDEFINED> instruction: 0xf8d14415
   110c8:	strtmi	sl, [fp], #-56	; 0xffffffc8
   110cc:	streq	lr, [r7, #-2566]	; 0xfffff5fa
   110d0:	bvs	13a126c <fputs@plt+0x139d76c>
   110d4:			; <UNDEFINED> instruction: 0x4632441d
   110d8:	ldrbvs	lr, [r5, #-2823]!	; 0xfffff4f9
   110dc:	streq	lr, [r7], -lr, lsl #21
   110e0:	andls	r4, r9, #144, 8	; 0x90000000
   110e4:	andeq	lr, r4, #8, 22	; 0x2000
   110e8:	stmdaeq	r5, {r1, r2, r9, fp, sp, lr, pc}
   110ec:	b	fe22bb24 <fputs@plt+0xfe228024>
   110f0:	b	fe1d3130 <fputs@plt+0xfe1cf630>
   110f4:	ldrmi	r0, [r0], #773	; 0x305
   110f8:	strtmi	pc, [r4], -r4, lsr #11
   110fc:	strls	r3, [sl], #-3663	; 0xfffff1b1
   11100:	ldmdapl	r8!, {r0, r2, r8, r9, fp, sp, lr, pc}
   11104:	b	e23e4 <fputs@plt+0xde8e4>
   11108:	bvs	ff312930 <fputs@plt+0xff30ee30>
   1110c:	vqadd.s8	q10, <illegal reg q6.5>, q15
   11110:	ldrtmi	r7, [r6], #702	; 0x2be
   11114:	subsne	pc, ip, #200, 12	; 0xc800000
   11118:	movweq	lr, #35461	; 0x8a85
   1111c:	bl	2221ac <fputs@plt+0x21e6ac>
   11120:	ldrmi	r3, [r7], #-1790	; 0xfffff902
   11124:	andeq	lr, r6, #12288	; 0x3000
   11128:	msrne	CPSR_x, #268435460	; 0x10000004
   1112c:			; <UNDEFINED> instruction: 0xf6c6406a
   11130:	ldrtmi	r3, [sl], #-912	; 0xfffffc70
   11134:			; <UNDEFINED> instruction: 0x0c06ea88
   11138:			; <UNDEFINED> instruction: 0xf8d1444b
   1113c:	bl	1c9214 <fputs@plt+0x1c5714>
   11140:	ldrmi	r2, [sp], #-690	; 0xfffffd4e
   11144:	movweq	lr, #10764	; 0x2a0c
   11148:	lfmne	f7, 1, [r3], {71}	; 0x47
   1114c:	movweq	lr, #35459	; 0x8a83
   11150:	ldcpl	6, cr15, [r8], {207}	; 0xcf
   11154:	b	fe1a2208 <fputs@plt+0xfe19e708>
   11158:	ldrbtmi	r0, [r4], #1794	; 0x702
   1115c:	bl	b6194 <fputs@plt+0xb2694>
   11160:	strbtmi	r6, [r0], #883	; 0x373
   11164:			; <UNDEFINED> instruction: 0x0c03ea07
   11168:	streq	lr, [r3, #-2690]	; 0xfffff57e
   1116c:			; <UNDEFINED> instruction: 0x0c06ea8c
   11170:	strcc	pc, [lr, r4, asr #4]
   11174:	vmls.i<illegal width 8>	d20, d26, d0[1]
   11178:			; <UNDEFINED> instruction: 0xf8d16779
   1117c:	ldrbmi	r8, [r7], #-60	; 0xffffffc4
   11180:			; <UNDEFINED> instruction: 0x5c3ceb03
   11184:	b	162284 <fputs@plt+0x15e784>
   11188:			; <UNDEFINED> instruction: 0xf640010c
   1118c:	subsmi	r0, r1, r1, lsr #14
   11190:	ldrne	pc, [r4, r4, asr #13]!
   11194:	strbmi	r4, [r7], #-1073	; 0xfffffbcf
   11198:	streq	lr, [ip], -r3, lsl #21
   1119c:	bl	32228c <fputs@plt+0x31e78c>
   111a0:	vand	<illegal reg q9.5>, q9, <illegal reg q8.5>
   111a4:	b	1a6734 <fputs@plt+0x1a2c34>
   111a8:	cdpls	7, 0, cr0, cr4, cr1, {0}
   111ac:	vshr.s8	q10, <illegal reg q7.5>, #1
   111b0:	ldrmi	r6, [r7], #-1310	; 0xfffffae2
   111b4:	strtmi	r4, [fp], #-1077	; 0xfffffbcb
   111b8:	bl	785e0 <fputs@plt+0x74ae0>
   111bc:	vaba.s8	d18, d27, d23
   111c0:	b	fe05eac8 <fputs@plt+0xfe05afc8>
   111c4:	vsubl.s8	q8, d12, d7
   111c8:	strtmi	r0, [lr], #-1600	; 0xfffff9c0
   111cc:	streq	lr, [ip, #-2562]	; 0xfffff5fe
   111d0:			; <UNDEFINED> instruction: 0xf645404d
   111d4:	ldrmi	r2, [sp], #-593	; 0xfffffdaf
   111d8:	subsvs	pc, lr, #536870924	; 0x2000000c
   111dc:	strtmi	r4, [r2], #-1126	; 0xfffffb9a
   111e0:	ldrbvs	lr, [r5, #2823]!	; 0xb07
   111e4:	b	fe1e2214 <fputs@plt+0xfe1de714>
   111e8:	stcls	12, cr0, [r3], {5}
   111ec:	tsteq	r1, ip, lsl #20
   111f0:	lfmeq	f7, 3, [sp], {65}	; 0x41
   111f4:	vshr.s8	q10, <illegal reg q12.5>, #3
   111f8:	strmi	r6, [lr], #-3119	; 0xfffff3d1
   111fc:	vmla.i8	d25, d12, d7
   11200:			; <UNDEFINED> instruction: 0xf6ce73aa
   11204:	bl	1560e4 <fputs@plt+0x1525e4>
   11208:	strmi	r5, [ip], #1782	; 0x6f6
   1120c:	smlabbeq	r6, r5, sl, lr
   11210:	eorsmi	r4, r9, r3, lsr #8
   11214:	rsbmi	r4, r9, fp, lsr r4
   11218:	ldrbmi	pc, [r3, -r1, asr #4]	; <UNPREDICTABLE>
   1121c:	stmdbls	sl, {r1, r3, sl, lr}
   11220:	strbcs	pc, [r4, -r0, asr #5]	; <UNPREDICTABLE>
   11224:	bl	1a24dc <fputs@plt+0x19e9dc>
   11228:	strmi	r4, [pc], #-690	; 11230 <fputs@plt+0xd730>
   1122c:	smlabbeq	r2, r6, sl, lr
   11230:	eormi	r4, r9, r7, lsr r4
   11234:	strvs	pc, [r1, #590]	; 0x24e
   11238:			; <UNDEFINED> instruction: 0xf6cd4071
   1123c:	strmi	r0, [fp], #-1441	; 0xfffffa5f
   11240:	ldrmi	r4, [r5], #-1093	; 0xfffffbbb
   11244:	bl	b8264 <fputs@plt+0xb4764>
   11248:	b	fe09df1c <fputs@plt+0xfe09a41c>
   1124c:	eorsmi	r0, r1, r3, lsl #2
   11250:	strbcc	pc, [r8], pc, asr #12	; <UNPREDICTABLE>
   11254:	vshr.s8	q10, <illegal reg q0.5>, #2
   11258:	strbtmi	r7, [r1], #-1747	; 0xfffff92d
   1125c:	ldrmi	r4, [lr], #-1062	; 0xfffffbda
   11260:	bl	f8270 <fputs@plt+0xf4770>
   11264:	b	fe0e9a30 <fputs@plt+0xfe0e5f30>
   11268:	b	314274 <fputs@plt+0x310774>
   1126c:			; <UNDEFINED> instruction: 0xf64c0202
   11270:	subsmi	r5, sl, r6, ror #25
   11274:	sfmne	f7, 3, [r1], #776	; 0x308
   11278:	bls	2622dc <fputs@plt+0x25e7dc>
   1127c:	ldrbpl	lr, [r7, r1, lsl #22]!
   11280:	b	fe0624d8 <fputs@plt+0xfe05e9d8>
   11284:	strmi	r0, [ip], #519	; 0x207
   11288:	vqadd.s8	d20, d0, d10
   1128c:	ldrdmi	r7, [sl], #-54	; 0xffffffca
   11290:	teqcc	r7, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   11294:	ldrbmi	r4, [r3], #-1045	; 0xfffffbeb
   11298:	movwls	r4, #54331	; 0xd43b
   1129c:	ldrmi	lr, [r5, #2823]!	; 0xb07
   112a0:	b	fe1f7eac <fputs@plt+0xfe1f43ac>
   112a4:	andmi	r0, sl, r5, lsl #4
   112a8:	orrpl	pc, r7, r0, asr #12
   112ac:	vshr.s8	q10, q13, #1
   112b0:	ldrmi	r4, [r6], #-469	; 0xfffffe2b
   112b4:	movwls	r4, #46105	; 0xb419
   112b8:	bl	162364 <fputs@plt+0x15e864>
   112bc:	blls	35eb9c <fputs@plt+0x35b09c>
   112c0:	andeq	lr, r6, #544768	; 0x85000
   112c4:	vqadd.s8	d20, d1, d26
   112c8:	rsbmi	r4, sl, sp, ror #15
   112cc:	ldrbpl	pc, [sl, -r4, asr #5]	; <UNPREDICTABLE>
   112d0:	strtmi	r4, [r7], #-1122	; 0xfffffb9e
   112d4:	bl	1a23b8 <fputs@plt+0x19e8b8>
   112d8:	b	fe1a9ea8 <fputs@plt+0xfe1a63a8>
   112dc:	b	3142ec <fputs@plt+0x3107ec>
   112e0:			; <UNDEFINED> instruction: 0xf64e0505
   112e4:	rsbsmi	r1, r5, r5, lsl #24
   112e8:	stclne	6, cr15, [r3], #808	; 0x328
   112ec:	ldrbtmi	r4, [r4], #1067	; 0x42b
   112f0:	bl	a2548 <fputs@plt+0x9ea48>
   112f4:	b	fe0a62c8 <fputs@plt+0xfe0a27c8>
   112f8:	eorsmi	r0, r5, r3, lsl #10
   112fc:	ldrbtcc	pc, [r8], sl, asr #4	; <UNPREDICTABLE>
   11300:			; <UNDEFINED> instruction: 0xf6cf4055
   11304:	strtmi	r4, [r9], #-1775	; 0xfffff911
   11308:	bl	f8724 <fputs@plt+0xf4c24>
   1130c:	strtmi	r4, [lr], #-433	; 0xfffffe4f
   11310:	streq	lr, [r1, #-2691]	; 0xfffff57d
   11314:	andsmi	r4, r5, lr, lsl r4
   11318:	sbcscs	pc, r9, #64, 4
   1131c:	vmov.i32	q10, #109	; 0x0000006d
   11320:	strtmi	r7, [pc], #-623	; 11328 <fputs@plt+0xd828>
   11324:	strmi	r4, [sl], #-1114	; 0xfffffba6
   11328:	ldrcc	lr, [r7, -r1, lsl #22]!
   1132c:	streq	lr, [r7, #-2689]	; 0xfffff57f
   11330:			; <UNDEFINED> instruction: 0xf644401d
   11334:	submi	r4, sp, sl, lsl #7
   11338:	msrpl	CPSR_fx, #200, 12	; 0xc800000
   1133c:	strbmi	r4, [fp], #-1125	; 0xfffffb9b
   11340:	bl	1e2434 <fputs@plt+0x1de934>
   11344:	b	fe1eab20 <fputs@plt+0xfe1e7020>
   11348:	b	314364 <fputs@plt+0x310864>
   1134c:	tstls	r1, r1, lsl #2
   11350:			; <UNDEFINED> instruction: 0xf5a19907
   11354:	stmdbls	r1, {r3, r4, r5, r7, sl, fp, sp}
   11358:	lfmvs	f7, 1, [lr], #688	; 0x2b0
   1135c:	strtmi	r4, [ip], #121	; 0x79
   11360:	bl	1623a0 <fputs@plt+0x15e8a0>
   11364:	b	fe166f44 <fputs@plt+0xfe163444>
   11368:	eorsmi	r0, r9, r6, lsl #2
   1136c:	strvs	pc, [r1, pc, asr #4]
   11370:	vmla.i<illegal width 8>	d20, d8, d1[6]
   11374:	strmi	r7, [sl], #-1905	; 0xfffff88f
   11378:	ldrtmi	r4, [r7], #-1063	; 0xfffffbd9
   1137c:	bl	1b83ac <fputs@plt+0x1b48ac>
   11380:	b	fe1a1e50 <fputs@plt+0xfe19e350>
   11384:	andmi	r0, sp, r2, lsl #2
   11388:	vqadd.s8	q10, q3, <illegal reg q10.5>
   1138c:	strtmi	r1, [fp], #-1570	; 0xfffff9de
   11390:			; <UNDEFINED> instruction: 0xf6c69d0c
   11394:	bl	a6e10 <fputs@plt+0xa3310>
   11398:	strtmi	r3, [lr], #-819	; 0xfffffccd
   1139c:	ldrmi	r4, [r6], #-89	; 0xffffffa7
   113a0:	subsmi	r4, sl, r1, ror #8
   113a4:	streq	pc, [ip, #-1603]	; 0xfffff9bd
   113a8:	strbpl	pc, [r5, #1743]!	; 0x6cf	; <UNPREDICTABLE>
   113ac:	teqvc	r1, r3, lsl #22
   113b0:	submi	r4, sl, r5, asr r4
   113b4:	ldrtmi	r4, [sl], #-1053	; 0xfffffbe3
   113b8:	svcls	0x0004404b
   113bc:	mcrrcs	6, 4, pc, r4, cr14	; <UNPREDICTABLE>
   113c0:	rsbspl	lr, r2, #1024	; 0x400
   113c4:	lfmmi	f7, 1, [lr], #808	; 0x328
   113c8:	ldrtmi	r4, [ip], #83	; 0x53
   113cc:	strmi	r4, [ip], #1075	; 0x433
   113d0:	mcrls	0, 0, r4, cr6, cr1, {2}
   113d4:	teqmi	r3, #2048	; 0x800
   113d8:	strvc	pc, [r9, ip, asr #12]!
   113dc:			; <UNDEFINED> instruction: 0xf6c44059
   113e0:	strtmi	r3, [r9], #-2014	; 0xfffff822
   113e4:	ldrmi	r4, [r7], #-1079	; 0xfffffbc9
   113e8:	bl	e1558 <fputs@plt+0xdda58>
   113ec:			; <UNDEFINED> instruction: 0xf6442171
   113f0:	submi	r3, sl, r0, ror #12
   113f4:	ldrtvs	pc, [fp], pc, asr #5	; <UNPREDICTABLE>
   113f8:	ldrbmi	r4, [lr], #-1122	; 0xfffffb9e
   113fc:	submi	r4, fp, lr, lsl r4
   11400:	eorsvc	lr, r2, #1024	; 0x400
   11404:	ldrbmi	pc, [r0, #-1611]!	; 0xfffff9b5	; <UNPREDICTABLE>
   11408:			; <UNDEFINED> instruction: 0xf6cb4053
   1140c:	ldrtmi	r6, [fp], #-1471	; 0xfffffa41
   11410:	strmi	r4, [sp], #-1061	; 0xfffffbdb
   11414:	bl	a1560 <fputs@plt+0x9da60>
   11418:			; <UNDEFINED> instruction: 0xf6475373
   1141c:	subsmi	r6, r9, r6, asr #25
   11420:	ldceq	6, cr15, [fp], {194}	; 0xc2
   11424:	ldrbtmi	r4, [r4], #1073	; 0x431
   11428:			; <UNDEFINED> instruction: 0xf5a44494
   1142c:	bl	d6634 <fputs@plt+0xd2b34>
   11430:	subsmi	r4, sl, r1, lsr r1
   11434:	strcc	pc, [r3, r4, lsr #13]
   11438:	strls	r4, [sl, -sl, asr #32]
   1143c:	cdpls	4, 0, cr4, cr3, cr10, {1}
   11440:	ldrbvc	pc, [sl, r2, asr #4]!	; <UNPREDICTABLE>
   11444:	strcs	pc, [r1, lr, asr #13]!
   11448:	rsbscs	lr, r2, #1024	; 0x400
   1144c:	cfstrsls	mvf4, [fp], {55}	; 0x37
   11450:	submi	r4, fp, pc, lsl r4
   11454:	vqadd.s8	q10, <illegal reg q1.5>, <illegal reg q1.5>
   11458:	strbtmi	r0, [r3], #-1669	; 0xfffff97b
   1145c:	strbtmi	pc, [pc], sp, asr #5	; <UNPREDICTABLE>
   11460:	strls	r4, [r1], #-1062	; 0xfffffbda
   11464:	teqvc	r3, #2048	; 0x800
   11468:	subsmi	r4, r1, lr, lsl #8
   1146c:	subsmi	r9, r9, r8, lsl #24
   11470:	strpl	pc, [r5, #-1601]	; 0xfffff9bf
   11474:	vmvn.i32	d20, #589824	; 0x00090000
   11478:	strtmi	r4, [r5], #-1416	; 0xfffffa78
   1147c:	bl	f84a8 <fputs@plt+0xf49a8>
   11480:	ldrmi	r5, [r5], #-369	; 0xfffffe8f
   11484:	vqadd.s8	q10, <illegal reg q6.5>, q5
   11488:	submi	r0, sl, r9, lsr ip
   1148c:	ldclne	6, cr15, [r4], {205}	; 0xcd
   11490:	strtmi	r4, [r4], #1074	; 0x432
   11494:	umaalmi	r4, fp, ip, r4
   11498:	eorsmi	lr, r2, #1024	; 0x400
   1149c:	strbne	pc, [r5, r9, asr #12]!	; <UNPREDICTABLE>
   114a0:	vshr.s8	q10, <illegal reg q1.5>, #2
   114a4:	strtmi	r6, [fp], #-2011	; 0xfffff825
   114a8:	strmi	r4, [pc], #-1103	; 114b0 <fputs@plt+0xd9b0>
   114ac:	bl	a15f8 <fputs@plt+0x9daf8>
   114b0:			; <UNDEFINED> instruction: 0xf6472373
   114b4:	ldrshmi	r4, [r9], #-104	; 0xffffff98
   114b8:	strtvc	pc, [r2], r1, asr #13
   114bc:	strbmi	r4, [r6], #-1121	; 0xfffffb9f
   114c0:	subsmi	r4, sl, r6, lsl r4
   114c4:	teqvc	r1, r3, lsl #22
   114c8:	submi	r9, sl, r5, lsl #24
   114cc:	strbvs	pc, [r5, #-581]!	; 0xfffffdbb	; <UNPREDICTABLE>
   114d0:			; <UNDEFINED> instruction: 0xf2cc443a
   114d4:	strtmi	r4, [r5], #-1452	; 0xfffffa54
   114d8:	bl	790ec <fputs@plt+0x755ec>
   114dc:	ldrmi	r5, [sp], #-626	; 0xfffffd8e
   114e0:	vhadd.s8	q10, q1, <illegal reg q5.5>
   114e4:	subsmi	r2, r3, r4, asr #24
   114e8:	sfmmi	f7, 1, [r9], #-828	; 0xfffffcc4
   114ec:	ldrtmi	r4, [ip], #1075	; 0x433
   114f0:	streq	lr, [r2, -r1, lsl #21]
   114f4:	bl	a272c <fputs@plt+0x9ec2c>
   114f8:			; <UNDEFINED> instruction: 0xf64f4333
   114fc:			; <UNDEFINED> instruction: 0x405f7197
   11500:	smlawtcc	sl, r4, r2, pc	; <UNPREDICTABLE>
   11504:	ldrbmi	r4, [r9], #-1085	; 0xfffffbc3
   11508:	vqshl.s8	d20, d1, d2
   1150c:	bl	e03b0 <fputs@plt+0xdc8b0>
   11510:			; <UNDEFINED> instruction: 0xf6ca2575
   11514:	b	196036c <fputs@plt+0x195c86c>
   11518:	ldrbmi	r0, [r3], #514	; 0x202
   1151c:	ldrmi	r4, [fp], #90	; 0x5a
   11520:	svcls	0x00074462
   11524:	ldrteq	pc, [r9], -sl, asr #4	; <UNPREDICTABLE>
   11528:	ldrmi	pc, [r3], pc, asr #13
   1152c:	adcsvs	lr, r2, #5120	; 0x1400
   11530:	b	18a2630 <fputs@plt+0x189eb30>
   11534:	strtmi	r0, [lr], #-771	; 0xfffffcfd
   11538:			; <UNDEFINED> instruction: 0xf645406b
   1153c:	ldrmi	r1, [r9], #-1987	; 0xfffff83d
   11540:	ldrbpl	pc, [fp, -r6, asr #5]	; <UNPREDICTABLE>
   11544:	cfstrsls	mvf4, [r1], {79}	; 0x4f
   11548:			; <UNDEFINED> instruction: 0x51b1eb02
   1154c:	b	18625b0 <fputs@plt+0x185eab0>
   11550:			; <UNDEFINED> instruction: 0xf64c0505
   11554:			; <UNDEFINED> instruction: 0x40554c92
   11558:	stcvc	6, cr15, [ip], {200}	; 0xc8
   1155c:	blls	122810 <fputs@plt+0x11ed10>
   11560:			; <UNDEFINED> instruction: 0xf64544a4
   11564:	bl	67cb0 <fputs@plt+0x641b0>
   11568:	strmi	r4, [ip], #2939	; 0xb7b
   1156c:	andeq	lr, r2, #438272	; 0x6b000
   11570:	stmibpl	r4, {r3, r6, r7, r9, ip, sp, lr, pc}
   11574:	ldrmi	r4, [r9], #74	; 0x4a
   11578:	blls	a25d8 <fputs@plt+0x9ead8>
   1157c:	bvs	140eea0 <fputs@plt+0x140b3a0>
   11580:	bvc	fea4f0a0 <fputs@plt+0xfea4b5a0>
   11584:	ldrbtcs	lr, [r6], fp, lsl #22
   11588:	b	19a27f8 <fputs@plt+0x199ecf8>
   1158c:	blls	291998 <fputs@plt+0x28de98>
   11590:	smlabbeq	fp, r1, sl, lr
   11594:	strmi	r4, [pc], #-1201	; 1159c <fputs@plt+0xda9c>
   11598:	cfstrsls	mvf4, [r8, #-364]	; 0xfffffe94
   1159c:	addvs	pc, r2, #74448896	; 0x4700000
   115a0:	ldrvs	lr, [r7, r6, lsl #22]!
   115a4:	b	19e2e1c <fputs@plt+0x19df31c>
   115a8:	ldrtmi	r0, [sl], #2827	; 0xb0b
   115ac:	bleq	1cbfe0 <fputs@plt+0x1c84e0>
   115b0:	mvnvs	pc, #-536870908	; 0xe0000004
   115b4:			; <UNDEFINED> instruction: 0xf6cf44dc
   115b8:	strbmi	r6, [r3], #-812	; 0xfffffcd4
   115bc:	ldmdacc	r4, {r2, r6, r9, ip, sp, lr, pc}
   115c0:	fldmiaxpl	ip!, {d14-d16}	;@ Deprecated
   115c4:	stmdacc	r1, {r1, r3, r6, r7, r9, ip, sp, lr, pc}
   115c8:	streq	lr, [r6], -ip, ror #20
   115cc:	bleq	34c1e0 <fputs@plt+0x3486e0>
   115d0:	strtmi	r4, [r8], #126	; 0x7e
   115d4:	vqshl.s8	d20, d20, d1
   115d8:			; <UNDEFINED> instruction: 0xf6c415a1
   115dc:	stmdbls	r6, {r3, r8, sl, sp, lr}
   115e0:	ldrbtmi	lr, [r4], #-2828	; 0xfffff4f4
   115e4:	b	19227c0 <fputs@plt+0x191ecc0>
   115e8:	strtmi	r0, [r0], #1799	; 0x707
   115ec:	streq	lr, [ip, -r7, lsl #21]
   115f0:	subsvc	pc, r3, #-268435444	; 0xf000000c
   115f4:	strmi	r4, [sl], #-1103	; 0xfffffbb1
   115f8:	vmla.i8	d25, d15, d12
   115fc:	bl	11ced8 <fputs@plt+0x1193d8>
   11600:			; <UNDEFINED> instruction: 0xf6cb27f7
   11604:	b	19e8ef4 <fputs@plt+0x19e53f4>
   11608:	ldrtmi	r0, [sp], #-3084	; 0xfffff3f4
   1160c:			; <UNDEFINED> instruction: 0x0c04ea8c
   11610:	ldrbmi	r4, [r4], #1166	; 0x48e
   11614:	vceq.f32	d25, d13, d5
   11618:			; <UNDEFINED> instruction: 0xf6c221bb
   1161c:	bl	1d9d80 <fputs@plt+0x1d6280>
   11620:	ldrtmi	r6, [r1], #-3260	; 0xfffff344
   11624:	streq	lr, [r4], #-2668	; 0xfffff594
   11628:	rsbsmi	r4, ip, r2, ror #8
   1162c:	ldrbmi	r9, [ip], #-2825	; 0xfffff4f7
   11630:	ldrcc	pc, [r1], sp, asr #4
   11634:	strcc	pc, [r6], lr, asr #13
   11638:	ldrtpl	lr, [r4], #2828	; 0xb0c
   1163c:	b	19226bc <fputs@plt+0x191ebbc>
   11640:	strtmi	r0, [r6], #1799	; 0x707
   11644:	streq	lr, [ip, -r7, lsl #21]
   11648:	ldrtmi	r6, [r8], #2051	; 0x803
   1164c:	ldmdami	r8!, {r2, r8, r9, fp, sp, lr, pc}^
   11650:			; <UNDEFINED> instruction: 0x0c0cea68
   11654:	b	fe322760 <fputs@plt+0xfe31ec60>
   11658:	strbtmi	r0, [r5], #-3076	; 0xfffff3fc
   1165c:	ldrbcs	lr, [r5, #2824]!	; 0xb08
   11660:	streq	lr, [r4], #-2661	; 0xfffff59b
   11664:	b	fe122724 <fputs@plt+0xfe11ec24>
   11668:	strtmi	r0, [r2], #-1032	; 0xfffffbf8
   1166c:	adcsvs	lr, r2, #5120	; 0x1400
   11670:	stmdaeq	r8, {r1, r5, r6, r9, fp, sp, lr, pc}
   11674:	b	fe2226c8 <fputs@plt+0xfe21ebc8>
   11678:	andvs	r0, r3, r5, lsl #16
   1167c:	stmiavs	r3, {r1, r2, r6, r7, sl, lr}^
   11680:	vmovpl.f64	d14, #226	; 0xbf100000 -0.5625000
   11684:	streq	lr, [r5, #-2670]	; 0xfffff592
   11688:	subsmi	r4, r5, r3, ror r4
   1168c:	strtmi	r6, [r9], #-195	; 0xffffff3d
   11690:	bl	3ab7a4 <fputs@plt+0x3a7ca4>
   11694:	b	1861c60 <fputs@plt+0x185e160>
   11698:	strmi	r0, [fp], #-514	; 0xfffffdfe
   1169c:	vmlaeq.f32	s28, s29, s4
   116a0:	ldrbtmi	r6, [r6], #-2178	; 0xfffff77e
   116a4:	addvs	r4, r1, r1, lsl r4
   116a8:	ldrbtcs	lr, [r6], r3, lsl #22
   116ac:	andlt	r6, pc, r6, asr #32
   116b0:	svchi	0x00f0e8bd
   116b4:	ldrblt	r6, [r0, #-2315]!	; 0xfffff6f5
   116b8:	biceq	pc, r5, #201326595	; 0xc000003
   116bc:	eorseq	pc, pc, #-1073741776	; 0xc0000030
   116c0:	ldreq	pc, [r8, #-257]	; 0xfffffeff
   116c4:	strmi	r2, [r6], -r7, lsl #20
   116c8:	andeq	lr, r3, r5, lsl #22
   116cc:			; <UNDEFINED> instruction: 0xf100460c
   116d0:			; <UNDEFINED> instruction: 0xf04f0001
   116d4:	strbtpl	r0, [r9], #384	; 0x180
   116d8:	tstcs	r0, pc, lsl r8
   116dc:	svc	0x007cf7f1
   116e0:	strtmi	r4, [r0], -r9, lsr #12
   116e4:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   116e8:	tstcs	r0, r8, lsr r2
   116ec:			; <UNDEFINED> instruction: 0xf7f14628
   116f0:	stmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   116f4:	stmdbvs	r3!, {r0, r3, r5, r9, sl, lr}^
   116f8:	stmib	r4, {r5, r9, sl, lr}^
   116fc:			; <UNDEFINED> instruction: 0xf7ff2314
   11700:	strtmi	pc, [r1], -r1, asr #24
   11704:	andscs	r4, r0, #48, 12	; 0x3000000
   11708:	stmdb	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1170c:	subscs	r4, r8, #32, 12	; 0x2000000
   11710:	pop	{r8, sp}
   11714:			; <UNDEFINED> instruction: 0xf7f14070
   11718:			; <UNDEFINED> instruction: 0xf1c3bf5d
   1171c:	tstcs	r0, r7, lsr r2
   11720:	svc	0x005af7f1
   11724:	svclt	0x0000e7e5
   11728:	mvnsmi	lr, sp, lsr #18
   1172c:	stmdbvs	r3, {r4, r7, r9, sl, lr}^
   11730:	svceq	0x003ff1b8
   11734:	sbceq	lr, r2, #323584	; 0x4f000
   11738:	ldreq	pc, [r8, #-256]	; 0xffffff00
   1173c:	cmpvc	r8, #3072	; 0xc00
   11740:	stmib	r0, {r2, r3, r9, sl, lr}^
   11744:	ldmdble	fp, {r2, r8, r9, sp}
   11748:	strbeq	pc, [r0], -r8, lsr #3	; <UNPREDICTABLE>
   1174c:			; <UNDEFINED> instruction: 0xf0264607
   11750:			; <UNDEFINED> instruction: 0x3640063f
   11754:	subcs	r4, r0, #234881024	; 0xe000000
   11758:	strtmi	r4, [r8], -r1, lsr #12
   1175c:			; <UNDEFINED> instruction: 0xf7f24414
   11760:			; <UNDEFINED> instruction: 0x4629e918
   11764:			; <UNDEFINED> instruction: 0xf7ff4638
   11768:	adcmi	pc, r6, #3328	; 0xd00
   1176c:			; <UNDEFINED> instruction: 0xf008d1f3
   11770:			; <UNDEFINED> instruction: 0x4631083f
   11774:	strbmi	r4, [r2], -r8, lsr #12
   11778:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1177c:	stmdblt	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11780:	strbmi	r4, [r2], -lr, lsl #12
   11784:			; <UNDEFINED> instruction: 0x46284631
   11788:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1178c:	ldmlt	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11790:			; <UNDEFINED> instruction: 0xf8df460b
   11794:	ldrlt	ip, [r0, #-120]!	; 0xffffff88
   11798:			; <UNDEFINED> instruction: 0x461a4615
   1179c:	addslt	r4, r9, ip, lsl fp
   117a0:	cfstrsge	mvf4, [r1], {252}	; 0xfc
   117a4:			; <UNDEFINED> instruction: 0xf85c4601
   117a8:	strtmi	r3, [r0], -r3
   117ac:	tstls	r7, #1769472	; 0x1b0000
   117b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   117b4:	movwcc	pc, #4674	; 0x1242	; <UNPREDICTABLE>
   117b8:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
   117bc:			; <UNDEFINED> instruction: 0xf64a9301
   117c0:			; <UNDEFINED> instruction: 0xf6ce3389
   117c4:	movwls	r7, #9165	; 0x23cd
   117c8:	mvnsmi	pc, #80740352	; 0x4d00000
   117cc:			; <UNDEFINED> instruction: 0x03baf6c9
   117d0:	vcgt.s8	d25, d5, d3
   117d4:	vbic.i32	q10, #5632	; 0x00001600
   117d8:	movwls	r0, #17202	; 0x4332
   117dc:	stmib	sp, {r8, r9, sp}^
   117e0:			; <UNDEFINED> instruction: 0xf7ff3305
   117e4:	strtmi	pc, [r1], -r1, lsr #31
   117e8:			; <UNDEFINED> instruction: 0xf7ff4628
   117ec:	bmi	291580 <fputs@plt+0x28da80>
   117f0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   117f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   117f8:	subsmi	r9, sl, r7, lsl fp
   117fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11800:	andslt	sp, r9, r1, lsl #2
   11804:			; <UNDEFINED> instruction: 0xf7f2bd30
   11808:	svclt	0x0000e872
   1180c:	andeq	sl, r2, r8, asr #11
   11810:	andeq	r0, r0, r0, ror r2
   11814:	andeq	sl, r2, r6, ror r5
   11818:	addslt	fp, fp, r0, lsr r5
   1181c:			; <UNDEFINED> instruction: 0xf8df460b
   11820:	andls	ip, r1, #116	; 0x74
   11824:	blmi	723094 <fputs@plt+0x71f594>
   11828:	cfstrsls	mvf4, [r1, #-1008]	; 0xfffffc10
   1182c:	strmi	sl, [r1], -r3, lsl #24
   11830:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   11834:	ldmdavs	fp, {r5, r9, sl, lr}
   11838:			; <UNDEFINED> instruction: 0xf04f9319
   1183c:	vcgt.s8	d16, d2, d0
   11840:	vsubw.s8	<illegal reg q9.5>, q3, d1
   11844:	movwls	r7, #13125	; 0x3345
   11848:	orrcc	pc, r9, #77594624	; 0x4a00000
   1184c:	bicvc	pc, sp, #216006656	; 0xce00000
   11850:			; <UNDEFINED> instruction: 0xf64d9304
   11854:			; <UNDEFINED> instruction: 0xf6c943fe
   11858:	movwls	r0, #21434	; 0x53ba
   1185c:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   11860:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   11864:	movwcs	r9, #774	; 0x306
   11868:	movwcc	lr, #31181	; 0x79cd
   1186c:			; <UNDEFINED> instruction: 0xff5cf7ff
   11870:	strtmi	r4, [r8], -r1, lsr #12
   11874:			; <UNDEFINED> instruction: 0xff1ef7ff
   11878:	blmi	1e40a0 <fputs@plt+0x1e05a0>
   1187c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11880:	blls	66b8f0 <fputs@plt+0x667df0>
   11884:			; <UNDEFINED> instruction: 0xf04f405a
   11888:	mrsle	r0, SP_irq
   1188c:	ldclt	0, cr11, [r0, #-108]!	; 0xffffff94
   11890:	stmda	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11894:	andeq	sl, r2, r0, asr #10
   11898:	andeq	r0, r0, r0, ror r2
   1189c:	andeq	sl, r2, ip, ror #9
   118a0:	svclt	0x00183815
   118a4:	ldrbmi	r2, [r0, -r1]!
   118a8:	mvnsvc	pc, #268435456	; 0x10000000
   118ac:	stmdbcc	r1, {r1, fp, sp, lr}
   118b0:			; <UNDEFINED> instruction: 0x460bbf58
   118b4:	b	13dc314 <fputs@plt+0x13d8814>
   118b8:			; <UNDEFINED> instruction: 0xd12d23e3
   118bc:	bcs	1a6b9cc <fputs@plt+0x1a67ecc>
   118c0:	stmvs	r2, {r1, r3, r5, r8, ip, lr, pc}
   118c4:			; <UNDEFINED> instruction: 0xd1272a96
   118c8:	bcs	1a6bbd8 <fputs@plt+0x1a680d8>
   118cc:	stmdbvs	r1, {r2, r5, r8, ip, lr, pc}
   118d0:	addsmi	fp, r1, #-1610612723	; 0xa000000d
   118d4:	stmdbvs	r1, {r5, r8, ip, lr, pc}^
   118d8:	sbcslt	r4, fp, #1811939331	; 0x6c000003
   118dc:			; <UNDEFINED> instruction: 0xd11b4299
   118e0:	addmi	r6, sl, #2113536	; 0x204000
   118e4:	stmibvs	r1, {r3, r4, r8, ip, lr, pc}^
   118e8:	tstle	r5, fp, lsl #5
   118ec:	addmi	r6, sl, #4096	; 0x1000
   118f0:	bvs	1085d40 <fputs@plt+0x1082240>
   118f4:	smlabble	pc, fp, r2, r4	; <UNPREDICTABLE>
   118f8:	addmi	r6, sl, #528384	; 0x81000
   118fc:	bvs	ff0c5d34 <fputs@plt+0xff0c2234>
   11900:			; <UNDEFINED> instruction: 0xd1094293
   11904:	blcs	feaac518 <fputs@plt+0xfeaa8a18>
   11908:			; <UNDEFINED> instruction: 0xf8d0d106
   1190c:	stmiacc	sl!, {r9}
   11910:			; <UNDEFINED> instruction: 0xf04fbf18
   11914:			; <UNDEFINED> instruction: 0x477030ff
   11918:	rscscc	pc, pc, pc, asr #32
   1191c:	svclt	0x00004770
   11920:	vqrshl.s8	d27, d24, d0
   11924:	blvs	32e528 <fputs@plt+0x32aa28>
   11928:	blvs	12dad30 <fputs@plt+0x12d7230>
   1192c:	stmiane	r2!, {r0, r3, r5, r9, sl, lr}
   11930:	movweq	lr, #15173	; 0x3b45
   11934:	vqshl.u64	<illegal reg q8.5>, q6, #4
   11938:	stmiane	r4!, {r1, r3, sl}
   1193c:	andvs	pc, r0, #1325400064	; 0x4f000000
   11940:	movweq	lr, #15173	; 0x3b45
   11944:	beq	ff923160 <fputs@plt+0xff91f660>
   11948:	strbpl	lr, [r3], #-2628	; 0xfffff5bc
   1194c:	mcr	7, 2, pc, cr4, cr1, {7}	; <UNPREDICTABLE>
   11950:			; <UNDEFINED> instruction: 0x21692096
   11954:	adccs	r4, sl, #-1946157053	; 0x8c000003
   11958:	sbcslt	fp, fp, #228, 4	; 0x4000000e
   1195c:	stmib	r5, {r2, r3, r5, r9, sp, lr}^
   11960:	rsbvs	r4, fp, #671088640	; 0x28000000
   11964:	cmnvs	fp, fp, ror #3
   11968:			; <UNDEFINED> instruction: 0x612c61ac
   1196c:	eorvs	r6, r8, r8, lsr #1
   11970:	rsbvs	r6, r9, r9, ror #1
   11974:	andcs	pc, r0, #12910592	; 0xc50000
   11978:	ldclt	3, cr6, [r8, #-168]!	; 0xffffff58
   1197c:	mvnsmi	lr, sp, lsr #18
   11980:	cdpmi	15, 0, cr1, cr11, cr5, {0}
   11984:	strcs	r4, [r0], #-1543	; 0xfffff9f9
   11988:			; <UNDEFINED> instruction: 0x4622447e
   1198c:	svccc	0x0004f855
   11990:	ldrtmi	r3, [r1], -r1, lsl #8
   11994:			; <UNDEFINED> instruction: 0xf7f12001
   11998:	stccs	13, cr14, [sp], {220}	; 0xdc
   1199c:			; <UNDEFINED> instruction: 0xf8d7d1f5
   119a0:	ldrtmi	r3, [r1], -r0, lsl #4
   119a4:	andcs	r2, r1, r0, lsl #5
   119a8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   119ac:	stcllt	7, cr15, [lr, #964]	; 0x3c4
   119b0:			; <UNDEFINED> instruction: 0x00015ab8
   119b4:	svclt	0x00183810
   119b8:	ldrbmi	r2, [r0, -r1]!
   119bc:	svclt	0x00004770
   119c0:			; <UNDEFINED> instruction: 0x460eb5f0
   119c4:	addlt	r4, r3, lr, lsr #18
   119c8:	ldrbtmi	r4, [r9], #-2606	; 0xfffff5d2
   119cc:	svcmi	0x002e7803
   119d0:	blcs	c27c00 <fputs@plt+0xc24100>
   119d4:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   119d8:			; <UNDEFINED> instruction: 0xf04f9201
   119dc:	teqle	r4, r0, lsl #4
   119e0:	blcs	1e2faf4 <fputs@plt+0x1e2bff4>
   119e4:	stfned	f5, [r4], {49}	; 0x31
   119e8:	stmda	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   119ec:	andscs	r2, r0, #0, 6
   119f0:	strmi	r4, [r5], -r9, ror #12
   119f4:	eorvs	r4, fp, r0, lsr #12
   119f8:	mcr	7, 4, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   119fc:	bcs	8abaac <fputs@plt+0x8a7fac>
   11a00:	andsle	r4, r2, r3, lsl #12
   11a04:	bls	40074 <fputs@plt+0x3c574>
   11a08:	svclt	0x001c42a2
   11a0c:	andcs	r6, r0, r3, lsr r0
   11a10:	bmi	7c5ab4 <fputs@plt+0x7c1fb4>
   11a14:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   11a18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11a1c:	subsmi	r9, sl, r1, lsl #22
   11a20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a24:	andlt	sp, r3, r9, lsr #2
   11a28:	mcrrne	13, 15, fp, r2, cr0
   11a2c:	blcs	45a38 <fputs@plt+0x41f38>
   11a30:	blmi	6061dc <fputs@plt+0x6026dc>
   11a34:	ldmdami	r7, {r0, r2, r3, r4, r9, sp}
   11a38:	ldmpl	fp!, {r0, r8, sp}^
   11a3c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11a40:	svc	0x0006f7f1
   11a44:	andseq	pc, r5, pc, rrx
   11a48:	blmi	48b9dc <fputs@plt+0x487edc>
   11a4c:	ldmdami	r2, {r0, r5, r9, sp}
   11a50:	ldmpl	fp!, {r0, r8, sp}^
   11a54:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11a58:	mrc	7, 7, APSR_nzcv, cr10, cr1, {7}
   11a5c:	andseq	pc, r5, pc, rrx
   11a60:	blmi	30b9c4 <fputs@plt+0x307ec4>
   11a64:	stmdami	sp, {r0, r2, r4, r9, sp}
   11a68:	ldmpl	fp!, {r0, r8, sp}^
   11a6c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11a70:	mcr	7, 7, pc, cr14, cr1, {7}	; <UNPREDICTABLE>
   11a74:	andseq	pc, r5, pc, rrx
   11a78:			; <UNDEFINED> instruction: 0xf7f1e7cb
   11a7c:	svclt	0x0000ef38
   11a80:	muleq	r2, lr, r3
   11a84:	andeq	r0, r0, r0, ror r2
   11a88:	muleq	r2, r4, r3
   11a8c:	andeq	sl, r2, r2, asr r3
   11a90:	andeq	r0, r0, r8, ror r2
   11a94:	andeq	r5, r1, ip, asr #20
   11a98:	andeq	r5, r1, r0, lsl sl
   11a9c:	andeq	r5, r1, ip, lsr sl
   11aa0:	strdlt	fp, [r5], r0
   11aa4:	ldreq	pc, [r0, -r0, lsl #2]
   11aa8:	stmdbcs	r0, {r2, r4, r9, sl, lr}
   11aac:			; <UNDEFINED> instruction: 0x460bbf14
   11ab0:			; <UNDEFINED> instruction: 0x4606463b
   11ab4:			; <UNDEFINED> instruction: 0xf7f19303
   11ab8:			; <UNDEFINED> instruction: 0x4605eeb0
   11abc:	svc	0x000af7f1
   11ac0:	ldrtmi	r9, [sl], -r0, lsl #8
   11ac4:	strmi	r9, [r1], -r3, lsl #22
   11ac8:			; <UNDEFINED> instruction: 0xf7f14628
   11acc:	stmdacs	r1, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
   11ad0:	andle	r4, r2, r4, lsl #12
   11ad4:	andlt	r4, r5, r0, lsr #12
   11ad8:	strdcs	fp, [r0, -r0]
   11adc:			; <UNDEFINED> instruction: 0xf7f14628
   11ae0:	strtmi	lr, [r0], -r4, lsl #31
   11ae4:	strdlt	r6, [r5], -r5
   11ae8:	svclt	0x0000bdf0
   11aec:			; <UNDEFINED> instruction: 0x4604b538
   11af0:	strmi	r6, [sp], -r0, asr #23
   11af4:	mrc	7, 7, APSR_nzcv, cr4, cr1, {7}
   11af8:			; <UNDEFINED> instruction: 0xbd38b900
   11afc:	orreq	pc, r8, r4, lsl #2
   11b00:	strtmi	r4, [r0], -sl, lsr #12
   11b04:	ldrhtmi	lr, [r8], -sp
   11b08:	svclt	0x0000e7ca
   11b0c:	bmi	53eb4c <fputs@plt+0x53b04c>
   11b10:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   11b14:	addlt	fp, r3, r0, lsl r5
   11b18:	bls	167e6c <fputs@plt+0x16436c>
   11b1c:	movwls	r6, #6171	; 0x181b
   11b20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11b24:	ldmdami	r0, {r0, r1, fp, ip, sp, lr}
   11b28:	ldrbtmi	r0, [r8], #-1819	; 0xfffff8e5
   11b2c:	cfstrsmi	mvf13, [pc], {7}
   11b30:	movwls	sl, #2822	; 0xb06
   11b34:	stmdbpl	r0, {r0, r8, sp}
   11b38:			; <UNDEFINED> instruction: 0xf7f16800
   11b3c:	bmi	34d46c <fputs@plt+0x34996c>
   11b40:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   11b44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11b48:	subsmi	r9, sl, r1, lsl #22
   11b4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11b50:	andlt	sp, r3, r4, lsl #2
   11b54:			; <UNDEFINED> instruction: 0x4010e8bd
   11b58:	ldrbmi	fp, [r0, -r3]!
   11b5c:	mcr	7, 6, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   11b60:	andeq	sl, r2, r6, asr r2
   11b64:	andeq	r0, r0, r0, ror r2
   11b68:	andeq	sl, r2, lr, lsr r2
   11b6c:	andeq	r0, r0, r4, ror r2
   11b70:	andeq	sl, r2, r6, lsr #4
   11b74:	cfldr32mi	mvfx11, [r3], {56}	; 0x38
   11b78:	orrslt	r4, r8, ip, ror r4
   11b7c:	ldmdavc	fp, {r0, r1, sl, fp, sp, lr}
   11b80:	stmdavs	r3, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
   11b84:	stmdblt	fp!, {r1, r7, fp, sp, lr}
   11b88:	stmibvs	r0, {r1, r3, r4, r5, r8, fp, ip, sp, pc}^
   11b8c:	svclt	0x00183800
   11b90:	ldclt	0, cr2, [r8, #-4]!
   11b94:	andcs	fp, r1, sl, lsl #2
   11b98:	stmdbvs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   11b9c:	rscsle	r2, r4, r0, lsl #22
   11ba0:	ldrb	r2, [r9, r1]!
   11ba4:	rscscc	pc, pc, pc, asr #32
   11ba8:	stcmi	13, cr11, [r7, #-224]	; 0xffffff20
   11bac:	stfvss	f2, [r3, #-4]
   11bb0:	stmdbpl	r0!, {r1, r2, r9, fp, lr}^
   11bb4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   11bb8:	mcr	7, 5, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   11bbc:	rscscc	pc, pc, pc, asr #32
   11bc0:	svclt	0x0000bd38
   11bc4:	strdeq	sl, [r2], -r0
   11bc8:	andeq	r0, r0, r8, ror r2
   11bcc:	andeq	r5, r1, ip, lsl #18
   11bd0:			; <UNDEFINED> instruction: 0x460eb5f8
   11bd4:	orrslt	r4, r8, r7, lsl #12
   11bd8:	ldrshlt	r6, [r4, #-140]	; 0xffffff74
   11bdc:	stmdavs	r4!, {r0, r2, r5, r9, sl, lr}^
   11be0:	smlatblt	r8, r8, r8, r6
   11be4:	stcl	7, cr15, [sl, #-964]	; 0xfffffc3c
   11be8:			; <UNDEFINED> instruction: 0xf7f14628
   11bec:	stccs	13, cr14, [r0], {72}	; 0x48
   11bf0:	ldmvs	ip!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   11bf4:			; <UNDEFINED> instruction: 0xf7f14638
   11bf8:	tstlt	ip, r2, asr #26
   11bfc:	strb	r4, [fp, r7, lsr #12]!
   11c00:	ldrtmi	fp, [r4], -lr, asr #2
   11c04:	stmiavs	r0!, {r1, r2, r4, r5, fp, sp, lr}
   11c08:	ldc	7, cr15, [r8, #-964]!	; 0xfffffc3c
   11c0c:			; <UNDEFINED> instruction: 0xf7f14620
   11c10:	mcrcs	13, 0, lr, cr0, cr6, {1}
   11c14:	ldfltp	f5, [r8, #980]!	; 0x3d4
   11c18:			; <UNDEFINED> instruction: 0x460cb538
   11c1c:	strmi	r6, [r5], -r9, lsl #16
   11c20:	ldrmi	r6, [r1], #-2048	; 0xfffff800
   11c24:			; <UNDEFINED> instruction: 0xf7f16021
   11c28:	cmplt	r8, r2, lsr #30
   11c2c:	movtcs	r6, #2081	; 0x821
   11c30:	movwcs	pc, #717	; 0x2cd	; <UNPREDICTABLE>
   11c34:	eorvs	r4, r8, r2, lsl #12
   11c38:	b	10d9c40 <fputs@plt+0x10d6140>
   11c3c:	blt	6da848 <fputs@plt+0x6d6d48>
   11c40:	ldclt	0, cr6, [r8, #-76]!	; 0xffffffb4
   11c44:	andeq	pc, fp, pc, rrx
   11c48:	svclt	0x0000bd38
   11c4c:	svcmi	0x00f0e92d
   11c50:	ldmdbmi	sl, {r0, r2, r3, r9, sl, lr}^
   11c54:	bmi	16a369c <fputs@plt+0x169fb9c>
   11c58:	ldrbtmi	fp, [r9], #-135	; 0xffffff79
   11c5c:	ldrdls	pc, [r4, #-143]!	; 0xffffff71
   11c60:			; <UNDEFINED> instruction: 0x4607461e
   11c64:	ldrbtmi	r5, [r9], #2186	; 0x88a
   11c68:	ldmdavs	r2, {r8, r9, sp}
   11c6c:			; <UNDEFINED> instruction: 0xf04f9205
   11c70:	movwls	r0, #16896	; 0x4200
   11c74:	cmple	sp, r0, lsl #28
   11c78:	ldrdlt	pc, [ip, #-143]	; 0xffffff71
   11c7c:	teqcs	r0, fp	; <illegal shifter operand>
   11c80:			; <UNDEFINED> instruction: 0xf7f12001
   11c84:			; <UNDEFINED> instruction: 0x4604ec90
   11c88:			; <UNDEFINED> instruction: 0xf0002800
   11c8c:			; <UNDEFINED> instruction: 0xf8df8094
   11c90:	stmdavs	r8!, {r2, r3, r4, r5, r8, sp, pc}
   11c94:			; <UNDEFINED> instruction: 0x465144fa
   11c98:	mrc	7, 2, APSR_nzcv, cr10, cr1, {7}
   11c9c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11ca0:	stmdbmi	fp, {r3, r5, r6, ip, lr, pc}^
   11ca4:			; <UNDEFINED> instruction: 0xf7f14479
   11ca8:	stmdacs	r0, {r1, r8, r9, sl, fp, sp, lr, pc}
   11cac:			; <UNDEFINED> instruction: 0xf04fd036
   11cb0:	strtmi	r0, [r8], -r0, lsl #20
   11cb4:			; <UNDEFINED> instruction: 0xf7ffa903
   11cb8:	strmi	pc, [r5], -r3, lsl #29
   11cbc:	cmple	r5, r0, lsl #16
   11cc0:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
   11cc4:	mcr	7, 2, pc, cr4, cr1, {7}	; <UNPREDICTABLE>
   11cc8:	stmdbge	r4, {r5, r8, ip, sp, pc}
   11ccc:	mrc2	7, 3, pc, cr8, cr15, {7}
   11cd0:	cmple	pc, r0, lsl #16
   11cd4:	strcc	r9, [r4], -r3, lsl #18
   11cd8:	ldmvs	fp!, {r2, r9, fp, ip, pc}^
   11cdc:	cmpcs	sl, r1, ror #2
   11ce0:	andscs	r6, r0, #-2147483592	; 0x80000038
   11ce4:			; <UNDEFINED> instruction: 0xf8a47466
   11ce8:	strtvc	sl, [r1], #-18	; 0xffffffee
   11cec:	blcs	29d7c <fputs@plt+0x2627c>
   11cf0:	ldmdbvs	fp!, {r0, r2, r3, r4, r5, ip, lr, pc}
   11cf4:	teqvs	ip, ip, asr r0
   11cf8:	blmi	c645dc <fputs@plt+0xc60adc>
   11cfc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11d00:	blls	16bd70 <fputs@plt+0x168270>
   11d04:			; <UNDEFINED> instruction: 0xf04f405a
   11d08:	cmple	r2, r0, lsl #6
   11d0c:	andlt	r4, r7, r8, lsr #12
   11d10:	svchi	0x00f0e8bd
   11d14:	ldrdlt	pc, [r4], #143	; 0x8f
   11d18:			; <UNDEFINED> instruction: 0xe7b044fb
   11d1c:			; <UNDEFINED> instruction: 0xf04f4651
   11d20:			; <UNDEFINED> instruction: 0xf7f10a01
   11d24:			; <UNDEFINED> instruction: 0x4605ee16
   11d28:	bicle	r2, r2, r0, lsl #16
   11d2c:	tstcs	r1, ip, lsr #20
   11d30:	ldrdcc	pc, [r0], -r8
   11d34:	ldreq	pc, [r5, #-111]	; 0xffffff91
   11d38:	andeq	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   11d3c:			; <UNDEFINED> instruction: 0xf8cd4a29
   11d40:	ldrbtmi	fp, [sl], #-0
   11d44:			; <UNDEFINED> instruction: 0xf7f16800
   11d48:	and	lr, ip, r6, ror #27
   11d4c:	tstcs	r1, r4, lsr #20
   11d50:	ldrdcc	pc, [r0], -r8
   11d54:	andeq	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   11d58:			; <UNDEFINED> instruction: 0xf8cd4a23
   11d5c:	ldrbtmi	fp, [sl], #-0
   11d60:			; <UNDEFINED> instruction: 0xf7f16800
   11d64:			; <UNDEFINED> instruction: 0x4620edd8
   11d68:	stc	7, cr15, [r8], {241}	; 0xf1
   11d6c:	stmib	r7, {r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   11d70:	strb	r4, [r1, r3, lsl #8]
   11d74:	tstcs	r1, sl, lsl sl
   11d78:	ldrdcc	pc, [r0], -r8
   11d7c:	ldreq	pc, [r5, #-111]	; 0xffffff91
   11d80:	andeq	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   11d84:			; <UNDEFINED> instruction: 0xf8cd4a19
   11d88:	ldrbtmi	fp, [sl], #-0
   11d8c:			; <UNDEFINED> instruction: 0xf7f16800
   11d90:	strb	lr, [r8, r2, asr #27]!
   11d94:			; <UNDEFINED> instruction: 0x46054a12
   11d98:	ldrdcc	pc, [r0], -r8
   11d9c:			; <UNDEFINED> instruction: 0xf8592101
   11da0:	bmi	4d1db0 <fputs@plt+0x4ce2b0>
   11da4:	andlt	pc, r0, sp, asr #17
   11da8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   11dac:	ldc	7, cr15, [r2, #964]!	; 0x3c4
   11db0:			; <UNDEFINED> instruction: 0xf7f1e7d9
   11db4:			; <UNDEFINED> instruction: 0xf06fed9c
   11db8:	ldr	r0, [sp, fp, lsl #10]
   11dbc:	andeq	sl, r2, lr, lsl #2
   11dc0:	andeq	r0, r0, r0, ror r2
   11dc4:	andeq	sl, r2, r2, lsl #2
   11dc8:	andeq	r5, r1, r0, lsr #17
   11dcc:	andeq	r7, r1, r8, ror #12
   11dd0:	andeq	r5, r1, r8, lsr #17
   11dd4:	andeq	r7, r1, sl, lsr r6
   11dd8:	andeq	sl, r2, ip, rrx
   11ddc:	strdeq	r5, [r1], -ip
   11de0:	andeq	r0, r0, r8, ror r2
   11de4:	andeq	r5, r1, lr, lsl #16
   11de8:	andeq	r5, r1, r2, lsl r8
   11dec:	muleq	r1, sl, r7
   11df0:	andeq	r5, r1, r8, ror #15
   11df4:	svcmi	0x00f0e92d
   11df8:	strmi	fp, [pc], -r7, lsl #1
   11dfc:	movwls	r4, #6494	; 0x195e
   11e00:	blmi	17a3618 <fputs@plt+0x179fb18>
   11e04:	andls	r4, r0, #2030043136	; 0x79000000
   11e08:	stmvs	r2, {r3, ip, sp}
   11e0c:			; <UNDEFINED> instruction: 0xf10458cb
   11e10:			; <UNDEFINED> instruction: 0xf8df010c
   11e14:	ldmdavs	fp, {r2, r3, r5, r6, r8, ip, pc}
   11e18:			; <UNDEFINED> instruction: 0xf04f9305
   11e1c:	cdpls	3, 0, cr0, cr1, cr0, {0}
   11e20:	bcs	2320c <fputs@plt+0x1f70c>
   11e24:			; <UNDEFINED> instruction: 0xf1b6d054
   11e28:	subsle	r4, r4, r0, asr #30
   11e2c:	vld2.8	{d6-d7}, [r2 :64], r2
   11e30:	vld1.16	{d0-d3}, [r2 :256]
   11e34:	addsmi	r4, r6, #-268435449	; 0xf0000007
   11e38:	andcs	sp, ip, #104	; 0x68
   11e3c:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   11e40:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11e44:	ldmib	r4, {r1, r2, r4, r5, r8, ip, lr, pc}^
   11e48:			; <UNDEFINED> instruction: 0xf022a202
   11e4c:			; <UNDEFINED> instruction: 0xf1a80803
   11e50:	ldrbmi	r0, [r2], #-524	; 0xfffffdf4
   11e54:			; <UNDEFINED> instruction: 0xf8df6122
   11e58:	ldmdavs	r8!, {r2, r3, r5, r8, ip, sp, pc}
   11e5c:			; <UNDEFINED> instruction: 0x465944fb
   11e60:	ldcl	7, cr15, [r6, #-964]!	; 0xfffffc3c
   11e64:	rsble	r2, r9, r0, lsl #16
   11e68:			; <UNDEFINED> instruction: 0xf7ffa903
   11e6c:	strmi	pc, [r5], -r9, lsr #27
   11e70:	teqle	pc, r0, lsl #16
   11e74:			; <UNDEFINED> instruction: 0xf7f14659
   11e78:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   11e7c:	stmdbge	r4, {r2, r3, r5, r6, ip, lr, pc}
   11e80:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
   11e84:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11e88:	blls	1063c0 <fputs@plt+0x1028c0>
   11e8c:	stmdaeq	r8, {r3, r5, r7, r8, ip, sp, lr, pc}
   11e90:	tsteq	r8, sl, lsl #22
   11e94:			; <UNDEFINED> instruction: 0xf84aba1b
   11e98:	bls	11dec0 <fputs@plt+0x11a3c0>
   11e9c:	blt	4ac330 <fputs@plt+0x4a8830>
   11ea0:	ldmib	r4, {r1, r3, r6, sp, lr}^
   11ea4:	bne	16566b4 <fputs@plt+0x1652bb4>
   11ea8:	bne	149b2b0 <fputs@plt+0x14977b0>
   11eac:	strcs	lr, [r2], -r6, asr #20
   11eb0:	andsvs	fp, lr, r6, lsr sl
   11eb4:	blmi	c6478c <fputs@plt+0xc60c8c>
   11eb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11ebc:	blls	16bf2c <fputs@plt+0x16842c>
   11ec0:			; <UNDEFINED> instruction: 0xf04f405a
   11ec4:	cmple	r5, r0, lsl #6
   11ec8:	andlt	r4, r7, r8, lsr #12
   11ecc:	svchi	0x00f0e8bd
   11ed0:	svcmi	0x0040f1b6
   11ed4:	andcs	sp, r4, #1073741868	; 0x4000002c
   11ed8:	mrc2	7, 4, pc, cr14, cr15, {7}
   11edc:	andls	r4, r0, r5, lsl #12
   11ee0:	mvnle	r2, r0, lsl #16
   11ee4:	andne	lr, r2, #212, 18	; 0x350000
   11ee8:	movweq	pc, #12322	; 0x3022	; <UNPREDICTABLE>
   11eec:	strmi	r3, [fp], #-2820	; 0xfffff4fc
   11ef0:	ldrb	r6, [r8, r3, lsr #2]
   11ef4:	tstcs	r1, r5, lsr #16
   11ef8:	bmi	978b00 <fputs@plt+0x975000>
   11efc:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   11f00:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   11f04:			; <UNDEFINED> instruction: 0xf7f16800
   11f08:	ldrb	lr, [r3, r6, lsl #26]
   11f0c:			; <UNDEFINED> instruction: 0xf7ff2208
   11f10:	strmi	pc, [r5], -r3, lsl #29
   11f14:	stmdacs	r0, {r0, ip, pc}
   11f18:	ldmib	r4, {r2, r3, r6, r7, r8, ip, lr, pc}^
   11f1c:			; <UNDEFINED> instruction: 0xf022a202
   11f20:	ldr	r0, [r8, r3, lsl #16]
   11f24:	tstcs	r1, r9, lsl r8
   11f28:	bmi	6b8b30 <fputs@plt+0x6b5030>
   11f2c:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   11f30:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   11f34:			; <UNDEFINED> instruction: 0xf7f16800
   11f38:	ldr	lr, [fp, lr, ror #25]!
   11f3c:	tstcs	r1, r3, lsl r8
   11f40:			; <UNDEFINED> instruction: 0xf06f9b00
   11f44:	bmi	5133a0 <fputs@plt+0x50f8a0>
   11f48:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   11f4c:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   11f50:			; <UNDEFINED> instruction: 0xf7f16800
   11f54:	str	lr, [sp, r0, ror #25]!
   11f58:	tstcs	r1, ip, lsl #16
   11f5c:			; <UNDEFINED> instruction: 0xf06f9b00
   11f60:	bmi	3933bc <fputs@plt+0x38f8bc>
   11f64:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   11f68:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   11f6c:			; <UNDEFINED> instruction: 0xf7f16800
   11f70:			; <UNDEFINED> instruction: 0xe79fecd2
   11f74:	ldc	7, cr15, [sl], #964	; 0x3c4
   11f78:	andeq	r9, r2, r4, ror #30
   11f7c:	andeq	r0, r0, r0, ror r2
   11f80:	andeq	r9, r2, r8, asr #30
   11f84:	andeq	r7, r1, r0, lsr #9
   11f88:			; <UNDEFINED> instruction: 0x00029eb0
   11f8c:	andeq	r0, r0, r8, ror r2
   11f90:	ldrdeq	r5, [r1], -r2
   11f94:	andeq	r5, r1, r6, ror #13
   11f98:	andeq	r5, r1, r6, ror #12
   11f9c:	andeq	r5, r1, lr, lsl #13
   11fa0:	mvnsmi	lr, sp, lsr #18
   11fa4:	bmi	763804 <fputs@plt+0x75fd04>
   11fa8:	ldrmi	r4, [sp], -r7, lsl #12
   11fac:	blmi	723814 <fputs@plt+0x71fd14>
   11fb0:	addlt	r4, r4, sl, ror r4
   11fb4:	ldmpl	r3, {r3, r7, r9, sl, lr}^
   11fb8:	movwls	r6, #14363	; 0x381b
   11fbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11fc0:	ldcl	7, cr15, [ip], #-964	; 0xfffffc3c
   11fc4:	strmi	fp, [r4], -r8, lsr #6
   11fc8:	strbmi	r2, [r3], -r0, lsl #4
   11fcc:	ldrtmi	r6, [r8], -r2, lsr #32
   11fd0:	bge	b73d8 <fputs@plt+0xb38d8>
   11fd4:			; <UNDEFINED> instruction: 0xf7f14621
   11fd8:			; <UNDEFINED> instruction: 0x4605ed1a
   11fdc:			; <UNDEFINED> instruction: 0xb126b1b0
   11fe0:	ldrtmi	r9, [r0], -r2, lsl #20
   11fe4:			; <UNDEFINED> instruction: 0xf7f14621
   11fe8:			; <UNDEFINED> instruction: 0x4620eb9a
   11fec:	bl	11cffb8 <fputs@plt+0x11cc4b8>
   11ff0:	blmi	2e4828 <fputs@plt+0x2e0d28>
   11ff4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11ff8:	blls	ec068 <fputs@plt+0xe8568>
   11ffc:			; <UNDEFINED> instruction: 0xf04f405a
   12000:	mrsle	r0, (UNDEF: 57)
   12004:	andlt	r4, r4, r8, lsr #12
   12008:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1200c:	ldreq	pc, [r5, #-111]	; 0xffffff91
   12010:			; <UNDEFINED> instruction: 0xf06fe7eb
   12014:	strb	r0, [fp, fp, lsl #10]!
   12018:	stcl	7, cr15, [r8], #-964	; 0xfffffc3c
   1201c:			; <UNDEFINED> instruction: 0x00029db8
   12020:	andeq	r0, r0, r0, ror r2
   12024:	andeq	r9, r2, r4, ror sp
   12028:	addlt	fp, r2, r0, lsl r5
   1202c:			; <UNDEFINED> instruction: 0xf1006c04
   12030:	cmncs	r0, #136, 2	; 0x22
   12034:	blvs	ff01a83c <fputs@plt+0xff016d3c>
   12038:			; <UNDEFINED> instruction: 0xf7ff9101
   1203c:	stmdbls	r1, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12040:	rsbcs	r4, r0, #32, 12	; 0x2000000
   12044:	pop	{r1, ip, sp, pc}
   12048:			; <UNDEFINED> instruction: 0xf7f14010
   1204c:	svclt	0x0000baf5
   12050:	strdlt	fp, [r3], r0
   12054:			; <UNDEFINED> instruction: 0x6c066ac4
   12058:			; <UNDEFINED> instruction: 0xf100b194
   1205c:	strmi	r0, [r5], -r4, ror #14
   12060:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   12064:			; <UNDEFINED> instruction: 0x463a2310
   12068:	smlattls	r1, r8, fp, r6
   1206c:			; <UNDEFINED> instruction: 0xff98f7ff
   12070:	andscs	r9, r0, #16384	; 0x4000
   12074:			; <UNDEFINED> instruction: 0xf7f14630
   12078:	stmiavs	r4!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
   1207c:	mvnle	r2, r0, lsl #24
   12080:	ldcllt	0, cr11, [r0, #12]!
   12084:	svcmi	0x00f0e92d
   12088:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
   1208c:	strmi	r8, [r6], -r2, lsl #22
   12090:	stclvc	8, cr15, [r4], #-892	; 0xfffffc84
   12094:	eorsvs	r2, r5, #4194304	; 0x400000
   12098:	ldrbtmi	r2, [pc], #-744	; 120a0 <fputs@plt+0xe5a0>
   1209c:	sbcslt	r2, fp, r0, lsl #2
   120a0:			; <UNDEFINED> instruction: 0xf10dac1e
   120a4:	movwls	r0, #23348	; 0x5b34
   120a8:	mrrccc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   120ac:	ldmpl	fp!, {r5, r9, sl, lr}^
   120b0:	cmpls	r9, #1769472	; 0x1b0000
   120b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   120b8:	b	fe3d0084 <fputs@plt+0xfe3cc584>
   120bc:	andcs	r6, r0, #62208	; 0xf300
   120c0:			; <UNDEFINED> instruction: 0xf8df6c30
   120c4:			; <UNDEFINED> instruction: 0xf8cb1c3c
   120c8:	ldrbtmi	r2, [r9], #-0
   120cc:	eorcc	lr, r0, sp, asr #19
   120d0:	bl	c5009c <fputs@plt+0xc4c59c>
   120d4:	stccc	8, cr15, [ip], #-892	; 0xfffffc84
   120d8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   120dc:	stmdacs	r0, {r0, r1, r8, r9}
   120e0:	ldrhi	pc, [fp, r0]
   120e4:	stcls	8, cr15, [r0], #-892	; 0xfffffc84
   120e8:	bicseq	pc, r1, #536870916	; 0x20000004
   120ec:	movweq	pc, #708	; 0x2c4	; <UNPREDICTABLE>
   120f0:	blge	3b6d14 <fputs@plt+0x3b3214>
   120f4:	bmi	fe44d91c <fputs@plt+0xfe449e1c>
   120f8:	ldrbtmi	r9, [r9], #3076	; 0xc04
   120fc:	stccs	8, cr15, [ip], {223}	; 0xdf
   12100:	beq	134e53c <fputs@plt+0x134aa3c>
   12104:	bcc	44d92c <fputs@plt+0x449e2c>
   12108:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
   1210c:	blls	f692c <fputs@plt+0xf2e2c>
   12110:	cdp	2, 1, cr2, cr8, cr10, {0}
   12114:			; <UNDEFINED> instruction: 0x46581a10
   12118:	stc	7, cr15, [r2], {241}	; 0xf1
   1211c:	vcge.f32	d17, d0, d3
   12120:			; <UNDEFINED> instruction: 0xf8db816a
   12124:	stcge	0, cr2, [pc, #-0]	; 1212c <fputs@plt+0xe62c>
   12128:	strbmi	r2, [r9], -r0, lsl #12
   1212c:			; <UNDEFINED> instruction: 0xf802441a
   12130:	strtmi	r6, [sl], -r1, lsl #24
   12134:	ldrdeq	pc, [r0], -fp
   12138:	andcc	pc, r4, sl, asr #17
   1213c:	eorvs	r9, lr, r2, lsl #22
   12140:	andeq	pc, r0, sl, asr #17
   12144:	andcc	pc, r8, sl, asr #17
   12148:	ldc	7, cr15, [sl], {241}	; 0xf1
   1214c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   12150:	ldrbhi	pc, [r7, #-0]	; <UNPREDICTABLE>
   12154:	blcs	30168 <fputs@plt+0x2c668>
   12158:	ldrbhi	pc, [r3, #-0]	; <UNPREDICTABLE>
   1215c:			; <UNDEFINED> instruction: 0xf8df682e
   12160:	ldrbtmi	r1, [r9], #-2992	; 0xfffff450
   12164:	andvs	pc, r0, sl, asr #17
   12168:	stc	7, cr15, [r0], #964	; 0x3c4
   1216c:			; <UNDEFINED> instruction: 0xf0002800
   12170:			; <UNDEFINED> instruction: 0xf8df8098
   12174:	ldrtmi	r1, [r8], -r0, lsr #23
   12178:			; <UNDEFINED> instruction: 0xf7f14479
   1217c:	stmdacs	r0, {r3, r4, r7, sl, fp, sp, lr, pc}
   12180:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
   12184:	blne	fe450508 <fputs@plt+0xfe44ca08>
   12188:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1218c:	stc	7, cr15, [lr], {241}	; 0xf1
   12190:			; <UNDEFINED> instruction: 0x3078f89d
   12194:			; <UNDEFINED> instruction: 0xf0002800
   12198:			; <UNDEFINED> instruction: 0x079982d1
   1219c:	ldrhi	pc, [r5], r0
   121a0:			; <UNDEFINED> instruction: 0xf14007da
   121a4:			; <UNDEFINED> instruction: 0xf8df8088
   121a8:			; <UNDEFINED> instruction: 0x46381b74
   121ac:			; <UNDEFINED> instruction: 0xf7f14479
   121b0:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
   121b4:	movwhi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
   121b8:	blne	195053c <fputs@plt+0x194ca3c>
   121bc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   121c0:	ldcl	7, cr15, [r4], #-964	; 0xfffffc3c
   121c4:			; <UNDEFINED> instruction: 0xf0002800
   121c8:			; <UNDEFINED> instruction: 0xf8df833a
   121cc:			; <UNDEFINED> instruction: 0x46381b58
   121d0:			; <UNDEFINED> instruction: 0xf7f14479
   121d4:	strmi	lr, [r0], ip, ror #24
   121d8:			; <UNDEFINED> instruction: 0xf0002800
   121dc:			; <UNDEFINED> instruction: 0xf8df8361
   121e0:	ldrtmi	r1, [r8], -r8, asr #22
   121e4:			; <UNDEFINED> instruction: 0xf7f14479
   121e8:	stmdacs	r0, {r1, r5, r6, sl, fp, sp, lr, pc}
   121ec:	ldrhi	pc, [r3], #-0
   121f0:	blne	e50574 <fputs@plt+0xe4ca74>
   121f4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   121f8:	mrrc	7, 15, pc, r8, cr1	; <UNPREDICTABLE>
   121fc:			; <UNDEFINED> instruction: 0xf0002800
   12200:			; <UNDEFINED> instruction: 0xf8df84c8
   12204:	ldrtmi	r1, [r8], -ip, lsr #22
   12208:			; <UNDEFINED> instruction: 0xf7f14479
   1220c:	stmdacs	r0, {r4, r6, sl, fp, sp, lr, pc}
   12210:	ldrbthi	pc, [r3], #-0	; <UNPREDICTABLE>
   12214:	blne	750598 <fputs@plt+0x74ca98>
   12218:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1221c:	mcrr	7, 15, pc, r6, cr1	; <UNPREDICTABLE>
   12220:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12224:	strhi	pc, [fp, -r0, asr #32]
   12228:	teqcs	r0, sl, lsr #22
   1222c:	movwls	r2, #32769	; 0x8001
   12230:	ldmib	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12234:	bicslt	r4, r0, #7340032	; 0x700000
   12238:	bne	fff505bc <fputs@plt+0xfff4cabc>
   1223c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   12240:	bl	fe1d020c <fputs@plt+0xfe1cc70c>
   12244:	stmdacs	r0, {r1, r2, r9, sl, lr}
   12248:	strhi	pc, [r8, -r0]
   1224c:	bhi	ffb505d0 <fputs@plt+0xffb4cad0>
   12250:	bne	ffb505d4 <fputs@plt+0xffb4cad4>
   12254:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
   12258:			; <UNDEFINED> instruction: 0xf858e001
   1225c:	ldrtmi	r1, [r0], -ip, lsl #30
   12260:	stc	7, cr15, [r4], #-964	; 0xfffffc3c
   12264:			; <UNDEFINED> instruction: 0xf0002800
   12268:			; <UNDEFINED> instruction: 0xf8d885ec
   1226c:			; <UNDEFINED> instruction: 0xb1291004
   12270:			; <UNDEFINED> instruction: 0xf7f14630
   12274:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
   12278:	ldrhi	pc, [r9], -r0
   1227c:	cfstr32cs	mvfx3, [r9, #-4]
   12280:			; <UNDEFINED> instruction: 0xf8dfd1eb
   12284:	smlabtcs	r1, r0, sl, r0
   12288:	bcs	fef5060c <fputs@plt+0xfef4cb0c>
   1228c:	ldrdcc	pc, [r8], -sl
   12290:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12294:			; <UNDEFINED> instruction: 0xf7f16800
   12298:			; <UNDEFINED> instruction: 0x4638eb3e
   1229c:	stmib	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   122a0:			; <UNDEFINED> instruction: 0xf89de005
   122a4:			; <UNDEFINED> instruction: 0xf0433078
   122a8:			; <UNDEFINED> instruction: 0xf88d0304
   122ac:	blls	9e494 <fputs@plt+0x9a994>
   122b0:	movwls	r3, #8961	; 0x2301
   122b4:	ldreq	lr, [r8, fp, lsr #14]
   122b8:	ldrhi	pc, [r3], -r0, asr #2
   122bc:	bne	fe350640 <fputs@plt+0xfe34cb40>
   122c0:			; <UNDEFINED> instruction: 0x4638ae12
   122c4:			; <UNDEFINED> instruction: 0x46324479
   122c8:	bl	16d0294 <fputs@plt+0x16cc794>
   122cc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   122d0:	stmdavc	r3, {r1, r4, r6, ip, lr, pc}
   122d4:	suble	r2, pc, r0, lsl #22
   122d8:	mcrcs	8, 0, r6, cr0, cr6, {1}
   122dc:	sbcshi	pc, lr, #0
   122e0:			; <UNDEFINED> instruction: 0xf7f14630
   122e4:	stmdacs	r1, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   122e8:	ldmdavc	r2!, {r1, r2, r6, r8, ip, lr, pc}
   122ec:	teqeq	r1, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   122f0:	bcs	d3ee5c <fputs@plt+0xd3b35c>
   122f4:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   122f8:	sadd8mi	fp, lr, r8
   122fc:	strhi	pc, [ip], #512	; 0x200
   12300:	bne	1350684 <fputs@plt+0x134cb84>
   12304:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   12308:	bl	ff4502d4 <fputs@plt+0xff44c7d4>
   1230c:			; <UNDEFINED> instruction: 0xf0002800
   12310:			; <UNDEFINED> instruction: 0xf8df841a
   12314:	strtmi	r1, [r8], -r0, asr #20
   12318:			; <UNDEFINED> instruction: 0xf7f14479
   1231c:			; <UNDEFINED> instruction: 0xf046ebc8
   12320:	movwlt	r4, #33612	; 0x834c
   12324:	bne	c506a8 <fputs@plt+0xc4cba8>
   12328:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1232c:	bl	fefd02f8 <fputs@plt+0xfefcc7f8>
   12330:	movtmi	pc, #49222	; 0xc046	; <UNPREDICTABLE>
   12334:			; <UNDEFINED> instruction: 0xf0002800
   12338:			; <UNDEFINED> instruction: 0xf8df83d0
   1233c:	strtmi	r1, [r8], -r0, lsr #20
   12340:			; <UNDEFINED> instruction: 0xf7f14479
   12344:	stmdacs	r0, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   12348:	strhi	pc, [fp], #0
   1234c:	blcs	1170400 <fputs@plt+0x116c900>
   12350:	bicshi	pc, sl, #64	; 0x40
   12354:	blcs	1470508 <fputs@plt+0x146ca08>
   12358:	bicshi	pc, r6, #64	; 0x40
   1235c:	blcs	30610 <fputs@plt+0x2cb10>
   12360:	bicshi	pc, r2, #64	; 0x40
   12364:	movtmi	pc, #61510	; 0xf046	; <UNPREDICTABLE>
   12368:	bge	578420 <fputs@plt+0x574920>
   1236c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   12370:			; <UNDEFINED> instruction: 0xf7ff4651
   12374:			; <UNDEFINED> instruction: 0xe3b7fd3f
   12378:	stmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1237c:			; <UNDEFINED> instruction: 0xf8df2101
   12380:			; <UNDEFINED> instruction: 0xf8da29e0
   12384:	stmdapl	r0!, {r3, ip, sp}
   12388:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1238c:	b	ff0d0358 <fputs@plt+0xff0cc858>
   12390:			; <UNDEFINED> instruction: 0xf89de78d
   12394:	tstcs	r4, r8, ror r0
   12398:			; <UNDEFINED> instruction: 0xf0232001
   1239c:			; <UNDEFINED> instruction: 0xf0430303
   123a0:			; <UNDEFINED> instruction: 0xf88d0302
   123a4:			; <UNDEFINED> instruction: 0xf7f13078
   123a8:			; <UNDEFINED> instruction: 0x4605e8fe
   123ac:			; <UNDEFINED> instruction: 0xf43f2800
   123b0:			; <UNDEFINED> instruction: 0xf100af7e
   123b4:	andcs	r0, r4, #12, 2
   123b8:			; <UNDEFINED> instruction: 0xf7ff3008
   123bc:	stmdacs	r0, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   123c0:	andhi	pc, r1, #64	; 0x40
   123c4:	ldrdeq	pc, [r0], -sl
   123c8:			; <UNDEFINED> instruction: 0xf7f14649
   123cc:	stmdacs	r0, {r1, r6, r7, r9, fp, sp, lr, pc}
   123d0:	mvnhi	pc, r0
   123d4:			; <UNDEFINED> instruction: 0x4631ae12
   123d8:	blx	ffcd03dc <fputs@plt+0xffccc8dc>
   123dc:			; <UNDEFINED> instruction: 0xf0402800
   123e0:	ldmdavs	r2!, {r0, r1, r2, r5, sl, pc}
   123e4:	rsbvs	r9, sl, fp, lsr #22
   123e8:			; <UNDEFINED> instruction: 0xf0002b00
   123ec:	blls	b3340c <fputs@plt+0xb2f90c>
   123f0:	strls	r6, [ip, #-29]!	; 0xffffffe3
   123f4:			; <UNDEFINED> instruction: 0xf8dbe75b
   123f8:	strcs	r0, [r0, -r0]
   123fc:	ldmdb	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12400:			; <UNDEFINED> instruction: 0xf7f19803
   12404:	ldrtmi	lr, [r9], -ip, lsl #17
   12408:	ldrbmi	r2, [r0], -ip, lsr #4
   1240c:	strcs	r2, [r6], -r1, lsl #10
   12410:	cmpvc	r8, sp, lsr #17	; <UNPREDICTABLE>
   12414:	cmpmi	r3, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   12418:	msrvs	CPSR_fs, sp, lsr #17
   1241c:	movteq	pc, #53957	; 0xd2c5	; <UNPREDICTABLE>
   12420:	teqpl	r0, sp, lsr #17	; <UNPREDICTABLE>
   12424:	vcgt.s8	<illegal reg q12.5>, q3, <illegal reg q2.5>
   12428:			; <UNDEFINED> instruction: 0xf6c67373
   1242c:	movtls	r4, #54132	; 0xd374
   12430:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   12434:	tstcc	r8, sp, lsr #17	; <UNPREDICTABLE>
   12438:	movwne	pc, #38473	; 0x9649	; <UNPREDICTABLE>
   1243c:	smlaltbcc	pc, r0, sp, r8	; <UNPREDICTABLE>
   12440:	smlaltbcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   12444:	smlaltbcc	pc, r8, sp, r8	; <UNPREDICTABLE>
   12448:	smlaltbcc	pc, ip, sp, r8	; <UNPREDICTABLE>
   1244c:	cmpcc	r0, sp, lsr #17	; <UNPREDICTABLE>
   12450:	cmpcc	r4, sp, lsr #17	; <UNPREDICTABLE>
   12454:	stmia	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12458:	cmncs	r4, #80, 12	; 0x5000000
   1245c:	andspl	pc, ip, sl, asr #17
   12460:	andscc	pc, r4, sl, asr #17
   12464:	ldm	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12468:	bmi	fe44dcd0 <fputs@plt+0xfe44a1d0>
   1246c:	ldrtmi	r4, [r8], -r6, lsl #12
   12470:	b	1d043c <fputs@plt+0x1cc93c>
   12474:	subcs	pc, r0, #68, 4	; 0x40000004
   12478:	andeq	pc, pc, #192, 4
   1247c:			; <UNDEFINED> instruction: 0xf8bd9b29
   12480:			; <UNDEFINED> instruction: 0xf8ad712c
   12484:	blne	fe02692c <fputs@plt+0xfe022e2c>
   12488:	blx	b9d2a <fputs@plt+0xb622a>
   1248c:			; <UNDEFINED> instruction: 0xf89df000
   12490:			; <UNDEFINED> instruction: 0xf8ad2078
   12494:	vaddw.u8	q11, q1, d30
   12498:			; <UNDEFINED> instruction: 0xf8ad0280
   1249c:	ldfnes	f2, [sl], #104	; 0x68
   124a0:	strbne	r9, [r1, r7, asr #4]
   124a4:	smlalbteq	lr, lr, sp, r9	; <UNPREDICTABLE>
   124a8:	ldmdavs	r9, {r0, r1, r4, r5, r8, ip, sp, pc}
   124ac:	bl	ac720 <fputs@plt+0xa8c20>
   124b0:	blcs	16cfc <fputs@plt+0x131fc>
   124b4:	subls	sp, r7, #1073741886	; 0x4000003e
   124b8:	umlalcc	pc, r0, sp, r8	; <UNPREDICTABLE>
   124bc:			; <UNDEFINED> instruction: 0xf14007da
   124c0:			; <UNDEFINED> instruction: 0xf8bd859c
   124c4:	adcslt	r1, r6, #48, 2
   124c8:			; <UNDEFINED> instruction: 0xf50d9a27
   124cc:	blls	11f06d4 <fputs@plt+0x11ecbd4>
   124d0:			; <UNDEFINED> instruction: 0xf606fb01
   124d4:	subls	r3, r9, #134217728	; 0x8000000
   124d8:	ldrmi	r4, [lr], #-1079	; 0xfffffbc9
   124dc:	adcslt	r9, pc, #74448896	; 0x4700000
   124e0:	msrvc	CPSR_fx, sp, lsr #17
   124e4:	strbls	r3, [r8, -r2, lsl #14]
   124e8:	ldmdb	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   124ec:			; <UNDEFINED> instruction: 0xf7f14605
   124f0:			; <UNDEFINED> instruction: 0x4601e97c
   124f4:			; <UNDEFINED> instruction: 0xf7f14628
   124f8:	stmdbge	r5, {r1, r2, r4, r7, r9, fp, sp, lr, pc}^
   124fc:	subcs	r4, ip, #40, 12	; 0x2800000
   12500:	ldm	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12504:	strtmi	r2, [r8], -r0, lsl #4
   12508:			; <UNDEFINED> instruction: 0xf7f14641
   1250c:			; <UNDEFINED> instruction: 0x4628e8dc
   12510:	b	14d04dc <fputs@plt+0x14cc9dc>
   12514:	vstrls	s19, [r8, #-164]	; 0xffffff5c
   12518:	ldmvs	r3, {r1, r4, r8, r9, ip, sp, pc}^
   1251c:	ldmibvs	r1, {r3, r5, r6, sl, fp, ip}^
   12520:	mcrne	1, 2, r6, cr14, cr0, {4}
   12524:	bicsvs	r4, r6, sp, lsl #8
   12528:	ldfvcp	f3, [r9], {187}	; 0xbb
   1252c:	ldreq	pc, [pc, -r3, lsl #2]
   12530:	svclt	0x00022901
   12534:	bvs	46ca7c <fputs@plt+0x468f7c>
   12538:	streq	lr, [r5], -r3, asr #19
   1253c:	andeq	pc, pc, r3, lsl #2
   12540:	bicsvs	fp, r9, r8, lsl #30
   12544:			; <UNDEFINED> instruction: 0xf8102100
   12548:	strbtmi	ip, [r1], #-3841	; 0xfffff0ff
   1254c:	sbclt	r4, r9, #1879048200	; 0x70000008
   12550:	ldrvc	sp, [r9], #-505	; 0xfffffe07
   12554:	blcs	2c6c8 <fputs@plt+0x28bc8>
   12558:	ldmvs	r2, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
   1255c:	bicsle	r2, ip, r0, lsl #20
   12560:	ldm	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12564:			; <UNDEFINED> instruction: 0x4605af37
   12568:			; <UNDEFINED> instruction: 0xf7f1902e
   1256c:			; <UNDEFINED> instruction: 0x4601e93e
   12570:			; <UNDEFINED> instruction: 0xf7f14628
   12574:	andcs	lr, r1, #88, 20	; 0x58000
   12578:	strtmi	r2, [r0], -r0, lsl #2
   1257c:	blx	fe450580 <fputs@plt+0xfe44ca80>
   12580:			; <UNDEFINED> instruction: 0xf7ff4620
   12584:			; <UNDEFINED> instruction: 0x4620fd51
   12588:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   1258c:	strtmi	r2, [r0], -r1, lsl #2
   12590:	blx	feb50594 <fputs@plt+0xfeb4ca94>
   12594:	bge	ef9a54 <fputs@plt+0xef5f54>
   12598:	tstcs	r0, #557056	; 0x88000
   1259c:			; <UNDEFINED> instruction: 0xf7ff982d
   125a0:			; <UNDEFINED> instruction: 0x4628fcff
   125a4:	eorcs	r4, r0, #59768832	; 0x3900000
   125a8:	stmda	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   125ac:	ldrdls	pc, [r4], sp	; <UNPREDICTABLE>
   125b0:	svceq	0x0000f1b9
   125b4:	ldrtmi	sp, [fp], -sl, lsr #32
   125b8:	ldrmi	r4, [r9], pc, asr #12
   125bc:	strdcs	r6, [r1, -sp]
   125c0:			; <UNDEFINED> instruction: 0xf7ff4620
   125c4:	pushlt	{r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
   125c8:	stmdbcs	r2, {r2, r3, r4, sp, lr, pc}
   125cc:	msrhi	CPSR_fxc, r0
   125d0:			; <UNDEFINED> instruction: 0xb1bd686d
   125d4:	ldrsbtge	pc, [r8], sp	; <UNPREDICTABLE>
   125d8:	strteq	pc, [r0], -r5, lsl #2
   125dc:	stmdals	sp!, {r4, r8, r9, sp}
   125e0:	ldrtmi	r1, [r2], -r9, ror #17
   125e4:	ldc2l	7, cr15, [ip], {255}	; 0xff
   125e8:			; <UNDEFINED> instruction: 0x46504631
   125ec:			; <UNDEFINED> instruction: 0xf7f12210
   125f0:	stclvc	8, cr14, [r9], #-152	; 0xffffff68
   125f4:	mvnle	r2, r1, lsl #18
   125f8:			; <UNDEFINED> instruction: 0xf7ff4620
   125fc:	stmdavs	sp!, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
   12600:	mvnle	r2, r0, lsl #26
   12604:	svccs	0x000068bf
   12608:			; <UNDEFINED> instruction: 0x464fd1d8
   1260c:	tstcs	r1, pc, lsr #28
   12610:			; <UNDEFINED> instruction: 0xf7ff4620
   12614:	ldrtmi	pc, [r1], -fp, ror #20	; <UNPREDICTABLE>
   12618:	stmdals	lr!, {r9, sp}
   1261c:	ldmda	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12620:			; <UNDEFINED> instruction: 0xf7f1982e
   12624:			; <UNDEFINED> instruction: 0x2320e9ca
   12628:			; <UNDEFINED> instruction: 0x46314632
   1262c:			; <UNDEFINED> instruction: 0xf7ff982d
   12630:	stmdals	sp!, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   12634:	ldmdb	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12638:			; <UNDEFINED> instruction: 0xf8dd9d26
   1263c:	strcc	r9, [sl, #-164]	; 0xffffff5c
   12640:			; <UNDEFINED> instruction: 0x012d464b
   12644:	svceq	0x0000f1b9
   12648:	tsthi	r3, #0	; <UNPREDICTABLE>
   1264c:	ldmvs	fp, {r1, r3, r4, fp, sp, lr}
   12650:	blcs	236ac <fputs@plt+0x1fbac>
   12654:			; <UNDEFINED> instruction: 0x4628d1fa
   12658:	ldmdb	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1265c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   12660:	movwhi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
   12664:	rsbcs	r4, r0, #68157440	; 0x4100000
   12668:	ldmda	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1266c:	lgneqs	f7, #2.0
   12670:	strtmi	r4, [r3], -ip, asr #12
   12674:			; <UNDEFINED> instruction: 0xf85346f4
   12678:	usatmi	r0, #16, r4, lsl #30
   1267c:	mnfeqs	f7, #0.5
   12680:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
   12684:	stmia	ip!, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
   12688:	stmiavs	r4!, {r0, r1, r2, r3}
   1268c:	mvnsle	r2, r0, lsl #24
   12690:			; <UNDEFINED> instruction: 0xf108cf0f
   12694:			; <UNDEFINED> instruction: 0x46a80430
   12698:	stmia	lr!, {r0, r2, r3, r6, r9, sl, lr}
   1269c:	ldm	r7, {r0, r1, r2, r3}
   126a0:	stm	lr, {r0, r1, r2, r3}
   126a4:	stmiavs	pc!, {r0, r1, r2, r3}^	; <UNPREDICTABLE>
   126a8:	ands	fp, sp, r7, lsl r9
   126ac:	bicslt	r6, pc, pc, ror r8	; <UNPREDICTABLE>
   126b0:	ldrcc	r4, [r0], #-1595	; 0xfffff9c5
   126b4:	svceq	0x0020f853
   126b8:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
   126bc:			; <UNDEFINED> instruction: 0xf84468db
   126c0:			; <UNDEFINED> instruction: 0xf8440c10
   126c4:			; <UNDEFINED> instruction: 0xf8441c0c
   126c8:			; <UNDEFINED> instruction: 0xf8442c08
   126cc:	ldclvc	12, cr3, [fp], #-16
   126d0:	mvnle	r2, r2, lsl #22
   126d4:			; <UNDEFINED> instruction: 0x462068fa
   126d8:			; <UNDEFINED> instruction: 0xf7f168b9
   126dc:	ldmvs	fp!, {r5, fp, sp, lr, pc}^
   126e0:	ldrmi	r6, [ip], #-2175	; 0xfffff781
   126e4:	mvnle	r2, r0, lsl #30
   126e8:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
   126ec:			; <UNDEFINED> instruction: 0x4645d1db
   126f0:	svcls	0x0005ce0f
   126f4:	rsbvs	r6, r1, r0, lsr #32
   126f8:	rscvs	r6, r3, r2, lsr #1
   126fc:	rsbsvs	ip, sp, pc, lsl #28
   12700:			; <UNDEFINED> instruction: 0xf8c72500
   12704:			; <UNDEFINED> instruction: 0x6120a008
   12708:			; <UNDEFINED> instruction: 0x61a26161
   1270c:	stmdbls	fp!, {r0, r1, r5, r6, r7, r8, sp, lr}
   12710:			; <UNDEFINED> instruction: 0xf7ff4648
   12714:			; <UNDEFINED> instruction: 0xf8dffa5d
   12718:			; <UNDEFINED> instruction: 0xf8df264c
   1271c:	ldrbtmi	r3, [sl], #-1504	; 0xfffffa20
   12720:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12724:	subsmi	r9, sl, r9, asr fp
   12728:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1272c:	ldrhi	pc, [r4], #64	; 0x40
   12730:	subslt	r4, fp, r8, lsr #12
   12734:	blhi	cda30 <fputs@plt+0xc9f30>
   12738:	svchi	0x00f0e8bd
   1273c:			; <UNDEFINED> instruction: 0xf0232001
   12740:			; <UNDEFINED> instruction: 0x21240303
   12744:			; <UNDEFINED> instruction: 0xf88d4303
   12748:			; <UNDEFINED> instruction: 0xf7f03078
   1274c:	strmi	lr, [r5], -ip, lsr #30
   12750:			; <UNDEFINED> instruction: 0xf43f2800
   12754:	ldrtmi	sl, [r0], -ip, lsr #27
   12758:			; <UNDEFINED> instruction: 0xf7f14649
   1275c:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   12760:	mvnshi	pc, r0
   12764:			; <UNDEFINED> instruction: 0x4631ae12
   12768:			; <UNDEFINED> instruction: 0xf92af7ff
   1276c:	cmple	sl, r0, lsl #16
   12770:			; <UNDEFINED> instruction: 0xf7f14649
   12774:	strmi	lr, [r0], lr, ror #17
   12778:			; <UNDEFINED> instruction: 0xf0002800
   1277c:			; <UNDEFINED> instruction: 0xf7f081f7
   12780:	blls	9ce628 <fputs@plt+0x9cab28>
   12784:	mrrcne	8, 3, r6, lr, cr7
   12788:			; <UNDEFINED> instruction: 0xf0002808
   1278c:	stmdbvc	fp!, {r0, r1, r2, r3, r9, pc}
   12790:	cmnvs	pc, r0, lsl #4
   12794:	movweq	pc, #879	; 0x36f	; <UNPREDICTABLE>
   12798:	eorvs	r9, sl, #39845888	; 0x2600000
   1279c:	blls	a6ec50 <fputs@plt+0xa6b150>
   127a0:			; <UNDEFINED> instruction: 0xf0002b00
   127a4:	blls	ab2f74 <fputs@plt+0xaaf474>
   127a8:	strls	r6, [sl, #-157]!	; 0xffffff63
   127ac:			; <UNDEFINED> instruction: 0xf8dfe57f
   127b0:			; <UNDEFINED> instruction: 0x21010594
   127b4:	ldrcs	pc, [r0, #2271]!	; 0x8df
   127b8:	ldrdcc	pc, [r8], -sl
   127bc:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   127c0:			; <UNDEFINED> instruction: 0xf7f16800
   127c4:	stmiavs	r8!, {r3, r5, r7, fp, sp, lr, pc}
   127c8:	svc	0x0058f7f0
   127cc:			; <UNDEFINED> instruction: 0xf7f04628
   127d0:	strb	lr, [ip, #-3926]!	; 0xfffff0aa
   127d4:	andcs	r2, r1, r0, lsr r1
   127d8:			; <UNDEFINED> instruction: 0xf7f09d2a
   127dc:	stmdacs	r0, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   127e0:	cfstrdge	mvd15, [r5, #-252]!	; 0xffffff04
   127e4:	andhi	r2, r3, #1744830465	; 0x68000001
   127e8:	tstcs	r0, #15335424	; 0xea0000
   127ec:	bcs	2a800 <fputs@plt+0x26d00>
   127f0:	msrhi	SPSR_s, r0
   127f4:	subsvs	r6, r0, sl, lsr #18
   127f8:	stmdavs	sl!, {r3, r5, r8, sp, lr}
   127fc:	eorvs	r4, fp, r3, lsl r4
   12800:	mvnvs	r0, fp, lsl r9
   12804:			; <UNDEFINED> instruction: 0xf8dfe553
   12808:	tstcs	r1, ip, lsr r5
   1280c:	ldrbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   12810:	ldrdcc	pc, [r8], -sl
   12814:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12818:			; <UNDEFINED> instruction: 0xf7f16800
   1281c:			; <UNDEFINED> instruction: 0x4628e87c
   12820:	svc	0x002cf7f0
   12824:	ldmib	r5, {r0, r1, r6, r8, sl, sp, lr, pc}^
   12828:	stmdals	sp!, {r1, r8, r9, sp}
   1282c:			; <UNDEFINED> instruction: 0xf7ff4611
   12830:	ldmib	r5, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   12834:	stmdals	lr!, {r1, r9, ip}
   12838:	svc	0x0000f7f0
   1283c:	teqcs	r0, r8, asr #13
   12840:	stcls	0, cr2, [sl, #-4]!
   12844:	mcr	7, 5, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   12848:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1284c:	cfstrsge	mvf15, [pc, #-252]!	; 12758 <fputs@plt+0xec58>
   12850:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   12854:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   12858:	ldmda	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1285c:			; <UNDEFINED> instruction: 0xf8dfb138
   12860:	ldrbtmi	r1, [r9], #-1300	; 0xfffffaec
   12864:	stmdb	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12868:			; <UNDEFINED> instruction: 0xf0002800
   1286c:	vst4.8	{d24,d26,d28,d30}, [pc :128], sl
   12870:	eorshi	r7, fp, #-1275068414	; 0xb4000002
   12874:	tstcs	r0, sl, ror #17
   12878:			; <UNDEFINED> instruction: 0x3078f89d
   1287c:			; <UNDEFINED> instruction: 0xf0036039
   12880:	bcs	1348c <fputs@plt+0xf98c>
   12884:	orrhi	pc, ip, r0
   12888:	subsvs	r6, r7, sl, lsr #18
   1288c:	blcs	2ad50 <fputs@plt+0x27250>
   12890:	cfstrsge	mvf15, [sp, #-252]	; 0xffffff04
   12894:	stmdbvs	fp!, {r1, r3, r5, r8, sl, fp, ip, pc}
   12898:			; <UNDEFINED> instruction: 0xe7ae681b
   1289c:	str	r2, [pc, #-1585]!	; 12273 <fputs@plt+0xe773>
   128a0:	teqcs	r0, sl, lsr #22
   128a4:	movwls	r2, #36865	; 0x9001
   128a8:	mrc	7, 3, APSR_nzcv, cr12, cr0, {7}
   128ac:	stmdacs	r0, {r0, r2, r9, sl, lr}
   128b0:	cfldrdge	mvd15, [sp], #252	; 0xfc
   128b4:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   128b8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   128bc:	stmda	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   128c0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   128c4:	rscshi	pc, sl, #0
   128c8:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   128cc:			; <UNDEFINED> instruction: 0xf7f14479
   128d0:			; <UNDEFINED> instruction: 0xf8dfe8ee
   128d4:	ldrbtmi	r1, [r9], #-1196	; 0xfffffb54
   128d8:	ldrtmi	r4, [r8], -r6, lsl #12
   128dc:	stmia	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   128e0:	cdpcs	0, 0, cr9, cr0, cr8, {0}
   128e4:	rscshi	pc, r0, r0, asr #32
   128e8:			; <UNDEFINED> instruction: 0xf880fab0
   128ec:	movwls	r2, #33537	; 0x8301
   128f0:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   128f4:	strne	pc, [ip], #2271	; 0x8df
   128f8:	ldrbtmi	r2, [r9], #-0
   128fc:	stmda	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12900:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   12904:	nophi	{0}
   12908:			; <UNDEFINED> instruction: 0x4638ae11
   1290c:			; <UNDEFINED> instruction: 0xf7ff4631
   12910:	stmdacs	r0, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
   12914:	orrshi	pc, r7, r0, asr #32
   12918:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1291c:			; <UNDEFINED> instruction: 0xf7f14479
   12920:	andls	lr, sl, r8, lsl r8
   12924:			; <UNDEFINED> instruction: 0xf0002800
   12928:	blls	23351c <fputs@plt+0x22fa1c>
   1292c:			; <UNDEFINED> instruction: 0xf0402b00
   12930:			; <UNDEFINED> instruction: 0xf1b8826c
   12934:			; <UNDEFINED> instruction: 0xf0400f00
   12938:			; <UNDEFINED> instruction: 0xf8df81a6
   1293c:	ldrbtmi	r1, [r9], #-1104	; 0xfffffbb0
   12940:	mrc	7, 7, APSR_nzcv, cr8, cr0, {7}
   12944:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   12948:	tsthi	r8, #0	; <UNPREDICTABLE>
   1294c:	strbmi	r2, [r1], -r2, lsl #4
   12950:	mcr	7, 5, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   12954:	vmlal.s8	q9, d0, d0
   12958:	ldrtmi	r8, [r8], -lr, lsl #6
   1295c:	svc	0x0002f7f0
   12960:	movwls	r1, #36355	; 0x8e03
   12964:	movwhi	pc, #29376	; 0x72c0	; <UNPREDICTABLE>
   12968:	strbmi	r4, [r1], -r2, asr #12
   1296c:			; <UNDEFINED> instruction: 0xf7f04638
   12970:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   12974:	rscshi	pc, pc, #192, 4
   12978:	andcs	r9, r1, r8, lsl #20
   1297c:	stmdaeq	pc, {r1, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
   12980:	stmdaeq	pc, {r3, r5, ip, sp, lr, pc}	; <UNPREDICTABLE>
   12984:			; <UNDEFINED> instruction: 0xf7f04641
   12988:	andls	lr, fp, lr, lsl #28
   1298c:			; <UNDEFINED> instruction: 0xf0002800
   12990:	bls	233560 <fputs@plt+0x22fa60>
   12994:	tstcs	r1, fp, lsr r6
   12998:	ldmda	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1299c:	addmi	r9, r2, #8, 20	; 0x8000
   129a0:	rschi	pc, r6, #64	; 0x40
   129a4:	ldrtmi	r9, [r8], -fp, lsl #22
   129a8:	andhi	pc, ip, r5, asr #17
   129ac:			; <UNDEFINED> instruction: 0xf7f060ab
   129b0:			; <UNDEFINED> instruction: 0xf8d5edb6
   129b4:			; <UNDEFINED> instruction: 0xf018800c
   129b8:			; <UNDEFINED> instruction: 0xf000070f
   129bc:	stmiami	r1!, {r0, r1, r2, r3, r7, r8, pc}^
   129c0:	bmi	ffcdadcc <fputs@plt+0xffcd72cc>
   129c4:			; <UNDEFINED> instruction: 0xf8da2700
   129c8:	stmdapl	r0!, {r3, ip, sp}
   129cc:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   129d0:	svc	0x00a0f7f0
   129d4:			; <UNDEFINED> instruction: 0xf8d56830
   129d8:	stmiavs	r9!, {r2, r3, pc}
   129dc:	cmpcs	sl, #64, 4	; <UNPREDICTABLE>
   129e0:	stmib	r5, {r1, r6, r9, sl, lr}^
   129e4:	andcs	r0, r0, r5, lsl #16
   129e8:	rsbhi	r8, pc, #-1342177278	; 0xb0000002
   129ec:	cdp2	0, 3, cr15, cr14, cr1, {0}
   129f0:	ldmvs	sl, {r0, r3, r8, r9, fp, ip, pc}^
   129f4:	tstcc	r0, #15400960	; 0xeb0000
   129f8:	mvnvs	r6, fp, lsr #32
   129fc:			; <UNDEFINED> instruction: 0xf0002a00
   12a00:	stmdbls	r9, {r0, r2, r3, r6, r9, pc}
   12a04:			; <UNDEFINED> instruction: 0x3078f89d
   12a08:	subsvs	r6, r5, sl, lsl #18
   12a0c:	ldrbeq	r6, [sp, sp, lsl #2]
   12a10:	cfstr64ge	mvdx15, [sp], {127}	; 0x7f
   12a14:	teqcs	r0, lr, lsr r7
   12a18:			; <UNDEFINED> instruction: 0xf8dd2001
   12a1c:			; <UNDEFINED> instruction: 0xf7f080a8
   12a20:	strmi	lr, [r5], -r2, asr #27
   12a24:			; <UNDEFINED> instruction: 0xf43f2800
   12a28:	svcmi	0x00daac42
   12a2c:	ldrbtmi	r4, [pc], #-1584	; 12a34 <fputs@plt+0xef34>
   12a30:			; <UNDEFINED> instruction: 0xf7f04639
   12a34:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   12a38:	eorhi	pc, r5, #0
   12a3c:			; <UNDEFINED> instruction: 0x4631ae10
   12a40:			; <UNDEFINED> instruction: 0xffbef7fe
   12a44:			; <UNDEFINED> instruction: 0xf0402800
   12a48:			; <UNDEFINED> instruction: 0x463981d5
   12a4c:	svc	0x0080f7f0
   12a50:			; <UNDEFINED> instruction: 0xf0002800
   12a54:	blge	4733a8 <fputs@plt+0x46f8a8>
   12a58:	ldrmi	r9, [r9], -r8, lsl #6
   12a5c:			; <UNDEFINED> instruction: 0xffb0f7fe
   12a60:			; <UNDEFINED> instruction: 0xf0402800
   12a64:			; <UNDEFINED> instruction: 0x4639813e
   12a68:	svc	0x0072f7f0
   12a6c:			; <UNDEFINED> instruction: 0xf0002800
   12a70:	svcge	0x00128278
   12a74:			; <UNDEFINED> instruction: 0xf7fe4639
   12a78:	stmdacs	r0, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12a7c:	addshi	pc, sp, #64	; 0x40
   12a80:	vpmax.s8	d25, d0, d8
   12a84:	ldmdavs	r6!, {r1, r3, r4, r6, r8, r9, ip, sp}
   12a88:	eorhi	r2, fp, #16, 2
   12a8c:	ldmdavs	pc!, {r4, fp, sp, lr}	; <UNPREDICTABLE>
   12a90:	ldrdcs	pc, [ip], -r8
   12a94:			; <UNDEFINED> instruction: 0x3078f89d
   12a98:	strvs	lr, [r5, -r5, asr #19]
   12a9c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   12aa0:	eorvs	r6, r9, r8, ror #3
   12aa4:			; <UNDEFINED> instruction: 0xf0002a00
   12aa8:			; <UNDEFINED> instruction: 0xf8d88256
   12aac:	subsvs	r2, r5, r0, lsl r0
   12ab0:	andspl	pc, r0, r8, asr #17
   12ab4:			; <UNDEFINED> instruction: 0xf43f2b00
   12ab8:			; <UNDEFINED> instruction: 0xe6ebabfa
   12abc:	andeq	lr, r3, r5, asr #19
   12ac0:	movwcs	lr, #5787	; 0x169b
   12ac4:			; <UNDEFINED> instruction: 0xe6d2827b
   12ac8:	blcs	396f0 <fputs@plt+0x35bf0>
   12acc:	sbchi	pc, r6, r0
   12ad0:	eorhi	pc, r0, sp, asr #17
   12ad4:			; <UNDEFINED> instruction: 0xf046e718
   12ad8:	stmdals	ip!, {r0, r1, r2, r3, r6, r8, r9, lr}
   12adc:			; <UNDEFINED> instruction: 0xf043aa15
   12ae0:			; <UNDEFINED> instruction: 0x46510318
   12ae4:			; <UNDEFINED> instruction: 0xf986f7ff
   12ae8:			; <UNDEFINED> instruction: 0x3078f89d
   12aec:			; <UNDEFINED> instruction: 0xf57f07d9
   12af0:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, pc}
   12af4:	blge	ff70fcf8 <fputs@plt+0xff70c1f8>
   12af8:	stmdals	sl!, {r2, r3, r6, r7, r9, sl, sp, lr, pc}
   12afc:	movwcs	sl, #6677	; 0x1a15
   12b00:			; <UNDEFINED> instruction: 0xf7ff4651
   12b04:	strb	pc, [pc, r3, lsr #17]!	; <UNPREDICTABLE>
   12b08:	strtmi	r4, [r8], -r3, lsr #19
   12b0c:			; <UNDEFINED> instruction: 0xf7f04479
   12b10:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12b14:	cmphi	r4, r0	; <UNPREDICTABLE>
   12b18:	strtmi	r4, [r8], -r0, lsr #19
   12b1c:			; <UNDEFINED> instruction: 0xf7f04479
   12b20:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12b24:	ldmibmi	lr, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
   12b28:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   12b2c:	svc	0x00bef7f0
   12b30:			; <UNDEFINED> instruction: 0xf0402800
   12b34:	stmdals	ip!, {r2, r3, r4, r5, r6, r7, r8, pc}
   12b38:			; <UNDEFINED> instruction: 0xf04faa15
   12b3c:	ldrbmi	r4, [r1], -r0, asr #6
   12b40:			; <UNDEFINED> instruction: 0xf958f7ff
   12b44:	stmdals	ip!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
   12b48:	movtmi	pc, #49222	; 0xc046	; <UNPREDICTABLE>
   12b4c:			; <UNDEFINED> instruction: 0x4651aa15
   12b50:			; <UNDEFINED> instruction: 0xf950f7ff
   12b54:	ldmdami	fp!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   12b58:	bmi	fe49af64 <fputs@plt+0xfe497464>
   12b5c:	ldrdcc	pc, [r8], -sl
   12b60:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12b64:			; <UNDEFINED> instruction: 0xf7f06800
   12b68:			; <UNDEFINED> instruction: 0xe658eed6
   12b6c:	andcs	r6, r0, #3342336	; 0x330000
   12b70:	stmdbvc	sl!, {r1, r3, r5, r9, sp, lr}
   12b74:	blls	9ab128 <fputs@plt+0x9a7628>
   12b78:	andeq	pc, r0, #-1140850687	; 0xbc000001
   12b7c:	movwcc	r7, #4394	; 0x112a
   12b80:	blls	a77820 <fputs@plt+0xa73d20>
   12b84:			; <UNDEFINED> instruction: 0xf47f2b00
   12b88:	stmib	sp, {r1, r2, r3, r9, sl, fp, sp, pc}^
   12b8c:			; <UNDEFINED> instruction: 0xf7ff5529
   12b90:	strmi	fp, [r3], -lr, lsl #23
   12b94:	stmdals	sl!, {r0, r2, r4, r9, fp, sp, pc}
   12b98:			; <UNDEFINED> instruction: 0xf7ff4651
   12b9c:	sbfx	pc, r7, #16, #4
   12ba0:	strvc	lr, [r3, -r5, asr #19]
   12ba4:			; <UNDEFINED> instruction: 0xf43f2b00
   12ba8:	ldrbt	sl, [r3], -r2, lsl #23
   12bac:			; <UNDEFINED> instruction: 0x4602497e
   12bb0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   12bb4:	svc	0x004ef7f0
   12bb8:			; <UNDEFINED> instruction: 0xf47f2800
   12bbc:			; <UNDEFINED> instruction: 0xf89dade8
   12bc0:	smlatbcs	r1, r0, r0, r3
   12bc4:	ldrbeq	r7, [r8, sl, lsr #18]
   12bc8:	b	10ab18c <fputs@plt+0x10a768c>
   12bcc:	svclt	0x00580201
   12bd0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   12bd4:			; <UNDEFINED> instruction: 0x712a9626
   12bd8:	svclt	0x005c6229
   12bdc:			; <UNDEFINED> instruction: 0xf88d9727
   12be0:			; <UNDEFINED> instruction: 0xf57f30a0
   12be4:	ldmdami	r7, {r2, r3, r4, r6, r7, r8, sl, fp, sp, pc}^
   12be8:			; <UNDEFINED> instruction: 0xf8da4a70
   12bec:	stmdapl	r0!, {r3, ip, sp}
   12bf0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   12bf4:	mcr	7, 4, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   12bf8:	stmib	sp, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
   12bfc:			; <UNDEFINED> instruction: 0xf7ff552b
   12c00:	ldmdami	r0, {r1, r2, r4, r6, r8, r9, fp, ip, sp, pc}^
   12c04:	bls	19b010 <fputs@plt+0x197510>
   12c08:	ldrdcc	pc, [r8], -sl
   12c0c:	stmdavs	r0, {r5, fp, ip, lr}
   12c10:	mcr	7, 4, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   12c14:	bllt	1310c18 <fputs@plt+0x130d118>
   12c18:	strmi	r4, [r1], -sl, asr #26
   12c1c:			; <UNDEFINED> instruction: 0xf8da4a64
   12c20:	stmdbpl	r0!, {r3, ip, sp}^
   12c24:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   12c28:	mrc	7, 3, APSR_nzcv, cr4, cr0, {7}
   12c2c:	bllt	1010c30 <fputs@plt+0x100d130>
   12c30:	tstcs	r1, r4, asr #16
   12c34:			; <UNDEFINED> instruction: 0xf8da4a5f
   12c38:	stmdapl	r0!, {r3, ip, sp}
   12c3c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   12c40:	mcr	7, 3, pc, cr8, cr0, {7}	; <UNPREDICTABLE>
   12c44:	ldmdami	pc!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}	; <UNPREDICTABLE>
   12c48:	bmi	16db054 <fputs@plt+0x16d7554>
   12c4c:	ldrdcc	pc, [r8], -sl
   12c50:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12c54:			; <UNDEFINED> instruction: 0xf7f06800
   12c58:	strb	lr, [r0, #3678]!	; 0xe5e
   12c5c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12c60:	stmdals	ip!, {r3, r6, r9, sl, sp, lr, pc}
   12c64:	movtmi	pc, #61510	; 0xf046	; <UNPREDICTABLE>
   12c68:			; <UNDEFINED> instruction: 0x4651aa15
   12c6c:			; <UNDEFINED> instruction: 0xf8c2f7ff
   12c70:			; <UNDEFINED> instruction: 0x4628e73a
   12c74:	mcr	7, 1, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   12c78:	stmdacs	r0, {r1, r7, r9, sl, lr}
   12c7c:	adchi	pc, sl, r0, asr #32
   12c80:	streq	pc, [fp, #-111]	; 0xffffff91
   12c84:			; <UNDEFINED> instruction: 0xf10de543
   12c88:	svcls	0x002b0848
   12c8c:			; <UNDEFINED> instruction: 0xf7fe4641
   12c90:	stmdacs	r0, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   12c94:	orrhi	pc, r6, r0, asr #32
   12c98:	ldrdgt	pc, [r0], -r8
   12c9c:	orrs	fp, r7, r7, lsr #18
   12ca0:	svccs	0x0000683f
   12ca4:	orrshi	pc, r4, r0
   12ca8:	strbmi	r6, [r3, #-2171]!	; 0xfffff785
   12cac:	ldmvs	sl!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   12cb0:			; <UNDEFINED> instruction: 0xf1022001
   12cb4:			; <UNDEFINED> instruction: 0xf028080f
   12cb8:	andls	r0, r8, #983040	; 0xf0000
   12cbc:			; <UNDEFINED> instruction: 0xf7f04641
   12cc0:	bls	24de90 <fputs@plt+0x24a390>
   12cc4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   12cc8:	cfstrsge	mvf15, [r9, #252]!	; 0xfc
   12ccc:			; <UNDEFINED> instruction: 0x270168b9
   12cd0:			; <UNDEFINED> instruction: 0xf7f09308
   12cd4:	blls	24e16c <fputs@plt+0x24a66c>
   12cd8:	stmdacc	r2, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   12cdc:	stmiavs	r9!, {r4, r5, fp, sp, lr}
   12ce0:	ldmdami	r8, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
   12ce4:	bmi	d5b0f0 <fputs@plt+0xd575f0>
   12ce8:	ldrdcc	pc, [r8], -sl
   12cec:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12cf0:			; <UNDEFINED> instruction: 0xf7f06800
   12cf4:	ldr	lr, [r2, #3600]	; 0xe10
   12cf8:	andeq	r9, r2, lr, asr #25
   12cfc:	andeq	r0, r0, r0, ror r2
   12d00:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   12d04:	muleq	r2, r0, ip
   12d08:	andeq	r7, r1, r2, lsl #4
   12d0c:	andeq	r5, r1, r2, asr r5
   12d10:	andeq	r5, r1, r2, lsl r5
   12d14:	andeq	r3, r1, ip, lsl #25
   12d18:	andeq	r5, r1, r6, asr #10
   12d1c:	ldrdeq	r5, [r1], -r0
   12d20:	andeq	r5, r1, r2, asr #11
   12d24:			; <UNDEFINED> instruction: 0x000155bc
   12d28:	strdeq	r0, [r1], -r4
   12d2c:	andeq	r5, r1, r6, lsr #6
   12d30:	andeq	r5, r1, ip, lsl #6
   12d34:	andeq	r5, r1, sl, ror r7
   12d38:	strheq	r7, [r1], -lr
   12d3c:	andeq	r9, r2, r0, lsl #12
   12d40:	andeq	r5, r1, r2, ror #7
   12d44:	andeq	r0, r0, r8, ror r2
   12d48:	strdeq	r5, [r1], -sl
   12d4c:	andeq	r5, r1, ip, lsr #14
   12d50:	andeq	r5, r1, r6, lsl r7
   12d54:	andeq	r5, r1, ip, lsl #14
   12d58:	andeq	r5, r1, r2, lsl #14
   12d5c:	strdeq	r5, [r1], -r0
   12d60:	ldrdeq	r5, [r1], -r4
   12d64:	andeq	r9, r2, sl, asr #12
   12d68:	andeq	r4, r1, r6, asr #29
   12d6c:	andeq	r4, r1, r6, ror #29
   12d70:	andeq	r6, r1, r6, lsr #21
   12d74:	andeq	r4, r1, r2, lsr #30
   12d78:	andeq	r6, r1, r2, asr #20
   12d7c:	andeq	r2, r1, r0, ror lr
   12d80:	andeq	r3, r1, lr, lsr #10
   12d84:	andeq	r6, r1, r2, lsl #20
   12d88:	andeq	r6, r1, r0, ror #19
   12d8c:	andeq	r6, r1, r2, ror #12
   12d90:	ldrdeq	r4, [r1], -ip
   12d94:	andeq	r6, r1, lr, asr #17
   12d98:	andeq	r4, r1, r8, lsr #30
   12d9c:	andeq	r4, r1, ip, lsl pc
   12da0:	andeq	r4, r1, r2, lsl pc
   12da4:	andeq	r4, r1, r6, ror fp
   12da8:	andeq	r4, r1, lr, ror #22
   12dac:	andeq	r4, r1, ip, lsr fp
   12db0:	ldrdeq	r4, [r1], -r0
   12db4:	andeq	r4, r1, ip, ror #20
   12db8:	andeq	r4, r1, lr, lsl #23
   12dbc:	andeq	r4, r1, lr, lsr ip
   12dc0:	movtmi	pc, #61510	; 0xf046	; <UNPREDICTABLE>
   12dc4:	bge	578e7c <fputs@plt+0x57537c>
   12dc8:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   12dcc:			; <UNDEFINED> instruction: 0xf7ff4651
   12dd0:	pkhbt	pc, r9, r1, lsl #16	; <UNPREDICTABLE>
   12dd4:	rsbcs	r4, r0, #68157440	; 0x4100000
   12dd8:	stc	7, cr15, [r0], #960	; 0x3c0
   12ddc:			; <UNDEFINED> instruction: 0xf10acf0f
   12de0:			; <UNDEFINED> instruction: 0xf10a0c60
   12de4:	stmia	ip!, {r7, sl}
   12de8:	ldm	r7, {r0, r1, r2, r3}
   12dec:	stm	ip, {r0, r1, r2, r3}
   12df0:	ldrbt	r0, [sp], #-15
   12df4:			; <UNDEFINED> instruction: 0x2101489f
   12df8:			; <UNDEFINED> instruction: 0xf8da4a9f
   12dfc:	stmdapl	r0!, {r3, ip, sp}
   12e00:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   12e04:	stc	7, cr15, [r6, #960]	; 0x3c0
   12e08:			; <UNDEFINED> instruction: 0xf10de509
   12e0c:	strbmi	r0, [r1], -r8, asr #16
   12e10:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
   12e14:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   12e18:			; <UNDEFINED> instruction: 0x2120d177
   12e1c:			; <UNDEFINED> instruction: 0xf7f02001
   12e20:	strmi	lr, [r1], -r2, asr #23
   12e24:			; <UNDEFINED> instruction: 0xf43f2800
   12e28:			; <UNDEFINED> instruction: 0xf8d8acfa
   12e2c:	nopcs	{0}	; <UNPREDICTABLE>
   12e30:			; <UNDEFINED> instruction: 0x46986830
   12e34:	stmib	r5, {r0, r1, r2, r9, sl, fp, ip, pc}^
   12e38:	cmpvs	r8, r2, lsl #6
   12e3c:	andvs	lr, r0, #3162112	; 0x304000
   12e40:	bmi	fe3cc578 <fputs@plt+0xfe3c8a78>
   12e44:	ldrbtmi	r2, [sl], #-780	; 0xfffffcf4
   12e48:	strcs	pc, [r5, #-2819]	; 0xfffff4fd
   12e4c:	vpmax.s8	d23, d0, d24
   12e50:	eorshi	r6, fp, #1744830465	; 0x68000001
   12e54:	tstcs	r0, r8, lsl #22
   12e58:			; <UNDEFINED> instruction: 0xf89d68da
   12e5c:	mvnsvs	r3, r8, ror r0
   12e60:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   12e64:	teqlt	sl, r9, lsr r0
   12e68:	stmdbvs	sl, {r3, r8, fp, ip, pc}
   12e6c:	qaddvs	r6, r7, pc	; <UNPREDICTABLE>
   12e70:			; <UNDEFINED> instruction: 0xf43f2b00
   12e74:	str	sl, [sp, #-2588]	; 0xfffff5e4
   12e78:	sbcsvs	r9, r7, r8, lsl #20
   12e7c:	blcs	2b2e0 <fputs@plt+0x277e0>
   12e80:	bge	58ff84 <fputs@plt+0x58c484>
   12e84:	bmi	1fcc2a4 <fputs@plt+0x1fc87a4>
   12e88:	ldmdami	sl!, {r0, r8, sp}^
   12e8c:	ldrdcc	pc, [r8], -sl
   12e90:	stmdapl	r0!, {r1, r3, r4, r5, r6, sl, lr}
   12e94:			; <UNDEFINED> instruction: 0xf7f06800
   12e98:	strb	lr, [r0], #3390	; 0xd3e
   12e9c:			; <UNDEFINED> instruction: 0x3078f89d
   12ea0:	ldrbeq	r9, [lr, r9, lsl #20]
   12ea4:	ldrsbvs	r6, [r5, -r5]
   12ea8:	bge	904ac <fputs@plt+0x8c9ac>
   12eac:	blmi	1d8c27c <fputs@plt+0x1d8877c>
   12eb0:	ldrbtmi	r2, [fp], #-524	; 0xfffffdf4
   12eb4:	strcc	pc, [r5, #-2818]	; 0xfffff4fe
   12eb8:	strb	r7, [r8, r8, lsr #20]
   12ebc:	tstcs	r1, r2, ror sl
   12ec0:			; <UNDEFINED> instruction: 0xf8da486c
   12ec4:	ldrbtmi	r3, [sl], #-8
   12ec8:	stmdami	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   12ecc:	bmi	1bdb2d8 <fputs@plt+0x1bd77d8>
   12ed0:	ldrdcc	pc, [r8], -sl
   12ed4:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12ed8:			; <UNDEFINED> instruction: 0xf7f06800
   12edc:			; <UNDEFINED> instruction: 0xf7ffed1c
   12ee0:	stmdami	r4!, {r1, r2, r5, r6, r7, r8, fp, ip, sp, pc}^
   12ee4:	bmi	1a9b2f0 <fputs@plt+0x1a977f0>
   12ee8:	ldrdcc	pc, [r8], -sl
   12eec:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12ef0:	stmdavs	r0, {r8, r9, sl, ip, pc}
   12ef4:	stc	7, cr15, [lr, #-960]	; 0xfffffc40
   12ef8:	ldmiblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12efc:	tstcs	r1, r5, ror #20
   12f00:			; <UNDEFINED> instruction: 0xf8da485c
   12f04:	ldrbtmi	r3, [sl], #-8
   12f08:	ldmdami	sl, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
   12f0c:	bmi	189b318 <fputs@plt+0x1897818>
   12f10:	ldrdcc	pc, [r8], -sl
   12f14:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12f18:			; <UNDEFINED> instruction: 0xf7f06800
   12f1c:	ldrbt	lr, [lr], #-3324	; 0xfffff304
   12f20:	tstcs	r1, lr, asr sl
   12f24:			; <UNDEFINED> instruction: 0xf8da4853
   12f28:	ldrbtmi	r3, [sl], #-8
   12f2c:	ldmdami	r1, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   12f30:	bmi	16db33c <fputs@plt+0x16d783c>
   12f34:	ldrdcc	pc, [r8], -sl
   12f38:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12f3c:	stmdavs	r0, {r8, sl, ip, pc}
   12f40:	stcl	7, cr15, [r8], #960	; 0x3c0
   12f44:	ldmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12f48:	tstcs	r1, r6, asr sl
   12f4c:			; <UNDEFINED> instruction: 0xf8da4849
   12f50:	ldrbtmi	r3, [sl], #-8
   12f54:	stmib	r8, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   12f58:	blcs	2836c <fputs@plt+0x2486c>
   12f5c:	stmibge	r7!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   12f60:	bmi	148c1c8 <fputs@plt+0x14886c8>
   12f64:	stmdami	r3, {r0, r8, sp}^
   12f68:	ldrdcc	pc, [r8], -sl
   12f6c:			; <UNDEFINED> instruction: 0xe790447a
   12f70:			; <UNDEFINED> instruction: 0xf7f0980b
   12f74:	ldrtmi	lr, [r8], -r4, lsl #23
   12f78:	b	ff450f40 <fputs@plt+0xff44d440>
   12f7c:	tstcs	r1, sp, lsr r8
   12f80:	bmi	12babb0 <fputs@plt+0x12b70b0>
   12f84:	ldrtmi	r5, [fp], -r6, lsr #16
   12f88:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   12f8c:	stcl	7, cr15, [r2], {240}	; 0xf0
   12f90:	ldmdavs	r0!, {r0, r1, r2, r6, r9, fp, lr}
   12f94:	strls	r2, [r0, -r1, lsl #2]
   12f98:			; <UNDEFINED> instruction: 0xf8da447a
   12f9c:			; <UNDEFINED> instruction: 0xf7f03008
   12fa0:	ldrt	lr, [ip], #-3258	; 0xfffff346
   12fa4:	tstcs	r1, r3, lsr r8
   12fa8:			; <UNDEFINED> instruction: 0xf8da4a42
   12fac:	stmdapl	r0!, {r3, ip, sp}
   12fb0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   12fb4:	stc	7, cr15, [lr], #960	; 0x3c0
   12fb8:	stmdami	lr!, {r0, r4, r5, sl, sp, lr, pc}
   12fbc:	bmi	f9b3c8 <fputs@plt+0xf978c8>
   12fc0:	ldrdcc	pc, [r8], -sl
   12fc4:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12fc8:			; <UNDEFINED> instruction: 0xf7f06800
   12fcc:	strt	lr, [r6], #-3236	; 0xfffff35c
   12fd0:	tstcs	r1, r8, lsr #16
   12fd4:			; <UNDEFINED> instruction: 0xf8da4a39
   12fd8:	stmdapl	r0!, {r3, ip, sp}
   12fdc:			; <UNDEFINED> instruction: 0xf8cd447a
   12fe0:	stmdavs	r0, {lr, pc}
   12fe4:	ldc	7, cr15, [r6], {240}	; 0xf0
   12fe8:			; <UNDEFINED> instruction: 0xf7f04628
   12fec:			; <UNDEFINED> instruction: 0xf89deb48
   12ff0:			; <UNDEFINED> instruction: 0x07db3078
   12ff4:	ldmdbge	fp, {r0, r1, r2, r3, r4, r5, r6, r8, sl, ip, sp, lr, pc}^
   12ff8:	cfstrsls	mvf14, [r4], {76}	; 0x4c
   12ffc:	blmi	75b890 <fputs@plt+0x757d90>
   13000:	stmdami	pc!, {r0, r8, sp}	; <UNPREDICTABLE>
   13004:	ldreq	pc, [r5, #-111]	; 0xffffff91
   13008:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1300c:			; <UNDEFINED> instruction: 0xf7f0681b
   13010:			; <UNDEFINED> instruction: 0xf8ddec20
   13014:			; <UNDEFINED> instruction: 0xf7ff90a4
   13018:			; <UNDEFINED> instruction: 0xf7f0bb7a
   1301c:			; <UNDEFINED> instruction: 0x9c04ea80
   13020:			; <UNDEFINED> instruction: 0x46294814
   13024:			; <UNDEFINED> instruction: 0xf06f4a27
   13028:	blls	854484 <fputs@plt+0x850984>
   1302c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   13030:			; <UNDEFINED> instruction: 0xf7f06800
   13034:			; <UNDEFINED> instruction: 0xf8ddec70
   13038:			; <UNDEFINED> instruction: 0xf7ff90a4
   1303c:	stmdami	sp, {r3, r5, r6, r8, r9, fp, ip, sp, pc}
   13040:	bmi	85b44c <fputs@plt+0x85794c>
   13044:	ldrdcc	pc, [r8], -sl
   13048:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   1304c:	stmdavs	r0, {r8, r9, sl, ip, pc}
   13050:	stcl	7, cr15, [r0], #-960	; 0xfffffc40
   13054:	stmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13058:	mcrr	7, 15, pc, r8, cr0	; <UNPREDICTABLE>
   1305c:	tstcs	r1, r5, lsl #16
   13060:			; <UNDEFINED> instruction: 0xf8da4a1a
   13064:	stmdapl	r0!, {r3, ip, sp}
   13068:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1306c:	mrrc	7, 15, pc, r2, cr0	; <UNPREDICTABLE>
   13070:	ldmdblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13074:	andeq	r0, r0, r8, ror r2
   13078:	andeq	r4, r1, r8, ror #21
   1307c:	andeq	r8, r2, lr, lsl #20
   13080:	andeq	r4, r1, r8, lsr sl
   13084:	andeq	r8, r2, r2, lsr #19
   13088:	andeq	r4, r1, lr, asr #17
   1308c:	andeq	r4, r1, lr, ror r8
   13090:	ldrdeq	r4, [r1], -sl
   13094:	andeq	r4, r1, r6, lsl #20
   13098:	andeq	r4, r1, sl, lsr #18
   1309c:	ldrdeq	r4, [r1], -sl
   130a0:	andeq	r4, r1, lr, lsl #21
   130a4:	andeq	r4, r1, lr, ror #16
   130a8:	andeq	r4, r1, r4, ror #19
   130ac:			; <UNDEFINED> instruction: 0x000146b4
   130b0:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   130b4:			; <UNDEFINED> instruction: 0x000148b8
   130b8:	andeq	r4, r1, sl, lsr #19
   130bc:	andeq	r4, r1, ip, lsl #21
   130c0:	andeq	r4, r1, sl, lsr sl
   130c4:	andeq	r4, r1, lr, lsl #12
   130c8:	andeq	r4, r1, lr, ror r9
   130cc:	andeq	r4, r1, r4, lsr r9
   130d0:	svcmi	0x00f0e92d
   130d4:			; <UNDEFINED> instruction: 0xf8dfb0eb
   130d8:			; <UNDEFINED> instruction: 0xac267b50
   130dc:	blcc	1351460 <fputs@plt+0x134d960>
   130e0:	ldrbtmi	r4, [pc], #-1541	; 130e8 <fputs@plt+0xf5e8>
   130e4:	bllt	1251468 <fputs@plt+0x124d968>
   130e8:	strtmi	r4, [r0], -lr, lsl #12
   130ec:	rsccs	r5, r8, #16449536	; 0xfb0000
   130f0:	ldrbtmi	r2, [fp], #256	; 0x100
   130f4:	cmnls	r9, #1769472	; 0x1b0000
   130f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   130fc:	b	1b510c4 <fputs@plt+0x1b4d5c4>
   13100:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13104:	vhadd.u32	q11, q3, <illegal reg q10.5>
   13108:	eorvc	r0, r3, r3, asr #7
   1310c:			; <UNDEFINED> instruction: 0xf0002d00
   13110:			; <UNDEFINED> instruction: 0xf8df827e
   13114:	strtmi	r1, [r8], -r0, lsr #22
   13118:			; <UNDEFINED> instruction: 0xf7f04479
   1311c:	strmi	lr, [r7], -ip, lsl #22
   13120:			; <UNDEFINED> instruction: 0xf0002800
   13124:	andcs	r8, r2, #-805306366	; 0xd0000002
   13128:			; <UNDEFINED> instruction: 0xf7f02100
   1312c:	stmdacs	r0, {r6, r7, r9, fp, sp, lr, pc}
   13130:	orrshi	pc, r7, r0, asr #5
   13134:			; <UNDEFINED> instruction: 0xf7f04638
   13138:	vmovne.32	d3[0], lr
   1313c:	vsubw.s8	<illegal reg q12.5>, q0, d7
   13140:	andcs	r8, r0, #144, 2	; 0x24
   13144:			; <UNDEFINED> instruction: 0x46114638
   13148:	b	fec51110 <fputs@plt+0xfec4d610>
   1314c:	vmlal.s8	q9, d0, d0
   13150:	blls	1f3778 <fputs@plt+0x1efc78>
   13154:	vqrdmlah.s<illegal width 8>	q9, q0, <illegal reg q7.5>
   13158:	blls	1f3a94 <fputs@plt+0x1eff94>
   1315c:			; <UNDEFINED> instruction: 0x060ff013
   13160:	andhi	pc, r1, #64	; 0x40
   13164:	b	ffcd112c <fputs@plt+0xffccd62c>
   13168:	strmi	sl, [r0], r8, asr #26
   1316c:			; <UNDEFINED> instruction: 0xf7f06420
   13170:			; <UNDEFINED> instruction: 0x4601eb3c
   13174:			; <UNDEFINED> instruction: 0xf7f04640
   13178:			; <UNDEFINED> instruction: 0xf8dfec56
   1317c:			; <UNDEFINED> instruction: 0x46201abc
   13180:			; <UNDEFINED> instruction: 0xf7fe4479
   13184:	strtmi	pc, [r8], -r3, asr #25
   13188:	rsbcs	r4, r0, #61865984	; 0x3b00000
   1318c:			; <UNDEFINED> instruction: 0xf7f02101
   13190:	stmdacs	r0!, {r1, r2, r4, r6, sl, fp, sp, lr, pc}^
   13194:			; <UNDEFINED> instruction: 0x81a5f040
   13198:	b	ff651160 <fputs@plt+0xff64d660>
   1319c:	ldmvc	sl, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   131a0:			; <UNDEFINED> instruction: 0xf7f04681
   131a4:	blge	188de34 <fputs@plt+0x188a334>
   131a8:	strmi	r9, [r1], -r8, lsl #6
   131ac:			; <UNDEFINED> instruction: 0xf7f04648
   131b0:			; <UNDEFINED> instruction: 0x4641ec3a
   131b4:	strbmi	r2, [r8], -ip, asr #4
   131b8:	b	1051180 <fputs@plt+0x104d680>
   131bc:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
   131c0:			; <UNDEFINED> instruction: 0x46484632
   131c4:			; <UNDEFINED> instruction: 0xf7f04651
   131c8:			; <UNDEFINED> instruction: 0x4648ea7e
   131cc:	bl	ffd51194 <fputs@plt+0xffd4d694>
   131d0:	andcs	r4, r1, #51380224	; 0x3100000
   131d4:			; <UNDEFINED> instruction: 0xf7fe4620
   131d8:	strtmi	pc, [r0], -r3, ror #24
   131dc:			; <UNDEFINED> instruction: 0xff24f7fe
   131e0:	ldrbmi	r4, [r0], -r9, lsr #12
   131e4:			; <UNDEFINED> instruction: 0xf7f02214
   131e8:			; <UNDEFINED> instruction: 0xb3b8e950
   131ec:	bcc	1351570 <fputs@plt+0x134da70>
   131f0:			; <UNDEFINED> instruction: 0xf8df4620
   131f4:			; <UNDEFINED> instruction: 0xf8df2a4c
   131f8:	ldrbtmi	r1, [fp], #-2636	; 0xfffff5b4
   131fc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   13200:	stc2	7, cr15, [r4], {254}	; 0xfe
   13204:	ldreq	pc, [r5, #-111]	; 0xffffff91
   13208:	bne	f5158c <fputs@plt+0xf4da8c>
   1320c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13210:	ldc2l	7, cr15, [ip], #-1016	; 0xfffffc08
   13214:	bcs	d51598 <fputs@plt+0xd4da98>
   13218:			; <UNDEFINED> instruction: 0xf8df447a
   1321c:			; <UNDEFINED> instruction: 0x46201a34
   13220:			; <UNDEFINED> instruction: 0xf7fe4479
   13224:	blvs	ff8523f8 <fputs@plt+0xff84e8f8>
   13228:	bl	16d11f0 <fputs@plt+0x16cd6f0>
   1322c:			; <UNDEFINED> instruction: 0xf7f04638
   13230:	blvs	188d810 <fputs@plt+0x1889d10>
   13234:			; <UNDEFINED> instruction: 0xf7fe6ae0
   13238:			; <UNDEFINED> instruction: 0xf8dffccb
   1323c:			; <UNDEFINED> instruction: 0xf8df2a18
   13240:	ldrbtmi	r3, [sl], #-2540	; 0xfffff614
   13244:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13248:	subsmi	r9, sl, r9, ror #22
   1324c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13250:	strbthi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
   13254:	rsblt	r4, fp, r8, lsr #12
   13258:	svchi	0x00f0e8bd
   1325c:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13260:			; <UNDEFINED> instruction: 0xf8df4620
   13264:			; <UNDEFINED> instruction: 0xf8df29f8
   13268:	ldrbtmi	r1, [fp], #-2552	; 0xfffff608
   1326c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   13270:	mcrr2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   13274:			; <UNDEFINED> instruction: 0x209cf8d4
   13278:	cmpmi	r3, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   1327c:	movteq	pc, #53957	; 0xd2c5	; <UNPREDICTABLE>
   13280:	mulle	ip, sl, r2
   13284:			; <UNDEFINED> instruction: 0xf8dfa955
   13288:	ldrdls	r2, [r0, -ip]
   1328c:			; <UNDEFINED> instruction: 0xf8df4643
   13290:	ldrbtmi	r1, [sl], #-2520	; 0xfffff628
   13294:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13298:	ldc2	7, cr15, [r8], #-1016	; 0xfffffc08
   1329c:			; <UNDEFINED> instruction: 0xf8d4e7b2
   132a0:	vqadd.s8	d18, d22, d28
   132a4:			; <UNDEFINED> instruction: 0xf6c67373
   132a8:	addsmi	r4, sl, #116, 6	; 0xd0000001
   132ac:			; <UNDEFINED> instruction: 0xf8dfd1ea
   132b0:	bge	156d9a8 <fputs@plt+0x1569ea8>
   132b4:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   132b8:	ldrbtmi	r4, [lr], #-1603	; 0xfffff9bd
   132bc:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
   132c0:	ldrtmi	r4, [r2], -r0, lsr #12
   132c4:	stc2	7, cr15, [r2], #-1016	; 0xfffffc08
   132c8:	umlalpl	pc, r0, r4, r8	; <UNPREDICTABLE>
   132cc:	andle	r2, sp, r1, lsl #26
   132d0:	umlalcc	pc, r1, r4, r8	; <UNPREDICTABLE>
   132d4:	ldmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   132d8:			; <UNDEFINED> instruction: 0xf8df4620
   132dc:	movwls	r1, #2460	; 0x99c
   132e0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   132e4:			; <UNDEFINED> instruction: 0xf7fe462b
   132e8:	usad8	fp, r1, ip
   132ec:	umlalcs	pc, r1, r4, r8	; <UNPREDICTABLE>
   132f0:	stmdbcs	r1, {r0, r4, r6, r9, sl, fp, ip}
   132f4:	stmiale	sp!, {r0, r1, r4, r9, sl, lr}^
   132f8:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   132fc:	strtmi	r4, [r0], -fp, lsr #12
   13300:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
   13304:			; <UNDEFINED> instruction: 0xf7fe4632
   13308:	ldmib	r4, {r0, sl, fp, ip, sp, lr, pc}^
   1330c:	movwcs	r0, #304	; 0x130
   13310:	subcs	pc, r0, #68, 4	; 0x40000004
   13314:	andeq	pc, pc, #192, 4
   13318:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1331c:	ldc2	0, cr15, [ip, #-60]!	; 0xffffffc4
   13320:	eorcs	sl, ip, #27648	; 0x6c00
   13324:	strmi	r2, [r0], r0, lsl #2
   13328:			; <UNDEFINED> instruction: 0xf7f04618
   1332c:	bicvs	lr, r5, r6, asr r9
   13330:	stmdb	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13334:	strbmi	sl, [r9], -pc, lsl #20
   13338:	movweq	lr, #2824	; 0xb08
   1333c:	movwls	r4, #62992	; 0xf610
   13340:	b	ff6d1308 <fputs@plt+0xff6cd808>
   13344:			; <UNDEFINED> instruction: 0xf0002800
   13348:			; <UNDEFINED> instruction: 0xf8d98451
   1334c:			; <UNDEFINED> instruction: 0x46320010
   13350:	ldrdne	pc, [ip], -r9
   13354:	ldrdpl	pc, [r0], -r9
   13358:			; <UNDEFINED> instruction: 0x3014f8d9
   1335c:	strls	r9, [r1, #-258]	; 0xfffffefe
   13360:	mvnsvs	pc, #12582912	; 0xc00000
   13364:	movweq	lr, #14797	; 0x39cd
   13368:			; <UNDEFINED> instruction: 0xf8d94620
   1336c:			; <UNDEFINED> instruction: 0xf8df3004
   13370:	movwls	r1, #2320	; 0x910
   13374:			; <UNDEFINED> instruction: 0xf8d94479
   13378:			; <UNDEFINED> instruction: 0xf7fe3008
   1337c:			; <UNDEFINED> instruction: 0xf8b4fbc7
   13380:			; <UNDEFINED> instruction: 0xf8b450cc
   13384:			; <UNDEFINED> instruction: 0x463200d0
   13388:	strhcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   1338c:			; <UNDEFINED> instruction: 0xf8dfba6d
   13390:	blt	1019768 <fputs@plt+0x1015c68>
   13394:	adclt	fp, sp, #372736	; 0x5b000
   13398:	addlt	r4, r0, #2030043136	; 0x79000000
   1339c:	stmib	sp, {r0, r1, r3, r4, r7, r9, ip, sp, pc}^
   133a0:	strtmi	r5, [r0], -r0
   133a4:	blx	fecd13a6 <fputs@plt+0xfeccd8a6>
   133a8:	ldrhpl	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   133ac:	ldrheq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   133b0:			; <UNDEFINED> instruction: 0xf8b44632
   133b4:	blt	1b5f70c <fputs@plt+0x1b5bc0c>
   133b8:	stmiane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   133bc:	blt	1701cc4 <fputs@plt+0x16fe1c4>
   133c0:	addlt	fp, r0, #-805306358	; 0xd000000a
   133c4:	addslt	r4, fp, #2030043136	; 0x79000000
   133c8:	andpl	lr, r0, sp, asr #19
   133cc:			; <UNDEFINED> instruction: 0xf7fe4620
   133d0:			; <UNDEFINED> instruction: 0xf8b4fb9d
   133d4:			; <UNDEFINED> instruction: 0xf02330a2
   133d8:	stmiblt	sl, {r0, r9}^
   133dc:	strble	r0, [r8, #-2010]!	; 0xfffff826
   133e0:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   133e4:			; <UNDEFINED> instruction: 0xf8df4632
   133e8:	strtmi	r1, [r0], -r8, lsr #17
   133ec:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   133f0:	blx	fe3513f2 <fputs@plt+0xfe34d8f2>
   133f4:	strhtpl	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   133f8:			; <UNDEFINED> instruction: 0xf8dfb1cd
   133fc:			; <UNDEFINED> instruction: 0x462b2898
   13400:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13404:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   13408:			; <UNDEFINED> instruction: 0xf7fe4479
   1340c:			; <UNDEFINED> instruction: 0xe6f9fb7f
   13410:	ldrble	r0, [r9, #-2011]	; 0xfffff825
   13414:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13418:			; <UNDEFINED> instruction: 0xf8df4620
   1341c:			; <UNDEFINED> instruction: 0xf8df2884
   13420:	ldrbtmi	r1, [fp], #-2180	; 0xfffff77c
   13424:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   13428:	blx	1c5142a <fputs@plt+0x1c4d92a>
   1342c:			; <UNDEFINED> instruction: 0xf8dfe6ea
   13430:			; <UNDEFINED> instruction: 0x462b2878
   13434:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13438:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1343c:	ldrbtmi	r9, [r9], #-521	; 0xfffffdf7
   13440:	blx	1951442 <fputs@plt+0x194d942>
   13444:	ldrhtcc	pc, [r4], r4	; <UNPREDICTABLE>
   13448:	blcs	1b9c74 <fputs@plt+0x1b6174>
   1344c:			; <UNDEFINED> instruction: 0xf8dfd01b
   13450:	strtmi	r2, [r0], -r0, ror #16
   13454:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13458:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1345c:	blx	15d145e <fputs@plt+0x15cd95e>
   13460:			; <UNDEFINED> instruction: 0xf8dfe6d0
   13464:			; <UNDEFINED> instruction: 0xf85b3854
   13468:	ldrtmi	r5, [r8], -r3
   1346c:	ldmda	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13470:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13474:	stmdavs	r8!, {r0, r8, sp}
   13478:	ldreq	pc, [r5, #-111]	; 0xffffff91
   1347c:	ldrbtmi	r6, [sl], #-2147	; 0xfffff79d
   13480:	b	1251448 <fputs@plt+0x124d948>
   13484:			; <UNDEFINED> instruction: 0xf8dfe6d5
   13488:			; <UNDEFINED> instruction: 0x46201838
   1348c:	ldrbtmi	r9, [r9], #-521	; 0xfffffdf7
   13490:	blx	f51492 <fputs@plt+0xf4d992>
   13494:	ldrhtcc	pc, [r8], r4	; <UNPREDICTABLE>
   13498:	blcs	79cc4 <fputs@plt+0x761c4>
   1349c:			; <UNDEFINED> instruction: 0xf8dfd039
   134a0:	strtmi	r2, [r0], -r4, lsr #16
   134a4:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   134a8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   134ac:	blx	bd14ae <fputs@plt+0xbcd9ae>
   134b0:			; <UNDEFINED> instruction: 0xf8dfe6a8
   134b4:			; <UNDEFINED> instruction: 0x46323818
   134b8:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   134bc:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   134c0:			; <UNDEFINED> instruction: 0xf7fe4479
   134c4:	ldr	pc, [r5, r3, lsr #22]
   134c8:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   134cc:			; <UNDEFINED> instruction: 0xf8df4620
   134d0:			; <UNDEFINED> instruction: 0xf8df2808
   134d4:	ldrbtmi	r1, [fp], #-2056	; 0xfffff7f8
   134d8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   134dc:	blx	5d14de <fputs@plt+0x5cd9de>
   134e0:			; <UNDEFINED> instruction: 0xf8dfe690
   134e4:	eorcs	r3, r0, #212, 14	; 0x3500000
   134e8:	ubfxeq	pc, pc, #17, #21
   134ec:			; <UNDEFINED> instruction: 0xf06f2101
   134f0:			; <UNDEFINED> instruction: 0xf85b0515
   134f4:	ldrbtmi	r3, [r8], #-3
   134f8:			; <UNDEFINED> instruction: 0xf7f0681b
   134fc:			; <UNDEFINED> instruction: 0xf8dfe9aa
   13500:	strtmi	r1, [r0], -r4, ror #15
   13504:			; <UNDEFINED> instruction: 0xf7fe4479
   13508:			; <UNDEFINED> instruction: 0xf8dffb01
   1350c:	ldrbtmi	r2, [sl], #-2012	; 0xfffff824
   13510:			; <UNDEFINED> instruction: 0xf8dfe683
   13514:			; <UNDEFINED> instruction: 0x462017d8
   13518:	ldrbtmi	r9, [r9], #-521	; 0xfffffdf7
   1351c:	blx	ffdd151c <fputs@plt+0xffdcda1c>
   13520:			; <UNDEFINED> instruction: 0x17ccf8df
   13524:	ldrhtcc	pc, [r6], r4	; <UNPREDICTABLE>
   13528:	bls	264db0 <fputs@plt+0x2612b0>
   1352c:			; <UNDEFINED> instruction: 0xf7fe4479
   13530:			; <UNDEFINED> instruction: 0xf8dffaed
   13534:			; <UNDEFINED> instruction: 0xf8d417c0
   13538:	strtmi	r3, [r0], -ip, lsr #1
   1353c:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
   13540:	blx	ff951540 <fputs@plt+0xff94da40>
   13544:			; <UNDEFINED> instruction: 0xf8d49a07
   13548:	bl	fecdf7e0 <fputs@plt+0xfecdbce0>
   1354c:	bls	25b1dc <fputs@plt+0x2576dc>
   13550:			; <UNDEFINED> instruction: 0xf8dfd01b
   13554:	strtmi	r2, [r0], -r4, lsr #15
   13558:	sbfxne	pc, pc, #17, #1
   1355c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   13560:	blx	ff551560 <fputs@plt+0xff54da60>
   13564:			; <UNDEFINED> instruction: 0xf8dfe64e
   13568:	andscs	r3, lr, #80, 14	; 0x1400000
   1356c:			; <UNDEFINED> instruction: 0x0790f8df
   13570:			; <UNDEFINED> instruction: 0xf85b2101
   13574:	ldrbtmi	r5, [r8], #-3
   13578:			; <UNDEFINED> instruction: 0xf7f0682b
   1357c:	ldrb	lr, [r4, -sl, ror #18]!
   13580:			; <UNDEFINED> instruction: 0x3734f8df
   13584:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13588:			; <UNDEFINED> instruction: 0xf8dfe772
   1358c:			; <UNDEFINED> instruction: 0x46201778
   13590:	ldrbtmi	r9, [r9], #-521	; 0xfffffdf7
   13594:	blx	feed1594 <fputs@plt+0xfeecda94>
   13598:	ldrhtne	pc, [r8], r4	; <UNPREDICTABLE>
   1359c:	ldrhtvs	pc, [r6], r4	; <UNPREDICTABLE>
   135a0:	ldrhtcc	pc, [r4], r4	; <UNPREDICTABLE>
   135a4:	ldrhteq	pc, [r2], r4	; <UNPREDICTABLE>
   135a8:	blx	1b9dd6 <fputs@plt+0x1b62d6>
   135ac:	addmi	r3, r3, #67108864	; 0x4000000
   135b0:			; <UNDEFINED> instruction: 0xf8dfd00a
   135b4:			; <UNDEFINED> instruction: 0x46032754
   135b8:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
   135bc:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   135c0:			; <UNDEFINED> instruction: 0xf7fe4479
   135c4:	ldr	pc, [sp], -r3, lsr #21
   135c8:			; <UNDEFINED> instruction: 0x1744f8df
   135cc:	andls	r4, r9, #32, 12	; 0x2000000
   135d0:			; <UNDEFINED> instruction: 0xf7fe4479
   135d4:			; <UNDEFINED> instruction: 0xf8b4fa9b
   135d8:	bls	25f8a0 <fputs@plt+0x25bda0>
   135dc:	eorle	r2, r5, r1, lsl #22
   135e0:			; <UNDEFINED> instruction: 0x2730f8df
   135e4:			; <UNDEFINED> instruction: 0xf8df4620
   135e8:	ldrbtmi	r1, [sl], #-1840	; 0xfffff8d0
   135ec:			; <UNDEFINED> instruction: 0xf7fe4479
   135f0:	str	pc, [r7], -sp, lsl #21
   135f4:			; <UNDEFINED> instruction: 0x36c0f8df
   135f8:			; <UNDEFINED> instruction: 0xf8df2215
   135fc:	tstcs	r1, r0, lsr #14
   13600:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13604:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
   13608:	stmdb	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1360c:			; <UNDEFINED> instruction: 0xf8dfe72d
   13610:	andscs	r3, r7, #168, 12	; 0xa800000
   13614:			; <UNDEFINED> instruction: 0x0708f8df
   13618:			; <UNDEFINED> instruction: 0xf06f2101
   1361c:			; <UNDEFINED> instruction: 0xf85b0515
   13620:	ldrbtmi	r3, [r8], #-3
   13624:			; <UNDEFINED> instruction: 0xf7f0681b
   13628:			; <UNDEFINED> instruction: 0xe602e914
   1362c:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   13630:	andls	r4, r9, #32, 12	; 0x2000000
   13634:			; <UNDEFINED> instruction: 0xf7fe4479
   13638:			; <UNDEFINED> instruction: 0xf8b4fa69
   1363c:			; <UNDEFINED> instruction: 0xf8b410b8
   13640:			; <UNDEFINED> instruction: 0xf8b4c0b6
   13644:			; <UNDEFINED> instruction: 0xf8b460b4
   13648:			; <UNDEFINED> instruction: 0xf8d430b0
   1364c:	blx	3138f6 <fputs@plt+0x30fdf6>
   13650:	bls	26ba5c <fputs@plt+0x267f5c>
   13654:	movteq	lr, #15105	; 0x3b01
   13658:	andle	r4, sl, r3, lsl #5
   1365c:			; <UNDEFINED> instruction: 0x26c8f8df
   13660:			; <UNDEFINED> instruction: 0xf8df4603
   13664:	strtmi	r1, [r0], -r8, asr #13
   13668:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1366c:	blx	13d166c <fputs@plt+0x13cdb6c>
   13670:			; <UNDEFINED> instruction: 0xf8dfe5c8
   13674:			; <UNDEFINED> instruction: 0x462016bc
   13678:			; <UNDEFINED> instruction: 0xf7fe4479
   1367c:			; <UNDEFINED> instruction: 0xf8dffa47
   13680:			; <UNDEFINED> instruction: 0x462016b4
   13684:			; <UNDEFINED> instruction: 0xf7fe4479
   13688:			; <UNDEFINED> instruction: 0xf8b4fa41
   1368c:	stmiblt	fp, {r1, r2, r4, r5, r7, ip, sp}
   13690:	blvs	8cb70c <fputs@plt+0x8c7c0c>
   13694:			; <UNDEFINED> instruction: 0x63206090
   13698:			; <UNDEFINED> instruction: 0x463b3014
   1369c:	tstcs	r1, r0, lsl r2
   136a0:	stmib	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   136a4:			; <UNDEFINED> instruction: 0xf0402810
   136a8:			; <UNDEFINED> instruction: 0xf8b4822b
   136ac:	strcc	r2, [r1, #-182]	; 0xffffff4a
   136b0:	andle	r4, ip, #1342177289	; 0x50000009
   136b4:	andcs	r2, r1, r4, lsr #2
   136b8:	svc	0x0074f7ef
   136bc:			; <UNDEFINED> instruction: 0xf0002800
   136c0:	bvs	ff8f3fd0 <fputs@plt+0xff8f04d0>
   136c4:	mvnle	r2, r0, lsl #22
   136c8:	andeq	lr, fp, r4, asr #19
   136cc:	cdpge	7, 3, cr14, cr15, cr4, {7}
   136d0:	eorcs	r4, r0, #61865984	; 0x3b00000
   136d4:	ldrtmi	r2, [r0], -r1, lsl #2
   136d8:	ldmib	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   136dc:	strmi	r2, [r5], -r0, lsr #16
   136e0:	eorshi	pc, r5, #64	; 0x40
   136e4:			; <UNDEFINED> instruction: 0xf7fe4620
   136e8:			; <UNDEFINED> instruction: 0x2100fcb3
   136ec:			; <UNDEFINED> instruction: 0xf7fe4620
   136f0:			; <UNDEFINED> instruction: 0x4631f9fd
   136f4:	stcvs	6, cr4, [r0], #-168	; 0xffffff58
   136f8:	svc	0x00a0f7ef
   136fc:	stmdbge	r3, {r1, r3, r5, r9, fp, sp, pc}^
   13700:	blvs	ff81c348 <fputs@plt+0xff818848>
   13704:	mcrr2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   13708:	strtmi	r2, [r0], -r0, lsl #2
   1370c:			; <UNDEFINED> instruction: 0xf9eef7fe
   13710:	vmlscs.f32	s12, s1, s13
   13714:	adcshi	pc, r4, r0
   13718:			; <UNDEFINED> instruction: 0x361cf8df
   1371c:	movwls	r4, #38011	; 0x947b
   13720:			; <UNDEFINED> instruction: 0x3618f8df
   13724:	movwls	r4, #50299	; 0xc47b
   13728:			; <UNDEFINED> instruction: 0x3614f8df
   1372c:	movwls	r4, #54395	; 0xd47b
   13730:			; <UNDEFINED> instruction: 0x07da6a33
   13734:	bls	348b50 <fputs@plt+0x345050>
   13738:	andls	r7, r9, #835584	; 0xcc000
   1373c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   13740:	ldmibvs	r5!, {r0, r1, r4, r5, r8, ip, sp, lr}^
   13744:			; <UNDEFINED> instruction: 0xf8df4620
   13748:	strcc	r1, [r1, #-1532]	; 0xfffffa04
   1374c:	blls	26dd1c <fputs@plt+0x26a21c>
   13750:			; <UNDEFINED> instruction: 0x012d4479
   13754:	strls	r6, [r0, #-53]	; 0xffffffcb
   13758:			; <UNDEFINED> instruction: 0xf9d8f7fe
   1375c:			; <UNDEFINED> instruction: 0xf0336a33
   13760:			; <UNDEFINED> instruction: 0xf0400201
   13764:	ldrbeq	r8, [fp, r2, asr #3]
   13768:			; <UNDEFINED> instruction: 0xf8d4d510
   1376c:	ldmdbvs	r3!, {r2, r3, r5, r7, sp}^
   13770:	mulle	fp, sl, r2
   13774:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   13778:			; <UNDEFINED> instruction: 0xf8df223b
   1377c:	smlabtcs	r1, ip, r5, r0
   13780:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13784:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   13788:	stmda	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1378c:	strtmi	r2, [r0], -r0, lsl #2
   13790:			; <UNDEFINED> instruction: 0xf9acf7fe
   13794:	blcs	2d868 <fputs@plt+0x29d68>
   13798:			; <UNDEFINED> instruction: 0xf04fd06e
   1379c:	teqcs	r0, r0, lsl #18
   137a0:			; <UNDEFINED> instruction: 0xf7ef2001
   137a4:	strmi	lr, [r5], -r0, lsl #30
   137a8:			; <UNDEFINED> instruction: 0xf0002800
   137ac:	ldmvs	r3!, {r2, r3, r6, r7, r8, pc}^
   137b0:			; <UNDEFINED> instruction: 0xf0002b00
   137b4:	ldmdbvs	r3!, {r2, r3, r4, r5, r6, r8, pc}
   137b8:	teqvs	r0, r8, asr r0
   137bc:	beq	84fbd8 <fputs@plt+0x84c0d8>
   137c0:	andscs	r4, r0, #61865984	; 0x3b00000
   137c4:	ldrbmi	r2, [r0], -r1, lsl #2
   137c8:	ldmdb	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   137cc:			; <UNDEFINED> instruction: 0x46032810
   137d0:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
   137d4:			; <UNDEFINED> instruction: 0xf1056c21
   137d8:			; <UNDEFINED> instruction: 0xf1090210
   137dc:			; <UNDEFINED> instruction: 0x46900910
   137e0:	andne	lr, sl, sp, asr #19
   137e4:	blvs	ff825130 <fputs@plt+0xff821630>
   137e8:	blx	ff6d17ea <fputs@plt+0xff6cdcea>
   137ec:	ldrbmi	r9, [r1], -fp, lsl #22
   137f0:	ldrmi	r9, [sl], -sl, lsl #16
   137f4:	svc	0x0022f7ef
   137f8:	ldfeqd	f7, [pc], {5}
   137fc:	subscs	r4, sl, r2, asr #12
   13800:	stcvc	3, cr2, [r9], #-0
   13804:	cdpeq	0, 5, cr15, cr10, cr15, {2}
   13808:	ands	pc, r0, r5, lsl #17
   1380c:	ldrmi	r4, [r4, #1027]	; 0x403
   13810:			; <UNDEFINED> instruction: 0xf040b2db
   13814:	addsmi	r8, r9, #1073741842	; 0x40000012
   13818:	strtvc	r7, [r9], #-3178	; 0xfffff396
   1381c:	tsthi	r9, r0	; <UNPREDICTABLE>
   13820:			; <UNDEFINED> instruction: 0xf63f2a06
   13824:	ldm	pc, {r0, r1, r2, r3, r5, r6, r7, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   13828:	stmiage	r1, {r1, ip, sp, lr, pc}^
   1382c:	svcvs	0x008499cb
   13830:			; <UNDEFINED> instruction: 0xf8df0004
   13834:	ldrbtmi	r8, [r8], #1304	; 0x518
   13838:	ldrcs	pc, [r4, #-2271]	; 0xfffff721
   1383c:	stmibvs	r8!, {r8, sp}^
   13840:	ldrbtmi	r4, [sl], #-1547	; 0xfffff9f5
   13844:	and	r3, r1, r4, lsl r2
   13848:	stcne	8, cr15, [ip], {18}
   1384c:			; <UNDEFINED> instruction: 0xf0004288
   13850:	movwcc	r8, #4401	; 0x1131
   13854:	blcs	26008c <fputs@plt+0x25c58c>
   13858:			; <UNDEFINED> instruction: 0xf8dfd1f6
   1385c:			; <UNDEFINED> instruction: 0x4643045c
   13860:	ldrbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   13864:			; <UNDEFINED> instruction: 0xf85b2101
   13868:	ldrbtmi	r0, [sl], #-0
   1386c:			; <UNDEFINED> instruction: 0xf7f06800
   13870:	ldmdavs	r3!, {r1, r4, r6, fp, sp, lr, pc}
   13874:	ldmle	r2, {r0, r1, r3, r6, r8, sl, lr}
   13878:	mcrcs	8, 0, r6, cr0, cr6, {5}
   1387c:	svcge	0x0058f47f
   13880:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   13884:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13888:			; <UNDEFINED> instruction: 0xf940f7fe
   1388c:	ldrtmi	r9, [fp], -r8, lsl #16
   13890:	tstcs	r1, r0, lsr #4
   13894:	ldm	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13898:	strmi	r2, [r5], -r0, lsr #16
   1389c:	msrhi	SPSR_fs, r0, asr #32
   138a0:			; <UNDEFINED> instruction: 0xf7ef4638
   138a4:	blls	20f62c <fputs@plt+0x20bb2c>
   138a8:			; <UNDEFINED> instruction: 0xf0404283
   138ac:	mrcge	1, 1, r8, cr7, cr10, {3}
   138b0:	sfmvs	f2, 4, [r0], #-0
   138b4:			; <UNDEFINED> instruction: 0xf7ef4631
   138b8:	stcvs	15, cr14, [r0], #-24	; 0xffffffe8
   138bc:	ldmda	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   138c0:	strtmi	r2, [r0], -r0, lsl #2
   138c4:			; <UNDEFINED> instruction: 0xf912f7fe
   138c8:	stcls	6, cr4, [r8, #-172]	; 0xffffff54
   138cc:	strtmi	r6, [sl], -r0, ror #23
   138d0:			; <UNDEFINED> instruction: 0xf7fe4629
   138d4:	strtmi	pc, [r8], -r5, ror #22
   138d8:	andscs	r4, r4, #51380224	; 0x3100000
   138dc:	ldcl	7, cr15, [r4, #956]	; 0x3bc
   138e0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   138e4:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
   138e8:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   138ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   138f0:			; <UNDEFINED> instruction: 0xf90cf7fe
   138f4:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   138f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   138fc:			; <UNDEFINED> instruction: 0xf906f7fe
   13900:	strbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13904:	str	r4, [r8], #1146	; 0x47a
   13908:			; <UNDEFINED> instruction: 0xf8df8a6a
   1390c:			; <UNDEFINED> instruction: 0x07d1345c
   13910:			; <UNDEFINED> instruction: 0xf140447b
   13914:			; <UNDEFINED> instruction: 0xf8df80b0
   13918:	ldrbtmi	r2, [sl], #-1108	; 0xfffffbac
   1391c:	strtmi	r9, [r0], -r1, lsl #6
   13920:			; <UNDEFINED> instruction: 0xf8df69eb
   13924:	movwls	r1, #1100	; 0x44c
   13928:	stmdbvs	fp!, {r0, r3, r4, r5, r6, sl, lr}^
   1392c:			; <UNDEFINED> instruction: 0xf8eef7fe
   13930:			; <UNDEFINED> instruction: 0xf8dfe79f
   13934:	ldrbtmi	r3, [fp], #-1088	; 0xfffffbc0
   13938:	ldrbeq	r8, [r0, sl, ror #20]
   1393c:	addhi	pc, r3, r0, asr #2
   13940:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13944:	movwls	r4, #5242	; 0x147a
   13948:	stmibvs	fp!, {r5, r9, sl, lr}^
   1394c:	strtne	pc, [ip], #-2271	; 0xfffff721
   13950:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   13954:			; <UNDEFINED> instruction: 0xf7fe696b
   13958:			; <UNDEFINED> instruction: 0xe78af8d9
   1395c:	strtcc	pc, [r0], #-2271	; 0xfffff721
   13960:	movwls	r4, #5243	; 0x147b
   13964:	stmibvs	fp!, {r5, r9, sl, lr}^
   13968:	ldrne	pc, [r8], #-2271	; 0xfffff721
   1396c:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   13970:	movwcs	lr, #22997	; 0x59d5
   13974:			; <UNDEFINED> instruction: 0xf8caf7fe
   13978:			; <UNDEFINED> instruction: 0xf8dfe77b
   1397c:			; <UNDEFINED> instruction: 0xf06f340c
   13980:	ldrbtmi	r0, [fp], #-2069	; 0xfffff7eb
   13984:	ldrbeq	r8, [r5, sl, ror #20]
   13988:			; <UNDEFINED> instruction: 0xf8dfd560
   1398c:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
   13990:			; <UNDEFINED> instruction: 0x462049ff
   13994:			; <UNDEFINED> instruction: 0xf7fe4479
   13998:			; <UNDEFINED> instruction: 0x2100f8b9
   1399c:			; <UNDEFINED> instruction: 0xf7fe4620
   139a0:			; <UNDEFINED> instruction: 0xf1b8f8a5
   139a4:			; <UNDEFINED> instruction: 0xf43f0f00
   139a8:	strt	sl, [fp], #-3940	; 0xfffff09c
   139ac:			; <UNDEFINED> instruction: 0x46204af9
   139b0:			; <UNDEFINED> instruction: 0xf06f49f9
   139b4:	ldrbtmi	r0, [sl], #-1301	; 0xfffffaeb
   139b8:			; <UNDEFINED> instruction: 0xf7fe4479
   139bc:	strt	pc, [r3], #-2215	; 0xfffff759
   139c0:	ldrbtmi	r4, [fp], #-3062	; 0xfffff40a
   139c4:			; <UNDEFINED> instruction: 0x462049f6
   139c8:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   139cc:	movwcs	lr, #22997	; 0x59d5
   139d0:			; <UNDEFINED> instruction: 0xf89cf7fe
   139d4:			; <UNDEFINED> instruction: 0xf10369ab
   139d8:			; <UNDEFINED> instruction: 0xf028080f
   139dc:	rscvs	r0, fp, pc, lsl #16
   139e0:			; <UNDEFINED> instruction: 0xf7ef4640
   139e4:	adcvs	lr, r8, ip, ror #30
   139e8:			; <UNDEFINED> instruction: 0xf43f2800
   139ec:	ldrtmi	sl, [fp], -fp, lsl #24
   139f0:	tstcs	r1, r2, asr #12
   139f4:	stmda	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   139f8:			; <UNDEFINED> instruction: 0xf0404580
   139fc:	stmiavs	r9!, {r1, r2, r4, r7, pc}
   13a00:	stcvs	6, cr4, [r0], #-264	; 0xfffffef8
   13a04:			; <UNDEFINED> instruction: 0xf7ef44c1
   13a08:	stmiavs	sl!, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
   13a0c:	blvs	ff825320 <fputs@plt+0xff821820>
   13a10:			; <UNDEFINED> instruction: 0xf7fe4611
   13a14:	stmiavs	r9!, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   13a18:	andcs	r4, r0, r2, asr #12
   13a1c:			; <UNDEFINED> instruction: 0xa01cf8d5
   13a20:	cdp2	0, 2, cr15, cr4, cr0, {0}
   13a24:			; <UNDEFINED> instruction: 0xf43f4582
   13a28:	blmi	fe8ff6c0 <fputs@plt+0xfe8fbbc0>
   13a2c:	ldmmi	sp, {r2, r3, r5, r9, sp}^
   13a30:			; <UNDEFINED> instruction: 0xf06f2101
   13a34:			; <UNDEFINED> instruction: 0xf85b0515
   13a38:	ldrbtmi	r3, [r8], #-3
   13a3c:			; <UNDEFINED> instruction: 0xf7ef681b
   13a40:			; <UNDEFINED> instruction: 0xf7ffef08
   13a44:	bmi	ff6429d0 <fputs@plt+0xff63eed0>
   13a48:			; <UNDEFINED> instruction: 0xe77c447a
   13a4c:	ldrbtmi	r4, [sl], #-2775	; 0xfffff529
   13a50:	bcs	1cd8d0 <fputs@plt+0x1c9dd0>
   13a54:	svcge	0x000df63f
   13a58:			; <UNDEFINED> instruction: 0xf002e8df
   13a5c:	tstne	r6, #491520	; 0x78000
   13a60:	andeq	r0, r4, r0, lsl r8
   13a64:	movthi	pc, #35039	; 0x88df	; <UNPREDICTABLE>
   13a68:			; <UNDEFINED> instruction: 0xe6e544f8
   13a6c:	blls	37641c <fputs@plt+0x37291c>
   13a70:			; <UNDEFINED> instruction: 0xf53f07d1
   13a74:	bmi	ff3ff7bc <fputs@plt+0xff3fbcbc>
   13a78:	smlsldx	r4, pc, sl, r4	; <UNPREDICTABLE>
   13a7c:	ldrbtmi	r4, [fp], #-3022	; 0xfffff432
   13a80:	blmi	ff3cd7f0 <fputs@plt+0xff3c9cf0>
   13a84:			; <UNDEFINED> instruction: 0xe76c447b
   13a88:	ldrbtmi	r4, [fp], #-3021	; 0xfffff433
   13a8c:	blmi	ff38d8fc <fputs@plt+0xff389dfc>
   13a90:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13a94:			; <UNDEFINED> instruction: 0xe775447b
   13a98:	strtmi	r4, [r0], -fp, asr #21
   13a9c:	ldrbtmi	r4, [sl], #-2507	; 0xfffff635
   13aa0:			; <UNDEFINED> instruction: 0xf7fe4479
   13aa4:			; <UNDEFINED> instruction: 0xe6e4f833
   13aa8:	svceq	0x0001f812
   13aac:	stmib	r6, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}^
   13ab0:	str	r0, [r3], r3
   13ab4:	sfmmi	f2, 2, [r6, #48]	; 0x30
   13ab8:	vqdmulh.s<illegal width 8>	d15, d3, d2
   13abc:	stmibmi	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
   13ac0:	strtmi	r4, [r0], -r3, asr #12
   13ac4:	stmiapl	sl!, {r0, r3, r4, r5, r6, sl, lr}
   13ac8:			; <UNDEFINED> instruction: 0xf820f7fe
   13acc:	blmi	1ecd5e8 <fputs@plt+0x1ec9ae8>
   13ad0:	stmiami	r1, {r1, r5, r9, sp}^
   13ad4:			; <UNDEFINED> instruction: 0xf06f2101
   13ad8:			; <UNDEFINED> instruction: 0xf85b0515
   13adc:	ldrbtmi	r3, [r8], #-3
   13ae0:			; <UNDEFINED> instruction: 0xf7ef681b
   13ae4:			; <UNDEFINED> instruction: 0xf7ffeeb6
   13ae8:	ldmdami	r3!, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, pc}^
   13aec:	bmi	feedbef8 <fputs@plt+0xfeed83f8>
   13af0:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   13af4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   13af8:	svc	0x000cf7ef
   13afc:			; <UNDEFINED> instruction: 0xe6326a33
   13b00:	eorcs	r4, r2, #111616	; 0x1b400
   13b04:			; <UNDEFINED> instruction: 0x210148b6
   13b08:	ldreq	pc, [r5, #-111]	; 0xffffff91
   13b0c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13b10:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   13b14:	cdp	7, 9, cr15, cr12, cr15, {7}
   13b18:			; <UNDEFINED> instruction: 0x462049b2
   13b1c:			; <UNDEFINED> instruction: 0xf7fd4479
   13b20:	bmi	fec93afc <fputs@plt+0xfec8fffc>
   13b24:			; <UNDEFINED> instruction: 0xf7ff447a
   13b28:	blmi	1902910 <fputs@plt+0x18fee10>
   13b2c:	stmiami	pc!, {r3, r5, r9, sp}	; <UNPREDICTABLE>
   13b30:			; <UNDEFINED> instruction: 0xf06f2101
   13b34:			; <UNDEFINED> instruction: 0xf85b0515
   13b38:	ldrbtmi	r3, [r8], #-3
   13b3c:			; <UNDEFINED> instruction: 0xf7ef681b
   13b40:			; <UNDEFINED> instruction: 0xf7ffee88
   13b44:			; <UNDEFINED> instruction: 0xf06fbb61
   13b48:			; <UNDEFINED> instruction: 0xf7ff050b
   13b4c:	blmi	16c28c8 <fputs@plt+0x16bedc8>
   13b50:	stmiami	r7!, {r1, r5, r9, sp}
   13b54:			; <UNDEFINED> instruction: 0xf06f2101
   13b58:			; <UNDEFINED> instruction: 0xf85b0515
   13b5c:	ldrbtmi	r3, [r8], #-3
   13b60:			; <UNDEFINED> instruction: 0xf7ef681b
   13b64:	stmibmi	r3!, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   13b68:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13b6c:			; <UNDEFINED> instruction: 0xffcef7fd
   13b70:	ldrbtmi	r4, [sl], #-2721	; 0xfffff55f
   13b74:	bllt	1491b78 <fputs@plt+0x148e078>
   13b78:	eorcs	r4, r2, #80896	; 0x13c00
   13b7c:			; <UNDEFINED> instruction: 0x2101489f
   13b80:	ldreq	pc, [r5, #-111]	; 0xffffff91
   13b84:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13b88:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   13b8c:	cdp	7, 6, cr15, cr0, cr15, {7}
   13b90:			; <UNDEFINED> instruction: 0x4620499b
   13b94:			; <UNDEFINED> instruction: 0xf7fd4479
   13b98:	bmi	fe6d3a84 <fputs@plt+0xfe6cff84>
   13b9c:			; <UNDEFINED> instruction: 0xf7ff447a
   13ba0:	blmi	1182898 <fputs@plt+0x117ed98>
   13ba4:	ldmmi	r8, {r0, r1, r5, r9, sp}
   13ba8:			; <UNDEFINED> instruction: 0xf06f2101
   13bac:			; <UNDEFINED> instruction: 0xf85b0515
   13bb0:	ldrbtmi	r3, [r8], #-3
   13bb4:			; <UNDEFINED> instruction: 0xf7ef681b
   13bb8:	ldmibmi	r4, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
   13bbc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13bc0:			; <UNDEFINED> instruction: 0xffa4f7fd
   13bc4:	ldrbtmi	r4, [sl], #-2706	; 0xfffff56e
   13bc8:	bllt	a11bcc <fputs@plt+0xa0e0cc>
   13bcc:			; <UNDEFINED> instruction: 0x46204991
   13bd0:	ldreq	pc, [r5, #-111]	; 0xffffff91
   13bd4:			; <UNDEFINED> instruction: 0xf7fd4479
   13bd8:	stmibmi	pc, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   13bdc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13be0:			; <UNDEFINED> instruction: 0xff94f7fd
   13be4:	ldrbtmi	r4, [sl], #-2701	; 0xfffff573
   13be8:	bllt	611bec <fputs@plt+0x60e0ec>
   13bec:			; <UNDEFINED> instruction: 0x5010f8d9
   13bf0:			; <UNDEFINED> instruction: 0xf8d94620
   13bf4:			; <UNDEFINED> instruction: 0xf8d9100c
   13bf8:			; <UNDEFINED> instruction: 0xf8d92000
   13bfc:	strls	r3, [r3, #-20]	; 0xffffffec
   13c00:	ldrdpl	pc, [r4], -r9
   13c04:	mvnsvs	pc, #12582912	; 0xc00000
   13c08:	smlabtcs	r1, sp, r9, lr
   13c0c:	stmibmi	r5, {r2, r7, r9, fp, lr}
   13c10:	ldrbtmi	r9, [sl], #-772	; 0xfffffcfc
   13c14:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   13c18:	ldrdcc	pc, [r8], -r9
   13c1c:			; <UNDEFINED> instruction: 0xff76f7fd
   13c20:	blt	ffc51c24 <fputs@plt+0xffc4e124>
   13c24:	cdp	7, 6, cr15, cr2, cr15, {7}
   13c28:	andeq	r8, r2, r6, lsl #25
   13c2c:	andeq	r0, r0, r0, ror r2
   13c30:	andeq	r8, r2, r6, ror ip
   13c34:	andeq	r5, r1, r8, lsl #29
   13c38:	andeq	r4, r1, r8, asr #19
   13c3c:	andeq	r4, r1, r6, lsl #20
   13c40:	andeq	r4, r1, r0, ror #4
   13c44:	ldrdeq	r4, [r1], -sl
   13c48:	muleq	r1, r2, r9
   13c4c:	ldrdeq	r4, [r1], -r0
   13c50:	andeq	r4, r1, r8, ror #28
   13c54:	andeq	r8, r2, r6, lsr #22
   13c58:	andeq	r4, r1, sl, ror #18
   13c5c:	andeq	r4, r1, r8, ror #3
   13c60:	andeq	r4, r1, sl, ror #18
   13c64:	andeq	r4, r1, sl, asr #3
   13c68:	andeq	r4, r1, r2, lsl pc
   13c6c:	muleq	r1, sl, r1
   13c70:	andeq	r4, r1, sl, ror #29
   13c74:	andeq	r4, r1, ip, ror r1
   13c78:	muleq	r1, sl, lr
   13c7c:	andeq	r4, r1, sl, ror lr
   13c80:	andeq	r4, r1, r0, ror sp
   13c84:	andeq	r4, r1, ip, lsl #27
   13c88:	andeq	r4, r1, ip, lsl #27
   13c8c:	andeq	r4, r1, r4, ror #25
   13c90:	andeq	r4, r1, r6, lsl r8
   13c94:	andeq	r4, r1, r6, asr r0
   13c98:	andeq	r4, r1, r4, lsr #16
   13c9c:	andeq	r4, r1, lr, lsr #25
   13ca0:	andeq	r4, r1, r8, lsr r0
   13ca4:	ldrdeq	r4, [r1], -lr
   13ca8:	andeq	r4, r1, sl, lsl r0
   13cac:	andeq	r4, r1, lr, ror #15
   13cb0:	andeq	r4, r1, r4
   13cb4:	strdeq	r4, [r1], -sl
   13cb8:	andeq	r0, r0, r8, ror r2
   13cbc:			; <UNDEFINED> instruction: 0x000141be
   13cc0:	andeq	r4, r1, r6, asr #15
   13cc4:			; <UNDEFINED> instruction: 0x00013fb4
   13cc8:	ldrdeq	r4, [r1], -r2
   13ccc:	strdeq	r4, [r1], -lr
   13cd0:	andeq	r4, r1, r4, asr #14
   13cd4:	andeq	r4, r1, r6, ror #5
   13cd8:	andeq	r3, r1, r4, lsl #31
   13cdc:	andeq	r4, r1, sl, lsr #14
   13ce0:	andeq	r4, r1, r6, lsl #13
   13ce4:	muleq	r1, ip, r6
   13ce8:	ldrdeq	r4, [r1], -sl
   13cec:	andeq	r4, r1, r2, ror #14
   13cf0:	andeq	r4, r1, r8, ror r7
   13cf4:	andeq	r4, r1, lr, lsl #15
   13cf8:	andeq	r3, r1, r0, lsl #30
   13cfc:	muleq	r1, r6, r7
   13d00:			; <UNDEFINED> instruction: 0x000145b2
   13d04:	andeq	r4, r1, r2, ror #14
   13d08:	muleq	r1, lr, lr
   13d0c:	andeq	r4, r1, ip, asr r7
   13d10:	andeq	r4, r1, ip, asr #14
   13d14:	andeq	r3, r1, r2, ror lr
   13d18:	andeq	r4, r1, r8, asr r7
   13d1c:	andeq	r4, r1, ip, lsl #10
   13d20:	ldrdeq	r4, [r1], -r6
   13d24:	andeq	r4, r1, r0, lsl r7
   13d28:	strdeq	r3, [r1], -r4
   13d2c:	andeq	r4, r1, r2, lsl #14
   13d30:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   13d34:	andeq	r4, r1, r0, lsl r7
   13d38:	andeq	r4, r1, r0, lsr #1
   13d3c:	muleq	r1, r4, r3
   13d40:	andeq	r4, r1, r8, lsr #7
   13d44:	andeq	r4, r1, r0, asr #13
   13d48:	ldrdeq	r4, [r1], -r8
   13d4c:	andeq	r4, r1, lr, lsl #5
   13d50:	andeq	r8, r2, r2, lsl r0
   13d54:	andeq	r4, r1, sl, lsl #15
   13d58:	andeq	r4, r1, r6, lsl r8
   13d5c:	andeq	r4, r1, lr, ror #14
   13d60:	andeq	r4, r1, r6, lsr #5
   13d64:	andeq	r4, r1, ip, ror #3
   13d68:			; <UNDEFINED> instruction: 0x000141b4
   13d6c:	andeq	r4, r1, r6, asr #3
   13d70:	muleq	r1, r4, r6
   13d74:	andeq	r4, r1, lr, lsl #3
   13d78:	muleq	r1, ip, r1
   13d7c:	andeq	r4, r1, r2, asr #12
   13d80:	andeq	r4, r1, r4, ror #2
   13d84:	andeq	r4, r1, lr, ror #11
   13d88:	andeq	r4, r1, r2, asr #2
   13d8c:	strdeq	r3, [r1], -r6
   13d90:	andeq	r4, r1, r4, lsr r5
   13d94:	andeq	r4, r1, lr, lsl #2
   13d98:	andeq	r4, r1, r4, lsl #10
   13d9c:	andeq	r4, r1, r2, lsl #2
   13da0:	andeq	r4, r1, lr, lsl #10
   13da4:	strdeq	r4, [r1], -r2
   13da8:	andeq	r3, r1, r4, ror sp
   13dac:	andeq	r3, r1, lr, ror #26
   13db0:	andeq	r4, r1, ip, rrx
   13db4:	andeq	r3, r1, r4, asr #26
   13db8:	andeq	r4, r1, r6, asr r0
   13dbc:	andeq	r4, r1, r0, asr r0
   13dc0:	andeq	r4, r1, sl, asr #32
   13dc4:	andeq	r4, r1, r0, asr #32
   13dc8:	andeq	r4, r1, r6, lsr r0
   13dcc:	andeq	r4, r1, ip, lsl r4
   13dd0:	muleq	r2, r8, sp
   13dd4:	andeq	r4, r1, r0, lsr #10
   13dd8:			; <UNDEFINED> instruction: 0x000143ba
   13ddc:	andeq	r4, r1, r0, asr #6
   13de0:			; <UNDEFINED> instruction: 0x000142b8
   13de4:	andeq	r4, r1, r4, lsl #1
   13de8:	andeq	r3, r1, r4, asr #31
   13dec:	andeq	r4, r1, r6, asr #7
   13df0:	andeq	r4, r1, lr, lsl #5
   13df4:	andeq	r4, r1, r6, lsr r0
   13df8:	andeq	r3, r1, r6, ror pc
   13dfc:	andeq	r4, r1, r4, ror #4
   13e00:	andeq	r4, r1, ip
   13e04:	andeq	r3, r1, ip, asr #30
   13e08:	andeq	r4, r1, sl, asr r4
   13e0c:	andeq	r3, r1, r2, ror #31
   13e10:	andeq	r3, r1, r2, lsr #30
   13e14:	andeq	r4, r1, ip, asr r4
   13e18:	andeq	r3, r1, r2, asr #31
   13e1c:	andeq	r3, r1, r2, lsl #30
   13e20:	andeq	r3, r1, sl, asr #16
   13e24:	andeq	r4, r1, lr, asr #9
   13e28:	bmi	166a40 <fputs@plt+0x162f40>
   13e2c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   13e30:	tstlt	r0, r8, lsl r8
   13e34:			; <UNDEFINED> instruction: 0xf7ff2100
   13e38:	ldrbmi	fp, [r0, -fp, asr #18]!
   13e3c:	andeq	r7, r2, ip, lsr pc
   13e40:	andeq	r0, r0, r0, lsl #5
   13e44:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   13e48:	stfvcd	f3, [r1, #-64]	; 0xffffffc0
   13e4c:	andle	r2, r2, r3, asr r9
   13e50:	andseq	pc, r5, pc, rrx
   13e54:	stclvc	7, cr4, [r1, #-448]	; 0xfffffe40
   13e58:	mvnsle	r2, r4, asr r9
   13e5c:	stmdbcs	sp, {r0, r7, r8, sl, fp, ip, sp, lr}^
   13e60:	stfvcp	f5, [r1, #984]	; 0x3d8
   13e64:	mvnsle	r2, r0, asr r9
   13e68:	mlasne	r4, r0, r8, pc	; <UNPREDICTABLE>
   13e6c:	mvnle	r2, r3, ror r9
   13e70:	mlasne	r5, r0, r8, pc	; <UNPREDICTABLE>
   13e74:	mvnle	r2, r7, ror #18
   13e78:	mlasne	r6, r0, r8, pc	; <UNPREDICTABLE>
   13e7c:	mvnle	r2, r4, ror r9
   13e80:	mlasne	r7, r0, r8, pc	; <UNPREDICTABLE>
   13e84:	mvnle	r2, ip, ror #18
   13e88:	tstcs	r1, r0, lsl r4
   13e8c:	ldclvs	12, cr4, [r0], {4}
   13e90:			; <UNDEFINED> instruction: 0xf85d591b
   13e94:	andsvs	r4, r8, r4, lsl #22
   13e98:	ldmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13e9c:	andeq	r7, r2, r2, lsr #30
   13ea0:	andeq	r0, r0, r0, lsl #5
   13ea4:	svclt	0x0018380c
   13ea8:	ldrbmi	r2, [r0, -r1]!
   13eac:	vpmax.s8	d20, d12, d29
   13eb0:	ldrblt	r0, [r8, #3265]!	; 0xcc1
   13eb4:			; <UNDEFINED> instruction: 0x4604447a
   13eb8:	bgt	e56f8 <fputs@plt+0xe1bf8>
   13ebc:	sfmeq	f7, 3, [r0], {204}	; 0xcc
   13ec0:	strcs	r2, [ip, #-1856]	; 0xfffff8c0
   13ec4:	subgt	pc, r0, r4, asr #17
   13ec8:			; <UNDEFINED> instruction: 0xe000f8b2
   13ecc:	stmib	r4, {r1, r4, r7, fp, ip, sp, lr}^
   13ed0:	ldrmi	r7, [sp], -r0, lsl #10
   13ed4:	vst1.8	{d18}, [pc], r0
   13ed8:	cmnvs	r0, r0, lsl #7
   13edc:	eoreq	pc, r0, r4, lsl #2
   13ee0:	mvnscs	r6, r1, lsr #3
   13ee4:	ands	pc, ip, r4, lsr #17
   13ee8:	eorcs	r7, r0, #42467328	; 0x2880000
   13eec:	ldrcc	lr, [r1, -r4, asr #19]
   13ef0:	bl	1cd1eb4 <fputs@plt+0x1cce3b4>
   13ef4:	blvs	feaaebc0 <fputs@plt+0xfeaab0c0>
   13ef8:	andvc	pc, r0, r4, lsl #10
   13efc:	smlatbvc	r0, r1, r5, pc	; <UNPREDICTABLE>
   13f00:			; <UNDEFINED> instruction: 0xf00c463b
   13f04:	ldmdbmi	r8, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   13f08:	andcs	r6, r8, #40, 24	; 0x2800
   13f0c:			; <UNDEFINED> instruction: 0xf7ef4479
   13f10:	bllt	a4f5a0 <fputs@plt+0xa4baa0>
   13f14:	movwcs	lr, #51670	; 0xc9d6
   13f18:	ldfmis	f2, [r4, #-4]
   13f1c:			; <UNDEFINED> instruction: 0xf1431cd7
   13f20:	ldrbtmi	r0, [sp], #-1536	; 0xfffffa00
   13f24:	ldrbne	r6, [r1, r9, lsr #32]!
   13f28:	tsteq	r3, r1	; <UNPREDICTABLE>
   13f2c:	bl	119a658 <fputs@plt+0x1196b58>
   13f30:	bcs	53f38 <fputs@plt+0x50438>
   13f34:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   13f38:	orrseq	lr, r1, pc, asr #20
   13f3c:	strvc	lr, [r0], r1, asr #20
   13f40:	streq	lr, [r0, pc, asr #20]!
   13f44:	andcs	sp, r0, #12, 22	; 0x3000
   13f48:	stmdavs	r1!, {r8, r9, sp}
   13f4c:			; <UNDEFINED> instruction: 0xf1433201
   13f50:	adcsmi	r0, r2, #0, 6
   13f54:			; <UNDEFINED> instruction: 0xf844ba09
   13f58:	bl	1cdab70 <fputs@plt+0x1cd7070>
   13f5c:	blle	ffd14380 <fputs@plt+0xffd10880>
   13f60:	svclt	0x0000bdf8
   13f64:			; <UNDEFINED> instruction: 0x000143bc
   13f68:	andeq	r4, r1, r0, ror r3
   13f6c:	andeq	sl, r3, r2, lsl #8
   13f70:	stmdavs	r3, {r0, r2, r3, r5, r9, fp, lr}
   13f74:	svcmi	0x00f0e92d
   13f78:	cfldrdne	mvd4, [sp], {122}	; 0x7a
   13f7c:	ldmdavs	r1, {r0, r2, r7, ip, sp, pc}
   13f80:	bvc	51388 <fputs@plt+0x4d888>
   13f84:			; <UNDEFINED> instruction: 0xf8dfd046
   13f88:			; <UNDEFINED> instruction: 0xf10090a4
   13f8c:			; <UNDEFINED> instruction: 0xf8df0514
   13f90:	strmi	r8, [r6], -r0, lsr #1
   13f94:	ldrbtmi	r4, [r9], #3879	; 0xf27
   13f98:	ldrbtmi	r4, [pc], #-1272	; 13fa0 <fputs@plt+0x104a0>
   13f9c:	blt	48c05c <fputs@plt+0x48855c>
   13fa0:			; <UNDEFINED> instruction: 0xf5b4ba1c
   13fa4:	eorsle	r7, fp, #0, 30
   13fa8:			; <UNDEFINED> instruction: 0xf5b14421
   13fac:	eorsle	r7, r7, #0, 30
   13fb0:	andls	r4, r0, #76546048	; 0x4900000
   13fb4:	strtmi	r2, [sl], -r1
   13fb8:	b	ff2d1f7c <fputs@plt+0xff2ce47c>
   13fbc:	ldrtmi	r5, [r4], #-2355	; 0xfffff6cd
   13fc0:	blcs	2643c <fputs@plt+0x2293c>
   13fc4:	streq	pc, [r0, #-261]!	; 0xfffffefb
   13fc8:	ldrdlt	pc, [r8], -r4
   13fcc:			; <UNDEFINED> instruction: 0xf8b44479
   13fd0:	svclt	0x0018e006
   13fd4:			; <UNDEFINED> instruction: 0xf8944642
   13fd8:	svclt	0x0008c005
   13fdc:	stmdbvc	r4!, {r1, r3, r4, r5, r9, sl, lr}
   13fe0:	stmib	sp, {r0, sp}^
   13fe4:	stmib	sp, {r1, r8, r9, fp, sp, lr, pc}^
   13fe8:			; <UNDEFINED> instruction: 0xf7ef4c00
   13fec:			; <UNDEFINED> instruction: 0xf855eab2
   13ff0:	mrrcne	12, 1, r3, ip, cr4
   13ff4:	bmi	488028 <fputs@plt+0x484528>
   13ff8:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   13ffc:	ldccs	8, cr15, [r0], {85}	; 0x55
   14000:	andle	r1, r7, r0, asr ip
   14004:	bicle	r2, sl, r0, lsl #18
   14008:			; <UNDEFINED> instruction: 0x461c4611
   1400c:	blmi	34df38 <fputs@plt+0x34a438>
   14010:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   14014:	andlt	r4, r5, r0, asr r6
   14018:	svcmi	0x00f0e8bd
   1401c:	ldmdalt	lr, {r2, r3, ip, sp, lr, pc}
   14020:			; <UNDEFINED> instruction: 0xf7ef2001
   14024:	svclt	0x0000ed4a
   14028:	andeq	sl, r3, ip, lsr #7
   1402c:	strdeq	r4, [r1], -lr
   14030:	ldrdeq	r4, [r1], -r8
   14034:	andeq	r4, r1, lr, ror #5
   14038:	andeq	r4, r1, r8, ror #5
   1403c:	andeq	sl, r3, ip, lsr #6
   14040:	andeq	sl, r3, r4, lsl r3
   14044:	stmdavs	r3, {r0, r1, r2, r4, r9, fp, lr}
   14048:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   1404c:	eorle	r1, r4, sl, asr ip
   14050:			; <UNDEFINED> instruction: 0x4605b470
   14054:			; <UNDEFINED> instruction: 0xf5b3e006
   14058:	andsle	r7, r5, #0, 30
   1405c:	svccc	0x0020f855
   14060:	andsle	r1, r5, ip, asr ip
   14064:	stclne	8, cr6, [r2], #-432	; 0xfffffe50
   14068:	tstlt	r9, r2, lsl r0
   1406c:	blt	702904 <fputs@plt+0x6fee04>
   14070:			; <UNDEFINED> instruction: 0xf284fab4
   14074:	strtmi	r1, [r3], #-3678	; 0xfffff1a2
   14078:			; <UNDEFINED> instruction: 0xf5b60952
   1407c:	svclt	0x00887fff
   14080:	andeq	pc, r1, #66	; 0x42
   14084:	rscle	r2, r6, r0, lsl #20
   14088:	rscscc	pc, pc, pc, asr #32
   1408c:			; <UNDEFINED> instruction: 0x4770bc70
   14090:			; <UNDEFINED> instruction: 0xf500bc70
   14094:			; <UNDEFINED> instruction: 0xf00b7000
   14098:			; <UNDEFINED> instruction: 0xf500bfad
   1409c:			; <UNDEFINED> instruction: 0xf00b7000
   140a0:	svclt	0x0000bfa9
   140a4:	ldrdeq	sl, [r3], -ip
   140a8:	svclt	0x0018380f
   140ac:	ldrbmi	r2, [r0, -r1]!
   140b0:	svclt	0x00004770
   140b4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   140b8:	ldcllt	7, cr15, [r6], #-956	; 0xfffffc44
   140bc:	andeq	r4, r1, r6, asr r2
   140c0:	svcmi	0x00f0e92d
   140c4:	vpush	{s8-s87}
   140c8:	blmi	1436cd8 <fputs@plt+0x14331d8>
   140cc:	cfldrdmi	mvd4, [r0], {122}	; 0x7a
   140d0:	ldmpl	r3, {r4, r6, r8, fp, lr}^
   140d4:	ldrbtmi	fp, [ip], #-139	; 0xffffff75
   140d8:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   140dc:			; <UNDEFINED> instruction: 0xf04f9309
   140e0:	movwcs	r0, #768	; 0x300
   140e4:	movwls	r6, #16416	; 0x4020
   140e8:			; <UNDEFINED> instruction: 0xf7ef9307
   140ec:	stmdacs	r0, {r2, r5, r8, r9, fp, sp, lr, pc}
   140f0:	blge	1482f0 <fputs@plt+0x1447f0>
   140f4:	ldrdls	pc, [r0, -pc]!	; <UNPREDICTABLE>
   140f8:			; <UNDEFINED> instruction: 0xf10d4e48
   140fc:	vmov.32	d8[0], r0
   14100:	blmi	11e2948 <fputs@plt+0x11dee48>
   14104:			; <UNDEFINED> instruction: 0x811cf8df
   14108:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
   1410c:	ldrbtmi	r4, [r8], #1150	; 0x47e
   14110:	cfmadd32	mvax4, mvfx4, mvfx8, mvfx2
   14114:			; <UNDEFINED> instruction: 0x465c3a90
   14118:	beq	44f980 <fputs@plt+0x44be80>
   1411c:	andcs	r4, sl, #87031808	; 0x5300000
   14120:			; <UNDEFINED> instruction: 0xf7ef4621
   14124:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   14128:			; <UNDEFINED> instruction: 0xf8d9dd3f
   1412c:	bge	160134 <fputs@plt+0x15c634>
   14130:	bne	fe44f998 <fputs@plt+0xfe44be98>
   14134:	movwcc	r9, #6148	; 0x1804
   14138:			; <UNDEFINED> instruction: 0xf8c99303
   1413c:			; <UNDEFINED> instruction: 0xf7ef3000
   14140:	stmdacs	r0, {r5, sl, fp, sp, lr, pc}
   14144:	svcmi	0x0038d0e8
   14148:	andls	sl, r4, r6, lsl #26
   1414c:	sxtahmi	r4, fp, pc, ror #8	; <UNPREDICTABLE>
   14150:	ldrtmi	r4, [r1], -sl, lsr #12
   14154:	ldc	7, cr15, [r4], {239}	; 0xef
   14158:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1415c:	stmdavc	r3, {r2, r3, r4, r6, r7, ip, lr, pc}
   14160:	sbcsle	r2, r9, r3, lsr #22
   14164:	strbmi	sl, [r1], -r8, lsl #20
   14168:	ldmib	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1416c:	bmi	c00fd4 <fputs@plt+0xbfd4d4>
   14170:			; <UNDEFINED> instruction: 0xf8db2318
   14174:	ldrbtmi	r7, [sl], #-4
   14178:	ldrdgt	pc, [r0], -r2
   1417c:	bls	225a68 <fputs@plt+0x221f68>
   14180:	blcc	2244f0 <fputs@plt+0x2209f0>
   14184:	svceq	0x0008f113
   14188:	blcs	92194 <fputs@plt+0x8e694>
   1418c:			; <UNDEFINED> instruction: 0xf8dfd1f7
   14190:	strcc	lr, [r4, -r0, lsr #1]
   14194:			; <UNDEFINED> instruction: 0xf10c4927
   14198:	ldrbtmi	r0, [lr], #516	; 0x204
   1419c:	ldrbtmi	r2, [r9], #-0
   141a0:			; <UNDEFINED> instruction: 0xf8ce9004
   141a4:	andvs	r7, sl, r4
   141a8:	stmdals	r4, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   141ac:			; <UNDEFINED> instruction: 0xf7efb108
   141b0:	ldrbmi	lr, [r0], -r6, ror #20
   141b4:	ldmib	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   141b8:	blmi	526a3c <fputs@plt+0x522f3c>
   141bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   141c0:	blls	26e230 <fputs@plt+0x26a730>
   141c4:			; <UNDEFINED> instruction: 0xf04f405a
   141c8:	tstle	sl, r0, lsl #6
   141cc:	ldc	0, cr11, [sp], #44	; 0x2c
   141d0:	pop	{r1, r8, r9, fp, pc}
   141d4:	bmi	67819c <fputs@plt+0x67469c>
   141d8:	ldmdbmi	r9, {r0, sp}
   141dc:	smlsdxls	r0, sl, r4, r4
   141e0:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
   141e4:			; <UNDEFINED> instruction: 0xf7ef6812
   141e8:			; <UNDEFINED> instruction: 0x2001e9b4
   141ec:	stcl	7, cr15, [r4], #-956	; 0xfffffc44
   141f0:	andcs	r4, r1, r4, lsl r9
   141f4:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
   141f8:	stmib	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   141fc:			; <UNDEFINED> instruction: 0xf7ef2001
   14200:			; <UNDEFINED> instruction: 0xf7efec5c
   14204:	svclt	0x0000eb74
   14208:	muleq	r2, ip, ip
   1420c:	andeq	r0, r0, r0, ror r2
   14210:	andeq	r8, r2, sl, asr r6
   14214:	andeq	r4, r1, r8, asr #29
   14218:	andeq	r8, r2, r0, lsr #12
   1421c:	andeq	lr, r0, r8, lsl #30
   14220:	andeq	lr, r0, r6, lsl #30
   14224:	andeq	r4, r1, lr, lsr r2
   14228:	andeq	r8, r2, r4, ror #11
   1422c:			; <UNDEFINED> instruction: 0x0003a3ba
   14230:	muleq	r2, r6, r5
   14234:	muleq	r3, r2, r3
   14238:	andeq	r7, r2, ip, lsr #23
   1423c:	andeq	r8, r2, r4, asr r5
   14240:	andeq	r4, r1, lr, ror #2
   14244:	andeq	r4, r1, lr, lsr r1
   14248:	blmi	12a6b74 <fputs@plt+0x12a3074>
   1424c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   14250:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   14254:	tstls	fp, #1769472	; 0x1b0000
   14258:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1425c:	rsble	r2, fp, r0, lsl #16
   14260:	stcvs	6, cr4, [r0], {4}
   14264:	stmdbmi	r4, {r3, r8, r9, ip, sp, pc}^
   14268:			; <UNDEFINED> instruction: 0xf7ef4479
   1426c:	strmi	lr, [r5], -r4, ror #20
   14270:	rsbsle	r2, r3, r0, lsl #16
   14274:	stmia	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14278:	strmi	r4, [r1], -sl, ror #12
   1427c:			; <UNDEFINED> instruction: 0xf7ef2003
   14280:	ldrdcc	lr, [r1], -r6
   14284:	blls	3483fc <fputs@plt+0x3448fc>
   14288:	bls	365b30 <fputs@plt+0x362030>
   1428c:	teqeq	pc, r3, lsl r1	; <UNPREDICTABLE>
   14290:			; <UNDEFINED> instruction: 0xf1424d3a
   14294:	ldrbtmi	r0, [sp], #-512	; 0xfffffe00
   14298:			; <UNDEFINED> instruction: 0xf00217d2
   1429c:	ldmdane	fp, {r0, r1, r2, r3, r4, r5, r8, r9}^
   142a0:	teqeq	pc, #35	; 0x23	; <UNPREDICTABLE>
   142a4:			; <UNDEFINED> instruction: 0xf7ef606b
   142a8:	bvs	fe88e798 <fputs@plt+0xfe88ac98>
   142ac:	andsle	r2, r4, r2, lsl #18
   142b0:	eorle	r2, ip, r7, lsl #18
   142b4:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   142b8:	bmi	cae82c <fputs@plt+0xcaad2c>
   142bc:	ldrbtmi	r2, [sl], #-0
   142c0:	bmi	c6c414 <fputs@plt+0xc68914>
   142c4:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   142c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   142cc:	subsmi	r9, sl, fp, lsl fp
   142d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   142d4:	andslt	sp, sp, r2, lsr r1
   142d8:	bmi	b437a0 <fputs@plt+0xb3fca0>
   142dc:	blvs	fe8dd868 <fputs@plt+0xfe8d9d68>
   142e0:	ldrbtmi	r2, [sl], #-192	; 0xffffff40
   142e4:	rsbne	pc, r1, r0, asr #13
   142e8:	cmnmi	pc, #35	; 0x23	; <UNPREDICTABLE>
   142ec:	addsvs	r2, r1, r0, lsl #8
   142f0:	movwmi	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   142f4:			; <UNDEFINED> instruction: 0xf6c06851
   142f8:	sbcsvs	r1, r5, r1, ror #8
   142fc:	andsvs	r4, r0, #184549376	; 0xb000000
   14300:	stmib	r2, {r8, sp}^
   14304:	tstvs	r1, r5, lsl #8
   14308:	subsvs	r6, r1, #1073741876	; 0x40000034
   1430c:	bmi	84e268 <fputs@plt+0x84a768>
   14310:	strmi	pc, [r2], #-79	; 0xffffffb1
   14314:	sbceq	pc, r0, r8, asr #4
   14318:	ldrbtmi	r2, [sl], #-1299	; 0xfffffaed
   1431c:	andsne	pc, r3, r0, asr #13
   14320:	orrsvs	r4, r0, r3, lsr #12
   14324:	addcs	r6, r0, r0, lsl r2
   14328:	swpcs	r6, r1, [r0]
   1432c:	andpl	lr, r3, r2, asr #19
   14330:	bicsvs	r6, r1, r4, asr r1
   14334:			; <UNDEFINED> instruction: 0xe7c06251
   14338:	strb	r2, [r2, r1]
   1433c:	b	ff5d2300 <fputs@plt+0xff5ce800>
   14340:	bl	ff052304 <fputs@plt+0xff04e804>
   14344:			; <UNDEFINED> instruction: 0xf7ef6800
   14348:	ldmdbmi	r2, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
   1434c:			; <UNDEFINED> instruction: 0x46024479
   14350:			; <UNDEFINED> instruction: 0xf7ef2001
   14354:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
   14358:	bl	febd231c <fputs@plt+0xfebce81c>
   1435c:	andcs	r4, r1, lr, lsl #18
   14360:	ldrbtmi	r6, [r9], #-3234	; 0xfffff35e
   14364:	ldm	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14368:			; <UNDEFINED> instruction: 0xf7ef2001
   1436c:	svclt	0x0000eba6
   14370:	andeq	r7, r2, ip, lsl fp
   14374:	andeq	r0, r0, r0, ror r2
   14378:	andeq	r4, r1, r8, lsr sp
   1437c:	muleq	r3, sl, r2
   14380:	andeq	sl, r3, sl, ror r2
   14384:	andeq	r8, r2, sl, ror #8
   14388:	andeq	r7, r2, r2, lsr #21
   1438c:	andeq	sl, r3, lr, asr #4
   14390:	andeq	sl, r3, r6, lsl r2
   14394:	andeq	r4, r1, r4, asr #32
   14398:	andeq	r4, r1, r6, lsl r0
   1439c:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   143a0:			; <UNDEFINED> instruction: 0x53aaf245
   143a4:	vorr.i16	d20, #86	; 0x0056
   143a8:	ldrbtmi	r5, [ip], #938	; 0x3aa
   143ac:	strlt	r6, [r0, #-2050]	; 0xfffff7fe
   143b0:			; <UNDEFINED> instruction: 0xf85cb083
   143b4:	addsmi	r1, sl, #1
   143b8:	tstls	r1, r9, lsl #16
   143bc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   143c0:	tstle	r6, r0, lsl #6
   143c4:			; <UNDEFINED> instruction: 0xf6406842
   143c8:	vsubw.s8	q11, q0, d1
   143cc:	movwls	r0, #769	; 0x301
   143d0:	svclt	0x0008429a
   143d4:	mrsle	r2, (UNDEF: 12)
   143d8:	blmi	266c08 <fputs@plt+0x263108>
   143dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   143e0:	blls	6e450 <fputs@plt+0x6a950>
   143e4:			; <UNDEFINED> instruction: 0xf04f405a
   143e8:	mrsle	r0, SP_abt
   143ec:			; <UNDEFINED> instruction: 0xf85db003
   143f0:			; <UNDEFINED> instruction: 0xf06ffb04
   143f4:	strb	r0, [pc, sl]!
   143f8:	b	1e523bc <fputs@plt+0x1e4e8bc>
   143fc:			; <UNDEFINED> instruction: 0x000279be
   14400:	andeq	r0, r0, r0, ror r2
   14404:	andeq	r7, r2, ip, lsl #19
   14408:	blmi	fe126e1c <fputs@plt+0xfe12331c>
   1440c:	push	{r1, r3, r4, r5, r6, sl, lr}
   14410:			; <UNDEFINED> instruction: 0x460c4ff0
   14414:	ldrdlt	r5, [r9], r3
   14418:	stcvs	6, cr4, [r8], {7}
   1441c:	movwls	r6, #30747	; 0x781b
   14420:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14424:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   14428:	blmi	1f6f5b0 <fputs@plt+0x1f6bab0>
   1442c:	movwls	r4, #21627	; 0x547b
   14430:	blcs	32444 <fputs@plt+0x2e944>
   14434:	sbchi	pc, sl, r0, asr #32
   14438:	stmdacs	r0, {r5, r7, sl, fp, sp, lr}
   1443c:	ldmdbmi	r9!, {r0, r2, r5, r6, ip, lr, pc}^
   14440:			; <UNDEFINED> instruction: 0xf7ef4479
   14444:			; <UNDEFINED> instruction: 0x4606e978
   14448:			; <UNDEFINED> instruction: 0xf0002800
   1444c:	bmi	1db47c0 <fputs@plt+0x1db0cc0>
   14450:	ldrsbge	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
   14454:	ldrbtmi	r4, [sl], #1146	; 0x47a
   14458:	ldmdavs	r3, {r0, r4, r6, r8, fp, sp, lr}^
   1445c:			; <UNDEFINED> instruction: 0xf8ca1acb
   14460:	addsmi	r3, r9, #4
   14464:			; <UNDEFINED> instruction: 0x4d72d94e
   14468:	ldrdls	pc, [r8, #143]	; 0x8f
   1446c:	ldmdavs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   14470:			; <UNDEFINED> instruction: 0xf8cd44f9
   14474:			; <UNDEFINED> instruction: 0xf8d5a010
   14478:			; <UNDEFINED> instruction: 0xf8dfc004
   1447c:	stfned	f0, [r2, #-752]	; 0xfffffd10
   14480:			; <UNDEFINED> instruction: 0xf04f4d6e
   14484:	ldrbtmi	r0, [r8], #2815	; 0xaff
   14488:	ldrbtmi	r9, [sp], #-2308	; 0xfffff6fc
   1448c:	andeq	pc, r4, ip, lsl #2
   14490:	andcs	pc, r0, r8, asr #17
   14494:	b	13e5da4 <fputs@plt+0x13e22a4>
   14498:			; <UNDEFINED> instruction: 0xf04f4e13
   1449c:	rsbvs	r0, r8, r0, asr #22
   144a0:	andeq	lr, fp, r3, lsl #22
   144a4:	andcc	pc, r3, ip, lsl #17
   144a8:	cdpeq	0, 1, cr6, cr8, cr8, {2}
   144ac:	and	pc, r1, ip, lsl #17
   144b0:	andeq	pc, r0, ip, lsl #17
   144b4:			; <UNDEFINED> instruction: 0xf88c0a18
   144b8:	ldrtmi	r0, [r0], -r2
   144bc:			; <UNDEFINED> instruction: 0xf7ef9203
   144c0:	bls	10ea28 <fputs@plt+0x10af28>
   144c4:	svclt	0x00181c43
   144c8:	blx	fe052e4c <fputs@plt+0xfe04f34c>
   144cc:			; <UNDEFINED> instruction: 0xf8d9d105
   144d0:	stmdacs	r2, {r3}
   144d4:			; <UNDEFINED> instruction: 0xf04fbf08
   144d8:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp}^
   144dc:	bleq	90bd0 <fputs@plt+0x8d0d0>
   144e0:			; <UNDEFINED> instruction: 0xf1036810
   144e4:			; <UNDEFINED> instruction: 0xf8c50c01
   144e8:			; <UNDEFINED> instruction: 0xf100c004
   144ec:			; <UNDEFINED> instruction: 0xf8830001
   144f0:	andsvs	sl, r0, r0
   144f4:	blmi	14c8c80 <fputs@plt+0x14c5180>
   144f8:			; <UNDEFINED> instruction: 0x2014f8d8
   144fc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14500:			; <UNDEFINED> instruction: 0xd3ba4293
   14504:			; <UNDEFINED> instruction: 0xf7ef4630
   14508:	blmi	13ce538 <fputs@plt+0x13caa38>
   1450c:			; <UNDEFINED> instruction: 0xf103447b
   14510:			; <UNDEFINED> instruction: 0xf1030218
   14514:	ldmdavs	r3, {r3, r5, r8}
   14518:			; <UNDEFINED> instruction: 0xf842ba1b
   1451c:	addsmi	r3, r1, #4, 22	; 0x1000
   14520:	mvnsle	r9, r6, lsl #6
   14524:	blmi	1266e4c <fputs@plt+0x126334c>
   14528:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1452c:			; <UNDEFINED> instruction: 0xf8536855
   14530:	vmovne.8	d9[4], r2
   14534:	streq	pc, [pc], -r5, lsl #2
   14538:	bleq	9258c <fputs@plt+0x8ea8c>
   1453c:	svceq	0x0001f801
   14540:	mvnsle	r4, lr, lsl #5
   14544:	movwcs	r4, #36418	; 0x8e42
   14548:	ldrdhi	pc, [r8, -pc]
   1454c:	ldrbtmi	r3, [lr], #-532	; 0xfffffdec
   14550:			; <UNDEFINED> instruction: 0xf8df742b
   14554:	ldrbtmi	sl, [r8], #260	; 0x104
   14558:			; <UNDEFINED> instruction: 0xf10568f0
   1455c:	ldmdbvs	r3!, {r2, r4, sl, fp}
   14560:			; <UNDEFINED> instruction: 0x464144fa
   14564:	strbtvc	r6, [r8], #-50	; 0xffffffce
   14568:	strtvc	r2, [fp], #0
   1456c:	strbtvc	r2, [fp], #832	; 0x340
   14570:	andgt	pc, r4, sl, asr #17
   14574:			; <UNDEFINED> instruction: 0xf87af000
   14578:	ldrdcc	pc, [r4], -sl
   1457c:	ldcne	8, cr6, [r9, #-212]	; 0xffffff2c
   14580:	sbcsvc	r3, r8, r4, lsl #10
   14584:	andsvc	r0, sl, r2, lsl #28
   14588:	beq	17598 <fputs@plt+0x13a98>
   1458c:	addsvc	r7, r8, sl, asr r0
   14590:	movwcs	r2, #512	; 0x200
   14594:	movwls	r4, #1592	; 0x638
   14598:			; <UNDEFINED> instruction: 0xf8ca2300
   1459c:	eorsvs	r1, r5, r4
   145a0:	stmib	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   145a4:	strbmi	r4, [r1], -sl, lsr #12
   145a8:			; <UNDEFINED> instruction: 0xf7ef4638
   145ac:	adcmi	lr, r8, #116, 16	; 0x740000
   145b0:	bmi	ac89fc <fputs@plt+0xac4efc>
   145b4:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   145b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   145bc:	subsmi	r9, sl, r7, lsl #22
   145c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   145c4:	andlt	sp, r9, r5, lsl #2
   145c8:	svchi	0x00f0e8bd
   145cc:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   145d0:			; <UNDEFINED> instruction: 0xf7efe732
   145d4:			; <UNDEFINED> instruction: 0x6ce3e98c
   145d8:	movwls	r4, #14881	; 0x3a21
   145dc:	ldmpl	sl, {r0, r2, r8, r9, fp, ip, pc}
   145e0:			; <UNDEFINED> instruction: 0xf7ef6814
   145e4:	stmdavs	r0, {r4, r5, r6, r9, fp, sp, lr, pc}
   145e8:	svc	0x002af7ee
   145ec:	tstcs	r1, r3, lsl #22
   145f0:	andls	r4, r0, #2097152	; 0x200000
   145f4:			; <UNDEFINED> instruction: 0x46204a1b
   145f8:			; <UNDEFINED> instruction: 0xf7ef447a
   145fc:	andcs	lr, r1, ip, lsl #19
   14600:	b	16d25c4 <fputs@plt+0x16ceac4>
   14604:	andcs	r4, r1, r8, lsl r9
   14608:	ldrbtmi	r6, [r9], #-3234	; 0xfffff35e
   1460c:	svc	0x00a0f7ee
   14610:			; <UNDEFINED> instruction: 0xf7ef2001
   14614:	svclt	0x0000ea52
   14618:	andeq	r7, r2, ip, asr r9
   1461c:	andeq	r0, r0, r0, ror r2
   14620:	andeq	r7, r2, ip, lsr r9
   14624:	andeq	r4, r1, r0, ror #22
   14628:	ldrdeq	sl, [r3], -ip
   1462c:	ldrdeq	r8, [r2], -r2
   14630:	andeq	r8, r2, r4, asr #5
   14634:	andeq	sl, r3, r0, asr #1
   14638:	andeq	sl, r3, sl, lsr #1
   1463c:	andeq	r8, r2, r6, lsr #5
   14640:	andeq	r8, r2, ip, lsr #4
   14644:	andeq	sl, r3, r4, lsr #32
   14648:	andeq	r8, r2, r8, lsl #4
   1464c:	andeq	sl, r3, r6
   14650:	andeq	r9, r3, r2, ror #31
   14654:	andeq	sl, r3, sl, asr #32
   14658:	ldrdeq	r8, [r2], -r0
   1465c:			; <UNDEFINED> instruction: 0x000277b2
   14660:	andeq	r0, r0, r8, ror r2
   14664:	andeq	r3, r1, r4, lsl #30
   14668:	andeq	r3, r1, lr, ror #26
   1466c:	mrcmi	5, 0, fp, cr7, cr0, {7}
   14670:	ldmdavs	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}
   14674:			; <UNDEFINED> instruction: 0xf641b9cf
   14678:			; <UNDEFINED> instruction: 0xf5065cb7
   1467c:	vmull.p8	q11, d16, d0
   14680:	ldrtmi	r4, [fp], -r1, asr #25
   14684:	blcs	1d6ac <fputs@plt+0x19bac>
   14688:	movteq	lr, #14927	; 0x3a4f
   1468c:	b	fe104574 <fputs@plt+0xfe100a74>
   14690:	stccc	3, cr0, [r1], {12}
   14694:			; <UNDEFINED> instruction: 0xf846d1f7
   14698:	ldrbmi	r3, [r6, #-3844]!	; 0xfffff0fc
   1469c:	strvc	pc, [r0, r7, lsl #2]
   146a0:	blmi	308e64 <fputs@plt+0x305364>
   146a4:	ldrbtmi	r2, [fp], #-1025	; 0xfffffbff
   146a8:	bicmi	r6, r0, #28
   146ac:	stfmid	f3, [r9], {106}	; 0x6a
   146b0:	ldrbtmi	r4, [ip], #-1034	; 0xfffffbf6
   146b4:	blcc	92700 <fputs@plt+0x8ec00>
   146b8:	tstvs	r0, #536576	; 0x83000
   146bc:	bl	125108 <fputs@plt+0x121608>
   146c0:	ldmdavs	fp, {r0, r1, r7, r8, r9}^
   146c4:	andcs	lr, r0, r3, lsl #21
   146c8:	ldfltp	f5, [r0, #976]!	; 0x3d0
   146cc:	andseq	lr, r2, r0, ror r1
   146d0:	andseq	lr, r2, sl, lsr r1
   146d4:	andseq	lr, r2, lr, lsr #2
   146d8:	svclt	0x0018381e
   146dc:	ldrbmi	r2, [r0, -r1]!
   146e0:	mvnsmi	lr, sp, lsr #18
   146e4:	stmeq	r7, {r1, r6, r7, fp}
   146e8:	b	13d6c04 <fputs@plt+0x13d3104>
   146ec:	stmdbeq	r6, {r4, r6, r9, sl, fp}
   146f0:	movweq	lr, #10887	; 0x2a87
   146f4:	rsbsmi	r0, r2, r1, asr #19
   146f8:	streq	pc, [r1], #-0
   146fc:	rsbmi	r4, lr, fp, rrx
   14700:	streq	lr, [r5, #-2702]	; 0xfffff572
   14704:	vldmiane	r0, {s28-s106}
   14708:			; <UNDEFINED> instruction: 0xf002404c
   1470c:			; <UNDEFINED> instruction: 0xf0050801
   14710:	b	fe115b1c <fputs@plt+0xfe11201c>
   14714:	b	fe31673c <fputs@plt+0xfe312c3c>
   14718:			; <UNDEFINED> instruction: 0xf0060303
   1471c:	subsmi	r0, r0, r1, lsl #12
   14720:	b	fe3a48d8 <fputs@plt+0xfe3a0dd8>
   14724:			; <UNDEFINED> instruction: 0xf00c0207
   14728:	b	fe315b34 <fputs@plt+0xfe312034>
   1472c:	rsbmi	r0, ip, r0
   14730:			; <UNDEFINED> instruction: 0xf0024071
   14734:			; <UNDEFINED> instruction: 0xf0030501
   14738:	submi	r0, r2, r1, lsl #6
   1473c:	biceq	lr, r8, #274432	; 0x43000
   14740:	b	10e48ec <fputs@plt+0x10e0dec>
   14744:			; <UNDEFINED> instruction: 0xf0020384
   14748:	b	10d4754 <fputs@plt+0x10d0c54>
   1474c:	b	10d5458 <fputs@plt+0x10d1958>
   14750:	ldmfd	sp!, {ip}
   14754:	svclt	0x000081f0
   14758:	sbcscs	fp, r8, #112, 10	; 0x1c000000
   1475c:	strmi	r2, [r6], -r0, lsl #2
   14760:	svc	0x003af7ee
   14764:	addsvc	pc, r0, #1325400064	; 0x4f000000
   14768:			; <UNDEFINED> instruction: 0xf10621ff
   1476c:			; <UNDEFINED> instruction: 0xf7ee00e0
   14770:			; <UNDEFINED> instruction: 0xf44fef34
   14774:	mvnscs	r7, r0, lsl #4
   14778:	andvc	pc, r0, r6, lsl #10
   1477c:	svc	0x002cf7ee
   14780:			; <UNDEFINED> instruction: 0xf44f1e74
   14784:	mvnscs	r3, pc, ror r2
   14788:	addvs	pc, r0, r6, lsl #10
   1478c:	ldrbne	pc, [pc, #518]!	; 1499a <fputs@plt+0x10e9a>	; <UNPREDICTABLE>
   14790:	svc	0x0022f7ee
   14794:	addvs	pc, r0, #1325400064	; 0x4f000000
   14798:			; <UNDEFINED> instruction: 0xf5062100
   1479c:			; <UNDEFINED> instruction: 0xf7ee2080
   147a0:			; <UNDEFINED> instruction: 0xf44fef1c
   147a4:	vhsub.s8	d22, d4, d4
   147a8:	cmpcs	r0, r0, lsr #6
   147ac:	movtvs	pc, #12996	; 0x32c4	; <UNPREDICTABLE>
   147b0:	ldrhtvs	r6, [r3], #-18	; 0xffffffee
   147b4:	vst1.8	{d18-d21}, [pc], r6
   147b8:			; <UNDEFINED> instruction: 0x63b2437f
   147bc:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   147c0:	ldrvs	r2, [r3, r0, lsl #4]!
   147c4:			; <UNDEFINED> instruction: 0xf8c62301
   147c8:	andcs	r2, r8, #216	; 0xd8
   147cc:			; <UNDEFINED> instruction: 0xf8c660b3
   147d0:	vst4.<illegal width 64>	{d18-d21}, [pc :64], ip
   147d4:			; <UNDEFINED> instruction: 0xf8c66200
   147d8:	orrcs	r3, r0, #172	; 0xac
   147dc:	ldrshvs	r6, [r2, #-17]!	; 0xffffffef
   147e0:	addcs	pc, r4, r6, asr #17
   147e4:	tstcc	sl, #3244032	; 0x318000
   147e8:	svceq	0x0001f814
   147ec:			; <UNDEFINED> instruction: 0xff78f7ff
   147f0:			; <UNDEFINED> instruction: 0xf88442ac
   147f4:	mvnsle	r0, r0, lsl #4
   147f8:	svclt	0x0000bd70
   147fc:	svcne	0x0005b570
   14800:	strcs	r4, [r0], #-3590	; 0xfffff1fa
   14804:			; <UNDEFINED> instruction: 0x4622447e
   14808:	svccc	0x0004f855
   1480c:	ldrtmi	r3, [r1], -r1, lsl #8
   14810:			; <UNDEFINED> instruction: 0xf7ee2001
   14814:	ldccs	14, cr14, [r8], #-632	; 0xfffffd88
   14818:	ldfltp	f5, [r0, #-980]!	; 0xfffffc2c
   1481c:	andeq	r3, r1, ip, ror #23
   14820:	ldrlt	r6, [r8, #-2114]!	; 0xfffff7be
   14824:	msrcs	CPSR_, #68, 4	; 0x40000004
   14828:	movtvs	pc, #12996	; 0x32c4	; <UNPREDICTABLE>
   1482c:			; <UNDEFINED> instruction: 0xd128429a
   14830:	blcs	6ea44 <fputs@plt+0x6af44>
   14834:	stmibvs	r3, {r0, r2, r5, r8, ip, lr, pc}^
   14838:			; <UNDEFINED> instruction: 0xd1222b40
   1483c:	blcs	1af650 <fputs@plt+0x1abb50>
   14840:	svcvs	0x0082d11f
   14844:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   14848:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   1484c:			; <UNDEFINED> instruction: 0xd118429a
   14850:	ldrdcc	pc, [ip], r0	; <UNPREDICTABLE>
   14854:	tstle	r4, r1, lsl #22
   14858:	ldrsbcc	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   1485c:			; <UNDEFINED> instruction: 0xf8d0b98b
   14860:	blcs	220bd8 <fputs@plt+0x21d0d8>
   14864:	sqtnes	f5, #5.0
   14868:	ldrbne	pc, [pc, #512]!	; 14a70 <fputs@plt+0x10f70>	; <UNPREDICTABLE>
   1486c:	adcmi	lr, ip, #1
   14870:			; <UNDEFINED> instruction: 0xf814d00a
   14874:			; <UNDEFINED> instruction: 0xf7ff0f01
   14878:			; <UNDEFINED> instruction: 0xf894ff33
   1487c:	addmi	r3, r3, #0, 4
   14880:			; <UNDEFINED> instruction: 0xf04fd0f5
   14884:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   14888:	ldclt	0, cr2, [r8, #-0]
   1488c:	svclt	0x00183822
   14890:	ldrbmi	r2, [r0, -r1]!
   14894:	cmnlt	r0, r0, lsl r4
   14898:	vhsub.s8	d18, d5, d1
   1489c:			; <UNDEFINED> instruction: 0xf8804453
   148a0:	vmla.i<illegal width 8>	d18, d3, d2[2]
   148a4:	stmib	r0, {r0, r2, r3, r6, sl, sp}^
   148a8:	andvs	r2, r4, r9, lsl r2
   148ac:			; <UNDEFINED> instruction: 0xf8c02400
   148b0:	blvs	324ca8 <fputs@plt+0x3211a8>
   148b4:	movwcs	lr, #59859	; 0xe9d3
   148b8:	strvs	r2, [r2, #3327]	; 0xcff
   148bc:	addvc	pc, r0, #164, 10	; 0x29000000
   148c0:	tstcs	r3, #192, 18	; 0x300000
   148c4:	andcs	fp, r0, #152, 30	; 0x260
   148c8:			; <UNDEFINED> instruction: 0xf500d909
   148cc:	teqlt	r2, r0, lsl #7
   148d0:	andcs	r4, r0, #4, 8	; 0x4000000
   148d4:	blne	92928 <fputs@plt+0x8ee28>
   148d8:	strmi	r4, [sl], #-668	; 0xfffffd64
   148dc:			; <UNDEFINED> instruction: 0xf85dd1fa
   148e0:	strbvs	r4, [r2], #-2820	; 0xfffff4fc
   148e4:	svclt	0x00004770
   148e8:	ldrlt	r4, [r0, #-2328]	; 0xfffff6e8
   148ec:			; <UNDEFINED> instruction: 0xf8944604
   148f0:	ldrbtmi	r3, [r9], #-73	; 0xffffffb7
   148f4:	umaalcs	pc, sl, r4, r8	; <UNPREDICTABLE>
   148f8:			; <UNDEFINED> instruction: 0xf7ee2001
   148fc:	ldmdbmi	r4, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
   14900:	andcs	r6, r1, r2, ror #25
   14904:			; <UNDEFINED> instruction: 0xf7ee4479
   14908:	ldmdbmi	r2, {r2, r5, r9, sl, fp, sp, lr, pc}
   1490c:	andcs	r6, r1, r2, lsr #27
   14910:			; <UNDEFINED> instruction: 0xf7ee4479
   14914:	ldmdbmi	r0, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
   14918:	andcs	r6, r1, r2, lsr #26
   1491c:			; <UNDEFINED> instruction: 0xf7ee4479
   14920:	stmdbmi	lr, {r3, r4, r9, sl, fp, sp, lr, pc}
   14924:	andcs	r6, r1, r2, ror #24
   14928:			; <UNDEFINED> instruction: 0xf7ee4479
   1492c:	stmdbmi	ip, {r1, r4, r9, sl, fp, sp, lr, pc}
   14930:	andcs	r6, r1, r2, ror #28
   14934:			; <UNDEFINED> instruction: 0xf7ee4479
   14938:	stmdbmi	sl, {r2, r3, r9, sl, fp, sp, lr, pc}
   1493c:	ldrsbtcs	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   14940:	pop	{r0, sp}
   14944:	ldrbtmi	r4, [r9], #-16
   14948:	cdplt	7, 0, cr15, cr0, cr14, {7}
   1494c:	andeq	r3, r1, r6, lsl fp
   14950:	andeq	r3, r1, r4, lsr fp
   14954:	andeq	r3, r1, r4, asr #22
   14958:	andeq	r3, r1, r0, asr fp
   1495c:	andeq	r3, r1, ip, asr fp
   14960:	andeq	r3, r1, r8, ror #22
   14964:	andeq	r3, r1, lr, ror #22
   14968:	ldmdble	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}
   1496c:	vadd.i8	d22, d5, d2
   14970:	vorr.i32	q10, #13056	; 0x00003300
   14974:	addsmi	r2, sl, #872415233	; 0x34000001
   14978:			; <UNDEFINED> instruction: 0xf890d112
   1497c:	blcs	60aac <fputs@plt+0x5cfac>
   14980:	stfvsp	f5, [r3, #-56]	; 0xffffffc8
   14984:	vstrvs.16	s23, [r3, #198]	; 0xc6	; <UNPREDICTABLE>
   14988:			; <UNDEFINED> instruction: 0xf100b953
   1498c:			; <UNDEFINED> instruction: 0xf10003a8
   14990:	strd	r0, [r1], -r8
   14994:	mulle	r6, r3, r2
   14998:	svceq	0x0004f853
   1499c:	rscsle	r2, r9, r0, lsl #16
   149a0:	rscscc	pc, pc, pc, asr #32
   149a4:			; <UNDEFINED> instruction: 0x47704770
   149a8:	mvnsmi	lr, #737280	; 0xb4000
   149ac:	cfstr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
   149b0:	ldrsbtls	pc, [r4], pc	; <UNPREDICTABLE>
   149b4:	sfmne	f7, 1, [r3], {13}
   149b8:			; <UNDEFINED> instruction: 0xf10d4d2c
   149bc:	ldrbtmi	r0, [r9], #1027	; 0x403
   149c0:	strtmi	r2, [r0], r0, lsl #6
   149c4:			; <UNDEFINED> instruction: 0xf8594667
   149c8:	strbtmi	r5, [r6], r5
   149cc:	stmdavs	sp!, {r1, r2, r3, r4, r9, sl, lr}
   149d0:			; <UNDEFINED> instruction: 0xf04f9581
   149d4:			; <UNDEFINED> instruction: 0xf0060500
   149d8:			; <UNDEFINED> instruction: 0xf808050f
   149dc:	stclne	15, cr3, [lr], #-4
   149e0:	ldclpl	3, cr3, [r5, #-4]
   149e4:	svcvc	0x0080f5b3
   149e8:	svcpl	0x0001f80e
   149ec:	mcrge	1, 0, sp, cr1, cr3, {7}
   149f0:			; <UNDEFINED> instruction: 0xf8142300
   149f4:			; <UNDEFINED> instruction: 0xf8175f01
   149f8:	strtmi	r2, [fp], #-3841	; 0xfffff0ff
   149fc:	ldrmi	r4, [r3], #-1444	; 0xfffffa5c
   14a00:			; <UNDEFINED> instruction: 0xf816b2da
   14a04:	ldrmi	lr, [r3], -r2
   14a08:	and	pc, r0, r4, lsl #17
   14a0c:	ldrhle	r5, [r0, #69]!	; 0x45
   14a10:	strmi	fp, [r1], #-465	; 0xfffffe2f
   14a14:	stmdacc	r1, {r9, sp}
   14a18:	ldrmi	r1, [r4], -pc, asr #28
   14a1c:			; <UNDEFINED> instruction: 0xf8103401
   14a20:	rsclt	r5, r1, #1, 30
   14a24:	lfmpl	f4, 2, [r3], #-540	; 0xfffffde4
   14a28:	ldrmi	r4, [sl], #-1548	; 0xfffff9f4
   14a2c:			; <UNDEFINED> instruction: 0xf816b2d2
   14a30:			; <UNDEFINED> instruction: 0xf806c002
   14a34:	ldrtpl	ip, [r3], #1
   14a38:	strmi	r5, [fp], #-3185	; 0xfffff38f
   14a3c:	lfmpl	f3, 3, [r3], #876	; 0x36c
   14a40:	movweq	lr, #23171	; 0x5a83
   14a44:	mvnle	r7, r3
   14a48:	blmi	227274 <fputs@plt+0x223774>
   14a4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14a50:	blls	fe06eac0 <fputs@plt+0xfe06afc0>
   14a54:			; <UNDEFINED> instruction: 0xf04f405a
   14a58:	mrsle	r0, SP_svc
   14a5c:	cfstr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
   14a60:	mvnshi	lr, #12386304	; 0xbd0000
   14a64:	svc	0x0042f7ee
   14a68:	andeq	r7, r2, sl, lsr #7
   14a6c:	andeq	r0, r0, r0, ror r2
   14a70:	andeq	r7, r2, ip, lsl r3
   14a74:	mvnsmi	lr, #737280	; 0xb4000
   14a78:	strmi	r4, [r6], -ip, lsl #12
   14a7c:	ldrmi	r4, [r0], r1, lsl #12
   14a80:	strtmi	r2, [r0], -r0, lsl #10
   14a84:	vst4.8	{d22-d25}, [pc :64], r5
   14a88:			; <UNDEFINED> instruction: 0xf7ee7200
   14a8c:	bmi	e503b4 <fputs@plt+0xe4c8b4>
   14a90:	vst1.8	{d20-d22}, [pc :128], r0
   14a94:	ldrbtmi	r7, [sl], #-256	; 0xffffff00
   14a98:			; <UNDEFINED> instruction: 0xff86f7ff
   14a9c:			; <UNDEFINED> instruction: 0xf64a6823
   14aa0:			; <UNDEFINED> instruction: 0xf6c02255
   14aa4:	addsmi	r7, r3, #240, 4
   14aa8:	stmiavs	r3!, {r0, r1, r3, r4, r6, r8, ip, lr, pc}
   14aac:	subsle	r2, fp, r0, lsl #22
   14ab0:	vst2.32	{d24,d26}, [pc :128], r2
   14ab4:			; <UNDEFINED> instruction: 0xf6cf4770
   14ab8:			; <UNDEFINED> instruction: 0x462b77ff
   14abc:	subseq	r4, r0, #2880	; 0xb40
   14ac0:	strcs	lr, [r2, r7, lsl #20]
   14ac4:	andeq	pc, sl, #192, 6
   14ac8:	tstmi	r7, #2097152000	; 0x7d000000
   14acc:	ldrtmi	r5, [r7], #-3122	; 0xfffff3ce
   14ad0:	and	r4, r6, r0, lsr r4
   14ad4:	mulgt	r0, r7, r8
   14ad8:	strhtle	r4, [r4], -r4
   14adc:	blcs	2e16e8 <fputs@plt+0x2ddbe8>
   14ae0:	stmdavs	ip!, {r0, r1, r3, r4, r5, ip, lr, pc}^
   14ae4:	stmdavc	r6!, {r4, r8, sl, ip, sp}
   14ae8:	ldrhle	r4, [r3, #34]!	; 0x22
   14aec:	mulgt	r1, r0, r8
   14af0:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   14af4:			; <UNDEFINED> instruction: 0xf1047861
   14af8:	strmi	r0, [ip, #3585]	; 0xe01
   14afc:			; <UNDEFINED> instruction: 0xf819d1ea
   14b00:			; <UNDEFINED> instruction: 0xf81ecf01
   14b04:	strmi	r1, [ip, #3841]	; 0xf01
   14b08:			; <UNDEFINED> instruction: 0xf899d1e4
   14b0c:			; <UNDEFINED> instruction: 0xf89ec001
   14b10:	strmi	r1, [ip, #1]
   14b14:	bmi	649294 <fputs@plt+0x645794>
   14b18:	ldrbtmi	r2, [sl], #-24	; 0xffffffe8
   14b1c:	movwne	lr, #15106	; 0x3b02
   14b20:	andcc	pc, r0, r8, asr #17
   14b24:	stmdavc	r1!, {r0, r1, r3, r4, sp, lr, pc}^
   14b28:	stfeqd	f7, [r1], {4}
   14b2c:	ldclne	8, cr7, [ip], #-504	; 0xfffffe08
   14b30:	bicsle	r4, r3, lr, lsl #5
   14b34:	svcvs	0x0001f814
   14b38:	svcne	0x0001f81c
   14b3c:	bicle	r4, sp, lr, lsl #5
   14b40:			; <UNDEFINED> instruction: 0xf89c7864
   14b44:	addmi	r1, ip, #1
   14b48:	bmi	349270 <fputs@plt+0x345770>
   14b4c:	ldrbtmi	r2, [sl], #-25	; 0xffffffe7
   14b50:	movwne	lr, #15106	; 0x3b02
   14b54:	andcc	pc, r0, r8, asr #17
   14b58:			; <UNDEFINED> instruction: 0xf04fe001
   14b5c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   14b60:			; <UNDEFINED> instruction: 0xf06f83f8
   14b64:	ldrb	r0, [sl, r6, asr #32]!
   14b68:	eoreq	pc, r5, pc, rrx
   14b6c:	svclt	0x0000e7f7
   14b70:	andeq	r7, r2, r6, lsr #26
   14b74:	andeq	r7, r2, r4, lsl #26
   14b78:			; <UNDEFINED> instruction: 0x00027cb2
   14b7c:	andeq	r7, r2, lr, ror ip
   14b80:			; <UNDEFINED> instruction: 0x4607b5f8
   14b84:	strcs	r4, [r0], #-3592	; 0xfffff1f8
   14b88:			; <UNDEFINED> instruction: 0x0125447e
   14b8c:	ldrtmi	r2, [r8], -r6, lsl #4
   14b90:	ldmdbpl	r1!, {r0, sl, ip, sp}^
   14b94:	svc	0x005ef7ee
   14b98:	stfcsd	f3, [fp], {24}
   14b9c:	strdcs	sp, [r0], -r5
   14ba0:	ldmdbne	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   14ba4:	svclt	0x0000bdf8
   14ba8:	andeq	r7, r2, r4, asr #24
   14bac:	svcmi	0x00f0e92d
   14bb0:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   14bb4:	addlt	r4, r7, r6, lsr lr
   14bb8:			; <UNDEFINED> instruction: 0xf10d4d36
   14bbc:	ldrbtmi	r0, [lr], #-2580	; 0xfffff5ec
   14bc0:			; <UNDEFINED> instruction: 0xf50d461c
   14bc4:	strmi	r5, [r7], -r0, lsl #7
   14bc8:			; <UNDEFINED> instruction: 0x46895975
   14bcc:			; <UNDEFINED> instruction: 0x46504693
   14bd0:	addpl	pc, r0, #1325400064	; 0x4f000000
   14bd4:	tstcc	r4, #0, 2
   14bd8:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
   14bdc:	andsvs	r6, sp, sp, lsr #16
   14be0:	streq	pc, [r0, #-79]	; 0xffffffb1
   14be4:	ldcl	7, cr15, [r8], #952	; 0x3b8
   14be8:	ldrbtmi	r2, [r8], #3072	; 0xc00
   14bec:	cdpne	13, 6, cr13, cr3, cr11, {2}
   14bf0:	strpl	pc, [r0], r4, lsr #11
   14bf4:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
   14bf8:	streq	pc, [fp, #-964]	; 0xfffffc3c
   14bfc:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
   14c00:	strd	r1, [ip], -r6
   14c04:	addpl	pc, r0, #1325400064	; 0x4f000000
   14c08:			; <UNDEFINED> instruction: 0x46584651
   14c0c:	stcl	7, cr15, [r2, #-952]	; 0xfffffc48
   14c10:	svcpl	0x0080f5b0
   14c14:			; <UNDEFINED> instruction: 0xf5a4d10c
   14c18:	adcsmi	r5, r4, #128, 8	; 0x80000000
   14c1c:	adcmi	sp, r5, #51	; 0x33
   14c20:			; <UNDEFINED> instruction: 0x4651d1f0
   14c24:			; <UNDEFINED> instruction: 0x462a4658
   14c28:	ldc	7, cr15, [r4, #-952]!	; 0xfffffc48
   14c2c:	eorle	r4, sl, r8, lsr #5
   14c30:	ldrdcc	pc, [r0], -r9
   14c34:	ldmdavs	sp!, {r0, r3, r4, r9, fp, lr}
   14c38:			; <UNDEFINED> instruction: 0xf8589303
   14c3c:	ldmdavs	r4, {r1, sp}
   14c40:	svc	0x0040f7ee
   14c44:			; <UNDEFINED> instruction: 0xf7ee6800
   14c48:	blls	10fc40 <fputs@plt+0x10c140>
   14c4c:	strls	r2, [r0, #-257]	; 0xfffffeff
   14c50:	andls	r4, r1, #2097152	; 0x200000
   14c54:			; <UNDEFINED> instruction: 0x46204a12
   14c58:			; <UNDEFINED> instruction: 0xf7ee447a
   14c5c:			; <UNDEFINED> instruction: 0xf04fee5c
   14c60:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   14c64:	orrpl	pc, r0, #54525952	; 0x3400000
   14c68:	tstcc	r4, #40960	; 0xa000
   14c6c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   14c70:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   14c74:			; <UNDEFINED> instruction: 0xf04f4051
   14c78:	mrsle	r0, LR_usr
   14c7c:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   14c80:	pop	{r0, r1, r2, ip, sp, pc}
   14c84:	strdcs	r8, [r0], -r0
   14c88:			; <UNDEFINED> instruction: 0xf7eee7eb
   14c8c:	svclt	0x0000ee30
   14c90:	andeq	r7, r2, sl, lsr #3
   14c94:	andeq	r0, r0, r0, ror r2
   14c98:	andeq	r7, r2, lr, ror r1
   14c9c:	andeq	r0, r0, r8, ror r2
   14ca0:	andeq	r3, r1, r0, lsr #17
   14ca4:	strdeq	r7, [r2], -ip
   14ca8:	svcmi	0x00f0e92d
   14cac:	bmi	1ba66f4 <fputs@plt+0x1ba2bf4>
   14cb0:	blmi	1ba671c <fputs@plt+0x1ba2c1c>
   14cb4:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   14cb8:			; <UNDEFINED> instruction: 0xf8df6980
   14cbc:	strhtlt	sl, [r3], r4
   14cc0:			; <UNDEFINED> instruction: 0x460f58d3
   14cc4:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
   14cc8:			; <UNDEFINED> instruction: 0xf04f9321
   14ccc:	stmdacs	r0, {r8, r9}
   14cd0:	tstcs	r0, r8, asr #2
   14cd4:			; <UNDEFINED> instruction: 0xf7ee4640
   14cd8:	mcrne	13, 0, lr, cr4, cr6, {3}
   14cdc:	bge	1cbad0 <fputs@plt+0x1c7fd0>
   14ce0:	andcs	r4, r3, r1, lsr #12
   14ce4:	stc	7, cr15, [r2], #952	; 0x3b8
   14ce8:	vmlal.s8	q9, d0, d0
   14cec:	stmibvs	fp!, {r2, r5, r7, pc}
   14cf0:	blcs	3b140 <fputs@plt+0x37640>
   14cf4:	movwcs	sp, #4417	; 0x1141
   14cf8:	stceq	0, cr15, [r0], {79}	; 0x4f
   14cfc:			; <UNDEFINED> instruction: 0xf04f461a
   14d00:	andcs	r0, r0, r0, lsl #22
   14d04:	stmib	sp, {sl, ip, pc}^
   14d08:			; <UNDEFINED> instruction: 0xf7eebc02
   14d0c:	mcrrne	13, 13, lr, r3, cr14
   14d10:	rsbsle	r4, r9, r6, lsl #12
   14d14:	ldrdlt	pc, [r8], #-141	; 0xffffff73
   14d18:	ldrtmi	r4, [r8], -r1, lsl #12
   14d1c:			; <UNDEFINED> instruction: 0xf7ee465a
   14d20:	ldrbmi	lr, [r8, #-3258]	; 0xfffff346
   14d24:	teqle	r6, r0, lsl #13
   14d28:			; <UNDEFINED> instruction: 0x46309912
   14d2c:	cdp	7, 6, cr15, cr2, cr14, {7}
   14d30:			; <UNDEFINED> instruction: 0xf7ee4620
   14d34:	bl	fea90354 <fputs@plt+0xfea8c854>
   14d38:			; <UNDEFINED> instruction: 0xf1050308
   14d3c:			; <UNDEFINED> instruction: 0xf1050150
   14d40:	ldrtmi	r0, [sl], -ip, asr #32
   14d44:			; <UNDEFINED> instruction: 0xff32f7ff
   14d48:	blmi	1227678 <fputs@plt+0x1223b78>
   14d4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14d50:	blls	86edc0 <fputs@plt+0x86b2c0>
   14d54:			; <UNDEFINED> instruction: 0xf04f405a
   14d58:			; <UNDEFINED> instruction: 0xf0400300
   14d5c:	eorlt	r8, r3, r3, lsl #1
   14d60:	svchi	0x00f0e8bd
   14d64:	strbmi	r4, [r3], -r4, asr #16
   14d68:	tstcs	r1, r4, asr #20
   14d6c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   14d70:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   14d74:	stcl	7, cr15, [lr, #952]	; 0x3b8
   14d78:	ldmdami	pc!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   14d7c:	bmi	10265b0 <fputs@plt+0x1022ab0>
   14d80:			; <UNDEFINED> instruction: 0xf85a2101
   14d84:	ldrbtmi	r0, [sl], #-0
   14d88:	andls	pc, r0, sp, asr #17
   14d8c:			; <UNDEFINED> instruction: 0xf7ee6800
   14d90:	ldmdbls	r2, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
   14d94:	stcvs	7, cr14, [fp, #-700]!	; 0xfffffd44
   14d98:	vstmiavs	pc!, {s9-s63}
   14d9c:			; <UNDEFINED> instruction: 0xf85a9305
   14da0:	ldmdavs	r5, {r1, sp}
   14da4:	cdp	7, 8, cr15, cr14, cr14, {7}
   14da8:			; <UNDEFINED> instruction: 0xf7ee6800
   14dac:	blls	18fadc <fputs@plt+0x18bfdc>
   14db0:	strls	r2, [r0, -r1, lsl #2]
   14db4:	andls	r4, r1, #2097152	; 0x200000
   14db8:			; <UNDEFINED> instruction: 0x46284a32
   14dbc:			; <UNDEFINED> instruction: 0xf7ee447a
   14dc0:	ldmdbls	r2, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   14dc4:			; <UNDEFINED> instruction: 0xf7ee4630
   14dc8:			; <UNDEFINED> instruction: 0x4620ee16
   14dcc:	ldc	7, cr15, [r8, #-952]!	; 0xfffffc48
   14dd0:	rscscc	pc, pc, pc, asr #32
   14dd4:	stcvs	7, cr14, [fp, #-736]!	; 0xfffffd20
   14dd8:	movwls	r4, #23079	; 0x5a27
   14ddc:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   14de0:			; <UNDEFINED> instruction: 0xf7ee6814
   14de4:	stmdavs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
   14de8:	bl	ad2da8 <fputs@plt+0xacf2a8>
   14dec:	tstcs	r1, r5, lsl #22
   14df0:	andhi	pc, r0, sp, asr #17
   14df4:	andls	r4, r1, #2097152	; 0x200000
   14df8:	strtmi	r4, [r0], -r3, lsr #20
   14dfc:			; <UNDEFINED> instruction: 0xf7ee447a
   14e00:			; <UNDEFINED> instruction: 0xf04fed8a
   14e04:			; <UNDEFINED> instruction: 0xe79f30ff
   14e08:	bmi	6f02bc <fputs@plt+0x6ec7bc>
   14e0c:			; <UNDEFINED> instruction: 0xf85a9305
   14e10:	ldmdavs	r5, {r1, sp}
   14e14:	cdp	7, 5, cr15, cr6, cr14, {7}
   14e18:			; <UNDEFINED> instruction: 0xf7ee6800
   14e1c:	blls	18fa6c <fputs@plt+0x18bf6c>
   14e20:			; <UNDEFINED> instruction: 0xf8cd2101
   14e24:	strmi	r8, [r2], -r0
   14e28:	bmi	639634 <fputs@plt+0x635b34>
   14e2c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   14e30:	ldcl	7, cr15, [r0, #-952]!	; 0xfffffc48
   14e34:	stcvs	7, cr14, [fp, #-788]!	; 0xfffffcec
   14e38:	movwls	r4, #23055	; 0x5a0f
   14e3c:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   14e40:			; <UNDEFINED> instruction: 0xf7ee6815
   14e44:	stmdavs	r0, {r6, r9, sl, fp, sp, lr, pc}
   14e48:	b	ffed2e08 <fputs@plt+0xffecf308>
   14e4c:	tstcs	r1, r5, lsl #22
   14e50:	andhi	pc, r0, sp, asr #17
   14e54:	andls	r4, r1, #2097152	; 0x200000
   14e58:	strtmi	r4, [r8], -sp, lsl #20
   14e5c:			; <UNDEFINED> instruction: 0xf7ee447a
   14e60:	sbfx	lr, sl, #26, #19
   14e64:	stcl	7, cr15, [r2, #-952]	; 0xfffffc48
   14e68:	strheq	r7, [r2], -r2
   14e6c:	andeq	r0, r0, r0, ror r2
   14e70:	andeq	r7, r2, r4, lsr #1
   14e74:	andeq	r7, r2, ip, lsl r0
   14e78:	andeq	r0, r0, r8, ror r2
   14e7c:	andeq	r3, r1, r4, lsr #15
   14e80:	andeq	r3, r1, r2, lsr #15
   14e84:	andeq	r3, r1, ip, lsr r7
   14e88:	andeq	lr, r0, r4, asr #3
   14e8c:	andeq	lr, r0, r6, ror #17
   14e90:	andeq	lr, r0, ip, ror r1
   14e94:	push	{r0, r1, r8, fp, sp, lr}
   14e98:	strdlt	r4, [r2], r0
   14e9c:	ldrbtmi	r4, [lr], #-3650	; 0xfffff1be
   14ea0:	cmple	r2, r0, lsl #22
   14ea4:	strmi	r6, [r4], -r5, asr #17
   14ea8:	teqle	lr, r0, lsl #26
   14eac:	svccs	0x00006c07
   14eb0:			; <UNDEFINED> instruction: 0x4638d072
   14eb4:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   14eb8:	suble	r2, r6, r0, lsl #16
   14ebc:	teqcs	sl, r7, lsr #25
   14ec0:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   14ec4:			; <UNDEFINED> instruction: 0x463844f8
   14ec8:	andvc	pc, r0, r8, asr #17
   14ecc:	bl	14d2e8c <fputs@plt+0x14cf38c>
   14ed0:	andeq	pc, r8, r8, asr #17
   14ed4:			; <UNDEFINED> instruction: 0xf800b118
   14ed8:			; <UNDEFINED> instruction: 0xf8c85b01
   14edc:	ldrtmi	r0, [r9], -r8
   14ee0:			; <UNDEFINED> instruction: 0xf7f64620
   14ee4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   14ee8:	svcmi	0x0031db2d
   14eec:	rscsvc	pc, pc, r0, lsl #4
   14ef0:	ldmdami	r8!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
   14ef4:	ldmvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   14ef8:	b	260fc <fputs@plt+0x225fc>
   14efc:	ldmvs	r9!, {r3, r8, sl}
   14f00:	cmplt	r1, sp, ror r0
   14f04:			; <UNDEFINED> instruction: 0xf7f64620
   14f08:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   14f0c:	ldmdavs	sp!, {r0, r1, r3, r4, r8, r9, fp, ip, lr, pc}^
   14f10:	rscsvc	pc, pc, r0, lsl #4
   14f14:	andeq	lr, r8, r0, lsl #20
   14f18:	stcvs	0, cr6, [r0], #-992	; 0xfffffc20
   14f1c:	suble	r2, r1, r0, lsl #16
   14f20:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   14f24:	addmi	r6, r5, #128, 16	; 0x800000
   14f28:	andcs	sp, r0, r3, lsl #16
   14f2c:	pop	{r1, ip, sp, pc}
   14f30:	stfmid	f0, [r0], #-960	; 0xfffffc40
   14f34:	bmi	8267e8 <fputs@plt+0x822ce8>
   14f38:	ldmdbpl	r4!, {r0, r8, sp}
   14f3c:	andls	r4, r0, sl, ror r4
   14f40:			; <UNDEFINED> instruction: 0xf7ee6820
   14f44:	andcs	lr, r1, r8, ror #25
   14f48:	blmi	6cef10 <fputs@plt+0x6cb410>
   14f4c:	stmdavs	r8!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
   14f50:			; <UNDEFINED> instruction: 0x463b4a1a
   14f54:	ldfmis	f2, [sl], {1}
   14f58:	svcmi	0x001a447a
   14f5c:	ldcl	7, cr15, [sl], {238}	; 0xee
   14f60:	stmdavs	fp!, {r0, r3, r4, fp, lr}
   14f64:	ldrbtmi	r2, [r8], #-532	; 0xfffffdec
   14f68:			; <UNDEFINED> instruction: 0xf7ee2101
   14f6c:	ldrbtmi	lr, [ip], #-3186	; 0xfffff38e
   14f70:			; <UNDEFINED> instruction: 0xf104447f
   14f74:			; <UNDEFINED> instruction: 0xf85406b0
   14f78:			; <UNDEFINED> instruction: 0x463a3b10
   14f7c:	tstcs	r1, r8, lsr #16
   14f80:	stcl	7, cr15, [r8], {238}	; 0xee
   14f84:	mvnsle	r4, r6, lsr #5
   14f88:	andcs	r6, sl, r9, lsr #16
   14f8c:	ldcl	7, cr15, [r4], {238}	; 0xee
   14f90:	andlt	r2, r2, r1
   14f94:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14f98:	svcmi	0x000c4b06
   14f9c:	ldrbtmi	r5, [pc], #-2293	; 14fa4 <fputs@plt+0x114a4>
   14fa0:	ldrb	r6, [r5, r8, lsr #16]
   14fa4:	cdple	8, 15, cr6, cr15, cr3, {4}
   14fa8:	andeq	r6, r2, sl, asr #29
   14fac:	andseq	lr, r6, r0, lsr #4
   14fb0:	andseq	lr, r6, ip, ror #3
   14fb4:	andeq	r0, r0, r8, ror r2
   14fb8:	andeq	r3, r1, r8, lsl #12
   14fbc:	andeq	r3, r1, r0, lsr #12
   14fc0:	andeq	r7, r2, lr, asr r8
   14fc4:	andeq	r3, r1, ip, asr #12
   14fc8:	andeq	r3, r1, lr, lsr r6
   14fcc:	muleq	r1, lr, r5
   14fd0:	strlt	r6, [r8, #-3072]	; 0xfffff400
   14fd4:			; <UNDEFINED> instruction: 0xf7ffb118
   14fd8:	stmdavs	r0, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   14fdc:	stmdavs	r3, {r3, r8, sl, fp, ip, sp, pc}^
   14fe0:	svclt	0x0000deff
   14fe4:	strlt	r6, [r8, #-3072]	; 0xfffff400
   14fe8:			; <UNDEFINED> instruction: 0xf7ffb118
   14fec:	stmvs	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   14ff0:	stmvs	r3, {r3, r8, sl, fp, ip, sp, pc}
   14ff4:	svclt	0x0000deff
   14ff8:	strlt	r6, [r8, #-3072]	; 0xfffff400
   14ffc:			; <UNDEFINED> instruction: 0xf7ffb118
   15000:	blvc	54704 <fputs@plt+0x50c04>
   15004:	blvc	10442c <fputs@plt+0x10092c>
   15008:	svclt	0x0000deff
   1500c:	mvnsmi	lr, #737280	; 0xb4000
   15010:	andvs	pc, r0, #1325400064	; 0x4f000000
   15014:			; <UNDEFINED> instruction: 0x21004698
   15018:			; <UNDEFINED> instruction: 0xf7ee4607
   1501c:			; <UNDEFINED> instruction: 0xf8d8eade
   15020:			; <UNDEFINED> instruction: 0xf64a0040
   15024:			; <UNDEFINED> instruction: 0xf6c02355
   15028:	ldrshtvs	r7, [fp], -r0
   1502c:			; <UNDEFINED> instruction: 0xf0002800
   15030:			; <UNDEFINED> instruction: 0xf7ff8086
   15034:	stmdbmi	r3, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   15038:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
   1503c:	stmvs	r8, {r0, r1, r8, r9, fp, ip, sp, lr}
   15040:			; <UNDEFINED> instruction: 0xf08381ba
   15044:	stmdavs	sl, {r0, r8, r9}^
   15048:	vshr.u64	d22, d27, #62
   1504c:			; <UNDEFINED> instruction: 0xf8a7224f
   15050:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, sp}
   15054:	stmiavs	r8, {r0, r3, r5, r6, ip, lr, pc}^
   15058:	subscs	lr, r0, #2048	; 0x800
   1505c:			; <UNDEFINED> instruction: 0xf8dfb290
   15060:	vst4.<illegal width 64>	{d25-d28}, [pc :128], r8
   15064:			; <UNDEFINED> instruction: 0xf8a77100
   15068:			; <UNDEFINED> instruction: 0x463801fc
   1506c:			; <UNDEFINED> instruction: 0x464a44f9
   15070:	ldc2	7, cr15, [sl], {255}	; 0xff
   15074:	ldrdeq	pc, [r0], #-136	; 0xffffff78
   15078:	subsle	r2, ip, r0, lsl #16
   1507c:	stc2	7, cr15, [r0, #1020]	; 0x3fc
   15080:	ldmdavs	fp, {r0, r1, r6, fp, sp, lr}
   15084:	stmdacc	r0, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}
   15088:	ldrdpl	pc, [r0], #-136	; 0xffffff78
   1508c:	subsle	r2, r4, r0, lsl #26
   15090:			; <UNDEFINED> instruction: 0xf7ff4628
   15094:	blvc	114670 <fputs@plt+0x110b70>
   15098:	eorsle	r2, sl, r0, lsl #22
   1509c:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
   150a0:			; <UNDEFINED> instruction: 0xb3b4685c
   150a4:	strvs	pc, [r0], -r7, lsl #10
   150a8:	svcvc	0x0000f5b4
   150ac:	ldrtmi	r4, [r0], -r5, lsr #12
   150b0:	svclt	0x0028464a
   150b4:	strvc	pc, [r0, #-1103]	; 0xfffffbb1
   150b8:	strvc	pc, [r0], -r6, lsl #10
   150bc:			; <UNDEFINED> instruction: 0xf7ff4629
   150c0:	blne	1954294 <fputs@plt+0x1950794>
   150c4:	blmi	8c988c <fputs@plt+0x8c5d8c>
   150c8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   150cc:			; <UNDEFINED> instruction: 0xf8d8b1fb
   150d0:	cmnlt	r0, #64	; 0x40
   150d4:	ldc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
   150d8:	biclt	r7, r3, r3, lsl #22
   150dc:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
   150e0:	ldmdavs	fp, {r2, r3, r4, r6, r7, fp, sp, lr}^
   150e4:	mrcmi	1, 0, fp, cr12, cr12, {4}
   150e8:	movwvs	pc, #1283	; 0x503	; <UNPREDICTABLE>
   150ec:	ldrbtmi	r4, [lr], #-1055	; 0xfffffbe1
   150f0:	svcvc	0x0000f5b4
   150f4:	ldrtmi	r4, [r8], -r5, lsr #12
   150f8:	svclt	0x00284632
   150fc:	strvc	pc, [r0, #-1103]	; 0xfffffbb1
   15100:	strvc	pc, [r0, -r7, lsl #10]
   15104:			; <UNDEFINED> instruction: 0xf7ff4629
   15108:	blne	195424c <fputs@plt+0x195074c>
   1510c:	pop	{r4, r5, r6, r7, r8, ip, lr, pc}
   15110:	blmi	4b60f8 <fputs@plt+0x4b25f8>
   15114:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   15118:	blcs	2f38c <fputs@plt+0x2b88c>
   1511c:			; <UNDEFINED> instruction: 0xf7ffd0f7
   15120:	blvc	1145e4 <fputs@plt+0x110ae4>
   15124:	rscsle	r2, r2, r0, lsl #22
   15128:			; <UNDEFINED> instruction: 0xf502e7d8
   1512c:	addslt	r6, r0, #128, 4
   15130:	blvc	90ef8c <fputs@plt+0x90b48c>
   15134:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, lr, pc}^
   15138:	blvc	b0cd3c <fputs@plt+0xb0923c>
   1513c:	blvc	10cd40 <fputs@plt+0x109240>
   15140:	svclt	0x0000deff
   15144:	andseq	lr, r6, sl, lsr #1
   15148:	andeq	r7, r2, r0, asr r7
   1514c:	andseq	lr, r6, r6, asr #32
   15150:	andseq	lr, r6, ip, lsl r0
   15154:	andseq	lr, r6, r6
   15158:	andeq	r7, r2, lr, asr #13
   1515c:	andseq	sp, r6, lr, asr #31
   15160:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   15164:	ldrlt	r4, [r0, #-2843]!	; 0xfffff4e5
   15168:			; <UNDEFINED> instruction: 0xf5ad44fc
   1516c:	ldrmi	r7, [r4], -r3, lsl #26
   15170:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   15174:	strbtmi	sl, [sp], -r1, lsl #18
   15178:	ldmdavs	fp, {r1, r3, r5, r9, sl, lr}
   1517c:			; <UNDEFINED> instruction: 0xf04f9381
   15180:			; <UNDEFINED> instruction: 0xf7ff0300
   15184:			; <UNDEFINED> instruction: 0xf110fc77
   15188:	svclt	0x00080f26
   1518c:	andle	r2, ip, r0
   15190:	blle	29f198 <fputs@plt+0x29b698>
   15194:	cmplt	r0, r0, lsr #24
   15198:	ldc2l	7, cr15, [r2], #1020	; 0x3fc
   1519c:	stmdavs	fp!, {r4, r7, r8, ip, sp, pc}
   151a0:	ldmdavs	r9, {r0, r1, r7, r8, ip, sp, pc}^
   151a4:			; <UNDEFINED> instruction: 0xf7ee6840
   151a8:	bmi	3103b8 <fputs@plt+0x30c8b8>
   151ac:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   151b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   151b4:	subsmi	r9, sl, r1, lsl #23
   151b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   151bc:			; <UNDEFINED> instruction: 0xf50dd105
   151c0:	ldclt	13, cr7, [r0, #-12]!
   151c4:	andeq	pc, r1, pc, rrx
   151c8:			; <UNDEFINED> instruction: 0xf7eee7ef
   151cc:	svclt	0x0000eb90
   151d0:	andeq	r6, r2, r0, lsl #24
   151d4:	andeq	r0, r0, r0, ror r2
   151d8:			; <UNDEFINED> instruction: 0x00026bba
   151dc:	blmi	ae7a8c <fputs@plt+0xae3f8c>
   151e0:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   151e4:	cfstr32vc	mvfx15, [r2, #-692]	; 0xfffffd4c
   151e8:	stcge	14, cr4, [r1], {41}	; 0x29
   151ec:			; <UNDEFINED> instruction: 0x466d58d3
   151f0:			; <UNDEFINED> instruction: 0x462a447e
   151f4:	ldmdavs	fp, {r0, r5, r9, sl, lr}
   151f8:			; <UNDEFINED> instruction: 0xf04f9381
   151fc:			; <UNDEFINED> instruction: 0xf7ff0300
   15200:			; <UNDEFINED> instruction: 0xf110fc39
   15204:	eorle	r0, r3, r6, lsr #30
   15208:	blle	c5f210 <fputs@plt+0xc5b710>
   1520c:	sbclt	r6, r0, #2818048	; 0x2b0000
   15210:	ldmdavs	sl, {r3, r4, fp, sp}^
   15214:	blmi	8092c0 <fputs@plt+0x8057c0>
   15218:	ldmdbmi	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   1521c:	ldrbtmi	r2, [r9], #-1
   15220:	ldmib	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15224:	ldrhcs	pc, [sl, #132]!	; 0x84	; <UNPREDICTABLE>
   15228:	andcs	r4, r1, ip, lsl r9
   1522c:	ldrbtmi	r0, [r9], #-594	; 0xfffffdae
   15230:	stmib	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15234:	ldrhcs	pc, [ip, #132]!	; 0x84	; <UNPREDICTABLE>
   15238:	ldrhcc	pc, [sl, #132]!	; 0x84	; <UNPREDICTABLE>
   1523c:	subseq	r1, r2, #860160	; 0xd2000
   15240:	svccs	0x0000f5b2
   15244:	ldmdbmi	r6, {r2, ip, lr, pc}
   15248:	ldrbtmi	r2, [r9], #-1
   1524c:	stmib	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15250:	blmi	3a7aa8 <fputs@plt+0x3a3fa8>
   15254:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15258:	blls	fe06f2c8 <fputs@plt+0xfe06b7c8>
   1525c:			; <UNDEFINED> instruction: 0xf04f405a
   15260:	mrsle	r0, SP_hyp
   15264:	cfstr32vc	mvfx15, [r2, #-52]	; 0xffffffcc
   15268:	blmi	404830 <fputs@plt+0x400d30>
   1526c:			; <UNDEFINED> instruction: 0xe7d4447b
   15270:	eorcs	r4, r1, #14336	; 0x3800
   15274:	tstcs	r1, lr, lsl #16
   15278:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
   1527c:			; <UNDEFINED> instruction: 0xf7ee681b
   15280:	strb	lr, [r5, r8, ror #21]!
   15284:	bl	cd3244 <fputs@plt+0xccf744>
   15288:	andeq	r6, r2, r6, lsl #23
   1528c:	andeq	r0, r0, r0, ror r2
   15290:	andeq	r6, r2, r8, ror fp
   15294:			; <UNDEFINED> instruction: 0x000133b0
   15298:	ldrdeq	r3, [r1], -r2
   1529c:	andeq	r3, r1, lr, ror #7
   152a0:	andeq	r3, r1, lr, ror #7
   152a4:	andeq	r6, r2, r4, lsl fp
   152a8:	andeq	r3, r1, r4, asr r3
   152ac:	andeq	r0, r0, r8, ror r2
   152b0:	andeq	r3, r1, r2, asr r3
   152b4:	ldrblt	fp, [r8, #418]!	; 0x1a2
   152b8:	svcmi	0x000a1846
   152bc:	ldrbtmi	r4, [pc], #-1556	; 152c4 <fputs@plt+0x117c4>
   152c0:	svcvc	0x0000f5b4
   152c4:	ldrtmi	r4, [r0], -r5, lsr #12
   152c8:	svclt	0x0028463a
   152cc:	strvc	pc, [r0, #-1103]	; 0xfffffbb1
   152d0:	strvc	pc, [r0], -r6, lsl #10
   152d4:			; <UNDEFINED> instruction: 0xf7ff4629
   152d8:	blne	195407c <fputs@plt+0x195057c>
   152dc:	ldfltp	f5, [r8, #960]!	; 0x3c0
   152e0:	svclt	0x00004770
   152e4:	strdeq	r7, [r2], -lr
   152e8:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   152ec:			; <UNDEFINED> instruction: 0x460cb530
   152f0:	subvs	fp, fp, r5, lsl #1
   152f4:	tstcs	r1, r5, lsl #12
   152f8:			; <UNDEFINED> instruction: 0xf7ee4618
   152fc:	bmi	5cf854 <fputs@plt+0x5cbd54>
   15300:	adcvs	r4, r0, sl, ror r4
   15304:	bmi	58192c <fputs@plt+0x57de2c>
   15308:	ldrbtmi	r2, [sl], #-0
   1530c:	ldmvs	r2, {r0, r1, r4, r6, fp, sp, lr}^
   15310:			; <UNDEFINED> instruction: 0xf6034413
   15314:			; <UNDEFINED> instruction: 0xf50372ff
   15318:	vld2.8	{d6-d9}, [r2], r0
   1531c:			; <UNDEFINED> instruction: 0x66eb62ff
   15320:	andeq	pc, r7, #34	; 0x22
   15324:	andlt	r6, r5, sl, lsr #13
   15328:	stmdbmi	sp, {r4, r5, r8, sl, fp, ip, sp, pc}
   1532c:	movwls	r6, #15659	; 0x3d2b
   15330:	ldmdavs	r4, {r1, r4, r6, fp, ip, lr}
   15334:	bl	ff1d32f4 <fputs@plt+0xff1cf7f4>
   15338:			; <UNDEFINED> instruction: 0xf7ee6800
   1533c:	blls	10f54c <fputs@plt+0x10ba4c>
   15340:	strmi	r2, [r2], -r1, lsl #2
   15344:	bmi	1f9b4c <fputs@plt+0x1f604c>
   15348:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1534c:	b	ff8d330c <fputs@plt+0xff8cf80c>
   15350:			; <UNDEFINED> instruction: 0xf7ee2001
   15354:	svclt	0x0000ebb2
   15358:	andeq	r6, r2, r8, ror #20
   1535c:			; <UNDEFINED> instruction: 0x0016ddda
   15360:	andeq	r0, r0, r8, ror r2
   15364:	andeq	r3, r1, sl, lsl #6
   15368:			; <UNDEFINED> instruction: 0x460cb570
   1536c:	strmi	r4, [r5], -lr, lsl #28
   15370:	strtmi	r4, [r0], -r1, lsl #12
   15374:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
   15378:			; <UNDEFINED> instruction: 0xf7ff2300
   1537c:	ldmiblt	r0, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   15380:			; <UNDEFINED> instruction: 0xb12a68b2
   15384:			; <UNDEFINED> instruction: 0x462968f3
   15388:			; <UNDEFINED> instruction: 0xf7ff4620
   1538c:	ldmdblt	r0, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}^
   15390:			; <UNDEFINED> instruction: 0xf1046ea6
   15394:	mcrvs	1, 7, r0, cr3, cr0, {2}
   15398:	subeq	pc, ip, r4, lsl #2
   1539c:	bne	ffce6c4c <fputs@plt+0xffce314c>
   153a0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   153a4:	cfldrdlt	mvd14, [r0, #-8]!
   153a8:	andseq	sp, r6, r0, ror sp
   153ac:	svclt	0x00183817
   153b0:	ldrbmi	r2, [r0, -r1]!
   153b4:			; <UNDEFINED> instruction: 0x4605b538
   153b8:			; <UNDEFINED> instruction: 0x461c4618
   153bc:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   153c0:	strtmi	r6, [r0], -r3, lsl #16
   153c4:			; <UNDEFINED> instruction: 0xf7ff602b
   153c8:	stmdblt	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   153cc:	mcrvs	13, 5, fp, cr2, cr8, {1}
   153d0:	tstcs	r0, r8, lsr #12
   153d4:	ldrhtmi	lr, [r8], -sp
   153d8:	svclt	0x006cf7ff
   153dc:	svclt	0x00183818
   153e0:	ldrbmi	r2, [r0, -r1]!
   153e4:	svclt	0x00183819
   153e8:	ldrbmi	r2, [r0, -r1]!
   153ec:			; <UNDEFINED> instruction: 0x4604b510
   153f0:			; <UNDEFINED> instruction: 0xff7af7ff
   153f4:			; <UNDEFINED> instruction: 0xf44f6ea2
   153f8:			; <UNDEFINED> instruction: 0xf6cf4370
   153fc:	strdcs	r7, [r0], -pc	; <UNPREDICTABLE>
   15400:	rscsvc	pc, pc, #536870912	; 0x20000000
   15404:	movteq	lr, #10755	; 0x2a03
   15408:	ldclt	6, cr6, [r0, #-652]	; 0xfffffd74
   1540c:			; <UNDEFINED> instruction: 0x461db570
   15410:	cdpvs	0, 13, cr11, cr12, cr2, {4}
   15414:			; <UNDEFINED> instruction: 0xf7ff4606
   15418:	stmibvs	fp!, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1541c:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
   15420:	beq	ff943b74 <fputs@plt+0xff940074>
   15424:			; <UNDEFINED> instruction: 0xb1ac1e65
   15428:	strcc	lr, [r5], #-2822	; 0xfffff4fa
   1542c:	strbcs	lr, [r5, #2822]	; 0xb06
   15430:	vst1.8	{d20-d22}, [pc :128], r9
   15434:	strtmi	r6, [r0], -r0, lsl #4
   15438:	strvs	pc, [r0, #-1445]	; 0xfffffa5b
   1543c:	b	fea533fc <fputs@plt+0xfea4f8fc>
   15440:	andvs	pc, r0, #1325400064	; 0x4f000000
   15444:	stmiane	r0!, {r8, sp}
   15448:	stmia	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1544c:			; <UNDEFINED> instruction: 0xf5a442b4
   15450:	mvnle	r5, r0, lsl #9
   15454:	ldcllt	0, cr11, [r0, #-8]!
   15458:	strtmi	r4, [r3], -r6, lsl #16
   1545c:	smlatbcs	r1, sp, lr, r6
   15460:	bmi	16b4a8 <fputs@plt+0x1679a8>
   15464:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
   15468:			; <UNDEFINED> instruction: 0xf7ee6800
   1546c:			; <UNDEFINED> instruction: 0xe7d8ea54
   15470:	andeq	r6, r2, sl, asr #18
   15474:	andeq	r0, r0, r8, ror r2
   15478:	andeq	r3, r1, r6, asr #5
   1547c:	stmvs	r3, {r1, fp, sp, lr}
   15480:	cmplt	r3, sl, lsl r1
   15484:	ldrmi	r2, [r8], -r1, lsl #6
   15488:	stmdbvs	r2, {r4, r5, r6, r8, r9, sl, lr}
   1548c:	rscsle	r2, sl, r0, lsl #22
   15490:	svclt	0x00181e13
   15494:	ldrmi	r2, [r8], -r1, lsl #6
   15498:	stmdbvs	r3, {r4, r5, r6, r8, r9, sl, lr}
   1549c:	svclt	0x00183b00
   154a0:	ldrmi	r2, [r8], -r1, lsl #6
   154a4:	svclt	0x00004770
   154a8:	svclt	0x00183813
   154ac:	ldrbmi	r2, [r0, -r1]!
   154b0:	svclt	0x00183823
   154b4:	ldrbmi	r2, [r0, -r1]!
   154b8:			; <UNDEFINED> instruction: 0x460cb570
   154bc:	addslt	r4, ip, r7, lsl r9
   154c0:	ldrbtmi	r4, [r9], #-2583	; 0xfffff5e9
   154c4:	stmpl	sl, {r0, r1, r7, sl, fp, sp, lr}
   154c8:	andsls	r6, fp, #1179648	; 0x120000
   154cc:	andeq	pc, r0, #79	; 0x4f
   154d0:	ldrmi	fp, [r9], -fp, lsr #2
   154d4:	andcs	r4, r3, sl, ror #12
   154d8:	ldmib	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   154dc:	bmi	481a64 <fputs@plt+0x47df64>
   154e0:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   154e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   154e8:	subsmi	r9, sl, fp, lsl fp
   154ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   154f0:	andcs	sp, r0, r2, lsl r1
   154f4:	ldcllt	0, cr11, [r0, #-112]!	; 0xffffff90
   154f8:			; <UNDEFINED> instruction: 0x560ce9dd
   154fc:	rscsvc	pc, ip, pc, asr #12
   15500:	adcmi	r2, r8, #0, 2
   15504:	movweq	lr, #27505	; 0x6b71
   15508:	blmi	20c4b4 <fputs@plt+0x2089b4>
   1550c:	orrcc	pc, r0, r5, asr #11
   15510:	ldrbtmi	r6, [fp], #-97	; 0xffffff9f
   15514:			; <UNDEFINED> instruction: 0xe7e2601d
   15518:	stmib	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1551c:	andeq	r6, r2, r6, lsr #17
   15520:	andeq	r0, r0, r0, ror r2
   15524:	andeq	r6, r2, r6, lsl #17
   15528:	andseq	sp, r6, r6, ror #23
   1552c:	vmul.i8	d20, d5, d31
   15530:	bmi	fe463c <fputs@plt+0xfe0b3c>
   15534:	lfmne	f7, 1, [r0], #-780	; 0xfffffcf4
   15538:	mvnsmi	lr, sp, lsr #18
   1553c:			; <UNDEFINED> instruction: 0x46074479
   15540:			; <UNDEFINED> instruction: 0xf8574605
   15544:	addlt	r0, ip, r0, asr #30
   15548:	stcge	8, cr5, [r3], {138}	; 0x8a
   1554c:	strbmi	r4, [r0, #-3641]!	; 0xfffff1c7
   15550:	andls	r6, fp, #1179648	; 0x120000
   15554:	andeq	pc, r0, #79	; 0x4f
   15558:	ldmvs	sl!, {r0, r3, r4, r5, r6, fp, sp, lr}
   1555c:	ldrbtmi	r4, [lr], #-1571	; 0xfffff9dd
   15560:	teqle	r5, r7, lsl #6
   15564:	mulsgt	r0, sp, r8
   15568:	svceq	0x0000f1bc
   1556c:			; <UNDEFINED> instruction: 0xf1bcd014
   15570:			; <UNDEFINED> instruction: 0xd12d0f01
   15574:	stcge	8, cr6, [r6], {251}	; 0xfb
   15578:	abseqe	f7, #5.0
   1557c:	strgt	r4, [pc], #-1696	; 15584 <fputs@plt+0x11a84>
   15580:	ldmdbvs	r8!, {r8, sp}
   15584:	stceq	0, cr6, [r0], {32}
   15588:	blcc	935f0 <fputs@plt+0x8faf0>
   1558c:	ldrbmi	r4, [r0, #1049]!	; 0x419
   15590:	mvnsle	fp, r9, lsl #5
   15594:	and	r9, lr, r8, lsl #24
   15598:			; <UNDEFINED> instruction: 0x0016f8bd
   1559c:	ldreq	pc, [r5, -sp, lsl #2]
   155a0:	strbtmi	r4, [r1], -r3, lsr #12
   155a4:	blcs	935f8 <fputs@plt+0x8faf8>
   155a8:	adcsmi	r4, fp, #285212672	; 0x11000000
   155ac:	mvnsle	fp, r9, lsl #5
   155b0:			; <UNDEFINED> instruction: 0x2012f8bd
   155b4:	addmi	r0, r8, #148	; 0x94
   155b8:	ldfcsd	f5, [pc], #-40	; 15598 <fputs@plt+0x11a98>
   155bc:			; <UNDEFINED> instruction: 0xf1bcdd08
   155c0:	andsle	r0, r4, r0, lsl #30
   155c4:	svceq	0x0001f1bc
   155c8:			; <UNDEFINED> instruction: 0xf44fbf08
   155cc:	andsle	r2, r0, r0, lsl #7
   155d0:	rscscc	pc, pc, pc, asr #32
   155d4:	blmi	5a7e3c <fputs@plt+0x5a433c>
   155d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   155dc:	blls	2ef64c <fputs@plt+0x2ebb4c>
   155e0:			; <UNDEFINED> instruction: 0xf04f405a
   155e4:	tstle	lr, r0, lsl #6
   155e8:	pop	{r2, r3, ip, sp, pc}
   155ec:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [pc :256], r0
   155f0:	adcmi	r3, r3, #128, 6
   155f4:	stccc	3, cr13, [r4], {236}	; 0xec
   155f8:	andcs	r4, r0, r9, lsr #12
   155fc:			; <UNDEFINED> instruction: 0xf7ff4622
   15600:	stmdbpl	fp!, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
   15604:	addsmi	r4, r8, #192, 6
   15608:	andcs	fp, r0, r8, lsl #30
   1560c:	stcmi	0, cr13, [fp], {226}	; 0xe2
   15610:	bmi	2dda1c <fputs@plt+0x2d9f1c>
   15614:	ldrbtmi	r5, [sl], #-2356	; 0xfffff6cc
   15618:	stmdavs	r0!, {ip, pc}
   1561c:	ldmdb	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15620:	rscscc	pc, pc, pc, asr #32
   15624:			; <UNDEFINED> instruction: 0xf7eee7d6
   15628:	svclt	0x0000e962
   1562c:	andeq	r6, r2, ip, lsr #16
   15630:	andeq	r0, r0, r0, ror r2
   15634:	andeq	r6, r2, sl, lsl #16
   15638:	muleq	r2, r0, r7
   1563c:	andeq	r0, r0, r8, ror r2
   15640:	andeq	r3, r1, sl, asr r1
   15644:			; <UNDEFINED> instruction: 0xf7ffb508
   15648:	stmdblt	r8!, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1564c:	pop	{r0, r2, fp, lr}
   15650:	ldrbtmi	r4, [r8], #-8
   15654:	stmiblt	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15658:	pop	{r0, r1, fp, lr}
   1565c:	ldrbtmi	r4, [r8], #-8
   15660:	stmiblt	r2!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15664:	andeq	r3, r1, r6, asr #2
   15668:	andeq	r3, r1, lr, asr r1
   1566c:	vstrle.16	s4, [r0, #-254]	; 0xffffff02	; <UNPREDICTABLE>
   15670:			; <UNDEFINED> instruction: 0xf04fe75c
   15674:			; <UNDEFINED> instruction: 0x477030ff
   15678:	mvnsmi	lr, sp, lsr #18
   1567c:	blmi	10018ac <fputs@plt+0xffddac>
   15680:	ldcmi	6, cr4, [pc], #-24	; 15670 <fputs@plt+0x11b70>
   15684:	ldrbtmi	r4, [fp], #-2623	; 0xfffff5c1
   15688:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
   1568c:	strmi	r5, [ip], -r2, lsr #17
   15690:	stmdaeq	r5, {r8, r9, fp, sp, lr, pc}
   15694:	andls	r6, r9, #1179648	; 0x120000
   15698:	andeq	pc, r0, #79	; 0x4f
   1569c:	rsble	r2, r3, r0, lsl #18
   156a0:	strcs	pc, [r0, r5, asr #11]
   156a4:	stmibne	r1, {r1, r3, r5, r9, sl, lr}^
   156a8:	ldmdb	r2!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   156ac:	ldrtmi	r3, [sl], -r3, lsl #10
   156b0:			; <UNDEFINED> instruction: 0xf0252100
   156b4:	strbmi	r0, [r0], -r3, lsl #10
   156b8:	strbeq	pc, [r0, -r6, lsl #2]	; <UNPREDICTABLE>
   156bc:	svc	0x008cf7ed
   156c0:	movwcs	r1, #3370	; 0xd2a
   156c4:	cmpcc	r1, r5, asr #4	; <UNPREDICTABLE>
   156c8:	vsubw.s8	<illegal reg q12.5>, <illegal reg q1.5>, d2
   156cc:	andcs	r1, r1, r0, lsr r1
   156d0:	vsubl.s8	<illegal reg q12.5>, d0, d6
   156d4:	ldmeq	r2, {r2, r4}
   156d8:			; <UNDEFINED> instruction: 0xf8ad9308
   156dc:	andscs	r2, r4, #10
   156e0:	andcc	pc, r9, sp, lsl #17
   156e4:	tstls	r1, r3, lsl #6
   156e8:	andls	r9, r5, r4, lsl #2
   156ec:	teqlt	ip, #1879048192	; 0x70000000
   156f0:	stmdage	r8, {r2, sl, fp, sp, pc}
   156f4:	strtmi	r2, [r2], -r1, asr #2
   156f8:			; <UNDEFINED> instruction: 0xf812e001
   156fc:	strmi	r1, [fp], #-3841	; 0xfffff0ff
   15700:	addslt	r4, fp, #144, 4
   15704:			; <UNDEFINED> instruction: 0xf8add1f9
   15708:	stcgt	0, cr3, [pc], {34}	; 0x22
   1570c:	stmdavs	r0!, {r4, r5, sl, sp, lr}
   15710:	adcsvs	r6, sl, r9, ror r0
   15714:	rscsvs	r6, fp, r8, lsr r1
   15718:	ldrtmi	r4, [r1], -sl, lsr #12
   1571c:			; <UNDEFINED> instruction: 0xf7fe2000
   15720:	bmi	6955bc <fputs@plt+0x691abc>
   15724:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   15728:	cmnpl	r0, r0, asr #7
   1572c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15730:	subsmi	r9, sl, r9, lsl #22
   15734:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15738:	andlt	sp, sl, sp, lsl r1
   1573c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   15740:	movweq	pc, #20749	; 0x510d	; <UNPREDICTABLE>
   15744:	andeq	pc, sp, #1073741827	; 0x40000003
   15748:	and	r2, r1, r1, asr #2
   1574c:	blne	937a0 <fputs@plt+0x8fca0>
   15750:	addsmi	r4, r3, #12, 8	; 0xc000000
   15754:	mvnsle	fp, r4, lsr #5
   15758:			; <UNDEFINED> instruction: 0xf8adab01
   1575c:	blgt	1e579c <fputs@plt+0x1e1c9c>
   15760:	rsbsvs	r6, r9, r0, lsr r4
   15764:			; <UNDEFINED> instruction: 0xe7d760ba
   15768:	strcc	pc, [r0, r5, asr #11]
   1576c:	stmibne	r1, {r1, r3, r5, r9, sl, lr}^
   15770:	stmdb	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15774:			; <UNDEFINED> instruction: 0xf7eee79a
   15778:	svclt	0x0000e8ba
   1577c:	andseq	sp, r6, r2, ror sl
   15780:	andeq	r6, r2, r0, ror #13
   15784:	andeq	r0, r0, r0, ror r2
   15788:	andeq	r6, r2, r2, asr #12
   1578c:	ldrb	r2, [r3, -r0, lsl #2]!
   15790:	ldrb	r2, [r1, -r1, lsl #2]!
   15794:			; <UNDEFINED> instruction: 0x460cb570
   15798:	addslt	r4, ip, r8, lsl r9
   1579c:	ldrbtmi	r4, [r9], #-2584	; 0xfffff5e8
   157a0:	stmpl	sl, {r0, r1, r7, sl, fp, sp, lr}
   157a4:	andsls	r6, fp, #1179648	; 0x120000
   157a8:	andeq	pc, r0, #79	; 0x4f
   157ac:	ldrmi	fp, [r9], -fp, lsr #2
   157b0:	andcs	r4, r3, sl, ror #12
   157b4:	stmda	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   157b8:	bmi	4c1d40 <fputs@plt+0x4be240>
   157bc:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   157c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   157c4:	subsmi	r9, sl, fp, lsl fp
   157c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   157cc:	andcs	sp, r0, r4, lsl r1
   157d0:	ldcllt	0, cr11, [r0, #-112]!	; 0xffffff90
   157d4:			; <UNDEFINED> instruction: 0x560ce9dd
   157d8:	rscsvc	pc, ip, pc, asr #12
   157dc:	andeq	pc, r3, r0, asr #5
   157e0:	adcmi	r2, r8, #0, 2
   157e4:	movweq	lr, #27505	; 0x6b71
   157e8:	blmi	20c78c <fputs@plt+0x208c8c>
   157ec:	orrcs	pc, r0, r5, asr #11
   157f0:	ldrbtmi	r6, [fp], #-97	; 0xffffff9f
   157f4:			; <UNDEFINED> instruction: 0xe7e0601d
   157f8:	ldmda	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   157fc:	andeq	r6, r2, sl, asr #11
   15800:	andeq	r0, r0, r0, ror r2
   15804:	andeq	r6, r2, sl, lsr #11
   15808:	andseq	sp, r6, r6, lsl #18
   1580c:	vldrle	s4, [r1, #-0]
   15810:	strmi	fp, [sl], #-1040	; 0xfffffbf0
   15814:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
   15818:	blcc	93864 <fputs@plt+0x8fd64>
   1581c:	tstcs	r0, #536576	; 0x83000
   15820:			; <UNDEFINED> instruction: 0xf8344291
   15824:	b	fe0e1878 <fputs@plt+0xfe0ddd78>
   15828:	addlt	r2, r0, #0
   1582c:			; <UNDEFINED> instruction: 0xf85dd1f4
   15830:	ldrbmi	r4, [r0, -r4, lsl #22]!
   15834:	svclt	0x00004770
   15838:	andeq	r3, r1, r2, lsr #32
   1583c:	vldrle.16	s4, [r4, #-0]	; <UNPREDICTABLE>
   15840:	stmdane	r4, {r4, r5, sl, ip, sp, pc}^
   15844:	movwcs	r4, #3338	; 0xd0a
   15848:			; <UNDEFINED> instruction: 0xf810447d
   1584c:	b	fe05c458 <fputs@plt+0xfe058958>
   15850:	adcmi	r2, r0, #-1073741820	; 0xc0000004
   15854:	andsne	pc, r1, r5, lsr r8	; <UNPREDICTABLE>
   15858:	movwcs	lr, #14977	; 0x3a81
   1585c:			; <UNDEFINED> instruction: 0xd1f4b29b
   15860:			; <UNDEFINED> instruction: 0xbc30ba5b
   15864:	mulshi	r3, fp, r2
   15868:	movwcs	r4, #1904	; 0x770
   1586c:			; <UNDEFINED> instruction: 0x47708013
   15870:	strdeq	r2, [r1], -r0
   15874:	svcmi	0x00f0e92d
   15878:	stmiavs	r7, {r0, r3, r4, r7, ip, sp, pc}^
   1587c:	addsne	pc, r9, #74448896	; 0x4700000
   15880:			; <UNDEFINED> instruction: 0xf6c56943
   15884:	stmdbvs	r6, {r1, r7, r9, sp}
   15888:	b	13fb4d8 <fputs@plt+0x13f79d8>
   1588c:	stmvs	r5, {r0, r1, r2, r4, r5, r7, r8, r9, fp}
   15890:			; <UNDEFINED> instruction: 0x0c03ea86
   15894:	shadd16mi	r9, r4, r2
   15898:	b	fe1b98fc <fputs@plt+0xfe1b5dfc>
   1589c:	stmibvs	r0, {r0, r1, r3, r9, sl}
   158a0:			; <UNDEFINED> instruction: 0x0c07ea0c
   158a4:	ldrdhi	pc, [r0], -r1
   158a8:	bl	25968 <fputs@plt+0x21e68>
   158ac:	b	fe317cbc <fputs@plt+0xfe3141bc>
   158b0:	bl	2588c4 <fputs@plt+0x254dc4>
   158b4:			; <UNDEFINED> instruction: 0x901667f5
   158b8:	blx	fe62f9e0 <fputs@plt+0xfe62bee0>
   158bc:	ldrls	pc, [r3], #-3720	; 0xfffff178
   158c0:	ldrtmi	r4, [ip], #102	; 0x66
   158c4:	bl	39bb3c <fputs@plt+0x39803c>
   158c8:	blt	17500 <fputs@plt+0x13a00>
   158cc:	b	13e696c <fputs@plt+0x13e2e6c>
   158d0:	b	fe2d6bac <fputs@plt+0xfe2d30ac>
   158d4:	strmi	r0, [r6], #-3076	; 0xfffff3fc
   158d8:	ldrbtvs	lr, [r7], r6, lsl #22
   158dc:	b	3398f4 <fputs@plt+0x335df4>
   158e0:	b	13d8904 <fputs@plt+0x13d4e04>
   158e4:	svcls	0x001300b7
   158e8:			; <UNDEFINED> instruction: 0x0c0bea8c
   158ec:	ldrdge	pc, [r8], -r1
   158f0:	ldrdhi	pc, [ip], -r1
   158f4:			; <UNDEFINED> instruction: 0xf98afa9a
   158f8:	and	pc, r4, sp, asr #17
   158fc:	ldrmi	r4, [r6], #1726	; 0x6be
   15900:	streq	lr, [r0, -r4, lsl #21]
   15904:	blx	fe626c44 <fputs@plt+0xfe623144>
   15908:	ldrls	pc, [r4, #-2184]	; 0xfffff778
   1590c:	streq	lr, [r2, #-2827]	; 0xfffff4f5
   15910:			; <UNDEFINED> instruction: 0xa010f8d1
   15914:	bleq	fedd0258 <fputs@plt+0xfedcc758>
   15918:			; <UNDEFINED> instruction: 0xf8cd4445
   1591c:	eorsmi	r8, r7, r8, lsl r0
   15920:			; <UNDEFINED> instruction: 0x8014f8d1
   15924:	bl	326cfc <fputs@plt+0x3231fc>
   15928:	b	fe030d08 <fputs@plt+0xfe02d208>
   1592c:	rsbmi	r0, r7, fp, lsl #28
   15930:			; <UNDEFINED> instruction: 0xf68afa9a
   15934:	ldrmi	r4, [r4], #-1071	; 0xfffffbd1
   15938:	vmlaeq.f32	s28, s24, s28
   1593c:			; <UNDEFINED> instruction: 0xf888fa98
   15940:	ldrbvs	lr, [ip, r7, lsl #22]!
   15944:	b	13e6a1c <fputs@plt+0x13e2f1c>
   15948:	b	fe398c40 <fputs@plt+0xfe395140>
   1594c:	strbmi	r0, [r5], -r0, lsl #28
   15950:			; <UNDEFINED> instruction: 0xf8d19607
   15954:	b	fe2f59bc <fputs@plt+0xfe2f1ebc>
   15958:	strtmi	r0, [r6], #1548	; 0x60c
   1595c:	bl	3bad84 <fputs@plt+0x3b7284>
   15960:	ldrshtmi	r6, [lr], -r7
   15964:	b	13e721c <fputs@plt+0x13e371c>
   15968:	ldrmi	r0, [r4], #-1463	; 0xfffffa49
   1596c:	strtmi	r6, [r0], #-2511	; 0xfffff631
   15970:			; <UNDEFINED> instruction: 0xf888fa98
   15974:	streq	lr, [r5], #-2700	; 0xfffff574
   15978:	streq	lr, [fp], -r6, lsl #21
   1597c:	beq	d05a4 <fputs@plt+0xccaa4>
   15980:	streq	lr, [lr], #-2564	; 0xfffff5fc
   15984:	b	13e69a4 <fputs@plt+0x13e2ea4>
   15988:	bl	195c88 <fputs@plt+0x192188>
   1598c:	ldrbmi	r6, [r3], #1790	; 0x6fe
   15990:	beq	3503a8 <fputs@plt+0x34c8a8>
   15994:	b	fe18428c <fputs@plt+0xfe18078c>
   15998:			; <UNDEFINED> instruction: 0xf8d10700
   1599c:	eorsmi	lr, r7, r0, lsr #32
   159a0:	andsls	pc, r4, sp, asr #17
   159a4:	stmdbeq	r2, {r2, r8, r9, fp, sp, lr, pc}
   159a8:	strbmi	r9, [ip], #1041	; 0x411
   159ac:	streq	lr, [r5], #-2695	; 0xfffff579
   159b0:	blx	fe7a6b48 <fputs@plt+0xfe7a3048>
   159b4:	ldrbmi	pc, [sl], #3214	; 0xc8e	; <UNPREDICTABLE>
   159b8:			; <UNDEFINED> instruction: 0x46679315
   159bc:	ldrdgt	pc, [r4], -r1	; <UNPREDICTABLE>
   159c0:	bvs	ffdd05f0 <fputs@plt+0xffdccaf0>
   159c4:	ldrteq	lr, [r6], pc, asr #20
   159c8:	stmdbeq	r6, {r7, r9, fp, sp, lr, pc}
   159cc:	stc2	10, cr15, [ip], {156}	; 0x9c	; <UNPREDICTABLE>
   159d0:	ldrbtvs	lr, [sl], #2820	; 0xb04
   159d4:	subhi	pc, r0, sp, asr #17
   159d8:	stmdbeq	sl, {r0, r3, r9, fp, sp, lr, pc}
   159dc:	b	13fb5f0 <fputs@plt+0x13f7af0>
   159e0:	ldrmi	r0, [r7], #-2746	; 0xfffff546
   159e4:	ldrdhi	pc, [r8], -r1	; <UNPREDICTABLE>
   159e8:	strtmi	r4, [pc], #-1635	; 159f0 <fputs@plt+0x11ef0>
   159ec:			; <UNDEFINED> instruction: 0x0c0aea86
   159f0:	stmdbeq	r0, {r0, r3, r7, r9, fp, sp, lr, pc}
   159f4:	ldreq	lr, [r4, #2639]!	; 0xa4f
   159f8:	b	326ce4 <fputs@plt+0x3231e4>
   159fc:	ldrmi	r0, [lr], r4, lsl #24
   15a00:	bl	266c60 <fputs@plt+0x263160>
   15a04:	b	fe3301dc <fputs@plt+0xfe32c6dc>
   15a08:	b	fe298a28 <fputs@plt+0xfe294f28>
   15a0c:	ldrbtmi	r0, [r0], #-1797	; 0xfffff8fb
   15a10:	mcr2	10, 4, pc, cr8, cr8, {4}	; <UNPREDICTABLE>
   15a14:	bl	3a6b9c <fputs@plt+0x3a309c>
   15a18:			; <UNDEFINED> instruction: 0xf8cd0b02
   15a1c:	b	20dac4 <fputs@plt+0x209fc4>
   15a20:			; <UNDEFINED> instruction: 0xf8d10709
   15a24:	bl	4dadc <fputs@plt+0x49fdc>
   15a28:	b	fe1ede14 <fputs@plt+0xfe1ea314>
   15a2c:	b	13d765c <fputs@plt+0x13d3b5c>
   15a30:	ldrbmi	r0, [lr], #-2489	; 0xfffff647
   15a34:	ldrsbthi	pc, [r0], -r1	; <UNPREDICTABLE>
   15a38:	stc2	10, cr15, [lr], {158}	; 0x9e	; <UNPREDICTABLE>
   15a3c:	bleq	290458 <fputs@plt+0x28c958>
   15a40:	bl	1a6b40 <fputs@plt+0x1a3040>
   15a44:			; <UNDEFINED> instruction: 0xf8d166f0
   15a48:	b	30db20 <fputs@plt+0x30a020>
   15a4c:	b	13d8654 <fputs@plt+0x13d4b54>
   15a50:			; <UNDEFINED> instruction: 0xf8cd00b0
   15a54:	strbtmi	ip, [r4], -ip, lsr #32
   15a58:	stc2	10, cr15, [r8], {152}	; 0x98	; <UNPREDICTABLE>
   15a5c:	b	fe25bd00 <fputs@plt+0xfe258200>
   15a60:	ldrtmi	r0, [sl], #1024	; 0x400
   15a64:	blx	fe7a5b3c <fputs@plt+0xfe7a203c>
   15a68:			; <UNDEFINED> instruction: 0xf8cdfe8e
   15a6c:	b	fe305b34 <fputs@plt+0xfe302034>
   15a70:	ldrmi	r0, [r4], #2821	; 0xb05
   15a74:	strbtmi	r4, [r5], #-1235	; 0xfffffb2d
   15a78:			; <UNDEFINED> instruction: 0x0c09ea84
   15a7c:	beq	fedd03c0 <fputs@plt+0xfedcc8c0>
   15a80:	blvs	ffdd06b4 <fputs@plt+0xffdccbb4>
   15a84:	stmdaeq	r2, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
   15a88:	strtmi	r4, [ip], #1654	; 0x676
   15a8c:	ldrsbt	pc, [r8], -r1	; <UNPREDICTABLE>
   15a90:	strbmi	r9, [r1], #3329	; 0xd01
   15a94:	mcr2	10, 4, pc, cr14, cr14, {4}	; <UNPREDICTABLE>
   15a98:	b	fe03a6c4 <fputs@plt+0xfe036bc4>
   15a9c:	bl	3176cc <fputs@plt+0x313bcc>
   15aa0:			; <UNDEFINED> instruction: 0x46a86cfb
   15aa4:	ldrbtmi	r9, [r3], -r5, lsl #26
   15aa8:	ldrsbt	pc, [ip], -r1	; <UNPREDICTABLE>
   15aac:	b	1fbec0 <fputs@plt+0x1f83c0>
   15ab0:	b	fe2176e4 <fputs@plt+0xfe213be4>
   15ab4:	b	13d7ad0 <fputs@plt+0x13d3fd0>
   15ab8:	strhmi	r0, [r7], #-187	; 0xffffff45
   15abc:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   15ac0:	b	fe29bd2c <fputs@plt+0xfe29822c>
   15ac4:	strmi	r0, [r8], #-1035	; 0xfffffbf5
   15ac8:	stmdbls	r4, {r0, r1, r2, r3, r6, sl, lr}
   15acc:	ldrbvs	lr, [ip, r7, lsl #22]!
   15ad0:	ldreq	lr, [ip, #2639]!	; 0xa4f
   15ad4:	streq	lr, [ip], #-2564	; 0xfffff5fc
   15ad8:	stc2	10, cr15, [lr], {158}	; 0x9e	; <UNPREDICTABLE>
   15adc:	b	fe13aeec <fputs@plt+0xfe1373ec>
   15ae0:	b	fe216b10 <fputs@plt+0xfe213010>
   15ae4:	strbtmi	r0, [r5], -r6, lsl #16
   15ae8:	stmdbls	r6, {r2, r3, r7, r9, sl, lr}
   15aec:	strls	r4, [r4, #-1028]	; 0xfffffbfc
   15af0:	stcls	6, cr4, [r9, #-160]	; 0xffffff60
   15af4:	smlabbeq	r1, ip, sl, lr
   15af8:	b	13fb334 <fputs@plt+0x13f7834>
   15afc:	mcrls	12, 0, r7, cr2, cr8, {7}
   15b00:	stcls	0, cr4, [r5, #-420]	; 0xfffffe5c
   15b04:			; <UNDEFINED> instruction: 0xf8cd4059
   15b08:	b	fe305b20 <fputs@plt+0xfe302020>
   15b0c:	movwls	r0, #58886	; 0xe606
   15b10:	blls	66b58 <fputs@plt+0x63058>
   15b14:	b	fe1a5c14 <fputs@plt+0xfe1a2114>
   15b18:	strtmi	r0, [ip], fp, lsl #12
   15b1c:	cfstrsls	mvf4, [r7, #-320]	; 0xfffffec0
   15b20:	ldmne	lr, {r4, r5, sl, lr}
   15b24:	ldmibeq	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   15b28:	ldrbtvs	lr, [r7], #2820	; 0xb04
   15b2c:	beq	190564 <fputs@plt+0x18ca64>
   15b30:	stcls	15, cr9, [sl, #-8]
   15b34:	mcrls	4, 0, r4, cr6, cr3, {5}
   15b38:	streq	lr, [r9, -r7, lsl #21]
   15b3c:	beq	19056c <fputs@plt+0x18ca6c>
   15b40:	eormi	r9, r7, r2, lsl #26
   15b44:	rscsvs	lr, r4, r0, lsl #22
   15b48:	mcrls	6, 0, r4, cr8, cr4, {5}
   15b4c:	b	13e5d10 <fputs@plt+0x13e2210>
   15b50:	stmdbls	fp, {r0, r4, r5, r6, r7, r8, sl, ip, sp, lr}
   15b54:	stmdaeq	r6, {r2, r3, r7, r9, fp, sp, lr, pc}
   15b58:	b	13fd370 <fputs@plt+0x13f9870>
   15b5c:	strls	r0, [r5, #-1204]	; 0xfffffb4c
   15b60:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   15b64:	b	fe2bbf88 <fputs@plt+0xfe2b8488>
   15b68:	strtmi	r0, [ip], r6, lsl #20
   15b6c:	streq	lr, [r4], -r9, lsl #21
   15b70:	ldrbmi	r9, [pc], #-3330	; 15b78 <fputs@plt+0x12078>
   15b74:	ldmdbls	r0, {r1, r2, r3, r7, r9, sl, lr}
   15b78:	mulmi	r6, r4, r4
   15b7c:	vmlaeq.f32	s28, s3, s28
   15b80:	bl	1fbfb8 <fputs@plt+0x1f84b8>
   15b84:	strtmi	r6, [ip], #2032	; 0x7f0
   15b88:	vmlaeq.f32	s28, s3, s28
   15b8c:	b	fe1bbfb4 <fputs@plt+0xfe1b84b4>
   15b90:	b	13d73bc <fputs@plt+0x13d38bc>
   15b94:	b	13d5e5c <fputs@plt+0x13d235c>
   15b98:	strbtmi	r7, [r6], #-2810	; 0xfffff506
   15b9c:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   15ba0:	blls	1675d8 <fputs@plt+0x163ad8>
   15ba4:	bleq	d07d4 <fputs@plt+0xcccd4>
   15ba8:	b	fe13bff4 <fputs@plt+0xfe1384f4>
   15bac:	srsia	sp, #0
   15bb0:	b	13fdca8 <fputs@plt+0x13fa1a8>
   15bb4:	b	13d8698 <fputs@plt+0x13d4b98>
   15bb8:	ldrshtmi	r7, [sp], -r8
   15bbc:			; <UNDEFINED> instruction: 0x0c01ea8c
   15bc0:	ldrbvs	lr, [r7, r6, lsl #22]!
   15bc4:	b	fe03c00c <fputs@plt+0xfe03850c>
   15bc8:	b	fe3973f8 <fputs@plt+0xfe3938f8>
   15bcc:	eorsmi	r0, lr, r3, lsl #28
   15bd0:	rsbmi	r4, r5, r2, asr #8
   15bd4:	b	13e6c64 <fputs@plt+0x13e3164>
   15bd8:	b	fe1b57d8 <fputs@plt+0xfe1b1cd8>
   15bdc:			; <UNDEFINED> instruction: 0xf8cd0400
   15be0:			; <UNDEFINED> instruction: 0xf8cde01c
   15be4:	ldrmi	r8, [r4], #-24	; 0xffffffe8
   15be8:	bls	1e7610 <fputs@plt+0x1e3b10>
   15bec:	ldrbmi	r9, [r9], #2307	; 0x903
   15bf0:	strbmi	r9, [sp], #-3598	; 0xfffff1f2
   15bf4:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   15bf8:			; <UNDEFINED> instruction: 0x31a1f64e
   15bfc:	bicsvs	pc, r9, r6, asr #13
   15c00:			; <UNDEFINED> instruction: 0x91004696
   15c04:	bls	466e44 <fputs@plt+0x463344>
   15c08:	stmdaeq	r6, {r3, r7, r9, fp, sp, lr, pc}
   15c0c:	bl	17c02c <fputs@plt+0x17852c>
   15c10:	blls	36f3f4 <fputs@plt+0x36b8f4>
   15c14:	ldreq	lr, [r7, pc, asr #20]!
   15c18:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   15c1c:	ldrmi	r9, [r3], r3, lsl #18
   15c20:			; <UNDEFINED> instruction: 0x0c03ea8c
   15c24:	ldrbtmi	r9, [r0], #-2569	; 0xfffff5f7
   15c28:	strmi	r9, [lr], pc, lsl #22
   15c2c:	b	fe2fd444 <fputs@plt+0xfe2f9944>
   15c30:	stmdbls	sl, {r1, r9}
   15c34:			; <UNDEFINED> instruction: 0x0c03ea8c
   15c38:	stmdbeq	r7, {r1, r3, r7, r9, fp, sp, lr, pc}
   15c3c:	mcrls	0, 0, r4, cr0, cr2, {3}
   15c40:	blvc	fff50584 <fputs@plt+0xfff4ca84>
   15c44:	ldrbtvs	lr, [r5], #2820	; 0xb04
   15c48:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   15c4c:	vmlaeq.f32	s28, s3, s28
   15c50:	ldreq	lr, [r5, #2639]!	; 0xa4f
   15c54:	ldrbmi	r9, [lr], #-2311	; 0xfffff6f9
   15c58:			; <UNDEFINED> instruction: 0x0c05ea87
   15c5c:	b	13e6d84 <fputs@plt+0x13e3284>
   15c60:			; <UNDEFINED> instruction: 0xf8cd78f8
   15c64:	bl	35cec <fputs@plt+0x321ec>
   15c68:	b	fe32e040 <fputs@plt+0xfe32a540>
   15c6c:	submi	r0, sl, r4, lsl #24
   15c70:	b	13e6f40 <fputs@plt+0x13e3440>
   15c74:	mcrls	1, 0, r0, cr1, cr4, {5}
   15c78:	strbtmi	r9, [r2], #3072	; 0xc00
   15c7c:	b	fe3ba08c <fputs@plt+0xfe3b658c>
   15c80:	stmdbls	r8, {r1, r2, r9, sl, fp}
   15c84:	rscsvc	lr, r2, #323584	; 0x4f000
   15c88:	bvs	ffc508b8 <fputs@plt+0xffc4cdb8>
   15c8c:	vmlaeq.f32	s28, s23, s28
   15c90:			; <UNDEFINED> instruction: 0x9c02190e
   15c94:	b	13e6d78 <fputs@plt+0x13e3278>
   15c98:	b	fe175898 <fputs@plt+0xfe171d98>
   15c9c:	stcls	8, cr0, [r9], {4}
   15ca0:	stmdaeq	r0, {r3, r7, r9, fp, sp, lr, pc}
   15ca4:	adcseq	lr, r0, pc, asr #20
   15ca8:	strtmi	r4, [r4], r7, asr #8
   15cac:	cdpls	12, 0, cr9, cr5, cr11, {0}
   15cb0:	ldrbvs	lr, [sl, r7, lsl #22]!
   15cb4:			; <UNDEFINED> instruction: 0x0c04ea8c
   15cb8:	andls	r9, r9, #0, 24
   15cbc:			; <UNDEFINED> instruction: 0x0c06ea8c
   15cc0:	stmdbeq	r4, {r1, r8, r9, fp, sp, lr, pc}
   15cc4:			; <UNDEFINED> instruction: 0x9c0a9a02
   15cc8:	b	fe0a6e04 <fputs@plt+0xfe0a3304>
   15ccc:	bls	3174d4 <fputs@plt+0x3139d4>
   15cd0:	eor	pc, r8, sp, asr #17
   15cd4:			; <UNDEFINED> instruction: 0x0c01ea8c
   15cd8:	stmdaeq	r2, {r2, r7, r9, fp, sp, lr, pc}
   15cdc:			; <UNDEFINED> instruction: 0x9c0b9a00
   15ce0:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   15ce4:	bl	3bc920 <fputs@plt+0x3b8e20>
   15ce8:	stmdbls	r9, {r1, r8, fp}
   15cec:	streq	lr, [sl], -r6, lsl #21
   15cf0:	vmlaeq.f32	s28, s7, s8
   15cf4:	beq	feed0638 <fputs@plt+0xfeeccb38>
   15cf8:	strtmi	r9, [lr], #-3074	; 0xfffff3fe
   15cfc:	streq	lr, [sl, #-2688]	; 0xfffff580
   15d00:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   15d04:	rsbsmi	r4, sp, ip, asr #8
   15d08:	strtmi	r9, [r5], #-2310	; 0xfffff6fa
   15d0c:	b	13fcd44 <fputs@plt+0x13f9244>
   15d10:	blls	35108 <fputs@plt+0x31608>
   15d14:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   15d18:	bl	1bc548 <fputs@plt+0x1b8a48>
   15d1c:	b	fe3af900 <fputs@plt+0xfe3abe00>
   15d20:	b	13d952c <fputs@plt+0x13d5a2c>
   15d24:	bl	317c08 <fputs@plt+0x314108>
   15d28:	strbtmi	r0, [r1], -r3, lsl #18
   15d2c:	vmlaeq.f32	s28, s5, s28
   15d30:			; <UNDEFINED> instruction: 0x0c07ea8a
   15d34:	strtmi	r4, [r0], r2, asr #12
   15d38:	strbmi	r9, [r8], #-3086	; 0xfffff3f2
   15d3c:			; <UNDEFINED> instruction: 0x0c06ea8c
   15d40:	b	fe22778c <fputs@plt+0xfe223c8c>
   15d44:	ldrmi	r0, [r9], #2052	; 0x804
   15d48:	strmi	r9, [r4], #3079	; 0xc07
   15d4c:	b	13fc988 <fputs@plt+0x13f8e88>
   15d50:	stmdals	r4, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr}
   15d54:	ldrbvs	lr, [r6, #2821]!	; 0xb05
   15d58:	and	pc, r8, sp, asr #17
   15d5c:	ldrteq	lr, [r6], pc, asr #20
   15d60:	vmlaeq.f32	s28, s1, s6
   15d64:	stmdaeq	r4, {r3, r7, r9, fp, sp, lr, pc}
   15d68:	b	fe1fbd78 <fputs@plt+0xfe1f8278>
   15d6c:	tstls	r0, r6, lsl #8
   15d70:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   15d74:	bl	33c17c <fputs@plt+0x33867c>
   15d78:	blls	3b1154 <fputs@plt+0x3ad654>
   15d7c:	b	13e5f34 <fputs@plt+0x13e2434>
   15d80:	strbmi	r0, [sl], #1461	; 0x5b5
   15d84:	vmlaeq.f32	s28, s23, s28
   15d88:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   15d8c:			; <UNDEFINED> instruction: 0xf8cd4681
   15d90:	strmi	r8, [r9], #12
   15d94:	andeq	lr, r5, r6, lsl #21
   15d98:	andeq	lr, ip, r0, lsl #21
   15d9c:	b	fe3ba5e8 <fputs@plt+0xfe3b6ae8>
   15da0:	strbmi	r0, [pc], #-3586	; 15da8 <fputs@plt+0x122a8>
   15da4:	strmi	r9, [r7], #-2563	; 0xfffff5fd
   15da8:	stmdals	r0, {r3, r4, r7, r9, sl, lr}
   15dac:	b	13fc9b8 <fputs@plt+0x13f8eb8>
   15db0:	stmdbls	r8, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr}
   15db4:	b	fe227800 <fputs@plt+0xfe223d00>
   15db8:	strmi	r0, [r1], #2051	; 0x803
   15dbc:	b	fe23bdcc <fputs@plt+0xfe2382cc>
   15dc0:	blls	117dcc <fputs@plt+0x1142cc>
   15dc4:	strbmi	r4, [lr], #-1649	; 0xfffff98f
   15dc8:	ldrbmi	r4, [r4], #-1673	; 0xfffff977
   15dcc:	stmdaeq	r0, {r3, r7, r9, fp, sp, lr, pc}
   15dd0:	blls	167850 <fputs@plt+0x163d50>
   15dd4:	ldrbtvs	lr, [ip], #2820	; 0xb04
   15dd8:	vldmiaeq	ip!, {s28-s106}
   15ddc:	vmlaeq.f32	s28, s7, s28
   15de0:	b	fe17ca0c <fputs@plt+0xfe178f0c>
   15de4:	b	13d861c <fputs@plt+0x13d4b1c>
   15de8:	b	fe3b41d0 <fputs@plt+0xfe3b06d0>
   15dec:	blls	19600 <fputs@plt+0x15b00>
   15df0:	andshi	pc, r0, sp, asr #17
   15df4:	ldrbvs	lr, [r4, r7, lsl #22]!
   15df8:	blls	67064 <fputs@plt+0x63564>
   15dfc:	beq	15082c <fputs@plt+0x14cd2c>
   15e00:	vmlaeq.f32	s28, s5, s28
   15e04:	ldrteq	lr, [r4], #2639	; 0xa4f
   15e08:	ldrmi	r9, [r8], sl, lsl #20
   15e0c:	b	fe33ca50 <fputs@plt+0xfe338f50>
   15e10:	tstls	fp, r4
   15e14:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   15e18:	strbmi	r4, [sp], #-120	; 0xffffff88
   15e1c:	stmdaeq	r2, {r3, r7, r9, fp, sp, lr, pc}
   15e20:	strmi	r9, [r5], #-2564	; 0xfffff5fc
   15e24:	ldrbmi	r9, [r6], #-2304	; 0xfffff700
   15e28:	bl	1bbe5c <fputs@plt+0x1b835c>
   15e2c:			; <UNDEFINED> instruction: 0x469166f7
   15e30:	b	fe22705c <fputs@plt+0xfe22355c>
   15e34:	ldmib	sp, {fp}^
   15e38:	b	13d6254 <fputs@plt+0x13d2754>
   15e3c:	bl	157d20 <fputs@plt+0x154220>
   15e40:	strdmi	r6, [r8], #-86	; 0xffffffaa
   15e44:	beq	21085c <fputs@plt+0x20cd5c>
   15e48:	beq	1d0878 <fputs@plt+0x1ccd78>
   15e4c:	vcvtvc.s16.f32	s29, s29, #-14
   15e50:	b	13e765c <fputs@plt+0x13e3b5c>
   15e54:	mrcls	0, 0, r0, cr0, cr6, {5}
   15e58:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   15e5c:	and	pc, r4, sp, asr #17
   15e60:	rsbsmi	r4, r1, ip, asr #9
   15e64:			; <UNDEFINED> instruction: 0xf8cd9e01
   15e68:			; <UNDEFINED> instruction: 0x46988014
   15e6c:	ldrbmi	r9, [r4], #2823	; 0xb07
   15e70:	mcrls	6, 0, r4, cr0, cr6, {5}
   15e74:	b	fe239eb4 <fputs@plt+0xfe2363b4>
   15e78:	ldrtmi	r0, [r6], #2051	; 0x803
   15e7c:	rsbsmi	r9, r8, r1, lsl lr
   15e80:	rsbmi	r4, r8, r4, ror r4
   15e84:	stmdaeq	r6, {r3, r7, r9, fp, sp, lr, pc}
   15e88:	bl	33d6c8 <fputs@plt+0x339bc8>
   15e8c:	ldrshmi	r6, [r1], #-197	; 0xffffff3b
   15e90:	ldreq	lr, [r5, #2639]!	; 0xa4f
   15e94:	strmi	r9, [r4], #-2565	; 0xfffff5fb
   15e98:	b	fe1bbea0 <fputs@plt+0xfe1b83a0>
   15e9c:	vmlals.f32	s0, s2, s10
   15ea0:	ldrbtvs	lr, [ip], #2820	; 0xb04
   15ea4:	stmdbeq	r0, {r1, r8, r9, fp, sp, lr, pc}
   15ea8:	rscsvc	lr, r1, pc, asr #20
   15eac:	b	fe23c2cc <fputs@plt+0xfe2387cc>
   15eb0:	cdpls	8, 0, cr0, cr2, cr6, {0}
   15eb4:	b	fe066ff8 <fputs@plt+0xfe0634f8>
   15eb8:	b	13d62ec <fputs@plt+0x13d27ec>
   15ebc:	ldrshtmi	r7, [r1], #-232	; 0xffffff18
   15ec0:	andls	r9, ip, r0, lsl #28
   15ec4:			; <UNDEFINED> instruction: 0xf8cd4051
   15ec8:			; <UNDEFINED> instruction: 0x469ee034
   15ecc:	bl	3caf4 <fputs@plt+0x38ff4>
   15ed0:	bls	3982f0 <fputs@plt+0x3947f0>
   15ed4:	beq	350904 <fputs@plt+0x34ce04>
   15ed8:	vldmiaeq	ip!, {s28-s106}
   15edc:	vmlaeq.f32	s28, s7, s28
   15ee0:	b	fe167010 <fputs@plt+0xfe163510>
   15ee4:	rsbmi	r0, r0, ip
   15ee8:	mvnsvc	lr, pc, asr #20
   15eec:	bls	e774c <fputs@plt+0xe3c4c>
   15ef0:	stmdals	r0, {r1, r2, sl, lr}
   15ef4:	vmlaeq.f32	s28, s5, s28
   15ef8:	ldrbmi	r9, [r7], #-2573	; 0xfffff5f3
   15efc:	beq	50b0c <fputs@plt+0x4d00c>
   15f00:	stmdbls	ip, {r3, r9, sl, lr}
   15f04:	ldrbvs	lr, [r4, r7, lsl #22]!
   15f08:	ldrteq	lr, [r4], #2639	; 0xa4f
   15f0c:	b	fe3b9f34 <fputs@plt+0xfe3b6434>
   15f10:	stmdbls	r9, {r0, r9, sl, fp}
   15f14:	stmdaeq	r4, {r2, r3, r7, r9, fp, sp, lr, pc}
   15f18:	ldrbtvs	lr, [r7], r6, lsl #22
   15f1c:	bleq	90950 <fputs@plt+0x8ce50>
   15f20:	b	fe23c354 <fputs@plt+0xfe238854>
   15f24:	b	13d7f48 <fputs@plt+0x13d4448>
   15f28:	b	fe2d7e0c <fputs@plt+0xfe2d430c>
   15f2c:	stmdbls	r0, {r0, r8, r9, fp}
   15f30:	bleq	d0964 <fputs@plt+0xcce64>
   15f34:	strmi	r9, [r8], #-2570	; 0xfffff5f6
   15f38:	smlabbeq	r7, r4, sl, lr
   15f3c:	stmdals	r4, {r2, r7, sl, lr}
   15f40:	b	13e610c <fputs@plt+0x13e260c>
   15f44:			; <UNDEFINED> instruction: 0xf8cd7efe
   15f48:	b	fe10dfb0 <fputs@plt+0xfe10a4b0>
   15f4c:	ldrbmi	r0, [r5], #-3586	; 0xfffff1fe
   15f50:	vmlaeq.f32	s28, s1, s28
   15f54:	stmdals	r0, {r2, r3, r7, sl, lr}
   15f58:	bl	17c378 <fputs@plt+0x178878>
   15f5c:	bl	258384 <fputs@plt+0x254884>
   15f60:	bls	26f740 <fputs@plt+0x26bc40>
   15f64:	stmdbeq	r0, {r0, r8, r9, fp, sp, lr, pc}
   15f68:	b	13fc390 <fputs@plt+0x13f8890>
   15f6c:	b	13f4360 <fputs@plt+0x13f0860>
   15f70:	b	fe397a50 <fputs@plt+0xfe393f50>
   15f74:	ldmdbls	r0, {r0, r9, sl, fp}
   15f78:	beq	1d099c <fputs@plt+0x1cce9c>
   15f7c:	submi	r4, sl, r3, asr #12
   15f80:	ldmdane	r8, {r0, r8, fp, ip, pc}
   15f84:	bl	33cba4 <fputs@plt+0x3390a4>
   15f88:	b	fe2b1364 <fputs@plt+0xfe2ad864>
   15f8c:	submi	r0, sl, r5, lsl #20
   15f90:	ldreq	lr, [r5, #2639]!	; 0xa4f
   15f94:	smlabbeq	r5, r6, sl, lr
   15f98:	strmi	r4, [r7], #-90	; 0xffffffa6
   15f9c:	ldmdals	r1, {r1, r3, r8, r9, fp, ip, pc}
   15fa0:	smlabbeq	ip, r1, sl, lr
   15fa4:	vcvtvc.s16.f32	s29, s29, #-14
   15fa8:	eors	pc, r8, sp, asr #17
   15fac:	b	fe0e6ff0 <fputs@plt+0xfe0e34f0>
   15fb0:	stmdbls	r0, {r9, sl, fp}
   15fb4:	blls	3a70ec <fputs@plt+0x3a35ec>
   15fb8:			; <UNDEFINED> instruction: 0xf8cd4454
   15fbc:	bl	136054 <fputs@plt+0x132554>
   15fc0:	bl	ef3b8 <fputs@plt+0xeb8b8>
   15fc4:	b	13d83d0 <fputs@plt+0x13d48d0>
   15fc8:	movwls	r7, #29682	; 0x73f2
   15fcc:	vldmiaeq	ip!, {s28-s106}
   15fd0:	b	fe17cbec <fputs@plt+0xfe1790ec>
   15fd4:	ldmdbls	r0, {r2, r3, fp}
   15fd8:	stmdaeq	r4, {r3, r7, r9, fp, sp, lr, pc}
   15fdc:	vmlaeq.f32	s28, s7, s28
   15fe0:	strbmi	r9, [lr], #-2825	; 0xfffff4f7
   15fe4:	ldrbvs	lr, [r4, r7, lsl #22]!
   15fe8:	vmlaeq.f32	s28, s7, s28
   15fec:	bl	23cbfc <fputs@plt+0x2390fc>
   15ff0:	b	13d8410 <fputs@plt+0x13d4910>
   15ff4:	b	fe0572cc <fputs@plt+0xfe0537cc>
   15ff8:	stmdbls	r7, {r0, r1, r9}
   15ffc:	blls	27a6c <fputs@plt+0x23f6c>
   16000:	b	13fd838 <fputs@plt+0x13f9d38>
   16004:	strmi	r7, [fp], #-3838	; 0xfffff102
   16008:	smlabbeq	r4, ip, sl, lr
   1600c:	mcrls	0, 0, r4, cr14, cr2, {3}
   16010:	ldrmi	r4, [sp], #-121	; 0xffffff87
   16014:	strmi	r4, [sp], #-114	; 0xffffff8e
   16018:	bicsmi	pc, ip, fp, asr #12
   1601c:	tstvc	fp, r8, asr #13	; <UNPREDICTABLE>
   16020:	b	13fa428 <fputs@plt+0x13f6928>
   16024:	stmdbls	r0, {r1, r4, r5, r6, r7, r9, ip, sp, lr}
   16028:	mcrls	6, 0, r4, cr3, cr3, {3}
   1602c:	ldmibvs	r7!, {r0, r3, r8, r9, fp, sp, lr, pc}^
   16030:			; <UNDEFINED> instruction: 0x46131859
   16034:	b	fe03c870 <fputs@plt+0xfe038d70>
   16038:	strmi	r0, [ip], #2054	; 0x806
   1603c:	b	fe23c460 <fputs@plt+0xfe238960>
   16040:	b	13d8050 <fputs@plt+0x13d4550>
   16044:	b	fe217f28 <fputs@plt+0xfe214428>
   16048:	stmdbls	fp, {r0, fp}
   1604c:	eor	pc, r8, sp, asr #17
   16050:	ldrbvs	lr, [r9, #2821]!	; 0xb05
   16054:	b	fe2bac98 <fputs@plt+0xfe2b7198>
   16058:	ldrmi	r0, [r9], -r1, lsl #28
   1605c:	b	13fcc64 <fputs@plt+0x13f9164>
   16060:	b	125634c <fputs@plt+0x125284c>
   16064:	b	1157888 <fputs@plt+0x1153d88>
   16068:	b	256870 <fputs@plt+0x252d70>
   1606c:	ldrmi	r0, [r9], #-2311	; 0xfffff6f9
   16070:	blls	226110 <fputs@plt+0x222610>
   16074:	streq	lr, [r9], -r6, asr #20
   16078:	b	166168 <fputs@plt+0x162668>
   1607c:	strmi	r0, [ip], #-2304	; 0xfffff700
   16080:	b	10bc4b0 <fputs@plt+0x10b89b0>
   16084:	bl	3168b0 <fputs@plt+0x312db0>
   16088:	b	fe3b1464 <fputs@plt+0xfe3ad964>
   1608c:	ldrtmi	r0, [r4], #3587	; 0xe03
   16090:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   16094:	b	fe3bd8a8 <fputs@plt+0xfe3b9da8>
   16098:	ldrmi	r0, [r4], #-3585	; 0xfffff1ff
   1609c:	strbmi	r9, [r3], -r0, lsl #18
   160a0:	b	13fc8b8 <fputs@plt+0x13f8db8>
   160a4:	tstls	r0, #759169024	; 0x2d400000
   160a8:	ldrbtvs	lr, [ip], #2820	; 0xb04
   160ac:	stmdaeq	r2, {r1, r2, r7, r9, fp, sp, lr, pc}
   160b0:	blls	19c230 <fputs@plt+0x198730>
   160b4:	cfmvdhrls	mvd15, r4
   160b8:	andeq	lr, r5, #76, 20	; 0x4c000
   160bc:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   160c0:			; <UNDEFINED> instruction: 0x01bcea4f
   160c4:	stmdaeq	r6, {r3, r7, r9, fp, sp, lr, pc}
   160c8:	andmi	r9, r2, fp, lsl #28
   160cc:	vcvtvc.s16.f32	s29, s29, #-14
   160d0:			; <UNDEFINED> instruction: 0x0c05ea0c
   160d4:	and	pc, r8, sp, asr #17
   160d8:	b	10bcce8 <fputs@plt+0x10b91e8>
   160dc:	ldrtmi	r0, [r6], ip, lsl #24
   160e0:	vmlals.f32	s18, s2, s0
   160e4:	beq	909fc <fputs@plt+0x8cefc>
   160e8:	bleq	90900 <fputs@plt+0x8ce00>
   160ec:	b	fe39c35c <fputs@plt+0xfe39885c>
   160f0:	b	299910 <fputs@plt+0x295e10>
   160f4:	vmlals.f32	s0, s18, s10
   160f8:	b	12a7140 <fputs@plt+0x12a3640>
   160fc:	bls	418930 <fputs@plt+0x414e30>
   16100:	ldrbvs	lr, [r4, r7, lsl #22]!
   16104:	vmlaeq.f32	s28, s13, s28
   16108:	cdpls	4, 0, cr4, cr4, cr2, {4}
   1610c:	strbtmi	r9, [r7], #-2053	; 0xfffff7fb
   16110:	vldmiavc	r8!, {s29-s107}
   16114:	eorgt	pc, ip, sp, asr #17
   16118:	vmlaeq.f32	s28, s5, s28
   1611c:	stmdaeq	r0, {r1, r2, r7, r9, fp, sp, lr, pc}
   16120:	b	13fc928 <fputs@plt+0x13f8e28>
   16124:	stmdals	fp, {r2, r4, r5, r7, sl}
   16128:	vldmiavc	lr!, {s29-s107}
   1612c:	andgt	pc, ip, sp, asr #17
   16130:	bvs	ffe10d60 <fputs@plt+0xffe0d260>
   16134:	b	11dc344 <fputs@plt+0x11d8844>
   16138:	ldrmi	r0, [r5], #-4
   1613c:	b	13fc948 <fputs@plt+0x13f8e48>
   16140:	vmovls.16	d30[0], r0
   16144:	eormi	r4, r7, r8
   16148:	bls	327ba0 <fputs@plt+0x3240a0>
   1614c:	stmdals	r3, {r0, r1, r2, r8, r9, lr}
   16150:	vmlaeq.f32	s28, s5, s24
   16154:	b	fe23c95c <fputs@plt+0xfe238e5c>
   16158:	b	1298178 <fputs@plt+0x1294678>
   1615c:	b	fe217990 <fputs@plt+0xfe213e90>
   16160:	stmne	r2, {r0, r1, fp}
   16164:	b	2a6204 <fputs@plt+0x2a2704>
   16168:	ldrmi	r0, [r1], #-11
   1616c:	ldrbvs	lr, [sl, #2821]!	; 0xb05
   16170:	ldrtmi	r4, [sp], #-774	; 0xfffffcfa
   16174:	b	13fcd98 <fputs@plt+0x13f9298>
   16178:	svcls	0x000d7cf8
   1617c:	bls	271bc <fputs@plt+0x236bc>
   16180:	vmlaeq.f32	s28, s7, s28
   16184:	b	13fc5a0 <fputs@plt+0x13f8aa0>
   16188:	blls	298c78 <fputs@plt+0x295178>
   1618c:	ldrbtvs	lr, [r5], r6, lsl #22
   16190:	stmdaeq	r7, {r0, r7, r9, fp, sp, lr, pc}
   16194:	ldrmi	r4, [r1], #-1633	; 0xfffff99f
   16198:	strmi	r9, [ip], #-2059	; 0xfffff7f5
   1619c:	b	fe23c5b0 <fputs@plt+0xfe238ab0>
   161a0:	b	fe3981b4 <fputs@plt+0xfe3946b4>
   161a4:	blls	2199ac <fputs@plt+0x215eac>
   161a8:	andeq	lr, sl, #282624	; 0x45000
   161ac:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   161b0:	b	13fc5e8 <fputs@plt+0x13f8ae8>
   161b4:	b	96490 <fputs@plt+0x92990>
   161b8:	b	1569ec <fputs@plt+0x152eec>
   161bc:	srsia	sp, #10
   161c0:	subsmi	ip, r9, r4, lsr r0
   161c4:	vldmiavc	lr!, {s29-s107}
   161c8:			; <UNDEFINED> instruction: 0xf8cd4315
   161cc:	ldmib	sp, {r2, lr, pc}^
   161d0:	b	11a29d8 <fputs@plt+0x119eed8>
   161d4:	bl	1191dc <fputs@plt+0x1156dc>
   161d8:	b	1af5b8 <fputs@plt+0x1abab8>
   161dc:	ldrmi	r0, [sl], #-3584	; 0xfffff200
   161e0:	strtmi	r9, [r5], #-2831	; 0xfffff4f1
   161e4:			; <UNDEFINED> instruction: 0x0c0aea0c
   161e8:	b	133d224 <fputs@plt+0x1339724>
   161ec:	subsmi	r0, r9, lr, lsl #24
   161f0:	vcvtvc.f32.u32	s29, s30
   161f4:	mlsmi	r1, r3, r4, r4
   161f8:	ldrbtmi	r9, [r3], -r6, lsl #20
   161fc:	mvnsvc	lr, pc, asr #20
   16200:	tstls	r4, ip, lsl #6
   16204:	vmlaeq.f32	s28, s5, s14
   16208:			; <UNDEFINED> instruction: 0x461f9910
   1620c:	b	13fce14 <fputs@plt+0x13f9314>
   16210:	b	11588f0 <fputs@plt+0x1154df0>
   16214:	strbtmi	r0, [r3], #1033	; 0x409
   16218:	b	fe39c608 <fputs@plt+0xfe398b08>
   1621c:	blls	219a28 <fputs@plt+0x215f28>
   16220:	blvs	ffd90e54 <fputs@plt+0xffd8d354>
   16224:	b	13fc650 <fputs@plt+0x13f8b50>
   16228:	b	117d04 <fputs@plt+0x114204>
   1622c:	b	159234 <fputs@plt+0x155734>
   16230:	svcls	0x00010509
   16234:	streq	lr, [r5], #-2636	; 0xfffff5b4
   16238:	stcls	0, cr4, [r4, #-356]	; 0xfffffe9c
   1623c:	b	fe3bce44 <fputs@plt+0xfe3b9344>
   16240:	ldrmi	r0, [r2], #3591	; 0xe07
   16244:	stmdaeq	r6, {r0, r1, r3, r6, r9, fp, sp, lr, pc}
   16248:	stcls	8, cr1, [r2, #-956]	; 0xfffffc44
   1624c:	bvs	fff10e7c <fputs@plt+0xfff0d37c>
   16250:	vldmiavc	lr!, {s29-s107}
   16254:	bl	126400 <fputs@plt+0x122900>
   16258:	cfstr32ls	mvfx0, [ip], {10}
   1625c:	andeq	lr, r6, #45056	; 0xb000
   16260:	b	23ce80 <fputs@plt+0x239380>
   16264:	b	1218290 <fputs@plt+0x1214790>
   16268:	strbtmi	r0, [r2], -r2, lsl #16
   1626c:			; <UNDEFINED> instruction: 0x0c04ea81
   16270:	ldrtmi	r9, [r8], #-3072	; 0xfffff400
   16274:	blls	3a7cf4 <fputs@plt+0x3a41f4>
   16278:	streq	lr, [r0, -r8, lsl #22]
   1627c:			; <UNDEFINED> instruction: 0x9c0b1910
   16280:	ldmeq	fp!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   16284:	vmlaeq.f32	s28, s7, s28
   16288:	ldrbvs	lr, [r5, r7, lsl #22]!
   1628c:	beq	fed90bd0 <fputs@plt+0xfed8d0d0>
   16290:	b	fe3baad0 <fputs@plt+0xfe3b6fd0>
   16294:	b	1159aac <fputs@plt+0x1155fac>
   16298:	b	156ac0 <fputs@plt+0x152fc0>
   1629c:	cfstrsls	mvf0, [r4, #-32]	; 0xffffffe0
   162a0:	vldmiavc	ip!, {s29-s107}
   162a4:	eorsmi	r9, r2, r9, lsl #18
   162a8:	vmlaeq.f32	s28, s11, s28
   162ac:			; <UNDEFINED> instruction: 0xf8cd9d07
   162b0:	strmi	ip, [r1], #20
   162b4:	b	fe066f44 <fputs@plt+0xfe063444>
   162b8:	stcls	0, cr0, [r0], {5}
   162bc:			; <UNDEFINED> instruction: 0x0c0aea47
   162c0:	b	33c6dc <fputs@plt+0x338bdc>
   162c4:	bl	2592ec <fputs@plt+0x2557ec>
   162c8:	b	13f0aac <fputs@plt+0x13ecfac>
   162cc:	stmdbne	sp, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr}
   162d0:	streq	lr, [sl], #-2567	; 0xfffff5f9
   162d4:			; <UNDEFINED> instruction: 0x0c04ea4c
   162d8:	bl	327398 <fputs@plt+0x323898>
   162dc:	cfsh32ls	mvfx0, mvfx10, #6
   162e0:	strbmi	r9, [sl], #-2307	; 0xfffff6fd
   162e4:	stmdbeq	r6, {r0, r1, r7, r9, fp, sp, lr, pc}
   162e8:	submi	r9, r8, sp, lsl #28
   162ec:	blls	3c72c <fputs@plt+0x38c2c>
   162f0:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
   162f4:	b	13fdb10 <fputs@plt+0x13fa010>
   162f8:	strhmi	r0, [r8], #-119	; 0xffffff89
   162fc:	b	10a7cd4 <fputs@plt+0x10a41d4>
   16300:	b	fe256724 <fputs@plt+0xfe252c24>
   16304:	ldrmi	r0, [ip], #-2310	; 0xfffff6fa
   16308:	blls	1fdb4c <fputs@plt+0x1fa04c>
   1630c:	ldrbvs	lr, [r2, #2821]!	; 0xb05
   16310:	bleq	fecd0c54 <fputs@plt+0xfeccd154>
   16314:	rscsvc	lr, r0, pc, asr #20
   16318:	andls	r4, r6, sl, lsr r0
   1631c:	tsteq	sl, r1, lsl #20
   16320:	tstmi	r1, #68, 8	; 0x44000000
   16324:	stmdaeq	r6, {r0, r1, r7, r9, fp, sp, lr, pc}
   16328:	b	117cb48 <fputs@plt+0x1179048>
   1632c:	blls	16360 <fputs@plt+0x12860>
   16330:	streq	lr, [fp], -r5, lsl #20
   16334:	sub	pc, r4, sp, asr #17
   16338:	bl	a6420 <fputs@plt+0xa2920>
   1633c:	bls	59b50 <fputs@plt+0x56050>
   16340:	ldmdals	r1, {r1, r2, r8, r9, lr}
   16344:	vldmiavc	r9!, {s29-s107}
   16348:	ldrbtvs	lr, [r5], #2820	; 0xb04
   1634c:	stmdaeq	r2, {r3, r7, r9, fp, sp, lr, pc}
   16350:	b	13e73dc <fputs@plt+0x13e38dc>
   16354:	blls	297a30 <fputs@plt+0x293f30>
   16358:	ldrbtmi	r9, [r2], #2560	; 0xa00
   1635c:	stmdaeq	r0, {r3, r7, r9, fp, sp, lr, pc}
   16360:			; <UNDEFINED> instruction: 0x46649810
   16364:	eorgt	pc, r8, sp, asr #17
   16368:	b	10674c8 <fputs@plt+0x10639c8>
   1636c:	bl	199388 <fputs@plt+0x195888>
   16370:	b	fe0eff3c <fputs@plt+0xfe0ec43c>
   16374:	stmiane	r2!, {r8, fp}
   16378:	b	13fc3b0 <fputs@plt+0x13f88b0>
   1637c:	b	317648 <fputs@plt+0x313b48>
   16380:	eormi	r0, r9, fp, lsl #24
   16384:	vcvtvc.f32.u32	s29, s30
   16388:			; <UNDEFINED> instruction: 0xf8cd4417
   1638c:	bls	1ce404 <fputs@plt+0x1ca904>
   16390:			; <UNDEFINED> instruction: 0x0c01ea4c
   16394:	b	fe27cfd8 <fputs@plt+0xfe2794d8>
   16398:	stmdbls	r7, {r8, fp}
   1639c:	stmdbeq	r2, {r0, r3, r7, r9, fp, sp, lr, pc}
   163a0:	b	11bcbb0 <fputs@plt+0x11b90b0>
   163a4:	eormi	r0, r8, r4
   163a8:	ldrbvs	lr, [r6, r7, lsl #22]!
   163ac:	stmdbls	r0, {r3, r7, r9, sl, lr}
   163b0:	vmlaeq.f32	s28, s5, s6
   163b4:	bl	23cfcc <fputs@plt+0x2394cc>
   163b8:	b	198bc4 <fputs@plt+0x1950c4>
   163bc:	b	fe3967d4 <fputs@plt+0xfe392cd4>
   163c0:	movwmi	r0, #7683	; 0x1e03
   163c4:	ldrbmi	r9, [r3], #2832	; 0xb10
   163c8:	ldrtmi	r9, [ip], #2059	; 0x80b
   163cc:	b	13fdffc <fputs@plt+0x13fa4fc>
   163d0:	b	fe0f47bc <fputs@plt+0xfe0f0cbc>
   163d4:	blls	398bdc <fputs@plt+0x3950dc>
   163d8:	vmlaeq.f32	s28, s15, s28
   163dc:	b	fe2a7cec <fputs@plt+0xfe2a41ec>
   163e0:	blls	1d8bf4 <fputs@plt+0x1d50f4>
   163e4:	vcvtvc.s16.f32	s29, s29, #-14
   163e8:	eor	pc, r0, sp, asr #17
   163ec:	beq	110e1c <fputs@plt+0x10d31c>
   163f0:	b	13fd000 <fputs@plt+0x13f9500>
   163f4:	andls	r0, fp, #11927552	; 0xb60000
   163f8:	bls	27c58 <fputs@plt+0x24158>
   163fc:	blls	e7e7c <fputs@plt+0xe437c>
   16400:	ldrmi	r4, [r6], #-1113	; 0xfffffba7
   16404:	bleq	110e44 <fputs@plt+0x10d344>
   16408:	b	133d030 <fputs@plt+0x1339530>
   1640c:	bl	56c34 <fputs@plt+0x53134>
   16410:	b	13eec08 <fputs@plt+0x13eb108>
   16414:	strhtmi	r0, [r2], -ip
   16418:			; <UNDEFINED> instruction: 0x0c08ea0c
   1641c:	b	10a74dc <fputs@plt+0x10a39dc>
   16420:	ldrmi	r0, [ip], ip, lsl #4
   16424:	b	107d02c <fputs@plt+0x107952c>
   16428:	b	5784c <fputs@plt+0x53d4c>
   1642c:	b	158850 <fputs@plt+0x154d50>
   16430:	bl	317858 <fputs@plt+0x313d58>
   16434:	blls	159c48 <fputs@plt+0x156148>
   16438:	stmdbeq	r9, {r0, r2, r6, r9, fp, sp, lr, pc}
   1643c:	b	fe2fd870 <fputs@plt+0xfe2f9d70>
   16440:	bl	199054 <fputs@plt+0x195554>
   16444:	b	fe2f0010 <fputs@plt+0xfe2ec510>
   16448:	vstrls	d0, [sp, #-20]	; 0xffffffec
   1644c:	vldmiavc	sl!, {s29-s107}
   16450:	beq	fec90d94 <fputs@plt+0xfec8d294>
   16454:	submi	r9, r5, r1, lsl r9
   16458:			; <UNDEFINED> instruction: 0x46664432
   1645c:	stmdbls	r0, {r0, r2, r3, r6, lr}
   16460:	b	10bbca4 <fputs@plt+0x10b81a4>
   16464:	strmi	r0, [lr], #-10
   16468:	blls	fc890 <fputs@plt+0xf8d90>
   1646c:	submi	r4, sp, r4, ror r4
   16470:	strbmi	r9, [ip], #-2305	; 0xfffff6ff
   16474:	ldmibvc	fp!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   16478:	andls	pc, r8, sp, asr #17
   1647c:	stmdbeq	r1, {r0, r1, r7, r9, fp, sp, lr, pc}
   16480:	tsteq	r7, r0, lsl #20
   16484:	blls	3c4a4 <fputs@plt+0x389a4>
   16488:	vldmiavs	r2!, {d30-d31}
   1648c:	stmdbeq	r0, {r0, r3, r7, r9, fp, sp, lr, pc}
   16490:	b	13fc4a0 <fputs@plt+0x13f89a0>
   16494:	b	99f64 <fputs@plt+0x96464>
   16498:	strmi	r0, [r3], #-522	; 0xfffffdf6
   1649c:	andeq	lr, r2, r1, asr #20
   164a0:	rscsvc	lr, r5, #323584	; 0x4f000
   164a4:	bls	3facb8 <fputs@plt+0x3f71b8>
   164a8:	cfstrsls	mvf4, [sp, #-280]	; 0xfffffee8
   164ac:	ldrbtvs	lr, [ip], r6, lsl #22
   164b0:	stmdbeq	r2, {r0, r3, r7, r9, fp, sp, lr, pc}
   164b4:	ldrtmi	r9, [r0], #-2572	; 0xfffff5f4
   164b8:	ldmibne	r9, {r1, r3, r9, sl, fp, ip, pc}^
   164bc:	svcls	0x00024055
   164c0:	b	132669c <fputs@plt+0x1322b9c>
   164c4:	b	317504 <fputs@plt+0x313a04>
   164c8:	rsbsmi	r0, sp, lr, lsl #16
   164cc:	b	13e0d8 <fputs@plt+0x13a5d8>
   164d0:	b	13d7500 <fputs@plt+0x13d3a00>
   164d4:	b	11193cc <fputs@plt+0x11158cc>
   164d8:	b	13d6d00 <fputs@plt+0x13d3200>
   164dc:	cfstr32ls	mvfx7, [r3], {245}	; 0xf5
   164e0:	vldmiavc	r9!, {s29-s107}
   164e4:	vrshl.s8	d25, d1, d12
   164e8:	stcls	3, cr1, [ip, #-856]	; 0xfffffca8
   164ec:	msrcs	SPSR_x, #204, 12	; 0xcc00000
   164f0:	eorgt	pc, r4, sp, asr #17
   164f4:	svcls	0x000446bc
   164f8:	movwls	r4, #1034	; 0x40a
   164fc:	blls	1dc888 <fputs@plt+0x1d8d88>
   16500:	b	fe327fa8 <fputs@plt+0xfe3244a8>
   16504:	stcls	7, cr0, [lr, #-28]	; 0xffffffe4
   16508:	streq	lr, [fp], -lr, lsl #21
   1650c:	blls	2e6690 <fputs@plt+0x2e2b90>
   16510:	submi	r4, r6, r1, asr r4
   16514:	streq	lr, [r5, #-2696]	; 0xfffff578
   16518:	strmi	r4, [lr], #-103	; 0xffffff99
   1651c:	subsmi	r9, sp, r0, lsl #24
   16520:	bl	bc94c <fputs@plt+0xb8e4c>
   16524:	blls	6f0ec <fputs@plt+0x6b5ec>
   16528:	adcseq	lr, r0, pc, asr #20
   1652c:	ldrbtvs	lr, [r2], r6, lsl #22
   16530:	stmdaeq	r4, {r0, r1, r8, r9, fp, sp, lr, pc}
   16534:	ldrbtvc	lr, [r7], #2639	; 0xa4f
   16538:	strmi	r9, [ip], r9, lsl #30
   1653c:	rsbsmi	r9, sp, r0, lsl #18
   16540:	strmi	r9, [ip], #3844	; 0xf04
   16544:	smlabbeq	r0, fp, sl, lr
   16548:	ldrshmi	r4, [r1], #-68	; 0xffffffbc
   1654c:	b	13e76d8 <fputs@plt+0x13e3bd8>
   16550:			; <UNDEFINED> instruction: 0x46bc02b2
   16554:	b	fe03e170 <fputs@plt+0xfe03a670>
   16558:	bl	59d68 <fputs@plt+0x56268>
   1655c:	strls	r6, [ip], #-502	; 0xfffffe0a
   16560:	streq	lr, [r7, -ip, lsl #21]
   16564:	ldrteq	lr, [r6], #2639	; 0xa4f
   16568:			; <UNDEFINED> instruction: 0x0c0beb08
   1656c:	stmdaeq	r6, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
   16570:	strbtmi	r9, [r0], #3592	; 0xe08
   16574:	bleq	150f84 <fputs@plt+0x14d484>
   16578:	mcrls	0, 0, r4, cr12, cr7, {3}
   1657c:	b	fe2e6700 <fputs@plt+0xfe2e2c00>
   16580:	b	13d918c <fputs@plt+0x13d568c>
   16584:	bl	218c50 <fputs@plt+0x215150>
   16588:			; <UNDEFINED> instruction: 0x46b468f1
   1658c:	stmdbls	pc, {r9, sl, fp, ip, pc}	; <UNPREDICTABLE>
   16590:	beq	290fa8 <fputs@plt+0x28d4a8>
   16594:	b	13e786c <fputs@plt+0x13e3d6c>
   16598:	stcls	6, cr7, [lr, #-980]	; 0xfffffc2c
   1659c:	strmi	r4, [r3], #1120	; 0x460
   165a0:	rscsvc	lr, r7, pc, asr #20
   165a4:	b	fe2bbdbc <fputs@plt+0xfe2b82bc>
   165a8:	strtmi	r0, [lr], r8, lsl #20
   165ac:	blls	13d9f8 <fputs@plt+0x139ef8>
   165b0:	b	fe3a7dd4 <fputs@plt+0xfe3a42d4>
   165b4:	stmdals	ip, {r0, r2, r9, sl, fp}
   165b8:	b	fe3bddc0 <fputs@plt+0xfe3ba2c0>
   165bc:	stmdbls	r5, {r0, r9, sl, fp}
   165c0:	vmlaeq.f32	s28, s1, s28
   165c4:	stmdals	r2, {r1, r2, r3, r4, r7, r8, fp, ip}
   165c8:	bl	2e7698 <fputs@plt+0x2e3b98>
   165cc:			; <UNDEFINED> instruction: 0x468c6bf8
   165d0:	ldrmi	r9, [r2], #2310	; 0x906
   165d4:	b	fe33ce04 <fputs@plt+0xfe339304>
   165d8:	stmdbls	r0, {r0, sl, fp}
   165dc:	ldmeq	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   165e0:	ldmdane	r9!, {r1, r2, r3, r4, r5, r9, sl, lr}^
   165e4:			; <UNDEFINED> instruction: 0x0c00ea8c
   165e8:	cfstrsls	mvf4, [r3], {33}	; 0x21
   165ec:	andeq	lr, r8, r9, lsl #21
   165f0:	streq	lr, [r2, -r5, lsl #21]
   165f4:	bl	2bcdfc <fputs@plt+0x2b92fc>
   165f8:	b	13f11ec <fputs@plt+0x13ed6ec>
   165fc:	b	fe0361fc <fputs@plt+0xfe0326fc>
   16600:	rsbmi	r0, r7, fp
   16604:	bleq	fef10f48 <fputs@plt+0xfef0d448>
   16608:	bl	3bbe44 <fputs@plt+0x3b8344>
   1660c:	b	fe317a1c <fputs@plt+0xfe313f1c>
   16610:	b	fe219624 <fputs@plt+0xfe215b24>
   16614:	rsbsmi	r0, r7, fp, lsl #4
   16618:	movwvs	lr, #27101	; 0x69dd
   1661c:	b	fe0a7758 <fputs@plt+0xfe0a3c58>
   16620:	b	fe196e50 <fputs@plt+0xfe193350>
   16624:	strtmi	r0, [sl], #-1027	; 0xfffffbfd
   16628:	b	13fde54 <fputs@plt+0x13fa354>
   1662c:	stcls	12, cr7, [sl, #-1008]	; 0xfffffc10
   16630:	blls	2763c <fputs@plt+0x23b3c>
   16634:	b	fe12680c <fputs@plt+0xfe122d0c>
   16638:	bl	57678 <fputs@plt+0x53b78>
   1663c:			; <UNDEFINED> instruction: 0x46a961fa
   16640:	b	13fda74 <fputs@plt+0x13f9f74>
   16644:	bl	319134 <fputs@plt+0x315634>
   16648:	b	13d665c <fputs@plt+0x13d2b5c>
   1664c:	b	fe2f4630 <fputs@plt+0xfe2f0b30>
   16650:	strmi	r0, [r0], #1546	; 0x60a
   16654:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   16658:	stcls	8, cr1, [r1, #-992]	; 0xfffffc20
   1665c:	b	13fd280 <fputs@plt+0x13f9780>
   16660:	strls	r7, [r5], #-1268	; 0xfffffb0c
   16664:	stcls	0, cr4, [r8], {78}	; 0x4e
   16668:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   1666c:	b	fe26778c <fputs@plt+0xfe263c8c>
   16670:	b	fe0d8aa8 <fputs@plt+0xfe0d4fa8>
   16674:	blls	2d868c <fputs@plt+0x2d4b8c>
   16678:	ldmibvc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1667c:	andsls	pc, r8, sp, asr #17
   16680:	stmdals	ip, {r0, r1, r7, sl, lr}
   16684:	blls	3e80f0 <fputs@plt+0x3e45f0>
   16688:	b	fe23d690 <fputs@plt+0xfe239b90>
   1668c:	b	fe258694 <fputs@plt+0xfe254b94>
   16690:	blls	118aa4 <fputs@plt+0x114fa4>
   16694:	bl	bc6b0 <fputs@plt+0xb8bb0>
   16698:	b	fe26f264 <fputs@plt+0xfe26b764>
   1669c:	blls	198ab0 <fputs@plt+0x194fb0>
   166a0:			; <UNDEFINED> instruction: 0x01b1ea4f
   166a4:	b	fe2a772c <fputs@plt+0xfe2a3c2c>
   166a8:	ldrbmi	r0, [r0], #-1281	; 0xfffffaff
   166ac:	blls	2811c <fputs@plt+0x2461c>
   166b0:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
   166b4:	ldrbtvs	lr, [r2], r6, lsl #22
   166b8:	blls	167928 <fputs@plt+0x163e28>
   166bc:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   166c0:	andshi	pc, ip, sp, asr #17
   166c4:	stmdbeq	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
   166c8:	subsmi	r9, r5, r8, lsl #22
   166cc:	adcseq	lr, r2, #323584	; 0x4f000
   166d0:	streq	lr, [r2], #-2689	; 0xfffff57f
   166d4:			; <UNDEFINED> instruction: 0x46984451
   166d8:	ldrbmi	r9, [sp], #-2818	; 0xfffff4fe
   166dc:	ldmibvc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   166e0:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   166e4:	bl	17d320 <fputs@plt+0x179820>
   166e8:	ldrshtmi	r6, [r4], #-86	; 0xffffffaa
   166ec:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   166f0:	b	13fd314 <fputs@plt+0x13f9814>
   166f4:	strmi	r0, [r4], #-1718	; 0xfffff94a
   166f8:	andeq	lr, r6, r2, lsl #21
   166fc:	ldrbtvs	lr, [r5], #2820	; 0xb04
   16700:	blls	28170 <fputs@plt+0x24670>
   16704:	b	13e68ac <fputs@plt+0x13e2dac>
   16708:	bl	297de4 <fputs@plt+0x2942e4>
   1670c:	blls	199320 <fputs@plt+0x195820>
   16710:	strmi	r4, [r8], #-1114	; 0xfffffba6
   16714:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   16718:	b	fe1bd35c <fputs@plt+0xfe1b985c>
   1671c:	bl	16b38 <fputs@plt+0x13038>
   16720:	strdmi	r6, [r1], #-4	; <UNPREDICTABLE>
   16724:	ldrteq	lr, [r4], #2639	; 0xa4f
   16728:	blls	e8198 <fputs@plt+0xe4698>
   1672c:	b	fe167778 <fputs@plt+0xfe163c78>
   16730:	b	fe296f48 <fputs@plt+0xfe293448>
   16734:	blls	18f48 <fputs@plt+0x15448>
   16738:	vmlaeq.f32	s28, s29, s20
   1673c:	bl	26684c <fputs@plt+0x262d4c>
   16740:	blls	98f54 <fputs@plt+0x95454>
   16744:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   16748:	ldrmi	r4, [r6], #-1110	; 0xfffffbaa
   1674c:	ldrmi	r9, [fp], r1, lsl #20
   16750:	bl	7d37c <fputs@plt+0x7987c>
   16754:	b	13eef1c <fputs@plt+0x13eb41c>
   16758:	b	fe2d6a20 <fputs@plt+0xfe2d2f20>
   1675c:	blls	1d9370 <fputs@plt+0x1d5870>
   16760:			; <UNDEFINED> instruction: 0x0c0cea8b
   16764:	bleq	5117c <fputs@plt+0x4d67c>
   16768:	vmlaeq.f32	s28, s7, s28
   1676c:	b	fe33d374 <fputs@plt+0xfe339874>
   16770:	bl	19979c <fputs@plt+0x195c9c>
   16774:	bl	230340 <fputs@plt+0x22c840>
   16778:	blls	d8f8c <fputs@plt+0xd548c>
   1677c:	vcvtvc.s16.f32	s29, s29, #-14
   16780:	bleq	911b4 <fputs@plt+0x8d6b4>
   16784:	stmdbeq	r2, {r0, r1, r7, r9, fp, sp, lr, pc}
   16788:	b	13fd390 <fputs@plt+0x13f9890>
   1678c:	ldrbmi	r0, [r5], #-433	; 0xfffffe4f
   16790:	andeq	lr, r3, #14336	; 0x3800
   16794:	beq	9119c <fputs@plt+0x8d69c>
   16798:	ldrbmi	r9, [sp], #-2825	; 0xfffff4f7
   1679c:	bls	277f4 <fputs@plt+0x23cf4>
   167a0:	ldrbvs	lr, [r6, #2821]!	; 0xb05
   167a4:	beq	1d11d4 <fputs@plt+0x1cd6d4>
   167a8:	vldmiavc	ip!, {s29-s107}
   167ac:	ldrteq	lr, [r6], pc, asr #20
   167b0:	b	fe067940 <fputs@plt+0xfe063e40>
   167b4:	ldrbmi	r0, [r4], #-2822	; 0xfffff4fa
   167b8:	streq	lr, [r7, -r9, lsl #21]
   167bc:	beq	fed91100 <fputs@plt+0xfed8d600>
   167c0:	ldrbtvs	lr, [r5], #2820	; 0xb04
   167c4:	bleq	1911f8 <fputs@plt+0x18d6f8>
   167c8:	cfstrsls	mvf4, [r1, #-64]	; 0xffffffc0
   167cc:	bls	128238 <fputs@plt+0x124738>
   167d0:	stmdaeq	r8, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   167d4:	ldrbmi	r9, [r8], #-2828	; 0xfffff4f4
   167d8:	subsmi	r9, r5, r5, lsl #30
   167dc:	stmdbeq	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
   167e0:	b	fe27d000 <fputs@plt+0xfe279500>
   167e4:	svcls	0x00000907
   167e8:	b	fe266944 <fputs@plt+0xfe262e44>
   167ec:	bls	1a02c <fputs@plt+0x1652c>
   167f0:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   167f4:	stmdbeq	r7, {r3, r8, r9, fp, sp, lr, pc}
   167f8:	streq	lr, [sl, -r6, lsl #21]
   167fc:	vmovvc.f64	d30, #226	; 0xbf100000 -0.5625000
   16800:	bl	3d03c <fputs@plt+0x3953c>
   16804:	strdmi	r6, [r7], #-4	; <UNPREDICTABLE>
   16808:	blls	1e6978 <fputs@plt+0x1e2e78>
   1680c:	ldrteq	lr, [r4], #2639	; 0xa4f
   16810:	subsmi	r4, sl, r9, asr #8
   16814:			; <UNDEFINED> instruction: 0x0c0cea85
   16818:	b	fe2bd420 <fputs@plt+0xfe2b9920>
   1681c:	ldrtmi	r0, [r9], #-1284	; 0xfffffafc
   16820:	bl	67a00 <fputs@plt+0x63f00>
   16824:	b	fe16efec <fputs@plt+0xfe16b4ec>
   16828:	b	13da030 <fputs@plt+0x13d6530>
   1682c:	ldcls	0, cr0, [r4, #-704]	; 0xfffffd40
   16830:	bleq	51248 <fputs@plt+0x4d748>
   16834:	fldmiaxvc	ip!, {d30}	;@ Deprecated
   16838:	b	fe2e7a18 <fputs@plt+0xfe2e3f18>
   1683c:	bl	199448 <fputs@plt+0x195948>
   16840:	b	fe0b040c <fputs@plt+0xfe0ac90c>
   16844:	ldrbmi	r0, [r4], #2056	; 0x808
   16848:	svcls	0x00139a17
   1684c:	b	13e7900 <fputs@plt+0x13e3e00>
   16850:	ldflss	f0, [r2, #-708]	; 0xfffffd3c
   16854:	bl	e7bcc <fputs@plt+0xe40cc>
   16858:	bl	334c40 <fputs@plt+0x331140>
   1685c:	b	fe031c3c <fputs@plt+0xfe02e13c>
   16860:	strbmi	r0, [r4], #-769	; 0xfffffcff
   16864:	stmdaeq	r6, {r0, r1, r7, r9, fp, sp, lr, pc}
   16868:	movweq	lr, #51973	; 0xcb05
   1686c:	ldrteq	lr, [r6], r7, lsl #22
   16870:	sbcsvs	r4, r3, r5, lsl r6
   16874:	strbmi	r6, [r4], #-278	; 0xfffffeea
   16878:	bl	13d0d4 <fputs@plt+0x1395d4>
   1687c:	ldrmi	r6, [r1], #-1276	; 0xfffffb04
   16880:	bls	5aee2c <fputs@plt+0x5ab32c>
   16884:	ldrmi	r6, [r0], #-172	; 0xffffff54
   16888:	andslt	r6, r9, r8, lsr #3
   1688c:	svchi	0x00f0e8bd
   16890:	mvnsmi	lr, #737280	; 0xb4000
   16894:	stmdavs	r3, {r0, r1, r2, r4, r9, sl, lr}
   16898:	strmi	r4, [ip], -r5, lsl #12
   1689c:			; <UNDEFINED> instruction: 0xf003189a
   168a0:			; <UNDEFINED> instruction: 0xf1c8083f
   168a4:	andvs	r0, r2, r0, asr #12
   168a8:	stmdavs	r3, {r1, r5, r8, r9, sl, fp, ip, sp, pc}^
   168ac:	subvs	r3, r3, r1, lsl #6
   168b0:	svclt	0x008c42be
   168b4:	movwcs	r2, #4864	; 0x1300
   168b8:	svceq	0x0000f1b8
   168bc:	movwcs	fp, #3848	; 0xf08
   168c0:	svccs	0x003fb9a3
   168c4:			; <UNDEFINED> instruction: 0xf1a7bf81
   168c8:			; <UNDEFINED> instruction: 0xf0260640
   168cc:			; <UNDEFINED> instruction: 0x3640063f
   168d0:	stmdble	r5!, {r1, r2, r4, r5, r8, fp, ip}
   168d4:	strtmi	r4, [r8], -r1, lsr #12
   168d8:			; <UNDEFINED> instruction: 0xf7fe3440
   168dc:	adcsmi	pc, r4, #812	; 0x32c
   168e0:			; <UNDEFINED> instruction: 0xf007d1f8
   168e4:	ldmiblt	r7, {r0, r1, r2, r3, r4, r5, r8, r9, sl}
   168e8:	mvnshi	lr, #12386304	; 0xbd0000
   168ec:	ldmdbeq	ip, {r8, ip, sp, lr, pc}
   168f0:	bl	2681c0 <fputs@plt+0x2646c0>
   168f4:	svccc	0x00400008
   168f8:	svc	0x0010f7ec
   168fc:	strtmi	r4, [r8], -r9, asr #12
   16900:			; <UNDEFINED> instruction: 0xf7fe4447
   16904:	ldrtmi	pc, [r4], #-4023	; 0xfffff049	; <UNPREDICTABLE>
   16908:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1690c:			; <UNDEFINED> instruction: 0xf105e7d9
   16910:			; <UNDEFINED> instruction: 0x463a001c
   16914:	ldrtmi	r4, [r1], -r0, asr #8
   16918:	mvnsmi	lr, #12386304	; 0xbd0000
   1691c:	cdplt	7, 15, cr15, cr12, cr12, {7}
   16920:	strb	r4, [r0, r6, lsr #12]!
   16924:	andcc	pc, r1, #536870916	; 0x20000004
   16928:	orrcc	pc, r9, #77594624	; 0x4a00000
   1692c:	subvc	pc, r5, #1610612748	; 0x6000000c
   16930:	bicvc	pc, sp, #216006656	; 0xce00000
   16934:			; <UNDEFINED> instruction: 0xf64d6082
   16938:	strdvs	r4, [r3], #46	; 0x2e
   1693c:	adcseq	pc, sl, #210763776	; 0xc900000
   16940:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   16944:	vaddw.s8	q11, <illegal reg q0.5>, d2
   16948:	vcge.s8	d16, d14, d18
   1694c:	strdvs	r1, [r3, #-32]	; 0xffffffe0
   16950:	sbcscc	pc, r2, #204, 4	; 0xc000000c
   16954:	orrvs	r2, r2, r0, lsl #6
   16958:	movwcc	lr, #2496	; 0x9c0
   1695c:	svclt	0x00004770
   16960:	ldr	fp, [r5, r2, lsl #2]
   16964:	svclt	0x00004770
   16968:			; <UNDEFINED> instruction: 0x460db530
   1696c:			; <UNDEFINED> instruction: 0x46044930
   16970:	addlt	r4, r5, r0, lsr sl
   16974:	ldrbtmi	r6, [r9], #-2051	; 0xfffff7fd
   16978:	stmpl	sl, {r6, fp, sp, lr}
   1697c:	ldmdavs	r2, {r0, r3, r4, r6, r8, r9, sl, fp}
   16980:			; <UNDEFINED> instruction: 0xf04f9203
   16984:	b	105718c <fputs@plt+0x105368c>
   16988:			; <UNDEFINED> instruction: 0xf00301c0
   1698c:	sbcseq	r0, fp, pc, lsr r2
   16990:	blt	285204 <fputs@plt+0x281704>
   16994:	movwne	lr, #6605	; 0x19cd
   16998:	stmdbmi	r7!, {r0, r1, r2, r4, r5, r9, fp, sp}
   1699c:			; <UNDEFINED> instruction: 0xf1c2bf94
   169a0:			; <UNDEFINED> instruction: 0xf1c20238
   169a4:			; <UNDEFINED> instruction: 0x46200278
   169a8:			; <UNDEFINED> instruction: 0xf7ff4479
   169ac:	andcs	pc, r8, #452	; 0x1c4
   169b0:	strtmi	sl, [r0], -r1, lsl #18
   169b4:			; <UNDEFINED> instruction: 0xff6cf7ff
   169b8:	bmi	83554c <fputs@plt+0x831a4c>
   169bc:	ldrbtmi	r7, [sl], #-43	; 0xffffffd5
   169c0:	rsbvc	r8, fp, r3, ror #18
   169c4:	beq	6f0c58 <fputs@plt+0x6ed158>
   169c8:	stmiavs	r3!, {r0, r1, r3, r5, r7, ip, sp, lr}
   169cc:	blvc	ff8f2d80 <fputs@plt+0xff8ef280>
   169d0:	stmibhi	r3!, {r0, r1, r3, r5, r8, ip, sp, lr}^
   169d4:	stmiavs	r3!, {r0, r1, r3, r5, r6, r8, ip, sp, lr}^
   169d8:			; <UNDEFINED> instruction: 0x71ab0a1b
   169dc:	mvnvc	r6, r3, ror #17
   169e0:	eorvc	r7, fp, #58112	; 0xe300
   169e4:	rsbvc	r8, fp, #405504	; 0x63000
   169e8:	beq	6f0e7c <fputs@plt+0x6ed37c>
   169ec:	stmdbvs	r3!, {r0, r1, r3, r5, r7, r9, ip, sp, lr}
   169f0:	sfmvc	f7, 2, [r3, #940]!	; 0x3ac
   169f4:	bhi	ff8f36a8 <fputs@plt+0xff8efba8>
   169f8:	stmdbvs	r3!, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
   169fc:			; <UNDEFINED> instruction: 0x73ab0a1b
   16a00:	mvnvc	r6, #1622016	; 0x18c000
   16a04:	strtvc	r7, [fp], #-3811	; 0xfffff11d
   16a08:	strbtvc	r8, [fp], #-2915	; 0xfffff49d
   16a0c:	beq	6f10a0 <fputs@plt+0x6ed5a0>
   16a10:	stmibvs	r3!, {r0, r1, r3, r5, r7, sl, ip, sp, lr}
   16a14:	blmi	1f3dc8 <fputs@plt+0x1f02c8>
   16a18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16a1c:	subsmi	r9, sl, r3, lsl #22
   16a20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16a24:	andlt	sp, r5, r1, lsl #2
   16a28:			; <UNDEFINED> instruction: 0xf7ecbd30
   16a2c:	svclt	0x0000ef60
   16a30:	strdeq	r5, [r2], -r2
   16a34:	andeq	r0, r0, r0, ror r2
   16a38:	muleq	r1, r0, r0
   16a3c:	andeq	r5, r2, sl, lsr #7
   16a40:	stmdami	r0!, {r0, r1, r9, sl, lr}
   16a44:			; <UNDEFINED> instruction: 0x4614b510
   16a48:	ldrbtmi	r4, [r8], #-2591	; 0xfffff5e1
   16a4c:	stmpl	r2, {r1, r3, r4, r7, ip, sp, pc}
   16a50:	addcc	pc, r9, sl, asr #12
   16a54:	sbcvc	pc, sp, lr, asr #13
   16a58:	andsls	r6, r9, #1179648	; 0x120000
   16a5c:	andeq	pc, r0, #79	; 0x4f
   16a60:	andcc	pc, r1, #536870916	; 0x20000004
   16a64:	vaddl.s8	<illegal reg q12.5>, d6, d5
   16a68:	vhsub.s8	<illegal reg q11.5>, <illegal reg q2.5>, <illegal reg q2.5>
   16a6c:	andls	r4, r4, #118	; 0x76
   16a70:	eorseq	pc, r2, r1, asr #5
   16a74:	rscsmi	pc, lr, #80740352	; 0x4d00000
   16a78:			; <UNDEFINED> instruction: 0xf6c99007
   16a7c:	stmdage	r2, {r1, r3, r4, r5, r7, r9}
   16a80:	vhsub.s8	d25, d14, d6
   16a84:	vrshr.s64	<illegal reg q8.5>, q8, #52
   16a88:	andls	r3, r8, #536870925	; 0x2000000d
   16a8c:	stmib	sp, {r9, sp}^
   16a90:			; <UNDEFINED> instruction: 0xb1292202
   16a94:	ldrmi	r4, [r9], -sl, lsl #12
   16a98:			; <UNDEFINED> instruction: 0xf7ff9001
   16a9c:	stmdals	r1, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   16aa0:			; <UNDEFINED> instruction: 0xf7ff4621
   16aa4:	bmi	296830 <fputs@plt+0x292d30>
   16aa8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   16aac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16ab0:	subsmi	r9, sl, r9, lsl fp
   16ab4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16ab8:	andslt	sp, sl, r1, lsl #2
   16abc:			; <UNDEFINED> instruction: 0xf7ecbd10
   16ac0:	svclt	0x0000ef16
   16ac4:	andeq	r5, r2, lr, lsl r3
   16ac8:	andeq	r0, r0, r0, ror r2
   16acc:			; <UNDEFINED> instruction: 0x000252be
   16ad0:	stmdami	r0!, {r0, r1, r9, sl, lr}
   16ad4:			; <UNDEFINED> instruction: 0x4614b510
   16ad8:	ldrbtmi	r4, [r8], #-2591	; 0xfffff5e1
   16adc:	stmpl	r2, {r1, r3, r4, r7, ip, sp, pc}
   16ae0:	addcc	pc, r9, sl, asr #12
   16ae4:	sbcvc	pc, sp, lr, asr #13
   16ae8:	andsls	r6, r9, #1179648	; 0x120000
   16aec:	andeq	pc, r0, #79	; 0x4f
   16af0:	andcc	pc, r1, #536870916	; 0x20000004
   16af4:	vaddl.s8	<illegal reg q12.5>, d6, d5
   16af8:	vhsub.s8	<illegal reg q11.5>, <illegal reg q2.5>, <illegal reg q2.5>
   16afc:	andls	r4, r4, #118	; 0x76
   16b00:	eorseq	pc, r2, r1, asr #5
   16b04:	rscsmi	pc, lr, #80740352	; 0x4d00000
   16b08:			; <UNDEFINED> instruction: 0xf6c99007
   16b0c:	stmdage	r2, {r1, r3, r4, r5, r7, r9}
   16b10:	vhsub.s8	d25, d14, d6
   16b14:	vrshr.s64	<illegal reg q8.5>, q8, #52
   16b18:	andls	r3, r8, #536870925	; 0x2000000d
   16b1c:	stmib	sp, {r9, sp}^
   16b20:			; <UNDEFINED> instruction: 0xb1292202
   16b24:	ldrmi	r4, [r9], -sl, lsl #12
   16b28:			; <UNDEFINED> instruction: 0xf7ff9001
   16b2c:	stmdals	r1, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   16b30:			; <UNDEFINED> instruction: 0xf7ff4621
   16b34:	bmi	2967a0 <fputs@plt+0x292ca0>
   16b38:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   16b3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16b40:	subsmi	r9, sl, r9, lsl fp
   16b44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16b48:	andslt	sp, sl, r1, lsl #2
   16b4c:			; <UNDEFINED> instruction: 0xf7ecbd10
   16b50:	svclt	0x0000eece
   16b54:	andeq	r5, r2, lr, lsl #5
   16b58:	andeq	r0, r0, r0, ror r2
   16b5c:	andeq	r5, r2, lr, lsr #4
   16b60:	svcmi	0x00f0e92d
   16b64:	stclmi	6, cr4, [lr, #-120]	; 0xffffff88
   16b68:	blmi	13c2e74 <fputs@plt+0x13bf374>
   16b6c:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   16b70:	svcge	0x002f447d
   16b74:	strmi	r4, [r4], -fp, lsl #13
   16b78:	teqcs	r6, fp, ror #17
   16b7c:			; <UNDEFINED> instruction: 0x46404691
   16b80:	ldmdavs	fp, {r6, r9, sp}
   16b84:			; <UNDEFINED> instruction: 0xf04f933f
   16b88:			; <UNDEFINED> instruction: 0xf8dd0300
   16b8c:			; <UNDEFINED> instruction: 0xf7eca128
   16b90:	ldrtmi	lr, [r8], -r4, lsr #26
   16b94:	cmpcs	ip, r0, asr #4
   16b98:	ldc	7, cr15, [lr, #-944]	; 0xfffffc50
   16b9c:	svceq	0x0000f1bb
   16ba0:	mcrne	13, 3, sp, cr0, cr7, {0}
   16ba4:	ldrtmi	r4, [sl], -r1, asr #12
   16ba8:	ldrcs	r2, [r6, #-860]!	; 0xfffffca4
   16bac:	and	r2, r1, r0, lsl #8
   16bb0:	ldmdavc	r3, {r0, r2, r3, fp, ip, sp, lr}
   16bb4:			; <UNDEFINED> instruction: 0xf8103401
   16bb8:	mcrrcs	15, 0, ip, r0, cr1
   16bbc:	strmi	fp, [r3, #3864]!	; 0xf18
   16bc0:	streq	lr, [ip, #-2693]	; 0xfffff57b
   16bc4:	movweq	lr, #51843	; 0xca83
   16bc8:	blpl	94bd4 <fputs@plt+0x910d4>
   16bcc:	blcc	94bdc <fputs@plt+0x910dc>
   16bd0:	stmdage	r3, {r1, r2, r3, r5, r6, r7, sl, fp, ip, lr, pc}
   16bd4:	subcs	r4, r0, #68157440	; 0x4100000
   16bd8:	vhadd.s8	d25, d2, d1
   16bdc:	vsubw.s8	<illegal reg q9.5>, q3, d1
   16be0:	movwls	r7, #21317	; 0x5345
   16be4:	orrcc	pc, r9, #77594624	; 0x4a00000
   16be8:	bicvc	pc, sp, #216006656	; 0xce00000
   16bec:			; <UNDEFINED> instruction: 0xf64d9306
   16bf0:			; <UNDEFINED> instruction: 0xf6c943fe
   16bf4:	movwls	r0, #29626	; 0x73ba
   16bf8:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   16bfc:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   16c00:	vcgt.s8	d25, d14, d8
   16c04:	vrsra.s64	<illegal reg q8.5>, q8, #52
   16c08:	movwls	r3, #37842	; 0x93d2
   16c0c:	stmib	sp, {r8, r9, sp}^
   16c10:			; <UNDEFINED> instruction: 0xf7ff3303
   16c14:	stmdals	r1, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   16c18:	ldrtmi	fp, [r2], -r6, lsr #2
   16c1c:			; <UNDEFINED> instruction: 0xf7ff4649
   16c20:	stmdals	r1, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   16c24:	andls	sl, r1, sl, lsl ip
   16c28:			; <UNDEFINED> instruction: 0xf7ff4621
   16c2c:	stmdals	r1, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   16c30:	subcs	r4, r0, #59768832	; 0x3900000
   16c34:	movwcc	pc, #4674	; 0x1242	; <UNPREDICTABLE>
   16c38:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
   16c3c:			; <UNDEFINED> instruction: 0xf64a9305
   16c40:			; <UNDEFINED> instruction: 0xf6ce3389
   16c44:	movwls	r7, #25549	; 0x63cd
   16c48:	mvnsmi	pc, #80740352	; 0x4d00000
   16c4c:			; <UNDEFINED> instruction: 0x03baf6c9
   16c50:	vcgt.s8	d25, d5, d7
   16c54:	vbic.i32	q10, #5632	; 0x00001600
   16c58:	movwls	r0, #33586	; 0x8332
   16c5c:	mvnsne	pc, #-536870908	; 0xe0000004
   16c60:	bicscc	pc, r2, #204, 4	; 0xc000000c
   16c64:	movwcs	r9, #777	; 0x309
   16c68:	movwcc	lr, #14797	; 0x39cd
   16c6c:	mrc2	7, 0, pc, cr0, cr15, {7}
   16c70:	stmdals	r1, {r2, r4, r9, sp}
   16c74:			; <UNDEFINED> instruction: 0xf7ff4621
   16c78:	stmdals	r1, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
   16c7c:			; <UNDEFINED> instruction: 0xf7ff4651
   16c80:	bmi	296654 <fputs@plt+0x292b54>
   16c84:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   16c88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16c8c:	subsmi	r9, sl, pc, lsr fp
   16c90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16c94:	sublt	sp, r1, r2, lsl #2
   16c98:	svchi	0x00f0e8bd
   16c9c:	cdp	7, 2, cr15, cr6, cr12, {7}
   16ca0:	strdeq	r5, [r2], -r8
   16ca4:	andeq	r0, r0, r0, ror r2
   16ca8:	andeq	r5, r2, r2, ror #1
   16cac:	ldrbmi	r2, [r0, -r0]!
   16cb0:	svcmi	0x00f0e92d
   16cb4:	bvs	8e84cc <fputs@plt+0x8e49cc>
   16cb8:	stmibvs	r0, {r0, r1, r2, r3, r4, r7, ip, sp, pc}
   16cbc:	stmiavs	r7!, {r1, r2, r3, r7, r9, sl, lr}
   16cc0:	ldrvc	pc, [r8, #1602]	; 0x642
   16cc4:	vorr.i32	d25, #17920	; 0x00004600
   16cc8:	strmi	r2, [r6], -sl, lsl #11
   16ccc:	rscscs	lr, r0, #323584	; 0x4f000
   16cd0:	b	fe0b1658 <fputs@plt+0xfe0adb58>
   16cd4:	stmibvs	r1!, {r1, r2, r4, r5, r7, r9, ip}^
   16cd8:	ldmmi	r1, {r2, r6, r9, ip, sp, lr, pc}
   16cdc:	vmul.i<illegal width 8>	d22, d23, d3[4]
   16ce0:			; <UNDEFINED> instruction: 0x96031837
   16ce4:	cfmvrdlls	r9, mvd6
   16ce8:	andsls	r6, fp, r4, lsr #18
   16cec:	andeq	lr, r6, r1, lsl #21
   16cf0:	ldrls	r9, [r9], #-3587	; 0xfffff1fd
   16cf4:	eorsmi	r9, r0, fp, lsl ip
   16cf8:	rsbsvs	lr, r6, #532480	; 0x82000
   16cfc:	ldrdgt	pc, [r0], -lr
   16d00:	b	11e7d9c <fputs@plt+0x11e429c>
   16d04:	strtmi	r0, [sl], #-1539	; 0xfffff9fd
   16d08:	b	13fe168 <fputs@plt+0x13fa668>
   16d0c:	tstls	r8, #1996488704	; 0x77000000
   16d10:	ldcls	0, cr4, [r9, #-416]	; 0xfffffe60
   16d14:	blx	fe727d24 <fputs@plt+0xfe724224>
   16d18:	b	fe152f50 <fputs@plt+0xfe14f450>
   16d1c:	strhtmi	r0, [lr], -r7
   16d20:	andsmi	r4, pc, sp, lsr r6	; <UNPREDICTABLE>
   16d24:	ldmdals	ip, {r0, r1, r9, sl, lr}
   16d28:	b	fe127a28 <fputs@plt+0xfe123f28>
   16d2c:	ldrmi	r5, [sl], #-1205	; 0xfffffb4b
   16d30:	and	pc, r0, sp, asr #17
   16d34:	ldrtmi	r6, [r4], #-2368	; 0xfffff6c0
   16d38:	movwls	r9, #17682	; 0x4512
   16d3c:	stmiane	r0!, {r1, r3, r4, ip, pc}
   16d40:	stcls	15, cr9, [r3], {26}
   16d44:	bls	1d040 <fputs@plt+0x19540>
   16d48:			; <UNDEFINED> instruction: 0x0c01ea84
   16d4c:	b	33ddac <fputs@plt+0x33a2ac>
   16d50:	ldmdavs	r7, {r0, r2, sl, fp}^
   16d54:	b	fe327fdc <fputs@plt+0xfe3244dc>
   16d58:	blt	f19d64 <fputs@plt+0xf16264>
   16d5c:	bls	4bbd6c <fputs@plt+0x4b826c>
   16d60:	ldrbcs	lr, [r5, pc, asr #20]!
   16d64:	b	13fd974 <fputs@plt+0x13f9e74>
   16d68:	b	a3f30 <fputs@plt+0xa0430>
   16d6c:	b	109a574 <fputs@plt+0x1096a74>
   16d70:	bls	618578 <fputs@plt+0x614a78>
   16d74:	b	fe1e7e88 <fputs@plt+0xfe1e4388>
   16d78:	b	fe11cc54 <fputs@plt+0xfe119154>
   16d7c:	b	fe1d8044 <fputs@plt+0xfe1d4544>
   16d80:	andsmi	r6, r6, r5, ror r7
   16d84:	b	fe127f18 <fputs@plt+0xfe124418>
   16d88:	ldrtmi	r5, [fp], #-1200	; 0xfffffb50
   16d8c:	streq	lr, [lr], -r6, asr #20
   16d90:	strtmi	r9, [r6], #-3865	; 0xfffff0e7
   16d94:			; <UNDEFINED> instruction: 0xf64f18f2
   16d98:	bl	1e40dc <fputs@plt+0x1e05dc>
   16d9c:	blls	19db0 <fputs@plt+0x162b0>
   16da0:	strbpl	pc, [r0], #715	; 0x2cb	; <UNPREDICTABLE>
   16da4:	streq	lr, [r2, -r0, asr #20]
   16da8:	strmi	r9, [ip], #-285	; 0xfffffee3
   16dac:	b	3102c <fputs@plt+0x2d52c>
   16db0:	blls	d91c0 <fputs@plt+0xd56c0>
   16db4:	vcvtrcs.u32.f32	s29, s30
   16db8:	b	fe3c5698 <fputs@plt+0xfe3c1b98>
   16dbc:	b	fe0de8b4 <fputs@plt+0xfe0dadb4>
   16dc0:	b	fe398ddc <fputs@plt+0xfe3952dc>
   16dc4:	b	2327bc <fputs@plt+0x22ecbc>
   16dc8:	ldrtmi	r0, [r1], -ip, lsl #16
   16dcc:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   16dd0:	b	13fda20 <fputs@plt+0x13f9f20>
   16dd4:	strmi	r3, [ip], #-1650	; 0xfffff98e
   16dd8:	b	fe1a6e5c <fputs@plt+0xfe1a335c>
   16ddc:	b	fe1988ac <fputs@plt+0xfe194dac>
   16de0:	b	11ec8b0 <fputs@plt+0x11e8db0>
   16de4:	ldrtmi	r0, [r7], #-1801	; 0xfffff8f7
   16de8:	strbmi	r9, [r4], #-3608	; 0xfffff1e8
   16dec:	ldrbtmi	r9, [r4], #-261	; 0xfffffefb
   16df0:	beq	35180c <fputs@plt+0x34dd0c>
   16df4:			; <UNDEFINED> instruction: 0x46b6193b
   16df8:	cfstrsls	mvf4, [r0], {166}	; 0xa6
   16dfc:	b	bea10 <fputs@plt+0xbaf10>
   16e00:	b	299a14 <fputs@plt+0x295f14>
   16e04:	b	13d9644 <fputs@plt+0x13d5b44>
   16e08:	stmiavs	r6!, {r1, r2, r3, r4, r5, r6, r7, fp, sp}^
   16e0c:	strtcc	pc, [r5], #1613	; 0x64d
   16e10:	ldrtne	pc, [r5], #1742	; 0x6ce	; <UNPREDICTABLE>
   16e14:	beq	191844 <fputs@plt+0x18dd44>
   16e18:	blt	de7f10 <fputs@plt+0xde4410>
   16e1c:	ldrbtcc	lr, [r3], -pc, asr #20
   16e20:	ldmne	lr!, {r3, r7, r9, fp, sp, lr, pc}
   16e24:	tstls	sl, r9, lsr r6
   16e28:	stmdbls	r0, {r2, r3, sl, lr}
   16e2c:	streq	lr, [r3, -r2, asr #20]
   16e30:	ldrteq	lr, [r3], r6, lsl #21
   16e34:	b	fe1a6e58 <fputs@plt+0xfe1a3358>
   16e38:	b	11ec90c <fputs@plt+0x11e8e0c>
   16e3c:			; <UNDEFINED> instruction: 0xf8d1070b
   16e40:	b	fe242e88 <fputs@plt+0xfe23f388>
   16e44:	bl	1b1044 <fputs@plt+0x1ad544>
   16e48:	ldrbmi	r0, [r4], #-2311	; 0xfffff6f9
   16e4c:	strbmi	r9, [r4], #-3602	; 0xfffff1ee
   16e50:			; <UNDEFINED> instruction: 0xf88bfa9b
   16e54:	strtmi	r1, [r1], #2359	; 0x937
   16e58:	b	fe328778 <fputs@plt+0xfe324c78>
   16e5c:	vshl.s8	d16, d14, d12
   16e60:			; <UNDEFINED> instruction: 0xf6c3285b
   16e64:	stmdbls	r0, {r1, r2, r4, r6, fp, ip}
   16e68:	b	10e8130 <fputs@plt+0x10e4630>
   16e6c:	strls	r0, [r6], -r9, lsl #20
   16e70:	b	13e6f68 <fputs@plt+0x13e3468>
   16e74:	b	13e1e58 <fputs@plt+0x13de358>
   16e78:	b	fe124864 <fputs@plt+0xfe120d64>
   16e7c:	strbmi	r0, [r5], #-1036	; 0xfffffbf4
   16e80:	blne	fee118b4 <fputs@plt+0xfee0ddb4>
   16e84:	stmdaeq	r9, {r0, r1, r9, fp, sp, lr, pc}
   16e88:	beq	d16b8 <fputs@plt+0xcdbb8>
   16e8c:	ldrteq	lr, [r9], r6, lsl #21
   16e90:	blvs	1e118c4 <fputs@plt+0x1e0ddc4>
   16e94:	ldrtpl	lr, [r9], r6, lsl #21
   16e98:	b	12a7f34 <fputs@plt+0x12a4434>
   16e9c:	ldrbmi	r0, [sp], #-2568	; 0xfffff5f8
   16ea0:	stmdaeq	sl, {r1, r2, r8, r9, fp, sp, lr, pc}
   16ea4:			; <UNDEFINED> instruction: 0xb014f8d1
   16ea8:	strtmi	r1, [r8], #2372	; 0x944
   16eac:	blx	fe315920 <fputs@plt+0xfe311e20>
   16eb0:	streq	lr, [r7, #-2702]	; 0xfffff572
   16eb4:	ldrbtne	pc, [r1], r1, asr #4	; <UNPREDICTABLE>
   16eb8:	ldrbtne	pc, [r1], r5, asr #13	; <UNPREDICTABLE>
   16ebc:			; <UNDEFINED> instruction: 0xf8cd4456
   16ec0:	eormi	sl, r5, ip, lsl r0
   16ec4:	beq	2517f0 <fputs@plt+0x24dcf0>
   16ec8:	blcs	ffd5180c <fputs@plt+0xffd4dd0c>
   16ecc:	rsbscc	lr, r8, pc, asr #20
   16ed0:	streq	lr, [lr, #-2693]	; 0xfffff57b
   16ed4:	b	fe2e81ac <fputs@plt+0xfe2e46ac>
   16ed8:	b	25ddb0 <fputs@plt+0x25a2b0>
   16edc:	b	298704 <fputs@plt+0x294c04>
   16ee0:	b	fe0196f4 <fputs@plt+0xfe015bf4>
   16ee4:	b	fe2d71cc <fputs@plt+0xfe2d36cc>
   16ee8:	b	fe031cc0 <fputs@plt+0xfe02e1c0>
   16eec:	strtmi	r5, [ip], #184	; 0xb8
   16ef0:	beq	1d1820 <fputs@plt+0x1cdd20>
   16ef4:	bl	2826c <fputs@plt+0x2476c>
   16ef8:			; <UNDEFINED> instruction: 0xf8d1060a
   16efc:	strbtmi	fp, [r6], #-24	; 0xffffffe8
   16f00:	b	fe1e8090 <fputs@plt+0xfe1e4590>
   16f04:	blx	fe6d6f1c <fputs@plt+0xfe6d341c>
   16f08:	vpmax.s8	d31, d24, d11
   16f0c:	vmull.s8	q9, d25, d20
   16f10:			; <UNDEFINED> instruction: 0xf8cd2c3f
   16f14:	ldrbmi	sl, [r4], #32
   16f18:	b	1226f60 <fputs@plt+0x1223460>
   16f1c:	b	13d973c <fputs@plt+0x13d5c3c>
   16f20:	b	13e1ef0 <fputs@plt+0x13de3f0>
   16f24:	rsbsmi	r3, r8, r6, ror r5
   16f28:	b	fe2e82c8 <fputs@plt+0xfe2e47c8>
   16f2c:	b	21ddfc <fputs@plt+0x21a2fc>
   16f30:	b	299f50 <fputs@plt+0x296450>
   16f34:	b	fe159760 <fputs@plt+0xfe155c60>
   16f38:	b	fe2d8618 <fputs@plt+0xfe2d4b18>
   16f3c:	b	fe171d0c <fputs@plt+0xfe16e20c>
   16f40:	strmi	r5, [r6], #1462	; 0x5b6
   16f44:	beq	351874 <fputs@plt+0x34dd74>
   16f48:	bl	1682c8 <fputs@plt+0x1647c8>
   16f4c:			; <UNDEFINED> instruction: 0xf8d10c0a
   16f50:	bl	102fc8 <fputs@plt+0xff4c8>
   16f54:	ldrbtmi	r0, [r4], #14
   16f58:	movweq	lr, #10884	; 0x2a84
   16f5c:	mcr2	10, 4, pc, cr11, cr11, {4}	; <UNPREDICTABLE>
   16f60:	ldrbvs	pc, [r5, #1605]	; 0x645	; <UNPREDICTABLE>
   16f64:	ldrcc	pc, [ip, #-1738]	; 0xfffff936
   16f68:	ldrbtmi	r9, [r5], #-2304	; 0xfffff700
   16f6c:	beq	35188c <fputs@plt+0x34dd8c>
   16f70:	eor	pc, r4, sp, asr #17
   16f74:	b	13e6f88 <fputs@plt+0x13e3488>
   16f78:	b	13e1f40 <fputs@plt+0x13de440>
   16f7c:	rsbmi	r3, r3, ip, ror lr
   16f80:	b	fe2e8044 <fputs@plt+0xfe2e4544>
   16f84:	b	19de4c <fputs@plt+0x19a34c>
   16f88:	b	2983c0 <fputs@plt+0x2948c0>
   16f8c:	b	fe3997b4 <fputs@plt+0xfe395cb4>
   16f90:	b	fe2daa88 <fputs@plt+0xfe2d6f88>
   16f94:	b	fe3b1d5c <fputs@plt+0xfe3ae25c>
   16f98:	ldrmi	r5, [pc], #-3772	; 16fa0 <fputs@plt+0x134a0>
   16f9c:	beq	1918cc <fputs@plt+0x18ddcc>
   16fa0:	ldrbmi	r6, [pc], #-2571	; 16fa8 <fputs@plt+0x134a8>
   16fa4:	streq	lr, [sl, #-2830]	; 0xfffff4f2
   16fa8:	ldrtmi	r4, [r9], #1085	; 0x43d
   16fac:	blcs	fe6548dc <fputs@plt+0xfe650ddc>
   16fb0:			; <UNDEFINED> instruction: 0xf6cdba1f
   16fb4:	b	fe099bd8 <fputs@plt+0xfe0960d8>
   16fb8:	ldrtmi	r0, [fp], #768	; 0x300
   16fbc:	vmlseq.f32	s28, s10, s24
   16fc0:	b	fcc04 <fputs@plt+0xf9104>
   16fc4:	b	13d7bf0 <fputs@plt+0x13d40f0>
   16fc8:	b	13e1bb4 <fputs@plt+0x13de0b4>
   16fcc:	subsmi	r3, r3, r5, ror r7
   16fd0:	b	fe2a8148 <fputs@plt+0xfe2a4648>
   16fd4:	b	31dac0 <fputs@plt+0x319fc0>
   16fd8:	b	399bf4 <fputs@plt+0x3960f4>
   16fdc:	b	fe1da7fc <fputs@plt+0xfe1d6cfc>
   16fe0:	b	fe298ebc <fputs@plt+0xfe2953bc>
   16fe4:	b	13b19d0 <fputs@plt+0x13aded0>
   16fe8:	ldrmi	r0, [ip], #-3595	; 0xfffff1f5
   16fec:	ldrpl	lr, [r5, r7, lsl #21]!
   16ff0:	ldrbtmi	r4, [r7], #-1108	; 0xfffffbac
   16ff4:	ldrdge	pc, [r4], -r1	; <UNPREDICTABLE>
   16ff8:	ldrtmi	r4, [ip], #-1184	; 0xfffffb60
   16ffc:	movweq	lr, #39552	; 0x9a80
   17000:	mcr2	10, 4, pc, cr10, cr10, {4}	; <UNPREDICTABLE>
   17004:	blcc	94920 <fputs@plt+0x90e20>
   17008:	blcs	fe113b14 <fputs@plt+0xfe110014>
   1700c:	sub	pc, r0, sp, asr #17
   17010:	b	e83e4 <fputs@plt+0xe48e4>
   17014:	b	1157c3c <fputs@plt+0x115413c>
   17018:	b	13da830 <fputs@plt+0x13d6d30>
   1701c:	b	13e1c04 <fputs@plt+0x13de104>
   17020:	submi	r3, r3, r4, ror r7
   17024:	b	fe2a8194 <fputs@plt+0xfe2a4694>
   17028:	b	15db10 <fputs@plt+0x15a010>
   1702c:	b	399c44 <fputs@plt+0x396144>
   17030:	b	fe1da868 <fputs@plt+0xfe1d6d68>
   17034:	b	fe298f0c <fputs@plt+0xfe29540c>
   17038:	b	13b1a20 <fputs@plt+0x13adf20>
   1703c:	ldrmi	r0, [sl], #-3595	; 0xfffff1f5
   17040:	ldrpl	lr, [r4, r7, lsl #21]!
   17044:	ldrbtmi	r4, [r7], #-1106	; 0xfffffbae
   17048:	ldrdge	pc, [r8], -r1	; <UNPREDICTABLE>
   1704c:	ldrtmi	r4, [sl], #-1046	; 0xfffffbea
   17050:	mcr2	10, 4, pc, cr10, cr10, {4}	; <UNPREDICTABLE>
   17054:	streq	lr, [r8, -r9, lsl #21]
   17058:	eor	pc, ip, sp, asr #17
   1705c:			; <UNDEFINED> instruction: 0x53bef248
   17060:	vqdmlal.s<illegal width 8>	<illegal reg q12.5>, d2, d0
   17064:	b	1127d30 <fputs@plt+0x1124230>
   17068:	ldrbtmi	r0, [r3], #-2562	; 0xfffff5fe
   1706c:	b	13e7150 <fputs@plt+0x13e3650>
   17070:	b	13e2050 <fputs@plt+0x13de550>
   17074:	b	fe1e6a44 <fputs@plt+0xfe1e2f44>
   17078:	strmi	r0, [r3], #-1801	; 0xfffff8f7
   1707c:	blne	fedd1ab0 <fputs@plt+0xfedcdfb0>
   17080:	andeq	lr, r2, r4, lsl #20
   17084:	beq	1918b4 <fputs@plt+0x18ddb4>
   17088:			; <UNDEFINED> instruction: 0x0eb2ea8e
   1708c:	blvs	1dd1ac0 <fputs@plt+0x1dcdfc0>
   17090:			; <UNDEFINED> instruction: 0x5eb2ea8e
   17094:	b	12a8188 <fputs@plt+0x12a4688>
   17098:	bvs	ff3d98a0 <fputs@plt+0xff3d5da0>
   1709c:	bl	3a8210 <fputs@plt+0x3a4710>
   170a0:	ldrmi	r0, [ip], #10
   170a4:	blt	ee810c <fputs@plt+0xee460c>
   170a8:	blpl	ff1149cc <fputs@plt+0xff110ecc>
   170ac:	blpl	353bc8 <fputs@plt+0x3500c8>
   170b0:	vmlseq.f32	s28, s0, s4
   170b4:	b	fe228938 <fputs@plt+0xfe224e38>
   170b8:	strls	r0, [ip, -r6, lsl #6]
   170bc:	b	e83b0 <fputs@plt+0xe48b0>
   170c0:	b	13d7cf8 <fputs@plt+0x13d41f8>
   170c4:	b	13e1cbc <fputs@plt+0x13de1bc>
   170c8:	b	fe0e4e90 <fputs@plt+0xfe0e1390>
   170cc:	ldrbmi	r0, [r9], #776	; 0x308
   170d0:	bne	fef51b00 <fputs@plt+0xfef4e000>
   170d4:	bleq	518e4 <fputs@plt+0x4dde4>
   170d8:	vmlaeq.f32	s28, s8, s28
   170dc:	ldreq	lr, [r0, r7, lsl #21]!
   170e0:	bvs	1f51b10 <fputs@plt+0x1f4e010>
   170e4:	ldrpl	lr, [r0, r7, lsl #21]!
   170e8:	b	13a8354 <fputs@plt+0x13a4854>
   170ec:	blvs	2da920 <fputs@plt+0x2d6e20>
   170f0:	bl	1e843c <fputs@plt+0x1e493c>
   170f4:	strbmi	r0, [sp], #-2830	; 0xfffff4f2
   170f8:	blt	6e842c <fputs@plt+0x6e492c>
   170fc:	streq	lr, [ip, -r6, lsl #21]
   17100:	bpl	1d54a1c <fputs@plt+0x1d50f1c>
   17104:	bcs	fefd3c28 <fputs@plt+0xfefd0128>
   17108:	mlami	pc, sl, r4, r4	; <UNPREDICTABLE>
   1710c:	b	103bd48 <fputs@plt+0x1038248>
   17110:	rsbsmi	r0, r7, fp, lsl #18
   17114:	vcmpcs.f32	s29, #0.0
   17118:	cmncc	fp, #323584	; 0x4f000
   1711c:	b	fe3a8464 <fputs@plt+0xfe3a4964>
   17120:	b	1ebfc <fputs@plt+0x1b0fc>
   17124:	b	259958 <fputs@plt+0x255e58>
   17128:	b	fe0d9538 <fputs@plt+0xfe0d5a38>
   1712c:	ldrtmi	r0, [r8], #955	; 0x3bb
   17130:	b	fe3b1e74 <fputs@plt+0xfe3ae374>
   17134:	b	fe0f2b10 <fputs@plt+0xfe0ef010>
   17138:	b	126c02c <fputs@plt+0x126852c>
   1713c:	ldrbtmi	r0, [r0], #2314	; 0x90a
   17140:	beq	291d54 <fputs@plt+0x28e254>
   17144:	strbmi	fp, [r4], #-2619	; 0xfffff5c5
   17148:	ldrmi	r4, [r9], -r2, asr #9
   1714c:	ldmibne	lr!, {r0, r1, r3, r6, r9, ip, sp, lr, pc}^
   17150:	movweq	lr, #23180	; 0x5a8c
   17154:	ldmibeq	lr, {r3, r6, r7, r9, ip, sp, lr, pc}^
   17158:	smlabbls	lr, r9, r4, r4
   1715c:	stmdbls	r0, {r0, r1, r5, lr}
   17160:	vcmpcs.f32	s29, s30
   17164:	stmdaeq	sl, {r0, r1, r3, r6, r9, fp, sp, lr, pc}
   17168:	movweq	lr, #51843	; 0xca83
   1716c:	b	13e82ac <fputs@plt+0x13e47ac>
   17170:	b	fe3a4f60 <fputs@plt+0xfe3a1460>
   17174:	ldrmi	r1, [lr], #-3764	; 0xfffff14c
   17178:	stmdaeq	r0, {r3, r9, fp, sp, lr, pc}
   1717c:	movweq	lr, #43531	; 0xaa0b
   17180:	ldreq	lr, [sl, r7, lsl #21]!
   17184:	vaddvs.f32	s29, s9, s28
   17188:	stmdaeq	r3, {r3, r6, r9, fp, sp, lr, pc}
   1718c:	b	fe1e846c <fputs@plt+0xfe1e496c>
   17190:	blvs	fe3ad080 <fputs@plt+0xfe3a9580>
   17194:	strbmi	r4, [r7], #-1138	; 0xfffffb8e
   17198:			; <UNDEFINED> instruction: 0x63a7f240
   1719c:	stmdbeq	lr, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   171a0:	b	fe185a80 <fputs@plt+0xfe181f80>
   171a4:			; <UNDEFINED> instruction: 0xf6c90e04
   171a8:	b	3a4120 <fputs@plt+0x3a0620>
   171ac:	ldrtmi	r0, [r3], #-3586	; 0xfffff1fe
   171b0:	ldmcs	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   171b4:	blvs	ff268348 <fputs@plt+0xff264848>
   171b8:			; <UNDEFINED> instruction: 0x0c05ea8e
   171bc:	ldmne	r2!, {r3, r7, r9, fp, sp, lr, pc}
   171c0:	streq	lr, [r9, -sl, asr #20]
   171c4:	ldmdavs	r2!, {r3, r7, r9, fp, sp, lr, pc}^
   171c8:	b	13e8440 <fputs@plt+0x13e4940>
   171cc:	strbmi	r3, [r4], #889	; 0x379
   171d0:	streq	lr, [fp, -r7, lsl #20]
   171d4:	stmdaeq	r9, {r1, r3, r9, fp, sp, lr, pc}
   171d8:			; <UNDEFINED> instruction: 0x03b9ea83
   171dc:	b	fe105a08 <fputs@plt+0xfe101f08>
   171e0:	b	11ec0cc <fputs@plt+0x11e85cc>
   171e4:	strbtmi	r0, [r0], #-2056	; 0xfffff7f8
   171e8:	ldrmi	r4, [r8], #1551	; 0x60f
   171ec:	cmnne	r4, pc, asr #4	; <UNPREDICTABLE>
   171f0:	movweq	lr, #10884	; 0x2a84
   171f4:	orrsne	pc, fp, ip, asr #5
   171f8:	ldrtmi	r4, [r9], #-1248	; 0xfffffb20
   171fc:	strls	r4, [r1], -r3
   17200:	cdpls	4, 0, cr4, cr4, cr9, {1}
   17204:	b	13e7398 <fputs@plt+0x13e3898>
   17208:	strmi	r2, [fp], #-3312	; 0xfffff310
   1720c:	vsubcc.f32	s29, s16, s30
   17210:	b	127d658 <fputs@plt+0x1279b58>
   17214:	b	fe31863c <fputs@plt+0xfe314b3c>
   17218:	b	fe39e4e0 <fputs@plt+0xfe39a9e0>
   1721c:			; <UNDEFINED> instruction: 0x97000eb8
   17220:	streq	lr, [sl, #-2565]	; 0xfffff5fb
   17224:	ldrbvs	lr, [r0, -ip, lsl #21]!
   17228:	mcrls	6, 0, r4, cr1, cr4, {5}
   1722c:	b	fe3a8464 <fputs@plt+0xfe3a4964>
   17230:	b	26b918 <fputs@plt+0x267e18>
   17234:	b	115aa5c <fputs@plt+0x1156f5c>
   17238:	stcls	14, cr0, [r2, #-56]	; 0xffffffc8
   1723c:	b	13e82c0 <fputs@plt+0x13e47c0>
   17240:	b	fe0e8220 <fputs@plt+0xfe0e4720>
   17244:	strmi	r4, [lr], #886	; 0x376
   17248:			; <UNDEFINED> instruction: 0x41b5ea4f
   1724c:	orrscs	lr, r6, #536576	; 0x83000
   17250:	mvnsne	lr, r1, lsl #21
   17254:	strtmi	r4, [lr], -r3, ror #8
   17258:	ldrbeq	lr, [r5, #2689]	; 0xa81
   1725c:	ldrmi	r4, [sp], #-1211	; 0xfffffb45
   17260:	bicne	pc, r1, r6, asr #12
   17264:	movweq	lr, #2690	; 0xa82
   17268:	orrsmi	pc, fp, lr, asr #5
   1726c:	strtmi	r9, [r9], #-1282	; 0xfffffafe
   17270:	movweq	lr, #47619	; 0xba03
   17274:	ldrtmi	r9, [lr], #3339	; 0xd0b
   17278:	b	13e8304 <fputs@plt+0x13e4804>
   1727c:	ldrshmi	r2, [r3], #-123	; 0xffffff85
   17280:	ldrne	lr, [fp, r7, lsl #21]!
   17284:	ldmdbne	r1!, {r0, r1, r3, sl, lr}^
   17288:	b	123e690 <fputs@plt+0x123ab90>
   1728c:	cdpls	4, 0, cr0, cr5, cr14, {0}
   17290:	ldrbvs	lr, [fp, -r7, lsl #21]!
   17294:			; <UNDEFINED> instruction: 0x3c7eea4f
   17298:	b	12838c <fputs@plt+0x12488c>
   1729c:	b	2182c8 <fputs@plt+0x2147c8>
   172a0:	b	fe318ee0 <fputs@plt+0xfe3153e0>
   172a4:	teqmi	ip, #48640	; 0xbe00
   172a8:	vldmiapl	lr!, {s28-s167}
   172ac:	ldrbmi	lr, [r5, pc, asr #20]!
   172b0:	ldrbmi	lr, [r5, -r7, lsl #21]!
   172b4:	b	13e854c <fputs@plt+0x13e4a4c>
   172b8:	b	fe1e8598 <fputs@plt+0xfe1e4a98>
   172bc:	b	fe121118 <fputs@plt+0xfe11d618>
   172c0:	ldrmi	r1, [sl], #1270	; 0x4f6
   172c4:	b	fe128308 <fputs@plt+0xfe124808>
   172c8:	ldrmi	r0, [ip], #1238	; 0x4d6
   172cc:	b	fe01d7c4 <fputs@plt+0xfe019cc4>
   172d0:	vcgt.s8	d16, d4, d11
   172d4:			; <UNDEFINED> instruction: 0xf6ce7186
   172d8:	strls	r7, [r5], #-446	; 0xfffffe42
   172dc:	b	e8368 <fputs@plt+0xe4868>
   172e0:	b	13d7f10 <fputs@plt+0x13d4410>
   172e4:			; <UNDEFINED> instruction: 0x463427fa
   172e8:	ldrmi	r9, [r1], #-3596	; 0xfffff1f4
   172ec:	b	fe1e7400 <fputs@plt+0xfe1e3900>
   172f0:	b	139d1e0 <fputs@plt+0x13996e0>
   172f4:	b	fe1d7b2c <fputs@plt+0xfe1d402c>
   172f8:	ldrtmi	r6, [r4], #-1914	; 0xfffff886
   172fc:	cdpls	4, 0, cr4, cr10, cr11, {0}
   17300:	cmncc	ip, pc, asr #20
   17304:	ldrtmi	r9, [fp], #-3330	; 0xfffff2fe
   17308:	andeq	lr, r8, #8192	; 0x2000
   1730c:	streq	lr, [ip, -lr, lsl #20]
   17310:			; <UNDEFINED> instruction: 0x01bcea81
   17314:	b	fe067f78 <fputs@plt+0xfe064478>
   17318:	strls	r5, [r4], #-444	; 0xfffffe44
   1731c:	adcsmi	lr, r6, #323584	; 0x4f000
   17320:	ldrmi	r4, [r9], #1039	; 0x40f
   17324:	b	fe0a83a8 <fputs@plt+0xfe0a48a8>
   17328:	blls	11bf08 <fputs@plt+0x118408>
   1732c:	mvnsmi	lr, pc, asr #20
   17330:	sbcseq	lr, r6, #532480	; 0x82000
   17334:	cmnmi	r5, r1, lsl #21
   17338:	b	fe0683a8 <fputs@plt+0xfe0648a8>
   1733c:	b	fe2df998 <fputs@plt+0xfe2dbe98>
   17340:	ldmdane	r1, {r1, r3, r8, r9}^
   17344:	sbcpl	pc, r6, #76546048	; 0x4900000
   17348:	sbcvc	pc, r1, #192, 12	; 0xc000000
   1734c:	strmi	r9, [sl], #-260	; 0xfffffefc
   17350:	movweq	lr, #39427	; 0x9a03
   17354:	mvnscs	lr, pc, asr #20
   17358:	b	fe0683a0 <fputs@plt+0xfe0648a0>
   1735c:	b	fe0dba48 <fputs@plt+0xfe0d7f48>
   17360:	strmi	r0, [r3], #-779	; 0xfffffcf5
   17364:	rsbsvs	lr, r9, r1, lsl #21
   17368:	b	133d7a4 <fputs@plt+0x1339ca4>
   1736c:	strmi	r0, [r3], #-1031	; 0xfffffbf9
   17370:	streq	lr, [lr], #-2564	; 0xfffff5fc
   17374:	mcrls	8, 0, r1, cr6, cr1, {3}
   17378:	andeq	lr, r7, ip, lsl #20
   1737c:	rsbscc	lr, r7, #323584	; 0x4f000
   17380:	b	fe0a7f98 <fputs@plt+0xfe0a4498>
   17384:	b	13d7e68 <fputs@plt+0x13d4368>
   17388:	b	fe0a8a68 <fputs@plt+0xfe0a4f68>
   1738c:	b	fe16be70 <fputs@plt+0xfe168370>
   17390:	stcls	0, cr1, [r5, #-984]	; 0xfffffc28
   17394:	b	fe028424 <fputs@plt+0xfe024924>
   17398:	strmi	r0, [r8], #-214	; 0xffffff2a
   1739c:	b	13e8604 <fputs@plt+0x13e4b04>
   173a0:	ldrls	r4, [r1, #-1269]	; 0xfffffb0b
   173a4:	ldrbtmi	lr, [r5], #-2692	; 0xfffff57c
   173a8:	b	fe128418 <fputs@plt+0xfe124918>
   173ac:	vand	d18, d26, d5
   173b0:	stmdane	r1, {r2, r3, r6, r7, sl, ip}^
   173b4:	strmi	pc, [ip], #-706	; 0xfffffd3e
   173b8:	mvnscs	lr, #323584	; 0x4f000
   173bc:	b	fe2a8be4 <fputs@plt+0xfe2a50e4>
   173c0:	andls	r0, r5, r9, lsl #2
   173c4:	cdpls	4, 0, cr4, cr6, cr4, {0}
   173c8:	tsteq	r8, r1, lsl #20
   173cc:	b	fe068660 <fputs@plt+0xfe064b60>
   173d0:	ldrbmi	r0, [r9], #-266	; 0xfffffef6
   173d4:	ldrtmi	r9, [r3], r7, lsl #26
   173d8:	b	fe0fec18 <fputs@plt+0xfe0fb118>
   173dc:	b	11dc2c4 <fputs@plt+0x11d87c4>
   173e0:	b	fe0d73f0 <fputs@plt+0xfe0d38f0>
   173e4:	ldrtmi	r6, [r3], #888	; 0x378
   173e8:	ldrbtcc	lr, [r2], #-2639	; 0xfffff5b1
   173ec:	ldrmi	r9, [r9], #-3588	; 0xfffff1fc
   173f0:	andeq	lr, ip, r0, lsl #20
   173f4:	movweq	lr, #10759	; 0x2a07
   173f8:	ldrteq	lr, [r2], #2692	; 0xa84
   173fc:	ldrtpl	lr, [r2], #2692	; 0xa84
   17400:	b	13e8014 <fputs@plt+0x13e4514>
   17404:	strtmi	r4, [r3], #-181	; 0xffffff4b
   17408:	rscsne	lr, r5, r0, lsl #21
   1740c:	ldrbtmi	lr, [r6], #2639	; 0xa4f
   17410:	sbcseq	lr, r5, r0, lsl #21
   17414:	ldrbtmi	lr, [r6], #-2692	; 0xfffff57c
   17418:	b	fe128580 <fputs@plt+0xfe124a80>
   1741c:	stmdbne	r4, {r1, r2, r4, r7, sl, sp}
   17420:	strmi	r4, [fp], #-1166	; 0xfffffb72
   17424:	strtmi	r9, [r0], -r7, lsl #26
   17428:	smlabbeq	r8, r9, sl, lr
   1742c:	strbtmi	pc, [pc], #-1602	; 17434 <fputs@plt+0x13934>	; <UNPREDICTABLE>
   17430:	strbtpl	pc, [r9], #1730	; 0x6c2	; <UNPREDICTABLE>
   17434:	b	6844c <fputs@plt+0x6494c>
   17438:	b	13d7878 <fputs@plt+0x13d3d78>
   1743c:	strtmi	r2, [r2], #3070	; 0xbfe
   17440:	blne	fefd1e74 <fputs@plt+0xfefce374>
   17444:	smlabbeq	r9, r1, sl, lr
   17448:	b	fe2e8594 <fputs@plt+0xfe2e4a94>
   1744c:			; <UNDEFINED> instruction: 0x46ab6a7e
   17450:	andls	r9, r6, r1, lsl #26
   17454:	andeq	lr, r3, r2, asr #20
   17458:	cfstrsls	mvf4, [r8, #-684]	; 0xfffffd54
   1745c:	eorsmi	r4, r8, r1, asr r4
   17460:	beq	111c70 <fputs@plt+0x10e170>
   17464:	b	103ec80 <fputs@plt+0x103b180>
   17468:	b	13d9c98 <fputs@plt+0x13d6198>
   1746c:	b	13e4640 <fputs@plt+0x13e0b40>
   17470:	b	fe12774c <fputs@plt+0xfe123c4c>
   17474:	b	fe018748 <fputs@plt+0xfe014c48>
   17478:	stcls	0, cr1, [r8, #-980]	; 0xfffffc2c
   1747c:	ldrtpl	lr, [r3], #2692	; 0xa84
   17480:	ldrbmi	r4, [r4], #-1164	; 0xfffffb74
   17484:	bmi	ffdd1dc8 <fputs@plt+0xffdce2c8>
   17488:	bmi	1dd1eb8 <fputs@plt+0x1dce3b8>
   1748c:	sbcseq	lr, r5, r0, lsl #21
   17490:	b	fe2a85f8 <fputs@plt+0xfe2a4af8>
   17494:	stmdane	r5!, {r1, r2, r4, r7, r8, r9, fp, sp}^
   17498:	b	fe2286ac <fputs@plt+0xfe224bac>
   1749c:	vrhadd.s8	d16, d8, d14
   174a0:			; <UNDEFINED> instruction: 0xf6c44aaa
   174a4:			; <UNDEFINED> instruction: 0x9c082a74
   174a8:	b	68818 <fputs@plt+0x64d18>
   174ac:	strbmi	r0, [sl], #268	; 0x10c
   174b0:	rscscs	lr, ip, pc, asr #20
   174b4:	smlabbeq	r8, r1, sl, lr
   174b8:	adcsne	lr, ip, r0, lsl #21
   174bc:	b	13e8608 <fputs@plt+0x13e4b08>
   174c0:			; <UNDEFINED> instruction: 0x462e3a75
   174c4:	andslt	pc, ip, sp, asr #17
   174c8:	rsbsvs	lr, ip, r0, lsl #21
   174cc:	beq	fed91efc <fputs@plt+0xfed8e3fc>
   174d0:	stcls	6, cr4, [r9], {163}	; 0xa3
   174d4:	strmi	r9, [r1], #-1546	; 0xfffff9f6
   174d8:	stmdbeq	r5, {r0, r1, r6, r9, fp, sp, lr, pc}
   174dc:	bpl	fedd1f0c <fputs@plt+0xfedce40c>
   174e0:	andeq	lr, r6, r3, lsl #20
   174e4:	b	27ed04 <fputs@plt+0x27b204>
   174e8:	vstrls.16	s0, [r0, #-4]	; <UNPREDICTABLE>
   174ec:	andeq	lr, r0, r9, asr #20
   174f0:	ldmibmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   174f4:	ldmibne	r4!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   174f8:	b	13e8640 <fputs@plt+0x13e4b40>
   174fc:	strtmi	r4, [fp], #2806	; 0xaf6
   17500:	ldmibeq	r4, {r0, r3, r7, r9, fp, sp, lr, pc}^
   17504:	bmi	1dd1f34 <fputs@plt+0x1dce434>
   17508:	bcs	fe5d1f38 <fputs@plt+0xfe5ce438>
   1750c:	strmi	r4, [r8], #-1241	; 0xfffffb27
   17510:	ldrbmi	r4, [r1], #1039	; 0x40f
   17514:	b	fe3a8df0 <fputs@plt+0xfe3a52f0>
   17518:	adflse	f0, f7, #4.0
   1751c:	bne	ff754e4c <fputs@plt+0xff75134c>
   17520:	bmi	fec5503c <fputs@plt+0xfec5153c>
   17524:	strbmi	r4, [sl], #57	; 0x39
   17528:	strbmi	r9, [r2], #3082	; 0xc0a
   1752c:	stmdaeq	lr, {r0, r7, r9, fp, sp, lr, pc}
   17530:	blcs	ffe11e74 <fputs@plt+0xffe0e374>
   17534:	b	13e887c <fputs@plt+0x13e4d7c>
   17538:			; <UNDEFINED> instruction: 0xf8cd4ab6
   1753c:	b	fe2fb5c4 <fputs@plt+0xfe2f7ac4>
   17540:	b	111e424 <fputs@plt+0x111a924>
   17544:	b	fe29994c <fputs@plt+0xfe295e4c>
   17548:			; <UNDEFINED> instruction: 0x9c0a1af6
   1754c:	blvs	1e11f80 <fputs@plt+0x1e0e480>
   17550:	cmncc	r0, pc, asr #20
   17554:	beq	ff5d1f84 <fputs@plt+0xff5ce484>
   17558:	ldrbmi	r9, [r8], #3591	; 0xe07
   1755c:	stmdbeq	r3, {r0, r3, r9, fp, sp, lr, pc}
   17560:	bleq	51d78 <fputs@plt+0x4e278>
   17564:	lslseq	lr, r1, #21
   17568:	b	127e594 <fputs@plt+0x127aa94>
   1756c:	b	fe0599a0 <fputs@plt+0xfe055ea0>
   17570:	b	13ebc38 <fputs@plt+0x13e8138>
   17574:	strbmi	r4, [r9], #-3062	; 0xfffff40a
   17578:	stmdbeq	r8, {r1, r8, r9, fp, sp, lr, pc}
   1757c:	strtmi	r9, [r2], #2562	; 0xa02
   17580:	blmi	1dd1fb4 <fputs@plt+0x1dce4b4>
   17584:	blcs	fe5d1fb8 <fputs@plt+0xfe5ce4b8>
   17588:	strbmi	r4, [r1], #-1170	; 0xfffffb6e
   1758c:			; <UNDEFINED> instruction: 0xf64844da
   17590:			; <UNDEFINED> instruction: 0xf2c708da
   17594:	stcls	8, cr6, [sl], {249}	; 0xf9
   17598:	bleq	211fd0 <fputs@plt+0x20e4d0>
   1759c:	b	2e88e4 <fputs@plt+0x2e4de4>
   175a0:			; <UNDEFINED> instruction: 0xf8cd0b09
   175a4:	bl	23f63c <fputs@plt+0x23bb3c>
   175a8:	b	1019de8 <fputs@plt+0x10162e8>
   175ac:	b	fe2d95b8 <fputs@plt+0xfe2d5ab8>
   175b0:	b	21ade8 <fputs@plt+0x2172e8>
   175b4:	b	13d95cc <fputs@plt+0x13d5acc>
   175b8:			; <UNDEFINED> instruction: 0x460c22f9
   175bc:	blcc	1c91f00 <fputs@plt+0x1c8e400>
   175c0:	b	fe0bda08 <fputs@plt+0xfe0b9f08>
   175c4:	b	fe09c0b0 <fputs@plt+0xfe0985b0>
   175c8:	ldrbmi	r6, [r6], #633	; 0x279
   175cc:	bleq	fed52000 <fputs@plt+0xfed4e500>
   175d0:	strls	r4, [r6], #-1174	; 0xfffffb6a
   175d4:	blpl	fed52008 <fputs@plt+0xfed4e508>
   175d8:	andeq	lr, r4, #0, 20
   175dc:	bmi	fec91f20 <fputs@plt+0xfec8e420>
   175e0:	b	fe2be608 <fputs@plt+0xfe2bab08>
   175e4:			; <UNDEFINED> instruction: 0x9e0f1af1
   175e8:	beq	ff492018 <fputs@plt+0xff48e518>
   175ec:	andeq	lr, r2, #72, 20	; 0x48000
   175f0:	b	13e88c0 <fputs@plt+0x13e4dc0>
   175f4:	mrcls	8, 0, r4, cr1, cr4, {7}
   175f8:	b	fe228768 <fputs@plt+0xfe224c68>
   175fc:	ldrbtmi	r4, [r2], #-2932	; 0xfffff48c
   17600:	blcs	fe552034 <fputs@plt+0xfe54e534>
   17604:	bl	e88d4 <fputs@plt+0xe4dd4>
   17608:	cdpls	8, 0, cr0, cr6, cr14, {0}
   1760c:	vmlaeq.f64	d14, d11, d10
   17610:	movweq	lr, #39559	; 0x9a87
   17614:	sub	pc, ip, sp, asr #17
   17618:	bne	14d3f34 <fputs@plt+0x14d0434>
   1761c:			; <UNDEFINED> instruction: 0xf6c99c0b
   17620:	b	d9f20 <fputs@plt+0xd6420>
   17624:	ldrbtmi	r0, [r2], #776	; 0x308
   17628:	b	fe0e89b8 <fputs@plt+0xfe0e4eb8>
   1762c:	ldrbmi	r0, [r4], #3079	; 0xc07
   17630:	bmi	fed51f74 <fputs@plt+0xfed4e474>
   17634:	blcs	ffe51f78 <fputs@plt+0xffe4e478>
   17638:	bne	ffd52068 <fputs@plt+0xffd4e568>
   1763c:	blne	fee52070 <fputs@plt+0xfee4e570>
   17640:	beq	ff552070 <fputs@plt+0xff54e570>
   17644:	b	fe2fe664 <fputs@plt+0xfe2fab64>
   17648:	ldrbmi	r6, [ip], #2936	; 0xb78
   1764c:	vmlseq.f32	s28, s4, s12
   17650:	bleq	d1e68 <fputs@plt+0xce368>
   17654:	b	3be680 <fputs@plt+0x3bab80>
   17658:	cdpls	14, 0, cr0, cr10, cr0, {0}
   1765c:	vmlseq.f32	s28, s22, s28
   17660:	cmncc	r2, #323584	; 0x4f000
   17664:	blmi	ffd51fa8 <fputs@plt+0xffd4e4a8>
   17668:			; <UNDEFINED> instruction: 0x03b2ea83
   1766c:	blmi	1d520a0 <fputs@plt+0x1d4e5a0>
   17670:			; <UNDEFINED> instruction: 0x53b2ea83
   17674:	blcs	fe5520a8 <fputs@plt+0xfe54e5a8>
   17678:	strmi	r9, [sl], #3076	; 0xc04
   1767c:	strtmi	r4, [r2], #1139	; 0x473
   17680:	strbtmi	r4, [r6], #1718	; 0x6b6
   17684:	ldrbmi	r4, [sl], #1123	; 0x463
   17688:	sfmvs	f7, 3, [sp], #-304	; 0xfffffed0
   1768c:	bleq	2520b8 <fputs@plt+0x24e5b8>
   17690:	ldceq	6, cr15, [r1], #-808	; 0xfffffcd8
   17694:	b	2fdacc <fputs@plt+0x2f9fcc>
   17698:	vmlals.f64	d0, d6, d14
   1769c:	b	13e89f4 <fputs@plt+0x13e4ef4>
   176a0:			; <UNDEFINED> instruction: 0xf8cd24fe
   176a4:	ldrtmi	sl, [ip], #40	; 0x28
   176a8:	beq	111fb8 <fputs@plt+0x10e4b8>
   176ac:	streq	lr, [r9, -fp, lsl #21]
   176b0:	ldrtne	lr, [lr], #2692	; 0xa84
   176b4:	beq	1d1ee4 <fputs@plt+0x1ce3e4>
   176b8:	ldrbtvs	lr, [lr], #-2692	; 0xfffff57c
   176bc:	strbtmi	r9, [r7], #-3603	; 0xfffff1ed
   176c0:	blcc	1d12004 <fputs@plt+0x1d0e504>
   176c4:	b	13e8768 <fputs@plt+0x13e4c68>
   176c8:	b	aa994 <fputs@plt+0xa6e94>
   176cc:	strls	r0, [pc, -r3, lsl #8]
   176d0:	bleq	fed12104 <fputs@plt+0xfed0e604>
   176d4:	b	fe2ff318 <fputs@plt+0xfe2fb818>
   176d8:	b	fe32e5ac <fputs@plt+0xfe32aaac>
   176dc:	b	129eaa8 <fputs@plt+0x129afa8>
   176e0:	b	fe3186f8 <fputs@plt+0xfe314bf8>
   176e4:	b	13daa30 <fputs@plt+0x13d6f30>
   176e8:	stmdbls	fp, {r1, r2, r4, r5, r6, r7, r9, fp, lr}
   176ec:	ldrtmi	r4, [ip], #-1116	; 0xfffffba4
   176f0:	blmi	1dd2120 <fputs@plt+0x1dce620>
   176f4:	beq	2122fc <fputs@plt+0x20e7fc>
   176f8:	strmi	r9, [ip], #3845	; 0xf05
   176fc:	blcs	fe5d2130 <fputs@plt+0xfe5ce630>
   17700:	stmdbls	sp, {r2, r3, r4, r5, r7, sl, lr}
   17704:	b	fe228a7c <fputs@plt+0xfe224f7c>
   17708:	vhadd.s8	d16, d2, d14
   1770c:	vqdmlsl.s<illegal width 8>	<illegal reg q11.5>, d27, d0[2]
   17710:	b	19324 <fputs@plt+0x15824>
   17714:	strbtmi	r0, [r7], #-10
   17718:	b	13e885c <fputs@plt+0x13e4d5c>
   1771c:	b	fe02270c <fputs@plt+0xfe01ec0c>
   17720:	vmlals.f16	s0, s20, s16	; <UNPREDICTABLE>
   17724:	blne	feed2158 <fputs@plt+0xfeece658>
   17728:	b	13e8a14 <fputs@plt+0x13e4f14>
   1772c:			; <UNDEFINED> instruction: 0xf8cd47b1
   17730:	b	fe3077e8 <fputs@plt+0xfe303ce8>
   17734:	b	10f2524 <fputs@plt+0x10eea24>
   17738:	b	fe1da750 <fputs@plt+0xfe1d6c50>
   1773c:	ldrbmi	r1, [r9], #2033	; 0x7f1
   17740:			; <UNDEFINED> instruction: 0x0c02ea0c
   17744:	bleq	151f58 <fputs@plt+0x14e458>
   17748:	ldrbeq	lr, [r1, r7, lsl #21]
   1774c:	b	133db84 <fputs@plt+0x133a084>
   17750:	b	13da784 <fputs@plt+0x13d6c84>
   17754:	b	13ea734 <fputs@plt+0x13e6c34>
   17758:	strmi	r3, [pc], #-116	; 17760 <fputs@plt+0x13c60>
   1775c:	blmi	1dd2190 <fputs@plt+0x1dce690>
   17760:	strtmi	r9, [pc], #-2310	; 17768 <fputs@plt+0x13c68>
   17764:	adcseq	lr, r4, r0, lsl #21
   17768:	blcs	fe5d219c <fputs@plt+0xfe5ce69c>
   1776c:	adcspl	lr, r4, r0, lsl #21
   17770:	strbmi	r4, [r9], #-1211	; 0xfffffb45
   17774:	strls	r4, [r6, #-1120]	; 0xfffffba0
   17778:	cfstrsls	mvf4, [lr, #-288]	; 0xfffffee0
   1777c:			; <UNDEFINED> instruction: 0xf647465f
   17780:	b	fe3b5ea4 <fputs@plt+0xfe3b23a4>
   17784:			; <UNDEFINED> instruction: 0xf6cb0b0a
   17788:	pkhtbmi	r7, ip, r9, asr #18
   1778c:	bleq	91fc0 <fputs@plt+0x8e4c0>
   17790:	b	13e8a7c <fputs@plt+0x13e4f7c>
   17794:	mcrls	1, 0, r2, cr11, cr1, {7}
   17798:			; <UNDEFINED> instruction: 0x11bcea81
   1779c:	bl	27d3d4 <fputs@plt+0x2798d4>
   177a0:	b	fe2d93c8 <fputs@plt+0xfe2d58c8>
   177a4:	b	11197e4 <fputs@plt+0x1115ce4>
   177a8:	b	fe059bb0 <fputs@plt+0xfe0560b0>
   177ac:	ldrtmi	r6, [r8], #380	; 0x17c
   177b0:	blcc	1c520f4 <fputs@plt+0x1c4e5f4>
   177b4:	ldrmi	lr, [r5, pc, asr #20]!
   177b8:	b	2689e0 <fputs@plt+0x264ee0>
   177bc:	b	119bd0 <fputs@plt+0x1160d0>
   177c0:	b	fe2d7bc8 <fputs@plt+0xfe2d40c8>
   177c4:	b	fe1da68c <fputs@plt+0xfe1d6b8c>
   177c8:	b	fe2dd7a4 <fputs@plt+0xfe2d9ca4>
   177cc:	b	fe1ee694 <fputs@plt+0xfe1eab94>
   177d0:	b	125972c <fputs@plt+0x1255c2c>
   177d4:	stflss	f0, [sp, #-4]
   177d8:	ldmibmi	r6!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   177dc:	b	fe268948 <fputs@plt+0xfe264e48>
   177e0:	bl	aa5c0 <fputs@plt+0xa6ac0>
   177e4:	bls	1d9c0c <fputs@plt+0x1d610c>
   177e8:	b	fe2e88ac <fputs@plt+0xfe2e4dac>
   177ec:	ldrmi	r2, [r7], #-2966	; 0xfffff46a
   177f0:	cdpls	4, 0, cr4, cr1, cr1, {2}
   177f4:	stmdaeq	fp, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   177f8:	andeq	lr, ip, #565248	; 0x8a000
   177fc:	ldrbcc	pc, [r3, r0, asr #12]!	; <UNPREDICTABLE>
   17800:	strbvs	pc, [r0, ip, asr #5]!	; <UNPREDICTABLE>
   17804:	andeq	lr, r9, #8192	; 0x2000
   17808:	b	13e892c <fputs@plt+0x13e4e2c>
   1780c:	ldrbtmi	r2, [r7], #-3065	; 0xfffff407
   17810:	vmlaeq.f32	s28, s21, s4
   17814:	b	13e8b14 <fputs@plt+0x13e5014>
   17818:	b	fe1e96f8 <fputs@plt+0xfe1e5bf8>
   1781c:	b	fe2dd7fc <fputs@plt+0xfe2d9cfc>
   17820:	b	fe1de70c <fputs@plt+0xfe1dac0c>
   17824:	mcrls	7, 0, r0, cr14, cr6, {6}
   17828:	blvs	1e9225c <fputs@plt+0x1e8e75c>
   1782c:	eorshi	pc, r4, sp, asr #17
   17830:	rsbscc	lr, r1, #323584	; 0x4f000
   17834:	stmdaeq	r1, {r6, r9, fp, sp, lr, pc}
   17838:	cfmvdhrls	mvd12, r4
   1783c:	b	228bbc <fputs@plt+0x2250bc>
   17840:	b	19858 <fputs@plt+0x15d58>
   17844:	b	fe09a450 <fputs@plt+0xfe096950>
   17848:	b	1218314 <fputs@plt+0x1214814>
   1784c:	b	fe099880 <fputs@plt+0xfe095d80>
   17850:	b	13ec31c <fputs@plt+0x13e881c>
   17854:	strbmi	r4, [r2], #-3062	; 0xfffff40a
   17858:	stmdaeq	lr, {r0, r1, r8, r9, fp, sp, lr, pc}
   1785c:	b	fe2fe484 <fputs@plt+0xfe2fa984>
   17860:	ldrbtmi	r4, [r2], #-2934	; 0xfffff48a
   17864:	blcs	fe5d2298 <fputs@plt+0xfe5ce798>
   17868:	cfmvdlrls	mvd0, r4
   1786c:	vmlaeq.f64	d14, d11, d7
   17870:	movtne	pc, #29257	; 0x7249	; <UNPREDICTABLE>
   17874:	streq	lr, [r9, -ip, lsl #21]
   17878:			; <UNDEFINED> instruction: 0x53a7f2cd
   1787c:	streq	lr, [r8, -r7, lsl #20]
   17880:	b	13e8a54 <fputs@plt+0x13e4f54>
   17884:	ldrmi	r2, [sl], #3064	; 0xbf8
   17888:	streq	lr, [ip, -r7, lsl #21]
   1788c:	blne	fee522c0 <fputs@plt+0xfee4e7c0>
   17890:	movweq	lr, #10817	; 0x2a41
   17894:			; <UNDEFINED> instruction: 0xf8cd4457
   17898:	b	fe30f980 <fputs@plt+0xfe30be80>
   1789c:	b	13f2684 <fputs@plt+0x13eeb84>
   178a0:	ldrtmi	r4, [fp], #3766	; 0xeb6
   178a4:	b	678b8 <fputs@plt+0x63db8>
   178a8:	b	fe3994b8 <fputs@plt+0xfe3959b8>
   178ac:	teqmi	fp, #3936	; 0xf60
   178b0:	vfnmseq.f32	s29, s13, s28
   178b4:	b	13ff0c0 <fputs@plt+0x13fb5c0>
   178b8:	svcls	0x000d3a72
   178bc:	beq	fecd22ec <fputs@plt+0xfecce7ec>
   178c0:	b	fe2a8ba0 <fputs@plt+0xfe2a50a0>
   178c4:	ldrmi	r5, [sl], #2738	; 0xab2
   178c8:	b	13fecd8 <fputs@plt+0x13fb1d8>
   178cc:	ldrbmi	r4, [ip], #-1783	; 0xfffff909
   178d0:	ldrbtmi	lr, [r7], -r6, lsl #21
   178d4:	b	fe1a8c28 <fputs@plt+0xfe1a5128>
   178d8:	svcls	0x00092397
   178dc:	ldrbcc	pc, [r1], -r6, asr #4	; <UNPREDICTABLE>
   178e0:	strbvs	pc, [sl], r0, asr #5	; <UNPREDICTABLE>
   178e4:	b	13e8be4 <fputs@plt+0x13e50e4>
   178e8:	ldrmi	r2, [lr], #2036	; 0x7f4
   178ec:	movweq	lr, #35465	; 0x8a89
   178f0:	eormi	r4, r3, r6, ror r4
   178f4:	b	13e8bcc <fputs@plt+0x13e50cc>
   178f8:	b	fe1a93d4 <fputs@plt+0xfe1a58d4>
   178fc:	b	fe0dd4d8 <fputs@plt+0xfe0d99d8>
   17900:	b	fe1d852c <fputs@plt+0xfe1d4a2c>
   17904:	b	fe19d7dc <fputs@plt+0xfe199cdc>
   17908:	stcls	6, cr0, [r0, #-852]	; 0xfffffcac
   1790c:	beq	352520 <fputs@plt+0x34ea20>
   17910:	eors	pc, ip, sp, asr #17
   17914:	ldrbvs	lr, [r4, -r7, lsl #21]!
   17918:	vmlseq.f32	s28, s22, s4
   1791c:			; <UNDEFINED> instruction: 0x3c7bea4f
   17920:	movweq	lr, #31498	; 0x7b0a
   17924:	vmlaeq.f32	s28, s2, s28
   17928:	b	bc534 <fputs@plt+0xb8a34>
   1792c:	b	fe319560 <fputs@plt+0xfe315a60>
   17930:	strtmi	r0, [lr], #-3259	; 0xfffff345
   17934:	b	13bed74 <fputs@plt+0x13bb274>
   17938:	blls	5b15c <fputs@plt+0x5765c>
   1793c:	vldmiapl	fp!, {s28-s167}
   17940:			; <UNDEFINED> instruction: 0xf64244f4
   17944:	ldrmi	r1, [ip], #3687	; 0xe67
   17948:	b	13e89b0 <fputs@plt+0x13e4eb0>
   1794c:	blls	4e9928 <fputs@plt+0x4e5e28>
   17950:	ldrbmi	lr, [r5, -r7, lsl #21]!
   17954:	cdpmi	2, 2, cr15, cr9, cr1, {6}
   17958:	b	fe1e89d8 <fputs@plt+0xfe1e4ed8>
   1795c:	ldmibne	r5!, {r0, r2, r4, r7, r8, r9, sl, sp}^
   17960:	ldrls	r9, [r0, #-1]
   17964:	movweq	lr, #19080	; 0x4a88
   17968:	b	13e8c28 <fputs@plt+0x13e5128>
   1796c:	ldcls	7, cr2, [r1, #-960]	; 0xfffffc40
   17970:	b	fe1e7984 <fputs@plt+0xfe1e3e84>
   17974:	stmdals	r1, {r4, r5, r7, r8, r9, sl, ip}
   17978:	movweq	lr, #35459	; 0x8a83
   1797c:	ldrmi	r4, [r9], #1265	; 0x4f1
   17980:			; <UNDEFINED> instruction: 0x43b5ea4f
   17984:	mvnsne	lr, #536576	; 0x83000
   17988:	ldrbvs	lr, [r0, -r7, lsl #21]!
   1798c:	b	fe0fd9d0 <fputs@plt+0xfe0f9ed0>
   17990:	stcls	3, cr0, [r2, #-852]	; 0xfffffcac
   17994:	streq	lr, [ip], -fp, asr #20
   17998:	vsubcc.f32	s29, s24, s30
   1799c:	andsmi	r4, r6, pc, asr #8
   179a0:	stmdbeq	ip, {r0, r1, r3, r9, fp, sp, lr, pc}
   179a4:			; <UNDEFINED> instruction: 0x0ebcea8e
   179a8:	b	13e8a5c <fputs@plt+0x13e4f5c>
   179ac:	b	11a9174 <fputs@plt+0x11a5674>
   179b0:	b	fe1591dc <fputs@plt+0xfe1556dc>
   179b4:	b	fe3a8f7c <fputs@plt+0xfe3a547c>
   179b8:	ldrtmi	r5, [r6], #3772	; 0xebc
   179bc:	ldrcs	lr, [r0], r5, lsl #21
   179c0:	ldrtmi	r9, [r9], #-3338	; 0xfffff2f6
   179c4:	ldrbtmi	r9, [r7], #-2052	; 0xfffff7fc
   179c8:	b	1328a7c <fputs@plt+0x1324f7c>
   179cc:	ldrtmi	r0, [r3], #-2311	; 0xfffff6f9
   179d0:	b	13ff1dc <fputs@plt+0x13fb6dc>
   179d4:	b	2673b8 <fputs@plt+0x2638b8>
   179d8:	ldrmi	r0, [sp], -fp, lsl #18
   179dc:			; <UNDEFINED> instruction: 0xf6404066
   179e0:	vsubw.s8	q9, q9, d5
   179e4:	strtmi	r7, [fp], #-951	; 0xfffffc49
   179e8:	rsbmi	r4, r6, lr
   179ec:	ldrtmi	r4, [r3], #-1091	; 0xfffffbbd
   179f0:	ldrtmi	lr, [r0], pc, asr #20
   179f4:	ldrbtne	lr, [r0], r6, lsl #21
   179f8:	b	fe1bce08 <fputs@plt+0xfe1b9308>
   179fc:	ldmdals	r1, {r4, r6, r7, r9, sl}
   17a00:	ldrbcs	lr, [r1, #2639]!	; 0xa4f
   17a04:			; <UNDEFINED> instruction: 0x0eb7ea8e
   17a08:	ldmdals	r0, {r1, r2, sl, lr}
   17a0c:	ldmne	r1!, {r0, r2, r7, r9, fp, sp, lr, pc}
   17a10:	streq	lr, [r7, #-2572]	; 0xfffff5f4
   17a14:	ldmdavs	r1!, {r3, r7, r9, fp, sp, lr, pc}^
   17a18:			; <UNDEFINED> instruction: 0x5eb7ea8e
   17a1c:	stmdbeq	r5, {r0, r3, r6, r9, fp, sp, lr, pc}
   17a20:	strbmi	r9, [r3], #-3339	; 0xfffff2f5
   17a24:	bmi	ffc52368 <fputs@plt+0xffc4e868>
   17a28:	stmdaeq	lr, {r0, r3, r8, r9, fp, sp, lr, pc}
   17a2c:	strtmi	r4, [lr], #-1050	; 0xfffffbe6
   17a30:	cfstrsls	mvf4, [r1, #-268]	; 0xfffffef4
   17a34:	bmi	1c52464 <fputs@plt+0x1c4e964>
   17a38:	b	fe2bc640 <fputs@plt+0xfe2b8b40>
   17a3c:	stmdals	r0, {r4, r7, r9, fp, sp}
   17a40:	vmlaeq.f64	d14, d10, d6
   17a44:	movweq	lr, #6789	; 0x1a85
   17a48:	ldmdane	r8!, {r1, r6, r9, ip, sp, lr, pc}
   17a4c:			; <UNDEFINED> instruction: 0xf6c29d01
   17a50:	ldrbtmi	r6, [r0], #2075	; 0x81b
   17a54:	strbmi	r4, [r4], #-19	; 0xffffffed
   17a58:	b	13e7c0c <fputs@plt+0x13e410c>
   17a5c:			; <UNDEFINED> instruction: 0x46053870
   17a60:	ldmeq	r5!, {r3, r7, r9, fp, sp, lr, pc}
   17a64:	stmdbeq	r5, {r0, r1, r2, r9, fp, sp, lr, pc}
   17a68:	streq	lr, [r0], -r7, asr #20
   17a6c:	sub	pc, r4, sp, asr #17
   17a70:	b	13fda8c <fputs@plt+0x13f9f8c>
   17a74:	b	fe223644 <fputs@plt+0xfe21fb44>
   17a78:	stcls	8, cr5, [r2, #-724]	; 0xfffffd2c
   17a7c:			; <UNDEFINED> instruction: 0x1eb2ea8e
   17a80:	beq	112698 <fputs@plt+0x10eb98>
   17a84:	vaddvs.f32	s29, s5, s28
   17a88:	movsmi	lr, #323584	; 0x4f000
   17a8c:	b	13e8dec <fputs@plt+0x13e52ec>
   17a90:			; <UNDEFINED> instruction: 0x9c044af5
   17a94:	mvnsne	lr, #536576	; 0x83000
   17a98:	bmi	1d924c8 <fputs@plt+0x1d8e9c8>
   17a9c:	streq	lr, [ip], -r6, lsl #20
   17aa0:	bcs	fe5924d0 <fputs@plt+0xfe58e9d0>
   17aa4:	bicseq	lr, r0, #536576	; 0x83000
   17aa8:	b	11beee0 <fputs@plt+0x11bb3e0>
   17aac:	strtmi	r0, [r3], #-1545	; 0xfffff9f7
   17ab0:	strtmi	r4, [fp], #-1200	; 0xfffffb50
   17ab4:	strbmi	r4, [r6], #1267	; 0x4f3
   17ab8:	stmdaeq	sl, {r0, r1, r8, r9, fp, sp, lr, pc}
   17abc:	mvnspl	pc, #73400320	; 0x4600000
   17ac0:	andshi	pc, r0, sp, asr #17
   17ac4:	msrpl	CPSR_fs, #196, 12	; 0xc400000
   17ac8:	b	fe07f2d4 <fputs@plt+0xfe07b7d4>
   17acc:	cfstrsls	mvf0, [r6, #-8]
   17ad0:	b	128be4 <fputs@plt+0x1250e4>
   17ad4:	ldrmi	r0, [lr], #-1035	; 0xfffffbf5
   17ad8:	blls	27c10 <fputs@plt+0x24110>
   17adc:	ldmcs	fp!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17ae0:	strtmi	r4, [r0], #-1584	; 0xfffff9d0
   17ae4:	ldrtmi	lr, [r5], #2639	; 0xa4f
   17ae8:	streq	lr, [lr], -r3, asr #20
   17aec:	ldrbtne	lr, [r5], #2692	; 0xa84
   17af0:	b	fe127bf0 <fputs@plt+0xfe1240f0>
   17af4:	cfstrsls	mvf0, [r0, #-852]	; 0xfffffcac
   17af8:	cmncc	lr, #323584	; 0x4f000
   17afc:	ldmne	fp!, {r3, r7, r9, fp, sp, lr, pc}
   17b00:	stmdbeq	lr, {r0, r2, r9, fp, sp, lr, pc}
   17b04:			; <UNDEFINED> instruction: 0x03beea83
   17b08:	stmdbeq	r9, {r1, r2, r6, r9, fp, sp, lr, pc}
   17b0c:	b	fe0ff328 <fputs@plt+0xfe0fb828>
   17b10:	b	fe22ca10 <fputs@plt+0xfe228f10>
   17b14:	ldrtmi	r6, [r4], #-2171	; 0xfffff785
   17b18:	ldrmi	r9, [r9], #3601	; 0xe11
   17b1c:	strbmi	r9, [r0], #-2829	; 0xfffff4f3
   17b20:	b	13fef40 <fputs@plt+0x13fb440>
   17b24:	ldrmi	r4, [ip], #-2806	; 0xfffff50a
   17b28:	bmi	1dd2558 <fputs@plt+0x1dcea58>
   17b2c:	b	fe2a8d38 <fputs@plt+0xfe2a5238>
   17b30:	strmi	r2, [r4], #2710	; 0xa96
   17b34:	stmdaeq	sl, {r2, r8, r9, fp, sp, lr, pc}
   17b38:	andeq	lr, fp, r2, lsl #21
   17b3c:	ldrpl	pc, [r3], -r0, asr #12
   17b40:	ldrtcc	pc, [r8], -r5, asr #5	; <UNPREDICTABLE>
   17b44:	b	28c64 <fputs@plt+0x25164>
   17b48:	subsmi	r0, r0, ip
   17b4c:	strmi	r4, [r1], #-1073	; 0xfffffbcf
   17b50:	stcls	8, cr9, [r0], {7}
   17b54:	beq	292494 <fputs@plt+0x28e994>
   17b58:	mvnscs	lr, #323584	; 0x4f000
   17b5c:	ldrbtcc	lr, [r9], -pc, asr #20
   17b60:	beq	152390 <fputs@plt+0x14e890>
   17b64:	ldrtmi	lr, [r0], #2639	; 0xa4f
   17b68:			; <UNDEFINED> instruction: 0x13bcea83
   17b6c:	ldrbtne	lr, [r0], #2692	; 0xa84
   17b70:	cmnvs	ip, #536576	; 0x83000
   17b74:	ldrbeq	lr, [r0], #2692	; 0xa84
   17b78:	b	fe1a8bac <fputs@plt+0xfe1a50ac>
   17b7c:	b	399668 <fputs@plt+0x395b68>
   17b80:	strtmi	r0, [ip], #-265	; 0xfffffef7
   17b84:	b	12bef9c <fputs@plt+0x12bb49c>
   17b88:	b	fe197f94 <fputs@plt+0xfe194494>
   17b8c:	ldrmi	r5, [pc], #-1721	; 17b94 <fputs@plt+0x14094>
   17b90:			; <UNDEFINED> instruction: 0xf8cd440e
   17b94:	ldmne	r1!, {r2, r4, pc}^
   17b98:	rscsmi	lr, r5, pc, asr #20
   17b9c:	b	fe03e7dc <fputs@plt+0xfe03acdc>
   17ba0:	b	fe027d7c <fputs@plt+0xfe02427c>
   17ba4:	stcls	0, cr2, [r7, #-596]	; 0xfffffdac
   17ba8:	vqshl.s8	d20, d12, d7
   17bac:	strmi	r3, [r4], #-852	; 0xfffffcac
   17bb0:	movwpl	pc, #41670	; 0xa2c6	; <UNPREDICTABLE>
   17bb4:	b	fe2fcc0c <fputs@plt+0xfe2f910c>
   17bb8:	strtmi	r0, [r3], #-12
   17bbc:	eorsmi	r9, r8, r8, lsl #24
   17bc0:	b	fe028c30 <fputs@plt+0xfe025130>
   17bc4:	b	1257bf8 <fputs@plt+0x12540f8>
   17bc8:	strmi	r0, [r2], #-1537	; 0xfffff9ff
   17bcc:	adcsmi	lr, r4, pc, asr #20
   17bd0:	rscsne	lr, r4, r0, lsl #21
   17bd4:	ldmcs	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17bd8:	sbcseq	lr, r4, r0, lsl #21
   17bdc:	cmncc	r1, #323584	; 0x4f000
   17be0:	cfstrsls	mvf4, [r5, #-160]	; 0xffffff60
   17be4:	streq	lr, [lr], -r6, lsl #20
   17be8:	streq	lr, [r1], #-2569	; 0xfffff5f7
   17bec:	ldmne	r7!, {r3, r7, r9, fp, sp, lr, pc}
   17bf0:			; <UNDEFINED> instruction: 0x03b1ea83
   17bf4:	bmi	ffd92538 <fputs@plt+0xffd8ea38>
   17bf8:	ldmdavs	r7!, {r3, r7, r9, fp, sp, lr, pc}^
   17bfc:			; <UNDEFINED> instruction: 0x53b1ea83
   17c00:	b	fe2a88d8 <fputs@plt+0xfe2a4dd8>
   17c04:			; <UNDEFINED> instruction: 0x462e4a75
   17c08:	strbmi	r9, [r2], #-3328	; 0xfffff300
   17c0c:	b	fe2a8c84 <fputs@plt+0xfe2a5184>
   17c10:	ldrmi	r2, [r4], #-2710	; 0xfffff56a
   17c14:	bls	3e8c70 <fputs@plt+0x3e5170>
   17c18:	ldrtcs	pc, [fp], r0, asr #12	; <UNPREDICTABLE>
   17c1c:	strbtvs	pc, [sl], -r7, asr #5	; <UNPREDICTABLE>
   17c20:	ldrmi	r9, [r0], #-1280	; 0xfffffb00
   17c24:	andeq	lr, r7, #140, 20	; 0x8c000
   17c28:	stmdaeq	sl, {r8, r9, fp, sp, lr, pc}
   17c2c:	strbmi	r4, [r6], #-42	; 0xffffffd6
   17c30:	andeq	lr, ip, #532480	; 0x82000
   17c34:	b	13e8f08 <fputs@plt+0x13e5408>
   17c38:	mcrls	3, 0, r2, cr9, cr5, {7}
   17c3c:	b	13e8e90 <fputs@plt+0x13e5390>
   17c40:	strls	r3, [r1], #-628	; 0xfffffd8c
   17c44:	andeq	lr, r4, r1, asr #20
   17c48:			; <UNDEFINED> instruction: 0x13b5ea83
   17c4c:	adcseq	lr, r4, #532480	; 0x82000
   17c50:	stcls	6, cr4, [r0], {37}	; 0x25
   17c54:	bmi	fedd2598 <fputs@plt+0xfedcea98>
   17c58:	bne	ffdd2688 <fputs@plt+0xffdceb88>
   17c5c:	andeq	lr, r9, r0, lsl #20
   17c60:	beq	ff5d2690 <fputs@plt+0xff5ceb90>
   17c64:	streq	lr, [r5], -r1, lsl #20
   17c68:	cmnvs	r4, #536576	; 0x83000
   17c6c:	teqmi	r0, #8, 24	; 0x800
   17c70:	adcspl	lr, r5, #532480	; 0x82000
   17c74:	cfldrsls	mvf4, [r4], {162}	; 0xa2
   17c78:	strmi	r4, [r2], #-1115	; 0xfffffba5
   17c7c:			; <UNDEFINED> instruction: 0xf8cd449e
   17c80:	ldrmi	r8, [r3], #-24	; 0xffffffe8
   17c84:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17c88:	b	fe23e4d0 <fputs@plt+0xfe23a9d0>
   17c8c:	stmdals	r0, {r2, r4, r5, r6, fp, lr}
   17c90:	ldmcs	r4, {r3, r7, r9, fp, sp, lr, pc}
   17c94:			; <UNDEFINED> instruction: 0xf64c4492
   17c98:	ldrbmi	r1, [r0], #558	; 0x22e
   17c9c:	sbcne	pc, r2, #200, 4	; 0x8000000c
   17ca0:	beq	526c4 <fputs@plt+0x4ebc4>
   17ca4:	strbmi	r9, [r2], #-2067	; 0xfffff7ed
   17ca8:	beq	3d24d8 <fputs@plt+0x3ce9d8>
   17cac:	beq	2126dc <fputs@plt+0x20ebdc>
   17cb0:	ldrbmi	r4, [r4], #1172	; 0x494
   17cb4:	bmi	fec525f8 <fputs@plt+0xfec4eaf8>
   17cb8:	bne	ffc526e8 <fputs@plt+0xffc4ebe8>
   17cbc:	streq	lr, [r3], -r5, asr #20
   17cc0:	beq	ff4526f0 <fputs@plt+0xff44ebf0>
   17cc4:	stmdals	r1, {r0, r2, r9, sl, lr}
   17cc8:	rsbscc	lr, r3, #323584	; 0x4f000
   17ccc:	andmi	r9, lr, r9, lsl #24
   17cd0:	adcseq	lr, r3, #532480	; 0x82000
   17cd4:	teqmi	r0, #24
   17cd8:	subshi	pc, r4, sp, asr #17
   17cdc:	adcspl	lr, r3, #532480	; 0x82000
   17ce0:	ldmcs	lr!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17ce4:	cfstrsls	mvf4, [r6], {162}	; 0xa2
   17ce8:	b	fe228cf8 <fputs@plt+0xfe2251f8>
   17cec:	stmdals	r2, {r1, r2, r3, r4, r5, r7, fp, ip}
   17cf0:	ldmdavs	lr!, {r3, r7, r9, fp, sp, lr, pc}^
   17cf4:	b	13e900c <fputs@plt+0x13e550c>
   17cf8:	strmi	r4, [r2], #2292	; 0x8f4
   17cfc:	b	fe23dd04 <fputs@plt+0xfe23a204>
   17d00:	strbtmi	r4, [r1], #2164	; 0x874
   17d04:	ldmcs	r4, {r3, r7, r9, fp, sp, lr, pc}
   17d08:	andeq	lr, lr, r0, lsl #21
   17d0c:	ldrbmi	r9, [r0], #3072	; 0xc00
   17d10:	andeq	lr, r9, r0, lsl #20
   17d14:	strmi	pc, [r5], r2, asr #12
   17d18:	ldrbtcs	pc, [r2], -r9, asr #5	; <UNPREDICTABLE>
   17d1c:	strbmi	r4, [r6], #-1172	; 0xfffffb6c
   17d20:	stcls	0, cr4, [r1], {96}	; 0x60
   17d24:	b	10e8e08 <fputs@plt+0x10e5308>
   17d28:	b	13d9560 <fputs@plt+0x13d5a60>
   17d2c:	b	1a0918 <fputs@plt+0x19ce18>
   17d30:			; <UNDEFINED> instruction: 0x9c0a0b04
   17d34:	adcsne	lr, r9, #532480	; 0x82000
   17d38:	b	fe0a8d5c <fputs@plt+0xfe0a525c>
   17d3c:	b	13f0728 <fputs@plt+0x13ecc28>
   17d40:	b	13e3f38 <fputs@plt+0x13e0438>
   17d44:	ldrtmi	r4, [sl], #-2740	; 0xfffff54c
   17d48:	bne	ffd52778 <fputs@plt+0xffd4ec78>
   17d4c:	streq	lr, [ip, -r3, lsl #20]
   17d50:	adcseq	lr, ip, r0, lsl #21
   17d54:	beq	ff552784 <fputs@plt+0xff54ec84>
   17d58:	b	11fedb4 <fputs@plt+0x11fb2b4>
   17d5c:	b	fe019990 <fputs@plt+0xfe015e90>
   17d60:			; <UNDEFINED> instruction: 0xf8cd50bc
   17d64:	ldrtmi	r8, [r8], #-28	; 0xffffffe4
   17d68:	stmne	r7, {r1, r3, r5, r7, sl, lr}
   17d6c:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17d70:	b	fe23ddbc <fputs@plt+0xfe23a2bc>
   17d74:	b	fe229f4c <fputs@plt+0xfe22644c>
   17d78:	stmne	sp, {r2, r4, r7, fp, sp}
   17d7c:	bls	28f8c <fputs@plt+0x2548c>
   17d80:	cfstrsls	mvf4, [fp], {208}	; 0xd0
   17d84:	beq	2927c4 <fputs@plt+0x28ecc4>
   17d88:	strbmi	r4, [r0], -r9, lsr #12
   17d8c:	stmiaeq	r1!, {r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}
   17d90:	ldmcs	pc!, {r1, r3, r6, r7, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
   17d94:	strmi	r9, [r0], #8
   17d98:	andeq	lr, r7, ip, asr #20
   17d9c:	andsmi	r4, r8, r2, asr #8
   17da0:	stmdaeq	r7, {r2, r3, r9, fp, sp, lr, pc}
   17da4:	beq	1925d4 <fputs@plt+0x18ead4>
   17da8:	ldrbtcs	lr, [r5], pc, asr #20
   17dac:	stmdaeq	r8, {r6, r9, fp, sp, lr, pc}
   17db0:	b	fe2bddd4 <fputs@plt+0xfe2ba2d4>
   17db4:	b	fe19a5f4 <fputs@plt+0xfe196af4>
   17db8:	bl	9d884 <fputs@plt+0x99d84>
   17dbc:	b	fe19a9ec <fputs@plt+0xfe196eec>
   17dc0:	b	13f178c <fputs@plt+0x13edc8c>
   17dc4:	bl	2ea89c <fputs@plt+0x2e6d9c>
   17dc8:	b	fe2991e8 <fputs@plt+0xfe2956e8>
   17dcc:	b	13de9a4 <fputs@plt+0x13daea4>
   17dd0:	b	fe2a9998 <fputs@plt+0xfe2a5e98>
   17dd4:	b	fe19a92c <fputs@plt+0xfe196e2c>
   17dd8:	stcls	6, cr4, [sl], {112}	; 0x70
   17ddc:	ldrcs	lr, [r0], r6, lsl #21
   17de0:	b	13fddf8 <fputs@plt+0x13fa2f8>
   17de4:	strtmi	r3, [r2], #631	; 0x277
   17de8:	adcseq	lr, r7, #532480	; 0x82000
   17dec:	smlabbls	r0, r2, r4, r4
   17df0:	b	fe0a90c0 <fputs@plt+0xfe0a55c0>
   17df4:	mcrls	2, 0, r5, cr12, cr7, {5}
   17df8:	ldrmi	r9, [r0], #3073	; 0xc01
   17dfc:	strtmi	r9, [ip], #-2560	; 0xfffff600
   17e00:	blmi	fedd2744 <fputs@plt+0xfedcec44>
   17e04:	b	fe268f20 <fputs@plt+0xfe265420>
   17e08:	vhadd.s8	d16, d6, d2
   17e0c:			; <UNDEFINED> instruction: 0xf6ca684b
   17e10:			; <UNDEFINED> instruction: 0xf8cd081a
   17e14:	ldrbmi	sl, [r0], #36	; 0x24
   17e18:	b	11e7ea0 <fputs@plt+0x11e43a0>
   17e1c:	b	fe2da638 <fputs@plt+0xfe2d6b38>
   17e20:	b	fe01ee00 <fputs@plt+0xfe01b300>
   17e24:	b	13d7e50 <fputs@plt+0x13d4350>
   17e28:	strbmi	r2, [r6], #756	; 0x2f4
   17e2c:	beq	35265c <fputs@plt+0x34eb5c>
   17e30:	cmncc	r5, pc, asr #20
   17e34:	bleq	ff5d2868 <fputs@plt+0xff5ced68>
   17e38:	streq	lr, [r5], -r7, lsl #20
   17e3c:	b	12a905c <fputs@plt+0x12a555c>
   17e40:	stmdals	fp, {r1, r2, r9, fp}
   17e44:	adcsne	lr, r4, #532480	; 0x82000
   17e48:	b	fe07f670 <fputs@plt+0xfe07bb70>
   17e4c:	b	fe058528 <fputs@plt+0xfe054a28>
   17e50:	b	fe0ac52c <fputs@plt+0xfe0a8a2c>
   17e54:	ldrbtmi	r6, [r2], #-628	; 0xfffffd8c
   17e58:	bl	6906c <fputs@plt+0x6556c>
   17e5c:	ldrmi	r0, [r3], #-10
   17e60:	vmlaeq.f64	d14, d2, d0
   17e64:	ldmmi	r6!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17e68:	b	fe23e684 <fputs@plt+0xfe23ab84>
   17e6c:	b	fe22a04c <fputs@plt+0xfe22654c>
   17e70:	stmdbls	r0, {r1, r2, r4, r7, fp, sp}
   17e74:	b	13e90c8 <fputs@plt+0x13e55c8>
   17e78:	ldrbmi	r2, [r8], #243	; 0xf3
   17e7c:	streq	lr, [r4], -r1, lsl #21
   17e80:	b	fe027f00 <fputs@plt+0xfe024400>
   17e84:			; <UNDEFINED> instruction: 0x464210b3
   17e88:	ldmdacc	r0!, {r3, r6, r9, sl, ip, sp, lr, pc}^
   17e8c:	stmdacs	fp, {r2, r3, r6, r7, r9, ip, sp, lr, pc}^
   17e90:	ldrmi	r4, [r0], #78	; 0x4e
   17e94:	strbmi	r9, [r1], #522	; 0x20a
   17e98:	rsbscc	lr, lr, #323584	; 0x4f000
   17e9c:	mcrls	4, 0, r4, cr13, cr1, {5}
   17ea0:			; <UNDEFINED> instruction: 0x01beea82
   17ea4:	rsbsvs	lr, r3, r0, lsl #21
   17ea8:	adcspl	lr, lr, #528384	; 0x81000
   17eac:	b	13fe2d8 <fputs@plt+0x13fa7d8>
   17eb0:	strmi	r4, [r1], #2998	; 0xbb6
   17eb4:	blne	ffdd28e8 <fputs@plt+0xffdcede8>
   17eb8:	b	117def0 <fputs@plt+0x117a3f0>
   17ebc:	b	fe2da6fc <fputs@plt+0xfe2d6bfc>
   17ec0:	b	29ae20 <fputs@plt+0x297320>
   17ec4:	b	15a6e8 <fputs@plt+0x156be8>
   17ec8:	strmi	r0, [r3], #2062	; 0x80e
   17ecc:	ldrbtmi	lr, [r1], pc, asr #20
   17ed0:	b	12bdf28 <fputs@plt+0x12ba428>
   17ed4:	b	fe199efc <fputs@plt+0xfe1963fc>
   17ed8:	ldrmi	r4, [r0], #1649	; 0x671
   17edc:	ldrcs	lr, [r1], r6, lsl #21
   17ee0:	strbmi	r4, [ip], #1155	; 0x483
   17ee4:	strbmi	r9, [r1], #2304	; 0x900
   17ee8:	adcne	pc, r3, #1342177284	; 0x50000004
   17eec:	stmdaeq	r6, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   17ef0:	rsbvc	pc, ip, #204, 4	; 0xc000000c
   17ef4:	b	fe129004 <fputs@plt+0xfe125504>
   17ef8:	ldrmi	r0, [r1], #-2819	; 0xfffff4fd
   17efc:	b	2fe73c <fputs@plt+0x2fac3c>
   17f00:	b	13dab38 <fputs@plt+0x13d7038>
   17f04:	b	fe2e2afc <fputs@plt+0xfe2deffc>
   17f08:	b	fe29ab20 <fputs@plt+0xfe297020>
   17f0c:	ldrbmi	r1, [r9], #-2748	; 0xfffff544
   17f10:	blmi	fecd2854 <fputs@plt+0xfecced54>
   17f14:	andeq	lr, r9, lr, asr #20
   17f18:	bvs	1f52948 <fputs@plt+0x1f4ee48>
   17f1c:	subhi	pc, ip, sp, asr #17
   17f20:	blne	ffcd2954 <fputs@plt+0xffccee54>
   17f24:	ldmdacc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17f28:	ldrbmi	r9, [r1], #-3597	; 0xfffff1f3
   17f2c:	b	3a7fd4 <fputs@plt+0x3a44d4>
   17f30:	b	fe21a75c <fputs@plt+0xfe216c5c>
   17f34:	b	fe2da220 <fputs@plt+0xfe2d6720>
   17f38:	bls	29ae88 <fputs@plt+0x297388>
   17f3c:	ldmpl	r9!, {r3, r7, r9, fp, sp, lr, pc}
   17f40:	beq	2d2848 <fputs@plt+0x2ced48>
   17f44:	strmi	r4, [pc], #-1218	; 17f4c <fputs@plt+0x1444c>
   17f48:	ldrtmi	r4, [r3], #1162	; 0x48a
   17f4c:	b	13fe36c <fputs@plt+0x13fa86c>
   17f50:			; <UNDEFINED> instruction: 0x970146f2
   17f54:	ldrbtmi	lr, [r2], -r6, lsl #21
   17f58:	b	fe1bfb64 <fputs@plt+0xfe1bc064>
   17f5c:	strmi	r2, [fp], #1682	; 0x692
   17f60:	andeq	lr, ip, r3, lsl #21
   17f64:	stmdaeq	r6, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   17f68:	andseq	pc, r9, #81788928	; 0x4e00000
   17f6c:	addsne	pc, r2, #-805306356	; 0xd000000c
   17f70:	strbmi	r4, [r2], #-56	; 0xffffffc8
   17f74:	b	13e80dc <fputs@plt+0x13e45dc>
   17f78:	ldrmi	r2, [r4], #-503	; 0xfffffe09
   17f7c:	b	fe068f94 <fputs@plt+0xfe065494>
   17f80:	stmdals	pc, {r0, r1, r2, r4, r5, r7, r8, ip}	; <UNPREDICTABLE>
   17f84:	streq	lr, [sl], -r9, asr #20
   17f88:	b	13ffb94 <fputs@plt+0x13fc094>
   17f8c:			; <UNDEFINED> instruction: 0xf8cd327a
   17f90:	b	1b8048 <fputs@plt+0x1b4548>
   17f94:	b	13d97d4 <fputs@plt+0x13d5cd4>
   17f98:	b	fe0aae60 <fputs@plt+0xfe0a7360>
   17f9c:	b	fe058a8c <fputs@plt+0xfe054f8c>
   17fa0:	b	fe2f0584 <fputs@plt+0xfe2eca84>
   17fa4:	strtmi	r1, [r1], #-3056	; 0xfffff410
   17fa8:	b	fe2fefe8 <fputs@plt+0xfe2fb4e8>
   17fac:	b	25aef4 <fputs@plt+0x2573f4>
   17fb0:	strtmi	r0, [r3], #10
   17fb4:	b	fe0bf008 <fputs@plt+0xfe0bb508>
   17fb8:	movwmi	r5, #25274	; 0x62ba
   17fbc:	ldmibne	r0, {r0, r2, r3, sl, lr}
   17fc0:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17fc4:	b	fe23f80c <fputs@plt+0xfe23bd0c>
   17fc8:	vtst.8	q10, q0, q10
   17fcc:	b	fe230864 <fputs@plt+0xfe22cd64>
   17fd0:	ldcls	8, cr2, [r5], {148}	; 0x94
   17fd4:	addsvs	pc, r9, #-805306356	; 0xd000000c
   17fd8:	strtmi	r4, [r3], #1032	; 0x408
   17fdc:	ldrbmi	r9, [r8], #3073	; 0xc01
   17fe0:	mvnscs	lr, pc, asr #20
   17fe4:	streq	lr, [r4], #-2700	; 0xfffff574
   17fe8:	eormi	r4, ip, r2, asr #8
   17fec:	b	fe129040 <fputs@plt+0xfe125540>
   17ff0:	svcls	0x000f040c
   17ff4:	b	13e906c <fputs@plt+0x13e556c>
   17ff8:	b	fe068ed8 <fputs@plt+0xfe0653d8>
   17ffc:	b	fe0dc6d8 <fputs@plt+0xfe0d8bd8>
   18000:			; <UNDEFINED> instruction: 0xf8cd13f6
   18004:	b	fe0780cc <fputs@plt+0xfe0745cc>
   18008:	b	12b05e4 <fputs@plt+0x12acae4>
   1800c:	b	13da014 <fputs@plt+0x13d6514>
   18010:	b	fe0e49d8 <fputs@plt+0xfe0e0ed8>
   18014:	strmi	r0, [ip], #-982	; 0xfffffc2a
   18018:	stmdaeq	r9, {r3, r9, fp, sp, lr, pc}
   1801c:	tsteq	r0, sl, lsl #20
   18020:	adcseq	lr, r0, #532480	; 0x82000
   18024:	svcls	0x000b443b
   18028:	adcspl	lr, r0, #532480	; 0x82000
   1802c:	tsteq	r1, r8, asr #20
   18030:	bl	3a907c <fputs@plt+0x3a557c>
   18034:	strtmi	r0, [r1], #-516	; 0xfffffdfc
   18038:	ldrbtmi	lr, [r7], pc, asr #20
   1803c:	b	fe1bf060 <fputs@plt+0xfe1bb560>
   18040:	b	fe1a9a24 <fputs@plt+0xfe1a5f24>
   18044:	svcls	0x00022697
   18048:	tstls	r0, r3, lsr #8
   1804c:	cfmvdhrls	mvd1, r4
   18050:	vmla.i8	d25, d3, d0
   18054:	b	fe1ad270 <fputs@plt+0xfe1a9770>
   18058:	vmlal.s8	q8, d15, d5
   1805c:	b	22909c <fputs@plt+0x22559c>
   18060:	ldrmi	r0, [ip], #-2050	; 0xfffff7fe
   18064:	stmdaeq	r6, {r3, r7, r9, fp, sp, lr, pc}
   18068:	ldrtmi	lr, [r7], pc, asr #20
   1806c:	ldrbtne	lr, [r7], r6, lsl #21
   18070:	b	fe1a9308 <fputs@plt+0xfe1a5808>
   18074:	svcls	0x000006d7
   18078:	ldrbtcc	lr, [r1], #-2639	; 0xfffff5b1
   1807c:	vmlseq.f32	s28, s2, s0
   18080:	b	fe129398 <fputs@plt+0xfe125898>
   18084:	b	19350 <fputs@plt+0x15850>
   18088:	stmdbls	r0, {r0, r1, r2, fp}
   1808c:	b	3bfcd4 <fputs@plt+0x3bc1d4>
   18090:	movwls	r0, #56842	; 0xde0a
   18094:	mvnscs	lr, #323584	; 0x4f000
   18098:			; <UNDEFINED> instruction: 0x13b2ea83
   1809c:	svcls	0x000c443e
   180a0:	ldrtpl	lr, [r1], #2692	; 0xa84
   180a4:	cmnvs	r2, #536576	; 0x83000
   180a8:	vmlseq.f32	s28, s16, s28
   180ac:	bl	129240 <fputs@plt+0x125740>
   180b0:	ldrmi	r0, [r8], #2062	; 0x80e
   180b4:	streq	lr, [r3], #-2825	; 0xfffff4f7
   180b8:	blmi	ffe129fc <fputs@plt+0xffe0eefc>
   180bc:	b	fe2fece4 <fputs@plt+0xfe2fb1e4>
   180c0:	vpadd.i8	q10, q5, <illegal reg q11.5>
   180c4:	b	fe2db28c <fputs@plt+0xfe2d778c>
   180c8:	ldrmi	r2, [lr], #-2967	; 0xfffff469
   180cc:	vmlaeq.f64	d14, d11, d6
   180d0:	sfmeq	f7, 3, [sl], #-772	; 0xfffffcfc
   180d4:	ldrbtmi	r9, [r4], #3585	; 0xe01
   180d8:	movweq	lr, #10885	; 0x2a85
   180dc:	eors	pc, r8, sp, asr #17
   180e0:	eormi	r4, r3, r6, ror #8
   180e4:	b	13e8298 <fputs@plt+0x13e4798>
   180e8:			; <UNDEFINED> instruction: 0x46372ef4
   180ec:	ldrmi	r9, [pc], #-3601	; 180f4 <fputs@plt+0x145f4>
   180f0:	b	fe3be4f8 <fputs@plt+0xfe3ba9f8>
   180f4:	b	13dfbcc <fputs@plt+0x13dc0cc>
   180f8:	b	13e6ee0 <fputs@plt+0x13e33e0>
   180fc:	b	fe3a8fdc <fputs@plt+0xfe3a54dc>
   18100:	b	fe0f3ad8 <fputs@plt+0xfe0effd8>
   18104:	ldrbtmi	r1, [r7], #-1014	; 0xfffffc0a
   18108:	bicseq	lr, r6, #536576	; 0x83000
   1810c:	b	107f914 <fputs@plt+0x107be14>
   18110:	stmdbls	r2, {r3, r8, fp}
   18114:	vmlaeq.f32	s28, s16, s12
   18118:	strmi	r9, [fp], #-3597	; 0xfffff1f3
   1811c:	stmdbeq	r0, {r0, r3, r9, fp, sp, lr, pc}
   18120:	bleq	fee52b54 <fputs@plt+0xfee4f054>
   18124:	vmlseq.f32	s28, s28, s18
   18128:	vldmiami	r6!, {s29-s107}
   1812c:	blpl	fee52b60 <fputs@plt+0xfee4f060>
   18130:			; <UNDEFINED> instruction: 0x4c76ea8c
   18134:	b	fe33e54c <fputs@plt+0xfe33aa4c>
   18138:	mcrls	12, 0, r2, cr9, cr6, {4}
   1813c:	bl	2a94bc <fputs@plt+0x2a59bc>
   18140:	ldrtmi	r0, [r3], #-2823	; 0xfffff4f9
   18144:	ldrne	pc, [r6], -ip, asr #4
   18148:			; <UNDEFINED> instruction: 0xf6c1449c
   1814c:	strbtmi	r1, [r6], #-1700	; 0xfffff95c
   18150:	ldrtmi	r4, [r5], #-1214	; 0xfffffb42
   18154:	b	123f95c <fputs@plt+0x123be5c>
   18158:	b	fe09a598 <fputs@plt+0xfe096a98>
   1815c:	b	259d74 <fputs@plt+0x256274>
   18160:	b	13da580 <fputs@plt+0x13d6a80>
   18164:	b	fe1a9c30 <fputs@plt+0xfe1a6130>
   18168:	b	1ddd34 <fputs@plt+0x1da234>
   1816c:	b	fe199da0 <fputs@plt+0xfe1962a0>
   18170:	ldmdbls	r1, {r0, r4, r6, r7, r9, sl}
   18174:	eorsgt	pc, ip, sp, asr #17
   18178:	b	13e82dc <fputs@plt+0x13e47dc>
   1817c:	b	13e1170 <fputs@plt+0x13dd670>
   18180:	ldrtmi	r3, [sp], #-3198	; 0xfffff382
   18184:			; <UNDEFINED> instruction: 0x13bbea83
   18188:	streq	lr, [lr, -r8, lsl #20]
   1818c:	vldmiaeq	lr!, {s28-s167}
   18190:	stmdbls	lr, {r1, r3, r7, r9, sl, lr}
   18194:	vldmiapl	lr!, {s28-s167}
   18198:	cmnvs	fp, #536576	; 0x83000
   1819c:	stmdbeq	r7, {r0, r3, r6, r9, fp, sp, lr, pc}
   181a0:	bl	329254 <fputs@plt+0x325754>
   181a4:	ldrmi	r0, [r8], #-1801	; 0xfffff8f7
   181a8:	b	13e922c <fputs@plt+0x13e572c>
   181ac:	blls	2a9978 <fputs@plt+0x2a5e78>
   181b0:	b	fe169480 <fputs@plt+0xfe165980>
   181b4:			; <UNDEFINED> instruction: 0xf6464571
   181b8:	b	fe16b1e0 <fputs@plt+0xfe1676e0>
   181bc:	bl	2a1808 <fputs@plt+0x29dd08>
   181c0:	bl	1999d4 <fputs@plt+0x195ed4>
   181c4:			; <UNDEFINED> instruction: 0xf6c10a05
   181c8:	ldrbmi	r6, [r4], #3127	; 0xc37
   181cc:	strbtmi	r9, [r2], #-1793	; 0xfffff8ff
   181d0:			; <UNDEFINED> instruction: 0x3c77ea4f
   181d4:	b	fe13e5f0 <fputs@plt+0xfe13aaf0>
   181d8:	b	1398e0c <fputs@plt+0x139530c>
   181dc:	b	fe319600 <fputs@plt+0xfe315b00>
   181e0:	svcls	0x00010cb7
   181e4:	rsbmi	r4, r3, r3
   181e8:	ldrbtcs	lr, [r0], pc, asr #20
   181ec:	ldrtne	lr, [r0], r6, lsl #21
   181f0:	b	fe329260 <fputs@plt+0xfe325760>
   181f4:	b	13ef4d8 <fputs@plt+0x13eb9d8>
   181f8:	svcls	0x000143b1
   181fc:	ldrbtvs	lr, [r0], -r6, lsl #21
   18200:	mvnsne	lr, #536576	; 0x83000
   18204:	streq	lr, [r8, #-2565]	; 0xfffff5fb
   18208:	b	fe0e92d8 <fputs@plt+0xfe0e57d8>
   1820c:	b	399158 <fputs@plt+0x395658>
   18210:	stmdbls	r4, {r0, r1, r2, r9, sl}
   18214:	stcls	3, cr4, [pc, #-184]	; 18164 <fputs@plt+0x14664>
   18218:	stmdbls	r0, {r0, r1, r3, sl, lr}
   1821c:	ldrmi	r4, [r1], #-1126	; 0xfffffb9a
   18220:	ldmibmi	r5!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   18224:	andls	r1, r0, #11665408	; 0xb20000
   18228:	b	fe27ea7c <fputs@plt+0xfe27af7c>
   1822c:			; <UNDEFINED> instruction: 0x9e004975
   18230:	ldmibcs	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   18234:	vqshl.s8	d20, d3, d7
   18238:	ldrmi	r7, [r9], #1356	; 0x54c
   1823c:			; <UNDEFINED> instruction: 0x0c06ea47
   18240:	strbvc	pc, [r8, #-706]	; 0xfffffd3e	; <UNPREDICTABLE>
   18244:	b	fe2ffe9c <fputs@plt+0xfe2fc39c>
   18248:	strbmi	r0, [sp], #-768	; 0xfffffd00
   1824c:	andmi	r4, fp, ip, lsr #8
   18250:	ldrbcc	lr, [r6, #-2639]!	; 0xfffff5b1
   18254:	movweq	lr, #47747	; 0xba83
   18258:	ldreq	lr, [r6, #2693]!	; 0xa85
   1825c:	ldrtmi	lr, [r7], pc, asr #20
   18260:	rscscs	lr, r1, #323584	; 0x4f000
   18264:	b	fe1a92f8 <fputs@plt+0xfe1a57f8>
   18268:	mcrls	4, 0, r1, cr0, cr7, {7}
   1826c:	adcsne	lr, r1, #532480	; 0x82000
   18270:	ldrbeq	lr, [r7], #2692	; 0xa84
   18274:	rsbsvs	lr, r1, #532480	; 0x82000
   18278:			; <UNDEFINED> instruction: 0x0c0eea0c
   1827c:	b	fe1692d0 <fputs@plt+0xfe1657d0>
   18280:			; <UNDEFINED> instruction: 0x463e55b6
   18284:	andvc	lr, r0, #3620864	; 0x374000
   18288:	mlasmi	sl, r8, r4, r4
   1828c:	b	133fea8 <fputs@plt+0x133c3a8>
   18290:	b	13db2a0 <fputs@plt+0x13d77a0>
   18294:	b	fe0a8e84 <fputs@plt+0xfe0a5384>
   18298:	strbtmi	r4, [r5], #-634	; 0xfffffd86
   1829c:	b	fe0a9318 <fputs@plt+0xfe0a5818>
   182a0:	bls	2e1110 <fputs@plt+0x2dd610>
   182a4:	svcls	0x0000443c
   182a8:			; <UNDEFINED> instruction: 0x3c75ea4f
   182ac:			; <UNDEFINED> instruction: 0xf64b4414
   182b0:	stmiane	r3!, {r0, r2, r4, r5, r7, r9, lr}^
   182b4:	adcsmi	pc, r0, #805306380	; 0x3000000c
   182b8:	strls	r4, [r2, #-1050]	; 0xfffffbe6
   182bc:	b	11e942c <fputs@plt+0x11e592c>
   182c0:	svcls	0x00010b05
   182c4:	streq	lr, [r1], #-2688	; 0xfffff580
   182c8:	streq	lr, [r8], #-2564	; 0xfffff5fc
   182cc:	vldmiaeq	r5!, {s28-s167}
   182d0:	bleq	212b04 <fputs@plt+0x20f004>
   182d4:	stcls	15, cr9, [r2, #-24]	; 0xffffffe8
   182d8:	ldrmi	r4, [r4], #-68	; 0xffffffbc
   182dc:	b	13fcf24 <fputs@plt+0x13f9424>
   182e0:	b	13e8dc4 <fputs@plt+0x13e52c4>
   182e4:	b	fe3212cc <fputs@plt+0xfe31d7cc>
   182e8:	b	fe0af5c4 <fputs@plt+0xfe0abac4>
   182ec:	sfmls	f1, 4, [r2, #-988]	; 0xfffffc24
   182f0:			; <UNDEFINED> instruction: 0x13b8ea83
   182f4:	sbcseq	lr, r7, #532480	; 0x82000
   182f8:	b	fe0fff00 <fputs@plt+0xfe0fc400>
   182fc:	ldrtmi	r6, [r2], #-888	; 0xfffffc88
   18300:	strtmi	r4, [ip], -r3, lsr #8
   18304:	svcls	0x000c403c
   18308:	streq	lr, [r4], #-2635	; 0xfffff5b5
   1830c:	blmi	ffe92c50 <fputs@plt+0xffe8f150>
   18310:	b	fe2e94a8 <fputs@plt+0xfe2e59a8>
   18314:	ldrtmi	r4, [sl], #-3193	; 0xfffff387
   18318:	vldmiacs	r9, {s28-s167}
   1831c:	ldrmi	r4, [r4], #1052	; 0x41c
   18320:	adcsmi	pc, r3, #64, 12	; 0x4000000
   18324:	andsne	pc, ip, #204472320	; 0xc300000
   18328:			; <UNDEFINED> instruction: 0xf8cd449e
   1832c:	b	fe088444 <fputs@plt+0xfe084944>
   18330:	strbtmi	r0, [r2], #-776	; 0xfffffcf8
   18334:			; <UNDEFINED> instruction: 0x0c04ea45
   18338:	strls	r9, [r4], #-3349	; 0xfffff2eb
   1833c:	b	e934c <fputs@plt+0xe584c>
   18340:	stmdals	r0, {r1, r2, r3, r8, r9}
   18344:	submi	r9, fp, r4, lsl #30
   18348:			; <UNDEFINED> instruction: 0x0c00ea0c
   1834c:	b	13e93a0 <fputs@plt+0x13e58a0>
   18350:	b	13e4528 <fputs@plt+0x13e0a28>
   18354:	b	13e8e30 <fputs@plt+0x13e5330>
   18358:	b	fe023358 <fputs@plt+0xfe01f858>
   1835c:	b	fe098634 <fputs@plt+0xfe094b34>
   18360:			; <UNDEFINED> instruction: 0x462e12f5
   18364:	blne	fefd2d98 <fputs@plt+0xfefcf298>
   18368:	adcspl	lr, r7, r0, lsl #21
   1836c:	sbcseq	lr, r5, #532480	; 0x82000
   18370:	stcls	15, cr9, [r2, #-16]
   18374:	blvs	1fd2da8 <fputs@plt+0x1fcf2a8>
   18378:	ldrbmi	r9, [fp], #-3088	; 0xfffff3f0
   1837c:	bleq	212b98 <fputs@plt+0x20f098>
   18380:	b	133ff8c <fputs@plt+0x133c48c>
   18384:	stcls	12, cr0, [r6, #-44]	; 0xffffffd4
   18388:	ldrmi	r4, [pc], #-1120	; 18390 <fputs@plt+0x14890>
   1838c:	b	13e93f4 <fputs@plt+0x13e58f4>
   18390:	blls	36b368 <fputs@plt+0x367868>
   18394:	b	fe2e9444 <fputs@plt+0xfe2e5944>
   18398:	vstrls	d4, [r4, #-464]	; 0xfffffe30
   1839c:	b	fe2e940c <fputs@plt+0xfe2e590c>
   183a0:	ldrmi	r2, [r3], #2964	; 0xb94
   183a4:	mcrrcs	6, 4, pc, sl, cr10	; <UNPREDICTABLE>
   183a8:	ldclvs	6, cr15, [r8], {196}	; 0xc4
   183ac:	andeq	lr, lr, #136, 20	; 0x88000
   183b0:	ldrsbtmi	r4, [sl], -ip
   183b4:	b	1169540 <fputs@plt+0x1165a40>
   183b8:	stcls	12, cr0, [r7, #-0]
   183bc:	andeq	lr, r8, #532480	; 0x82000
   183c0:	ldrmi	r9, [r1], #-3074	; 0xfffff3fe
   183c4:	mvnscs	lr, #323584	; 0x4f000
   183c8:	subslt	pc, r0, sp, asr #17
   183cc:	adcsmi	lr, r5, #323584	; 0x4f000
   183d0:			; <UNDEFINED> instruction: 0x0c04ea0c
   183d4:	rscsne	lr, r5, #532480	; 0x82000
   183d8:	b	fe0ff3f0 <fputs@plt+0xfe0fb8f0>
   183dc:	b	fe09d2c0 <fputs@plt+0xfe0997c0>
   183e0:	lfmls	f0, 4, [r1, #-852]	; 0xfffffcac
   183e4:	blcc	1c52d28 <fputs@plt+0x1c4f228>
   183e8:	cmnvs	r7, #536576	; 0x83000
   183ec:	bleq	fec52e20 <fputs@plt+0xfec4f320>
   183f0:	strtmi	r4, [r1], -fp, lsl #8
   183f4:	b	fe2e8400 <fputs@plt+0xfe2e4900>
   183f8:	b	132f2c0 <fputs@plt+0x132b7c0>
   183fc:	b	13d8808 <fputs@plt+0x13d4d08>
   18400:	ldrbmi	r4, [r9], #-3317	; 0xfffff30b
   18404:	blmi	1d92e3c <fputs@plt+0x1d8f33c>
   18408:	blcs	fe592e3c <fputs@plt+0xfe58f33c>
   1840c:	stcls	13, cr9, [r0], {14}
   18410:	strtmi	r4, [sl], #-1074	; 0xfffffbce
   18414:	ldrmi	r4, [ip], #-1049	; 0xfffffbe7
   18418:			; <UNDEFINED> instruction: 0x0c0beb02
   1841c:	movtcs	pc, #63052	; 0xf64c	; <UNPREDICTABLE>
   18420:	andeq	lr, r7, #581632	; 0x8e000
   18424:	orrscc	pc, ip, #206569472	; 0xc500000
   18428:	strbtmi	r4, [r3], #-34	; 0xffffffde
   1842c:	subsgt	pc, r4, sp, asr #17
   18430:	b	fe0a9544 <fputs@plt+0xfe0a5a44>
   18434:	bls	11a474 <fputs@plt+0x116974>
   18438:			; <UNDEFINED> instruction: 0x0c01ea40
   1843c:	blcs	ffd52d80 <fputs@plt+0xffd4f280>
   18440:	b	fe2fc84c <fputs@plt+0xfe2f8d4c>
   18444:	b	31f31c <fputs@plt+0x31b81c>
   18448:	b	13db458 <fputs@plt+0x13d7958>
   1844c:	sfmls	f3, 4, [r8, #-452]	; 0xfffffe3c
   18450:	b	fe2e9cf0 <fputs@plt+0xfe2e61f0>
   18454:	b	fe0b322c <fputs@plt+0xfe0af72c>
   18458:	sfmls	f0, 4, [r1], {177}	; 0xb1
   1845c:	ldrmi	r9, [r8], #2324	; 0x914
   18460:	b	297c8 <fputs@plt+0x25cc8>
   18464:	b	131b07c <fputs@plt+0x131757c>
   18468:	b	13db49c <fputs@plt+0x13d799c>
   1846c:	b	13e9348 <fputs@plt+0x13e5848>
   18470:	b	fe0eb43c <fputs@plt+0xfe0e793c>
   18474:	b	fe09d450 <fputs@plt+0xfe099950>
   18478:	b	fe2ecf50 <fputs@plt+0xfe2e9450>
   1847c:			; <UNDEFINED> instruction: 0x9c074b71
   18480:	blcs	fe492eb4 <fputs@plt+0xfe48f3b4>
   18484:	bicseq	lr, r5, #536576	; 0x83000
   18488:	vstrls.16	s18, [r2, #-30]	; 0xffffffe2	; <UNPREDICTABLE>
   1848c:	strmi	r4, [fp], #-1059	; 0xfffffbdd
   18490:	strbmi	r4, [r2], #-1122	; 0xfffffb9e
   18494:	stmdbls	r1, {r0, r2, r6, sl, lr}
   18498:	stmdaeq	fp, {r0, r1, r8, r9, fp, sp, lr, pc}
   1849c:	ldclvc	6, cr15, [r3], #280	; 0x118
   184a0:	bleq	1d2ec4 <fputs@plt+0x1cf3c4>
   184a4:	subshi	pc, ip, sp, asr #17
   184a8:	stceq	6, cr15, [lr], #-792	; 0xfffffce8
   184ac:	b	2ff4d8 <fputs@plt+0x2fb9d8>
   184b0:	strbmi	r0, [r4], #2821	; 0xb05
   184b4:	mvnscs	lr, #323584	; 0x4f000
   184b8:	b	fe2e9890 <fputs@plt+0xfe2e5d90>
   184bc:	strbtmi	r0, [r6], #3591	; 0xe07
   184c0:	vldmiami	r4!, {s28-s106}
   184c4:	vldmiane	r4!, {s29-s168}
   184c8:			; <UNDEFINED> instruction: 0x13b5ea83
   184cc:	vldmiaeq	r4, {s29-s168}
   184d0:	b	fe0ff4f8 <fputs@plt+0xfe0fb9f8>
   184d4:	b	10712b0 <fputs@plt+0x106d7b0>
   184d8:	ldrmi	r0, [lr], #2050	; 0x802
   184dc:	blls	69774 <fputs@plt+0x65c74>
   184e0:	blcc	1cd2e24 <fputs@plt+0x1ccf324>
   184e4:	b	23f540 <fputs@plt+0x23ba40>
   184e8:	b	fe2da4f0 <fputs@plt+0xfe2d69f0>
   184ec:			; <UNDEFINED> instruction: 0x40130bb2
   184f0:	blpl	fecd2f24 <fputs@plt+0xfeccf424>
   184f4:	movweq	lr, #14920	; 0x3a48
   184f8:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   184fc:	b	fe229670 <fputs@plt+0xfe225b70>
   18500:	stmdbls	r4, {r2, r4, r5, r6, r8, r9, fp, lr}
   18504:	blcs	fe552f38 <fputs@plt+0xfe54f438>
   18508:	bl	2a9898 <fputs@plt+0x2a5d98>
   1850c:	ldrbtmi	r0, [r1], #-3083	; 0xfffff3f5
   18510:	vqshl.s8	q10, <illegal reg q9.5>, q4
   18514:	movwls	r2, #3822	; 0xeee
   18518:	vmlsl.s<illegal width 8>	q10, d7, d0[5]
   1851c:	b	fe1abf60 <fputs@plt+0xfe1a8460>
   18520:	strls	r0, [r8], #-3077	; 0xfffff3fb
   18524:	b	3297c4 <fputs@plt+0x325cc4>
   18528:	strmi	r0, [ip], -r1, lsl #24
   1852c:	bcs	ffc92e70 <fputs@plt+0xffc8f370>
   18530:	ldrbtmi	r9, [r7], #-2304	; 0xfffff700
   18534:	bne	fed52f64 <fputs@plt+0xfed4f464>
   18538:	stmdaeq	r1, {r1, r6, r9, fp, sp, lr, pc}
   1853c:	b	13fd554 <fputs@plt+0x13f9a54>
   18540:	stmdbls	r1, {r0, r4, r5, r6, r9, sl, fp, ip, sp}
   18544:	b	fe33f14c <fputs@plt+0xfe33b64c>
   18548:	b	21b568 <fputs@plt+0x217a68>
   1854c:	stmdbls	r0, {r0, fp}
   18550:	bvs	1d52f80 <fputs@plt+0x1d4f480>
   18554:	strbtmi	r9, [r7], #-3095	; 0xfffff3e9
   18558:			; <UNDEFINED> instruction: 0x0eb1ea8e
   1855c:	ldrbmi	r9, [r7], #-2314	; 0xfffff6f6
   18560:	beq	112d70 <fputs@plt+0x10f270>
   18564:	beq	2d2e8c <fputs@plt+0x2cf38c>
   18568:			; <UNDEFINED> instruction: 0x5eb3ea8e
   1856c:	vldmiami	r1!, {s28-s106}
   18570:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   18574:	vldmiane	r1!, {s29-s168}
   18578:	b	fe3298d8 <fputs@plt+0xfe325dd8>
   1857c:	b	fe21b8c8 <fputs@plt+0xfe217dc8>
   18580:	stmdbls	r9, {r2, r4, r5, r6, fp, lr}
   18584:	ldrtmi	r1, [lr], #2499	; 0x9c3
   18588:	b	fe23e590 <fputs@plt+0xfe23aa90>
   1858c:	stcls	8, cr2, [r4], {148}	; 0x94
   18590:	ldrbtmi	r4, [r1], -ip, lsl #9
   18594:	b	10298cc <fputs@plt+0x1025dcc>
   18598:	b	fe15ada4 <fputs@plt+0xfe1572a4>
   1859c:	stmdals	r0, {r2, r8, fp}
   185a0:	strbmi	r9, [r4], #3091	; 0xc13
   185a4:	strbcc	pc, [pc, -r6, asr #4]!	; <UNPREDICTABLE>
   185a8:	streq	pc, [r5, r7, asr #13]!
   185ac:	bleq	92db4 <fputs@plt+0x8f2b4>
   185b0:	stmdals	r8, {r0, r1, r2, r5, r6, sl, lr}
   185b4:	ldmdacc	r1!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   185b8:	stmdbeq	r3, {r0, r3, r9, fp, sp, lr, pc}
   185bc:	b	fe2296bc <fputs@plt+0xfe225bbc>
   185c0:	b	13da88c <fputs@plt+0x13d6d8c>
   185c4:			; <UNDEFINED> instruction: 0x910547b4
   185c8:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   185cc:	ldmpl	r1!, {r3, r7, r9, fp, sp, lr, pc}
   185d0:	vcvtbcs.f16.f32	s29, s30
   185d4:	b	fe1fea04 <fputs@plt+0xfe1faf04>
   185d8:	b	fe39e5b0 <fputs@plt+0xfe39aab0>
   185dc:	strbmi	r1, [lr], #-3763	; 0xfffff14d
   185e0:	ldrbeq	lr, [r4, r7, lsl #21]
   185e4:	ldmibmi	r0!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   185e8:	vaddvs.f32	s29, s7, s28
   185ec:	b	fe269630 <fputs@plt+0xfe265b30>
   185f0:			; <UNDEFINED> instruction: 0x46014970
   185f4:	ldrbtmi	r9, [r6], #-2049	; 0xfffff7ff
   185f8:	beq	d2e28 <fputs@plt+0xcf328>
   185fc:	ldmibcs	r1, {r0, r3, r7, r9, fp, sp, lr, pc}
   18600:	b	12a96c8 <fputs@plt+0x12a5bc8>
   18604:	andls	r0, r1, fp, lsl #20
   18608:	ldmdals	r0, {r1, r6, r7, sl, lr}
   1860c:	vmlaeq.f64	d14, d6, d10
   18610:			; <UNDEFINED> instruction: 0xf6479904
   18614:	strmi	r0, [r7], #-2836	; 0xfffff4ec
   18618:	ldrbtmi	r9, [r6], -r1, lsl #16
   1861c:	b	fe07d248 <fputs@plt+0xfe079748>
   18620:	blls	11be34 <fputs@plt+0x118334>
   18624:	b	3a9768 <fputs@plt+0x3a5c68>
   18628:	b	13dbe30 <fputs@plt+0x13d8330>
   1862c:	stmdals	r5, {r4, r5, r6, r7, r8, fp, sp}
   18630:	vmlaeq.f32	s28, s7, s28
   18634:	b	103f240 <fputs@plt+0x103b740>
   18638:	stmdals	fp, {r1, r2, r9, fp}
   1863c:	b	13e9f08 <fputs@plt+0x13e6408>
   18640:	b	fe266820 <fputs@plt+0xfe262d20>
   18644:	blls	1ed18 <fputs@plt+0x1b218>
   18648:	ldrtmi	lr, [r0], pc, asr #20
   1864c:	blmi	ff255174 <fputs@plt+0xff251674>
   18650:	beq	112e80 <fputs@plt+0x10f380>
   18654:	ldrbtne	lr, [r0], r6, lsl #21
   18658:	stmdals	r5, {r0, r1, r9, sl, lr}
   1865c:	ldrtmi	r9, [fp], #262	; 0x106
   18660:	b	fe2297dc <fputs@plt+0xfe225cdc>
   18664:			; <UNDEFINED> instruction: 0x468308b1
   18668:	stmdals	r6, {r0, r8, fp, ip, pc}
   1866c:	b	fe1a9848 <fputs@plt+0xfe1a5d48>
   18670:	b	2da1c4 <fputs@plt+0x2d66c4>
   18674:	b	fe25b27c <fputs@plt+0xfe25777c>
   18678:	b	fe232c44 <fputs@plt+0xfe22f144>
   1867c:	b	12ae944 <fputs@plt+0x12aae44>
   18680:	strbmi	r0, [sp], #-2827	; 0xfffff4f5
   18684:	bl	2e9998 <fputs@plt+0x2e5e98>
   18688:	ldmdbne	r3, {r0, r2, r9, sl, fp}^
   1868c:	bmi	fff52fd0 <fputs@plt+0xfff4f4d0>
   18690:	movwls	r9, #10753	; 0x2a01
   18694:	blls	269734 <fputs@plt+0x265c34>
   18698:	stmdbls	r2, {r2, r4, r5, r6, r9, sl, lr}
   1869c:	bmi	1f530cc <fputs@plt+0x1f4f5cc>
   186a0:	b	fe0ffaec <fputs@plt+0xfe0fbfec>
   186a4:	strls	r0, [r7], #-2050	; 0xfffff7fe
   186a8:	stmdbeq	r4, {r6, r9, fp, sp, lr, pc}
   186ac:	vldmiacs	ip, {s28-s165}
   186b0:	stmdals	r7, {r1, r7, r9, sl, lr}
   186b4:	b	229774 <fputs@plt+0x225c74>
   186b8:	ldrtmi	r0, [r4], #2049	; 0x801
   186bc:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   186c0:	ldrbcc	lr, [r4, #-2639]!	; 0xfffff5b1
   186c4:			; <UNDEFINED> instruction: 0xf44f9b02
   186c8:			; <UNDEFINED> instruction: 0x9c047b02
   186cc:	blmi	ff2161f4 <fputs@plt+0xff2126f4>
   186d0:	b	fe169a64 <fputs@plt+0xfe165f64>
   186d4:	b	13d9d9c <fputs@plt+0x13d629c>
   186d8:	stmdbls	ip, {r0, r4, r5, r6, r7, r9, sl, fp, sp}
   186dc:	strls	r4, [r1], #-1116	; 0xfffffba4
   186e0:	b	fe3bf6fc <fputs@plt+0xfe3bbbfc>
   186e4:			; <UNDEFINED> instruction: 0x462b1eb3
   186e8:	b	13ffaf8 <fputs@plt+0x13fbff8>
   186ec:	b	26a1b8 <fputs@plt+0x2666b8>
   186f0:			; <UNDEFINED> instruction: 0x9c010904
   186f4:	beq	52f24 <fputs@plt+0x4f424>
   186f8:	ldrbtne	lr, [r1], r6, lsl #21
   186fc:	vaddvs.f32	s29, s11, s28
   18700:	b	fe0e9818 <fputs@plt+0xfe0e5d18>
   18704:	b	126ddcc <fputs@plt+0x126a2cc>
   18708:	blls	1ab38 <fputs@plt+0x17038>
   1870c:	ldrbeq	lr, [r1], r6, lsl #21
   18710:	ldrbtmi	r9, [r4], #-2315	; 0xfffff6f5
   18714:	strtmi	r4, [r3], #-1193	; 0xfffffb57
   18718:	strmi	r9, [lr], #-513	; 0xfffffdff
   1871c:	tsteq	r9, r4, lsl #22
   18720:	bls	a9f78 <fputs@plt+0xa6478>
   18724:	b	13ffb7c <fputs@plt+0x13fc07c>
   18728:	b	fe12b70c <fputs@plt+0xfe127c0c>
   1872c:	b	fe2dbf3c <fputs@plt+0xfe2d843c>
   18730:	bls	6b514 <fputs@plt+0x67a14>
   18734:	tstls	r0, lr, lsr #8
   18738:	blcs	fe61316c <fputs@plt+0xfe60f66c>
   1873c:	vmlaeq.f32	s28, s6, s28
   18740:	b	1029a14 <fputs@plt+0x1025f14>
   18744:	b	fe39a750 <fputs@plt+0xfe396c50>
   18748:	strmi	r0, [r4], -r2, lsl #28
   1874c:	stmdals	r9, {r9, fp, ip, pc}
   18750:	ldrbtcc	lr, [r1], -pc, asr #20
   18754:	ldmibvc	sl!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
   18758:	vqdmlal.s<illegal width 8>	<illegal reg q12.5>, d9, d13
   1875c:	b	13dae5c <fputs@plt+0x13d735c>
   18760:	ldrbmi	r2, [r9], #2035	; 0x7f3
   18764:	ldrne	lr, [r3, r7, lsl #21]!
   18768:	b	129890 <fputs@plt+0x125d90>
   1876c:			; <UNDEFINED> instruction: 0x9c060902
   18770:	ldrbvs	lr, [r3, -r7, lsl #21]!
   18774:	ldrmi	lr, [r1, #2639]!	; 0xa4f
   18778:	ldrtmi	r4, [r8], #-1136	; 0xfffffb90
   1877c:	stmdaeq	r4, {r3, r9, fp, sp, lr, pc}
   18780:	b	fe1c039c <fputs@plt+0xfe1bc89c>
   18784:	b	fe15a254 <fputs@plt+0xfe156754>
   18788:	b	fe19df54 <fputs@plt+0xfe19a454>
   1878c:	b	13ee25c <fputs@plt+0x13ea75c>
   18790:	b	122b388 <fputs@plt+0x1227888>
   18794:	b	fe15a7c0 <fputs@plt+0xfe156cc0>
   18798:	stmdbls	ip, {r0, r4, r6, r7, r8, sl}
   1879c:	b	fe2a9a64 <fputs@plt+0xfe2a5f64>
   187a0:	bl	1ea198 <fputs@plt+0x1e6698>
   187a4:	svcls	0x00150a00
   187a8:	bls	a97e4 <fputs@plt+0xa5ce4>
   187ac:	b	fe1a98a8 <fputs@plt+0xfe1a5da8>
   187b0:	strtmi	r2, [ip], #3228	; 0xc9c
   187b4:	streq	lr, [r3, -r2, lsl #21]
   187b8:	cdpmi	6, 14, cr15, cr11, cr6, {2}
   187bc:	vmlsl.s8	<illegal reg q12.5>, d10, d1
   187c0:	stcls	14, cr4, [r0], {80}	; 0x50
   187c4:	strbmi	r4, [r0], #-1254	; 0xfffffb1a
   187c8:	b	1e9998 <fputs@plt+0x1e5e98>
   187cc:	b	11a3fc <fputs@plt+0x1168fc>
   187d0:			; <UNDEFINED> instruction: 0xf8cd0e00
   187d4:			; <UNDEFINED> instruction: 0x4611c010
   187d8:	b	113efe8 <fputs@plt+0x113b4e8>
   187dc:	b	13db7e4 <fputs@plt+0x13d7ce4>
   187e0:	ldrshmi	r2, [r7], #-106	; 0xffffff96
   187e4:	stcls	6, cr4, [r7], {34}	; 0x22
   187e8:	ldrbcc	lr, [r0, #-2639]!	; 0xfffff5b1
   187ec:	ldrtne	lr, [sl], r6, lsl #21
   187f0:	ldmibeq	r0!, {r0, r2, r7, r9, fp, sp, lr, pc}
   187f4:			; <UNDEFINED> instruction: 0x0c04ea0c
   187f8:	b	fe1bf838 <fputs@plt+0xfe1bbd38>
   187fc:	ldrtmi	r6, [r9], #-1658	; 0xfffff986
   18800:			; <UNDEFINED> instruction: 0x0c0eea4c
   18804:	ldrpl	lr, [r0, #2697]!	; 0xa89
   18808:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   1880c:	ldrtmi	r4, [r1], #-1575	; 0xfffff9d9
   18810:	ldmne	r4!, {r3, r7, r9, fp, sp, lr, pc}^
   18814:	strbtmi	r9, [r5], #-3590	; 0xfffff1fa
   18818:			; <UNDEFINED> instruction: 0xf24a9c0d
   1881c:			; <UNDEFINED> instruction: 0xf6cb39f7
   18820:	b	fe23300c <fputs@plt+0xfe22f50c>
   18824:	strtmi	r0, [r1], #2263	; 0x8d7
   18828:	vcvtmi.f32.u16	s29, s29, #-14
   1882c:	ldmdane	r7!, {r2, r3, r4, r5, r9, sl, lr}^
   18830:	cfldrsls	mvf4, [r7, #-164]	; 0xffffff5c
   18834:	b	1029b5c <fputs@plt+0x102605c>
   18838:	b	fe39a044 <fputs@plt+0xfe396544>
   1883c:	strbmi	r4, [r5], #-3707	; 0xfffff185
   18840:	b	fe0e88a0 <fputs@plt+0xfe0e4da0>
   18844:	bls	9a874 <fputs@plt+0x96d74>
   18848:	blcs	fe713288 <fputs@plt+0xfe70f788>
   1884c:	b	29b00 <fputs@plt+0x26000>
   18850:	b	21b85c <fputs@plt+0x217d5c>
   18854:	b	13da878 <fputs@plt+0x13d6d78>
   18858:	b	fe22203c <fputs@plt+0xfe21e53c>
   1885c:	b	119a870 <fputs@plt+0x1196d70>
   18860:	ldrbmi	r0, [sl], #-3084	; 0xfffff3f4
   18864:	b	fe1800a8 <fputs@plt+0xfe17c5a8>
   18868:	bl	9df4c <fputs@plt+0x9a44c>
   1886c:	b	fe15b494 <fputs@plt+0xfe157994>
   18870:	b	13f1e54 <fputs@plt+0x13ee354>
   18874:	b	fe266e40 <fputs@plt+0xfe263340>
   18878:	strtmi	r0, [fp], #2481	; 0x9b1
   1887c:	b	fe27fc94 <fputs@plt+0xfe27c194>
   18880:	b	13f034c <fputs@plt+0x13ec84c>
   18884:			; <UNDEFINED> instruction: 0xf64748b6
   18888:	vrshr.s64	q8, q9, #52
   1888c:	strbtmi	r6, [r6], #625	; 0x271
   18890:	b	fe229920 <fputs@plt+0xfe225e20>
   18894:	stcls	12, cr1, [r7], {246}	; 0xf6
   18898:	b	fe329c18 <fputs@plt+0xfe326118>
   1889c:	b	13dbbfc <fputs@plt+0x13d80fc>
   188a0:	strtmi	r4, [r3], #1781	; 0x6f5
   188a4:	stmdbeq	lr, {r0, r6, r9, fp, sp, lr, pc}
   188a8:	b	fe1bf8d0 <fputs@plt+0xfe1bbdd0>
   188ac:	b	fe1aa288 <fputs@plt+0xfe1a6788>
   188b0:	ldrmi	r2, [r4], #1685	; 0x695
   188b4:	streq	lr, [lr, #-2561]	; 0xfffff5ff
   188b8:	stmdbeq	r0, {r0, r3, r9, fp, sp, lr, pc}
   188bc:	stmdaeq	r7, {r1, r3, r7, r9, fp, sp, lr, pc}
   188c0:	rsbscc	lr, lr, #323584	; 0x4f000
   188c4:	b	1269b5c <fputs@plt+0x126605c>
   188c8:			; <UNDEFINED> instruction: 0x9c000905
   188cc:	stmdaeq	fp, {r3, r9, fp, sp, lr, pc}
   188d0:	b	fe0bfce4 <fputs@plt+0xfe0bc1e4>
   188d4:	ldrtmi	r0, [r4], #702	; 0x2be
   188d8:	ldrbtcs	lr, [fp], pc, asr #20
   188dc:	adcspl	lr, lr, #532480	; 0x82000
   188e0:	b	fe229b58 <fputs@plt+0xfe226058>
   188e4:	b	fe19a914 <fputs@plt+0xfe196e14>
   188e8:	strtmi	r1, [ip], #-1723	; 0xfffff945
   188ec:	b	fe1bfd4c <fputs@plt+0xfe1bc24c>
   188f0:	ldrmi	r6, [r1], #1659	; 0x67b
   188f4:	bls	729c7c <fputs@plt+0x72617c>
   188f8:	ldrtmi	r9, [r0], #2834	; 0xb12
   188fc:	cfmuldls	mvd4, mvd10, mvd15
   18900:	ldrmi	r9, [r9], #3353	; 0xd19
   18904:	blls	6e99cc <fputs@plt+0x6e5ecc>
   18908:	strtmi	r9, [r9], #-3608	; 0xfffff1e8
   1890c:	ldrbmi	r6, [r3], #-273	; 0xfffffeef
   18910:	strbmi	r9, [r4], #-2333	; 0xfffff6e3
   18914:			; <UNDEFINED> instruction: 0x46106150
   18918:	bl	7126c <fputs@plt+0x6d76c>
   1891c:	andsvs	r0, r7, #46137344	; 0x2c00000
   18920:	movweq	lr, #60166	; 0xeb06
   18924:	bl	270c78 <fputs@plt+0x26d178>
   18928:	bicvs	r0, r5, r8, lsl #4
   1892c:	orrvs	r6, r4, r2, lsl #1
   18930:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   18934:	svclt	0x00008ff0
   18938:	mvnsmi	lr, #737280	; 0xb4000
   1893c:	stmdavs	r3, {r0, r1, r2, r4, r9, sl, lr}
   18940:	strmi	r4, [ip], -r5, lsl #12
   18944:			; <UNDEFINED> instruction: 0xf003189a
   18948:			; <UNDEFINED> instruction: 0xf1c8083f
   1894c:	andvs	r0, r2, r0, asr #12
   18950:	stmdavs	r3, {r1, r5, r8, r9, sl, fp, ip, sp, pc}^
   18954:	subvs	r3, r3, r1, lsl #6
   18958:	svclt	0x008c42be
   1895c:	movwcs	r2, #4864	; 0x1300
   18960:	svceq	0x0000f1b8
   18964:	movwcs	fp, #3848	; 0xf08
   18968:	svccs	0x003fb9a3
   1896c:			; <UNDEFINED> instruction: 0xf1a7bf81
   18970:			; <UNDEFINED> instruction: 0xf0260640
   18974:			; <UNDEFINED> instruction: 0x3640063f
   18978:	stmdble	r5!, {r1, r2, r4, r5, r8, fp, ip}
   1897c:	strtmi	r4, [r8], -r1, lsr #12
   18980:			; <UNDEFINED> instruction: 0xf7fe3440
   18984:	adcsmi	pc, r4, #2441216	; 0x254000
   18988:			; <UNDEFINED> instruction: 0xf007d1f8
   1898c:	ldmiblt	r7, {r0, r1, r2, r3, r4, r5, r8, r9, sl}
   18990:	mvnshi	lr, #12386304	; 0xbd0000
   18994:	stmdbeq	r8!, {r8, ip, sp, lr, pc}
   18998:	bl	26a268 <fputs@plt+0x266768>
   1899c:	svccc	0x00400008
   189a0:	cdp	7, 11, cr15, cr12, cr10, {7}
   189a4:	strtmi	r4, [r8], -r9, asr #12
   189a8:			; <UNDEFINED> instruction: 0xf7fe4447
   189ac:	ldrtmi	pc, [r4], #-2433	; 0xfffff67f	; <UNPREDICTABLE>
   189b0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   189b4:			; <UNDEFINED> instruction: 0xf105e7d9
   189b8:	ldrtmi	r0, [sl], -r8, lsr #32
   189bc:	ldrtmi	r4, [r1], -r0, asr #8
   189c0:	mvnsmi	lr, #12386304	; 0xbd0000
   189c4:	cdplt	7, 10, cr15, cr8, cr10, {7}
   189c8:	strb	r4, [r0, r6, lsr #12]!
   189cc:	msrvs	SPSR_sxc, #-536870908	; 0xe0000004
   189d0:	addvs	pc, r5, #77594624	; 0x4a00000
   189d4:	movwcs	pc, #38598	; 0x96c6	; <UNPREDICTABLE>
   189d8:	rsbcc	pc, r7, #212860928	; 0xcb00000
   189dc:	vhadd.s8	d22, d31, d3
   189e0:	sbcvs	r3, r2, r2, ror r3
   189e4:	msrmi	SPSR_fsx, #204472320	; 0xc300000
   189e8:	eorspl	pc, sl, #-268435452	; 0xf0000004
   189ec:	vaddw.s8	q11, q5, d3
   189f0:	vhsub.s8	<illegal reg q10.5>, <illegal reg q2.5>, <illegal reg q7.5>
   189f4:	hvcvs	8767	; 0x223f
   189f8:	movwne	pc, #58053	; 0xe2c5	; <UNPREDICTABLE>
   189fc:	addeq	pc, ip, #73400320	; 0x4600000
   18a00:			; <UNDEFINED> instruction: 0xf6c96183
   18a04:			; <UNDEFINED> instruction: 0xf64d3205
   18a08:	bicvs	r1, r2, fp, lsr #7
   18a0c:	orrvc	pc, r3, #202375168	; 0xc100000
   18a10:	andspl	pc, r9, #76, 12	; 0x4c00000
   18a14:			; <UNDEFINED> instruction: 0xf6c56203
   18a18:	movwcs	r3, #736	; 0x2e0
   18a1c:	stmib	r0, {r1, r6, r9, sp, lr}^
   18a20:	ldrbmi	r3, [r0, -r0, lsl #6]!
   18a24:	str	fp, [r7, r2, lsl #2]
   18a28:	svclt	0x00004770
   18a2c:			; <UNDEFINED> instruction: 0x460db530
   18a30:			; <UNDEFINED> instruction: 0x4604493e
   18a34:	addlt	r4, r5, lr, lsr sl
   18a38:	ldrbtmi	r6, [r9], #-2051	; 0xfffff7fd
   18a3c:	stmpl	sl, {r6, fp, sp, lr}
   18a40:	ldmdavs	r2, {r0, r3, r4, r6, r8, r9, sl, fp}
   18a44:			; <UNDEFINED> instruction: 0xf04f9203
   18a48:	b	1059250 <fputs@plt+0x1055750>
   18a4c:			; <UNDEFINED> instruction: 0xf00301c0
   18a50:	sbcseq	r0, fp, pc, lsr r2
   18a54:	blt	2872c8 <fputs@plt+0x2837c8>
   18a58:	movwne	lr, #6605	; 0x19cd
   18a5c:	ldmdbmi	r5!, {r0, r1, r2, r4, r5, r9, fp, sp}
   18a60:			; <UNDEFINED> instruction: 0xf1c2bf94
   18a64:			; <UNDEFINED> instruction: 0xf1c20238
   18a68:			; <UNDEFINED> instruction: 0x46200278
   18a6c:			; <UNDEFINED> instruction: 0xf7ff4479
   18a70:	andcs	pc, r8, #396	; 0x18c
   18a74:	strtmi	sl, [r0], -r1, lsl #18
   18a78:			; <UNDEFINED> instruction: 0xff5ef7ff
   18a7c:	bmi	bb7610 <fputs@plt+0xbb3b10>
   18a80:	ldrbtmi	r7, [sl], #-43	; 0xffffffd5
   18a84:	rsbvc	r8, fp, r3, ror #18
   18a88:	beq	6f2d1c <fputs@plt+0x6ef21c>
   18a8c:	stmiavs	r3!, {r0, r1, r3, r5, r7, ip, sp, lr}
   18a90:	blvc	ff8f4e44 <fputs@plt+0xff8f1344>
   18a94:	stmibhi	r3!, {r0, r1, r3, r5, r8, ip, sp, lr}^
   18a98:	stmiavs	r3!, {r0, r1, r3, r5, r6, r8, ip, sp, lr}^
   18a9c:			; <UNDEFINED> instruction: 0x71ab0a1b
   18aa0:	mvnvc	r6, r3, ror #17
   18aa4:	eorvc	r7, fp, #58112	; 0xe300
   18aa8:	rsbvc	r8, fp, #405504	; 0x63000
   18aac:	beq	6f2f40 <fputs@plt+0x6ef440>
   18ab0:	stmdbvs	r3!, {r0, r1, r3, r5, r7, r9, ip, sp, lr}
   18ab4:	sfmvc	f7, 2, [r3, #940]!	; 0x3ac
   18ab8:	bhi	ff8f576c <fputs@plt+0xff8f1c6c>
   18abc:	stmdbvs	r3!, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
   18ac0:			; <UNDEFINED> instruction: 0x73ab0a1b
   18ac4:	mvnvc	r6, #1622016	; 0x18c000
   18ac8:	strtvc	r7, [fp], #-3811	; 0xfffff11d
   18acc:	strbtvc	r8, [fp], #-2915	; 0xfffff49d
   18ad0:	beq	6f3164 <fputs@plt+0x6ef664>
   18ad4:	stmibvs	r3!, {r0, r1, r3, r5, r7, sl, ip, sp, lr}
   18ad8:	svcvc	0x00e374eb
   18adc:	blhi	ff8f5f90 <fputs@plt+0xff8f2490>
   18ae0:	stmibvs	r3!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^
   18ae4:	strvc	r0, [fp, #2587]!	; 0xa1b
   18ae8:	strbvc	r6, [fp, #2531]!	; 0x9e3
   18aec:	mlacc	r3, r4, r8, pc	; <UNPREDICTABLE>
   18af0:	stclhi	6, cr7, [r3], #-172	; 0xffffff54
   18af4:	bvs	8f64a8 <fputs@plt+0x8f29a8>
   18af8:	ssatvc	r0, #12, fp, lsl #20
   18afc:	strbtvc	r6, [fp], r3, lsr #20
   18b00:	mlacc	r7, r4, r8, pc	; <UNPREDICTABLE>
   18b04:	stclhi	7, cr7, [r3], #172	; 0xac
   18b08:	bvs	18f68bc <fputs@plt+0x18f2dbc>
   18b0c:			; <UNDEFINED> instruction: 0x77ab0a1b
   18b10:	strbvc	r6, [fp, r3, ror #20]!
   18b14:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
   18b18:	blls	f2b88 <fputs@plt+0xef088>
   18b1c:			; <UNDEFINED> instruction: 0xf04f405a
   18b20:	mrsle	r0, SP_irq
   18b24:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   18b28:	cdp	7, 14, cr15, cr0, cr10, {7}
   18b2c:	andeq	r3, r2, lr, lsr #6
   18b30:	andeq	r0, r0, r0, ror r2
   18b34:	andeq	r3, r2, ip, ror #29
   18b38:	andeq	r3, r2, r6, ror #5
   18b3c:	stmdami	r7!, {r0, r1, r9, sl, lr}
   18b40:			; <UNDEFINED> instruction: 0x4614b510
   18b44:	ldrbtmi	r4, [r8], #-2598	; 0xfffff5da
   18b48:	stmpl	r2, {r1, r2, r3, r4, r7, ip, sp, pc}
   18b4c:	rsbvs	pc, r7, lr, asr #4
   18b50:	andcs	pc, r9, r6, asr #13
   18b54:	andsls	r6, sp, #1179648	; 0x120000
   18b58:	andeq	pc, r0, #79	; 0x4f
   18b5c:	addvs	pc, r5, #77594624	; 0x4a00000
   18b60:			; <UNDEFINED> instruction: 0xf6cb9005
   18b64:	vhsub.s8	<illegal reg q9.5>, <illegal reg q7.5>, <illegal reg q11.5>
   18b68:	andls	r3, r6, #114	; 0x72
   18b6c:	rsbmi	pc, lr, r3, asr #13
   18b70:	eorspl	pc, sl, #-268435452	; 0xf0000004
   18b74:	vaddl.s8	<illegal reg q12.5>, d10, d7
   18b78:	vhsub.s8	<illegal reg q10.5>, <illegal reg q2.5>, <illegal reg q7.5>
   18b7c:	andls	r2, r8, #127	; 0x7f
   18b80:	andne	pc, lr, r5, asr #5
   18b84:	addeq	pc, ip, #73400320	; 0x4600000
   18b88:			; <UNDEFINED> instruction: 0xf6c99009
   18b8c:			; <UNDEFINED> instruction: 0xf64d3205
   18b90:	andls	r1, sl, #171	; 0xab
   18b94:	addvc	pc, r3, r1, asr #13
   18b98:	andspl	pc, r9, #76, 12	; 0x4c00000
   18b9c:			; <UNDEFINED> instruction: 0xf6c5900b
   18ba0:	stmdage	r3, {r5, r6, r7, r9, ip, sp}
   18ba4:	andcs	r9, r0, #12, 4	; 0xc0000000
   18ba8:	andcs	lr, r3, #3358720	; 0x334000
   18bac:	strmi	fp, [sl], -r9, lsr #2
   18bb0:	andls	r4, r1, r9, lsl r6
   18bb4:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   18bb8:	strtmi	r9, [r1], -r1, lsl #16
   18bbc:			; <UNDEFINED> instruction: 0xff36f7ff
   18bc0:	blmi	1eb3e8 <fputs@plt+0x1e78e8>
   18bc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18bc8:	blls	772c38 <fputs@plt+0x76f138>
   18bcc:			; <UNDEFINED> instruction: 0xf04f405a
   18bd0:	mrsle	r0, SP_irq
   18bd4:	ldclt	0, cr11, [r0, #-120]	; 0xffffff88
   18bd8:	cdp	7, 8, cr15, cr8, cr10, {7}
   18bdc:	andeq	r3, r2, r2, lsr #4
   18be0:	andeq	r0, r0, r0, ror r2
   18be4:	andeq	r3, r2, r4, lsr #3
   18be8:	svcmi	0x00f0e92d
   18bec:			; <UNDEFINED> instruction: 0x4602b0dd
   18bf0:	stmdavs	r4, {r2, r3, r7, r8, r9, fp, lr}
   18bf4:	ldrbtmi	r6, [fp], #-2117	; 0xfffff7bb
   18bf8:			; <UNDEFINED> instruction: 0xf101902a
   18bfc:			; <UNDEFINED> instruction: 0xf5010080
   18c00:	andsls	r7, r5, r0, asr #2
   18c04:	movtcc	r9, #294	; 0x126
   18c08:	ldmvs	r1, {r4, r7, fp, sp, lr}^
   18c0c:			; <UNDEFINED> instruction: 0x46139314
   18c10:	bge	eb3070 <fputs@plt+0xeaf570>
   18c14:	strtls	r6, [ip], #-2399	; 0xfffff6a1
   18c18:	eorls	r9, lr, sp, lsr #10
   18c1c:	eorls	r9, r7, #-1073741813	; 0xc000000b
   18c20:	strls	sl, [pc], #-2588	; 18c28 <fputs@plt+0x15128>
   18c24:	ldmibvs	ip, {r0, r1, r3, r5, r9, ip, pc}^
   18c28:	strls	r6, [r2, #-2458]	; 0xfffff666
   18c2c:	bvs	77cc64 <fputs@plt+0x779164>
   18c30:	tstls	r1, r8, asr sl
   18c34:			; <UNDEFINED> instruction: 0x96306a99
   18c38:	eorls	r9, r8, #12845056	; 0xc40000
   18c3c:	eorsls	r9, r4, r2, lsr r4
   18c40:	teqls	r5, r3, lsr r5
   18c44:	strls	r9, [r8], -r8, lsr #20
   18c48:	andls	r9, r5, #2359296	; 0x240000
   18c4c:	bvs	ff7b39bc <fputs@plt+0xff7afebc>
   18c50:	eorls	r6, r9, #31744	; 0x7c00
   18c54:	strls	r9, [r6], #-2601	; 0xfffff5d7
   18c58:	blvs	ff6f3ad0 <fputs@plt+0xff6effd0>
   18c5c:	vhsub.s8	d25, d13, d7
   18c60:	vrshr.s8	d16, d9, #5
   18c64:	eorls	r6, r0, #1342177280	; 0x50000000
   18c68:	rscsne	pc, r1, #268435460	; 0x10000004
   18c6c:	rscsne	pc, r1, #206569472	; 0xc500000
   18c70:	bmi	1b7d4fc <fputs@plt+0x1b799fc>
   18c74:	andsls	r9, r2, r9, lsr r3
   18c78:	andsne	pc, r8, r8, asr #4
   18c7c:			; <UNDEFINED> instruction: 0xf6cd910b
   18c80:	movwls	r2, #16493	; 0x406d
   18c84:	bicsvs	pc, r5, r5, asr #12
   18c88:	teqpl	r8, #-1342177276	; 0xb0000004	; <UNPREDICTABLE>
   18c8c:	tstcc	ip, sl, asr #13	; <UNPREDICTABLE>
   18c90:	movtcc	pc, #33487	; 0x82cf	; <UNPREDICTABLE>
   18c94:	tstls	lr, #1073741833	; 0x40000009
   18c98:	orrsvc	pc, fp, r4, asr #12
   18c9c:			; <UNDEFINED> instruction: 0xf6ca230e
   18ca0:	tstls	r3, #1073741830	; 0x40000006
   18ca4:	cmpcs	fp, #76, 4	; 0xc0000004	; <UNPREDICTABLE>
   18ca8:			; <UNDEFINED> instruction: 0xf6c39122
   18cac:	vcge.s8	<illegal reg q8.5>, q4, q3
   18cb0:	ldrtls	r2, [r6], -r4, lsr #3
   18cb4:	teqcs	pc, r9, asr #5	; <UNPREDICTABLE>
   18cb8:	ldrtls	r9, [r8], #-1847	; 0xfffff8c9
   18cbc:	ldrls	r4, [r0, #-1146]	; 0xfffffb86
   18cc0:	strls	r9, [lr], -r4, lsr #32
   18cc4:			; <UNDEFINED> instruction: 0x9123970a
   18cc8:	tstls	pc, #218103808	; 0xd000000
   18ccc:	ldmpl	r3, {r0, r1, r2, r4, r6, r8, r9, fp, lr}^
   18cd0:	cmpls	fp, #1769472	; 0x1b0000
   18cd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18cd8:			; <UNDEFINED> instruction: 0x33bcf64d
   18cdc:	orrne	pc, r9, #200, 4	; 0x8000000c
   18ce0:			; <UNDEFINED> instruction: 0xf64d931c
   18ce4:			; <UNDEFINED> instruction: 0xf6ce33a5
   18ce8:	tstls	sp, #-738197502	; 0xd4000002
   18cec:	msrcc	CPSR_fsxc, #70254592	; 0x4300000
   18cf0:	movtmi	pc, #54990	; 0xd6ce	; <UNPREDICTABLE>
   18cf4:			; <UNDEFINED> instruction: 0xf64f931a
   18cf8:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d27, d3[3]
   18cfc:	tstls	fp, #192, 6
   18d00:	bicpl	pc, sp, #1610612740	; 0x60000004
   18d04:	mvncc	pc, #536870924	; 0x2000000c
   18d08:	vcge.s8	d25, d4, d8
   18d0c:	vrsra.s64	d20, d1, #57
   18d10:	tstls	r9, #-603979776	; 0xdc000000
   18d14:	bicmi	pc, ip, #-1073741824	; 0xc0000000
   18d18:	msrcs	SPSR_fc, #683671552	; 0x28c00000
   18d1c:	msrvs	SPSR_fsxc, #805306378	; 0x3000000a
   18d20:			; <UNDEFINED> instruction: 0xf6429316
   18d24:	vrsra.s64	d23, d8, #60
   18d28:	tstls	r7, #671088642	; 0x28000002
   18d2c:			; <UNDEFINED> instruction: 0xf1a39b13
   18d30:			; <UNDEFINED> instruction: 0xf019090e
   18d34:	cmnle	fp, r8, lsl #30
   18d38:	svceq	0x000ff1b9
   18d3c:	ldrbhi	pc, [r1, #832]	; 0x340	; <UNPREDICTABLE>
   18d40:			; <UNDEFINED> instruction: 0xf8dd9b13
   18d44:			; <UNDEFINED> instruction: 0xf1a3a09c
   18d48:	srsia	sp, #16
   18d4c:	ldrmi	r9, [r9], r4, asr #32
   18d50:	tsteq	pc, r5	; <UNPREDICTABLE>
   18d54:			; <UNDEFINED> instruction: 0xf1a5a85c
   18d58:	stcne	3, cr0, [sl], #52	; 0x34
   18d5c:	biceq	lr, r1, r0, lsl #22
   18d60:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   18d64:			; <UNDEFINED> instruction: 0xf0021f6f
   18d68:			; <UNDEFINED> instruction: 0xf851020f
   18d6c:	bl	4bf94 <fputs@plt+0x48494>
   18d70:			; <UNDEFINED> instruction: 0xf85103c3
   18d74:			; <UNDEFINED> instruction: 0xf0074c84
   18d78:	bl	29a9bc <fputs@plt+0x296ebc>
   18d7c:	strcc	r0, [r1, #-706]	; 0xfffffd3e
   18d80:	bicsmi	lr, ip, pc, asr #20
   18d84:			; <UNDEFINED> instruction: 0x0eccea4f
   18d88:	strbeq	lr, [r7, r0, lsl #22]
   18d8c:	vnmlavc.f32	s29, s8, s28
   18d90:	eorvs	lr, r2, r3, asr r9
   18d94:	cmpcc	r4, r1, asr #20
   18d98:	orrsne	lr, ip, #323584	; 0x4f000
   18d9c:	smlabbeq	lr, r1, sl, lr
   18da0:	orrvs	lr, r4, #274432	; 0x43000
   18da4:	bleq	ff1536e8 <fputs@plt+0xff14fbe8>
   18da8:	ldmdb	r7, {r0, r3, r4, r6, lr}^
   18dac:	tstls	r3, r2, lsr #14
   18db0:	ldmmi	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   18db4:	b	1232e00 <fputs@plt+0x122f300>
   18db8:	b	12e6ef0 <fputs@plt+0x12e33f0>
   18dbc:	b	13f7f34 <fputs@plt+0x13f4434>
   18dc0:	ldmdane	fp, {r1, r2, r4, r6, r8, r9, fp}^
   18dc4:	b	12f2f10 <fputs@plt+0x12ef410>
   18dc8:	b	fe237cd0 <fputs@plt+0xfe2341d0>
   18dcc:	bl	11dae04 <fputs@plt+0x11d7304>
   18dd0:	stmdbls	r3, {r0, r9, sl, fp}
   18dd4:	mrrceq	10, 4, lr, r0, cr15
   18dd8:	ldmne	r4, {r3, r7, r9, fp, sp, lr, pc}
   18ddc:	b	13def50 <fputs@plt+0x13db450>
   18de0:	b	1061240 <fputs@plt+0x105d740>
   18de4:	b	13311ec <fputs@plt+0x132d6ec>
   18de8:	b	fe2f8108 <fputs@plt+0xfe2f4608>
   18dec:	b	13db9f8 <fputs@plt+0x13d7ef8>
   18df0:	b	105d550 <fputs@plt+0x1059a50>
   18df4:	bl	13b12fc <fputs@plt+0x13ad7fc>
   18df8:	b	fe2daa20 <fputs@plt+0xfe2d6f20>
   18dfc:	beq	5ba08 <fputs@plt+0x57f08>
   18e00:	strvs	lr, [r6], -r1, asr #20
   18e04:	movweq	lr, #47891	; 0xbb13
   18e08:	streq	lr, [r6], -ip, lsl #21
   18e0c:	b	fe1b0e60 <fputs@plt+0xfe1ad360>
   18e10:	bl	11dd158 <fputs@plt+0x11d9658>
   18e14:	strmi	r0, [r9, #0]!
   18e18:	orrsle	r6, r9, r0, asr r0
   18e1c:	ldrdls	pc, [r4], #-141	; 0xffffff73
   18e20:	svclt	0x0000e006
   18e24:	andeq	pc, r0, r6, lsr #29
   18e28:	andeq	r3, r2, ip, lsr #1
   18e2c:	andeq	r0, r0, r0, ror r2
   18e30:			; <UNDEFINED> instruction: 0xf0099d10
   18e34:	svcls	0x0012030f
   18e38:	cfldr32vc	mvfx15, [r8], #52	; 0x34
   18e3c:	stceq	3, cr9, [r9], #68	; 0x44
   18e40:	b	10dbcf4 <fputs@plt+0x10d81f4>
   18e44:	b	1069c68 <fputs@plt+0x1066168>
   18e48:	subsmi	r3, r9, r7, lsl #3
   18e4c:	stcls	12, cr0, [sp], {187}	; 0xbb
   18e50:	addcc	lr, r5, #274432	; 0x43000
   18e54:	bleq	fef006b4 <fputs@plt+0xfeefcbb4>
   18e58:	orrmi	lr, r5, #274432	; 0x43000
   18e5c:	stmibne	r6!, {r3, r5, r6, r7, r8, sl}
   18e60:	movweq	lr, #10883	; 0x2a83
   18e64:	strcs	lr, [sl], #-2525	; 0xfffff623
   18e68:	subscs	lr, r7, r0, asr #20
   18e6c:	smlabbeq	r0, r1, sl, lr
   18e70:	sbcpl	lr, r7, pc, asr #20
   18e74:	streq	lr, [r2], #-2692	; 0xfffff57c
   18e78:	subscs	lr, r5, r0, asr #20
   18e7c:	b	13f694 <fputs@plt+0x13bb94>
   18e80:	cfldrsls	mvf0, [r7, #-20]	; 0xffffffec
   18e84:	movweq	lr, #2691	; 0xa83
   18e88:	bl	10beeb8 <fputs@plt+0x10bb3b8>
   18e8c:	stmibne	r9, {r0, r2, r8, sl}
   18e90:	b	fe13f6dc <fputs@plt+0xfe13bbdc>
   18e94:	cfcpysls	mvf0, mvf14
   18e98:	movweq	lr, #15173	; 0x3b45
   18e9c:	stmdbne	r9, {r0, r1, r2, r3, r8, sl, fp, ip, pc}
   18ea0:	sbceq	lr, r2, #12, 22	; 0x3000
   18ea4:	mcrls	6, 0, r4, cr7, cr4, {5}
   18ea8:	stceq	8, cr15, [r8], {82}	; 0x52
   18eac:	ldrvc	lr, [r5], #-2639	; 0xfffff5b1
   18eb0:			; <UNDEFINED> instruction: 0x0c06ea8c
   18eb4:	strvc	lr, [r5], pc, asr #20
   18eb8:			; <UNDEFINED> instruction: 0x0c07ea0c
   18ebc:			; <UNDEFINED> instruction: 0xf8529f07
   18ec0:	b	fe3240d8 <fputs@plt+0xfe3205d8>
   18ec4:	svcls	0x00020c07
   18ec8:	movweq	lr, #52035	; 0xcb43
   18ecc:	stmdaeq	r0, {r0, r4, r8, r9, fp, sp, lr, pc}
   18ed0:	bl	10bf308 <fputs@plt+0x10bb808>
   18ed4:	ldrtmi	r0, [lr], r3, lsl #6
   18ed8:	ldreq	lr, [r7, r6, asr #20]
   18edc:	strne	lr, [lr], #-2628	; 0xfffff5bc
   18ee0:	strmi	r4, [lr], lr, lsr #12
   18ee4:	andeq	lr, r1, r6, asr #20
   18ee8:	strbteq	r9, [sp], -r2, lsl #18
   18eec:	b	fe1ea9c4 <fputs@plt+0xfe1e6ec4>
   18ef0:	stcls	6, cr0, [r8], {4}
   18ef4:	b	115ad38 <fputs@plt+0x1157238>
   18ef8:	stmdbls	r2, {r0, r4, r6, r7, r8, sl, ip}
   18efc:	b	11e8f84 <fputs@plt+0x11e5484>
   18f00:			; <UNDEFINED> instruction: 0x4664079c
   18f04:			; <UNDEFINED> instruction: 0x46264075
   18f08:	stmdbls	r5, {r1, r3, r8, r9, sl, fp}
   18f0c:	andne	lr, ip, #270336	; 0x42000
   18f10:	streq	lr, [lr], #-2564	; 0xfffff5fc
   18f14:			; <UNDEFINED> instruction: 0x0c01eb18
   18f18:	b	103f328 <fputs@plt+0x103b828>
   18f1c:	b	fe1d8f34 <fputs@plt+0xfe1d5434>
   18f20:			; <UNDEFINED> instruction: 0xf8cd0702
   18f24:			; <UNDEFINED> instruction: 0xf50dc010
   18f28:	b	13f8210 <fputs@plt+0x13f4710>
   18f2c:	strmi	r6, [sl], -r1, asr #8
   18f30:	b	113f33c <fputs@plt+0x113b83c>
   18f34:	stcls	6, cr1, [r9], {214}	; 0xd6
   18f38:	andeq	lr, r1, #270336	; 0x42000
   18f3c:	andeq	lr, r4, #8192	; 0x2000
   18f40:	bl	10fff60 <fputs@plt+0x10fc460>
   18f44:	strls	r0, [sp], #-1028	; 0xfffffbfc
   18f48:	streq	lr, [r6], #-2695	; 0xfffff579
   18f4c:	stmdane	sp!, {r1, r8, r9, sl, fp, ip, pc}
   18f50:	streq	lr, [r1], -r7, lsl #20
   18f54:	b	10bf3a0 <fputs@plt+0x10bb8a0>
   18f58:	bl	1099778 <fputs@plt+0x1095c78>
   18f5c:	bls	419f74 <fputs@plt+0x416474>
   18f60:	bl	340794 <fputs@plt+0x33cc94>
   18f64:	bl	559270 <fputs@plt+0x555770>
   18f68:			; <UNDEFINED> instruction: 0xf8cd0c08
   18f6c:	b	fe0c8fd4 <fputs@plt+0xfe0c54d4>
   18f70:	cdpls	2, 0, cr0, cr4, cr6, {0}
   18f74:	movweq	lr, #15172	; 0x3b44
   18f78:			; <UNDEFINED> instruction: 0xf8509305
   18f7c:	ldrtmi	r1, [r4], -r0, lsl #25
   18f80:	stcls	0, cr4, [sp], {34}	; 0x22
   18f84:	vldmiami	r6, {s28-s106}
   18f88:			; <UNDEFINED> instruction: 0xf8500bb3
   18f8c:	svcls	0x000aac7c
   18f90:	stmdals	lr, {r0, r2, r5, r9, sl, lr}
   18f94:	vstmiacc	r4, {s28-s103}
   18f98:	orrmi	lr, r4, #274432	; 0x43000
   18f9c:	b	fe340804 <fputs@plt+0xfe33cd04>
   18fa0:			; <UNDEFINED> instruction: 0x9c120903
   18fa4:	vldmiacc	r5, {s28-s106}
   18fa8:	svcls	0x001919be
   18fac:	streq	lr, [r0], #-2692	; 0xfffff57c
   18fb0:	blls	13efd4 <fputs@plt+0x13b4d4>
   18fb4:	streq	lr, [r5], #-2564	; 0xfffff5fc
   18fb8:	streq	lr, [r7, -r0, asr #22]
   18fbc:	ldmdane	r6!, {r2, fp, ip, pc}^
   18fc0:	orrsmi	lr, r5, pc, asr #20
   18fc4:	streq	lr, [r7, -sl, asr #22]
   18fc8:	vstmiami	r3, {s28-s103}
   18fcc:	stmiapl	r0, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   18fd0:	b	123f004 <fputs@plt+0x123b504>
   18fd4:	b	1063130 <fputs@plt+0x105f630>
   18fd8:	submi	r3, r2, r3, lsl #3
   18fdc:	bl	59a784 <fputs@plt+0x596c84>
   18fe0:	bls	39bbf0 <fputs@plt+0x3980f0>
   18fe4:	b	fe080404 <fputs@plt+0xfe07c904>
   18fe8:	b	fe119420 <fputs@plt+0xfe115920>
   18fec:	tstls	r3, r2, lsl #8
   18ff0:	b	fe27f80c <fputs@plt+0xfe27bd0c>
   18ff4:	stmdbls	r4, {r3, r8, r9}
   18ff8:	strvc	lr, [r5], pc, asr #20
   18ffc:	ldmdbvc	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   19000:	mcrrvs	10, 4, lr, r5, cr15
   19004:	stmdbne	r2, {r0, r3, r6, r9, fp, sp, lr, pc}
   19008:	ldreq	lr, [r2], r6, asr #20
   1900c:	subscs	lr, r1, r0, asr #20
   19010:			; <UNDEFINED> instruction: 0x462a4611
   19014:	bl	1200458 <fputs@plt+0x11fc958>
   19018:	bl	6dc830 <fputs@plt+0x6d8d30>
   1901c:	b	109bc30 <fputs@plt+0x1098130>
   19020:	b	13dac3c <fputs@plt+0x13d713c>
   19024:	strmi	r7, [sl], -r1, lsl #7
   19028:	b	133f43c <fputs@plt+0x133b93c>
   1902c:	b	13e037c <fputs@plt+0x13dc87c>
   19030:	b	fe076080 <fputs@plt+0xfe072580>
   19034:	stmdals	ip, {r8}
   19038:	b	fe1bf854 <fputs@plt+0xfe1bbd54>
   1903c:	b	1da868 <fputs@plt+0x1d6d68>
   19040:	stmdals	r6, {r8, r9, sl}
   19044:	streq	lr, [ip], -r6, lsl #21
   19048:	mcrrvs	10, 4, lr, r2, cr15
   1904c:	ldmeq	r0, {r0, r1, r6, r9, fp, sp, lr, pc}
   19050:	strne	lr, [r0], #-2628	; 0xfffff5bc
   19054:	movweq	lr, #23040	; 0x5a00
   19058:	streq	lr, [r1, #-2894]	; 0xfffff4b2
   1905c:	tstmi	pc, #131072	; 0x20000
   19060:	b	fe23f488 <fputs@plt+0xfe23b988>
   19064:	b	1099c7c <fputs@plt+0x109617c>
   19068:	andsmi	r0, r0, r0, lsl #28
   1906c:	tsteq	r1, fp, lsl fp
   19070:	tstls	r7, r6, lsl #20
   19074:	ldmvc	r8!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   19078:	b	133f484 <fputs@plt+0x133b984>
   1907c:	b	3a03cc <fputs@plt+0x39c8cc>
   19080:	ldmdbls	r1, {r0, r9, sl, fp}
   19084:	b	13bf8b0 <fputs@plt+0x13bbdb0>
   19088:	b	fe0dc890 <fputs@plt+0xfe0d8d90>
   1908c:	bl	2190c4 <fputs@plt+0x2155c4>
   19090:	bl	115a39c <fputs@plt+0x115689c>
   19094:	ldmibne	r6!, {r1, fp}^
   19098:	bl	1040cb0 <fputs@plt+0x103d1b0>
   1909c:	bls	1d90dc <fputs@plt+0x1d55dc>
   190a0:	eorhi	pc, r0, sp, asr #17
   190a4:	svcls	0x001046be
   190a8:	bmi	fe4d39ec <fputs@plt+0xfe4cfeec>
   190ac:	ldclgt	8, cr15, [r8], #-336	; 0xfffffeb0
   190b0:	movweq	lr, #31374	; 0x7a8e
   190b4:	vmoveq.32	d11[0], lr
   190b8:	movweq	lr, #10755	; 0x2a03
   190bc:	ldrcc	lr, [r2], pc, asr #20
   190c0:	eor	pc, r4, sp, asr #17
   190c4:	vmlseq.f64	d14, d5, d0
   190c8:	blls	22a934 <fputs@plt+0x226e34>
   190cc:	ldclpl	8, cr15, [r4], #-336	; 0xfffffeb0
   190d0:	b	12bf104 <fputs@plt+0x12bb604>
   190d4:	b	13e6ee8 <fputs@plt+0x13e33e8>
   190d8:	b	11ab72c <fputs@plt+0x11a7c2c>
   190dc:	ldrmi	r4, [lr], -r3, lsl #21
   190e0:	b	fe1ffd20 <fputs@plt+0xfe1fc220>
   190e4:			; <UNDEFINED> instruction: 0x9c1a0a0a
   190e8:	and	pc, ip, sp, asr #17
   190ec:	blls	6eab6c <fputs@plt+0x6e706c>
   190f0:	stmdbne	r0, {r0, r2, r3, r9, fp, ip, pc}
   190f4:	bl	13c0144 <fputs@plt+0x13bc644>
   190f8:	b	13dbd0c <fputs@plt+0x13d820c>
   190fc:	mrcls	14, 0, r3, cr0, cr6, {4}
   19100:	subsmi	r9, r4, r7, lsl #30
   19104:	bl	43f928 <fputs@plt+0x43be28>
   19108:	strmi	r0, [fp], -ip
   1910c:	b	fe0ff538 <fputs@plt+0xfe0fba38>
   19110:	cdpls	3, 0, cr0, cr8, cr6, {0}
   19114:	bleq	193e48 <fputs@plt+0x190348>
   19118:	stmdals	r3, {r0, r1, r6, r7, fp, ip}
   1911c:			; <UNDEFINED> instruction: 0x4e87ea4e
   19120:	stmibcc	r7, {r0, r3, r6, r9, fp, sp, lr, pc}
   19124:	sbcpl	lr, r2, #323584	; 0x4f000
   19128:	b	10c0d78 <fputs@plt+0x10bd278>
   1912c:	b	121a8c <fputs@plt+0x11df8c>
   19130:	b	13da150 <fputs@plt+0x13d6650>
   19134:	b	13f0454 <fputs@plt+0x13ec954>
   19138:	b	13f6b44 <fputs@plt+0x13f3044>
   1913c:	b	fe136588 <fputs@plt+0xfe132a88>
   19140:	b	119a164 <fputs@plt+0x1196664>
   19144:	mcrls	7, 0, r0, cr6, cr0, {4}
   19148:	beq	d3b78 <fputs@plt+0xd0078>
   1914c:	strne	lr, [r0, #-2629]	; 0xfffff5bb
   19150:	b	11bf974 <fputs@plt+0x11bbe74>
   19154:	b	fe1db160 <fputs@plt+0xfe1d7660>
   19158:	svcls	0x000f0605
   1915c:	streq	lr, [r4], #-2891	; 0xfffff4b5
   19160:	bl	500580 <fputs@plt+0x4fca80>
   19164:	blls	dbd94 <fputs@plt+0xd8294>
   19168:	mrrccs	10, 4, lr, r2, cr12
   1916c:	stmdaeq	r7, {r3, r9, fp, sp, lr, pc}
   19170:	subvs	lr, r1, #323584	; 0x4f000
   19174:	streq	lr, [r1, -r5, lsl #20]
   19178:	stmdals	r3, {r0, r2, r8, fp, ip, pc}
   1917c:	sbcsne	lr, r3, #270336	; 0x42000
   19180:	streq	lr, [r3, #-2625]	; 0xfffff5bf
   19184:	b	fe0bf5b0 <fputs@plt+0xfe0bbab0>
   19188:	b	fe2599a8 <fputs@plt+0xfe255ea8>
   1918c:	vmlals.f16	s0, s24, s28	; <UNPREDICTABLE>
   19190:	stmdbeq	ip, {r0, r3, r7, r9, fp, sp, lr, pc}
   19194:			; <UNDEFINED> instruction: 0x7e80ea4f
   19198:	andsvc	lr, r0, pc, asr #20
   1919c:	streq	lr, [r9], #-2884	; 0xfffff4bc
   191a0:	vfnmaeq.f32	s28, s2, s28
   191a4:	stmdbeq	r6, {r0, r1, r3, r4, r8, r9, fp, sp, lr, pc}
   191a8:	andne	lr, r1, r0, asr #20
   191ac:	eorls	pc, ip, sp, asr #17
   191b0:	mcrrvs	10, 4, lr, r3, cr15
   191b4:	b	fe3c09c4 <fputs@plt+0xfe3bcec4>
   191b8:	stmdbls	r5, {}	; <UNPREDICTABLE>
   191bc:	cdpvc	5, 11, cr15, cr8, cr13, {0}
   191c0:	streq	lr, [r6, #-2565]	; 0xfffff5fb
   191c4:	streq	lr, [r7, -r8, asr #20]
   191c8:	streq	lr, [r3], -r1, lsl #20
   191cc:	stmdbls	r9, {r0, r4, r8, r9, fp, ip, pc}
   191d0:	streq	lr, [r6, #-2629]	; 0xfffff5bb
   191d4:	bl	3c0a08 <fputs@plt+0x3bcf08>
   191d8:	blls	5b8ec <fputs@plt+0x57dec>
   191dc:	vldmiane	r1, {s29-s104}
   191e0:	vmlseq.f64	d14, d3, d4
   191e4:			; <UNDEFINED> instruction: 0x0c0cea80
   191e8:	blls	11f94c <fputs@plt+0x11be4c>
   191ec:			; <UNDEFINED> instruction: 0x0c05eb4c
   191f0:	andeq	lr, fp, r7, lsl fp
   191f4:	bl	133d200 <fputs@plt+0x1339700>
   191f8:	andls	r0, ip, r4
   191fc:			; <UNDEFINED> instruction: 0xf8590bb7
   19200:			; <UNDEFINED> instruction: 0xf8cd0c6c
   19204:			; <UNDEFINED> instruction: 0x469ee038
   19208:			; <UNDEFINED> instruction: 0x9c109b07
   1920c:	b	fe3bd238 <fputs@plt+0xfe3b9738>
   19210:	ldmdals	ip, {r0, r1, r8, sl}
   19214:	ldrhtmi	r0, [r5], -r3
   19218:	stmdane	r0!, {r0, r2, r3, r9, sl, fp, ip, pc}
   1921c:			; <UNDEFINED> instruction: 0xf8599c08
   19220:	b	fe1a43e8 <fputs@plt+0xfe1a08e8>
   19224:	ldcls	8, cr0, [r2], {4}
   19228:	strtmi	r9, [r4], lr, lsl #28
   1922c:	b	11002a8 <fputs@plt+0x10fc7a8>
   19230:	blls	2e7c50 <fputs@plt+0x2e4150>
   19234:	bleq	153f6c <fputs@plt+0x15046c>
   19238:	stmne	r0, {r0, r1, r3, sl, fp, ip, pc}
   1923c:	b	11ffa7c <fputs@plt+0x11fbf7c>
   19240:	b	13eb060 <fputs@plt+0x13e7560>
   19244:	b	13ecca4 <fputs@plt+0x13e91a4>
   19248:	b	13ef95c <fputs@plt+0x13ebe5c>
   1924c:	b	1266cac <fputs@plt+0x12631ac>
   19250:	b	11a37a0 <fputs@plt+0x119fca0>
   19254:	b	22ac6c <fputs@plt+0x22716c>
   19258:	b	139b268 <fputs@plt+0x1397768>
   1925c:	sfmls	f3, 4, [lr], {132}	; 0x84
   19260:	vmlaeq.f32	s28, s13, s4
   19264:	vmlals.f64	d9, d1, d4
   19268:	vstmiapl	r4, {s29-s107}
   1926c:	b	fe180298 <fputs@plt+0xfe17c798>
   19270:	b	fe29a684 <fputs@plt+0xfe296b84>
   19274:	bl	12d9e98 <fputs@plt+0x12d6398>
   19278:	stmdbne	r0, {r2, r8, r9, fp}^
   1927c:	b	fe1006b0 <fputs@plt+0xfe0fcbb0>
   19280:	svcls	0x00010309
   19284:	subvs	lr, r6, #323584	; 0x4f000
   19288:	b	10802c4 <fputs@plt+0x107c7c4>
   1928c:	b	131aaac <fputs@plt+0x1316fac>
   19290:	stcls	12, cr2, [ip, #-340]	; 0xfffffeac
   19294:	bvc	fe213bd8 <fputs@plt+0xfe2100d8>
   19298:	ldrvc	lr, [r7, -pc, asr #20]
   1929c:	stmdaeq	r4, {r3, r7, r9, fp, sp, lr, pc}
   192a0:			; <UNDEFINED> instruction: 0x0c0cea8e
   192a4:	beq	fe593bd4 <fputs@plt+0xfe5900d4>
   192a8:	strne	lr, [r5, -r7, asr #20]
   192ac:	b	fe2c06e4 <fputs@plt+0xfe2bcbe4>
   192b0:	tstls	r9, r7, lsl #14
   192b4:	cdpvc	5, 11, cr15, cr8, cr13, {0}
   192b8:	ldrvc	lr, [r5], #-2639	; 0xfffff5b1
   192bc:	bl	12fe304 <fputs@plt+0x12fa804>
   192c0:	stmiane	r0, {r3, sl}^
   192c4:	b	10bfed0 <fputs@plt+0x10bc3d0>
   192c8:	ldrdls	r1, [sl], -r5
   192cc:	b	6ad7c <fputs@plt+0x6727c>
   192d0:	stmdals	r6, {r0, r1, fp}
   192d4:	b	13ff6e8 <fputs@plt+0x13fbbe8>
   192d8:	b	1b78f4 <fputs@plt+0x1b3df4>
   192dc:	b	125aae4 <fputs@plt+0x1256fe4>
   192e0:	b	105b934 <fputs@plt+0x1057e34>
   192e4:	ldcls	0, cr0, [r0, #-20]	; 0xffffffec
   192e8:			; <UNDEFINED> instruction: 0x0c0ceb44
   192ec:	b	1169450 <fputs@plt+0x1165950>
   192f0:	blls	45e704 <fputs@plt+0x45ac04>
   192f4:	b	13ffb38 <fputs@plt+0x13fc038>
   192f8:			; <UNDEFINED> instruction: 0x9c0a6b4a
   192fc:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   19300:	vdiveq.f64	d30, d3, d14
   19304:	bl	53ff3c <fputs@plt+0x53c43c>
   19308:	vstrls	s0, [fp, #-8]
   1930c:	andeq	lr, r3, #4096	; 0x1000
   19310:			; <UNDEFINED> instruction: 0x9c029905
   19314:	streq	lr, [r8], -r6, asr #20
   19318:	andeq	lr, r1, r0, lsl #20
   1931c:	bl	133f728 <fputs@plt+0x133bc28>
   19320:	tstmi	r0, #4, 16	; 0x40000
   19324:	bls	29fa24 <fputs@plt+0x29bf24>
   19328:	blne	ff493c5c <fputs@plt+0xff49015c>
   1932c:	stclmi	8, cr15, [r8], #-376	; 0xfffffe88
   19330:	stmdbeq	fp, {r0, r3, r7, r9, fp, sp, lr, pc}
   19334:	bl	1280fb4 <fputs@plt+0x127d4b4>
   19338:			; <UNDEFINED> instruction: 0xf85e0900
   1933c:	strtmi	r0, [lr], r4, ror #24
   19340:	ldmne	r3!, {r0, r1, r2, r8, sl, fp, ip, pc}
   19344:	eorsge	pc, ip, sp, asr #17
   19348:			; <UNDEFINED> instruction: 0x0c0ceb49
   1934c:	vmlaeq.f32	s28, s29, s10
   19350:	vstrls.16	s2, [r8, #-120]	; 0xffffff88	; <UNPREDICTABLE>
   19354:	b	1400f94 <fputs@plt+0x13fd494>
   19358:	bls	3f796c <fputs@plt+0x3f3e6c>
   1935c:	subhi	pc, r0, sp, asr #17
   19360:	beq	213d7c <fputs@plt+0x21027c>
   19364:	b	3c0fac <fputs@plt+0x3bd4ac>
   19368:	b	13dcb78 <fputs@plt+0x13d9078>
   1936c:	b	13eadbc <fputs@plt+0x13e72bc>
   19370:			; <UNDEFINED> instruction: 0xf8cd3892
   19374:	b	11c939c <fputs@plt+0x11c589c>
   19378:	b	122819c <fputs@plt+0x122469c>
   1937c:	ldrtmi	r4, [sp], -r7, lsl #17
   19380:	strbpl	lr, [r2, pc, asr #20]
   19384:	b	13ffba8 <fputs@plt+0x13fc0a8>
   19388:	mrcls	12, 0, r4, cr15, cr5, {4}
   1938c:	ldrcc	lr, [r5, #2639]	; 0xa4f
   19390:	vmlaeq.f32	s28, s5, s28
   19394:	bl	11bfbac <fputs@plt+0x11bc0ac>
   19398:	b	fe2d93a0 <fputs@plt+0xfe2d58a0>
   1939c:	stmiane	r4!, {r3, r9, sl}
   193a0:			; <UNDEFINED> instruction: 0x96019a10
   193a4:	ldmdavc	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   193a8:	beq	d3bd8 <fputs@plt+0xd00d8>
   193ac:	b	1200bf4 <fputs@plt+0x11fd0f4>
   193b0:	bls	3e3100 <fputs@plt+0x3df600>
   193b4:	blpl	ff1d3cf8 <fputs@plt+0xff1d01f8>
   193b8:	b	1180bc4 <fputs@plt+0x117d0c4>
   193bc:	b	132a9cc <fputs@plt+0x1326ecc>
   193c0:	bls	3685d0 <fputs@plt+0x364ad0>
   193c4:	streq	lr, [r7], -r6, lsl #21
   193c8:			; <UNDEFINED> instruction: 0x0c05ea8c
   193cc:	strbvs	lr, [r3, -pc, asr #20]
   193d0:	andeq	lr, r0, r2, asr #22
   193d4:	b	107fbfc <fputs@plt+0x107c0fc>
   193d8:	strls	r0, [r4, #-1283]	; 0xfffffafd
   193dc:	beq	d3e0c <fputs@plt+0xd030c>
   193e0:	andeq	lr, lr, #20, 22	; 0x5000
   193e4:	bl	1040428 <fputs@plt+0x103c928>
   193e8:	ldmibne	r2, {r1, r3}
   193ec:	b	80c18 <fputs@plt+0x7d118>
   193f0:	tstls	r1, r3, lsl #20
   193f4:	blcs	1553d28 <fputs@plt+0x1550228>
   193f8:	stmdbls	ip, {r1, sl, fp, ip, pc}
   193fc:			; <UNDEFINED> instruction: 0x0c0bea8c
   19400:	andeq	lr, ip, r0, asr #22
   19404:	ldmibeq	r4, {r0, r3, r6, r9, fp, sp, lr, pc}
   19408:	stmdane	r4, {r3, r6, r9, fp, sp, lr, pc}
   1940c:	b	fe28041c <fputs@plt+0xfe27c91c>
   19410:			; <UNDEFINED> instruction: 0xf50d0808
   19414:			; <UNDEFINED> instruction: 0x462579b8
   19418:			; <UNDEFINED> instruction: 0x7e84ea4f
   1941c:	ldrbne	lr, [r5, r7, asr #20]
   19420:	b	fe240838 <fputs@plt+0xfe23cd38>
   19424:	svcls	0x00060807
   19428:	strls	r4, [r4, #-53]	; 0xffffffcb
   1942c:	ldmne	pc!, {r1, r8, sl, fp, ip, pc}	; <UNPREDICTABLE>
   19430:	b	13ff06c <fputs@plt+0x13fb56c>
   19434:	b	107648c <fputs@plt+0x107298c>
   19438:	svcls	0x00020605
   1943c:	blvs	1193d80 <fputs@plt+0x1190280>
   19440:	b	8088c <fputs@plt+0x7cd8c>
   19444:	stmdbls	r3, {r0, r1, r2, r8, r9, sl}
   19448:	strne	lr, [r3], #-2628	; 0xfffff5bc
   1944c:	vfnmaeq.f32	s28, s6, s28
   19450:	stmibeq	r5, {r0, r3, r8, r9, fp, sp, lr, pc}^
   19454:	b	1c086c <fputs@plt+0x1bcd6c>
   19458:	stmdbls	r5, {r0, r9, sl}
   1945c:	streq	lr, [sl, #-2629]	; 0xfffff5bb
   19460:	blne	ff513d94 <fputs@plt+0xff510294>
   19464:	vmlaeq.f32	s28, s9, s28
   19468:			; <UNDEFINED> instruction: 0x0c00eb41
   1946c:	bl	62a16c <fputs@plt+0x62666c>
   19470:	b	fe39b48c <fputs@plt+0xfe39798c>
   19474:	svcls	0x000d0e0b
   19478:			; <UNDEFINED> instruction: 0xf8cd990b
   1947c:	bl	13c94c4 <fputs@plt+0x13c59c4>
   19480:	cdpls	12, 0, cr0, cr15, cr6, {0}
   19484:	vmoveq.32	d2[0], lr
   19488:	stclpl	8, cr15, [r0], #-356	; 0xfffffe9c
   1948c:			; <UNDEFINED> instruction: 0x0c00eb4c
   19490:	b	fe080518 <fputs@plt+0xfe07ca18>
   19494:			; <UNDEFINED> instruction: 0xf8590a06
   19498:	b	2c8610 <fputs@plt+0x2c4b10>
   1949c:	stmdbne	r5!, {r0, r1, r2, r9, fp}^
   194a0:	b	13ff4e0 <fputs@plt+0x13fb9e0>
   194a4:			; <UNDEFINED> instruction: 0x463a4697
   194a8:	ands	pc, r4, sp, asr #17
   194ac:	vfnmacc.f32	s28, s14, s30
   194b0:	andsgt	pc, r8, sp, asr #17
   194b4:	sbcpl	lr, r2, #323584	; 0x4f000
   194b8:	stcls	15, cr9, [r1], #-64	; 0xffffffc0
   194bc:	andeq	lr, r7, r0, lsl #21
   194c0:	bl	11410d8 <fputs@plt+0x113d5d8>
   194c4:	b	fe29c4f8 <fputs@plt+0xfe2989f8>
   194c8:	stmdbls	r7, {r0, sl}
   194cc:	stmmi	r7, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
   194d0:	strcc	lr, [r7], r6, asr #20
   194d4:	stcls	8, cr1, [r4, #-420]	; 0xfffffe5c
   194d8:	ldmibcc	r7, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   194dc:	ldrmi	lr, [r7, pc, asr #20]
   194e0:	andeq	lr, r5, r0, lsl #20
   194e4:	vmlaeq.f32	s28, s13, s16
   194e8:	blcs	1593df8 <fputs@plt+0x15902f8>
   194ec:	bls	240928 <fputs@plt+0x23ce28>
   194f0:	stmibmi	r5, {r0, r3, r6, r9, fp, sp, lr, pc}
   194f4:	strcc	lr, [r5, r7, asr #20]
   194f8:	bl	1340910 <fputs@plt+0x133ce10>
   194fc:	bls	39c50c <fputs@plt+0x398a0c>
   19500:			; <UNDEFINED> instruction: 0x9c0d1909
   19504:	streq	lr, [r7, -r9, lsl #21]
   19508:	strbpl	lr, [r5], pc, asr #20
   1950c:	b	fe040928 <fputs@plt+0xfe03ce28>
   19510:	b	fe399520 <fputs@plt+0xfe395a20>
   19514:	andls	r0, r8, #-1342177280	; 0xb0000000
   19518:	ldrbcs	lr, [r4], -r6, asr #20
   1951c:	b	13ffd3c <fputs@plt+0x13fc23c>
   19520:	b	13f757c <fputs@plt+0x13f3a7c>
   19524:	cfstr32ls	mvfx7, [r5], {133}	; 0x85
   19528:			; <UNDEFINED> instruction: 0x0c00eb4c
   1952c:	b	1229710 <fputs@plt+0x1225c10>
   19530:	b	115f540 <fputs@plt+0x115ba40>
   19534:	sfmls	f0, 4, [r8, #-584]	; 0xfffffdb8
   19538:	blvs	1153e7c <fputs@plt+0x115037c>
   1953c:	tstmi	ip, #1879048192	; 0x70000000
   19540:	stmdbne	r9, {r0, r1, r2, fp, ip, pc}^
   19544:	bl	133fd64 <fputs@plt+0x133c264>
   19548:	stcls	12, cr0, [r1, #-28]	; 0xffffffe4
   1954c:	stmdaeq	r0, {r3, r7, r9, fp, sp, lr, pc}
   19550:	cdpls	8, 0, cr9, cr2, cr5, {0}
   19554:	stcls	0, cr4, [r6, #-176]	; 0xffffff50
   19558:	bvc	fe0d3e9c <fputs@plt+0xfe0d039c>
   1955c:	ldmdbvc	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   19560:	blne	ff4d3e94 <fputs@plt+0xff4d0394>
   19564:	b	ea224 <fputs@plt+0xe6724>
   19568:	b	1299d70 <fputs@plt+0x1296270>
   1956c:	b	125abb4 <fputs@plt+0x12570b4>
   19570:	stmdals	r6, {r8, fp, ip}
   19574:	bvc	fee569b0 <fputs@plt+0xfee52eb0>
   19578:	b	fe22a1d0 <fputs@plt+0xfe2266d0>
   1957c:	bls	9b5b0 <fputs@plt+0x97ab0>
   19580:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   19584:	vmlsvs.f32	s29, s0, s30
   19588:	svcls	0x000c9811
   1958c:	beq	ff0541bc <fputs@plt+0xff0506bc>
   19590:	eorsmi	r9, lr, r9, lsl #16
   19594:	bleq	941dc <fputs@plt+0x906dc>
   19598:			; <UNDEFINED> instruction: 0xf8cd9806
   1959c:	b	c5644 <fputs@plt+0xc1b44>
   195a0:	stmdals	r5, {r9}
   195a4:	streq	lr, [r2], -r6, asr #20
   195a8:	vfnmane.f32	s29, s0, s28
   195ac:	b	fe27f5c0 <fputs@plt+0xfe27bac0>
   195b0:	bl	101b9f0 <fputs@plt+0x1017ef0>
   195b4:	bl	61c1ec <fputs@plt+0x6186ec>
   195b8:	bl	125b5d0 <fputs@plt+0x1257ad0>
   195bc:			; <UNDEFINED> instruction: 0xf8cd0906
   195c0:	bl	645638 <fputs@plt+0x641b38>
   195c4:			; <UNDEFINED> instruction: 0xf85a0e01
   195c8:	stcls	12, cr2, [pc, #-352]	; 19470 <fputs@plt+0x15970>
   195cc:			; <UNDEFINED> instruction: 0x0c0ceb49
   195d0:	b	13ffa0c <fputs@plt+0x13fbf0c>
   195d4:	svcls	0x0022389b
   195d8:	streq	lr, [r1], #-2693	; 0xfffff57b
   195dc:			; <UNDEFINED> instruction: 0xf85a9d0a
   195e0:	bl	5f4738 <fputs@plt+0x5f0c38>
   195e4:	b	11bdf4 <fputs@plt+0x1182f4>
   195e8:	svcls	0x00100405
   195ec:	addscc	lr, r5, pc, asr #20
   195f0:	orrsmi	lr, r5, pc, asr #20
   195f4:	ldrbmi	r9, [sl], -r4, lsl #26
   195f8:	eor	pc, r0, sp, asr #17
   195fc:	orrcc	lr, fp, r1, asr #20
   19600:	streq	lr, [r5, -r7, lsl #21]
   19604:	b	1040a34 <fputs@plt+0x103cf34>
   19608:			; <UNDEFINED> instruction: 0xf8cd408b
   1960c:	b	fe0496a4 <fputs@plt+0xfe045ba4>
   19610:	b	13d961c <fputs@plt+0x13d5b1c>
   19614:	b	13f0948 <fputs@plt+0x13ece48>
   19618:	b	13efd34 <fputs@plt+0x13ec234>
   1961c:	bls	8eac6c <fputs@plt+0x8e716c>
   19620:	ldmdbcs	fp, {r0, r3, r6, r9, fp, sp, lr, pc}^
   19624:	andeq	lr, r9, r0, lsl #21
   19628:	vmlseq.f64	d14, d6, d2
   1962c:	rsbsmi	r9, r4, pc, lsl #28
   19630:	bl	6c0e64 <fputs@plt+0x6bd364>
   19634:	ldrbmi	r0, [lr], -r6, lsl #4
   19638:	streq	lr, [r6, -r7, lsl #20]
   1963c:	b	1240e6c <fputs@plt+0x123d36c>
   19640:	smlabbls	r3, r6, r1, r4
   19644:	b	117fa6c <fputs@plt+0x117bf6c>
   19648:	cfsh32ls	mvfx3, mvfx9, #-58
   1964c:	blvc	fe093f90 <fputs@plt+0xfe090490>
   19650:	bvc	493f94 <fputs@plt+0x490494>
   19654:	b	12bfa94 <fputs@plt+0x12bbf94>
   19658:	bl	139fe78 <fputs@plt+0x139c378>
   1965c:	ldmdbls	r0, {r0, r9, sl, fp}
   19660:	andls	r1, fp, #294912	; 0x48000
   19664:	b	fe1ffe94 <fputs@plt+0xfe1fc394>
   19668:	stmdbls	r3, {r0, r8, r9, sl}
   1966c:	streq	lr, [r7, -lr, asr #22]
   19670:	b	fe08068c <fputs@plt+0xfe07cb8c>
   19674:	b	131b690 <fputs@plt+0x1317b90>
   19678:	bls	461bc8 <fputs@plt+0x45e0c8>
   1967c:	cfldr32vc	mvfx15, [r8], #52	; 0x34
   19680:	b	12fda94 <fputs@plt+0x12f9f94>
   19684:	stflss	f0, [r8, #-600]	; 0xfffffda8
   19688:	bl	32b128 <fputs@plt+0x327628>
   1968c:	bls	dc99c <fputs@plt+0xd8e9c>
   19690:	subgt	pc, r4, sp, asr #17
   19694:	streq	lr, [r5], -r4, asr #20
   19698:			; <UNDEFINED> instruction: 0x0c02ea88
   1969c:	b	13ffed0 <fputs@plt+0x13fc3d0>
   196a0:	vstrls	d6, [r9, #-276]	; 0xfffffeec
   196a4:	andls	r1, r3, #1179648	; 0x120000
   196a8:	bl	11ffed4 <fputs@plt+0x11fc3d4>
   196ac:	stcls	7, cr0, [r8], {12}
   196b0:	ldmdbvc	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   196b4:	stmdals	r6, {r0, r2, r3, r5, r7, r8, r9, sl}
   196b8:	stmdaeq	r4, {r1, r2, r3, r9, fp, sp, lr, pc}
   196bc:	blne	ff4d3ff0 <fputs@plt+0xff4d04f0>
   196c0:	stmdbne	r4, {r0, r3, r6, r9, fp, sp, lr, pc}
   196c4:	ldreq	lr, [r4, #2629]	; 0xa45
   196c8:	tstmi	r0, #256	; 0x100
   196cc:	b	fe2bfef8 <fputs@plt+0xfe2bc3f8>
   196d0:	andsmi	r0, lr, r1, lsl #2
   196d4:	smlabbeq	fp, r1, sl, lr
   196d8:	stcls	6, cr4, [r3], {164}	; 0xa4
   196dc:	vmlsvs.f32	s29, s4, s30
   196e0:	streq	lr, [r8], -r6, asr #20
   196e4:			; <UNDEFINED> instruction: 0x0c04eb1c
   196e8:			; <UNDEFINED> instruction: 0xf8cd9c06
   196ec:	b	fe2897a4 <fputs@plt+0xfe285ca4>
   196f0:	b	11ab0c <fputs@plt+0x11700c>
   196f4:	stcls	12, cr0, [r2], {2}
   196f8:	b	3ff20 <fputs@plt+0x3c420>
   196fc:	stcls	0, cr0, [ip], {4}
   19700:	andeq	lr, ip, r0, asr #20
   19704:	stmdaeq	r7, {r2, r6, r8, r9, fp, sp, lr, pc}
   19708:	vfnmane.f32	s29, s4, s28
   1970c:	stmibne	r9, {r0, r4, sl, fp, ip, pc}
   19710:	b	fe17ff24 <fputs@plt+0xfe17c424>
   19714:	bl	115ab54 <fputs@plt+0x1157054>
   19718:			; <UNDEFINED> instruction: 0xf8cd0c00
   1971c:	bl	479804 <fputs@plt+0x475d04>
   19720:			; <UNDEFINED> instruction: 0xf8540e02
   19724:	bl	133486c <fputs@plt+0x1330d6c>
   19728:	bls	35c74c <fputs@plt+0x358c4c>
   1972c:	svcls	0x0024990a
   19730:	stmdaeq	r1, {r1, r7, r9, fp, sp, lr, pc}
   19734:	mcrrpl	8, 5, pc, ip, cr4	; <UNPREDICTABLE>
   19738:	svcls	0x000419ba
   1973c:	stmdals	fp, {r0, r1, r2, r9, sl, fp, ip, pc}
   19740:	streq	lr, [r6], #-2695	; 0xfffff579
   19744:			; <UNDEFINED> instruction: 0xf8cd9e25
   19748:	b	249760 <fputs@plt+0x245c60>
   1974c:	bl	119b754 <fputs@plt+0x1197c54>
   19750:	stcls	12, cr0, [sp, #-20]	; 0xffffffec
   19754:	stceq	15, cr9, [r1], {14}
   19758:	bleq	194180 <fputs@plt+0x190680>
   1975c:	cdpls	13, 0, cr9, cr11, cr15, {0}
   19760:	vstrls.16	s2, [lr, #-164]	; 0xffffff5c	; <UNPREDICTABLE>
   19764:	eors	pc, r0, sp, asr #17
   19768:	vfnmacc.f32	s28, s0, s30
   1976c:	bmi	fe2140ac <fputs@plt+0xfe2105ac>
   19770:	orrcc	lr, r7, r1, asr #20
   19774:	ldmibcc	r7, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   19778:	sbcpl	lr, r0, pc, asr #20
   1977c:	ldrmi	lr, [r7, pc, asr #20]
   19780:	stmibmi	r6, {r0, r3, r6, r9, fp, sp, lr, pc}
   19784:	streq	lr, [r5], #-2564	; 0xfffff5fc
   19788:	subscs	lr, r5, r0, asr #20
   1978c:	strcc	lr, [r6, r7, asr #20]
   19790:	strbpl	lr, [r5], pc, asr #20
   19794:	b	fe2c0bdc <fputs@plt+0xfe2bd0dc>
   19798:	stmdbls	ip, {r0, r9, sl, fp}
   1979c:	streq	lr, [r7, -r9, lsl #21]
   197a0:			; <UNDEFINED> instruction: 0x0c05eb4c
   197a4:	bl	4c0bbc <fputs@plt+0x4bd0bc>
   197a8:	b	fe399fdc <fputs@plt+0xfe3964dc>
   197ac:	b	fe1197b4 <fputs@plt+0xfe115cb4>
   197b0:	cfstrsls	mvf0, [fp, #-20]	; 0xffffffec
   197b4:	ldmdavc	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   197b8:	orrvc	lr, r1, pc, asr #20
   197bc:			; <UNDEFINED> instruction: 0x0c04eb4c
   197c0:	b	119f810 <fputs@plt+0x119bd10>
   197c4:	strls	r2, [r3, #-1365]	; 0xfffffaab
   197c8:	cdpls	13, 0, cr9, cr12, cr1, {0}
   197cc:	b	10807e0 <fputs@plt+0x107cce0>
   197d0:	b	1219e2c <fputs@plt+0x121632c>
   197d4:	stcls	8, cr1, [r8, #-20]	; 0xffffffec
   197d8:	stmdbvs	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   197dc:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   197e0:	b	117fbfc <fputs@plt+0x117c0fc>
   197e4:	vmlals.f64	d0, d1, d6
   197e8:	streq	lr, [r4, -r7, lsl #21]
   197ec:	stcls	6, cr4, [ip], {174}	; 0xae
   197f0:	bleq	94024 <fputs@plt+0x90524>
   197f4:	ldrvc	lr, [r6, #-2639]	; 0xfffff5b1
   197f8:	b	13ffc24 <fputs@plt+0x13fc124>
   197fc:	b	127821c <fputs@plt+0x127471c>
   19800:			; <UNDEFINED> instruction: 0x9e0119d6
   19804:	andeq	lr, r4, lr, lsl #20
   19808:			; <UNDEFINED> instruction: 0x0c07eb4c
   1980c:	bleq	54140 <fputs@plt+0x50640>
   19810:	vmlseq.f32	s28, s12, s2
   19814:	ldmne	pc, {r0, r9, sl, fp, ip, pc}	; <UNPREDICTABLE>
   19818:	blls	7f838 <fputs@plt+0x7bd38>
   1981c:	strne	lr, [r4, #-2629]	; 0xfffff5bb
   19820:	strbvs	lr, [r6], -pc, asr #20
   19824:	beq	fe554154 <fputs@plt+0xfe550654>
   19828:	ldrbne	lr, [r4], r6, asr #20
   1982c:	b	8083c <fputs@plt+0x7cd3c>
   19830:	b	fe21a444 <fputs@plt+0xfe216944>
   19834:	b	39b860 <fputs@plt+0x397d60>
   19838:	b	fe15d040 <fputs@plt+0xfe159540>
   1983c:	bl	111c06c <fputs@plt+0x111856c>
   19840:	b	1399c78 <fputs@plt+0x1396178>
   19844:	bl	61d058 <fputs@plt+0x619558>
   19848:	b	fe29b87c <fputs@plt+0xfe297d7c>
   1984c:	bl	129c06c <fputs@plt+0x129856c>
   19850:	bl	61d090 <fputs@plt+0x619590>
   19854:	andls	r0, pc, #536870912	; 0x20000000
   19858:	blls	5800b0 <fputs@plt+0x57c5b0>
   1985c:	subeq	pc, r0, #-2147483648	; 0x80000000
   19860:	bl	13be0b8 <fputs@plt+0x13ba5b8>
   19864:	andls	r0, r2, #12, 4	; 0xc0000000
   19868:	movtcc	r9, #2598	; 0xa26
   1986c:	addsmi	r9, sl, #16, 14	; 0x400000
   19870:	tstls	r5, #-2147483644	; 0x80000004
   19874:	blls	50da08 <fputs@plt+0x509f08>
   19878:	tstls	r3, #8, 6	; 0x20000000
   1987c:			; <UNDEFINED> instruction: 0xf8539b14
   19880:	andsls	r2, r6, #64, 24	; 0x4000
   19884:	ldccs	8, cr15, [ip], #-332	; 0xfffffeb4
   19888:			; <UNDEFINED> instruction: 0xf8539217
   1988c:	andsls	r2, r8, #56, 24	; 0x3800
   19890:	ldccs	8, cr15, [r4], #-332	; 0xfffffeb4
   19894:			; <UNDEFINED> instruction: 0xf8539219
   19898:	andsls	r2, sl, #48, 24	; 0x3000
   1989c:	stccs	8, cr15, [ip], #-332	; 0xfffffeb4
   198a0:			; <UNDEFINED> instruction: 0xf853921b
   198a4:	andsls	r2, ip, #40, 24	; 0x2800
   198a8:	stccs	8, cr15, [r4], #-332	; 0xfffffeb4
   198ac:			; <UNDEFINED> instruction: 0xf853921d
   198b0:	andsls	r2, lr, #32, 24	; 0x2000
   198b4:	ldccs	8, cr15, [ip], {83}	; 0x53
   198b8:			; <UNDEFINED> instruction: 0xf853921f
   198bc:	eorls	r2, r0, #24, 24	; 0x1800
   198c0:	ldccs	8, cr15, [r4], {83}	; 0x53
   198c4:			; <UNDEFINED> instruction: 0xf8539221
   198c8:	eorls	r2, r2, #16, 24	; 0x1000
   198cc:	stccs	8, cr15, [ip], {83}	; 0x53
   198d0:			; <UNDEFINED> instruction: 0xf8539223
   198d4:	eorls	r2, r4, #8, 24	; 0x800
   198d8:	stccc	8, cr15, [r4], {83}	; 0x53
   198dc:			; <UNDEFINED> instruction: 0xf7ff9325
   198e0:	ldmdals	r3, {r0, r2, r5, r9, fp, ip, sp, pc}
   198e4:	ldmdbls	r5, {r1, r2, r3, r6, r7, r9, sl, lr}
   198e8:			; <UNDEFINED> instruction: 0xf1a19a2b
   198ec:	bl	9a6f4 <fputs@plt+0x96bf4>
   198f0:	strmi	r0, [ip], r0, asr #5
   198f4:	movwcc	r7, #34904	; 0x8858
   198f8:	stcmi	8, cr15, [r8], {19}
   198fc:	stchi	8, cr15, [r4], {19}
   19900:			; <UNDEFINED> instruction: 0xf8130400
   19904:	b	1044918 <fputs@plt+0x1040e18>
   19908:			; <UNDEFINED> instruction: 0xf8136004
   1990c:			; <UNDEFINED> instruction: 0xf8136c06
   19910:	b	112c91c <fputs@plt+0x1128e1c>
   19914:	b	103293c <fputs@plt+0x102ee3c>
   19918:	b	1123138 <fputs@plt+0x111f638>
   1991c:			; <UNDEFINED> instruction: 0xf813440a
   19920:			; <UNDEFINED> instruction: 0xf813ac02
   19924:	ldrmi	r0, [ip, #3077]	; 0xc05
   19928:	streq	lr, [r0], -r6, asr #20
   1992c:	strcs	lr, [sl], #-2628	; 0xfffff5bc
   19930:	svcmi	0x0008f842
   19934:	bicsle	r6, sp, r6, asr r0
   19938:			; <UNDEFINED> instruction: 0xf7ff46f1
   1993c:	bls	408328 <fputs@plt+0x404828>
   19940:	stmdbls	r2, {r2, r3, r5, r8, r9, fp, ip, pc}
   19944:	ldmne	fp, {r0, r2, r3, r5, fp, ip, pc}
   19948:	bl	1040980 <fputs@plt+0x103ce80>
   1994c:	stmdals	lr!, {r0, r8}
   19950:	bl	441600 <fputs@plt+0x43db00>
   19954:	stmdals	r1, {r2, r8, r9, fp}
   19958:	eorsvs	r9, fp, pc, lsr #24
   1995c:	andeq	lr, r0, r4, asr #22
   19960:	andls	r9, r1, r8, lsl #24
   19964:	bls	27fa2c <fputs@plt+0x27bf2c>
   19968:	ldmdals	r1!, {r0, r1, r8, fp, ip}
   1996c:	bl	1040988 <fputs@plt+0x103ce88>
   19970:	stmdals	r8!, {r1, r9}
   19974:	stmdbne	r4, {r1, r2, r8, sl, fp, ip, pc}
   19978:	mrcls	8, 0, r9, cr0, cr2, {1}
   1997c:	streq	lr, [r5, #-2880]	; 0xfffff4c0
   19980:	movwls	r9, #10291	; 0x2833
   19984:	ldmdals	r4!, {r0, r1, r7, r8, fp, ip}
   19988:	movwls	r9, #15890	; 0x3e12
   1998c:	bl	102b280 <fputs@plt+0x1027780>
   19990:	ldmdals	r5!, {r1, r2, r9, sl}
   19994:	stmdals	fp, {r2, r7, r9, sl, lr}
   19998:			; <UNDEFINED> instruction: 0x0c00eb1c
   1999c:			; <UNDEFINED> instruction: 0x46869836
   199a0:	bl	13bf9e0 <fputs@plt+0x13bbee0>
   199a4:	ldmdals	r7!, {r9, sl, fp}
   199a8:	stmdals	sl, {r7, r9, sl, lr}
   199ac:	stmdaeq	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
   199b0:	strmi	r9, [r1], r9, lsr #16
   199b4:	rsbsvs	r9, r9, r7, lsl #16
   199b8:	stmdbeq	r0, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
   199bc:	stmdbls	r4, {r3, r4, r5, fp, ip, pc}
   199c0:	strmi	r9, [r2], r1, lsl #30
   199c4:	cmpvs	sl, sp, lsl #16
   199c8:	beq	54638 <fputs@plt+0x50b38>
   199cc:	bmi	4ffab8 <fputs@plt+0x4fbfb8>
   199d0:	tsteq	r1, r0, asr #22
   199d4:	stmdbls	r2, {r0, r3, r4, r6, r7, r8, r9, sp, lr}
   199d8:	sbcsvs	r4, pc, sl, ror r4	; <UNPREDICTABLE>
   199dc:			; <UNDEFINED> instruction: 0x611961dd
   199e0:	subsvs	r9, lr, #49152	; 0xc000
   199e4:	eor	pc, ip, r3, asr #17
   199e8:	eorsls	pc, r4, r3, asr #17
   199ec:	andlt	pc, r8, r3, asr #17
   199f0:	andsvs	r6, r9, #156, 2	; 0x27
   199f4:	eorgt	pc, r8, r3, asr #17
   199f8:	eorshi	pc, r0, r3, asr #17
   199fc:	eorsge	pc, r8, r3, asr #17
   19a00:	ldmpl	r3, {r0, r1, r2, r8, r9, fp, lr}^
   19a04:	blls	16f3a74 <fputs@plt+0x16eff74>
   19a08:			; <UNDEFINED> instruction: 0xf04f405a
   19a0c:	mrsle	r0, LR_svc
   19a10:	pop	{r0, r2, r3, r4, r6, ip, sp, pc}
   19a14:			; <UNDEFINED> instruction: 0xf7e98ff0
   19a18:	svclt	0x0000ef6a
   19a1c:	muleq	r2, r0, r3
   19a20:	andeq	r0, r0, r0, ror r2
   19a24:	svcmi	0x00f8e92d
   19a28:	ldmib	r0, {r2, r9, sl, lr}^
   19a2c:			; <UNDEFINED> instruction: 0xf04fab10
   19a30:	strmi	r0, [lr], -r0, lsl #18
   19a34:	bl	6ab290 <fputs@plt+0x6a7790>
   19a38:			; <UNDEFINED> instruction: 0xf04f0002
   19a3c:	bl	16da644 <fputs@plt+0x16d6b44>
   19a40:			; <UNDEFINED> instruction: 0xf00a0109
   19a44:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl}^
   19a48:	svclt	0x002c0110
   19a4c:	andcs	r2, r0, #268435456	; 0x10000000
   19a50:	andle	r4, r6, r3, lsl r3
   19a54:	andscc	lr, r2, #212, 18	; 0x350000
   19a58:	strtvs	r3, [r3], #769	; 0x301
   19a5c:	andeq	pc, r0, #-2147483632	; 0x80000010
   19a60:	ldmdbne	fp!, {r1, r5, r6, r7, sl, sp, lr}^
   19a64:	stmdale	fp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
   19a68:	pop	{r0, r2, r3, r8, fp, ip, sp, pc}
   19a6c:			; <UNDEFINED> instruction: 0xf1048ff8
   19a70:			; <UNDEFINED> instruction: 0x462a0050
   19a74:			; <UNDEFINED> instruction: 0x46314438
   19a78:	svcmi	0x00f8e8bd
   19a7c:	cdplt	7, 4, cr15, cr12, cr9, {7}
   19a80:	stmibeq	pc!, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
   19a84:	ldrbeq	pc, [pc, #-5]!	; 19a87 <fputs@plt+0x15f87>	; <UNPREDICTABLE>
   19a88:	rscle	r2, sp, r0, lsl #30
   19a8c:			; <UNDEFINED> instruction: 0x46b001ff
   19a90:	stmdbeq	r7, {r1, r2, r8, r9, fp, sp, lr, pc}
   19a94:	strtmi	r4, [r0], -r1, asr #12
   19a98:	stmeq	r0, {r3, r8, ip, sp, lr, pc}
   19a9c:			; <UNDEFINED> instruction: 0xf8a4f7ff
   19aa0:	mvnsle	r4, r1, asr #11
   19aa4:	smladxcs	r0, lr, r4, r4
   19aa8:			; <UNDEFINED> instruction: 0xf104e7de
   19aac:			; <UNDEFINED> instruction: 0xf1c70850
   19ab0:	ldrtmi	r0, [r1], -r0, lsl #5
   19ab4:	andeq	lr, r7, r8, lsl #22
   19ab8:	cfstrscc	mvf4, [r0, #88]	; 0x58
   19abc:	cdp	7, 2, cr15, cr14, cr9, {7}
   19ac0:	strtmi	r4, [r0], -r1, asr #12
   19ac4:			; <UNDEFINED> instruction: 0xf7ff443d
   19ac8:	ldrb	pc, [sl, pc, lsl #17]	; <UNPREDICTABLE>
   19acc:	orrcs	r6, r0, r2, lsl #24
   19ad0:			; <UNDEFINED> instruction: 0xf002b5f8
   19ad4:	stmne	r3, {r0, r1, r2, r3, r4, r5, r6, r9}
   19ad8:	bcs	1c262e4 <fputs@plt+0x1c227e4>
   19adc:	ldrbeq	pc, [r0, #-256]	; 0xffffff00	; <UNPREDICTABLE>
   19ae0:			; <UNDEFINED> instruction: 0xf8834604
   19ae4:	bl	15dc2c <fputs@plt+0x15a12c>
   19ae8:	svclt	0x00980002
   19aec:	rsbseq	pc, r0, #-2147483600	; 0x80000030
   19af0:	tstcs	r0, r5, lsr r8
   19af4:	ldcl	7, cr15, [r0, #-932]!	; 0xfffffc5c
   19af8:			; <UNDEFINED> instruction: 0x3010e9d4
   19afc:	stclvs	6, cr4, [r5], #164	; 0xa4
   19b00:	ldrdgt	pc, [r8], #-132	; 0xffffff7c
   19b04:	svceq	0x004000c7
   19b08:	ldrbvc	lr, [r3, -r7, asr #20]
   19b0c:	b	1019ec8 <fputs@plt+0x10163c8>
   19b10:	b	1159e48 <fputs@plt+0x1156348>
   19b14:	beq	eb708c <fputs@plt+0xeb358c>
   19b18:	vst1.8	{d0-d3}, [r2 :256], lr
   19b1c:	vst1.16	{d4-d7}, [r6 :256]
   19b20:	b	109b524 <fputs@plt+0x1097a24>
   19b24:	b	13f2388 <fputs@plt+0x13ee888>
   19b28:	tstmi	r6, #21248	; 0x5300
   19b2c:	subpl	pc, r7, #201326595	; 0xc000003
   19b30:	sbcvs	lr, r3, #270336	; 0x42000
   19b34:	cfldrdmi	mvd15, [pc], #-48	; 19b0c <fputs@plt+0x1600c>
   19b38:	b	109a6ac <fputs@plt+0x1096bac>
   19b3c:	vst1.8	{d0-d3}, [r3], ip
   19b40:	b	119a944 <fputs@plt+0x1196e44>
   19b44:	tstmi	r3, #7340032	; 0x700000
   19b48:	blt	b88350 <fputs@plt+0xb84850>
   19b4c:	teqvs	r2, #196, 18	; 0x310000
   19b50:	eorspl	lr, r0, r4, asr #19
   19b54:	pop	{r5, r9, sl, lr}
   19b58:			; <UNDEFINED> instruction: 0xf7ff40f8
   19b5c:			; <UNDEFINED> instruction: 0xf1c2b845
   19b60:	smlabbcs	r0, r0, r2, r0
   19b64:	ldc	7, cr15, [r8, #-932]!	; 0xfffffc5c
   19b68:	strtmi	r4, [r9], -r0, lsr #12
   19b6c:			; <UNDEFINED> instruction: 0xf83cf7ff
   19b70:	rsbscs	r4, r0, #40, 12	; 0x2800000
   19b74:	svclt	0x0000e7bd
   19b78:	tstge	r9, #240, 8	; 0xf0000000
   19b7c:	movwcs	lr, #2515	; 0x9d3
   19b80:	ldmib	r5, {r0, r3, r4, r8, sl, sp, pc}^
   19b84:	ldrge	r4, [sl, -r0, lsl #10]
   19b88:			; <UNDEFINED> instruction: 0x6700e9d7
   19b8c:	movwcs	lr, #2496	; 0x9c0
   19b90:	strmi	lr, [r2, #-2496]	; 0xfffff640
   19b94:	ldmib	r3, {r3, r4, r8, r9, sp, pc}^
   19b98:	ldrge	r2, [r9, #-768]	; 0xfffffd00
   19b9c:	strmi	lr, [r0, #-2517]	; 0xfffff62b
   19ba0:	strvs	lr, [r4, -r0, asr #19]
   19ba4:	movwcs	lr, #27072	; 0x69c0
   19ba8:	ldmib	r7, {r0, r1, r2, r4, r8, r9, sl, sp, pc}^
   19bac:	tstge	r8, #0, 14
   19bb0:	movwcs	lr, #2515	; 0x9d3
   19bb4:	strmi	lr, [r8, #-2496]	; 0xfffff640
   19bb8:	ldmib	r5, {r0, r1, r2, r4, r8, sl, sp, pc}^
   19bbc:	stmib	r0, {r8, sl, lr}^
   19bc0:	andcs	r2, r0, #12, 6	; 0x30000000
   19bc4:	stmib	r0, {r8, r9, sp}^
   19bc8:	stmib	r0, {r1, r3, r8, r9, sl, sp, lr}^
   19bcc:	stmib	r0, {r1, r2, r3, r8, sl, lr}^
   19bd0:	ldcllt	3, cr2, [r0], #72	; 0x48
   19bd4:	tstcs	r0, #192, 18	; 0x300000
   19bd8:	svclt	0x00004770
   19bdc:	andhi	pc, r0, pc, lsr #7
   19be0:	ldrdgt	r9, [r5, -r8]
   19be4:	blgt	fef01160 <fputs@plt+0xfeefd660>
   19be8:	ldrbtcc	sp, [ip], -r7, lsl #10
   19bec:	addsvs	r2, sl, #688128	; 0xa8000
   19bf0:	rsbscc	sp, r0, r7, lsl sp
   19bf4:	cmpls	r9, sl, asr r1
   19bf8:			; <UNDEFINED> instruction: 0xf70e5939
   19bfc:	strne	lr, [pc, #-3288]!	; 18f2c <fputs@plt+0x1542c>
   19c00:			; <UNDEFINED> instruction: 0xffc00b31
   19c04:	ldrvs	r2, [r3, -r7, ror #12]!
   19c08:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   19c0c:			; <UNDEFINED> instruction: 0x8eb44a87
   19c10:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   19c14:	blle	325450 <fputs@plt+0x321950>
   19c18:	cdplt	15, 15, cr4, cr10, cr4, {5}
   19c1c:			; <UNDEFINED> instruction: 0x47b5481d
   19c20:	svclt	0x0000e700
   19c24:			; <UNDEFINED> instruction: 0x4605b538
   19c28:			; <UNDEFINED> instruction: 0xf7ff460c
   19c2c:			; <UNDEFINED> instruction: 0xf1a5ff4f
   19c30:			; <UNDEFINED> instruction: 0xf1050308
   19c34:	strtmi	r0, [r1], -r8, lsr #32
   19c38:	movwcc	r7, #35802	; 0x8bda
   19c3c:			; <UNDEFINED> instruction: 0xf1014283
   19c40:			; <UNDEFINED> instruction: 0xf8010108
   19c44:	ldmhi	sl, {r3, sl, fp, sp}^
   19c48:	stccs	8, cr15, [r7], {1}
   19c4c:	b	13f3dbc <fputs@plt+0x13f02bc>
   19c50:			; <UNDEFINED> instruction: 0xf8012212
   19c54:	ldmdavs	sl, {r1, r2, sl, fp, sp}^
   19c58:	stccs	8, cr15, [r5], {1}
   19c5c:			; <UNDEFINED> instruction: 0xf80178da
   19c60:	ldmdahi	sl, {r2, sl, fp, sp}^
   19c64:	stccs	8, cr15, [r3], {1}
   19c68:	b	13f3cd8 <fputs@plt+0x13f01d8>
   19c6c:			; <UNDEFINED> instruction: 0xf8012212
   19c70:	ldmdavs	sl, {r1, sl, fp, sp}
   19c74:	stccs	8, cr15, [r1], {1}
   19c78:	ldfltd	f5, [r8, #-888]!	; 0xfffffc88
   19c7c:	strmi	r4, [r1], -fp, lsl #12
   19c80:	push	{r0, r1, r3, r4, r5, fp, lr}
   19c84:			; <UNDEFINED> instruction: 0x461443d0
   19c88:	blmi	eab4f8 <fputs@plt+0xea79f8>
   19c8c:	vqshl.s8	q2, q12, <illegal reg q7.5>
   19c90:	ldmib	r9, {r5, r7, r8, fp}^
   19c94:	adcslt	r8, r8, r0, lsl #18
   19c98:	ldmib	r7, {r0, r1, r2, r5, r8, r9, sl, sp, pc}^
   19c9c:	stmiapl	r3, {r8, r9, sl, sp, lr}^
   19ca0:	ldmdavs	fp, {r1, fp, sp, pc}
   19ca4:			; <UNDEFINED> instruction: 0xf04f9337
   19ca8:	stmib	sp, {r8, r9}^
   19cac:	vmla.i8	d8, d15, d2
   19cb0:	ldmib	r9, {r4, r7, r8, fp}^
   19cb4:	stmib	sp, {r8, fp, pc}^
   19cb8:	strcs	r6, [r0], -r4, lsl #14
   19cbc:	stmib	sp, {r8, r9, sl, sp}^
   19cc0:	stmib	sp, {r2, r4, r8, r9, sl, sp, lr}^
   19cc4:	vmla.i8	d8, d15, d6
   19cc8:	ldmib	r9, {r7, r8, fp}^
   19ccc:	stmib	sp, {r8, fp, pc}^
   19cd0:			; <UNDEFINED> instruction: 0xa71f6712
   19cd4:			; <UNDEFINED> instruction: 0x6700e9d7
   19cd8:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   19cdc:	ldmdbeq	r8!, {r0, r1, r2, r3, r9, ip, sp, lr, pc}^
   19ce0:	stmdbhi	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   19ce4:	strvs	lr, [sl, -sp, asr #19]
   19ce8:	ldmib	r7, {r0, r2, r3, r4, r8, r9, sl, sp, pc}^
   19cec:	stmib	sp, {r8, r9, sl, sp, lr}^
   19cf0:	vmla.i8	d8, d15, d12
   19cf4:	ldmib	r9, {r2, r4, r5, r6, r8, fp}^
   19cf8:	andls	r8, r1, r0, lsl #18
   19cfc:	strvs	lr, [lr, -sp, asr #19]
   19d00:	ldmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   19d04:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   19d08:	strtmi	r9, [r1], -r1, lsl #16
   19d0c:			; <UNDEFINED> instruction: 0xff8af7ff
   19d10:	blmi	62c57c <fputs@plt+0x628a7c>
   19d14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19d18:	blls	df3d88 <fputs@plt+0xdf0288>
   19d1c:			; <UNDEFINED> instruction: 0xf04f405a
   19d20:	mrsle	r0, LR_svc
   19d24:	pop	{r3, r4, r5, ip, sp, pc}
   19d28:			; <UNDEFINED> instruction: 0xf7e983d0
   19d2c:	svclt	0x0000ede0
   19d30:	ldrdgt	r9, [r5, -r8]
   19d34:	blgt	fef012b0 <fputs@plt+0xfeefd7b0>
   19d38:	ldrbtcc	sp, [ip], -r7, lsl #10
   19d3c:	addsvs	r2, sl, #688128	; 0xa8000
   19d40:	rsbscc	sp, r0, r7, lsl sp
   19d44:	cmpls	r9, sl, asr r1
   19d48:			; <UNDEFINED> instruction: 0xf70e5939
   19d4c:	strne	lr, [pc, #-3288]!	; 1907c <fputs@plt+0x1557c>
   19d50:			; <UNDEFINED> instruction: 0xffc00b31
   19d54:	ldrvs	r2, [r3, -r7, ror #12]!
   19d58:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   19d5c:			; <UNDEFINED> instruction: 0x8eb44a87
   19d60:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   19d64:	blle	3255a0 <fputs@plt+0x321aa0>
   19d68:	cdplt	15, 15, cr4, cr10, cr4, {5}
   19d6c:			; <UNDEFINED> instruction: 0x47b5481d
   19d70:	ldrdeq	r2, [r2], -ip
   19d74:	andeq	r0, r0, r0, ror r2
   19d78:	andeq	r2, r2, r4, asr r0
   19d7c:	tstge	r8, #240, 8	; 0xf0000000
   19d80:	movwcs	lr, #2515	; 0x9d3
   19d84:	ldmib	r5, {r3, r4, r8, sl, sp, pc}^
   19d88:	ldrge	r4, [r9, -r0, lsl #10]
   19d8c:			; <UNDEFINED> instruction: 0x6700e9d7
   19d90:	movwcs	lr, #2496	; 0x9c0
   19d94:	strmi	lr, [r2, #-2496]	; 0xfffff640
   19d98:	ldmib	r3, {r0, r1, r2, r4, r8, r9, sp, pc}^
   19d9c:	ldrge	r2, [r8, #-768]	; 0xfffffd00
   19da0:	strmi	lr, [r0, #-2517]	; 0xfffff62b
   19da4:	strvs	lr, [r4, -r0, asr #19]
   19da8:	movwcs	lr, #27072	; 0x69c0
   19dac:	ldmib	r7, {r1, r2, r4, r8, r9, sl, sp, pc}^
   19db0:	tstge	r7, #0, 14
   19db4:	movwcs	lr, #2515	; 0x9d3
   19db8:	strmi	lr, [r8, #-2496]	; 0xfffff640
   19dbc:	ldmib	r5, {r1, r2, r4, r8, sl, sp, pc}^
   19dc0:	stmib	r0, {r8, sl, lr}^
   19dc4:	andcs	r2, r0, #12, 6	; 0x30000000
   19dc8:	stmib	r0, {r8, r9, sp}^
   19dcc:	stmib	r0, {r1, r3, r8, r9, sl, sp, lr}^
   19dd0:	stmib	r0, {r1, r2, r3, r8, sl, lr}^
   19dd4:	ldcllt	3, cr2, [r0], #72	; 0x48
   19dd8:	tstcs	r0, #192, 18	; 0x300000
   19ddc:	svclt	0x00004770
   19de0:	vtbl.8	d12, {d12-d13}, d8
   19de4:	bvs	293788 <fputs@plt+0x28fc88>
   19de8:	strbhi	sl, [sl], #1851	; 0x73b
   19dec:	bllt	1a05808 <fputs@plt+0x1a01d08>
   19df0:	vcmla.f32	d15, d4, d27[0], #90
   19df4:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   19df8:	svcpl	0x001d36f1
   19dfc:	strbge	pc, [pc, #-1338]	; 198ca <fputs@plt+0x15dca>	; <UNPREDICTABLE>
   19e00:	sfmge	f0, 3, [r6, #836]!	; 0x344
   19e04:	tstpl	lr, pc, ror r2
   19e08:	blcs	fb4e8c <fputs@plt+0xfb138c>
   19e0c:	blls	174044 <fputs@plt+0x170544>
   19e10:	blx	10893c6 <fputs@plt+0x10858c6>
   19e14:	svcne	0x0083d9ab
   19e18:	cmnne	lr, #1073741854	; 0x4000001e
   19e1c:	blpl	ff84d288 <fputs@plt+0xff849788>
   19e20:	svclt	0x0000e600
   19e24:			; <UNDEFINED> instruction: 0x4605b538
   19e28:			; <UNDEFINED> instruction: 0xf7ff460c
   19e2c:			; <UNDEFINED> instruction: 0xf1a5fe4f
   19e30:			; <UNDEFINED> instruction: 0xf1050308
   19e34:			; <UNDEFINED> instruction: 0x46210038
   19e38:	movwcc	r7, #35802	; 0x8bda
   19e3c:			; <UNDEFINED> instruction: 0xf1014283
   19e40:			; <UNDEFINED> instruction: 0xf8010108
   19e44:	ldmhi	sl, {r3, sl, fp, sp}^
   19e48:	stccs	8, cr15, [r7], {1}
   19e4c:	b	13f3fbc <fputs@plt+0x13f04bc>
   19e50:			; <UNDEFINED> instruction: 0xf8012212
   19e54:	ldmdavs	sl, {r1, r2, sl, fp, sp}^
   19e58:	stccs	8, cr15, [r5], {1}
   19e5c:			; <UNDEFINED> instruction: 0xf80178da
   19e60:	ldmdahi	sl, {r2, sl, fp, sp}^
   19e64:	stccs	8, cr15, [r3], {1}
   19e68:	b	13f3ed8 <fputs@plt+0x13f03d8>
   19e6c:			; <UNDEFINED> instruction: 0xf8012212
   19e70:	ldmdavs	sl, {r1, sl, fp, sp}
   19e74:	stccs	8, cr15, [r1], {1}
   19e78:	ldfltd	f5, [r8, #-888]!	; 0xfffffc88
   19e7c:	strmi	r4, [r1], -fp, lsl #12
   19e80:	push	{r0, r1, r3, r4, r5, fp, lr}
   19e84:			; <UNDEFINED> instruction: 0x461443d0
   19e88:	blmi	eab6f8 <fputs@plt+0xea7bf8>
   19e8c:	vqshl.s8	q2, q12, <illegal reg q7.5>
   19e90:	ldmib	r9, {r5, r7, r8, fp}^
   19e94:	adcslt	r8, r8, r0, lsl #18
   19e98:	ldmib	r7, {r0, r1, r2, r5, r8, r9, sl, sp, pc}^
   19e9c:	stmiapl	r3, {r8, r9, sl, sp, lr}^
   19ea0:	ldmdavs	fp, {r1, fp, sp, pc}
   19ea4:			; <UNDEFINED> instruction: 0xf04f9337
   19ea8:	stmib	sp, {r8, r9}^
   19eac:	vmla.i8	d8, d15, d2
   19eb0:	ldmib	r9, {r4, r7, r8, fp}^
   19eb4:	stmib	sp, {r8, fp, pc}^
   19eb8:	strcs	r6, [r0], -r4, lsl #14
   19ebc:	stmib	sp, {r8, r9, sl, sp}^
   19ec0:	stmib	sp, {r2, r4, r8, r9, sl, sp, lr}^
   19ec4:	vmla.i8	d8, d15, d6
   19ec8:	ldmib	r9, {r7, r8, fp}^
   19ecc:	stmib	sp, {r8, fp, pc}^
   19ed0:			; <UNDEFINED> instruction: 0xa71f6712
   19ed4:			; <UNDEFINED> instruction: 0x6700e9d7
   19ed8:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   19edc:	ldmdbeq	r8!, {r0, r1, r2, r3, r9, ip, sp, lr, pc}^
   19ee0:	stmdbhi	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   19ee4:	strvs	lr, [sl, -sp, asr #19]
   19ee8:	ldmib	r7, {r0, r2, r3, r4, r8, r9, sl, sp, pc}^
   19eec:	stmib	sp, {r8, r9, sl, sp, lr}^
   19ef0:	vmla.i8	d8, d15, d12
   19ef4:	ldmib	r9, {r2, r4, r5, r6, r8, fp}^
   19ef8:	andls	r8, r1, r0, lsl #18
   19efc:	strvs	lr, [lr, -sp, asr #19]
   19f00:	ldmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   19f04:	stc2	7, cr15, [lr, #1020]	; 0x3fc
   19f08:	strtmi	r9, [r1], -r1, lsl #16
   19f0c:			; <UNDEFINED> instruction: 0xff8af7ff
   19f10:	blmi	62c77c <fputs@plt+0x628c7c>
   19f14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19f18:	blls	df3f88 <fputs@plt+0xdf0488>
   19f1c:			; <UNDEFINED> instruction: 0xf04f405a
   19f20:	mrsle	r0, LR_svc
   19f24:	pop	{r3, r4, r5, ip, sp, pc}
   19f28:			; <UNDEFINED> instruction: 0xf7e983d0
   19f2c:	svclt	0x0000ece0
   19f30:	vtbl.8	d12, {d12-d13}, d8
   19f34:	bvs	2938d8 <fputs@plt+0x28fdd8>
   19f38:	strbhi	sl, [sl], #1851	; 0x73b
   19f3c:	bllt	1a05958 <fputs@plt+0x1a01e58>
   19f40:	vcmla.f32	d15, d4, d27[0], #90
   19f44:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   19f48:	svcpl	0x001d36f1
   19f4c:	strbge	pc, [pc, #-1338]	; 19a1a <fputs@plt+0x15f1a>	; <UNPREDICTABLE>
   19f50:	sfmge	f0, 3, [r6, #836]!	; 0x344
   19f54:	tstpl	lr, pc, ror r2
   19f58:	blcs	fb4fdc <fputs@plt+0xfb14dc>
   19f5c:	blls	174194 <fputs@plt+0x170694>
   19f60:	blx	1089516 <fputs@plt+0x1085a16>
   19f64:	svcne	0x0083d9ab
   19f68:	cmnne	lr, #1073741854	; 0x4000001e
   19f6c:	blpl	ff84d3d8 <fputs@plt+0xff8498d8>
   19f70:	ldrdeq	r1, [r2], -ip
   19f74:	andeq	r0, r0, r0, ror r2
   19f78:	andeq	r1, r2, r4, asr lr
   19f7c:	addsmi	r6, r8, #64, 16	; 0x400000
   19f80:	strlt	sp, [r8, #-3079]	; 0xfffff3f9
   19f84:	stmdavs	fp, {r3, r9, sl, lr}
   19f88:			; <UNDEFINED> instruction: 0xf7e96013
   19f8c:	andcs	lr, r0, r8, ror fp
   19f90:			; <UNDEFINED> instruction: 0xf04fbd08
   19f94:			; <UNDEFINED> instruction: 0x477030ff
   19f98:	addsmi	r6, r8, #64, 16	; 0x400000
   19f9c:	strlt	sp, [r8, #-3079]	; 0xfffff3f9
   19fa0:	stmdahi	fp, {r3, r9, sl, lr}
   19fa4:			; <UNDEFINED> instruction: 0xf7e98013
   19fa8:	andcs	lr, r0, sl, ror #22
   19fac:			; <UNDEFINED> instruction: 0xf04fbd08
   19fb0:			; <UNDEFINED> instruction: 0x477030ff
   19fb4:			; <UNDEFINED> instruction: 0x460cb510
   19fb8:	ldrmi	r6, [r1], -r0, lsr #16
   19fbc:			; <UNDEFINED> instruction: 0xf7f1461a
   19fc0:	strmi	pc, [r3], -r1, asr #17
   19fc4:	eorvs	r2, r3, r0
   19fc8:	svclt	0x0000bd10
   19fcc:	andcs	fp, r4, r0, lsl r5
   19fd0:			; <UNDEFINED> instruction: 0xf7e9460c
   19fd4:	andcs	lr, r0, #116, 24	; 0x7400
   19fd8:	ldrmi	r4, [r0], -r3, lsl #12
   19fdc:	andsvs	r6, sl, r3, lsr #32
   19fe0:	svclt	0x0000bd10
   19fe4:	andcs	fp, r2, r0, lsl r5
   19fe8:			; <UNDEFINED> instruction: 0xf7e9460c
   19fec:	andcs	lr, r0, #104, 24	; 0x6800
   19ff0:	ldrmi	r4, [r0], -r3, lsl #12
   19ff4:	andshi	r6, sl, r3, lsr #32
   19ff8:	svclt	0x0000bd10
   19ffc:			; <UNDEFINED> instruction: 0x460cb510
   1a000:	ldrmi	r8, [r1], -r0, lsr #16
   1a004:			; <UNDEFINED> instruction: 0xf7fb461a
   1a008:	strmi	pc, [r3], -r1, lsl #24
   1a00c:	eorhi	r2, r3, r0
   1a010:	svclt	0x0000bd10
   1a014:	addlt	fp, r2, r0, lsl r5
   1a018:	addsmi	r6, ip, #68, 16	; 0x440000
   1a01c:	strmi	sp, [r8], -sl, lsl #24
   1a020:	andls	r4, r1, r1, lsl r6
   1a024:	mrc2	7, 7, pc, cr14, cr15, {7}
   1a028:			; <UNDEFINED> instruction: 0xf7e99801
   1a02c:	andcs	lr, r0, r8, lsr #22
   1a030:	ldclt	0, cr11, [r0, #-8]
   1a034:	rscscc	pc, pc, pc, asr #32
   1a038:	svclt	0x0000e7fa
   1a03c:	ldrmi	r4, [r1], -r8, lsl #12
   1a040:	ldrmi	fp, [sl], -r8, lsl #10
   1a044:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1a048:	stclt	0, cr2, [r8, #-0]
   1a04c:	sbcscs	fp, r0, r8, lsr r5
   1a050:			; <UNDEFINED> instruction: 0xf7e9460c
   1a054:			; <UNDEFINED> instruction: 0x4605ec34
   1a058:	mrc2	7, 4, pc, cr0, cr15, {7}
   1a05c:	eorvs	r2, r5, r0
   1a060:	svclt	0x0000bd38
   1a064:	addlt	fp, r2, r0, lsl r5
   1a068:	addsmi	r6, ip, #68, 16	; 0x440000
   1a06c:	strmi	sp, [r8], -sl, lsl #24
   1a070:	andls	r4, r1, r1, lsl r6
   1a074:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
   1a078:			; <UNDEFINED> instruction: 0xf7e99801
   1a07c:	andcs	lr, r0, r0, lsl #22
   1a080:	ldclt	0, cr11, [r0, #-8]
   1a084:	rscscc	pc, pc, pc, asr #32
   1a088:	svclt	0x0000e7fa
   1a08c:	ldrmi	r4, [r1], -r8, lsl #12
   1a090:	ldrmi	fp, [sl], -r8, lsl #10
   1a094:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
   1a098:	stclt	0, cr2, [r8, #-0]
   1a09c:	sbcscs	fp, r0, r8, lsr r5
   1a0a0:			; <UNDEFINED> instruction: 0xf7e9460c
   1a0a4:	strmi	lr, [r5], -ip, lsl #24
   1a0a8:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   1a0ac:	eorvs	r2, r5, r0
   1a0b0:	svclt	0x0000bd38
   1a0b4:	addlt	fp, r2, r0, lsl r5
   1a0b8:	addsmi	r6, ip, #68, 16	; 0x440000
   1a0bc:	strmi	sp, [r8], -sl, lsl #24
   1a0c0:	andls	r4, r1, r1, lsl r6
   1a0c4:	ldc2	7, cr15, [r2], #1016	; 0x3f8
   1a0c8:			; <UNDEFINED> instruction: 0xf7e99801
   1a0cc:	ldrdcs	lr, [r0], -r8
   1a0d0:	ldclt	0, cr11, [r0, #-8]
   1a0d4:	rscscc	pc, pc, pc, asr #32
   1a0d8:	svclt	0x0000e7fa
   1a0dc:	ldrmi	r4, [r1], -r8, lsl #12
   1a0e0:	ldrmi	fp, [sl], -r8, lsl #10
   1a0e4:	ldc2	7, cr15, [lr], {254}	; 0xfe
   1a0e8:	stclt	0, cr2, [r8, #-0]
   1a0ec:	rsbcs	fp, r8, r8, lsr r5
   1a0f0:			; <UNDEFINED> instruction: 0xf7e9460c
   1a0f4:	strmi	lr, [r5], -r4, ror #23
   1a0f8:	stc2l	7, cr15, [r8], #-1016	; 0xfffffc08
   1a0fc:	eorvs	r2, r5, r0
   1a100:	svclt	0x0000bd38
   1a104:	addlt	fp, r2, r0, lsl r5
   1a108:	addsmi	r6, ip, #68, 16	; 0x440000
   1a10c:	strmi	sp, [r8], -sl, lsl #24
   1a110:	andls	r4, r1, r1, lsl r6
   1a114:	stc2	7, cr15, [r8], #-1008	; 0xfffffc10
   1a118:			; <UNDEFINED> instruction: 0xf7e99801
   1a11c:			; <UNDEFINED> instruction: 0x2000eab0
   1a120:	ldclt	0, cr11, [r0, #-8]
   1a124:	rscscc	pc, pc, pc, asr #32
   1a128:	svclt	0x0000e7fa
   1a12c:	ldrmi	r4, [r1], -r8, lsl #12
   1a130:	ldrmi	fp, [sl], -r8, lsl #10
   1a134:	ldc2	7, cr15, [r4], {252}	; 0xfc
   1a138:	stclt	0, cr2, [r8, #-0]
   1a13c:	subscs	fp, ip, r8, lsr r5
   1a140:			; <UNDEFINED> instruction: 0xf7e9460c
   1a144:			; <UNDEFINED> instruction: 0x4605ebbc
   1a148:	blx	ffb58142 <fputs@plt+0xffb54642>
   1a14c:	eorvs	r2, r5, r0
   1a150:	svclt	0x0000bd38
   1a154:			; <UNDEFINED> instruction: 0x4606b5f8
   1a158:	strmi	r4, [pc], -fp, lsl #26
   1a15c:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
   1a160:	ldrtmi	r6, [r0], -r9, lsr #16
   1a164:			; <UNDEFINED> instruction: 0xf7e9351c
   1a168:			; <UNDEFINED> instruction: 0xb128eca2
   1a16c:	cfstrscs	mvf3, [r6], {1}
   1a170:			; <UNDEFINED> instruction: 0xf06fd1f6
   1a174:	ldcllt	0, cr0, [r8, #368]!	; 0x170
   1a178:	andscs	r4, ip, #4, 22	; 0x1000
   1a17c:	blx	ab372 <fputs@plt+0xa7872>
   1a180:	eorsvs	r3, ip, r4, lsl #8
   1a184:	svclt	0x0000bdf8
   1a188:	andeq	r2, r2, sl, lsr r8
   1a18c:	andeq	r2, r2, ip, lsl r8
   1a190:	strdlt	fp, [r3], r0
   1a194:	strmi	r4, [r6], -pc, lsl #24
   1a198:	strcs	r4, [r0, #-1551]	; 0xfffff9f1
   1a19c:	tstls	r1, ip, ror r4
   1a1a0:			; <UNDEFINED> instruction: 0xf8543410
   1a1a4:			; <UNDEFINED> instruction: 0x46301c10
   1a1a8:	stc	7, cr15, [r0], {233}	; 0xe9
   1a1ac:	stmdavs	r3!, {r3, r8, fp, ip, sp, pc}
   1a1b0:	strcc	fp, [r1, #-2363]	; 0xfffff6c5
   1a1b4:	cfstrscs	mvf3, [r6, #-112]	; 0xffffff90
   1a1b8:			; <UNDEFINED> instruction: 0xf06fd1f3
   1a1bc:	andlt	r0, r3, ip, asr r0
   1a1c0:	blmi	189988 <fputs@plt+0x185e88>
   1a1c4:	ldrbtmi	r2, [fp], #-540	; 0xfffffde4
   1a1c8:	strcc	pc, [r5, #-2818]	; 0xfffff4fe
   1a1cc:	andlt	r6, r3, sp, lsr r0
   1a1d0:	svclt	0x0000bdf0
   1a1d4:	strdeq	r2, [r2], -ip
   1a1d8:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   1a1dc:	svclt	0x0018380b
   1a1e0:	ldrbmi	r2, [r0, -r1]!
   1a1e4:	vst2.8	{d22-d23}, [pc], r3
   1a1e8:	vmlal.s<illegal width 8>	q10, d10, d1[7]
   1a1ec:			; <UNDEFINED> instruction: 0xf02312ac
   1a1f0:	bne	fe61b1f4 <fputs@plt+0xfe6176f4>
   1a1f4:			; <UNDEFINED> instruction: 0xf04fbf18
   1a1f8:			; <UNDEFINED> instruction: 0x477030ff
   1a1fc:			; <UNDEFINED> instruction: 0x4604b510
   1a200:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   1a204:	bl	ff4d81b0 <fputs@plt+0xff4d46b0>
   1a208:	stmdavs	r2!, {r4, r8, fp, lr}
   1a20c:	ldrbtmi	r2, [r9], #-1
   1a210:	ldmib	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a214:	stmdavs	r2!, {r1, r2, r3, r8, fp, lr}^
   1a218:	ldrbtmi	r2, [r9], #-1
   1a21c:	ldmib	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a220:	stmiavs	r2!, {r2, r3, r8, fp, lr}
   1a224:	ldrbtmi	r2, [r9], #-1
   1a228:	ldmib	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a22c:	stmiavs	r2!, {r1, r3, r8, fp, lr}^
   1a230:	ldrbtmi	r2, [r9], #-1
   1a234:	stmib	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a238:	stmdbvs	r2!, {r3, r8, fp, lr}
   1a23c:	pop	{r0, sp}
   1a240:	ldrbtmi	r4, [r9], #-16
   1a244:	stmiblt	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a248:	andeq	lr, r0, lr, asr #22
   1a24c:	andeq	lr, r0, r6, ror #22
   1a250:	andeq	lr, r0, lr, ror #22
   1a254:	andeq	lr, r0, r6, ror fp
   1a258:	andeq	lr, r0, lr, ror fp
   1a25c:	andeq	lr, r0, r2, lsl #23
   1a260:	cfldr32mi	mvfx11, [r3], {56}	; 0x38
   1a264:	orrslt	r4, r8, ip, ror r4
   1a268:	ldmdavc	fp, {r0, r1, sl, fp, sp, lr}
   1a26c:	stmdavs	r3, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
   1a270:	stmdblt	fp!, {r1, r7, fp, sp, lr}
   1a274:	stmibvs	r0, {r1, r3, r4, r5, r8, fp, ip, sp, pc}^
   1a278:	svclt	0x00183800
   1a27c:	ldclt	0, cr2, [r8, #-4]!
   1a280:	andcs	fp, r1, sl, lsl #2
   1a284:	stmdbvs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1a288:	rscsle	r2, r4, r0, lsl #22
   1a28c:	ldrb	r2, [r9, r1]!
   1a290:	rscscc	pc, pc, pc, asr #32
   1a294:	stcmi	13, cr11, [r7, #-224]	; 0xffffff20
   1a298:	stfvss	f2, [r3, #-4]
   1a29c:	stmdbpl	r0!, {r1, r2, r9, fp, lr}^
   1a2a0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1a2a4:	bl	dd8250 <fputs@plt+0xdd4750>
   1a2a8:	rscscc	pc, pc, pc, asr #32
   1a2ac:	svclt	0x0000bd38
   1a2b0:	andeq	r1, r2, r4, lsl #22
   1a2b4:	andeq	r0, r0, r8, ror r2
   1a2b8:	andeq	lr, r0, r8, lsr fp
   1a2bc:	mvnsmi	lr, sp, lsr #18
   1a2c0:	bmi	72bd08 <fputs@plt+0x728208>
   1a2c4:	blmi	7464dc <fputs@plt+0x7429dc>
   1a2c8:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   1a2cc:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx15
   1a2d0:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
   1a2d4:	movwls	r6, #14363	; 0x381b
   1a2d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a2dc:	bl	ffcd8288 <fputs@plt+0xffcd4788>
   1a2e0:	stmdbge	r2, {r8, r9, sp}
   1a2e4:			; <UNDEFINED> instruction: 0x46052210
   1a2e8:	eorvs	r4, fp, r0, lsr #12
   1a2ec:	b	258298 <fputs@plt+0x254798>
   1a2f0:	ldmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
   1a2f4:	adcmi	r9, r3, #2048	; 0x800
   1a2f8:	bmi	48e330 <fputs@plt+0x48a830>
   1a2fc:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   1a300:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a304:	subsmi	r9, sl, r3, lsl #22
   1a308:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a30c:	andlt	sp, r4, r0, lsl r1
   1a310:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1a314:	ldrtmi	r4, [fp], -fp, lsl #16
   1a318:	tstcs	r1, fp, lsl #20
   1a31c:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
   1a320:	strhi	lr, [r0], #-2509	; 0xfffff633
   1a324:			; <UNDEFINED> instruction: 0xf7e96800
   1a328:	strdcs	lr, [r1], -r6
   1a32c:	bl	ff1582d8 <fputs@plt+0xff1547d8>
   1a330:	b	ff7582dc <fputs@plt+0xff7547dc>
   1a334:	muleq	r2, lr, sl
   1a338:	andeq	r0, r0, r0, ror r2
   1a33c:	muleq	r2, r6, sl
   1a340:	andeq	r1, r2, sl, ror #20
   1a344:	andeq	r0, r0, r8, ror r2
   1a348:	andeq	r8, r0, r6, lsr sp
   1a34c:	svcmi	0x00f0e92d
   1a350:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   1a354:	bmi	ff07cf6c <fputs@plt+0xff07946c>
   1a358:	ldrdls	pc, [r0], #-131	; 0xffffff7d
   1a35c:	ldrbtmi	r4, [sl], #-3008	; 0xfffff440
   1a360:	addlt	r4, sp, r0, asr #19
   1a364:	strbmi	r4, [r8], -r0, asr #25
   1a368:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   1a36c:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   1a370:			; <UNDEFINED> instruction: 0xf04f930b
   1a374:	movwcs	r0, #768	; 0x300
   1a378:	movwls	r9, #29701	; 0x7405
   1a37c:	ldmib	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a380:	tstvs	r0, r6, lsl #10	; <UNPREDICTABLE>
   1a384:	rscscs	r4, pc, #53477376	; 0x3300000
   1a388:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1a38c:	cmphi	r5, r0	; <UNPREDICTABLE>
   1a390:	blcs	983a4 <fputs@plt+0x948a4>
   1a394:	mvnsle	r4, fp, lsl #5
   1a398:			; <UNDEFINED> instruction: 0xf44f4bb4
   1a39c:	vqdmull.s<illegal width 8>	q10, d10, d1[7]
   1a3a0:	strcs	r1, [r0, -ip, lsr #23]
   1a3a4:	cmpcc	r4, #2063597568	; 0x7b000000
   1a3a8:	bcc	fe455bd4 <fputs@plt+0xfe4520d4>
   1a3ac:	vmla.f64	d10, d8, d10
   1a3b0:	blge	1e8bf8 <fputs@plt+0x1e50f8>
   1a3b4:	bcc	fe455bdc <fputs@plt+0xfe4520dc>
   1a3b8:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
   1a3bc:	bcc	455be8 <fputs@plt+0x4520e8>
   1a3c0:	ssatmi	r4, #20, fp, asr #12
   1a3c4:	mrc	6, 0, r4, cr8, cr14, {0}
   1a3c8:			; <UNDEFINED> instruction: 0x46531a10
   1a3cc:	beq	fe455c34 <fputs@plt+0xfe452134>
   1a3d0:			; <UNDEFINED> instruction: 0xf7e9220a
   1a3d4:	stmdacs	r0, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
   1a3d8:	rscshi	pc, sp, r0, asr #6
   1a3dc:	bne	455c48 <fputs@plt+0x452148>
   1a3e0:	stmdals	r7, {r3, r9, fp, sp, pc}
   1a3e4:			; <UNDEFINED> instruction: 0xf7e93701
   1a3e8:	stmdacs	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
   1a3ec:	movwcs	sp, #235	; 0xeb
   1a3f0:	ldrmi	sl, [r8], r9, lsl #24
   1a3f4:	ldrtmi	r9, [r3], -r3, lsl #6
   1a3f8:			; <UNDEFINED> instruction: 0x469a4656
   1a3fc:	ldmibmi	sp, {r0, r1, r2, ip, pc}
   1a400:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   1a404:	b	fef583b0 <fputs@plt+0xfef548b0>
   1a408:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a40c:	stmdavc	r3, {r2, r3, r4, r5, ip, lr, pc}
   1a410:	eorsle	r2, r9, r3, lsr #22
   1a414:	svceq	0x0000f1b8
   1a418:	sbcshi	pc, r0, r0
   1a41c:	svceq	0x0001f1b8
   1a420:			; <UNDEFINED> instruction: 0xf108d036
   1a424:	andcs	r0, r0, r1, lsl #16
   1a428:	strb	r9, [r8, r7]!
   1a42c:			; <UNDEFINED> instruction: 0x46024992
   1a430:	beq	fe455c9c <fputs@plt+0xfe45219c>
   1a434:			; <UNDEFINED> instruction: 0xf7f14479
   1a438:	mcrrne	12, 0, pc, r3, cr15	; <UNPREDICTABLE>
   1a43c:	andeq	pc, r0, fp, asr #17
   1a440:	rscshi	pc, r4, r0
   1a444:	ldrbmi	r4, [r0], #-2957	; 0xfffff473
   1a448:	andeq	pc, r0, fp, asr #17
   1a44c:	ldrbtmi	r2, [fp], #-0
   1a450:	bcs	744c0 <fputs@plt+0x709c0>
   1a454:			; <UNDEFINED> instruction: 0xf0404622
   1a458:	stmibmi	r9, {r4, r6, r7, pc}
   1a45c:	ldrbtmi	r9, [r9], #-7
   1a460:	b	fe3d840c <fputs@plt+0xfe3d490c>
   1a464:	stmdavc	r3, {r7, r8, ip, sp, pc}
   1a468:	andle	r2, sp, r3, lsr #22
   1a46c:	strcs	r4, [r0, #-2437]	; 0xfffff67b
   1a470:	strtmi	r4, [r2], -r8, lsr #12
   1a474:	strls	r4, [r7, #-1145]	; 0xfffffb87
   1a478:			; <UNDEFINED> instruction: 0xf7e99104
   1a47c:	stmdbls	r4, {r1, r7, r9, fp, sp, lr, pc}
   1a480:	stmdavc	r3, {r4, r8, ip, sp, pc}
   1a484:	teqle	sl, r3, lsr #22
   1a488:	ssatmi	r4, #19, r3, asr #12
   1a48c:			; <UNDEFINED> instruction: 0xe79a461e
   1a490:	blcc	810a4 <fputs@plt+0x7d5a4>
   1a494:	vqdmulh.s<illegal width 8>	d2, d0, d5
   1a498:	andge	r8, r2, #221	; 0xdd
   1a49c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1a4a0:			; <UNDEFINED> instruction: 0x4710441a
   1a4a4:			; <UNDEFINED> instruction: 0xffffff89
   1a4a8:	andeq	r0, r0, r1, lsl #2
   1a4ac:	andeq	r0, r0, r9, ror #1
   1a4b0:	andeq	r0, r0, sp, lsl #1
   1a4b4:	andeq	r0, r0, r5, ror r0
   1a4b8:	andeq	r0, r0, r9, lsl r0
   1a4bc:	ldrtmi	r4, [sl], -r9, asr #12
   1a4c0:	mrc2	7, 7, pc, cr12, cr15, {7}
   1a4c4:	ldrdhi	pc, [r0, #143]	; 0x8f
   1a4c8:	ldrbtmi	r2, [r8], #1280	; 0x500
   1a4cc:			; <UNDEFINED> instruction: 0xf8cb4641
   1a4d0:			; <UNDEFINED> instruction: 0x46280014
   1a4d4:	strls	r4, [r7, #-1570]	; 0xfffff9de
   1a4d8:	b	14d8484 <fputs@plt+0x14d4984>
   1a4dc:	sbcsle	r2, r3, r0, lsl #16
   1a4e0:	blcs	8f84f4 <fputs@plt+0x8f49f4>
   1a4e4:			; <UNDEFINED> instruction: 0x4622d0d0
   1a4e8:	strtmi	r4, [r8], -r1, asr #12
   1a4ec:			; <UNDEFINED> instruction: 0xf7e99507
   1a4f0:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
   1a4f4:	stmdavc	r3, {r3, r6, r7, ip, lr, pc}
   1a4f8:	sbcle	r2, r5, r3, lsr #22
   1a4fc:	strtmi	r4, [r8], -r1, asr #12
   1a500:	strls	r4, [r7, #-1570]	; 0xfffff9de
   1a504:	b	f584b0 <fputs@plt+0xf549b0>
   1a508:	adcsle	r2, sp, r0, lsl #16
   1a50c:	blcs	8f8520 <fputs@plt+0x8f4a20>
   1a510:			; <UNDEFINED> instruction: 0xf04fd0ba
   1a514:	str	r0, [r4, r4, lsl #16]
   1a518:	ldrtmi	r4, [sl], -r9, asr #12
   1a51c:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1a520:	ldrdhi	pc, [r8, #-143]!	; 0xffffff71
   1a524:	ldrbtmi	r2, [r8], #1280	; 0x500
   1a528:			; <UNDEFINED> instruction: 0xf8cb4641
   1a52c:	bfi	r0, r0, #0, #17
   1a530:			; <UNDEFINED> instruction: 0x4649463a
   1a534:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1a538:	ldrsbhi	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   1a53c:	strtmi	r2, [r2], -r0, lsl #10
   1a540:	strls	r4, [r7, #-1272]	; 0xfffffb08
   1a544:			; <UNDEFINED> instruction: 0xf8cb4641
   1a548:	strtmi	r0, [r8], -ip
   1a54c:	b	6584f8 <fputs@plt+0x6549f8>
   1a550:	addsle	r2, r9, r0, lsl #16
   1a554:	blcs	8f8568 <fputs@plt+0x8f4a68>
   1a558:			; <UNDEFINED> instruction: 0x4622d096
   1a55c:	strtmi	r4, [r8], -r1, asr #12
   1a560:			; <UNDEFINED> instruction: 0xf7e99507
   1a564:	stmdacs	r0, {r1, r2, r3, r9, fp, sp, lr, pc}
   1a568:	stmdavc	r3, {r1, r2, r3, r7, ip, lr, pc}
   1a56c:	addle	r2, fp, r3, lsr #22
   1a570:	strtmi	r4, [r8], -r1, asr #12
   1a574:	strls	r4, [r7, #-1570]	; 0xfffff9de
   1a578:	b	d8524 <fputs@plt+0xd4a24>
   1a57c:	addle	r2, r3, r0, lsl #16
   1a580:	blcs	8f8594 <fputs@plt+0x8f4a94>
   1a584:			; <UNDEFINED> instruction: 0xf8ddd080
   1a588:	strb	r8, [sl, -ip]
   1a58c:	ldrtmi	r4, [sl], -r9, asr #12
   1a590:	mrc2	7, 4, pc, cr4, cr15, {7}
   1a594:	ldrsbthi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   1a598:	ldrbtmi	r2, [r8], #1280	; 0x500
   1a59c:			; <UNDEFINED> instruction: 0xf8cb4641
   1a5a0:	ldr	r0, [r6, r8]
   1a5a4:	ldrtmi	r4, [sl], -r9, asr #12
   1a5a8:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   1a5ac:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   1a5b0:	ldrbtmi	r2, [r8], #1280	; 0x500
   1a5b4:			; <UNDEFINED> instruction: 0xf8cb4641
   1a5b8:	str	r0, [sl, r4]
   1a5bc:	ldmdbmi	r7!, {r1, r9, sl, lr}
   1a5c0:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
   1a5c4:			; <UNDEFINED> instruction: 0xf7f14478
   1a5c8:	vmlsne.f64	d15, d3, d7
   1a5cc:	blle	7bf1e0 <fputs@plt+0x7bb6e0>
   1a5d0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a5d4:	ldrbmi	lr, [r0], -r7, lsr #14
   1a5d8:	svc	0x00a0f7e8
   1a5dc:	blmi	82cea8 <fputs@plt+0x8293a8>
   1a5e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a5e4:	blls	2f4654 <fputs@plt+0x2f0b54>
   1a5e8:			; <UNDEFINED> instruction: 0xf04f405a
   1a5ec:			; <UNDEFINED> instruction: 0xd1220300
   1a5f0:	ldc	0, cr11, [sp], #52	; 0x34
   1a5f4:	pop	{r2, r8, r9, fp, pc}
   1a5f8:	stmdbmi	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a5fc:	ldrbtmi	r6, [r9], #-24	; 0xffffffe8
   1a600:			; <UNDEFINED> instruction: 0xf7e99007
   1a604:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   1a608:	svcge	0x002df47f
   1a60c:	bmi	a14304 <fputs@plt+0xa10804>
   1a610:	stmdami	r7!, {r0, r1, r3, r6, r9, sl, lr}
   1a614:	cfstrsls	mvf4, [r5], {122}	; 0x7a
   1a618:	stmdapl	r0!, {r0, r8, sp}
   1a61c:	strvc	lr, [r0, #-2509]	; 0xfffff633
   1a620:			; <UNDEFINED> instruction: 0xf7e96800
   1a624:	andcs	lr, r1, r8, ror r9
   1a628:	b	11d85d4 <fputs@plt+0x11d4ad4>
   1a62c:	strbmi	r4, [fp], -r1, lsr #20
   1a630:	ldrbtmi	r4, [sl], #-2079	; 0xfffff7e1
   1a634:			; <UNDEFINED> instruction: 0xf7e9e7ef
   1a638:			; <UNDEFINED> instruction: 0x9c05e95a
   1a63c:	ldmdami	ip, {r0, r1, r3, r6, r9, sl, lr}
   1a640:	bmi	762a4c <fputs@plt+0x75ef4c>
   1a644:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   1a648:			; <UNDEFINED> instruction: 0xf7e96800
   1a64c:	andcs	lr, r1, r4, ror #18
   1a650:	b	cd85fc <fputs@plt+0xcd4afc>
   1a654:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a658:	svclt	0x0000e6e5
   1a65c:	andeq	r1, r2, sl, lsl #20
   1a660:	andeq	r0, r0, r0, ror r2
   1a664:	andeq	lr, r0, r6, lsr ip
   1a668:	strdeq	r1, [r2], -ip
   1a66c:	andeq	r2, r2, r0, lsr #13
   1a670:	andeq	r8, r0, r6, asr ip
   1a674:	andeq	r8, r0, r2, lsl ip
   1a678:	andeq	lr, r0, ip, lsl #20
   1a67c:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   1a680:			; <UNDEFINED> instruction: 0x00008bb6
   1a684:	andeq	r8, r0, r0, lsr #23
   1a688:	andeq	r8, r0, sl, asr #22
   1a68c:	andeq	r8, r0, lr, ror #21
   1a690:	ldrdeq	r8, [r0], -r4
   1a694:	andeq	r8, r0, sl, ror sl
   1a698:	andeq	r8, r0, r2, ror #20
   1a69c:	andeq	lr, r0, sl, ror #16
   1a6a0:	andeq	r2, r2, r0, lsl #9
   1a6a4:	andeq	r1, r2, r8, lsl #15
   1a6a8:	andeq	r8, r0, r6, lsl sl
   1a6ac:	andeq	r8, r0, r8, lsl sl
   1a6b0:	andeq	r0, r0, r8, ror r2
   1a6b4:	andeq	lr, r0, sl, lsr #16
   1a6b8:	andeq	fp, r0, sl, lsl #17
   1a6bc:	svcvs	0x000cf5b1
   1a6c0:	blvs	fe10f370 <fputs@plt+0xfe10b870>
   1a6c4:	mcrrvs	11, 4, fp, r3, cr3
   1a6c8:	bvs	c939c <fputs@plt+0xc589c>
   1a6cc:	msrpl	SPSR_sx, #1342177284	; 0x50000004
   1a6d0:	orrscs	pc, r9, #211812352	; 0xca00000
   1a6d4:			; <UNDEFINED> instruction: 0xd11f429a
   1a6d8:			; <UNDEFINED> instruction: 0xf6446a42
   1a6dc:			; <UNDEFINED> instruction: 0xf6c56358
   1a6e0:	addsmi	r0, sl, #76, 6	; 0x30000001
   1a6e4:	ldrtlt	sp, [r0], #-280	; 0xfffffee8
   1a6e8:			; <UNDEFINED> instruction: 0x33bef24a
   1a6ec:	vmull.s<illegal width 8>	q11, d16, d0[1]
   1a6f0:	bvs	fe0a368c <fputs@plt+0xfe09fb8c>
   1a6f4:	strtmi	r6, [r2], #-2817	; 0xfffff4ff
   1a6f8:	ldrmi	r6, [r3], #-2885	; 0xfffff4bb
   1a6fc:	strmi	r6, [fp], #-3012	; 0xfffff43c
   1a700:	strtmi	r6, [fp], #-3073	; 0xfffff3ff
   1a704:	strtmi	r6, [r3], #-3202	; 0xfffff37e
   1a708:	cfldrslt	mvf4, [r0], #-44	; 0xffffffd4
   1a70c:	bne	42b674 <fputs@plt+0x427b74>
   1a710:			; <UNDEFINED> instruction: 0xf04fbf18
   1a714:			; <UNDEFINED> instruction: 0x477030ff
   1a718:	rscscc	pc, pc, pc, asr #32
   1a71c:	svclt	0x00004770
   1a720:	svclt	0x0018381a
   1a724:	ldrbmi	r2, [r0, -r1]!
   1a728:	ldrbmi	lr, [r0, sp, lsr #18]!
   1a72c:	mrrcmi	0, 9, fp, sp, cr14
   1a730:	bmi	176bf50 <fputs@plt+0x1768450>
   1a734:	svcmi	0x005d447c
   1a738:	ldrbtmi	r5, [pc], #-2210	; 1a740 <fputs@plt+0x16c40>
   1a73c:	andsls	r6, sp, #1179648	; 0x120000
   1a740:	andeq	pc, r0, #79	; 0x4f
   1a744:			; <UNDEFINED> instruction: 0xf04fb320
   1a748:			; <UNDEFINED> instruction: 0xf50034ff
   1a74c:	strmi	r6, [r2], -r0, lsl #10
   1a750:	rsbpl	pc, r6, r5, asr #4
   1a754:	addscs	pc, r9, sl, asr #13
   1a758:			; <UNDEFINED> instruction: 0xf6446230
   1a75c:			; <UNDEFINED> instruction: 0xf6c56058
   1a760:	rsbsvs	r0, r0, #76	; 0x4c
   1a764:	rscsvc	pc, lr, pc, asr #12
   1a768:	rscscs	pc, pc, lr, asr #13
   1a76c:	andeq	lr, r0, r6, asr #19
   1a770:	andeq	lr, r2, r6, asr #19
   1a774:	andeq	lr, r4, r6, asr #19
   1a778:	andeq	lr, r6, r6, asr #19
   1a77c:	adcsvs	r2, r0, #0
   1a780:	strtmi	lr, [r8], #-2498	; 0xfffff63e
   1a784:	adcmi	r3, sl, #8, 4	; 0x80000000
   1a788:	andcs	sp, r0, #-2147483586	; 0x8000003e
   1a78c:	ldrbtvs	r6, [r2], #-946	; 0xfffffc4e
   1a790:			; <UNDEFINED> instruction: 0xf44f6b0a
   1a794:	ldmdavs	r9, {r2, r3, sp, lr}^
   1a798:	andcs	r6, r0, r0, lsr r3
   1a79c:	stmib	r6, {r1, r4, r5, r6, r8, r9, sp, lr}^
   1a7a0:	tstlt	r9, pc, lsl #4
   1a7a4:	mvnsvs	r6, #222208	; 0x36400
   1a7a8:	stmdavc	fp!, {r0, r2, r3, r4, r6, sl, fp, sp, lr}
   1a7ac:	ldrmi	fp, [r4], -fp, lsl #22
   1a7b0:	strvs	pc, [ip, #-1103]	; 0xfffffbb1
   1a7b4:	ldrdcc	lr, [r8], -r6
   1a7b8:	strmi	r6, [r3], #-2737	; 0xfffff54f
   1a7bc:	strmi	r6, [fp], #-2800	; 0xfffff510
   1a7c0:	strmi	r6, [r3], #-2993	; 0xfffff44f
   1a7c4:	strmi	r6, [fp], #-3056	; 0xfffff410
   1a7c8:	strmi	r6, [r3], #-3185	; 0xfffff38f
   1a7cc:	strtmi	r4, [fp], #-1035	; 0xfffffbf5
   1a7d0:	bmi	deb824 <fputs@plt+0xde7d24>
   1a7d4:	ldrbtmi	r4, [sl], #-1059	; 0xfffffbdd
   1a7d8:	ldrtvs	r4, [r3], #987	; 0x3db
   1a7dc:	ldmpl	r3, {r1, r4, r5, r8, r9, fp, lr}^
   1a7e0:	blls	774850 <fputs@plt+0x770d50>
   1a7e4:			; <UNDEFINED> instruction: 0xf04f405a
   1a7e8:	cmple	r9, r0, lsl #6
   1a7ec:	pop	{r1, r2, r3, r4, ip, sp, pc}
   1a7f0:	ldmdbmi	r0!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1a7f4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1a7f8:	svc	0x009cf7e8
   1a7fc:	stmdacs	r0, {r2, r9, sl, lr}
   1a800:			; <UNDEFINED> instruction: 0xf7e8d042
   1a804:	bge	d609c <fputs@plt+0xd259c>
   1a808:	andcs	r4, r3, r1, lsl #12
   1a80c:	svc	0x000ef7e8
   1a810:	blls	1c9678 <fputs@plt+0x1c5b78>
   1a814:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1a818:	svcmi	0x0000f5b3
   1a81c:			; <UNDEFINED> instruction: 0xf8dfd12d
   1a820:			; <UNDEFINED> instruction: 0xf10da098
   1a824:			; <UNDEFINED> instruction: 0xf8df0804
   1a828:			; <UNDEFINED> instruction: 0x466f9094
   1a82c:			; <UNDEFINED> instruction: 0x460544fa
   1a830:			; <UNDEFINED> instruction: 0x464344f9
   1a834:			; <UNDEFINED> instruction: 0x4651463a
   1a838:			; <UNDEFINED> instruction: 0xf7e84620
   1a83c:	stmdacs	r2, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
   1a840:			; <UNDEFINED> instruction: 0xf105d108
   1a844:	ldm	r7, {r2, r4, r8, r9}
   1a848:	strcc	r0, [r1, #-3]
   1a84c:	biceq	lr, r3, #6144	; 0x1800
   1a850:	andeq	lr, r3, r3, lsl #17
   1a854:	strtmi	r4, [r0], -r9, asr #12
   1a858:	cdp	7, 2, cr15, cr2, cr8, {7}
   1a85c:	svclt	0x00183001
   1a860:	ldclcs	0, cr2, [pc, #4]!	; 1a86c <fputs@plt+0x16d6c>
   1a864:	andcs	fp, r0, r8, lsl #31
   1a868:	mvnle	r2, r0, lsl #16
   1a86c:			; <UNDEFINED> instruction: 0xf7e84620
   1a870:	ldmib	r6, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}^
   1a874:	lfmvs	f5, 4, [r4], #-48	; 0xffffffd0
   1a878:			; <UNDEFINED> instruction: 0x4620e79c
   1a87c:	cdp	7, 4, cr15, cr14, cr8, {7}
   1a880:	andpl	lr, ip, #3506176	; 0x358000
   1a884:			; <UNDEFINED> instruction: 0xe7956c34
   1a888:	strtmi	r4, [fp], -sp, lsl #16
   1a88c:	tstcs	r1, sp, lsl #20
   1a890:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
   1a894:			; <UNDEFINED> instruction: 0xf7e96800
   1a898:	andcs	lr, r1, lr, lsr r8
   1a89c:	stmdb	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a8a0:	stmda	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a8a4:	andeq	r1, r2, r4, lsr r6
   1a8a8:	andeq	r0, r0, r0, ror r2
   1a8ac:	andeq	r1, r2, lr, lsr #12
   1a8b0:	muleq	r2, r2, r5
   1a8b4:	andeq	lr, r0, sl, lsr #15
   1a8b8:	muleq	r0, ip, r7
   1a8bc:	andeq	lr, r0, r0, lsr #15
   1a8c0:	andeq	r0, r0, r8, ror r2
   1a8c4:	andeq	lr, r0, r2, lsl r7
   1a8c8:	mvnsmi	lr, sp, lsr #18
   1a8cc:	ldmdami	r0!, {r2, r9, sl, lr}
   1a8d0:	ldrbvc	pc, [lr, pc, asr #12]!	; <UNPREDICTABLE>
   1a8d4:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
   1a8d8:	ldrbtmi	r1, [r8], #-3878	; 0xfffff0da
   1a8dc:	ldrbcs	pc, [pc, lr, asr #13]!	; <UNPREDICTABLE>
   1a8e0:	stmda	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a8e4:	blvs	8acd9c <fputs@plt+0x8a929c>
   1a8e8:	ldrbtmi	r2, [r9], #-1
   1a8ec:			; <UNDEFINED> instruction: 0xf7e844f8
   1a8f0:	stmdbmi	sl!, {r4, r5, r9, sl, fp, sp, lr, pc}
   1a8f4:	andcs	r6, r1, r3, lsr #24
   1a8f8:	ldrbtmi	r6, [r9], #-2914	; 0xfffff49e
   1a8fc:	cdp	7, 2, cr15, cr8, cr8, {7}
   1a900:	blvs	ff8acda4 <fputs@plt+0xff8a92a4>
   1a904:	ldrbtmi	r2, [r9], #-1
   1a908:			; <UNDEFINED> instruction: 0xf7e82500
   1a90c:	stmdbmi	r5!, {r1, r5, r9, sl, fp, sp, lr, pc}
   1a910:	andcs	r6, r1, r2, ror #21
   1a914:			; <UNDEFINED> instruction: 0xf7e84479
   1a918:	stmdbmi	r3!, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
   1a91c:	andcs	r6, r1, r2, lsr #25
   1a920:			; <UNDEFINED> instruction: 0xf7e84479
   1a924:			; <UNDEFINED> instruction: 0xf856ee16
   1a928:	strtmi	r3, [sl], -r4, lsl #30
   1a92c:	strbmi	r2, [r1], -r1
   1a930:	strmi	r4, [r5], #-699	; 0xfffffd45
   1a934:			; <UNDEFINED> instruction: 0xf7e8d001
   1a938:	stccs	14, cr14, [r8, #-48]	; 0xffffffd0
   1a93c:	mrcmi	1, 0, sp, cr11, cr3, {7}
   1a940:			; <UNDEFINED> instruction: 0xf8df2300
   1a944:	svcmi	0x001b806c
   1a948:	ldrbtmi	r4, [r8], #1150	; 0x47e
   1a94c:	and	r4, r8, pc, ror r4
   1a950:	ldrdcc	pc, [r4], r4	; <UNPREDICTABLE>
   1a954:	ldcl	7, cr15, [ip, #928]!	; 0x3a0
   1a958:	svcvc	0x0080f5b5
   1a95c:	strcc	sp, [r8], #-21	; 0xffffffeb
   1a960:			; <UNDEFINED> instruction: 0xf8d4462b
   1a964:	andcs	r2, r1, r0, lsr #1
   1a968:	ldmdane	sp, {r0, r4, r5, r9, sl, lr}
   1a96c:	svccc	0x00fff1b2
   1a970:	blcs	4e9a4 <fputs@plt+0x4aea4>
   1a974:	strbmi	sp, [r0], -ip, ror #3
   1a978:	ldmda	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a97c:			; <UNDEFINED> instruction: 0x2328e9d4
   1a980:	andcs	r4, r1, r9, lsr r6
   1a984:	stcl	7, cr15, [r4, #928]!	; 0x3a0
   1a988:	pop	{r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1a98c:	svclt	0x000081f0
   1a990:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   1a994:	andeq	lr, r0, ip, ror r7
   1a998:	andeq	lr, r0, lr, lsl r7
   1a99c:	andeq	lr, r0, r6, lsr #14
   1a9a0:	andeq	sp, r0, lr, asr #22
   1a9a4:	andeq	lr, r0, ip, lsr r7
   1a9a8:	andeq	sp, r0, r4, ror #22
   1a9ac:	andeq	lr, r0, r0, ror r7
   1a9b0:	andeq	lr, r0, lr, asr #14
   1a9b4:	andeq	lr, r0, ip, ror #14
   1a9b8:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   1a9bc:	blvs	fe0c7144 <fputs@plt+0xfe0c3644>
   1a9c0:	ldmiblt	r2, {r4, r8, sl, ip, sp, pc}^
   1a9c4:	tstlt	r2, r2, asr #16
   1a9c8:	ldreq	r6, [r2], r2, asr #23
   1a9cc:	stmdbvs	r3, {r3, r8, ip, lr, pc}
   1a9d0:	stmdavs	r0, {r0, r1, r5, r8, fp, ip, sp, pc}
   1a9d4:			; <UNDEFINED> instruction: 0xf080fab0
   1a9d8:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   1a9dc:	ldclt	0, cr2, [r0, #-0]
   1a9e0:	eorscs	r4, sl, #3328	; 0xd00
   1a9e4:	tstcs	r1, sp, lsl #16
   1a9e8:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
   1a9ec:			; <UNDEFINED> instruction: 0xf7e8681b
   1a9f0:			; <UNDEFINED> instruction: 0xf04fef30
   1a9f4:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
   1a9f8:	stcmi	7, cr4, [r7], {112}	; 0x70
   1a9fc:	stmdami	r8, {r0, r3, r5, r9, sp}
   1aa00:	ldmdbpl	fp, {r0, r8, sp}
   1aa04:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1aa08:	svc	0x0022f7e8
   1aa0c:	rscscc	pc, pc, pc, asr #32
   1aa10:	svclt	0x0000bd10
   1aa14:	andeq	r1, r2, lr, lsr #7
   1aa18:	andeq	r0, r0, r8, ror r2
   1aa1c:	andeq	lr, r0, r2, lsl r7
   1aa20:	andeq	lr, r0, ip, asr #13
   1aa24:	svcvs	0x001cf5b1
   1aa28:	bvs	cf6d8 <fputs@plt+0xcbbd8>
   1aa2c:	msrpl	SPSR_sx, #1342177284	; 0x50000004
   1aa30:	orrscs	pc, r9, #211812352	; 0xca00000
   1aa34:			; <UNDEFINED> instruction: 0xd123429a
   1aa38:			; <UNDEFINED> instruction: 0xf6446a42
   1aa3c:			; <UNDEFINED> instruction: 0xf6c56358
   1aa40:	addsmi	r0, sl, #76, 6	; 0x30000001
   1aa44:	bvs	ff08eebc <fputs@plt+0xff08b3bc>
   1aa48:			; <UNDEFINED> instruction: 0x33bef24a
   1aa4c:	vmlsl.s8	q11, d16, d2
   1aa50:	ldrtlt	r2, [r0], #-997	; 0xfffffc1b
   1aa54:	blvs	16ba84 <fputs@plt+0x167f84>
   1aa58:	blvs	112baac <fputs@plt+0x1127fac>
   1aa5c:	strtmi	r6, [fp], #-2945	; 0xfffff47f
   1aa60:	strtmi	r6, [r3], #-3010	; 0xfffff43e
   1aa64:	cfstrsvs	mvf4, [r4], {11}
   1aa68:	ldrmi	r6, [r3], #-3137	; 0xfffff3bf
   1aa6c:	cfstrsvs	mvf4, [r2], {35}	; 0x23
   1aa70:	cfldrslt	mvf4, [r0], #-44	; 0xffffffd4
   1aa74:	bne	42b9dc <fputs@plt+0x427edc>
   1aa78:			; <UNDEFINED> instruction: 0xf04fbf18
   1aa7c:			; <UNDEFINED> instruction: 0x477030ff
   1aa80:	rscscc	pc, pc, pc, asr #32
   1aa84:	svclt	0x00004770
   1aa88:	svclt	0x0018381b
   1aa8c:	ldrbmi	r2, [r0, -r1]!
   1aa90:	mvnsmi	lr, sp, lsr #18
   1aa94:			; <UNDEFINED> instruction: 0xf7e84604
   1aa98:			; <UNDEFINED> instruction: 0xf8dfee66
   1aa9c:	ldrbtmi	r8, [r8], #180	; 0xb4
   1aaa0:	blle	5622c4 <fputs@plt+0x55e7c4>
   1aaa4:	tstcs	r0, r2, lsl #4
   1aaa8:			; <UNDEFINED> instruction: 0xf7e84620
   1aaac:	strmi	lr, [r6], -r0, lsl #28
   1aab0:	teqle	sp, r0, lsl #16
   1aab4:			; <UNDEFINED> instruction: 0xf7e84620
   1aab8:	mcrne	14, 0, lr, cr5, cr6, {2}
   1aabc:	ldrtmi	sp, [r2], -r8, lsr #22
   1aac0:			; <UNDEFINED> instruction: 0x46204639
   1aac4:	ldcl	7, cr15, [r2, #928]!	; 0x3a0
   1aac8:			; <UNDEFINED> instruction: 0x4628b990
   1aacc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1aad0:	andscs	r4, r4, #32, 22	; 0x8000
   1aad4:	tstcs	r1, r0, lsr #16
   1aad8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1aadc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1aae0:	cdp	7, 11, cr15, cr6, cr8, {7}
   1aae4:			; <UNDEFINED> instruction: 0xf7e84620
   1aae8:	andcs	lr, r2, sl, lsl sp
   1aaec:	svc	0x00e4f7e8
   1aaf0:			; <UNDEFINED> instruction: 0x463b4818
   1aaf4:	tstcs	r1, r9, lsl sl
   1aaf8:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   1aafc:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1ab00:	svc	0x0008f7e8
   1ab04:			; <UNDEFINED> instruction: 0xf7e84620
   1ab08:	andcs	lr, r3, sl, lsl #26
   1ab0c:	svc	0x00d4f7e8
   1ab10:	andscs	r4, r4, #16, 22	; 0x4000
   1ab14:	tstcs	r1, r2, lsl r8
   1ab18:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1ab1c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1ab20:	cdp	7, 9, cr15, cr6, cr8, {7}
   1ab24:			; <UNDEFINED> instruction: 0xf7e84620
   1ab28:	strdcs	lr, [r4], -sl
   1ab2c:	svc	0x00c4f7e8
   1ab30:	andscs	r4, r8, #8, 22	; 0x2000
   1ab34:	tstcs	r1, fp, lsl #16
   1ab38:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1ab3c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1ab40:	cdp	7, 8, cr15, cr6, cr8, {7}
   1ab44:			; <UNDEFINED> instruction: 0xf7e84620
   1ab48:	andcs	lr, r3, sl, ror #25
   1ab4c:	svc	0x00b4f7e8
   1ab50:	andeq	r1, r2, sl, asr #5
   1ab54:	andeq	r0, r0, r8, ror r2
   1ab58:	andeq	lr, r0, r8, lsl #13
   1ab5c:	muleq	r0, ip, r6
   1ab60:	andeq	lr, r0, r8, asr #12
   1ab64:	andeq	lr, r0, r0, asr #12
   1ab68:	mvnsmi	lr, #737280	; 0xb4000
   1ab6c:			; <UNDEFINED> instruction: 0xf8df460e
   1ab70:	addslt	r8, sp, r8, asr #1
   1ab74:			; <UNDEFINED> instruction: 0xf44f6c05
   1ab78:	ldrbtmi	r6, [r8], #796	; 0x31c
   1ab7c:	andhi	pc, r8, r1, asr #17
   1ab80:	bmi	bed040 <fputs@plt+0xbe9540>
   1ab84:	svcmi	0x002f4479
   1ab88:	ldrbtmi	r5, [pc], #-2186	; 1ab90 <fputs@plt+0x17090>
   1ab8c:	andsls	r6, fp, #1179648	; 0x120000
   1ab90:	andeq	pc, r0, #79	; 0x4f
   1ab94:	stmdavc	ip!, {r0, r1, r4, r5, r6, sp, lr}
   1ab98:	bmi	b09150 <fputs@plt+0xb05650>
   1ab9c:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   1aba0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1aba4:	subsmi	r9, sl, fp, lsl fp
   1aba8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1abac:	strtmi	sp, [r0], -r2, asr #2
   1abb0:	pop	{r0, r2, r3, r4, ip, sp, pc}
   1abb4:	stmdbmi	r5!, {r4, r5, r6, r7, r8, r9, pc}
   1abb8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1abbc:	ldc	7, cr15, [sl, #928]!	; 0x3a0
   1abc0:			; <UNDEFINED> instruction: 0xf8c84681
   1abc4:	tstlt	r0, #192, 18	; 0x300000
   1abc8:	mcrr	7, 14, pc, r0, cr8	; <UNPREDICTABLE>
   1abcc:	strmi	r4, [r1], -sl, ror #12
   1abd0:			; <UNDEFINED> instruction: 0xf7e82003
   1abd4:	strmi	lr, [r4], -ip, lsr #26
   1abd8:	blls	149860 <fputs@plt+0x145d60>
   1abdc:	vst1.16	{d4-d6}, [r3], r8
   1abe0:			; <UNDEFINED> instruction: 0xf5b34370
   1abe4:	andle	r4, r5, r0, lsl #30
   1abe8:	ldc	7, cr15, [r8], {232}	; 0xe8
   1abec:	stmibmi	r0, {r3, r6, r7, fp, ip, sp, lr, pc}^
   1abf0:	ldrb	r2, [r2, r1, lsl #8]
   1abf4:			; <UNDEFINED> instruction: 0xff4cf7ff
   1abf8:			; <UNDEFINED> instruction: 0x46016873
   1abfc:	ldrmi	r2, [r9], #-1
   1ac00:			; <UNDEFINED> instruction: 0xf7e86071
   1ac04:			; <UNDEFINED> instruction: 0xf8c8ecd0
   1ac08:	adcsvs	r0, r0, r4, asr #19
   1ac0c:	ldmdami	r0, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   1ac10:	bmi	42301c <fputs@plt+0x41f51c>
   1ac14:	strmi	r4, [ip], -fp, lsr #12
   1ac18:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
   1ac1c:			; <UNDEFINED> instruction: 0xf7e86800
   1ac20:			; <UNDEFINED> instruction: 0xe7baee7a
   1ac24:	strcs	r4, [r1], #-1608	; 0xfffff9b8
   1ac28:	ldcl	7, cr15, [r8], #-928	; 0xfffffc60
   1ac2c:			; <UNDEFINED> instruction: 0xf8c82300
   1ac30:	ldr	r3, [r2, r0, asr #19]!
   1ac34:	cdp	7, 5, cr15, cr10, cr8, {7}
   1ac38:	andseq	r9, fp, r2, asr #12
   1ac3c:	andeq	r1, r2, r4, ror #3
   1ac40:	andeq	r0, r0, r0, ror r2
   1ac44:	ldrdeq	r1, [r2], -lr
   1ac48:	andeq	r1, r2, sl, asr #3
   1ac4c:	andeq	lr, r0, r6, ror #7
   1ac50:	andeq	r0, r0, r8, ror r2
   1ac54:	muleq	r0, lr, r5
   1ac58:	blmi	feead744 <fputs@plt+0xfeea9c44>
   1ac5c:	push	{r1, r3, r4, r5, r6, sl, lr}
   1ac60:			; <UNDEFINED> instruction: 0x46064ff0
   1ac64:			; <UNDEFINED> instruction: 0xb09148b8
   1ac68:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   1ac6c:	movwls	r6, #63515	; 0xf81b
   1ac70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ac74:	cdp	7, 9, cr15, cr10, cr8, {7}
   1ac78:			; <UNDEFINED> instruction: 0x200149b4
   1ac7c:	ldrbtmi	r6, [r9], #-2866	; 0xfffff4ce
   1ac80:	stcl	7, cr15, [r6], #-928	; 0xfffffc60
   1ac84:	ldmib	r6, {r1, r4, r5, r7, r8, fp, lr}^
   1ac88:	andcs	r2, r1, pc, lsl #6
   1ac8c:			; <UNDEFINED> instruction: 0xf7e84479
   1ac90:	blvs	1cd5e18 <fputs@plt+0x1cd2318>
   1ac94:			; <UNDEFINED> instruction: 0xf0402a00
   1ac98:	stmibmi	lr!, {r1, r3, r6, r8, pc}
   1ac9c:	bvs	ffca2ca8 <fputs@plt+0xffc9f1a8>
   1aca0:	ldrbvc	pc, [lr, pc, asr #12]!	; <UNPREDICTABLE>
   1aca4:			; <UNDEFINED> instruction: 0xf8df4479
   1aca8:			; <UNDEFINED> instruction: 0xf7e882b0
   1acac:	stmibmi	fp!, {r1, r4, r6, sl, fp, sp, lr, pc}
   1acb0:			; <UNDEFINED> instruction: 0x20016cb2
   1acb4:	ldrbtmi	r4, [r8], #1145	; 0x479
   1acb8:	mcrr	7, 14, pc, sl, cr8	; <UNPREDICTABLE>
   1acbc:	ldrbcs	pc, [pc, lr, asr #13]!	; <UNPREDICTABLE>
   1acc0:	strcs	r1, [r0], #-3893	; 0xfffff0cb
   1acc4:	svccc	0x0004f855
   1acc8:			; <UNDEFINED> instruction: 0xd00442bb
   1accc:	strbmi	r4, [r1], -r2, lsr #12
   1acd0:			; <UNDEFINED> instruction: 0xf7e82001
   1acd4:	strcc	lr, [r1], #-3134	; 0xfffff3c2
   1acd8:	mvnsle	r2, r8, lsl #24
   1acdc:	ldrtmi	r4, [r4], -r0, lsr #31
   1ace0:	addls	pc, r0, #14614528	; 0xdf0000
   1ace4:			; <UNDEFINED> instruction: 0xf8df2300
   1ace8:	ldrbtmi	r8, [pc], #-640	; 1acf0 <fputs@plt+0x171f0>
   1acec:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   1acf0:			; <UNDEFINED> instruction: 0xf8d4e00a
   1acf4:			; <UNDEFINED> instruction: 0x463930bc
   1acf8:			; <UNDEFINED> instruction: 0xf7e82001
   1acfc:			; <UNDEFINED> instruction: 0xf5b5ec2a
   1ad00:	andsle	r7, r2, r0, lsl #31
   1ad04:	strtmi	r3, [fp], -r8, lsl #8
   1ad08:	ldrsbtcs	pc, [r8], r4	; <UNPREDICTABLE>
   1ad0c:	andle	r1, ip, r1, asr ip
   1ad10:	blcs	21e8c <fputs@plt+0x1e38c>
   1ad14:	strbmi	sp, [r8], -sp, ror #3
   1ad18:	cdp	7, 4, cr15, cr8, cr8, {7}
   1ad1c:			; <UNDEFINED> instruction: 0x232ee9d4
   1ad20:	andcs	r4, r1, r1, asr #12
   1ad24:	ldc	7, cr15, [r4], {232}	; 0xe8
   1ad28:			; <UNDEFINED> instruction: 0xf8d6e7ec
   1ad2c:	blcs	26f94 <fputs@plt+0x23494>
   1ad30:	adchi	pc, r0, r0
   1ad34:	stmdbeq	r3, {r1, r2, r8, r9, fp, sp, lr, pc}
   1ad38:	andcc	lr, r1, #3555328	; 0x364000
   1ad3c:	addeq	lr, r2, #6144	; 0x1800
   1ad40:			; <UNDEFINED> instruction: 0xf0002b00
   1ad44:	ldmvs	r7, {r0, r1, r2, r4, r7, pc}^
   1ad48:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ad4c:			; <UNDEFINED> instruction: 0xf8df4a87
   1ad50:	ldrbtmi	sl, [sl], #-544	; 0xfffffde0
   1ad54:	bmi	fe1ff570 <fputs@plt+0xfe1fba70>
   1ad58:	ldrshteq	r4, [pc], sl
   1ad5c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1ad60:	rsb	r6, sl, r3, lsl #4
   1ad64:	svccc	0x0080f5b3
   1ad68:	bls	14a990 <fputs@plt+0x146e90>
   1ad6c:	bmi	fe0ced78 <fputs@plt+0xfe0cb278>
   1ad70:	vmvn.i32	q10, #13238272	; 0x00ca0000
   1ad74:	ldmdbge	r0, {r1, sl, fp, ip}
   1ad78:			; <UNDEFINED> instruction: 0xf3c44b80
   1ad7c:	bl	62d90 <fputs@plt+0x5f290>
   1ad80:	ldmdbmi	pc!, {r2, r3, r7, sl, fp}^	; <UNPREDICTABLE>
   1ad84:			; <UNDEFINED> instruction: 0xf85c447b
   1ad88:	ldrbtmi	r6, [r9], #-3108	; 0xfffff3dc
   1ad8c:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   1ad90:	strls	r2, [r0], -r1
   1ad94:	bl	ff758d3c <fputs@plt+0xff75523c>
   1ad98:	ldmdbmi	sl!, {r1, r3, r5, r9, fp, sp, lr}^
   1ad9c:	ldrbtmi	r2, [r9], #-1
   1ada0:			; <UNDEFINED> instruction: 0xf7e80092
   1ada4:	b	1415d04 <fputs@plt+0x1412204>
   1ada8:	ldmdbmi	r7!, {r0, r1, r3, r7, r8, r9}^
   1adac:	ldrmi	r2, [sl], -r1
   1adb0:			; <UNDEFINED> instruction: 0xf7e84479
   1adb4:	ldmdbmi	r5!, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
   1adb8:	movwcs	lr, #27093	; 0x69d5
   1adbc:	ldrbtmi	r2, [r9], #-1
   1adc0:	bl	ff1d8d68 <fputs@plt+0xff1d5268>
   1adc4:	movwcs	lr, #18901	; 0x49d5
   1adc8:	ldrdeq	lr, [r6, -r5]
   1adcc:	svclt	0x00084299
   1add0:	mlsle	r2, r0, r2, r4
   1add4:	andcs	r4, r1, lr, ror #18
   1add8:			; <UNDEFINED> instruction: 0xf7e84479
   1addc:	stmdbmi	sp!, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
   1ade0:	ldrbtmi	r2, [r9], #-1
   1ade4:	bl	fed58d8c <fputs@plt+0xfed5528c>
   1ade8:	ldrbtle	r0, [fp], #-547	; 0xfffffddd
   1adec:			; <UNDEFINED> instruction: 0xf1000626
   1adf0:	vst4.32	{d8-d11}, [r4], r1
   1adf4:			; <UNDEFINED> instruction: 0xf5b343e0
   1adf8:			; <UNDEFINED> instruction: 0xf0005f00
   1adfc:			; <UNDEFINED> instruction: 0xf5b38086
   1ae00:			; <UNDEFINED> instruction: 0xf0005f40
   1ae04:			; <UNDEFINED> instruction: 0xf5b3808e
   1ae08:			; <UNDEFINED> instruction: 0xf0005f80
   1ae0c:	cmneq	r0, #132	; 0x84
   1ae10:	strteq	sp, [r1], #-1122	; 0xfffffb9e
   1ae14:			; <UNDEFINED> instruction: 0x0722d45a
   1ae18:			; <UNDEFINED> instruction: 0xf014d452
   1ae1c:	cmple	r0, r6, lsl #30
   1ae20:	strble	r0, [r7], #-2019	; 0xfffff81d
   1ae24:			; <UNDEFINED> instruction: 0xf7e8200a
   1ae28:	ldmdbmi	fp, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
   1ae2c:	andcs	r6, r1, sl, ror #23
   1ae30:			; <UNDEFINED> instruction: 0xf7e84479
   1ae34:			; <UNDEFINED> instruction: 0xf8d9eb8e
   1ae38:			; <UNDEFINED> instruction: 0xf1083004
   1ae3c:	bls	dce48 <fputs@plt+0xd9348>
   1ae40:	bl	ac4a8 <fputs@plt+0xa89a8>
   1ae44:	andsle	r0, r5, #29360128	; 0x1c00000
   1ae48:			; <UNDEFINED> instruction: 0xf10d46d6
   1ae4c:	ldm	lr!, {r2, r3, r4, sl, fp}
   1ae50:	bvs	1b1ae94 <fputs@plt+0x1b17394>
   1ae54:			; <UNDEFINED> instruction: 0xf8d568ef
   1ae58:	stmia	ip!, {r3, ip, sp, pc}
   1ae5c:	adcseq	r0, pc, pc
   1ae60:	muleq	pc, lr, r8	; <UNPREDICTABLE>
   1ae64:	andeq	lr, pc, ip, lsl #17
   1ae68:	movtcc	pc, #1044	; 0x414	; <UNPREDICTABLE>
   1ae6c:	svcge	0x007af47f
   1ae70:	ldrb	r9, [lr, -r5, lsl #20]!
   1ae74:	blmi	ced7a0 <fputs@plt+0xce9ca0>
   1ae78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ae7c:	blls	3f4eec <fputs@plt+0x3f13ec>
   1ae80:			; <UNDEFINED> instruction: 0xf04f405a
   1ae84:	cmple	r9, r0, lsl #6
   1ae88:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   1ae8c:	stmibeq	r4, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ae90:	pop	{r0, r4, ip, sp, pc}
   1ae94:			; <UNDEFINED> instruction: 0xf7e84ff0
   1ae98:	andcs	fp, sl, pc, ror #23
   1ae9c:	bl	1c58e44 <fputs@plt+0x1c55344>
   1aea0:	stmdbmi	r0, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   1aea4:	subeq	pc, r1, #196, 6	; 0x10000003
   1aea8:	ldrbtmi	r2, [r9], #-1
   1aeac:	bl	1458e54 <fputs@plt+0x1455354>
   1aeb0:	ldrle	r0, [r7, #2019]!	; 0x7e3
   1aeb4:	andcs	r4, r1, ip, lsr r9
   1aeb8:			; <UNDEFINED> instruction: 0xf7e84479
   1aebc:	ldr	lr, [r1, sl, asr #22]!
   1aec0:	andcs	r4, r1, sl, lsr r9
   1aec4:			; <UNDEFINED> instruction: 0xf7e84479
   1aec8:	str	lr, [r6, r4, asr #22]!
   1aecc:	andcs	r4, r1, r8, lsr r9
   1aed0:			; <UNDEFINED> instruction: 0xf7e84479
   1aed4:			; <UNDEFINED> instruction: 0xe79eeb3e
   1aed8:	andcs	r4, r1, r6, lsr r9
   1aedc:			; <UNDEFINED> instruction: 0xf7e84479
   1aee0:			; <UNDEFINED> instruction: 0xe796eb38
   1aee4:	andcs	r4, r1, r4, lsr r9
   1aee8:			; <UNDEFINED> instruction: 0xf7e84479
   1aeec:			; <UNDEFINED> instruction: 0x0626eb32
   1aef0:	svcge	0x007ff57f
   1aef4:	andcs	r4, r1, r1, lsr r9
   1aef8:			; <UNDEFINED> instruction: 0xf7e84479
   1aefc:			; <UNDEFINED> instruction: 0xf404eb2a
   1af00:			; <UNDEFINED> instruction: 0xf5b343e0
   1af04:			; <UNDEFINED> instruction: 0xf47f5f00
   1af08:	pushmi	{r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   1af0c:	ldrbtmi	r2, [r9], #-1
   1af10:	bl	7d8eb8 <fputs@plt+0x7d53b8>
   1af14:	stmdbmi	fp!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1af18:	ldrbtmi	r2, [r9], #-1
   1af1c:	bl	658ec4 <fputs@plt+0x6553c4>
   1af20:	stmdbmi	r9!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1af24:	ldrbtmi	r2, [r9], #-1
   1af28:	bl	4d8ed0 <fputs@plt+0x4d53d0>
   1af2c:	stmdbmi	r7!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   1af30:	blvs	fece2f3c <fputs@plt+0xfecdf43c>
   1af34:			; <UNDEFINED> instruction: 0xf7e84479
   1af38:	strt	lr, [lr], ip, lsl #22
   1af3c:	ldcl	7, cr15, [r6], {232}	; 0xe8
   1af40:	andeq	r1, r2, ip, lsl #2
   1af44:	andeq	r0, r0, r0, ror r2
   1af48:	andeq	lr, r0, r2, ror r5
   1af4c:	andeq	lr, r0, sl, lsl #7
   1af50:	muleq	r0, r4, r3
   1af54:			; <UNDEFINED> instruction: 0x0000d7b0
   1af58:			; <UNDEFINED> instruction: 0x0000e3b2
   1af5c:	ldrdeq	sp, [r0], -r0
   1af60:	andeq	lr, r0, lr, asr #7
   1af64:	andeq	lr, r0, ip, lsr #7
   1af68:	andeq	lr, r0, sl, asr #7
   1af6c:	andeq	lr, r0, r2, lsl #9
   1af70:			; <UNDEFINED> instruction: 0x00021db0
   1af74:	andeq	sl, r0, r4, asr fp
   1af78:	andeq	sp, r0, r8, ror r6
   1af7c:	andeq	r0, r2, ip, lsr fp
   1af80:			; <UNDEFINED> instruction: 0x0000e4b2
   1af84:			; <UNDEFINED> instruction: 0x0000e4ba
   1af88:	andeq	lr, r0, r4, asr #9
   1af8c:	ldrdeq	lr, [r0], -sl
   1af90:	ldrdeq	lr, [r0], -ip
   1af94:	andeq	lr, r0, r6, ror #9
   1af98:	andeq	lr, r0, r8, lsl #10
   1af9c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1afa0:	andseq	r9, fp, r2, lsr r3
   1afa4:	andeq	lr, r0, lr, ror r4
   1afa8:	andeq	lr, r0, r8, ror r4
   1afac:	andeq	lr, r0, r8, asr r4
   1afb0:	andeq	lr, r0, r4, asr #8
   1afb4:	andeq	lr, r0, ip, lsr #8
   1afb8:	strdeq	lr, [r0], -r4
   1afbc:	andeq	lr, r0, ip, ror #7
   1afc0:	andeq	lr, r0, sl, ror #7
   1afc4:	ldrdeq	lr, [r0], -r6
   1afc8:	ldrdeq	lr, [r0], -sl
   1afcc:	ldrdeq	lr, [r0], -r8
   1afd0:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   1afd4:	blvs	fe0c775c <fputs@plt+0xfe0c3c5c>
   1afd8:	ldmiblt	r2, {r4, r8, sl, ip, sp, pc}^
   1afdc:	tstlt	r2, r2, asr #16
   1afe0:	ldreq	r6, [r2], r2, asr #23
   1afe4:	stmdbvs	r3, {r3, r8, ip, lr, pc}
   1afe8:	stmdavs	r0, {r0, r1, r5, r8, fp, ip, sp, pc}
   1afec:			; <UNDEFINED> instruction: 0xf080fab0
   1aff0:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   1aff4:	ldclt	0, cr2, [r0, #-0]
   1aff8:	eorscs	r4, sl, #3328	; 0xd00
   1affc:	tstcs	r1, sp, lsl #16
   1b000:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
   1b004:			; <UNDEFINED> instruction: 0xf7e8681b
   1b008:			; <UNDEFINED> instruction: 0xf04fec24
   1b00c:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
   1b010:	stcmi	7, cr4, [r7], {112}	; 0x70
   1b014:	stmdami	r8, {r0, r3, r5, r9, sp}
   1b018:	ldmdbpl	fp, {r0, r8, sp}
   1b01c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1b020:	ldc	7, cr15, [r6], {232}	; 0xe8
   1b024:	rscscc	pc, pc, pc, asr #32
   1b028:	svclt	0x0000bd10
   1b02c:	muleq	r2, r6, sp
   1b030:	andeq	r0, r0, r8, ror r2
   1b034:	strdeq	lr, [r0], -sl
   1b038:	strheq	lr, [r0], -r4
   1b03c:	push	{r0, r2, r4, r5, r6, r9, fp, lr}
   1b040:			; <UNDEFINED> instruction: 0x461d47f0
   1b044:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
   1b048:	addslt	r4, lr, r4, ror lr
   1b04c:	ldmpl	r3, {r2, r9, sl, lr}^
   1b050:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   1b054:			; <UNDEFINED> instruction: 0xf04f931d
   1b058:	teqlt	r8, #0, 6
   1b05c:			; <UNDEFINED> instruction: 0xf5042000
   1b060:	strmi	r6, [r1], -r0, lsl #14
   1b064:	strtmi	r6, [r3], -r0, lsr #5
   1b068:	rscscc	pc, pc, pc, asr #32
   1b06c:	rsbpl	pc, r6, #1342177284	; 0x50000004
   1b070:	addscs	pc, r9, #211812352	; 0xca00000
   1b074:			; <UNDEFINED> instruction: 0xf6446222
   1b078:			; <UNDEFINED> instruction: 0xf6c56258
   1b07c:	rsbvs	r0, r2, #76, 4	; 0xc0000004
   1b080:	rscsvc	pc, lr, #82837504	; 0x4f00000
   1b084:	rscscs	pc, pc, #216006656	; 0xce00000
   1b088:	andcs	lr, r0, #196, 18	; 0x310000
   1b08c:	andcs	lr, r2, #196, 18	; 0x310000
   1b090:	andcs	lr, r4, #196, 18	; 0x310000
   1b094:	andcs	lr, r6, #196, 18	; 0x310000
   1b098:	andvs	pc, r0, #1325400064	; 0x4f000000
   1b09c:	stmib	r3, {r1, r5, r6, sl, sp, lr}^
   1b0a0:	movwcc	r0, #33070	; 0x812e
   1b0a4:	ldrhle	r4, [sl, #43]!	; 0x2b
   1b0a8:	smlabtne	sp, r4, r9, lr
   1b0ac:	andcs	r6, r0, #6881280	; 0x690000
   1b0b0:			; <UNDEFINED> instruction: 0xf6cf6eab
   1b0b4:	rscvs	r7, r2, #252, 4	; 0xc000000f
   1b0b8:	andsvs	pc, ip, #1325400064	; 0x4f000000
   1b0bc:	tstvs	ip, #683671552	; 0x28c00000	; <UNPREDICTABLE>
   1b0c0:	stmib	r4, {r1, r5, r8, r9, sp, lr}^
   1b0c4:	tstlt	r9, pc, lsl #6
   1b0c8:	rscvs	r6, r3, #240640	; 0x3ac00
   1b0cc:	ldrbtmi	r4, [pc], #-3924	; 1b0d4 <fputs@plt+0x175d4>
   1b0d0:	stmibeq	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b0d4:			; <UNDEFINED> instruction: 0xf8d5b1d0
   1b0d8:			; <UNDEFINED> instruction: 0xf7ff8040
   1b0dc:	ldmib	r4, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   1b0e0:	strmi	r3, [r2], -pc, lsl #2
   1b0e4:	cmnvs	r0, #110592	; 0x1b000
   1b0e8:	bne	233f70 <fputs@plt+0x230470>
   1b0ec:	smlattcs	r1, r3, r3, r6
   1b0f0:	stmibcc	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b0f4:			; <UNDEFINED> instruction: 0xf5046420
   1b0f8:			; <UNDEFINED> instruction: 0xf7e8601c
   1b0fc:	blvs	1916384 <fputs@plt+0x1912884>
   1b100:			; <UNDEFINED> instruction: 0xd16a4298
   1b104:	stmibeq	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b108:	b	2590b0 <fputs@plt+0x2555b0>
   1b10c:	stmdavc	fp!, {r0, r2, r3, r5, r6, sl, fp, sp, lr}
   1b110:	ldmib	r4, {r0, r1, r3, r8, r9, fp, ip, sp, pc}^
   1b114:	bvs	fe86793c <fputs@plt+0xfe863e3c>
   1b118:	bvs	ff8ac16c <fputs@plt+0xff8a866c>
   1b11c:	blvs	86c150 <fputs@plt+0x868650>
   1b120:	blvs	18ac174 <fputs@plt+0x18a8674>
   1b124:	blvs	fe86c158 <fputs@plt+0xfe868658>
   1b128:	blvs	ff8ac17c <fputs@plt+0xff8a867c>
   1b12c:	cfstrsvs	mvf4, [r1], #-44	; 0xffffffd4
   1b130:	cfstrdvs	mvd4, [r2], #-76	; 0xffffffb4
   1b134:	ldrmi	r4, [r3], #-1035	; 0xfffffbf5
   1b138:	bicsmi	r4, fp, #237568	; 0x3a000
   1b13c:	blmi	db43d0 <fputs@plt+0xdb08d0>
   1b140:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b144:	blls	7751b4 <fputs@plt+0x7716b4>
   1b148:			; <UNDEFINED> instruction: 0xf04f405a
   1b14c:	mrsle	r0, SPSR_svc
   1b150:	pop	{r1, r2, r3, r4, ip, sp, pc}
   1b154:	ldmdbmi	r4!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1b158:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b15c:	b	ffad9104 <fputs@plt+0xffad5604>
   1b160:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1b164:			; <UNDEFINED> instruction: 0xf7e8d049
   1b168:	bge	d5738 <fputs@plt+0xd1c38>
   1b16c:	andcs	r4, r3, r1, lsl #12
   1b170:	b	1759118 <fputs@plt+0x1755618>
   1b174:	blls	1c9edc <fputs@plt+0x1c63dc>
   1b178:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1b17c:	svcmi	0x0000f5b3
   1b180:			; <UNDEFINED> instruction: 0xf8dfd125
   1b184:	cdpge	0, 0, cr9, cr1, cr8, {5}
   1b188:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
   1b18c:	ldrbtmi	r4, [r9], #1770	; 0x6ea
   1b190:	ldrbtmi	r4, [r8], #1541	; 0x605
   1b194:			; <UNDEFINED> instruction: 0x46524633
   1b198:	ldrtmi	r4, [r8], -r9, asr #12
   1b19c:	stmib	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b1a0:	tstle	r8, r2, lsl #16
   1b1a4:	tsteq	r7, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   1b1a8:	muleq	r3, sl, r8
   1b1ac:	bl	1285b8 <fputs@plt+0x124ab8>
   1b1b0:	stm	r3, {r0, r1, r6, r7, r8, r9}
   1b1b4:	strbmi	r0, [r1], -r3
   1b1b8:			; <UNDEFINED> instruction: 0xf7e84638
   1b1bc:	andcc	lr, r1, r2, ror r9
   1b1c0:	andcs	fp, r1, r8, lsl pc
   1b1c4:	svclt	0x00882dff
   1b1c8:	stmdacs	r0, {sp}
   1b1cc:	ldrtmi	sp, [r8], -r2, ror #3
   1b1d0:	stmib	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b1d4:			; <UNDEFINED> instruction: 0xf7e8e79d
   1b1d8:	ldmdami	r6, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
   1b1dc:	bmi	5acaf0 <fputs@plt+0x5a8ff0>
   1b1e0:	ldmdapl	r0!, {r0, r8, sp}
   1b1e4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1b1e8:	bl	fe559190 <fputs@plt+0xfe555690>
   1b1ec:	stmibeq	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b1f0:	ldmib	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b1f4:			; <UNDEFINED> instruction: 0xf7e82001
   1b1f8:	stmdami	lr, {r5, r6, sl, fp, sp, lr, pc}
   1b1fc:	bmi	3ecab0 <fputs@plt+0x3e8fb0>
   1b200:	ldmdapl	r0!, {r0, r8, sp}
   1b204:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1b208:	bl	fe1591b0 <fputs@plt+0xfe1556b0>
   1b20c:			; <UNDEFINED> instruction: 0xf7e82001
   1b210:	svclt	0x0000ec54
   1b214:	andeq	r0, r2, r2, lsr #26
   1b218:	andeq	r0, r0, r0, ror r2
   1b21c:	andeq	r0, r2, r8, lsl sp
   1b220:	andseq	r9, fp, lr, ror #1
   1b224:	andeq	r0, r2, r8, lsr #24
   1b228:	andeq	sp, r0, r6, asr #28
   1b22c:	andeq	sp, r0, sl, lsr lr
   1b230:	andeq	sp, r0, lr, lsr lr
   1b234:	andeq	r0, r0, r8, ror r2
   1b238:	andeq	lr, r0, r0, ror r1
   1b23c:	andeq	sp, r0, r0, lsr #27
   1b240:	tstcs	r0, r0, asr r3
   1b244:	ldrtlt	r4, [r0], #-1539	; 0xfffff9fd
   1b248:	strvs	pc, [r0], #-1280	; 0xfffffb00
   1b24c:	addvs	r4, r1, #10485760	; 0xa00000
   1b250:	mvnscc	pc, pc, asr #32
   1b254:	strbpl	pc, [r6, #-581]!	; 0xfffffdbb	; <UNPREDICTABLE>
   1b258:	ldrcs	pc, [r9, #1738]	; 0x6ca
   1b25c:			; <UNDEFINED> instruction: 0xf6446205
   1b260:			; <UNDEFINED> instruction: 0xf6c56558
   1b264:	subvs	r0, r5, #76, 10	; 0x13000000
   1b268:	ldrbvc	pc, [lr, #1615]!	; 0x64f	; <UNPREDICTABLE>
   1b26c:	ldrbcs	pc, [pc, #1742]!	; 1b942 <fputs@plt+0x17e42>	; <UNPREDICTABLE>
   1b270:	strpl	lr, [r0, #-2496]	; 0xfffff640
   1b274:	strpl	lr, [r2, #-2496]	; 0xfffff640
   1b278:	strpl	lr, [r4, #-2496]	; 0xfffff640
   1b27c:	strpl	lr, [r6, #-2496]	; 0xfffff640
   1b280:	strvs	pc, [r0, #-1103]	; 0xfffffbb1
   1b284:	stmib	r3, {r0, r2, r6, sl, sp, lr}^
   1b288:	movwcc	r1, #33326	; 0x822e
   1b28c:	mvnsle	r4, r3, lsr #5
   1b290:	stmib	r0, {r4, r5, sl, fp, ip, sp, pc}^
   1b294:	ldrbmi	r2, [r0, -sp, lsl #4]!
   1b298:	svclt	0x00004770
   1b29c:	svclt	0x0018381c
   1b2a0:	ldrbmi	r2, [r0, -r1]!
   1b2a4:	svclt	0x00004770
   1b2a8:	svcmi	0x00f0e92d
   1b2ac:	stcmi	6, cr4, [pc], #-548	; 1b090 <fputs@plt+0x17590>
   1b2b0:	stcmi	0, cr11, [pc, #-524]!	; 1b0ac <fputs@plt+0x175ac>
   1b2b4:	ldrbtmi	r4, [ip], #-1667	; 0xfffff97d
   1b2b8:	stmdbpl	r4!, {r0, r5, r9, sl, lr}^
   1b2bc:	stmdavs	r5!, {r0, r1, r5, r6, r7, fp, sp, lr}^
   1b2c0:			; <UNDEFINED> instruction: 0xa010f8d4
   1b2c4:	stmiavs	r3!, {r8, r9, ip, pc}
   1b2c8:	movwls	r6, #6183	; 0x1827
   1b2cc:	eorsle	r2, sp, r0, lsl #20
   1b2d0:	ldmdavs	r2, {r4, r7, r9, sl, lr}
   1b2d4:			; <UNDEFINED> instruction: 0xf109bb6a
   1b2d8:			; <UNDEFINED> instruction: 0x4628023f
   1b2dc:			; <UNDEFINED> instruction: 0xf0274417
   1b2e0:			; <UNDEFINED> instruction: 0x4639073f
   1b2e4:	bl	ff0d928c <fputs@plt+0xff0d578c>
   1b2e8:	strbmi	r6, [sl], -r3, lsr #16
   1b2ec:			; <UNDEFINED> instruction: 0x46064659
   1b2f0:			; <UNDEFINED> instruction: 0xf7e84418
   1b2f4:	stmdavs	r3!, {r2, r4, r9, fp, sp, lr, pc}
   1b2f8:	andcc	pc, r0, r8, asr #17
   1b2fc:	stmib	r4, {r0, r1, r5, r6, r7, fp, sp, lr}^
   1b300:			; <UNDEFINED> instruction: 0xb12b7600
   1b304:	bl	fe901f0c <fputs@plt+0xfe8fe40c>
   1b308:	bl	19d724 <fputs@plt+0x199c24>
   1b30c:	rscvs	r0, r3, r9, lsl #6
   1b310:			; <UNDEFINED> instruction: 0xb1236923
   1b314:	beq	1961c4 <fputs@plt+0x1926c4>
   1b318:	movweq	lr, #43782	; 0xab06
   1b31c:	stmiavs	r0!, {r0, r1, r5, r8, sp, lr}
   1b320:	blls	877a8 <fputs@plt+0x83ca8>
   1b324:	blne	176332c <fputs@plt+0x175f82c>
   1b328:	adcvs	r4, r6, lr, lsr #8
   1b32c:	pop	{r0, r1, ip, sp, pc}
   1b330:	adcsmi	r8, sl, #240, 30	; 0x3c0
   1b334:	eorvs	fp, r2, r4, lsr #30
   1b338:	sbcle	r4, ip, #24117248	; 0x1700000
   1b33c:	andcs	r4, r1, sp, lsl #18
   1b340:			; <UNDEFINED> instruction: 0xf7e84479
   1b344:			; <UNDEFINED> instruction: 0xf04fe906
   1b348:			; <UNDEFINED> instruction: 0xe7ef30ff
   1b34c:			; <UNDEFINED> instruction: 0x4628373f
   1b350:			; <UNDEFINED> instruction: 0xf027444f
   1b354:			; <UNDEFINED> instruction: 0x4639073f
   1b358:	bl	fe259300 <fputs@plt+0xfe255800>
   1b35c:	strbmi	r6, [sl], -r3, lsr #16
   1b360:			; <UNDEFINED> instruction: 0x46064659
   1b364:			; <UNDEFINED> instruction: 0xf7e84418
   1b368:			; <UNDEFINED> instruction: 0xe7c7e9da
   1b36c:			; <UNDEFINED> instruction: 0x00020ab2
   1b370:	andeq	r0, r0, r0, asr r2
   1b374:	strheq	lr, [r0], -r4
   1b378:	blmi	a2dc1c <fputs@plt+0xa2a11c>
   1b37c:	push	{r1, r3, r4, r5, r6, sl, lr}
   1b380:			; <UNDEFINED> instruction: 0x460c43f0
   1b384:			; <UNDEFINED> instruction: 0xb09d58d3
   1b388:	ldmdavs	fp, {r8, sp}
   1b38c:			; <UNDEFINED> instruction: 0xf04f931b
   1b390:			; <UNDEFINED> instruction: 0xf7e80300
   1b394:			; <UNDEFINED> instruction: 0x1e05ea18
   1b398:	strbtmi	sp, [sl], -r7, lsr #22
   1b39c:	andcs	r4, r3, r9, lsr #12
   1b3a0:	stmdb	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b3a4:	blle	8253ac <fputs@plt+0x8218ac>
   1b3a8:			; <UNDEFINED> instruction: 0x670ce9dd
   1b3ac:	tstlt	r4, r0, lsr r6
   1b3b0:			; <UNDEFINED> instruction: 0xf7e86026
   1b3b4:	strmi	lr, [r0], r4, lsl #21
   1b3b8:	mcrcs	1, 0, fp, cr1, cr8, {5}
   1b3bc:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
   1b3c0:	strmi	fp, [r1], r4, lsr #31
   1b3c4:	ble	2643cc <fputs@plt+0x2608cc>
   1b3c8:	ldrmi	lr, [ip], #-31	; 0xffffffe1
   1b3cc:			; <UNDEFINED> instruction: 0x670ce9dd
   1b3d0:			; <UNDEFINED> instruction: 0x17e14499
   1b3d4:	bl	1c6beac <fputs@plt+0x1c683ac>
   1b3d8:	ble	59bffc <fputs@plt+0x5984fc>
   1b3dc:			; <UNDEFINED> instruction: 0x46491b32
   1b3e0:			; <UNDEFINED> instruction: 0xf7e84628
   1b3e4:			; <UNDEFINED> instruction: 0x1e03e952
   1b3e8:			; <UNDEFINED> instruction: 0xf04fdaef
   1b3ec:	bmi	31d3f4 <fputs@plt+0x3198f4>
   1b3f0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   1b3f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b3f8:	subsmi	r9, sl, fp, lsl fp
   1b3fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b400:	strbmi	sp, [r0], -r7, lsl #2
   1b404:	pop	{r0, r2, r3, r4, ip, sp, pc}
   1b408:			; <UNDEFINED> instruction: 0x462883f0
   1b40c:	b	6593b4 <fputs@plt+0x6558b4>
   1b410:			; <UNDEFINED> instruction: 0xf7e8e7ed
   1b414:	svclt	0x0000ea6c
   1b418:	andeq	r0, r2, ip, ror #19
   1b41c:	andeq	r0, r0, r0, ror r2
   1b420:	andeq	r0, r2, r6, ror r9
   1b424:	ldrsbtgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1b428:	mvnsmi	lr, sp, lsr #18
   1b42c:			; <UNDEFINED> instruction: 0x460744fc
   1b430:	ldm	ip!, {r3, r7, r9, sl, lr}
   1b434:	addlt	r0, r6, pc
   1b438:	ldcmi	14, cr4, [ip], {27}
   1b43c:	ldrbtmi	r4, [lr], #-1645	; 0xfffff993
   1b440:	ldrdgt	pc, [r0], -ip
   1b444:			; <UNDEFINED> instruction: 0x466e5934
   1b448:	strls	r6, [r5], #-2084	; 0xfffff7dc
   1b44c:	streq	pc, [r0], #-79	; 0xffffffb1
   1b450:	strgt	r2, [pc, #-1024]	; 1b058 <fputs@plt+0x17558>
   1b454:	andgt	pc, r0, r5, asr #17
   1b458:	blpl	1595b8 <fputs@plt+0x155ab8>
   1b45c:			; <UNDEFINED> instruction: 0xf7e84628
   1b460:			; <UNDEFINED> instruction: 0x4629e938
   1b464:	ldrtmi	r4, [r8], -r2, lsl #12
   1b468:	b	ffd59410 <fputs@plt+0xffd55910>
   1b46c:	strcc	fp, [r1], #-384	; 0xfffffe80
   1b470:	mvnsle	r2, r5, lsl #24
   1b474:	blmi	36dcb4 <fputs@plt+0x36a1b4>
   1b478:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b47c:	blls	1754ec <fputs@plt+0x1719ec>
   1b480:			; <UNDEFINED> instruction: 0xf04f405a
   1b484:	mrsle	r0, (UNDEF: 59)
   1b488:	andlt	r4, r6, r8, lsr r6
   1b48c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1b490:	strbne	r4, [r5, r8, lsr #12]!
   1b494:	strmi	lr, [r6, #-2504]	; 0xfffff638
   1b498:	ldmdb	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b49c:	strb	r4, [r9, r7, lsl #8]!
   1b4a0:	b	959448 <fputs@plt+0x955948>
   1b4a4:	andeq	r1, r2, r8, lsr #14
   1b4a8:	andeq	r0, r2, sl, lsr #18
   1b4ac:	andeq	r0, r0, r0, ror r2
   1b4b0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1b4b4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1b4b8:	ldmdbmi	r3!, {r0, r3, r7, r9, sl, lr}
   1b4bc:	blmi	d076d4 <fputs@plt+0xd03bd4>
   1b4c0:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
   1b4c4:	mrcmi	15, 1, r4, cr3, cr2, {1}
   1b4c8:			; <UNDEFINED> instruction: 0xf8df2500
   1b4cc:	ldrbtmi	sl, [pc], #-204	; 1b4d4 <fputs@plt+0x179d4>
   1b4d0:	ldrbtmi	r5, [lr], #-2251	; 0xfffff735
   1b4d4:			; <UNDEFINED> instruction: 0x370444fa
   1b4d8:	movwls	r6, #14363	; 0x381b
   1b4dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b4e0:	andcs	r4, r4, #128, 12	; 0x8000000
   1b4e4:			; <UNDEFINED> instruction: 0xf857e005
   1b4e8:	ldrtmi	r6, [r0], -r4, lsl #22
   1b4ec:	ldm	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b4f0:	ldrtmi	r4, [r1], -r2, lsl #12
   1b4f4:			; <UNDEFINED> instruction: 0xf7e84640
   1b4f8:	orrlt	lr, r0, #712704	; 0xae000
   1b4fc:	blcs	18795d0 <fputs@plt+0x1875ad0>
   1b500:	ldmdavc	r3!, {r3, r4, r8, ip, lr, pc}^
   1b504:	tstle	r5, r5, lsr fp
   1b508:	blcs	1e397dc <fputs@plt+0x1e35cdc>
   1b50c:	ldm	sl, {r1, r4, r8, ip, lr, pc}
   1b510:	ldmdbvc	r3!, {r0, r1}
   1b514:	andls	sl, r1, r1, lsl #28
   1b518:			; <UNDEFINED> instruction: 0xf8ad4630
   1b51c:			; <UNDEFINED> instruction: 0xf88d1008
   1b520:			; <UNDEFINED> instruction: 0xf7e83008
   1b524:			; <UNDEFINED> instruction: 0x4631e8d6
   1b528:	strbmi	r4, [r0], -r6, lsl #12
   1b52c:			; <UNDEFINED> instruction: 0xf7e84632
   1b530:			; <UNDEFINED> instruction: 0xb1f8ea92
   1b534:			; <UNDEFINED> instruction: 0xf1453401
   1b538:	cfstr32cs	mvfx0, [r0, #-0]
   1b53c:	ldccs	15, cr11, [r0], {8}
   1b540:	bmi	5cfc8c <fputs@plt+0x5cc18c>
   1b544:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   1b548:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b54c:	subsmi	r9, sl, r3, lsl #22
   1b550:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b554:			; <UNDEFINED> instruction: 0x4640d116
   1b558:	pop	{r2, ip, sp, pc}
   1b55c:	eoreq	r8, fp, #240, 14	; 0x3c00000
   1b560:	b	10ece28 <fputs@plt+0x10e9328>
   1b564:	eoreq	r6, r4, #20, 6	; 0x50000000
   1b568:	movwmi	lr, #18889	; 0x49c9
   1b56c:	ldm	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b570:	strb	r4, [r6, r0, lsl #9]!
   1b574:	ldrtmi	r0, [r0], #555	; 0x22b
   1b578:	tstvs	r4, #274432	; 0x43000
   1b57c:	stmib	r9, {r2, r5, r9}^
   1b580:	ldrb	r4, [lr, r4, lsl #6]
   1b584:	ldmib	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b588:	andeq	r0, r2, r6, lsr #17
   1b58c:	andeq	r0, r0, r0, ror r2
   1b590:	andeq	r0, r2, r6, lsr r4
   1b594:	andeq	r9, r0, sl, lsl #27
   1b598:	andeq	sp, r0, ip, lsr pc
   1b59c:	andeq	r0, r2, r2, lsr #16
   1b5a0:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   1b5a4:	blmi	423dac <fputs@plt+0x4202ac>
   1b5a8:	ldrlt	r4, [r0, #-1276]	; 0xfffffb04
   1b5ac:			; <UNDEFINED> instruction: 0xf85cb082
   1b5b0:	strmi	r3, [ip], -r3
   1b5b4:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   1b5b8:			; <UNDEFINED> instruction: 0xf04f9301
   1b5bc:			; <UNDEFINED> instruction: 0xf7e80300
   1b5c0:	stmdbmi	sl, {r1, r3, r5, fp, sp, lr, pc}
   1b5c4:	ldrbtmi	r4, [r9], #-2568	; 0xfffff5f8
   1b5c8:	movvs	r9, #0, 22
   1b5cc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1b5d0:	subsmi	r9, r1, r1, lsl #20
   1b5d4:	andeq	pc, r0, #79	; 0x4f
   1b5d8:	ldrmi	sp, [r8], -r2, lsl #2
   1b5dc:	ldclt	0, cr11, [r0, #-8]
   1b5e0:	stmib	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b5e4:	andeq	r0, r2, r0, asr #15
   1b5e8:	andeq	r0, r0, r0, ror r2
   1b5ec:	andeq	r0, r2, r2, lsr #15
   1b5f0:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   1b5f4:	blmi	463dfc <fputs@plt+0x4602fc>
   1b5f8:	ldrlt	r4, [r0, #-1276]	; 0xfffffb04
   1b5fc:			; <UNDEFINED> instruction: 0xf85cb082
   1b600:	strmi	r3, [ip], -r3
   1b604:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   1b608:			; <UNDEFINED> instruction: 0xf04f9301
   1b60c:			; <UNDEFINED> instruction: 0xf7e80300
   1b610:	bmi	2d5620 <fputs@plt+0x2d1b20>
   1b614:	stmib	r4, {r8, r9, fp, ip, pc}^
   1b618:	stmdbmi	r9, {r2, r3, r8}
   1b61c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1b620:	bls	7566c <fputs@plt+0x71b6c>
   1b624:			; <UNDEFINED> instruction: 0xf04f4051
   1b628:	mrsle	r0, R10_usr
   1b62c:	andlt	r4, r2, r8, lsl r6
   1b630:			; <UNDEFINED> instruction: 0xf7e8bd10
   1b634:	svclt	0x0000e95c
   1b638:	andeq	r0, r2, r0, ror r7
   1b63c:	andeq	r0, r0, r0, ror r2
   1b640:	andeq	r0, r2, ip, asr #14
   1b644:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   1b648:	blmi	463e50 <fputs@plt+0x460350>
   1b64c:	ldrlt	r4, [r0, #-1276]	; 0xfffffb04
   1b650:			; <UNDEFINED> instruction: 0xf85cb082
   1b654:	strmi	r3, [ip], -r3
   1b658:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   1b65c:			; <UNDEFINED> instruction: 0xf04f9301
   1b660:			; <UNDEFINED> instruction: 0xf7e70300
   1b664:	bmi	2d75cc <fputs@plt+0x2d3acc>
   1b668:	stmib	r4, {r8, r9, fp, ip, pc}^
   1b66c:	stmdbmi	r9, {r1, r3, r8}
   1b670:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1b674:	bls	756c0 <fputs@plt+0x71bc0>
   1b678:			; <UNDEFINED> instruction: 0xf04f4051
   1b67c:	mrsle	r0, R10_usr
   1b680:	andlt	r4, r2, r8, lsl r6
   1b684:			; <UNDEFINED> instruction: 0xf7e8bd10
   1b688:	svclt	0x0000e932
   1b68c:	andeq	r0, r2, ip, lsl r7
   1b690:	andeq	r0, r0, r0, ror r2
   1b694:	strdeq	r0, [r2], -r8
   1b698:	svcmi	0x00f0e92d
   1b69c:	stclmi	6, cr4, [r5, #576]	; 0x240
   1b6a0:	blmi	ff187944 <fputs@plt+0xff183e44>
   1b6a4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b6a8:			; <UNDEFINED> instruction: 0x4604447d
   1b6ac:	stmdage	r7, {r2, r4, r5, r9, sp}
   1b6b0:			; <UNDEFINED> instruction: 0xf10858eb
   1b6b4:	strmi	r0, [pc], -r3, lsl #10
   1b6b8:	stmiaeq	lr!, {r0, r3, r6, r9, sl, lr}
   1b6bc:			; <UNDEFINED> instruction: 0x9325681b
   1b6c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b6c4:	streq	pc, [r3, #-37]	; 0xffffffdb
   1b6c8:	andls	pc, r8, sp, asr #17
   1b6cc:	svc	0x0084f7e7
   1b6d0:	movwcs	lr, #51668	; 0xc9d4
   1b6d4:	ldrdeq	lr, [sl, -r4]
   1b6d8:	stmib	sp, {r3, r5, r7, r8, sl, lr}^
   1b6dc:	strls	r6, [r6], -r4, lsl #12
   1b6e0:	stmib	sp, {r1, r2, r4, r5, r7, r9, sl, fp, lr}^
   1b6e4:	ldrbtmi	r2, [lr], #-776	; 0xfffffcf8
   1b6e8:	smlabteq	sl, sp, r9, lr
   1b6ec:	tsthi	sl, r0, asr #1	; <UNPREDICTABLE>
   1b6f0:	movwcs	r6, #2209	; 0x8a1
   1b6f4:	addpl	pc, r0, #16777216	; 0x1000000
   1b6f8:			; <UNDEFINED> instruction: 0xf0404313
   1b6fc:			; <UNDEFINED> instruction: 0xf10480fa
   1b700:			; <UNDEFINED> instruction: 0x46380238
   1b704:			; <UNDEFINED> instruction: 0xf7ff4641
   1b708:	strmi	pc, [r3], -pc, asr #27
   1b70c:			; <UNDEFINED> instruction: 0xf0402800
   1b710:	stmiavs	r7!, {r1, r3, r6, r7, pc}
   1b714:	blvs	fe8acf80 <fputs@plt+0xfe8a9480>
   1b718:	andpl	pc, r0, r7, lsl #8
   1b71c:	movwls	r0, #51347	; 0xc893
   1b720:	movweq	lr, #6736	; 0x1a50
   1b724:	blls	14b34c <fputs@plt+0x14784c>
   1b728:	blmi	fe98f76c <fputs@plt+0xfe98bc6c>
   1b72c:	ldmdbvs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1b730:			; <UNDEFINED> instruction: 0xf0402900
   1b734:	ldmvs	r9, {r2, r4, r5, r8, pc}^
   1b738:	movweq	lr, #35586	; 0x8b02
   1b73c:	bne	fe6f636c <fputs@plt+0xfe6f286c>
   1b740:	ldmeq	fp, {r2, r3, r9, ip, pc}
   1b744:	stmib	sp, {r1, r2, r8, r9, ip, pc}^
   1b748:	ldmib	r4, {r2, r8, r9, ip, sp}^
   1b74c:	b	141bb6c <fputs@plt+0x141806c>
   1b750:			; <UNDEFINED> instruction: 0xf0000201
   1b754:			; <UNDEFINED> instruction: 0xf11080f7
   1b758:			; <UNDEFINED> instruction: 0xf14132ff
   1b75c:	b	13ea360 <fputs@plt+0x13e6860>
   1b760:	ldmib	r4, {r1, r6, sl, fp}^
   1b764:	vst4.8	{d0,d2,d4,d6}, [r7], r4
   1b768:			; <UNDEFINED> instruction: 0x61a24880
   1b76c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b770:	stmib	sp, {r1, r5, r9, fp, sp, lr}^
   1b774:	stmdbls	sp, {r8}
   1b778:			; <UNDEFINED> instruction: 0xf8c44302
   1b77c:	movwmi	sl, #40988	; 0xa01c
   1b780:	tsteq	r9, r8, asr sl
   1b784:	andeq	lr, ip, #270336	; 0x42000
   1b788:	stmdacs	r0, {r0, r1, r2, sl, ip, sp, lr, pc}
   1b78c:			; <UNDEFINED> instruction: 0xf042bf18
   1b790:			; <UNDEFINED> instruction: 0xf04f0201
   1b794:	andls	r0, sp, #0, 18
   1b798:	andeq	lr, r9, #88, 20	; 0x58000
   1b79c:	ldrdeq	lr, [r0, -sp]
   1b7a0:	bls	38b420 <fputs@plt+0x387920>
   1b7a4:	addcc	pc, r0, #1107296256	; 0x42000000
   1b7a8:	stmdbcs	r0, {r0, r2, r3, r9, ip, pc}
   1b7ac:			; <UNDEFINED> instruction: 0xf5b0bf08
   1b7b0:			; <UNDEFINED> instruction: 0xf0007f00
   1b7b4:			; <UNDEFINED> instruction: 0xf04f8093
   1b7b8:	strmi	r0, [r9, #2304]	; 0x900
   1b7bc:	stmdavc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   1b7c0:	strmi	fp, [r0, #3848]	; 0xf08
   1b7c4:	vld2.16	{d13-d16}, [r0 :256]!
   1b7c8:	strmi	r7, [r9], r0, lsl #17
   1b7cc:	andeq	lr, r9, #88, 20	; 0x58000
   1b7d0:	addhi	pc, r4, r0
   1b7d4:	ldmdbge	r2, {r2, fp, sp, pc}
   1b7d8:	strmi	r2, [r2], -r0, lsl #14
   1b7dc:			; <UNDEFINED> instruction: 0xf852e001
   1b7e0:	addsmi	r3, r1, #4, 30
   1b7e4:	mvnsle	r4, pc, lsl r4
   1b7e8:	cmpcs	r0, r2, lsl #20
   1b7ec:			; <UNDEFINED> instruction: 0x971343ff
   1b7f0:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   1b7f4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1b7f8:	bmi	1c8fd54 <fputs@plt+0x1c8c254>
   1b7fc:	ldmvs	sl!, {r0, r1, r2, r4, r5, r7, fp, ip, lr}
   1b800:			; <UNDEFINED> instruction: 0xf0002a00
   1b804:			; <UNDEFINED> instruction: 0xf8d780a7
   1b808:			; <UNDEFINED> instruction: 0xf8ddc004
   1b80c:	ldmdavs	r1, {r3, sp, lr, pc}^
   1b810:			; <UNDEFINED> instruction: 0x8010f8d7
   1b814:	b	13e7c20 <fputs@plt+0x13e4120>
   1b818:			; <UNDEFINED> instruction: 0x6051009e
   1b81c:	svceq	0x0000f1b8
   1b820:	addshi	pc, r6, r0
   1b824:	ldrteq	pc, [ip], -r8, lsl #2	; <UNPREDICTABLE>
   1b828:	tstcs	r0, r2, asr #12
   1b82c:	andeq	pc, ip, r8, asr #17
   1b830:	bleq	159980 <fputs@plt+0x155e80>
   1b834:	strmi	r4, [r1], #-690	; 0xfffffd4e
   1b838:	bicmi	sp, r9, #-2147483586	; 0x8000003e
   1b83c:	eorsne	pc, ip, r8, asr #17
   1b840:	bl	335ae0 <fputs@plt+0x331fe0>
   1b844:	tstcs	r0, lr, lsl #4
   1b848:	vst4.8	{d6,d8,d10,d12}, [r6 :256], sl
   1b84c:	b	142f854 <fputs@plt+0x142bd54>
   1b850:	eorle	r0, r8, r1, lsl #4
   1b854:	bvs	fe835c44 <fputs@plt+0xfe832144>
   1b858:	sbcsvs	r6, r0, #17408	; 0x4400
   1b85c:	blvs	fe889c88 <fputs@plt+0xfe886188>
   1b860:	ldmib	r4, {r0, r4, r8, r9, sp, lr}^
   1b864:	mrrcvs	9, 0, r8, r1, cr4	; <UNPREDICTABLE>
   1b868:	svceq	0x0000f1b9
   1b86c:	svclt	0x000863d5
   1b870:	svcvs	0x00a0f5b8
   1b874:	cmpvs	r0, r1, lsr #8	; <UNPREDICTABLE>
   1b878:	tstpl	r0, r2, asr #19
   1b87c:			; <UNDEFINED> instruction: 0xf1b9d013
   1b880:	svclt	0x00020f00
   1b884:	svcvs	0x00e0f5b8
   1b888:	cmpvs	r0, r1, asr #8	; <UNPREDICTABLE>
   1b88c:	andle	r6, sl, r1, asr r4
   1b890:	ldreq	pc, [r2], #-6
   1b894:	b	1524c9c <fputs@plt+0x152119c>
   1b898:	svclt	0x00140005
   1b89c:	orrvs	pc, r0, r1, asr #8
   1b8a0:	tstvs	r0, r1, asr #8	; <UNPREDICTABLE>
   1b8a4:	stmdbmi	r7, {r0, r4, r6, sl, sp, lr}^
   1b8a8:	ldrbtmi	r4, [r9], #-2627	; 0xfffff5bd
   1b8ac:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1b8b0:	subsmi	r9, r1, r5, lsr #20
   1b8b4:	andeq	pc, r0, #79	; 0x4f
   1b8b8:			; <UNDEFINED> instruction: 0x4618d17a
   1b8bc:	pop	{r0, r1, r2, r5, ip, sp, pc}
   1b8c0:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1b8c4:			; <UNDEFINED> instruction: 0xf5baab00
   1b8c8:			; <UNDEFINED> instruction: 0xf14b7040
   1b8cc:	vld1.64	{d3-d6}, [r0 :256]
   1b8d0:	ldrmi	r7, [r1], r0, lsl #17
   1b8d4:	andeq	lr, r9, #88, 20	; 0x58000
   1b8d8:	svcge	0x007cf47f
   1b8dc:	addcs	pc, r0, r7, lsl #8
   1b8e0:	b	1423ce8 <fputs@plt+0x14201e8>
   1b8e4:	svclt	0x001e0201
   1b8e8:			; <UNDEFINED> instruction: 0xf0429a0d
   1b8ec:	andls	r0, sp, #8, 4	; 0x80000000
   1b8f0:	blmi	d156b8 <fputs@plt+0xd11bb8>
   1b8f4:	stmiavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}^
   1b8f8:	blcs	3656c <fputs@plt+0x32a6c>
   1b8fc:			; <UNDEFINED> instruction: 0xf104d146
   1b900:			; <UNDEFINED> instruction: 0x46380238
   1b904:			; <UNDEFINED> instruction: 0xf7ff4641
   1b908:	strmi	pc, [r3], -pc, asr #25
   1b90c:	bicle	r2, sl, r0, lsl #16
   1b910:			; <UNDEFINED> instruction: 0xf10868e9
   1b914:	blvs	fe81da18 <fputs@plt+0xfe819f18>
   1b918:	eorseq	pc, pc, #40	; 0x28
   1b91c:	andcs	lr, sp, #3162112	; 0x304000
   1b920:	strb	r6, [r0, r8, lsl #6]
   1b924:			; <UNDEFINED> instruction: 0xf7e74628
   1b928:	ldrtmi	lr, [r9], -sl, asr #31
   1b92c:	strmi	r4, [r7], -r2, asr #12
   1b930:	cdp	7, 15, cr15, cr4, cr7, {7}
   1b934:	andeq	lr, r8, r7, lsl #22
   1b938:	andeq	lr, r8, #168960	; 0x29400
   1b93c:			; <UNDEFINED> instruction: 0xf7e74649
   1b940:	ldrb	lr, [r5], ip, asr #28
   1b944:	stceq	0, cr15, [r6], {79}	; 0x4f
   1b948:			; <UNDEFINED> instruction: 0xf04f2203
   1b94c:	str	r0, [r8, -r0, lsl #20]
   1b950:			; <UNDEFINED> instruction: 0xe7756090
   1b954:	eorscs	r4, ip, #1048576	; 0x100000
   1b958:	movwls	sl, #14358	; 0x3816
   1b95c:			; <UNDEFINED> instruction: 0xf7e79300
   1b960:	bge	117258 <fputs@plt+0x113758>
   1b964:	cmpcs	r0, r5, lsl r8
   1b968:	strvc	pc, [r1], pc, asr #32
   1b96c:			; <UNDEFINED> instruction: 0xf7ff9615
   1b970:	blls	5abe4 <fputs@plt+0x570e4>
   1b974:	bls	109e7c <fputs@plt+0x10637c>
   1b978:			; <UNDEFINED> instruction: 0xf8d768f9
   1b97c:			; <UNDEFINED> instruction: 0xf8c1c004
   1b980:	strbtmi	r2, [r2], #-152	; 0xffffff68
   1b984:			; <UNDEFINED> instruction: 0xe74060ba
   1b988:	str	r4, [ip, r3, lsl #12]
   1b98c:			; <UNDEFINED> instruction: 0xf04f480e
   1b990:	movwls	r3, #1023	; 0x3ff
   1b994:			; <UNDEFINED> instruction: 0xf7e84478
   1b998:	blls	559c8 <fputs@plt+0x51ec8>
   1b99c:	stmdami	fp, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
   1b9a0:	mvnscc	pc, #79	; 0x4f
   1b9a4:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   1b9a8:	stmda	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b9ac:	ldrb	r9, [sl, -r0, lsl #22]!
   1b9b0:	svc	0x009cf7e7
   1b9b4:	andeq	r0, r2, r0, asr #13
   1b9b8:	andeq	r0, r0, r0, ror r2
   1b9bc:	andeq	r0, r2, r2, lsl #13
   1b9c0:	andeq	r0, r0, r0, asr r2
   1b9c4:			; <UNDEFINED> instruction: 0x000204be
   1b9c8:	andeq	sp, r0, r4, lsl #21
   1b9cc:	andeq	sp, r0, r6, lsr #21
   1b9d0:	blmi	5ee230 <fputs@plt+0x5ea730>
   1b9d4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1b9d8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1b9dc:	strbtmi	r4, [r9], -r4, lsl #12
   1b9e0:	ldmdavs	fp, {fp, sp, lr}
   1b9e4:			; <UNDEFINED> instruction: 0xf04f9301
   1b9e8:			; <UNDEFINED> instruction: 0xf7ff0300
   1b9ec:	ldmib	r4, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}^
   1b9f0:	tstmi	r3, #8, 6	; 0x20000000
   1b9f4:	andscs	fp, r0, #2, 30
   1b9f8:	stmib	r4, {r8, r9, sp}^
   1b9fc:	stmiavs	r3!, {r3, r8, r9, sp}
   1ba00:	vst1.8	{d25-d26}, [r3], r0
   1ba04:	adcvs	r0, r3, r0, lsl #7
   1ba08:	strtmi	r4, [r0], -r1, lsl #12
   1ba0c:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   1ba10:	blmi	1ee238 <fputs@plt+0x1ea738>
   1ba14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ba18:	blls	75a88 <fputs@plt+0x71f88>
   1ba1c:			; <UNDEFINED> instruction: 0xf04f405a
   1ba20:	mrsle	r0, SP_irq
   1ba24:	ldclt	0, cr11, [r0, #-8]
   1ba28:	svc	0x0060f7e7
   1ba2c:	muleq	r2, r4, r3
   1ba30:	andeq	r0, r0, r0, ror r2
   1ba34:	andeq	r0, r2, r4, asr r3
   1ba38:	blmi	feb2e4ec <fputs@plt+0xfeb2a9ec>
   1ba3c:	push	{r1, r3, r4, r5, r6, sl, lr}
   1ba40:	strdlt	r4, [sp], r0
   1ba44:			; <UNDEFINED> instruction: 0x460558d3
   1ba48:	stmdavs	r0, {r1, r3, r8, fp, sp, pc}
   1ba4c:	movwls	r6, #47131	; 0xb81b
   1ba50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ba54:	ldc2	7, cr15, [r0], {255}	; 0xff
   1ba58:			; <UNDEFINED> instruction: 0xf0002800
   1ba5c:	stmdbvc	r2, {r0, r2, r3, r5, r8, pc}
   1ba60:	bcs	6d468 <fputs@plt+0x69968>
   1ba64:	adchi	pc, r1, r0
   1ba68:			; <UNDEFINED> instruction: 0xf0402a02
   1ba6c:	svchi	0x00868089
   1ba70:	strmi	r6, [r4], #-2692	; 0xfffff57c
   1ba74:			; <UNDEFINED> instruction: 0xf0002e00
   1ba78:			; <UNDEFINED> instruction: 0xf04f8104
   1ba7c:	bl	11f284 <fputs@plt+0x11b784>
   1ba80:	ldrbtmi	r1, [r3], r6, lsl #21
   1ba84:			; <UNDEFINED> instruction: 0xf04f46a4
   1ba88:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}^
   1ba8c:	stmib	sp, {r2, r8, sl, lr}^
   1ba90:	ldmib	ip, {r1, ip, pc}^
   1ba94:	b	15b56bc <fputs@plt+0x15b1bbc>
   1ba98:	eorle	r0, r8, r7, lsl #6
   1ba9c:	movwcs	lr, #18908	; 0x49dc
   1baa0:	tsteq	r3, r2, asr sl
   1baa4:			; <UNDEFINED> instruction: 0xf8dcd023
   1baa8:	ldrbmi	r1, [sp], -r8
   1baac:	streq	pc, [r2], #-1
   1bab0:	tsteq	r5, r4, asr sl
   1bab4:			; <UNDEFINED> instruction: 0xf8dcd01b
   1bab8:	stmdbcs	r8, {r2, ip}
   1babc:	stmdbls	r2, {r0, r1, r2, r4, ip, lr, pc}
   1bac0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bac4:	svclt	0x0008454b
   1bac8:	stmdbls	r2, {r1, r3, r7, r9, lr}
   1bacc:	sasxmi	fp, r1, r8
   1bad0:	ldmne	r1!, {r1, r8, ip, pc}
   1bad4:	bl	11ffedc <fputs@plt+0x11fc3dc>
   1bad8:	tstls	r1, r3, lsl #2
   1badc:	ldmib	sp, {r8, sp}^
   1bae0:	strbmi	r8, [r9, #-2304]	; 0xfffff700
   1bae4:	strbmi	fp, [r6, #3848]	; 0xf08
   1bae8:	bl	cb7d0 <fputs@plt+0xc7cd0>
   1baec:			; <UNDEFINED> instruction: 0xf10c0e06
   1baf0:	ldrbmi	r0, [r4, #3136]	; 0xc40
   1baf4:	ldmib	sp, {r0, r2, r3, r6, r7, r8, ip, lr, pc}^
   1baf8:	andcs	r9, r1, r2, lsl #16
   1bafc:	strmi	lr, [r4, #-2525]	; 0xfffff623
   1bb00:	bleq	2969c0 <fputs@plt+0x292ec0>
   1bb04:			; <UNDEFINED> instruction: 0xf7e74659
   1bb08:	strmi	lr, [r7], -lr, asr #26
   1bb0c:			; <UNDEFINED> instruction: 0xf0002800
   1bb10:	strls	r8, [r2, #-216]	; 0xffffff28
   1bb14:	and	r4, r2, sp, lsr r6
   1bb18:	ldrbmi	r3, [r4, #-1088]	; 0xfffffbc0
   1bb1c:	bvs	190fbb4 <fputs@plt+0x190c0b4>
   1bb20:	ldmib	r4, {r1, r5, r9, fp, sp, lr}^
   1bb24:	tstmi	r3, #4, 2
   1bb28:			; <UNDEFINED> instruction: 0xf04fbf14
   1bb2c:			; <UNDEFINED> instruction: 0xf04f0c00
   1bb30:	b	141eb3c <fputs@plt+0x141b03c>
   1bb34:	svclt	0x00140301
   1bb38:	movwcs	r4, #5731	; 0x1663
   1bb3c:	mvnle	r2, r0, lsl #22
   1bb40:	ldrmi	r6, [pc], -r1, lsr #17
   1bb44:	streq	pc, [r2], -r1
   1bb48:	movweq	lr, #31318	; 0x7a56
   1bb4c:	stmdavs	r1!, {r2, r5, r6, r7, ip, lr, pc}^
   1bb50:	rscle	r2, r1, r8, lsl #18
   1bb54:	bl	fe8361e0 <fputs@plt+0xfe8326e0>
   1bb58:	strtmi	r0, [r8], #-9
   1bb5c:	strbmi	r3, [r1], #-1088	; 0xfffffbc0
   1bb60:	ldcl	7, cr15, [ip, #924]	; 0x39c
   1bb64:	bicsle	r4, sl, r4, asr r5
   1bb68:	stcls	6, cr4, [r2, #-188]	; 0xffffff44
   1bb6c:	strcs	r4, [r0], -r9, asr #12
   1bb70:	movwcs	lr, #27096	; 0x69d8
   1bb74:	ldrdge	pc, [r8], -r5
   1bb78:	movwcs	lr, #51653	; 0xc9c5
   1bb7c:	rsb	r6, fp, fp, ror #17
   1bb80:	andcs	r4, r1, fp, asr r9
   1bb84:			; <UNDEFINED> instruction: 0xf7e74479
   1bb88:			; <UNDEFINED> instruction: 0xf04fece4
   1bb8c:	bmi	1667f90 <fputs@plt+0x1664490>
   1bb90:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
   1bb94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bb98:	subsmi	r9, sl, fp, lsl #22
   1bb9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bba0:	addhi	pc, sp, r0, asr #32
   1bba4:	pop	{r0, r2, r3, ip, sp, pc}
   1bba8:	mcrhi	15, 0, r8, cr6, cr0, {7}
   1bbac:	strmi	r6, [r4], #-2564	; 0xfffff5fc
   1bbb0:	rsbsle	r2, r1, r0, lsl #28
   1bbb4:	stceq	0, cr15, [r8], #-316	; 0xfffffec4
   1bbb8:	blx	32d44e <fputs@plt+0x32994e>
   1bbbc:			; <UNDEFINED> instruction: 0xf04f4c06
   1bbc0:			; <UNDEFINED> instruction: 0xf04f0e00
   1bbc4:	ldmdbvs	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}^
   1bbc8:	ldmvs	r9, {r1, r4, r5, r6, r8, ip, sp, pc}^
   1bbcc:	ldmvs	r8, {r0, r5, r6, r8, ip, sp, pc}
   1bbd0:	strle	r0, [r9, #-1920]	; 0xfffff880
   1bbd4:	stmdacs	r8, {r3, r4, r6, fp, sp, lr}
   1bbd8:	strmi	sp, [r9, #6]
   1bbdc:	svclt	0x0028440a
   1bbe0:	ldrmi	r4, [r6, #1673]	; 0x689
   1bbe4:			; <UNDEFINED> instruction: 0x4696bf38
   1bbe8:	strbmi	r3, [r3, #-808]!	; 0xfffffcd8
   1bbec:	bl	febd03a0 <fputs@plt+0xfebcc8a0>
   1bbf0:	andcs	r0, r1, r9, lsl #22
   1bbf4:			; <UNDEFINED> instruction: 0xf7e74659
   1bbf8:	stmiavs	sl!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
   1bbfc:	vst2.<illegal width 64>	{d22-d23}, [r2 :128], fp
   1bc00:	strmi	r2, [r7], -r0, lsl #21
   1bc04:	rsble	r2, r3, r0, lsl #16
   1bc08:	strls	r2, [r2, #-552]	; 0xfffffdd8
   1bc0c:	strmi	pc, [r6], -r2, lsl #22
   1bc10:	ldrmi	r4, [r9], sp, asr #12
   1bc14:	strtcc	lr, [r8], #-2
   1bc18:			; <UNDEFINED> instruction: 0xd01442b4
   1bc1c:	stmdbvs	r2!, {r5, r6, r7, fp, sp, lr}^
   1bc20:	svclt	0x00182800
   1bc24:	rscsle	r2, r6, r0, lsl #20
   1bc28:	streq	r6, [fp, r1, lsr #17]
   1bc2c:	stmdavs	r1!, {r0, r1, r4, r5, r6, r7, r8, sl, ip, lr, pc}^
   1bc30:	rscsle	r2, r0, r8, lsl #18
   1bc34:	blne	10360c0 <fputs@plt+0x10325c0>
   1bc38:	strtcc	r4, [r8], #-1080	; 0xfffffbc8
   1bc3c:			; <UNDEFINED> instruction: 0xf7e74441
   1bc40:	adcsmi	lr, r4, #7040	; 0x1b80
   1bc44:	strbmi	sp, [fp], -sl, ror #3
   1bc48:	stcls	6, cr4, [r2, #-676]	; 0xfffffd5c
   1bc4c:			; <UNDEFINED> instruction: 0x2018f8d8
   1bc50:	strcs	r4, [r0], -r9, asr #12
   1bc54:	strcs	lr, [ip], -r5, asr #19
   1bc58:	stmdbhi	r8, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   1bc5c:	strne	lr, [sl], -r5, asr #19
   1bc60:	andeq	lr, r9, #88, 20	; 0x58000
   1bc64:	andne	pc, r0, #1241513984	; 0x4a000000
   1bc68:	movwcs	lr, #10693	; 0x29c5
   1bc6c:	svclt	0x0002465a
   1bc70:	tstcs	r0, r0, lsl r0
   1bc74:	smlabteq	r8, r5, r9, lr
   1bc78:			; <UNDEFINED> instruction: 0x46284639
   1bc7c:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   1bc80:	smlabbcs	r1, r5, r7, lr
   1bc84:			; <UNDEFINED> instruction: 0xf7e74608
   1bc88:	strmi	lr, [r7], -lr, lsl #25
   1bc8c:			; <UNDEFINED> instruction: 0xf04fb1c8
   1bc90:			; <UNDEFINED> instruction: 0xf04f31ff
   1bc94:	strb	r0, [fp, -r1, lsl #22]!
   1bc98:			; <UNDEFINED> instruction: 0x46104611
   1bc9c:			; <UNDEFINED> instruction: 0xf7e79202
   1bca0:	stmiavs	r9!, {r1, r7, sl, fp, sp, lr, pc}
   1bca4:	vst2.<illegal width 64>	{d22-d23}, [r1 :128], fp
   1bca8:	strmi	r2, [r7], -r0, lsl #21
   1bcac:	bls	c82b4 <fputs@plt+0xc47b4>
   1bcb0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1bcb4:	bfi	r4, r3, (invalid: 13:9)
   1bcb8:	rscscc	pc, pc, pc, asr #32
   1bcbc:			; <UNDEFINED> instruction: 0xf7e7e767
   1bcc0:	ldmib	r8, {r1, r2, r4, r9, sl, fp, sp, lr, pc}^
   1bcc4:			; <UNDEFINED> instruction: 0xf04f2306
   1bcc8:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
   1bccc:	ldrb	r2, [lr, -ip, lsl #6]
   1bcd0:			; <UNDEFINED> instruction: 0x1018f8d8
   1bcd4:			; <UNDEFINED> instruction: 0xf04f2200
   1bcd8:			; <UNDEFINED> instruction: 0xf8c530ff
   1bcdc:	rscvs	sl, fp, r8
   1bce0:	andne	lr, ip, #3227648	; 0x314000
   1bce4:	svclt	0x0000e753
   1bce8:	andeq	r0, r2, ip, lsr #6
   1bcec:	andeq	r0, r0, r0, ror r2
   1bcf0:	strdeq	sp, [r0], -r4
   1bcf4:	ldrdeq	r0, [r2], -r6
   1bcf8:	tstcs	r0, sl, asr #20
   1bcfc:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
   1bd00:			; <UNDEFINED> instruction: 0x4607b5f0
   1bd04:	ldrdlt	r5, [r7], r3
   1bd08:	cdpge	8, 0, cr6, cr1, cr0, {0}
   1bd0c:	movwls	r6, #22555	; 0x581b
   1bd10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bd14:	blx	c59d1a <fputs@plt+0xc5621a>
   1bd18:	ldrtmi	r4, [r5], -r4, asr #22
   1bd1c:			; <UNDEFINED> instruction: 0x4604447b
   1bd20:	strgt	ip, [r7, #-2831]	; 0xfffff4f1
   1bd24:	stccs	0, cr8, [r0], {43}	; 0x2b
   1bd28:	ldrtmi	sp, [r1], -ip, rrx
   1bd2c:	strtmi	r2, [r0], -lr, lsl #4
   1bd30:	bl	fead9cd4 <fputs@plt+0xfead61d4>
   1bd34:	cmnle	r5, r0, lsl #16
   1bd38:	ldrcc	r8, [r0], #-2530	; 0xfffff61e
   1bd3c:	b	10dc590 <fputs@plt+0x10d8a90>
   1bd40:	addslt	r2, sl, #1207959552	; 0x48000000
   1bd44:	vmov.i16	d15, #46080	; 0xb400
   1bd48:	bcs	18b2fd8 <fputs@plt+0x18af4d8>
   1bd4c:			; <UNDEFINED> instruction: 0xf8b3d15a
   1bd50:	movwcc	r1, #12289	; 0x3001
   1bd54:	b	109c584 <fputs@plt+0x1098a84>
   1bd58:	addslt	r2, r1, #268435457	; 0x10000001
   1bd5c:	vmov.i16	d15, #8960	; 0x2300
   1bd60:	blcs	18f2ed4 <fputs@plt+0x18ef3d4>
   1bd64:			; <UNDEFINED> instruction: 0xf8b2d14e
   1bd68:	andcc	r1, r3, #1
   1bd6c:	b	10dc5a0 <fputs@plt+0x10d8aa0>
   1bd70:	addslt	r2, r9, #1140850688	; 0x44000000
   1bd74:	vmov.i16	d15, #45568	; 0xb200
   1bd78:	bcs	1932ec8 <fputs@plt+0x192f3c8>
   1bd7c:			; <UNDEFINED> instruction: 0xf8b3d142
   1bd80:	movwcc	r2, #12289	; 0x3001
   1bd84:	b	119c5e4 <fputs@plt+0x1198ae4>
   1bd88:	adcslt	r2, r2, #18874368	; 0x1200000
   1bd8c:			; <UNDEFINED> instruction: 0xf686fa13
   1bd90:	blcs	1973004 <fputs@plt+0x196f504>
   1bd94:			; <UNDEFINED> instruction: 0xf8d6d136
   1bd98:			; <UNDEFINED> instruction: 0xf1063001
   1bd9c:	ldclne	12, cr0, [r4], #-20	; 0xffffffec
   1bda0:	cmplt	r3, sl, lsl sl
   1bda4:	movwcc	r4, #13859	; 0x3623
   1bda8:	svcpl	0x0004f854
   1bdac:	addsmi	r1, sl, #158720	; 0x26c00
   1bdb0:	eorvs	fp, r5, sp, lsr #20
   1bdb4:	ldmib	r7, {r1, r2, r4, r5, r6, r7, fp, ip, lr, pc}^
   1bdb8:	b	141c1e0 <fputs@plt+0x14186e0>
   1bdbc:	andsle	r0, ip, r1, lsl #6
   1bdc0:			; <UNDEFINED> instruction: 0xf04f68bb
   1bdc4:	strdcs	r3, [r0, -pc]
   1bdc8:	smlabteq	sl, r7, r9, lr
   1bdcc:	andcs	r2, r0, r0, lsl #2
   1bdd0:	smlabteq	ip, r7, r9, lr
   1bdd4:	orrne	pc, r0, #1124073472	; 0x43000000
   1bdd8:	adcsvs	r4, fp, r5, lsl r9
   1bddc:	ldrbtmi	r4, [r9], #-2834	; 0xfffff4ee
   1bde0:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
   1bde4:	subsmi	r9, r9, r5, lsl #22
   1bde8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bdec:			; <UNDEFINED> instruction: 0x4661d118
   1bdf0:	andlt	r4, r7, r8, lsr r6
   1bdf4:	ldrhtmi	lr, [r0], #141	; 0x8d
   1bdf8:	eorcs	lr, r0, lr, asr #8
   1bdfc:	stmib	r7, {r8, sp}^
   1be00:	ldrb	r0, [sp, r8, lsl #2]
   1be04:	blmi	22e638 <fputs@plt+0x22ab38>
   1be08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1be0c:	blls	175e7c <fputs@plt+0x17237c>
   1be10:			; <UNDEFINED> instruction: 0xf04f405a
   1be14:	mrsle	r0, SP_svc
   1be18:	rscscc	pc, pc, pc, asr #32
   1be1c:	ldcllt	0, cr11, [r0, #28]!
   1be20:	stcl	7, cr15, [r4, #-924]!	; 0xfffffc64
   1be24:	andeq	r0, r2, sl, rrx
   1be28:	andeq	r0, r0, r0, ror r2
   1be2c:	andeq	sp, r0, r0, lsl r9
   1be30:	andeq	pc, r1, sl, lsl #31
   1be34:	andeq	pc, r1, r0, ror #30
   1be38:			; <UNDEFINED> instruction: 0x4603b510
   1be3c:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
   1be40:	blvs	fe108368 <fputs@plt+0xfe104868>
   1be44:	stmdavs	r3, {r0, r1, r3, r6, r8, fp, ip, sp, pc}^
   1be48:	stmdbvs	r2, {r0, r1, r5, r7, r8, fp, ip, sp, pc}
   1be4c:	stmdavs	r3, {r1, r3, r4, r8, fp, ip, sp, pc}
   1be50:			; <UNDEFINED> instruction: 0xf383fab3
   1be54:			; <UNDEFINED> instruction: 0x4618095b
   1be58:	blmi	3cb2a0 <fputs@plt+0x3c77a0>
   1be5c:	stmdami	lr, {r1, r3, r5, r9, sp}
   1be60:	stmiapl	r3!, {r0, r8, sp}^
   1be64:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1be68:	ldcl	7, cr15, [r2], #924	; 0x39c
   1be6c:	mvnscc	pc, #79	; 0x4f
   1be70:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
   1be74:	eorcs	r4, r9, #7168	; 0x1c00
   1be78:	tstcs	r1, r8, lsl #16
   1be7c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1be80:			; <UNDEFINED> instruction: 0xf7e7681b
   1be84:			; <UNDEFINED> instruction: 0xf04fece6
   1be88:			; <UNDEFINED> instruction: 0x461833ff
   1be8c:	svclt	0x0000bd10
   1be90:	andeq	pc, r1, sl, lsr #30
   1be94:	andeq	r0, r0, r8, ror r2
   1be98:	andeq	sp, r0, ip, lsr #12
   1be9c:	andeq	sp, r0, lr, lsr r6
   1bea0:			; <UNDEFINED> instruction: 0x460db538
   1bea4:	andcs	r4, r4, #229376	; 0x38000
   1bea8:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   1beac:	ldcl	7, cr15, [r2, #924]	; 0x39c
   1beb0:			; <UNDEFINED> instruction: 0x1d20b908
   1beb4:	stmdbmi	fp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1beb8:	strtmi	r2, [r0], -r5, lsl #4
   1bebc:			; <UNDEFINED> instruction: 0xf7e74479
   1bec0:	stmdblt	r8!, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   1bec4:	stclne	8, cr6, [r0, #-684]!	; 0xfffffd54
   1bec8:	movwcs	pc, #1091	; 0x443	; <UNPREDICTABLE>
   1becc:	ldclt	0, cr6, [r8, #-684]!	; 0xfffffd54
   1bed0:	strtmi	r4, [r2], -r5, lsl #18
   1bed4:	ldrbtmi	r2, [r9], #-1
   1bed8:	bl	ed9e7c <fputs@plt+0xed637c>
   1bedc:	ldclt	0, cr2, [r8, #-0]
   1bee0:	andeq	sp, r0, lr, lsr r6
   1bee4:	andeq	sp, r0, r4, lsr r6
   1bee8:	andeq	sp, r0, r2, lsr #12
   1beec:	svcmi	0x00f0e92d
   1bef0:	cfldr32pl	mvfx15, [r3, #692]	; 0x2b4
   1bef4:	ldrvc	pc, [ip, #-2271]	; 0xfffff721
   1bef8:			; <UNDEFINED> instruction: 0xf8dfb081
   1befc:			; <UNDEFINED> instruction: 0xf60d651c
   1bf00:	ldrbtmi	r0, [pc], #-1432	; 1bf08 <fputs@plt+0x18408>
   1bf04:	strmi	sl, [r3], -r6, lsr #20
   1bf08:	tstls	r2, #16, 4
   1bf0c:	orrspl	pc, r2, #54525952	; 0x3400000
   1bf10:	tstcc	ip, #41943040	; 0x2800000
   1bf14:			; <UNDEFINED> instruction: 0x461059be
   1bf18:	vst1.8	{d20-d22}, [pc], ip
   1bf1c:	mrscs	r6, R8_usr
   1bf20:	andsvs	r6, lr, r6, lsr r8
   1bf24:	streq	pc, [r0], -pc, asr #32
   1bf28:	bl	15d9ecc <fputs@plt+0x15d63cc>
   1bf2c:	andsvs	pc, ip, #1325400064	; 0x4f000000
   1bf30:	strtmi	r2, [r8], -r0, lsl #2
   1bf34:	bl	1459ed8 <fputs@plt+0x14563d8>
   1bf38:			; <UNDEFINED> instruction: 0xf7ff4628
   1bf3c:	andcs	pc, r0, #2113536	; 0x204000
   1bf40:	vst1.8	{d20-d22}, [pc :128], r8
   1bf44:			; <UNDEFINED> instruction: 0xf7ff611c
   1bf48:			; <UNDEFINED> instruction: 0xf8dff9af
   1bf4c:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
   1bf50:			; <UNDEFINED> instruction: 0x461a9311
   1bf54:			; <UNDEFINED> instruction: 0xf8dfb920
   1bf58:	ldmpl	r3, {r3, r6, r7, sl, ip, sp}^
   1bf5c:	sbcsvs	r6, sl, sl, asr r8
   1bf60:	smlatbcs	r0, r0, ip, r6
   1bf64:	blx	259f68 <fputs@plt+0x256468>
   1bf68:	rsbsle	r2, r3, r0, lsl #16
   1bf6c:			; <UNDEFINED> instruction: 0xf7e7217b
   1bf70:	stmdacs	r0, {r1, r8, r9, fp, sp, lr, pc}
   1bf74:			; <UNDEFINED> instruction: 0xf8dfd06e
   1bf78:	cfstrdne	mvd7, [r4], {172}	; 0xac
   1bf7c:	strthi	pc, [r8], #2271	; 0x8df
   1bf80:	cdpls	3, 1, cr2, cr0, cr0, {0}
   1bf84:	ldrbtmi	r4, [r8], #1151	; 0x47f
   1bf88:	tstcs	sl, r6, lsl #6
   1bf8c:			; <UNDEFINED> instruction: 0xf7e74620
   1bf90:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   1bf94:			; <UNDEFINED> instruction: 0xf810d05e
   1bf98:	strmi	r3, [r1], r1, lsl #24
   1bf9c:	svclt	0x00042b0d
   1bfa0:			; <UNDEFINED> instruction: 0xf8002300
   1bfa4:	movwcs	r3, #3073	; 0xc01
   1bfa8:	blcc	99fd4 <fputs@plt+0x964d4>
   1bfac:	blcs	83a040 <fputs@plt+0x836540>
   1bfb0:	blcs	28bc18 <fputs@plt+0x288118>
   1bfb4:			; <UNDEFINED> instruction: 0xf814d105
   1bfb8:	blcs	26bbc4 <fputs@plt+0x2680c4>
   1bfbc:	blcs	84bc24 <fputs@plt+0x848124>
   1bfc0:	blcs	17103ac <fputs@plt+0x170c8ac>
   1bfc4:			; <UNDEFINED> instruction: 0xf104bf04
   1bfc8:	stmdavc	r3!, {r0, r9, fp}^
   1bfcc:	stmdavc	r3!, {r1, r2, r3, r4, ip, lr, pc}
   1bfd0:			; <UNDEFINED> instruction: 0xf0002b7d
   1bfd4:	blcs	3c200 <fputs@plt+0x38700>
   1bfd8:			; <UNDEFINED> instruction: 0x464cd15d
   1bfdc:	teqcs	r0, #55836672	; 0x3540000
   1bfe0:	blx	ed292 <fputs@plt+0xe9792>
   1bfe4:			; <UNDEFINED> instruction: 0xf8db8b0b
   1bfe8:	blcs	28190 <fputs@plt+0x24690>
   1bfec:			; <UNDEFINED> instruction: 0x4650d05e
   1bff0:			; <UNDEFINED> instruction: 0x47984631
   1bff4:	cmnlt	r8, #136314880	; 0x8200000
   1bff8:	mulcc	r0, sl, r8
   1bffc:	rsble	r2, ip, sp, asr fp
   1c000:	svclt	0x00042b2c
   1c004:	mulcc	r1, sl, r8
   1c008:	beq	98438 <fputs@plt+0x94938>
   1c00c:	svclt	0x00182b09
   1c010:	svclt	0x00082b20
   1c014:	svccc	0x0001f81a
   1c018:			; <UNDEFINED> instruction: 0xf107d0f8
   1c01c:	strcs	r0, [fp, #-1088]	; 0xfffffbc0
   1c020:	bleq	58164 <fputs@plt+0x54664>
   1c024:	strtmi	lr, [r0], -r3
   1c028:	bl	14d9fcc <fputs@plt+0x14d64cc>
   1c02c:	strtmi	r4, [sl], -r5, lsl #12
   1c030:			; <UNDEFINED> instruction: 0x46204651
   1c034:	stc	7, cr15, [lr, #-924]	; 0xfffffc64
   1c038:	sbcsle	r2, r0, r0, lsl #16
   1c03c:	bleq	98470 <fputs@plt+0x94970>
   1c040:			; <UNDEFINED> instruction: 0xf1bb3430
   1c044:	mvnle	r0, sl, lsl #30
   1c048:			; <UNDEFINED> instruction: 0x465249f8
   1c04c:	ldrbtmi	r2, [r9], #-1
   1c050:	b	1fd9ff4 <fputs@plt+0x1fd64f4>
   1c054:	andscs	r9, pc, #4352	; 0x1100
   1c058:	strdcs	r4, [r1, -r5]
   1c05c:	stmiapl	r3!, {r0, r2, r4, r5, r6, r7, fp, lr}^
   1c060:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1c064:	bl	ffd5a008 <fputs@plt+0xffd56508>
   1c068:	rscscc	pc, pc, pc, asr #32
   1c06c:			; <UNDEFINED> instruction: 0xf50d49f2
   1c070:	bmi	ffa70ec0 <fputs@plt+0xffa6d3c0>
   1c074:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
   1c078:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1c07c:	subsmi	r6, r1, sl, lsl r8
   1c080:	andeq	pc, r0, #79	; 0x4f
   1c084:	bichi	pc, r4, r0, asr #32
   1c088:	cfldr32pl	mvfx15, [r3, #52]	; 0x34
   1c08c:	pop	{r0, ip, sp, pc}
   1c090:			; <UNDEFINED> instruction: 0xf8148ff0
   1c094:	blcs	26bca0 <fputs@plt+0x2681a0>
   1c098:	blcs	84bd00 <fputs@plt+0x848200>
   1c09c:	blls	1d0488 <fputs@plt+0x1cc988>
   1c0a0:	blmi	105a1c0 <fputs@plt+0x10566c0>
   1c0a4:	movwcc	r4, #5708	; 0x164c
   1c0a8:	strb	r9, [lr, -r6, lsl #6]!
   1c0ac:	ldrdmi	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
   1c0b0:	ldmvs	r1!, {r0, r8, r9, sp}^
   1c0b4:	eoreq	pc, r0, #164, 2	; 0x29
   1c0b8:	eoreq	pc, r0, r4, asr #3
   1c0bc:	vpmax.s8	d15, d2, d3
   1c0c0:			; <UNDEFINED> instruction: 0xf000fa23
   1c0c4:	ldmvs	r2!, {r4, r8, r9, lr}
   1c0c8:	movwmi	r4, #4259	; 0x10a3
   1c0cc:	stmib	r6, {r0, r1, r4, r8, r9, lr}^
   1c0d0:			; <UNDEFINED> instruction: 0xf89a3102
   1c0d4:	blcs	17680dc <fputs@plt+0x17645dc>
   1c0d8:			; <UNDEFINED> instruction: 0xf89ad192
   1c0dc:			; <UNDEFINED> instruction: 0xf10a3001
   1c0e0:	blcs	1f5d0ec <fputs@plt+0x1f595ec>
   1c0e4:	svcge	0x0077f47f
   1c0e8:	blcs	42d08 <fputs@plt+0x3f208>
   1c0ec:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
   1c0f0:	tstls	r3, #16, 22	; 0x4000
   1c0f4:	movwcs	r9, #775	; 0x307
   1c0f8:	and	r9, r9, fp, lsl #6
   1c0fc:	blls	302920 <fputs@plt+0x2fee20>
   1c100:	andls	r3, r7, #64, 4
   1c104:	movwcc	r9, #6662	; 0x1a06
   1c108:	addsmi	r9, sl, #738197504	; 0x2c000000
   1c10c:	addhi	pc, lr, r0
   1c110:	tstcs	r0, r7, lsl #22
   1c114:	vst2.32	{d6-d7}, [r3 :64], fp
   1c118:	stmib	sp, {r8, r9, ip, sp, lr}^
   1c11c:	ldmib	sp, {r3, r8, ip, sp}^
   1c120:			; <UNDEFINED> instruction: 0x43233408
   1c124:	addcs	sp, r4, #234	; 0xea
   1c128:	addseq	pc, ip, sp, lsl #12
   1c12c:	tstls	r2, lr, lsl #12
   1c130:	b	14da0d4 <fputs@plt+0x14d65d4>
   1c134:	stmibmi	r1, {r1, r3, sl, fp, ip, pc}^
   1c138:	stmdane	r8!, {r0, r2, r3, r9, sl, ip, sp, lr, pc}
   1c13c:	blmi	ff06ec44 <fputs@plt+0xff06b144>
   1c140:	strtvs	r4, [r1], #1145	; 0x479
   1c144:	stmdbls	r7, {r1, r3, r4, r5, r6, sl, lr}
   1c148:	ldmmi	pc!, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   1c14c:			; <UNDEFINED> instruction: 0x632361a2
   1c150:	bmi	fefad338 <fputs@plt+0xfefa9838>
   1c154:	ldrbtmi	r4, [sl], #-3006	; 0xfffff442
   1c158:	ldrbtmi	r9, [fp], #-3344	; 0xfffff2f0
   1c15c:	strvs	r6, [r3, r2, lsr #12]!
   1c160:	addvc	pc, r0, #1325400064	; 0x4f000000
   1c164:	stmdavs	pc, {r8, r9, sp}	; <UNPREDICTABLE>
   1c168:	movwcs	lr, #18884	; 0x49c4
   1c16c:	movwcs	lr, #43460	; 0xa9c4
   1c170:	tstcs	r0, #196, 18	; 0x310000
   1c174:	tstcs	r6, #196, 18	; 0x310000
   1c178:	addcs	pc, r0, #1325400064	; 0x4f000000
   1c17c:	eorvs	r2, r0, r0, lsl #6
   1c180:	movwcs	lr, #59844	; 0xe9c4
   1c184:	tstcs	r4, #196, 18	; 0x310000
   1c188:	adcvs	pc, r0, #1325400064	; 0x4f000000
   1c18c:	stmib	r4, {r8, r9, sp}^
   1c190:	vst2.8	{d18-d21}, [pc :64], ip
   1c194:	movwcs	r6, #736	; 0x2e0
   1c198:			; <UNDEFINED> instruction: 0x2322e9c4
   1c19c:	blls	1d41b4 <fputs@plt+0x1d06b4>
   1c1a0:	strbcc	r3, [r0, #-1537]	; 0xfffff9ff
   1c1a4:	ldrhtle	r4, [r8], -r3
   1c1a8:	ldrdls	pc, [r8], -r5
   1c1ac:	bleq	582f0 <fputs@plt+0x547f0>
   1c1b0:	bpl	591dc <fputs@plt+0x556dc>
   1c1b4:	movweq	lr, #47706	; 0xba5a
   1c1b8:	stmib	sp, {r0, r4, r5, r6, r7, ip, lr, pc}^
   1c1bc:	strbmi	sl, [fp], -r4, lsl #22
   1c1c0:	ldrtmi	r9, [r1], sl, lsl #24
   1c1c4:	ldrdlt	pc, [r8], -sp
   1c1c8:	stmdavs	r1!, {r1, r2, r3, r4, r9, sl, lr}
   1c1cc:	tstls	r2, r8, lsl #12
   1c1d0:	b	1fda174 <fputs@plt+0x1fd6674>
   1c1d4:	strmi	r9, [r2], -r2, lsl #18
   1c1d8:			; <UNDEFINED> instruction: 0xf7e74638
   1c1dc:	stmdblt	r0!, {r2, r3, r4, r5, sl, fp, sp, lr, pc}^
   1c1e0:			; <UNDEFINED> instruction: 0xf04f68eb
   1c1e4:	stmiavs	r2!, {r0, r8, r9, fp}^
   1c1e8:	ldrdeq	lr, [r4, -r4]
   1c1ec:	rscvs	r4, fp, r3, lsl r3
   1c1f0:	stmib	r5, {r0, r1, r5, r7, fp, sp, lr}^
   1c1f4:	tstmi	lr, #4, 2
   1c1f8:	ldrcc	r6, [r8], #-174	; 0xffffff52
   1c1fc:	mvnle	r4, r0, lsr #11
   1c200:			; <UNDEFINED> instruction: 0x464e465b
   1c204:	andlt	pc, r8, sp, asr #17
   1c208:	bicle	r2, r8, r0, lsl #22
   1c20c:			; <UNDEFINED> instruction: 0x463a4991
   1c210:	ldrbtmi	r2, [r9], #-1
   1c214:	ldmib	ip, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c218:	blls	d5e90 <fputs@plt+0xd2390>
   1c21c:			; <UNDEFINED> instruction: 0xf47f2b00
   1c220:	stmmi	sp, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   1c224:			; <UNDEFINED> instruction: 0xf7e74478
   1c228:	ldr	lr, [r3, -r2, asr #23]
   1c22c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c230:			; <UNDEFINED> instruction: 0xf8ddab16
   1c234:	strbmi	r8, [sl], r0, asr #32
   1c238:	blcc	1837c <fputs@plt+0x1487c>
   1c23c:	and	r9, fp, r2, lsl #6
   1c240:	svclt	0x00182a00
   1c244:	svccc	0x00fff1bb
   1c248:	blls	1d06bc <fputs@plt+0x1ccbbc>
   1c24c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1c250:	stmdaeq	r0, {r3, r8, ip, sp, lr, pc}^
   1c254:	suble	r4, r7, fp, asr #10
   1c258:	ldrdcc	pc, [r8], -r8
   1c25c:	eorsge	pc, r4, sp, asr #17
   1c260:	addpl	pc, r0, #50331648	; 0x3000000
   1c264:	movwpl	pc, #1027	; 0x403	; <UNPREDICTABLE>
   1c268:	ldmib	sp, {r2, r3, r8, r9, ip, pc}^
   1c26c:	andls	r3, lr, #12, 8	; 0xc000000
   1c270:			; <UNDEFINED> instruction: 0xf8cd4323
   1c274:	rscle	sl, r3, ip, lsr r0
   1c278:	strcc	lr, [lr], #-2525	; 0xfffff623
   1c27c:			; <UNDEFINED> instruction: 0x432346cb
   1c280:	strbmi	sp, [r6], -r3, ror #1
   1c284:	cdpgt	15, 0, cr9, cr15, cr2, {0}
   1c288:	ldrtmi	r4, [sp], -r4, asr #13
   1c28c:			; <UNDEFINED> instruction: 0xf1099c10
   1c290:			; <UNDEFINED> instruction: 0xf1080901
   1c294:	bl	11e39c <fputs@plt+0x11a89c>
   1c298:	strgt	r1, [pc, #-1163]	; 1be15 <fputs@plt+0x18315>
   1c29c:	cfmadd32gt	mvax5, mvfx4, mvfx15, mvfx6
   1c2a0:	cfsh32gt	mvfx12, mvfx15, #15
   1c2a4:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
   1c2a8:	stm	r5, {r0, r1, r2, r3}
   1c2ac:	stcgt	0, cr0, [pc], {15}
   1c2b0:	andeq	lr, pc, ip, lsr #17
   1c2b4:	stmia	ip!, {r0, r1, r2, r3, sl, fp, lr, pc}
   1c2b8:	stcgt	0, cr0, [pc], {15}
   1c2bc:	andeq	lr, pc, ip, lsr #17
   1c2c0:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   1c2c4:	andeq	lr, pc, r6, lsl #17
   1c2c8:	stmia	lr!, {r0, r1, r2, r3, r8, r9, sl, fp, lr, pc}
   1c2cc:	svcgt	0x000f000f
   1c2d0:	andeq	lr, pc, lr, lsr #17
   1c2d4:	stmia	lr!, {r0, r1, r2, r3, r8, r9, sl, fp, lr, pc}
   1c2d8:	ldm	r5, {r0, r1, r2, r3}
   1c2dc:	stm	r4, {r0, r1, r2, r3}
   1c2e0:	blls	19c324 <fputs@plt+0x198824>
   1c2e4:			; <UNDEFINED> instruction: 0xd1b7454b
   1c2e8:			; <UNDEFINED> instruction: 0xf8ddaf16
   1c2ec:			; <UNDEFINED> instruction: 0xf8dfb04c
   1c2f0:	strcs	r8, [r0, #-364]	; 0xfffffe94
   1c2f4:	ssatmi	r4, #27, r9, lsl #13
   1c2f8:			; <UNDEFINED> instruction: 0xf8cd44f8
   1c2fc:			; <UNDEFINED> instruction: 0xf8db8008
   1c300:	strcs	r3, [r0], #-8
   1c304:	vst1.8	{d4-d6}, [r3 :128], r7
   1c308:	b	15b9b10 <fputs@plt+0x15b6010>
   1c30c:	teqle	r0, r7, lsl #6
   1c310:	ldrdeq	pc, [r0], -fp
   1c314:			; <UNDEFINED> instruction: 0xf7e74621
   1c318:			; <UNDEFINED> instruction: 0xf1b0ea56
   1c31c:	blle	199e324 <fputs@plt+0x199a824>
   1c320:	ldrbmi	r2, [r1], -r4, lsl #4
   1c324:	ldmib	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c328:	cmnle	r8, r4, lsl #16
   1c32c:			; <UNDEFINED> instruction: 0xf7e74640
   1c330:			; <UNDEFINED> instruction: 0xf8daea88
   1c334:	bls	a033c <fputs@plt+0x9c83c>
   1c338:	cmnvs	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   1c33c:	vmlsl.s8	<illegal reg q13.5>, d0, d9
   1c340:			; <UNDEFINED> instruction: 0xf5020309
   1c344:	addsmi	r7, r9, #8, 4	; 0x80000000
   1c348:	strcc	sp, [r1], #-7
   1c34c:	sfmcs	f3, 4, [r3], {40}	; 0x28
   1c350:	mcrge	4, 4, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   1c354:	blcs	36ba8 <fputs@plt+0x330a8>
   1c358:	blmi	1090b34 <fputs@plt+0x108d034>
   1c35c:	ldrbmi	r2, [r8], -r8, lsr #4
   1c360:	blx	ad556 <fputs@plt+0xa9a56>
   1c364:			; <UNDEFINED> instruction: 0xf8d43404
   1c368:	ldrmi	r3, [r8, r4, asr #4]
   1c36c:			; <UNDEFINED> instruction: 0xf47f2800
   1c370:	strcc	sl, [r1, #-3697]	; 0xfffff18f
   1c374:	bleq	10587a8 <fputs@plt+0x1054ca8>
   1c378:	bicle	r4, r0, r9, lsr #11
   1c37c:	andcs	r4, r0, #40, 22	; 0xa000
   1c380:	stmiapl	sp, {r0, r4, r8, fp, ip, pc}^
   1c384:			; <UNDEFINED> instruction: 0xf10468ec
   1c388:			; <UNDEFINED> instruction: 0xf1040320
   1c38c:			; <UNDEFINED> instruction: 0xf8530048
   1c390:	addmi	r1, r3, #4, 22	; 0x1000
   1c394:	mvnsle	r4, sl, lsl #8
   1c398:	bicsmi	r6, r2, #168, 16	; 0xa80000
   1c39c:	cmplt	r0, r2, lsr #9
   1c3a0:	ldrteq	pc, [ip], #-256	; 0xffffff00	; <UNPREDICTABLE>
   1c3a4:	andcs	r4, r0, #3145728	; 0x300000
   1c3a8:	blne	15a4fc <fputs@plt+0x1569fc>
   1c3ac:	strmi	r4, [sl], #-675	; 0xfffffd5d
   1c3b0:	bicsmi	sp, r2, #-2147483586	; 0x8000003e
   1c3b4:	smlabtcs	r0, r2, r3, r6
   1c3b8:	ldmdals	r2, {r8, r9, sp}
   1c3bc:	mrsls	r2, R8_usr
   1c3c0:	b	1dda364 <fputs@plt+0x1dd6864>
   1c3c4:	movweq	lr, #6736	; 0x1a50
   1c3c8:	mcrge	4, 2, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   1c3cc:	strmi	lr, [r0, #-2517]	; 0xfffff62b
   1c3d0:	cmplt	r4, r2, lsl lr
   1c3d4:	strtmi	r4, [r9], -r2, lsr #12
   1c3d8:			; <UNDEFINED> instruction: 0xf7e74630
   1c3dc:	stmdacs	r0, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
   1c3e0:	mrcge	6, 1, APSR_nzcv, cr8, cr15, {7}
   1c3e4:	strmi	r1, [r5], #-2596	; 0xfffff5dc
   1c3e8:	strdcs	sp, [r0], -r4
   1c3ec:	ldmdbmi	sp, {r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}
   1c3f0:			; <UNDEFINED> instruction: 0xf8db2001
   1c3f4:	ldrbtmi	r2, [r9], #-0
   1c3f8:	stmia	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c3fc:	blls	455cac <fputs@plt+0x4521ac>
   1c400:	ldmdbmi	r9, {r0, r2, r3, r5, r7, r8}
   1c404:	ldmdbpl	sl, {r0, sp}^
   1c408:			; <UNDEFINED> instruction: 0xf7e74479
   1c40c:	strt	lr, [r1], -r2, lsr #17
   1c410:	b	1b5a3b4 <fputs@plt+0x1b568b4>
   1c414:	andeq	pc, r1, r6, ror #28
   1c418:	andeq	r0, r0, r0, ror r2
   1c41c:	andeq	pc, r1, sl, lsl lr	; <UNPREDICTABLE>
   1c420:	andeq	r0, r0, r0, asr r2
   1c424:	andeq	pc, r1, r0, lsl #19
   1c428:	andeq	pc, r1, lr, ror r9	; <UNPREDICTABLE>
   1c42c:	andeq	sp, r0, lr, asr #9
   1c430:	andeq	r0, r0, r8, ror r2
   1c434:	andeq	sp, r0, r4, lsl #11
   1c438:	strdeq	pc, [r1], -r2
   1c43c:	andeq	sp, r0, r0, lsl r4
   1c440:	strdeq	sp, [r0], -ip
   1c444:	andeq	sp, r0, r0, lsl #8
   1c448:	andeq	sp, r0, r8, ror #7
   1c44c:	andeq	sp, r0, r2, lsl #8
   1c450:	andeq	sp, r0, sl, lsl #8
   1c454:	andeq	sp, r0, sl, asr r3
   1c458:	andeq	sp, r0, ip, ror #6
   1c45c:	andeq	pc, r1, ip, lsl #12
   1c460:	andeq	pc, r1, r4, lsr #11
   1c464:			; <UNDEFINED> instruction: 0x0000d1be
   1c468:	andeq	sp, r0, r4, asr #3
   1c46c:	ldrdcc	lr, [r0, -r0]
   1c470:	mrceq	4, 0, fp, cr10, cr0, {3}
   1c474:	strcs	pc, [r7], -r3, asr #7
   1c478:	strmi	pc, [r7, #-963]	; 0xfffffc3d
   1c47c:	andvs	lr, r3, #270336	; 0x42000
   1c480:	strbtvs	pc, [sp], #1615	; 0x64f	; <UNPREDICTABLE>
   1c484:	andmi	lr, r6, #270336	; 0x42000
   1c488:	b	109fcbc <fputs@plt+0x109c1bc>
   1c48c:	vsubl.s8	q9, d13, d5
   1c490:	vraddhn.i16	d16, <illegal reg q0.5>, <illegal reg q6.5>
   1c494:	b	10e58b8 <fputs@plt+0x10e1db8>
   1c498:	adcmi	r6, r2, #67108864	; 0x4000000
   1c49c:	smlabtmi	r7, r1, r3, pc	; <UNPREDICTABLE>
   1c4a0:	movwmi	lr, #23107	; 0x5a43
   1c4a4:	movwcs	lr, #6723	; 0x1a43
   1c4a8:	vst4.8	{d29-d32}, [pc :64], fp
   1c4ac:			; <UNDEFINED> instruction: 0xf6c27189
   1c4b0:	addmi	r7, sl, #-2147483588	; 0x8000003c
   1c4b4:	bvs	109098c <fputs@plt+0x108ce8c>
   1c4b8:	strcs	pc, [r7], #-961	; 0xfffffc3f
   1c4bc:	andmi	pc, r7, r1, asr #7
   1c4c0:	b	109fcf0 <fputs@plt+0x109c1f0>
   1c4c4:	b	10b4cd0 <fputs@plt+0x10b11d0>
   1c4c8:	b	14acce0 <fputs@plt+0x14a91e0>
   1c4cc:	eorle	r2, sl, r0, lsl #4
   1c4d0:	andmi	pc, r0, #111	; 0x6f
   1c4d4:	svclt	0x00344293
   1c4d8:			; <UNDEFINED> instruction: 0xf06f4618
   1c4dc:	ldcllt	0, cr0, [r0], #-28	; 0xffffffe4
   1c4e0:	stmdbvs	r1, {r4, r5, r6, r8, r9, sl, lr}^
   1c4e4:	strcs	pc, [r7, #-961]	; 0xfffffc3f
   1c4e8:	strmi	pc, [r7], #-961	; 0xfffffc3f
   1c4ec:	b	109fd1c <fputs@plt+0x109c21c>
   1c4f0:	b	10b4cfc <fputs@plt+0x10b11fc>
   1c4f4:	b	10acd10 <fputs@plt+0x10a9210>
   1c4f8:	bcs	64d10 <fputs@plt+0x61210>
   1c4fc:	stmibvs	r1, {r0, r2, r3, r8, fp, ip, lr, pc}
   1c500:	strcs	pc, [r7], #-961	; 0xfffffc3f
   1c504:	andmi	pc, r7, r1, asr #7
   1c508:	b	109fd38 <fputs@plt+0x109c238>
   1c50c:	b	10b4d18 <fputs@plt+0x10b1218>
   1c510:	b	10acd28 <fputs@plt+0x10a9228>
   1c514:	bcs	464d1c <fputs@plt+0x46121c>
   1c518:			; <UNDEFINED> instruction: 0xf06fd9da
   1c51c:	ldrb	r0, [lr, r9]
   1c520:	andeq	pc, r8, pc, rrx
   1c524:			; <UNDEFINED> instruction: 0xf06fe7db
   1c528:	ldrb	r0, [r8, r6]
   1c52c:	stmdble	r6, {r0, fp, sp}
   1c530:	andle	r2, r6, r2, lsl #16
   1c534:	svclt	0x00342811
   1c538:	eorcs	r2, r8, r4, lsr #32
   1c53c:	andscs	r4, ip, r0, ror r7
   1c540:	eorcs	r4, r0, r0, ror r7
   1c544:	svclt	0x00004770
   1c548:	vmul.f<illegal width 8>	q11, q1, d2[0]
   1c54c:	vaddl.u8	q9, d2, d7
   1c550:	mufeqs	f4, f3, f7
   1c554:	movwvs	lr, #10819	; 0x2a43
   1c558:	movwmi	lr, #2627	; 0xa43
   1c55c:	movwcs	lr, #6723	; 0x1a43
   1c560:	stmdble	r6, {r0, r8, r9, fp, sp}
   1c564:	andle	r2, r6, r2, lsl #22
   1c568:	svclt	0x00342b11
   1c56c:	eorcs	r2, r8, r4, lsr #32
   1c570:	andscs	r4, ip, r0, ror r7
   1c574:	eorcs	r4, r0, r0, ror r7
   1c578:	svclt	0x00004770
   1c57c:			; <UNDEFINED> instruction: 0xf64f6802
   1c580:	ldrblt	r6, [r8, #493]!	; 0x1ed
   1c584:	strcs	pc, [r7], -r2, asr #7
   1c588:	vmov.i8	d16, #163	; 0xa3
   1c58c:	b	10ed9b0 <fputs@plt+0x10e9eb0>
   1c590:	vsubw.s8	q11, <illegal reg q6.5>, d2
   1c594:	b	10dc9d0 <fputs@plt+0x10d8ed0>
   1c598:	b	10ed1b8 <fputs@plt+0x10e96b8>
   1c59c:	addmi	r2, fp, #335544320	; 0x14000000
   1c5a0:	adchi	pc, lr, r0, asr #32
   1c5a4:	strmi	r6, [r4], -r3, asr #18
   1c5a8:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
   1c5ac:	andmi	pc, r7, #201326595	; 0xc000003
   1c5b0:	b	115fe2c <fputs@plt+0x115c32c>
   1c5b4:	b	11759c8 <fputs@plt+0x1171ec8>
   1c5b8:	b	116d9c4 <fputs@plt+0x1169ec4>
   1c5bc:	cfstr32cs	mvfx2, [r1, #-8]
   1c5c0:	addshi	pc, fp, r0, asr #4
   1c5c4:	vldrcs.16	s12, [r1, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
   1c5c8:	vrsubhn.i16	d20, q1, <illegal reg q12.5>
   1c5cc:	vabdl.u8	q9, d2, d7
   1c5d0:	b	13eddf4 <fputs@plt+0x13ea2f4>
   1c5d4:	svclt	0x00286312
   1c5d8:	b	10e4a24 <fputs@plt+0x10e0f24>
   1c5dc:	b	10f51ec <fputs@plt+0x10f16ec>
   1c5e0:	b	10ed204 <fputs@plt+0x10e9704>
   1c5e4:	addsmi	r2, r9, #402653184	; 0x18000000
   1c5e8:	addhi	pc, r7, r0, asr #1
   1c5ec:			; <UNDEFINED> instruction: 0xffacf7ff
   1c5f0:	vmul.i<illegal width 8>	q11, q1, d2[4]
   1c5f4:	vrsubhn.i16	d18, q1, <illegal reg q3.5>
   1c5f8:	mufeqs	f4, f3, f7
   1c5fc:	movwvs	lr, #10819	; 0x2a43
   1c600:	movwmi	lr, #27203	; 0x6a43
   1c604:	movwcs	lr, #6723	; 0x1a43
   1c608:	ldmdale	fp, {r3, r4, r7, r9, lr}^
   1c60c:	blle	1667214 <fputs@plt+0x1663714>
   1c610:			; <UNDEFINED> instruction: 0xf3c16921
   1c614:	vabdl.u8	q9, d1, d7
   1c618:	cfmadd32eq	mvax0, mvfx4, mvfx10, mvfx7
   1c61c:	andvs	lr, r1, #270336	; 0x42000
   1c620:	andmi	lr, r7, #270336	; 0x42000
   1c624:	andcs	lr, r6, #270336	; 0x42000
   1c628:	svclt	0x008c4290
   1c62c:	mrscs	r2, (UNDEF: 17)
   1c630:	svclt	0x00384293
   1c634:	stmdbcs	r0, {r8, sp}
   1c638:	stmiavs	r1!, {r2, r6, ip, lr, pc}
   1c63c:	strmi	pc, [r7, -r1, asr #7]
   1c640:	strcs	pc, [r7], -r1, asr #7
   1c644:	b	109fe74 <fputs@plt+0x109c374>
   1c648:	b	10b4e54 <fputs@plt+0x10b1354>
   1c64c:	b	10a4e70 <fputs@plt+0x10a1370>
   1c650:	addsmi	r4, r3, #1610612736	; 0x60000000
   1c654:	tstcs	r0, r4, lsr pc
   1c658:	addsmi	r2, r0, #1073741824	; 0x40000000
   1c65c:	smlabbcs	r0, r8, pc, fp	; <UNPREDICTABLE>
   1c660:	ldmdale	r2!, {r4, r8, sl, fp, sp}
   1c664:	stmiavs	r5!, {r0, r4, r5, r6, r8, r9, ip, sp, pc}^
   1c668:	vmlsl.u8	q11, d5, d20
   1c66c:	vrsubhn.i16	d18, <illegal reg q2.5>, <illegal reg q3.5>
   1c670:	sufeqe	f4, f2, f7
   1c674:	andvs	lr, r5, #270336	; 0x42000
   1c678:	andmi	lr, r6, #270336	; 0x42000
   1c67c:	andcs	lr, r1, #270336	; 0x42000
   1c680:	svclt	0x008c4290
   1c684:	mrscs	r2, (UNDEF: 17)
   1c688:	svclt	0x00384293
   1c68c:	biclt	r2, r9, r0, lsl #2
   1c690:	vmull.p8	q8, d4, d17
   1c694:	b	1065ab8 <fputs@plt+0x1061fb8>
   1c698:	vaddw.u8	q11, q2, d4
   1c69c:	b	106d6c0 <fputs@plt+0x1069bc0>
   1c6a0:	b	106cabc <fputs@plt+0x1068fbc>
   1c6a4:	stmne	sl, {r2, r8, sp}
   1c6a8:	addsmi	sp, r0, #12, 4	; 0xc0000000
   1c6ac:	andcs	fp, r0, ip, lsl #31
   1c6b0:	addsmi	r2, r3, #1
   1c6b4:	andcs	fp, r0, r8, lsr pc
   1c6b8:	svclt	0x000c2800
   1c6bc:	andeq	pc, r7, pc, rrx
   1c6c0:	ldcllt	0, cr2, [r8]
   1c6c4:	andeq	pc, r7, pc, rrx
   1c6c8:	bvs	198beb0 <fputs@plt+0x19883b0>
   1c6cc:	rscsle	r2, r9, r0, lsl #18
   1c6d0:	vmull.p8	q8, d5, d25
   1c6d4:	b	1065ef8 <fputs@plt+0x10623f8>
   1c6d8:	vaddw.u8	q11, <illegal reg q2.5>, d5
   1c6dc:	b	106db00 <fputs@plt+0x106a000>
   1c6e0:	b	106cb00 <fputs@plt+0x1069000>
   1c6e4:	stmne	sl, {r0, r2, r8, sp}
   1c6e8:	addsmi	sp, r0, #236, 4	; 0xc000000e
   1c6ec:	smlabbcs	r0, ip, pc, fp	; <UNPREDICTABLE>
   1c6f0:	addsmi	r2, r3, #1073741824	; 0x40000000
   1c6f4:	tstcs	r0, r8, lsr pc
   1c6f8:			; <UNDEFINED> instruction: 0xf06fe7b4
   1c6fc:	ldcllt	0, cr0, [r8, #36]!	; 0x24
   1c700:	andeq	pc, r8, pc, rrx
   1c704:	svclt	0x0000bdf8
   1c708:	stmvs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}
   1c70c:	strcs	pc, [r7], -r4, asr #7
   1c710:	strmi	pc, [r7, #-964]	; 0xfffffc3c
   1c714:	b	10dffa8 <fputs@plt+0x10dc4a8>
   1c718:	b	10f5330 <fputs@plt+0x10f1830>
   1c71c:	b	10ed33c <fputs@plt+0x10e983c>
   1c720:	stmiane	fp, {r0, r2, r8, r9, sp}^
   1c724:	ldmne	lr, {r4, r5, r9, ip, lr, pc}
   1c728:	stmdavs	r5, {r1, r2, r3, r5, r9, ip, lr, pc}^
   1c72c:	stccs	3, cr15, [r7], {197}	; 0xc5
   1c730:	strmi	pc, [r7, -r5, asr #7]
   1c734:	b	111ffec <fputs@plt+0x111c4ec>
   1c738:	b	1135754 <fputs@plt+0x1131c54>
   1c73c:	b	112d774 <fputs@plt+0x1129c74>
   1c740:	adcmi	r2, r6, #117440512	; 0x7000000
   1c744:	stmdbvs	r5, {r5, fp, ip, lr, pc}^
   1c748:	strcs	pc, [r7, -r5, asr #7]
   1c74c:	strmi	pc, [r7], -r5, asr #7
   1c750:	b	1120008 <fputs@plt+0x111c508>
   1c754:	b	1135770 <fputs@plt+0x1131c70>
   1c758:	b	112d77c <fputs@plt+0x1129c7c>
   1c75c:	cfldrscs	mvf2, [r0], {6}
   1c760:	stmne	r9, {r0, r1, r2, r3, r8, fp, ip, lr, pc}
   1c764:	bvs	1150fac <fputs@plt+0x114d4ac>
   1c768:	strcs	pc, [r7], -r4, asr #7
   1c76c:	strmi	pc, [r7, #-964]	; 0xfffffc3c
   1c770:	b	10a0000 <fputs@plt+0x109c500>
   1c774:	b	10b4f8c <fputs@plt+0x10b148c>
   1c778:	b	10acf98 <fputs@plt+0x10a9498>
   1c77c:	addsmi	r2, r1, #1342177280	; 0x50000000
   1c780:	ldrmi	sp, [r8], #-2050	; 0xfffff7fe
   1c784:			; <UNDEFINED> instruction: 0x4770bcf0
   1c788:	ldcllt	0, cr2, [r0]
   1c78c:	svclt	0x00004770
   1c790:	mvnsmi	lr, sp, lsr #18
   1c794:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
   1c798:	andsvs	r4, r3, r7, lsl r6
   1c79c:	strmi	r2, [r6], -r4, lsl #4
   1c7a0:			; <UNDEFINED> instruction: 0xf7ff4688
   1c7a4:	msrlt	CPSR_f, #708	; 0x2c4
   1c7a8:			; <UNDEFINED> instruction: 0xf06f6803
   1c7ac:	eorsvs	r0, sl, sl, lsl #4
   1c7b0:	streq	pc, [r4], #-264	; 0xfffffef8
   1c7b4:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
   1c7b8:	andmi	pc, r7, #201326595	; 0xc000003
   1c7bc:	b	1160038 <fputs@plt+0x115c538>
   1c7c0:	b	1175bd4 <fputs@plt+0x11720d4>
   1c7c4:	b	116dbd0 <fputs@plt+0x116a0d0>
   1c7c8:	cdpne	5, 6, cr2, cr11, cr2, {0}
   1c7cc:	ldmdale	r1, {r3, r8, r9, fp, sp}
   1c7d0:			; <UNDEFINED> instruction: 0xf003e8df
   1c7d4:	tstmi	r4, r8, lsl #2
   1c7d8:	andsne	r1, r0, r0, lsl r0
   1c7dc:	stmdavc	r3, {r0, r6}
   1c7e0:	eorsle	r2, r8, r0, lsl #22
   1c7e4:	andcs	r4, r1, #34603008	; 0x2100000
   1c7e8:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   1c7ec:			; <UNDEFINED> instruction: 0xff8cf7ff
   1c7f0:	mvnsle	r2, r0, lsl #16
   1c7f4:	strtmi	r2, [r8], -r9, lsl #10
   1c7f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1c7fc:	andcs	r4, r4, #34603008	; 0x2100000
   1c800:			; <UNDEFINED> instruction: 0xf7ff4630
   1c804:	stmdacs	r0, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1c808:	stmdavs	r4, {r2, r4, r5, r6, r7, ip, lr, pc}
   1c80c:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
   1c810:	vbic.i16	q11, #192	; 0x00c0
   1c814:	cdpeq	3, 2, cr2, cr2, cr7, {0}
   1c818:	stccs	3, cr15, [r7], {192}	; 0xc0
   1c81c:	andvs	lr, r4, #270336	; 0x42000
   1c820:	strmi	pc, [r7], #-964	; 0xfffffc3c
   1c824:	andmi	lr, r3, #270336	; 0x42000
   1c828:	b	10e003c <fputs@plt+0x10dc53c>
   1c82c:	vsubw.u8	q11, q0, d0
   1c830:	b	10ec854 <fputs@plt+0x10e8d54>
   1c834:	b	10ad46c <fputs@plt+0x10a996c>
   1c838:	b	10e5050 <fputs@plt+0x10e1550>
   1c83c:	ldmdane	r4, {r8, r9, sp}^
   1c840:	svclt	0x00942b0f
   1c844:	movwcs	r2, #769	; 0x301
   1c848:	svclt	0x00982a07
   1c84c:	tstlt	r3, r0, lsl #6
   1c850:	svclt	0x0018074b
   1c854:	bl	fe92986c <fputs@plt+0xfe925d6c>
   1c858:	ldrtmi	r0, [r0], -r8, lsl #4
   1c85c:			; <UNDEFINED> instruction: 0xf7ff4641
   1c860:	stmdacs	r0, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1c864:	strcc	sp, [r3], #-198	; 0xffffff3a
   1c868:			; <UNDEFINED> instruction: 0xf0244628
   1c86c:	eorsvs	r0, ip, r3, lsl #8
   1c870:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1c874:	cfsh32ne	mvfx11, mvfx11, #0
   1c878:	smlabbls	r1, r3, r0, fp
   1c87c:	ldreq	sp, [fp, sl, lsl #22]
   1c880:	bge	90ca8 <fputs@plt+0x8d1a8>
   1c884:			; <UNDEFINED> instruction: 0xff84f7ff
   1c888:	tstle	r3, r1, lsl #16
   1c88c:	andlt	r9, r3, r1, lsl #16
   1c890:	blx	15aa0e <fputs@plt+0x156f0e>
   1c894:	andeq	pc, r3, pc, rrx
   1c898:	svclt	0x0000e7f9
   1c89c:	cfsh32ne	mvfx11, mvfx11, #0
   1c8a0:	smlabbls	r1, r3, r0, fp
   1c8a4:	ldreq	sp, [fp, sl, lsl #22]
   1c8a8:	bge	90cd0 <fputs@plt+0x8d1d0>
   1c8ac:			; <UNDEFINED> instruction: 0xff70f7ff
   1c8b0:	tstle	r3, r3, lsl #16
   1c8b4:	andlt	r9, r3, r1, lsl #16
   1c8b8:	blx	15aa36 <fputs@plt+0x156f36>
   1c8bc:	andeq	pc, r3, pc, rrx
   1c8c0:	svclt	0x0000e7f9
   1c8c4:			; <UNDEFINED> instruction: 0x4615b5f0
   1c8c8:	addlt	r4, r3, r9, lsr #20
   1c8cc:	strcs	r4, [r0], #-2857	; 0xfffff4d7
   1c8d0:	adcmi	r4, r1, #2046820352	; 0x7a000000
   1c8d4:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   1c8d8:	movwls	r6, #6171	; 0x181b
   1c8dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c8e0:	ble	e418e8 <fputs@plt+0xe3dde8>
   1c8e4:	strtmi	r4, [r1], -pc, ror #12
   1c8e8:			; <UNDEFINED> instruction: 0x4630463a
   1c8ec:			; <UNDEFINED> instruction: 0xff50f7ff
   1c8f0:	andle	r2, fp, r2, lsl #16
   1c8f4:	eorle	r2, r3, r9, lsl #16
   1c8f8:	andsle	r2, r0, r1, lsl #16
   1c8fc:	ldrtmi	r9, [sl], -r0, lsl #24
   1c900:			; <UNDEFINED> instruction: 0x46214630
   1c904:			; <UNDEFINED> instruction: 0xff44f7ff
   1c908:	mvnsle	r2, r2, lsl #16
   1c90c:	rscsle	r2, r5, r0, lsl #26
   1c910:	blcc	769c4 <fputs@plt+0x72ec4>
   1c914:	blcs	349c8 <fputs@plt+0x30ec8>
   1c918:			; <UNDEFINED> instruction: 0x9c00daf0
   1c91c:	tstlt	r5, r3
   1c920:	movwcc	r6, #6187	; 0x182b
   1c924:	bmi	5349d8 <fputs@plt+0x530ed8>
   1c928:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   1c92c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c930:	subsmi	r9, sl, r1, lsl #22
   1c934:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c938:			; <UNDEFINED> instruction: 0x4620d117
   1c93c:	ldcllt	0, cr11, [r0, #12]!
   1c940:	stccs	12, cr9, [r0], {-0}
   1c944:	vstrcs	s26, [r0, #-56]	; 0xffffffc8
   1c948:			; <UNDEFINED> instruction: 0xf114bf08
   1c94c:	svclt	0x00080f08
   1c950:	ldrbtcc	pc, [pc], #79	; 1c958 <fputs@plt+0x18e58>	; <UNPREDICTABLE>
   1c954:			; <UNDEFINED> instruction: 0xf7ffe7e7
   1c958:	stmdacs	r0, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1c95c:	andls	r4, r0, r4, lsl #12
   1c960:	strb	sp, [r0, r0, asr #21]!
   1c964:	ldrbtcc	pc, [pc], #79	; 1c96c <fputs@plt+0x18e6c>	; <UNPREDICTABLE>
   1c968:			; <UNDEFINED> instruction: 0xf7e6e7dd
   1c96c:	svclt	0x0000efc0
   1c970:	muleq	r1, r8, r4
   1c974:	andeq	r0, r0, r0, ror r2
   1c978:	andeq	pc, r1, lr, lsr r4	; <UNPREDICTABLE>
   1c97c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1c980:	ldrbtmi	r4, [ip], #2836	; 0xb14
   1c984:	addlt	fp, r3, r0, lsl #10
   1c988:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1c98c:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   1c990:			; <UNDEFINED> instruction: 0xf04f9301
   1c994:	movwcs	r0, #768	; 0x300
   1c998:			; <UNDEFINED> instruction: 0xf7ff9300
   1c99c:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1c9a0:	blls	535ec <fputs@plt+0x4faec>
   1c9a4:	svclt	0x00182b01
   1c9a8:	rscscc	pc, pc, pc, asr #32
   1c9ac:	blmi	26f1dc <fputs@plt+0x26b6dc>
   1c9b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c9b4:	blls	76a24 <fputs@plt+0x72f24>
   1c9b8:			; <UNDEFINED> instruction: 0xf04f405a
   1c9bc:	mrsle	r0, SP_abt
   1c9c0:			; <UNDEFINED> instruction: 0xf85db003
   1c9c4:			; <UNDEFINED> instruction: 0xf04ffb04
   1c9c8:			; <UNDEFINED> instruction: 0xe7ef30ff
   1c9cc:	svc	0x008ef7e6
   1c9d0:	andeq	pc, r1, r6, ror #7
   1c9d4:	andeq	r0, r0, r0, ror r2
   1c9d8:			; <UNDEFINED> instruction: 0x0001f3b8
   1c9dc:	blmi	5af238 <fputs@plt+0x5ab738>
   1c9e0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   1c9e4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1c9e8:	strbtmi	r4, [sp], -r4, lsl #12
   1c9ec:	movwls	r6, #6171	; 0x181b
   1c9f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c9f4:	movwls	r2, #769	; 0x301
   1c9f8:	blls	54a10 <fputs@plt+0x50f10>
   1c9fc:	vstrle	d2, [r7, #-0]
   1ca00:	andsle	r2, r3, r1, lsl #22
   1ca04:	strtmi	r4, [r0], -sl, lsr #12
   1ca08:			; <UNDEFINED> instruction: 0xff5cf7ff
   1ca0c:	ble	ffd24218 <fputs@plt+0xffd20718>
   1ca10:	rscscc	pc, pc, pc, asr #32
   1ca14:	blmi	22f240 <fputs@plt+0x22b740>
   1ca18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ca1c:	blls	76a8c <fputs@plt+0x72f8c>
   1ca20:			; <UNDEFINED> instruction: 0xf04f405a
   1ca24:	mrsle	r0, SP_svc
   1ca28:	ldclt	0, cr11, [r0, #-12]!
   1ca2c:	ldrb	r4, [r1, r8, lsl #12]!
   1ca30:	svc	0x005cf7e6
   1ca34:	andeq	pc, r1, r8, lsl #7
   1ca38:	andeq	r0, r0, r0, ror r2
   1ca3c:	andeq	pc, r1, r0, asr r3	; <UNPREDICTABLE>
   1ca40:			; <UNDEFINED> instruction: 0x4604b5f8
   1ca44:			; <UNDEFINED> instruction: 0x460d4610
   1ca48:			; <UNDEFINED> instruction: 0xf7e64616
   1ca4c:	mcrrne	14, 4, lr, r7, cr2
   1ca50:	stmdbne	r5!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip}^
   1ca54:	and	sp, fp, r3, lsl #6
   1ca58:	adcmi	r3, r5, #16777216	; 0x1000000
   1ca5c:	ldrtmi	sp, [sl], -r8, lsl #6
   1ca60:			; <UNDEFINED> instruction: 0x46204631
   1ca64:	ldc	7, cr15, [r0, #-920]	; 0xfffffc68
   1ca68:	mvnsle	r2, r0, lsl #16
   1ca6c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1ca70:	ldcllt	0, cr2, [r8]
   1ca74:			; <UNDEFINED> instruction: 0x460eb570
   1ca78:			; <UNDEFINED> instruction: 0x46044615
   1ca7c:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
   1ca80:	blle	4a6a88 <fputs@plt+0x4a2f88>
   1ca84:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d1[4]
   1ca88:	vaddl.u8	q9, d1, d7
   1ca8c:	cdpeq	2, 0, cr4, cr11, cr7, {0}
   1ca90:	movwvs	lr, #6723	; 0x1a43
   1ca94:	movwmi	lr, #2627	; 0xa43
   1ca98:	andcs	lr, r2, #274432	; 0x43000
   1ca9c:	movwle	r4, #21141	; 0x5295
   1caa0:	ldrtmi	r4, [r0], -r1, lsr #12
   1caa4:	svc	0x0074f7e6
   1caa8:	ldcllt	0, cr2, [r0, #-0]
   1caac:	andeq	pc, r2, pc, rrx
   1cab0:	svclt	0x0000bd70
   1cab4:	tsteq	r9, r2, lsl #18
   1cab8:	vmvn.i32	<illegal reg q13.5>, #10485760	; 0x00a00000
   1cabc:	cfmsub32eq	mvax0, mvfx2, mvfx3, mvfx7
   1cac0:	strmi	pc, [r7, #-962]	; 0xfffffc3e
   1cac4:	movwvs	lr, #10819	; 0x2a43
   1cac8:	movwmi	lr, #27203	; 0x6a43
   1cacc:	movwcs	lr, #23107	; 0x5a43
   1cad0:	andsle	r1, r6, #13172736	; 0xc90000
   1cad4:	vmul.i<illegal width 8>	q11, <illegal reg q1.5>, d3[0]
   1cad8:	vrsubhn.i16	d18, <illegal reg q1.5>, <illegal reg q3.5>
   1cadc:	cfmul32eq	mvfx4, mvfx10, mvfx7
   1cae0:	andvs	lr, r3, #270336	; 0x42000
   1cae4:	andmi	lr, r6, #270336	; 0x42000
   1cae8:	andcs	lr, r5, #270336	; 0x42000
   1caec:	addsmi	r3, r1, #16, 20	; 0x10000
   1caf0:	stmdane	r0, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
   1caf4:	ldcllt	8, cr13, [r0], #-4
   1caf8:	strcs	r4, [r0], #-1904	; 0xfffff890
   1cafc:	ldcllt	6, cr4, [r0], #-128	; 0xffffff80
   1cb00:	andcs	r4, r0, r0, ror r7
   1cb04:	svclt	0x0000e7f7
   1cb08:	blmi	66f370 <fputs@plt+0x66b870>
   1cb0c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1cb10:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1cb14:	strbtmi	r4, [lr], -r5, lsl #12
   1cb18:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   1cb1c:			; <UNDEFINED> instruction: 0xf04f9301
   1cb20:	ldrtmi	r0, [r2], -r0, lsl #6
   1cb24:	strtmi	r4, [r8], -r1, lsr #12
   1cb28:	mrc2	7, 1, pc, cr2, cr15, {7}
   1cb2c:	andsle	r2, r2, r3, lsl #16
   1cb30:	tstle	r2, r9, lsl #16
   1cb34:	stmdacs	r0, {fp, ip, pc}
   1cb38:			; <UNDEFINED> instruction: 0xf06fbfa8
   1cb3c:	bmi	35cb6c <fputs@plt+0x35906c>
   1cb40:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1cb44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cb48:	subsmi	r9, sl, r1, lsl #22
   1cb4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cb50:	andlt	sp, r2, r9, lsl #2
   1cb54:			; <UNDEFINED> instruction: 0x4620bd70
   1cb58:	stmdacs	r4, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1cb5c:	rscle	r9, r0, r0, lsl #24
   1cb60:	rscscc	pc, pc, pc, asr #32
   1cb64:			; <UNDEFINED> instruction: 0xf7e6e7eb
   1cb68:	svclt	0x0000eec2
   1cb6c:	andeq	pc, r1, ip, asr r2	; <UNPREDICTABLE>
   1cb70:	andeq	r0, r0, r0, ror r2
   1cb74:	andeq	pc, r1, r6, lsr #4
   1cb78:			; <UNDEFINED> instruction: 0x4615b570
   1cb7c:	strmi	r4, [lr], -r4, lsl #12
   1cb80:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1cb84:	blle	726b8c <fputs@plt+0x72308c>
   1cb88:	vmlal.u8	q11, d18, d18
   1cb8c:	vaddl.u8	q9, d2, d7
   1cb90:	mufeqs	f4, f3, f7
   1cb94:	movwvs	lr, #10819	; 0x2a43
   1cb98:	movwmi	lr, #2627	; 0xa43
   1cb9c:	movwcs	lr, #6723	; 0x1a43
   1cba0:	stmdane	r0!, {r0, r3, r4, r7, r8, fp, ip}^
   1cba4:	stmdavs	r2, {r0, r2, r5, r6, r8, ip, sp, pc}^
   1cba8:	strcs	pc, [r7], #-962	; 0xfffffc3e
   1cbac:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1cbb0:	b	10e0404 <fputs@plt+0x10dc904>
   1cbb4:	b	10f57c4 <fputs@plt+0x10f1cc4>
   1cbb8:	b	10ed7d0 <fputs@plt+0x10e9cd0>
   1cbbc:	eorvs	r2, fp, r1, lsl #6
   1cbc0:	tstlt	r5, r0, ror sp
   1cbc4:	andcs	r6, r0, r8, lsr #32
   1cbc8:			; <UNDEFINED> instruction: 0x4628bd70
   1cbcc:	svclt	0x0000bd70
   1cbd0:			; <UNDEFINED> instruction: 0x460fb5f8
   1cbd4:			; <UNDEFINED> instruction: 0x46064615
   1cbd8:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
   1cbdc:	blle	19e43f4 <fputs@plt+0x19e08f4>
   1cbe0:			; <UNDEFINED> instruction: 0xf3c268f2
   1cbe4:	vaddl.u8	q9, d2, d7
   1cbe8:	mufeqs	f4, f3, f7
   1cbec:	movwvs	lr, #10819	; 0x2a43
   1cbf0:	movwmi	lr, #2627	; 0xa43
   1cbf4:	movwcs	lr, #6723	; 0x1a43
   1cbf8:	addsmi	r4, ip, #989855744	; 0x3b000000
   1cbfc:	ldmdavs	r1!, {r1, r2, r4, r6, r8, fp, ip, lr, pc}
   1cc00:	rscvs	pc, sp, pc, asr #12
   1cc04:	andeq	pc, sp, sp, asr #5
   1cc08:	vmull.u<illegal width 8>	<illegal reg q8.5>, d17, d0[5]
   1cc0c:	vmull.p8	q9, d1, d7
   1cc10:	cdpeq	12, 0, cr4, cr10, cr7, {0}
   1cc14:	andvs	lr, r1, #270336	; 0x42000
   1cc18:	andmi	lr, lr, #270336	; 0x42000
   1cc1c:	andcs	lr, ip, #270336	; 0x42000
   1cc20:	eorle	r4, r5, r2, lsl #5
   1cc24:	orrvc	pc, r9, pc, asr #8
   1cc28:	mvnsvc	pc, r2, asr #13
   1cc2c:	smlalbble	r4, r5, sl, r2
   1cc30:	ble	ee8838 <fputs@plt+0xee4d38>
   1cc34:	vmvn.i16	d22, #37120	; 0x9100
   1cc38:	vmull.u8	q9, d1, d7
   1cc3c:	cdpeq	0, 0, cr4, cr10, cr7, {0}
   1cc40:	andvs	lr, r1, #270336	; 0x42000
   1cc44:	andmi	lr, ip, #270336	; 0x42000
   1cc48:	andcs	lr, r0, #270336	; 0x42000
   1cc4c:	addsmi	r4, r7, #536870917	; 0x20000005
   1cc50:	rsbsmi	sp, pc, #44, 6	; 0xb0000000
   1cc54:	svclt	0x002842bc
   1cc58:	ldrmi	r4, [lr], #-1596	; 0xfffff9c4
   1cc5c:	tstcs	r0, r2, lsr #12
   1cc60:			; <UNDEFINED> instruction: 0xf7e64630
   1cc64:	orrlt	lr, r8, #28, 30	; 0x70
   1cc68:	blne	fe049944 <fputs@plt+0xfe045e44>
   1cc6c:	eor	r6, r3, r8, lsr #32
   1cc70:	blle	6e8878 <fputs@plt+0x6e4d78>
   1cc74:	vbic.i16	q11, #145	; 0x0091
   1cc78:	vmull.u8	q9, d1, d7
   1cc7c:	cdpeq	0, 0, cr4, cr10, cr7, {0}
   1cc80:	andvs	lr, r1, #270336	; 0x42000
   1cc84:	andmi	lr, ip, #270336	; 0x42000
   1cc88:	andcs	lr, r0, #270336	; 0x42000
   1cc8c:	stmible	r4!, {r4, r9, fp, sp}^
   1cc90:	vmvn.i16	d22, #37120	; 0x9100
   1cc94:	vmull.u8	q9, d1, d7
   1cc98:	cdpeq	0, 0, cr4, cr10, cr7, {0}
   1cc9c:	andvs	lr, r1, #270336	; 0x42000
   1cca0:	andmi	lr, ip, #270336	; 0x42000
   1cca4:	andcs	lr, r0, #270336	; 0x42000
   1cca8:	movwle	r4, #41623	; 0xa297
   1ccac:	streq	pc, [r3], #-111	; 0xffffff91
   1ccb0:	tstlt	sp, lr, lsr #12
   1ccb4:	eorvs	r2, ip, r0, lsl #12
   1ccb8:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
   1ccbc:	streq	pc, [ip], #-111	; 0xffffff91
   1ccc0:	blne	ff616ca0 <fputs@plt+0xff6131a0>
   1ccc4:	svclt	0x002842bc
   1ccc8:			; <UNDEFINED> instruction: 0xe7c6463c
   1cccc:	streq	pc, [r7], #-111	; 0xffffff91
   1ccd0:	svclt	0x0000e7ee
   1ccd4:			; <UNDEFINED> instruction: 0xf7ff2200
   1ccd8:	svclt	0x0000bf7b
   1ccdc:	mvnsmi	lr, sp, lsr #18
   1cce0:	ldrmi	r4, [r6], -r8, lsl #13
   1cce4:			; <UNDEFINED> instruction: 0x4607461c
   1cce8:	blx	ff05acee <fputs@plt+0xff0571ee>
   1ccec:	blle	f24508 <fputs@plt+0xf20a08>
   1ccf0:	ldrtmi	r4, [r8], -r1, asr #12
   1ccf4:	mrc2	7, 6, pc, cr14, cr15, {7}
   1ccf8:	stmdavs	r7, {r4, r6, r7, r8, r9, ip, sp, pc}
   1ccfc:	stmdavs	r3, {r8, sl, sp}^
   1cd00:	b	13dd5ec <fputs@plt+0x13d9aec>
   1cd04:	andseq	r2, sl, #368	; 0x170
   1cd08:	cmneq	pc, r1, lsl #8	; <UNPREDICTABLE>
   1cd0c:	cfldrdeq	mvd15, [pc], #-8	; 1cd0c <fputs@plt+0x1920c>
   1cd10:	b	10a0580 <fputs@plt+0x109ca80>
   1cd14:	vst1.8	{d6-d9}, [lr], r3
   1cd18:	b	107071c <fputs@plt+0x106cc1c>
   1cd1c:	beq	6f5140 <fputs@plt+0x6f1640>
   1cd20:	andeq	lr, ip, #270336	; 0x42000
   1cd24:	tsteq	lr, r1, asr #20
   1cd28:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1cd2c:	tstvs	r7, r1, asr #20
   1cd30:	rsbsvs	r4, r1, r3, lsl r3
   1cd34:	ldmib	r0, {r0, r1, r4, r5, sp, lr}^
   1cd38:	eorseq	r6, r2, #134217728	; 0x8000000
   1cd3c:	vst1.8	{d0-d1}, [r2 :256], r0
   1cd40:	vst1.16	{d0-d3}, [r0 :256]
   1cd44:	b	10acf48 <fputs@plt+0x10a9448>
   1cd48:	cdpeq	2, 1, cr6, cr9, cr6, {0}
   1cd4c:	andseq	r4, r8, #134217728	; 0x8000000
   1cd50:	tstvs	r3, r1, asr #20
   1cd54:	rsbseq	pc, pc, r0, lsl #8
   1cd58:	movwmi	r0, #6683	; 0x1a1b
   1cd5c:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1cd60:	andsvs	lr, r6, #270336	; 0x42000
   1cd64:	stmib	r4, {r0, r1, r3, r8, r9, lr}^
   1cd68:	strtmi	r3, [r8], -r0, lsl #4
   1cd6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1cd70:	streq	pc, [r3, #-111]	; 0xffffff91
   1cd74:	svclt	0x0000e7f9
   1cd78:			; <UNDEFINED> instruction: 0x2700b5f8
   1cd7c:	eor	r4, r1, r6, lsl #12
   1cd80:	movwgt	lr, #10704	; 0x29d0
   1cd84:	andcs	lr, ip, #323584	; 0x4f000
   1cd88:	andscs	lr, ip, pc, asr #20
   1cd8c:	vmlscs.f32	s28, s6, s30
   1cd90:	b	10605fc <fputs@plt+0x105cafc>
   1cd94:	vst4.8	{d6,d8,d10,d12}, [lr], r3
   1cd98:	beq	6e079c <fputs@plt+0x6dcc9c>
   1cd9c:	rsbseq	pc, pc, #33554432	; 0x2000000
   1cda0:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1cda4:	tsteq	lr, r1, asr #20
   1cda8:	rsbsmi	pc, pc, r0, lsl #8
   1cdac:	andvs	lr, ip, #270336	; 0x42000
   1cdb0:	streq	lr, [r3], #-2625	; 0xfffff5bf
   1cdb4:	movweq	lr, #2626	; 0xa42
   1cdb8:	ldrvs	lr, [ip, #-2627]	; 0xfffff5bd
   1cdbc:	movweq	lr, #23124	; 0x5a54
   1cdc0:	strcc	sp, [r1, -r8]
   1cdc4:			; <UNDEFINED> instruction: 0x46304639
   1cdc8:	mrc2	7, 3, pc, cr4, cr15, {7}
   1cdcc:	bicsle	r2, r7, r0, lsl #16
   1cdd0:	streq	pc, [r7, -pc, rrx]
   1cdd4:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
   1cdd8:			; <UNDEFINED> instruction: 0x4604b5f8
   1cddc:	strmi	r6, [lr], -r7, lsl #17
   1cde0:			; <UNDEFINED> instruction: 0xf7ff4615
   1cde4:	stmdacs	r0, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}
   1cde8:			; <UNDEFINED> instruction: 0x4631db30
   1cdec:			; <UNDEFINED> instruction: 0xf7ff4620
   1cdf0:	stmdacs	r0, {r0, r6, r8, sl, fp, ip, sp, lr, pc}
   1cdf4:	stmdbvs	r0!, {r1, r3, r5, r8, r9, fp, ip, lr, pc}^
   1cdf8:	andcs	pc, r7, #469762051	; 0x1c000003
   1cdfc:	vmov.i64	d16, #0xffffffffff00ffff
   1ce00:	b	10ed224 <fputs@plt+0x10e9724>
   1ce04:	vsubw.u8	q11, q0, d7
   1ce08:	b	10e6a2c <fputs@plt+0x10e2f2c>
   1ce0c:	cdpeq	3, 0, cr4, cr2, cr2, {0}
   1ce10:	movwcs	lr, #6723	; 0x1a43
   1ce14:	andvs	lr, r0, #270336	; 0x42000
   1ce18:	andmi	pc, r7, r0, asr #7
   1ce1c:	b	10a3488 <fputs@plt+0x109f988>
   1ce20:	strmi	r4, [ip], #-775	; 0xfffffcf9
   1ce24:	movwcs	lr, #2627	; 0xa43
   1ce28:	blcs	3e9e40 <fputs@plt+0x3e6340>
   1ce2c:	strtmi	sp, [r0], -r5, lsl #16
   1ce30:			; <UNDEFINED> instruction: 0xf7e6212f
   1ce34:	teqlt	r8, r8	; <illegal shifter operand>
   1ce38:	tstlt	sp, r4, asr #24
   1ce3c:			; <UNDEFINED> instruction: 0xf7e64620
   1ce40:	eorvs	lr, r8, r8, asr #24
   1ce44:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1ce48:	andeq	pc, sl, pc, rrx
   1ce4c:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
   1ce50:	strcs	sp, [r0], #-248	; 0xffffff08
   1ce54:	strtmi	r6, [r0], -r8, lsr #32
   1ce58:	svclt	0x0000bdf8
   1ce5c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ce60:	bmi	b2e8ac <fputs@plt+0xb2adac>
   1ce64:	blmi	b2e8cc <fputs@plt+0xb2adcc>
   1ce68:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
   1ce6c:	strmi	r4, [r6], -ip, lsl #12
   1ce70:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ce74:			; <UNDEFINED> instruction: 0xf04f9303
   1ce78:			; <UNDEFINED> instruction: 0xf7ff0300
   1ce7c:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1ce80:			; <UNDEFINED> instruction: 0x4604bfb8
   1ce84:	movwcs	sp, #2864	; 0xb30
   1ce88:	movwls	r4, #4764	; 0x129c
   1ce8c:	svcge	0x0001db2c
   1ce90:	beq	2592cc <fputs@plt+0x2557cc>
   1ce94:	ldrtmi	r4, [sl], -r1, lsr #12
   1ce98:			; <UNDEFINED> instruction: 0xf7ff4630
   1ce9c:	stcls	13, cr15, [r1, #-76]	; 0xffffffb4
   1cea0:	svclt	0x00a82d00
   1cea4:	strmi	r2, [r4], -r0, lsl #16
   1cea8:	vstrcs	d13, [r1, #-176]	; 0xffffff50
   1ceac:			; <UNDEFINED> instruction: 0x4652d1f2
   1ceb0:	ldrtmi	r4, [r0], -r1, lsr #12
   1ceb4:			; <UNDEFINED> instruction: 0xff90f7ff
   1ceb8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1cebc:	blls	d126c <fputs@plt+0xcd76c>
   1cec0:	cfstr64le	mvdx4, [r7], #608	; 0x260
   1cec4:	strbmi	r4, [r9], -r2, asr #12
   1cec8:	b	ff7dae68 <fputs@plt+0xff7d7368>
   1cecc:	mvnle	r2, r0, lsl #16
   1ced0:	andpl	pc, r8, r5, lsl r8	; <UNPREDICTABLE>
   1ced4:	strbmi	fp, [r2], -r5, asr #2
   1ced8:	strbmi	r2, [r8], -r0, asr #2
   1cedc:	ldcl	7, cr15, [lr, #920]	; 0x398
   1cee0:	svclt	0x00082d40
   1cee4:	bicsle	r2, r5, r0, lsl #16
   1cee8:	blmi	2ef720 <fputs@plt+0x2ebc20>
   1ceec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cef0:	blls	f6f60 <fputs@plt+0xf3460>
   1cef4:			; <UNDEFINED> instruction: 0xf04f405a
   1cef8:	mrsle	r0, (UNDEF: 56)
   1cefc:	andlt	r4, r4, r0, lsr #12
   1cf00:			; <UNDEFINED> instruction: 0x87f0e8bd
   1cf04:	svclt	0x00b82d00
   1cf08:	ldrbtcc	pc, [pc], #79	; 1cf10 <fputs@plt+0x19410>	; <UNPREDICTABLE>
   1cf0c:			; <UNDEFINED> instruction: 0xf7e6e7ec
   1cf10:	svclt	0x0000ecee
   1cf14:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   1cf18:	andeq	r0, r0, r0, ror r2
   1cf1c:	andeq	lr, r1, ip, ror lr
   1cf20:	addlt	fp, r2, r0, lsl r5
   1cf24:	ldrmi	r4, [r0], -r4, lsl #12
   1cf28:	andls	r9, r0, #1073741824	; 0x40000000
   1cf2c:	bl	ff45aecc <fputs@plt+0xff4573cc>
   1cf30:	ldrdcs	lr, [r0, -sp]
   1cf34:	strtmi	r4, [r0], -r3, lsl #12
   1cf38:	pop	{r1, ip, sp, pc}
   1cf3c:			; <UNDEFINED> instruction: 0xf7ff4010
   1cf40:	svclt	0x0000bf8d
   1cf44:			; <UNDEFINED> instruction: 0x4604b510
   1cf48:	ldc2	7, cr15, [r4], {255}	; 0xff
   1cf4c:	blle	e4758 <fputs@plt+0xe0c58>
   1cf50:	pop	{r5, r9, sl, lr}
   1cf54:	ldrb	r4, [r7, #16]
   1cf58:	svclt	0x0000bd10
   1cf5c:			; <UNDEFINED> instruction: 0x4604b510
   1cf60:	ldc2	7, cr15, [ip], {255}	; 0xff
   1cf64:	blle	e4770 <fputs@plt+0xe0c70>
   1cf68:	pop	{r5, r9, sl, lr}
   1cf6c:	strb	r4, [fp, #16]
   1cf70:	svclt	0x0000bd10
   1cf74:	svcmi	0x00f0e92d
   1cf78:	bmi	b6e9c4 <fputs@plt+0xb6aec4>
   1cf7c:	blmi	b6e800 <fputs@plt+0xb6ad00>
   1cf80:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   1cf84:	ldmib	sp, {r0, r2, r9, sl, lr}^
   1cf88:	ldmpl	r3, {r2, r3, r9, fp, sp, lr}^
   1cf8c:	movwls	r6, #6171	; 0x181b
   1cf90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cf94:			; <UNDEFINED> instruction: 0xffd6f7ff
   1cf98:	blle	10247b0 <fputs@plt+0x1020cb0>
   1cf9c:	and	r4, r5, r8, ror #13
   1cfa0:	strtmi	r4, [r8], -r1, lsr #12
   1cfa4:			; <UNDEFINED> instruction: 0xffdaf7ff
   1cfa8:	blle	e247c0 <fputs@plt+0xe20cc0>
   1cfac:			; <UNDEFINED> instruction: 0x46214632
   1cfb0:			; <UNDEFINED> instruction: 0xf7ff4628
   1cfb4:	strmi	pc, [r3], r1, ror #27
   1cfb8:			; <UNDEFINED> instruction: 0xf8d0b378
   1cfbc:	strbmi	lr, [r2], -r8
   1cfc0:	vrsubhn.i16	d20, q7, q12
   1cfc4:	vaddw.u8	q9, q7, d7
   1cfc8:	b	13effec <fputs@plt+0x13ec4ec>
   1cfcc:	b	10f5c4c <fputs@plt+0x10f214c>
   1cfd0:	b	10f5c10 <fputs@plt+0x10f2110>
   1cfd4:	b	106d3e0 <fputs@plt+0x10698e0>
   1cfd8:			; <UNDEFINED> instruction: 0xf7ff210c
   1cfdc:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1cfe0:	blls	51360 <fputs@plt+0x4d860>
   1cfe4:			; <UNDEFINED> instruction: 0xd1db429f
   1cfe8:			; <UNDEFINED> instruction: 0x4649463a
   1cfec:	b	135af8c <fputs@plt+0x135748c>
   1cff0:	bicsle	r2, r5, r0, lsl #16
   1cff4:	svceq	0x0000f1ba
   1cff8:			; <UNDEFINED> instruction: 0xf8cad001
   1cffc:	bmi	3ad004 <fputs@plt+0x3a9504>
   1d000:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1d004:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d008:	subsmi	r9, sl, r1, lsl #22
   1d00c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d010:	ldrbmi	sp, [r8], -ip, lsl #2
   1d014:	pop	{r0, r1, ip, sp, pc}
   1d018:			; <UNDEFINED> instruction: 0xf06f8ff0
   1d01c:	ldrtmi	r0, [r3], ip, lsl #8
   1d020:	rscle	r2, ip, r0, lsl #28
   1d024:	bleq	59168 <fputs@plt+0x55668>
   1d028:			; <UNDEFINED> instruction: 0xe7e86034
   1d02c:	mrrc	7, 14, pc, lr, cr6	; <UNPREDICTABLE>
   1d030:	andeq	lr, r1, r6, ror #27
   1d034:	andeq	r0, r0, r0, ror r2
   1d038:	andeq	lr, r1, r6, ror #26
   1d03c:	stmdbvs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}^
   1d040:	strcs	pc, [r7, -r4, asr #7]
   1d044:	strmi	pc, [r7], -r4, asr #7
   1d048:	b	10e08dc <fputs@plt+0x10dcddc>
   1d04c:	b	10f5c64 <fputs@plt+0x10f2164>
   1d050:	b	10edc74 <fputs@plt+0x10ea174>
   1d054:	blcs	3e5c74 <fputs@plt+0x3e2174>
   1d058:			; <UNDEFINED> instruction: 0xbcf0d901
   1d05c:	tstlt	r2, ip, lsl #11
   1d060:	movweq	pc, #36975	; 0x906f	; <UNPREDICTABLE>
   1d064:	andcs	r6, r0, r3, lsl r0
   1d068:			; <UNDEFINED> instruction: 0x4770bcf0
   1d06c:	strdlt	fp, [r3], r0
   1d070:	vstrls.16	s12, [r8, #-140]	; 0xffffff74	; <UNPREDICTABLE>
   1d074:	stccs	3, cr15, [r7], {198}	; 0xc6
   1d078:	strmi	pc, [r7, -r6, asr #7]
   1d07c:	b	1120954 <fputs@plt+0x111ce54>
   1d080:	b	11360a0 <fputs@plt+0x11325a0>
   1d084:	b	112e0bc <fputs@plt+0x112a5bc>
   1d088:	cfstrscs	mvf2, [pc], {7}
   1d08c:	strcs	sp, [r0], #-2310	; 0xfffff6fa
   1d090:	strls	r9, [r1], #-1280	; 0xfffffb00
   1d094:			; <UNDEFINED> instruction: 0xff6ef7ff
   1d098:	ldcllt	0, cr11, [r0, #12]!
   1d09c:	stccs	6, cr4, [r0, #-160]	; 0xffffff60
   1d0a0:			; <UNDEFINED> instruction: 0xf06fd0fa
   1d0a4:	andcs	r0, r0, r9, lsl #6
   1d0a8:	andlt	r6, r3, fp, lsr #32
   1d0ac:	svclt	0x0000bdf0
   1d0b0:	addlt	fp, r5, r0, lsr r5
   1d0b4:	ldrmi	r4, [r0], -r4, lsl #12
   1d0b8:	stmib	sp, {r0, r2, r3, r4, r9, sl, lr}^
   1d0bc:			; <UNDEFINED> instruction: 0xf7e61202
   1d0c0:	ldmib	sp, {r3, r8, r9, fp, sp, lr, pc}^
   1d0c4:	strls	r1, [r0, #-514]	; 0xfffffdfe
   1d0c8:	strtmi	r4, [r0], -r3, lsl #12
   1d0cc:			; <UNDEFINED> instruction: 0xffcef7ff
   1d0d0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1d0d4:	addlt	fp, r5, r0, lsr r5
   1d0d8:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
   1d0dc:	strls	sl, [r1], #-3074	; 0xfffff3fe
   1d0e0:	ldrbtmi	r4, [ip], #3104	; 0xc20
   1d0e4:			; <UNDEFINED> instruction: 0xf85c9d08
   1d0e8:	stmdavs	r4!, {r2, lr}
   1d0ec:			; <UNDEFINED> instruction: 0xf04f9403
   1d0f0:	strls	r0, [r0, #-1024]	; 0xfffffc00
   1d0f4:			; <UNDEFINED> instruction: 0xf7ff4604
   1d0f8:	cmnlt	r0, sp, lsr pc	; <UNPREDICTABLE>
   1d0fc:	vmul.f<illegal width 8>	q11, q1, d2[4]
   1d100:	vraddhn.i16	d18, q1, <illegal reg q3.5>
   1d104:	mufeqs	f4, f3, f7
   1d108:	movwvs	lr, #10819	; 0x2a43
   1d10c:	movwmi	lr, #19011	; 0x4a43
   1d110:	movwcs	lr, #6723	; 0x1a43
   1d114:	stmdble	ip, {r0, r1, r2, r3, r8, r9, fp, sp}
   1d118:	bmi	4e9150 <fputs@plt+0x4e5650>
   1d11c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   1d120:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d124:	subsmi	r9, sl, r3, lsl #22
   1d128:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d12c:	andlt	sp, r5, r6, lsl r1
   1d130:	blls	cc5f8 <fputs@plt+0xc8af8>
   1d134:	ldrbeq	r3, [fp, -ip, lsl #6]
   1d138:	stmdavs	r2, {r1, r2, r3, r5, r6, r7, ip, lr, pc}^
   1d13c:	strcs	pc, [r7], #-962	; 0xfffffc3e
   1d140:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1d144:	b	10e0998 <fputs@plt+0x10dce98>
   1d148:	b	10f5d58 <fputs@plt+0x10f2258>
   1d14c:	b	10edd64 <fputs@plt+0x10ea264>
   1d150:	blcs	1e5d5c <fputs@plt+0x1e225c>
   1d154:	andscc	fp, r0, r8, lsl #31
   1d158:			; <UNDEFINED> instruction: 0xe7ded9de
   1d15c:	bl	ff1db0fc <fputs@plt+0xff1d75fc>
   1d160:	andeq	lr, r1, r6, lsl #25
   1d164:	andeq	r0, r0, r0, ror r2
   1d168:	andeq	lr, r1, sl, asr #24
   1d16c:	mvnsmi	lr, sp, lsr #18
   1d170:	stcmi	6, cr4, [pc], #-92	; 1d11c <fputs@plt+0x1961c>
   1d174:			; <UNDEFINED> instruction: 0x4698461a
   1d178:	ldrbtmi	r4, [ip], #-2862	; 0xfffff4d2
   1d17c:	strmi	fp, [r5], -r2, lsl #1
   1d180:	stmiapl	r3!, {r1, r2, r3, r9, sl, lr}^
   1d184:	movwls	r6, #6171	; 0x181b
   1d188:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d18c:	ldc2l	7, cr15, [r4], #1020	; 0x3fc
   1d190:	movwlt	r4, #34308	; 0x8604
   1d194:	stmvs	r0, {r0, r1, r2, r3, r7, r8, ip, sp, pc}
   1d198:	vmlsl.u<illegal width 8>	q10, d0, d2[6]
   1d19c:	vmull.u8	q9, d0, d7
   1d1a0:	adfeqs	f4, f3, f7
   1d1a4:	movwvs	lr, #2627	; 0xa43
   1d1a8:	b	10eea50 <fputs@plt+0x10eaf50>
   1d1ac:	b	10edde4 <fputs@plt+0x10ea2e4>
   1d1b0:			; <UNDEFINED> instruction: 0xf7ff2101
   1d1b4:	orrlt	pc, r8, #832	; 0x340
   1d1b8:	stmdbvs	sl!, {r3, r4, r5, sp, lr}^
   1d1bc:	andcs	pc, r7, r2, asr #7
   1d1c0:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1d1c4:	b	10e0a18 <fputs@plt+0x10dcf18>
   1d1c8:	b	10f5dd8 <fputs@plt+0x10f22d8>
   1d1cc:	b	10eddd4 <fputs@plt+0x10ea2d4>
   1d1d0:	blcs	3e5ddc <fputs@plt+0x3e22dc>
   1d1d4:	strcc	sp, [ip], #-2318	; 0xfffff6f2
   1d1d8:	blmi	5afa3c <fputs@plt+0x5abf3c>
   1d1dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d1e0:	blls	77250 <fputs@plt+0x73750>
   1d1e4:			; <UNDEFINED> instruction: 0xf04f405a
   1d1e8:	tstle	pc, r0, lsl #6
   1d1ec:	andlt	r4, r2, r0, lsr #12
   1d1f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d1f4:	ldrbeq	r3, [r3, -ip, lsl #12]!
   1d1f8:	stmdavs	r2!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}^
   1d1fc:	andcs	pc, r7, r2, asr #7
   1d200:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1d204:	b	10e0a58 <fputs@plt+0x10dcf58>
   1d208:	b	10f5e18 <fputs@plt+0x10f2318>
   1d20c:	b	10ede14 <fputs@plt+0x10ea314>
   1d210:	blcs	1e5e1c <fputs@plt+0x1e231c>
   1d214:	ldrcc	fp, [r0], #-3976	; 0xfffff078
   1d218:			; <UNDEFINED> instruction: 0xe7ddd9dd
   1d21c:	svceq	0x0000f1b8
   1d220:	blls	51230 <fputs@plt+0x4d730>
   1d224:	andcc	pc, r0, r8, asr #17
   1d228:	ldrb	r2, [r5, r0, lsl #8]
   1d22c:	bl	17db1cc <fputs@plt+0x17d76cc>
   1d230:	andeq	lr, r1, lr, ror #23
   1d234:	andeq	r0, r0, r0, ror r2
   1d238:	andeq	lr, r1, ip, lsl #23
   1d23c:	addlt	fp, r5, r0, lsr r5
   1d240:	ldrmi	r4, [r0], -r4, lsl #12
   1d244:	stmib	sp, {r0, r2, r3, r4, r9, sl, lr}^
   1d248:			; <UNDEFINED> instruction: 0xf7e61202
   1d24c:	ldmib	sp, {r1, r6, r9, fp, sp, lr, pc}^
   1d250:	strls	r1, [r0, #-514]	; 0xfffffdfe
   1d254:	strtmi	r4, [r0], -r3, lsl #12
   1d258:			; <UNDEFINED> instruction: 0xff3cf7ff
   1d25c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1d260:	addlt	fp, r4, r0, ror r5
   1d264:	mcrge	12, 0, r4, cr2, cr14, {0}
   1d268:	movwcs	r4, #31262	; 0x7a1e
   1d26c:			; <UNDEFINED> instruction: 0x9600447c
   1d270:	stmiapl	r2!, {r0, r2, r3, r9, sl, lr}
   1d274:	ldmdavs	r2, {r2, r9, sl, lr}
   1d278:			; <UNDEFINED> instruction: 0xf04f9203
   1d27c:	bmi	69da84 <fputs@plt+0x699f84>
   1d280:			; <UNDEFINED> instruction: 0xf7ff447a
   1d284:	tstlt	r0, r7, lsr #30	; <UNPREDICTABLE>
   1d288:	blcs	143e98 <fputs@plt+0x140398>
   1d28c:	bmi	6112f8 <fputs@plt+0x60d7f8>
   1d290:	strtmi	r4, [r0], -r9, lsr #12
   1d294:	ldrbtmi	r2, [sl], #-781	; 0xfffffcf3
   1d298:			; <UNDEFINED> instruction: 0xf7ff9600
   1d29c:	msrlt	LR_irq, fp
   1d2a0:	blcs	143eb0 <fputs@plt+0x1403b0>
   1d2a4:	andcs	fp, r0, r8, lsl pc
   1d2a8:	bmi	4912dc <fputs@plt+0x48d7dc>
   1d2ac:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   1d2b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d2b4:	subsmi	r9, sl, r3, lsl #22
   1d2b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d2bc:	andlt	sp, r4, lr, lsl #2
   1d2c0:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1d2c4:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
   1d2c8:	andmi	pc, r7, #201326595	; 0xc000003
   1d2cc:	b	1020b34 <fputs@plt+0x101d034>
   1d2d0:	b	10352e4 <fputs@plt+0x10317e4>
   1d2d4:	b	102d2e0 <fputs@plt+0x10297e0>
   1d2d8:	strb	r2, [r6, r2]!
   1d2dc:	bl	1db27c <fputs@plt+0x1d777c>
   1d2e0:	strdeq	lr, [r1], -ip
   1d2e4:	andeq	r0, r0, r0, ror r2
   1d2e8:			; <UNDEFINED> instruction: 0x0000c3bc
   1d2ec:	andeq	ip, r0, lr, lsr #7
   1d2f0:			; <UNDEFINED> instruction: 0x0001eaba
   1d2f4:			; <UNDEFINED> instruction: 0x4605b5f8
   1d2f8:			; <UNDEFINED> instruction: 0xf04f460f
   1d2fc:			; <UNDEFINED> instruction: 0x260034ff
   1d300:			; <UNDEFINED> instruction: 0xf7ffe004
   1d304:	addmi	pc, r6, #692	; 0x2b4
   1d308:			; <UNDEFINED> instruction: 0x4606bf38
   1d30c:	andcs	r4, r0, #34603008	; 0x2100000
   1d310:			; <UNDEFINED> instruction: 0xf7ff4628
   1d314:			; <UNDEFINED> instruction: 0x1e04fad7
   1d318:	strtmi	r4, [r1], -r8, lsr #12
   1d31c:			; <UNDEFINED> instruction: 0x1c63daf1
   1d320:	ldrtmi	sp, [ip], -r3, lsl #2
   1d324:	strcs	fp, [r0], #-271	; 0xfffffef1
   1d328:			; <UNDEFINED> instruction: 0x4620603e
   1d32c:	svclt	0x0000bdf8
   1d330:	blmi	56fb88 <fputs@plt+0x56c088>
   1d334:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1d338:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1d33c:	strbtmi	r4, [r9], -ip, lsl #12
   1d340:	movwls	r6, #6171	; 0x181b
   1d344:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d348:			; <UNDEFINED> instruction: 0xffd4f7ff
   1d34c:	blle	1e7354 <fputs@plt+0x1e3854>
   1d350:	vldmiane	sl, {d9-d8}
   1d354:			; <UNDEFINED> instruction: 0x4620d010
   1d358:	andcs	fp, r0, r4, lsl r1
   1d35c:	eorvs	r3, r3, r1, lsl #6
   1d360:	blmi	26fb90 <fputs@plt+0x26c090>
   1d364:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d368:	blls	773d8 <fputs@plt+0x738d8>
   1d36c:			; <UNDEFINED> instruction: 0xf04f405a
   1d370:	mrsle	r0, LR_abt
   1d374:	ldclt	0, cr11, [r0, #-8]
   1d378:	andseq	pc, r0, pc, rrx
   1d37c:			; <UNDEFINED> instruction: 0xf7e6e7f0
   1d380:	svclt	0x0000eab6
   1d384:	andeq	lr, r1, r4, lsr sl
   1d388:	andeq	r0, r0, r0, ror r2
   1d38c:	andeq	lr, r1, r4, lsl #20
   1d390:			; <UNDEFINED> instruction: 0x460cb5b0
   1d394:	addlt	r4, r2, r9, lsl #18
   1d398:			; <UNDEFINED> instruction: 0x46054617
   1d39c:			; <UNDEFINED> instruction: 0xf0004479
   1d3a0:	mcrne	8, 0, pc, cr1, cr11, {2}	; <UNPREDICTABLE>
   1d3a4:			; <UNDEFINED> instruction: 0x2000bfb8
   1d3a8:	strtmi	sp, [r2], -r6, lsl #22
   1d3ac:	strcs	r4, [r0], #-1595	; 0xfffff9c5
   1d3b0:	strls	r4, [r0], #-1576	; 0xfffff9d8
   1d3b4:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1d3b8:	ldclt	0, cr11, [r0, #8]!
   1d3bc:			; <UNDEFINED> instruction: 0x0000c2b8
   1d3c0:	mvnsmi	lr, #737280	; 0xb4000
   1d3c4:	strmi	fp, [ip], -r3, lsl #1
   1d3c8:	pkhbtmi	r4, r0, r5, lsl #12
   1d3cc:			; <UNDEFINED> instruction: 0xf84ef7ff
   1d3d0:	blle	d24bf4 <fputs@plt+0xd210f4>
   1d3d4:	stmdbne	r6!, {r0, r1, r5, fp, ip, sp, lr}^
   1d3d8:	eorsle	r2, r4, pc, lsr #22
   1d3dc:			; <UNDEFINED> instruction: 0x212f462a
   1d3e0:			; <UNDEFINED> instruction: 0xf7e64620
   1d3e4:	pkhtbmi	lr, r1, ip, asr #22
   1d3e8:	blne	18a210 <fputs@plt+0x186710>
   1d3ec:	strtmi	r4, [sl], -r1, lsr #12
   1d3f0:			; <UNDEFINED> instruction: 0xf7ff4640
   1d3f4:	strmi	pc, [r1], -sp, asr #31
   1d3f8:			; <UNDEFINED> instruction: 0x4640b358
   1d3fc:			; <UNDEFINED> instruction: 0xf000464c
   1d400:	strmi	pc, [r7], -fp, lsr #16
   1d404:	andsle	r4, sl, #180, 4	; 0x4000000b
   1d408:	and	r4, r1, r1, lsr #12
   1d40c:			; <UNDEFINED> instruction: 0xd01642b1
   1d410:			; <UNDEFINED> instruction: 0xf811460d
   1d414:	blcs	bec020 <fputs@plt+0xbe8520>
   1d418:	blne	1d11800 <fputs@plt+0x1d0dd00>
   1d41c:	strtmi	r2, [r8], -pc, lsr #2
   1d420:	ldrmi	r9, [sl], -r1, lsl #6
   1d424:	bl	edb3c4 <fputs@plt+0xed78c4>
   1d428:	strmi	r9, [r4], -r1, lsl #22
   1d42c:	blne	11099d4 <fputs@plt+0x1105ed4>
   1d430:			; <UNDEFINED> instruction: 0x462a4639
   1d434:			; <UNDEFINED> instruction: 0xf7ff4640
   1d438:	mcrne	13, 0, pc, cr7, cr1, {0}	; <UNPREDICTABLE>
   1d43c:	ldrtmi	sp, [r8], -r2, ror #21
   1d440:	pop	{r0, r1, ip, sp, pc}
   1d444:			; <UNDEFINED> instruction: 0x270083f0
   1d448:			; <UNDEFINED> instruction: 0x4634e7dc
   1d44c:			; <UNDEFINED> instruction: 0x46b1e7f0
   1d450:			; <UNDEFINED> instruction: 0xf06fe7cc
   1d454:	ldrb	r0, [r2, r4, lsl #14]!
   1d458:	addlt	fp, r2, r0, lsl r5
   1d45c:	strmi	r4, [r8], -r4, lsl #12
   1d460:			; <UNDEFINED> instruction: 0xf7e69101
   1d464:	stmdbls	r1, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   1d468:	strtmi	r4, [r0], -r2, lsl #12
   1d46c:	pop	{r1, ip, sp, pc}
   1d470:			; <UNDEFINED> instruction: 0xf7ff4010
   1d474:	svclt	0x0000bfa5
   1d478:	addlt	fp, r2, r0, lsl r5
   1d47c:	strmi	r4, [r8], -r4, lsl #12
   1d480:			; <UNDEFINED> instruction: 0xf7e69101
   1d484:	stmdbls	r1, {r1, r2, r5, r8, fp, sp, lr, pc}
   1d488:	strtmi	r4, [r0], -r2, lsl #12
   1d48c:	pop	{r1, ip, sp, pc}
   1d490:			; <UNDEFINED> instruction: 0xf7ff4010
   1d494:	svclt	0x0000bf7d
   1d498:	svcmi	0x00f0e92d
   1d49c:	ldrmi	fp, [r6], -r7, lsl #1
   1d4a0:	movwls	r4, #2622	; 0xa3e
   1d4a4:	blmi	faed1c <fputs@plt+0xfab21c>
   1d4a8:	sxtab16mi	r4, r8, sl, ror #8
   1d4ac:	ldmpl	r3, {r0, r7, r9, sl, lr}^
   1d4b0:	movwls	r6, #22555	; 0x581b
   1d4b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d4b8:			; <UNDEFINED> instruction: 0xffd8f7fe
   1d4bc:	blle	13a4ce0 <fputs@plt+0x13a11e0>
   1d4c0:	stclle	12, cr2, [r8, #-4]!
   1d4c4:	strmi	r2, [r0]
   1d4c8:	blle	18814dc <fputs@plt+0x187d9dc>
   1d4cc:	bleq	459908 <fputs@plt+0x455e08>
   1d4d0:	beq	35990c <fputs@plt+0x355e0c>
   1d4d4:	strmi	r4, [r4], -r7, lsl #12
   1d4d8:	adcmi	r4, r8, #5242880	; 0x500000
   1d4dc:	strbmi	sp, [r7, #-3356]	; 0xfffff2e4
   1d4e0:			; <UNDEFINED> instruction: 0x4639d033
   1d4e4:			; <UNDEFINED> instruction: 0x46484652
   1d4e8:			; <UNDEFINED> instruction: 0xf9ecf7ff
   1d4ec:	svclt	0x00a82800
   1d4f0:	strmi	r4, [r7], -r0, lsl #11
   1d4f4:	stmdals	r3, {r0, r6, r8, r9, fp, ip, lr, pc}
   1d4f8:	sfmle	f4, 2, [lr, #532]!	; 0x214
   1d4fc:	smlabteq	r1, r6, r1, pc	; <UNPREDICTABLE>
   1d500:	ldrtmi	r1, [r3], #-3747	; 0xfffff15d
   1d504:			; <UNDEFINED> instruction: 0xf81318cc
   1d508:	bcs	be7914 <fputs@plt+0xbe3e14>
   1d50c:	stfccd	f5, [r1, #-1000]	; 0xfffffc18
   1d510:	mvnsle	r4, r5, lsl #5
   1d514:	sfmle	f4, 2, [r2], #672	; 0x2a0
   1d518:			; <UNDEFINED> instruction: 0x465a4639
   1d51c:			; <UNDEFINED> instruction: 0xf7ff4648
   1d520:			; <UNDEFINED> instruction: 0x4601fc5b
   1d524:	bls	14a32c <fputs@plt+0x14682c>
   1d528:	ldmdbne	r3, {fp, ip, pc}
   1d52c:	ble	ff5adf40 <fputs@plt+0xff5aa440>
   1d530:	movwls	r1, #6448	; 0x1930
   1d534:			; <UNDEFINED> instruction: 0xf7e61c5c
   1d538:	blls	97908 <fputs@plt+0x93e08>
   1d53c:			; <UNDEFINED> instruction: 0xf04f4547
   1d540:			; <UNDEFINED> instruction: 0xf105022f
   1d544:	ldrbtpl	r0, [r2], #1281	; 0x501
   1d548:	blls	111c7c <fputs@plt+0x10e17c>
   1d54c:	ble	8ae000 <fputs@plt+0x8aa500>
   1d550:			; <UNDEFINED> instruction: 0xf04f2c01
   1d554:	svclt	0x00c80700
   1d558:	ldrbtcc	pc, [pc], #260	; 1d560 <fputs@plt+0x19a60>	; <UNPREDICTABLE>
   1d55c:	bmi	472a40 <fputs@plt+0x46ef40>
   1d560:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1d564:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d568:	subsmi	r9, sl, r5, lsl #22
   1d56c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d570:	ldrtmi	sp, [r8], -ip, lsl #2
   1d574:	pop	{r0, r1, r2, ip, sp, pc}
   1d578:	mcrrne	15, 15, r8, r2, cr0
   1d57c:	vstrne	s26, [r3, #-32]	; 0xffffffe0
   1d580:			; <UNDEFINED> instruction: 0xf06fbf08
   1d584:	strb	r0, [sl, sl, lsl #14]!
   1d588:	strb	r9, [r8, r4, lsl #30]!
   1d58c:	stmib	lr!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d590:	streq	pc, [r3, -pc, rrx]
   1d594:			; <UNDEFINED> instruction: 0xf06fe7e3
   1d598:	strb	r0, [r0, r2, lsl #14]!
   1d59c:	andeq	lr, r1, r0, asr #17
   1d5a0:	andeq	r0, r0, r0, ror r2
   1d5a4:	andeq	lr, r1, r6, lsl #16
   1d5a8:	ldrbmi	lr, [r0, sp, lsr #18]!
   1d5ac:	bmi	9eee08 <fputs@plt+0x9eb308>
   1d5b0:	blmi	9eee34 <fputs@plt+0x9eb334>
   1d5b4:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
   1d5b8:	strmi	r4, [r6], -r8, lsl #13
   1d5bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d5c0:			; <UNDEFINED> instruction: 0xf04f9301
   1d5c4:			; <UNDEFINED> instruction: 0xf7fe0300
   1d5c8:	mcrne	15, 0, pc, cr1, cr1, {2}	; <UNPREDICTABLE>
   1d5cc:	vstrcs	d13, [r0, #-128]	; 0xffffff80
   1d5d0:	strcs	sp, [r0], #-2867	; 0xfffff4cd
   1d5d4:	strls	r4, [r0], #-1440	; 0xfffffa60
   1d5d8:	strbtmi	fp, [sl], r2, lsr #31
   1d5dc:			; <UNDEFINED> instruction: 0xf06f4621
   1d5e0:	ble	29fa18 <fputs@plt+0x29bf18>
   1d5e4:	ldrbmi	lr, [r2], -ip, lsr #32
   1d5e8:			; <UNDEFINED> instruction: 0xf7ff4630
   1d5ec:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   1d5f0:	strmi	fp, [r0, #4008]	; 0xfa8
   1d5f4:	blle	66ee00 <fputs@plt+0x66b300>
   1d5f8:	adcmi	r9, ip, #0, 24
   1d5fc:	strmi	fp, [r9], r8, lsl #30
   1d600:	mvnsle	r4, r8, lsl #11
   1d604:	eorsvs	fp, ip, r7, lsl #2
   1d608:	svclt	0x00a842ac
   1d60c:	blle	52ef38 <fputs@plt+0x52b438>
   1d610:	blmi	3efe58 <fputs@plt+0x3ec358>
   1d614:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d618:	blls	77688 <fputs@plt+0x73b88>
   1d61c:			; <UNDEFINED> instruction: 0xf04f405a
   1d620:	tstle	r0, r0, lsl #6
   1d624:	andlt	r4, r2, r8, lsl #12
   1d628:			; <UNDEFINED> instruction: 0x87f0e8bd
   1d62c:	ble	1e473c <fputs@plt+0x1e0c3c>
   1d630:	svclt	0x00081d03
   1d634:	tsteq	sl, pc, rrx	; <UNPREDICTABLE>
   1d638:			; <UNDEFINED> instruction: 0xf04fe7ea
   1d63c:			; <UNDEFINED> instruction: 0xe7e731ff
   1d640:	tsteq	r3, pc, rrx	; <UNPREDICTABLE>
   1d644:			; <UNDEFINED> instruction: 0xf7e6e7e4
   1d648:	svclt	0x0000e952
   1d64c:			; <UNDEFINED> instruction: 0x0001e7b2
   1d650:	andeq	r0, r0, r0, ror r2
   1d654:	andeq	lr, r1, r4, asr r7
   1d658:	addlt	fp, r3, r0, lsl #10
   1d65c:	ldrd	pc, [ip], #-143	; 0xffffff71
   1d660:			; <UNDEFINED> instruction: 0xf8df2200
   1d664:	strbtmi	ip, [fp], -ip, asr #32
   1d668:			; <UNDEFINED> instruction: 0xf85e44fe
   1d66c:			; <UNDEFINED> instruction: 0xf8dcc00c
   1d670:			; <UNDEFINED> instruction: 0xf8cdc000
   1d674:			; <UNDEFINED> instruction: 0xf04fc004
   1d678:			; <UNDEFINED> instruction: 0xf7ff0c00
   1d67c:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1d680:	stmdals	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   1d684:	svclt	0x00a8d002
   1d688:	andeq	pc, ip, pc, rrx
   1d68c:	blmi	22feb8 <fputs@plt+0x22c3b8>
   1d690:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d694:	blls	77704 <fputs@plt+0x73c04>
   1d698:			; <UNDEFINED> instruction: 0xf04f405a
   1d69c:	mrsle	r0, LR_svc
   1d6a0:			; <UNDEFINED> instruction: 0xf85db003
   1d6a4:			; <UNDEFINED> instruction: 0xf7e6fb04
   1d6a8:	svclt	0x0000e922
   1d6ac:	andeq	lr, r1, r0, lsl #14
   1d6b0:	andeq	r0, r0, r0, ror r2
   1d6b4:	ldrdeq	lr, [r1], -r8
   1d6b8:	addlt	fp, r3, r0, lsr r5
   1d6bc:	andcs	r4, r0, #1408	; 0x580
   1d6c0:			; <UNDEFINED> instruction: 0x466b4c16
   1d6c4:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1d6c8:	stmdavs	r4!, {r0, r2, r3, r9, sl, lr}
   1d6cc:			; <UNDEFINED> instruction: 0xf04f9401
   1d6d0:	strmi	r0, [r4], -r0, lsl #8
   1d6d4:			; <UNDEFINED> instruction: 0xff68f7ff
   1d6d8:	tstle	r6, r2, lsl #28
   1d6dc:	bcs	43ee4 <fputs@plt+0x403e4>
   1d6e0:	bcc	94300 <fputs@plt+0x90800>
   1d6e4:	strtmi	r4, [r9], -r3, lsl #12
   1d6e8:			; <UNDEFINED> instruction: 0xf7ff4620
   1d6ec:			; <UNDEFINED> instruction: 0x4602ff5d
   1d6f0:	blmi	2afb24 <fputs@plt+0x2ac024>
   1d6f4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   1d6f8:	blls	77764 <fputs@plt+0x73c64>
   1d6fc:			; <UNDEFINED> instruction: 0xf04f4059
   1d700:	mrsle	r0, LR_und
   1d704:	andlt	r4, r3, r0, lsl r6
   1d708:	svclt	0x00a8bd30
   1d70c:	andeq	pc, ip, #111	; 0x6f
   1d710:			; <UNDEFINED> instruction: 0xf7e6e7ee
   1d714:	svclt	0x0000e8ec
   1d718:	andeq	lr, r1, r4, lsr #13
   1d71c:	andeq	r0, r0, r0, ror r2
   1d720:	andeq	lr, r1, r4, ror r6
   1d724:	mvnsmi	lr, #737280	; 0xb4000
   1d728:	bmi	92ef88 <fputs@plt+0x92b488>
   1d72c:	blmi	92f198 <fputs@plt+0x92b698>
   1d730:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
   1d734:	svcls	0x000c4688
   1d738:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   1d73c:	movwls	r6, #14363	; 0x381b
   1d740:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d744:	mrc2	7, 4, pc, cr2, cr14, {7}
   1d748:	blle	9a4f60 <fputs@plt+0x9a1460>
   1d74c:	andcs	r4, r0, #68157440	; 0x4100000
   1d750:			; <UNDEFINED> instruction: 0xf7ff4628
   1d754:	mcrne	8, 0, pc, cr4, cr7, {5}	; <UNPREDICTABLE>
   1d758:			; <UNDEFINED> instruction: 0xf10ddb1f
   1d75c:	and	r0, r6, r8, lsl #16
   1d760:	andcs	r4, r0, #34603008	; 0x2100000
   1d764:			; <UNDEFINED> instruction: 0xf7ff4628
   1d768:	cdpne	8, 0, cr15, cr4, cr13, {5}
   1d76c:			; <UNDEFINED> instruction: 0x4630db15
   1d770:	svc	0x00aef7e5
   1d774:			; <UNDEFINED> instruction: 0x46214632
   1d778:	andhi	pc, r0, sp, asr #17
   1d77c:	strtmi	r4, [r8], -r3, lsl #12
   1d780:	stc2	7, cr15, [r8], #1020	; 0x3fc
   1d784:	rscle	r2, fp, r0, lsl #16
   1d788:	adcsmi	r9, fp, #2048	; 0x800
   1d78c:	ldrtmi	sp, [sl], -r8, ror #3
   1d790:			; <UNDEFINED> instruction: 0xf7e54649
   1d794:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1d798:	bmi	2d1f28 <fputs@plt+0x2ce428>
   1d79c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   1d7a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d7a4:	subsmi	r9, sl, r3, lsl #22
   1d7a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d7ac:	strtmi	sp, [r0], -r3, lsl #2
   1d7b0:	pop	{r0, r2, ip, sp, pc}
   1d7b4:			; <UNDEFINED> instruction: 0xf7e683f0
   1d7b8:	svclt	0x0000e89a
   1d7bc:	andeq	lr, r1, r6, lsr r6
   1d7c0:	andeq	r0, r0, r0, ror r2
   1d7c4:	andeq	lr, r1, sl, asr #11
   1d7c8:	movwcc	r1, #15947	; 0x3e4b
   1d7cc:	ldrlt	sp, [r0, #-2077]!	; 0xfffff7e3
   1d7d0:	strmi	fp, [sp], -r3, lsl #1
   1d7d4:			; <UNDEFINED> instruction: 0xf7fe4604
   1d7d8:	cdpne	14, 0, cr15, cr1, cr9, {2}
   1d7dc:	andcs	sp, r0, #18432	; 0x4800
   1d7e0:	mvnscc	pc, pc, asr #32
   1d7e4:	and	r4, r9, r0, lsr #12
   1d7e8:	tstls	r1, r0, lsr #12
   1d7ec:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
   1d7f0:	andcs	r9, r0, #16384	; 0x4000
   1d7f4:	adcmi	r4, fp, #3145728	; 0x300000
   1d7f8:	andle	r4, r3, r0, lsr #12
   1d7fc:			; <UNDEFINED> instruction: 0xf862f7ff
   1d800:	ble	ffc6500c <fputs@plt+0xffc6150c>
   1d804:	andlt	r4, r3, r8, lsl #12
   1d808:			; <UNDEFINED> instruction: 0xf06fbd30
   1d80c:	strmi	r0, [r8], -r5, lsl #2
   1d810:	svclt	0x00004770
   1d814:	mvnsmi	lr, sp, lsr #18
   1d818:	ldrmi	r4, [r0], -r5, lsl #12
   1d81c:	ldrmi	r4, [r7], -ip, lsl #12
   1d820:	svc	0x0056f7e5
   1d824:	lfmle	f4, 4, [sl], {160}	; 0xa0
   1d828:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   1d82c:	and	r4, r8, r6, lsl #12
   1d830:	ldmdb	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d834:			; <UNDEFINED> instruction: 0x1c6b1b45
   1d838:	bne	ff924954 <fputs@plt+0xff920e54>
   1d83c:	adcmi	fp, r6, #104, 2
   1d840:	strbmi	sp, [r2], -sp, lsl #24
   1d844:	ldrtmi	r4, [r8], -r9, lsr #12
   1d848:	cdp	7, 1, cr15, cr14, cr5, {7}
   1d84c:	tstcs	r0, r2, lsr #12
   1d850:	strtmi	r4, [r8], -r3, lsl #12
   1d854:	mvnle	r2, r0, lsl #22
   1d858:	pop	{r0, sp}
   1d85c:	strdcs	r8, [r0], -r0
   1d860:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d864:	addlt	fp, r6, r0, ror r5
   1d868:	ldrmi	r4, [r0], -r4, lsl #12
   1d86c:	andne	lr, r2, #3358720	; 0x334000
   1d870:	blmi	7300e4 <fputs@plt+0x72c5e4>
   1d874:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d878:	movwls	r6, #22555	; 0x581b
   1d87c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d880:	svc	0x0026f7e5
   1d884:	andne	lr, r2, #3620864	; 0x374000
   1d888:	strtmi	r4, [r0], -r3, lsl #12
   1d88c:	strls	sl, [r0], #-3076	; 0xfffff3fc
   1d890:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
   1d894:	lsllt	r9, r4, #28
   1d898:	strmi	r9, [r4], -r4, lsl #26
   1d89c:	strmi	r2, [r5], #-1536	; 0xfffffa00
   1d8a0:	stmdale	r3, {r0, r2, r7, r9, lr}
   1d8a4:			; <UNDEFINED> instruction: 0xf106e00d
   1d8a8:	andle	r0, sl, #1048576	; 0x100000
   1d8ac:	strtmi	r1, [r0], -r9, lsr #22
   1d8b0:	ldmda	ip!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d8b4:	andls	r3, r4, r1
   1d8b8:	adcmi	r4, ip, #4, 8	; 0x4000000
   1d8bc:			; <UNDEFINED> instruction: 0xf06fd9f3
   1d8c0:	bmi	25f100 <fputs@plt+0x25b600>
   1d8c4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1d8c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d8cc:	subsmi	r9, sl, r5, lsl #22
   1d8d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d8d4:	ldrtmi	sp, [r0], -r2, lsl #2
   1d8d8:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   1d8dc:	stmda	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d8e0:	strdeq	lr, [r1], -r4
   1d8e4:	andeq	r0, r0, r0, ror r2
   1d8e8:	andeq	lr, r1, r2, lsr #9
   1d8ec:	mvnsmi	lr, sp, lsr #18
   1d8f0:	strmi	fp, [r4], -r6, lsl #1
   1d8f4:	stmib	sp, {r4, r9, sl, lr}^
   1d8f8:	ldrmi	r1, [r8], r2, lsl #4
   1d8fc:	blmi	9b0198 <fputs@plt+0x9ac698>
   1d900:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d904:	movwls	r6, #22555	; 0x581b
   1d908:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d90c:	cdp	7, 14, cr15, cr0, cr5, {7}
   1d910:	andne	lr, r2, #3620864	; 0x374000
   1d914:	strtmi	r4, [r0], -r3, lsl #12
   1d918:	strls	sl, [r0], #-3076	; 0xfffff3fc
   1d91c:	blx	ff6db922 <fputs@plt+0xff6d7e22>
   1d920:	movwlt	r9, #36356	; 0x8e04
   1d924:	strbmi	r4, [r0], -r4, lsl #12
   1d928:	cdp	7, 13, cr15, cr2, cr5, {7}
   1d92c:	strtmi	r9, [r5], #-3332	; 0xfffff2fc
   1d930:			; <UNDEFINED> instruction: 0xf10042a5
   1d934:	stmdble	r5!, {r0, r8, r9, sl}
   1d938:	and	r2, r3, r0, lsl #12
   1d93c:			; <UNDEFINED> instruction: 0xf10642ac
   1d940:	andsle	r0, pc, #1048576	; 0x100000
   1d944:	strtmi	r1, [r0], -r9, lsr #22
   1d948:	svc	0x00f0f7e5
   1d94c:	strtmi	r1, [r0], -r2, asr #24
   1d950:	andls	r4, r4, #20, 8	; 0x14000000
   1d954:	ldmdale	r8, {r2, r3, r5, r7, r9, lr}
   1d958:	strhle	r4, [pc, #42]	; 1d98a <fputs@plt+0x19e8a>
   1d95c:			; <UNDEFINED> instruction: 0x4641463a
   1d960:	ldc	7, cr15, [r2, #916]	; 0x394
   1d964:	mvnle	r2, r0, lsl #16
   1d968:	blmi	2f01a0 <fputs@plt+0x2ec6a0>
   1d96c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d970:	blls	1779e0 <fputs@plt+0x173ee0>
   1d974:			; <UNDEFINED> instruction: 0xf04f405a
   1d978:	mrsle	r0, (UNDEF: 57)
   1d97c:	andlt	r4, r6, r0, lsr r6
   1d980:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d984:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1d988:			; <UNDEFINED> instruction: 0xf06fe7ee
   1d98c:	strb	r0, [fp, lr, lsl #12]!
   1d990:	svc	0x00acf7e5
   1d994:	andeq	lr, r1, r8, ror #8
   1d998:	andeq	r0, r0, r0, ror r2
   1d99c:	strdeq	lr, [r1], -ip
   1d9a0:	strdlt	fp, [r7], r0
   1d9a4:	ldrmi	r4, [r0], -r4, lsl #12
   1d9a8:	andne	lr, r2, #3358720	; 0x334000
   1d9ac:	bmi	9ef22c <fputs@plt+0x9eb72c>
   1d9b0:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   1d9b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d9b8:			; <UNDEFINED> instruction: 0xf04f9305
   1d9bc:			; <UNDEFINED> instruction: 0xf7e50300
   1d9c0:	ldmib	sp, {r3, r7, r9, sl, fp, sp, lr, pc}^
   1d9c4:	svcls	0x000c1202
   1d9c8:	strtmi	r4, [r0], -r3, lsl #12
   1d9cc:	strls	sl, [r0], #-3076	; 0xfffff3fc
   1d9d0:	blx	fe05b9d6 <fputs@plt+0xfe057ed6>
   1d9d4:	orrlt	r4, r8, #4, 12	; 0x400000
   1d9d8:	strmi	r9, [r5], #-3332	; 0xfffff2fc
   1d9dc:	stmdale	r5, {r0, r2, r7, r9, lr}
   1d9e0:			; <UNDEFINED> instruction: 0xb32ee020
   1d9e4:			; <UNDEFINED> instruction: 0xf10642ac
   1d9e8:	andsle	r3, fp, #267386880	; 0xff00000
   1d9ec:	strtmi	r1, [r0], -r9, lsr #22
   1d9f0:	svc	0x009cf7e5
   1d9f4:	mcrrne	6, 2, r4, r3, cr2
   1d9f8:	ldrmi	r9, [ip], #-772	; 0xfffffcfc
   1d9fc:	ldmible	r0!, {r2, r3, r5, r7, r9, lr}^
   1da00:	andcs	fp, r0, #-1073741771	; 0xc0000035
   1da04:	movweq	pc, #57455	; 0xe06f	; <UNPREDICTABLE>
   1da08:	ldmdbmi	r2, {r0, r1, r3, r4, r5, sp, lr}
   1da0c:	ldrbtmi	r4, [r9], #-2832	; 0xfffff4f0
   1da10:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
   1da14:	subsmi	r9, r9, r5, lsl #22
   1da18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1da1c:			; <UNDEFINED> instruction: 0x4610d114
   1da20:	ldcllt	0, cr11, [r0, #28]!
   1da24:			; <UNDEFINED> instruction: 0xf04fb147
   1da28:	andcs	r3, r0, #-67108861	; 0xfc000003
   1da2c:			; <UNDEFINED> instruction: 0xe7ec603b
   1da30:	rscle	r2, sl, r0, lsl #30
   1da34:			; <UNDEFINED> instruction: 0xe7e86038
   1da38:	strb	r2, [r6, r0, lsl #4]!
   1da3c:	rscsle	r2, fp, r0, lsl #30
   1da40:	strmi	r9, [r2], -r4, lsl #22
   1da44:			; <UNDEFINED> instruction: 0xe7e0603b
   1da48:	svc	0x0050f7e5
   1da4c:			; <UNDEFINED> instruction: 0x0001e3b6
   1da50:	andeq	r0, r0, r0, ror r2
   1da54:	andeq	lr, r1, sl, asr r3
   1da58:	addlt	fp, r5, r0, lsr r5
   1da5c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1da60:	strls	sl, [r0], #-3074	; 0xfffff3fe
   1da64:	ldcmi	6, cr4, [r3], {21}
   1da68:	bmi	4eee60 <fputs@plt+0x4eb360>
   1da6c:			; <UNDEFINED> instruction: 0xf85c230a
   1da70:	ldrbtmi	r4, [sl], #-4
   1da74:	strls	r6, [r3], #-2084	; 0xfffff7dc
   1da78:	streq	pc, [r0], #-79	; 0xffffffb1
   1da7c:	blx	adba82 <fputs@plt+0xad7f82>
   1da80:	stmdbls	r2, {r4, r7, r8, ip, sp, pc}
   1da84:			; <UNDEFINED> instruction: 0xf7ff462a
   1da88:	blx	fec5d5a4 <fputs@plt+0xfec59aa4>
   1da8c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1da90:	blmi	2302c0 <fputs@plt+0x22c7c0>
   1da94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1da98:	blls	f7b08 <fputs@plt+0xf4008>
   1da9c:			; <UNDEFINED> instruction: 0xf04f405a
   1daa0:	mrsle	r0, SP_svc
   1daa4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1daa8:	ldrb	r9, [r1, r2, lsl #16]!
   1daac:	svc	0x001ef7e5
   1dab0:	andeq	lr, r1, r0, lsl #6
   1dab4:	andeq	r0, r0, r0, ror r2
   1dab8:	andeq	r6, r0, lr, lsl sp
   1dabc:	ldrdeq	lr, [r1], -r4
   1dac0:			; <UNDEFINED> instruction: 0x460cb570
   1dac4:			; <UNDEFINED> instruction: 0x46054616
   1dac8:	ldc2l	7, cr15, [r0], {254}	; 0xfe
   1dacc:	blle	5652e0 <fputs@plt+0x5617e0>
   1dad0:	andcs	r4, r0, #34603008	; 0x2100000
   1dad4:	and	r4, ip, r8, lsr #12
   1dad8:			; <UNDEFINED> instruction: 0x46214632
   1dadc:			; <UNDEFINED> instruction: 0xf7ff4628
   1dae0:	andcs	pc, r0, #748	; 0x2ec
   1dae4:	strmi	r4, [r3], -r1, lsr #12
   1dae8:	svccc	0x00fff1b3
   1daec:	blle	16f394 <fputs@plt+0x16b894>
   1daf0:			; <UNDEFINED> instruction: 0xf7feb11b
   1daf4:	cdpne	14, 0, cr15, cr4, cr7, {7}
   1daf8:	strtmi	sp, [r3], -lr, ror #21
   1dafc:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   1db00:	ldmdbcs	fp, {r0, r1, r3, r4, r5, r9, fp, lr}
   1db04:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
   1db08:	mvnsmi	lr, #737280	; 0xb4000
   1db0c:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   1db10:	movwls	r6, #22555	; 0x581b
   1db14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1db18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1db1c:	ldmdble	sp, {r0, r1, r8, r9, ip, pc}^
   1db20:	strmi	r4, [r5], -lr, lsl #12
   1db24:	stc2	7, cr15, [sl, #-1016]!	; 0xfffffc08
   1db28:	andls	r4, r2, r4, lsl #12
   1db2c:	stmdavs	sl!, {r5, r7, r8, fp, ip, sp, pc}^
   1db30:	andcs	pc, r7, r2, asr #7
   1db34:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1db38:	b	10e138c <fputs@plt+0x10dd88c>
   1db3c:	b	10f674c <fputs@plt+0x10f2c4c>
   1db40:	b	10ee748 <fputs@plt+0x10eac48>
   1db44:	addsmi	r2, lr, #67108864	; 0x4000000
   1db48:	strtmi	sp, [r8], -r8, asr #6
   1db4c:			; <UNDEFINED> instruction: 0xf914f7ff
   1db50:	svclt	0x00b82800
   1db54:	ble	36f36c <fputs@plt+0x36b86c>
   1db58:	blmi	9b03fc <fputs@plt+0x9ac8fc>
   1db5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1db60:	blls	177bd0 <fputs@plt+0x1740d0>
   1db64:			; <UNDEFINED> instruction: 0xf04f405a
   1db68:	teqle	lr, r0, lsl #6
   1db6c:	andlt	r4, r7, r0, lsr #12
   1db70:	mvnshi	lr, #12386304	; 0xbd0000
   1db74:	svcge	0x00039903
   1db78:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1db7c:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   1db80:	ldrtmi	r4, [sl], -r6, lsr #12
   1db84:	tstls	r1, r8, lsr #12
   1db88:	mcr2	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   1db8c:	bcs	443a0 <fputs@plt+0x408a0>
   1db90:	vmlane.f64	d29, d3, d23
   1db94:	blcs	243fa0 <fputs@plt+0x2404a0>
   1db98:	ldm	pc, {r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1db9c:	ldmdaeq	sl, {r0, r1, ip, sp, lr, pc}
   1dba0:	streq	r0, [r5, #-2577]	; 0xfffff5ef
   1dba4:	andeq	r0, ip, r5, lsl #10
   1dba8:	streq	pc, [ip], #-111	; 0xffffff91
   1dbac:			; <UNDEFINED> instruction: 0xb196e7d4
   1dbb0:	ldrmi	r3, [r1], -r1, lsl #28
   1dbb4:	cdpcs	7, 0, cr14, cr0, cr5, {7}
   1dbb8:			; <UNDEFINED> instruction: 0xf06fbf18
   1dbbc:	strb	r0, [fp, sl, lsl #8]
   1dbc0:	strbmi	r4, [r2], -fp, asr #12
   1dbc4:			; <UNDEFINED> instruction: 0xf7ff4628
   1dbc8:	ldrdlt	pc, [r0, #-161]!	; 0xffffff5f
   1dbcc:	ldrmi	r9, [r1], -r3, lsl #20
   1dbd0:			; <UNDEFINED> instruction: 0x3601e7d7
   1dbd4:			; <UNDEFINED> instruction: 0xf06fd5ed
   1dbd8:	ldr	r0, [sp, sl, lsl #8]!
   1dbdc:	streq	pc, [r7], #-111	; 0xffffff91
   1dbe0:			; <UNDEFINED> instruction: 0x4614e7ba
   1dbe4:	stcls	7, cr14, [r2], {184}	; 0xb8
   1dbe8:			; <UNDEFINED> instruction: 0xf7e5e7b6
   1dbec:	svclt	0x0000ee80
   1dbf0:	andeq	lr, r1, r2, ror #4
   1dbf4:	andeq	r0, r0, r0, ror r2
   1dbf8:	andeq	lr, r1, ip, lsl #4
   1dbfc:	addlt	fp, r4, r0, ror r5
   1dc00:	stcge	13, cr4, [r2], {22}
   1dc04:	cfldrsmi	mvf9, [r6], {-0}
   1dc08:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1dc0c:	stmdavs	r4!, {r1, r3, r8, sl, fp, ip, pc}
   1dc10:			; <UNDEFINED> instruction: 0xf04f9403
   1dc14:	ldmib	sp, {sl}^
   1dc18:			; <UNDEFINED> instruction: 0xf7ff4608
   1dc1c:			; <UNDEFINED> instruction: 0xb1a8fa5b
   1dc20:	stmdbne	sl!, {r1, r8, r9, fp, ip, pc}
   1dc24:	ldmdale	r3, {r1, r3, r4, r7, r9, lr}
   1dc28:	strtmi	r4, [sl], -r0, lsr #8
   1dc2c:			; <UNDEFINED> instruction: 0xf7e54631
   1dc30:	andcs	lr, r0, r6, ror sp
   1dc34:	blmi	2b0468 <fputs@plt+0x2ac968>
   1dc38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1dc3c:	blls	f7cac <fputs@plt+0xf41ac>
   1dc40:			; <UNDEFINED> instruction: 0xf04f405a
   1dc44:	mrsle	r0, LR_und
   1dc48:	ldcllt	0, cr11, [r0, #-16]!
   1dc4c:	ldrb	r9, [r1, r2, lsl #16]!
   1dc50:	andeq	pc, r2, pc, rrx
   1dc54:			; <UNDEFINED> instruction: 0xf7e5e7ee
   1dc58:	svclt	0x0000ee4a
   1dc5c:	andeq	lr, r1, r0, ror #2
   1dc60:	andeq	r0, r0, r0, ror r2
   1dc64:	andeq	lr, r1, r0, lsr r1
   1dc68:	mvnsmi	lr, sp, lsr #18
   1dc6c:	ldcmi	0, cr11, [sl, #-536]	; 0xfffffde8
   1dc70:	ldcmi	6, cr4, [sl], {31}
   1dc74:	ldrbtmi	sl, [sp], #-2820	; 0xfffff4fc
   1dc78:	stmdbpl	ip!, {r7, r9, sl, lr}
   1dc7c:	stmdavs	r4!, {r0, r2, r3, r9, sl, lr}
   1dc80:			; <UNDEFINED> instruction: 0xf04f9405
   1dc84:	ldrmi	r0, [r4], -r0, lsl #8
   1dc88:	blx	ff65bc8c <fputs@plt+0xff65818c>
   1dc8c:	mvflsdz	f3, #0.0
   1dc90:	addsmi	r9, lr, #12, 22	; 0x3000
   1dc94:			; <UNDEFINED> instruction: 0x4620d11b
   1dc98:	ldc	7, cr15, [sl, #-916]	; 0xfffffc6c
   1dc9c:	strtmi	r4, [r9], -r2, lsr #12
   1dca0:	stmib	sp, {sl, sp}^
   1dca4:	strls	r7, [r0], #-1537	; 0xfffff9ff
   1dca8:	strbmi	r4, [r0], -r3, lsl #12
   1dcac:			; <UNDEFINED> instruction: 0xffa6f7ff
   1dcb0:	blmi	2b04e4 <fputs@plt+0x2ac9e4>
   1dcb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1dcb8:	blls	177d28 <fputs@plt+0x174228>
   1dcbc:			; <UNDEFINED> instruction: 0xf04f405a
   1dcc0:	mrsle	r0, SP_und
   1dcc4:	pop	{r1, r2, ip, sp, pc}
   1dcc8:	stmdals	r4, {r4, r5, r6, r7, r8, pc}
   1dccc:			; <UNDEFINED> instruction: 0xf06fe7f0
   1dcd0:	strb	r0, [sp, r2]!
   1dcd4:	cdp	7, 0, cr15, cr10, cr5, {7}
   1dcd8:	strdeq	lr, [r1], -r2
   1dcdc:	andeq	r0, r0, r0, ror r2
   1dce0:	strheq	lr, [r1], -r4
   1dce4:	addlt	fp, r3, r0, lsl #10
   1dce8:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1dcec:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1dcf0:	ldrbtmi	r4, [lr], #1643	; 0x66b
   1dcf4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   1dcf8:	ldrdgt	pc, [r0], -ip
   1dcfc:	andgt	pc, r4, sp, asr #17
   1dd00:	stceq	0, cr15, [r0], {79}	; 0x4f
   1dd04:			; <UNDEFINED> instruction: 0xf9d4f7ff
   1dd08:	blls	4a410 <fputs@plt+0x46910>
   1dd0c:	strmi	r3, [r3], #-780	; 0xfffffcf4
   1dd10:	andle	r4, r5, #152, 4	; 0x80000009
   1dd14:	addvs	pc, r0, #79	; 0x4f
   1dd18:	blcs	15be20 <fputs@plt+0x158320>
   1dd1c:	mvnsle	r4, #152, 4	; 0x80000009
   1dd20:	bmi	2a5d28 <fputs@plt+0x2a2228>
   1dd24:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   1dd28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1dd2c:	subsmi	r9, sl, r1, lsl #22
   1dd30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1dd34:	andlt	sp, r3, r4, lsl #2
   1dd38:	blx	15beb6 <fputs@plt+0x1583b6>
   1dd3c:	ldrb	r9, [r0, r0, lsl #16]!
   1dd40:	ldcl	7, cr15, [r4, #916]	; 0x394
   1dd44:	andeq	lr, r1, r6, ror r0
   1dd48:	andeq	r0, r0, r0, ror r2
   1dd4c:	andeq	lr, r1, r2, asr #32
   1dd50:	stmdbcs	r0, {r2, r4, r9, fp, lr}
   1dd54:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   1dd58:	addlt	fp, r3, r0, lsr r5
   1dd5c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1dd60:			; <UNDEFINED> instruction: 0xf04f9301
   1dd64:			; <UNDEFINED> instruction: 0xf04f0300
   1dd68:	movwls	r0, #768	; 0x300
   1dd6c:	strmi	sp, [r4], -fp, lsl #22
   1dd70:	strtmi	r4, [sl], -sp, ror #12
   1dd74:			; <UNDEFINED> instruction: 0xf7fe4620
   1dd78:	blls	5d414 <fputs@plt+0x59914>
   1dd7c:	svclt	0x00a82800
   1dd80:	strmi	r2, [r1], -r0, lsl #22
   1dd84:	bmi	294960 <fputs@plt+0x290e60>
   1dd88:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1dd8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1dd90:	subsmi	r9, sl, r1, lsl #22
   1dd94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1dd98:	strmi	sp, [r8], -r2, lsl #2
   1dd9c:	ldclt	0, cr11, [r0, #-12]!
   1dda0:	stc	7, cr15, [r4, #916]!	; 0x394
   1dda4:	andeq	lr, r1, r2, lsl r0
   1dda8:	andeq	r0, r0, r0, ror r2
   1ddac:	ldrdeq	sp, [r1], -lr
   1ddb0:			; <UNDEFINED> instruction: 0x4606b570
   1ddb4:			; <UNDEFINED> instruction: 0xf7ff460d
   1ddb8:	cdpne	15, 0, cr15, cr4, cr11, {6}
   1ddbc:	strtmi	sp, [r9], -pc, lsl #22
   1ddc0:	andcs	r4, r0, #48, 12	; 0x3000000
   1ddc4:	stc2	7, cr15, [r0], #1016	; 0x3f8
   1ddc8:	stmdane	r3, {r0, r5, r6, r8, r9, fp, ip}^
   1ddcc:	andle	r4, r5, #152, 4	; 0x80000009
   1ddd0:	addvs	pc, r0, #79	; 0x4f
   1ddd4:	blcs	15bedc <fputs@plt+0x1583dc>
   1ddd8:	mvnsle	r4, #152, 4	; 0x80000009
   1dddc:	strtmi	r2, [r0], -r0, lsl #8
   1dde0:	svclt	0x0000bd70
   1dde4:			; <UNDEFINED> instruction: 0xf64f6802
   1dde8:	ldrbtlt	r6, [r0], #-493	; 0xfffffe13
   1ddec:	strcs	pc, [r7, #-962]	; 0xfffffc3e
   1ddf0:	vmov.i8	d16, #163	; 0xa3
   1ddf4:	b	10eee18 <fputs@plt+0x10eb318>
   1ddf8:	vsubw.s8	q11, <illegal reg q6.5>, d2
   1ddfc:	b	10de238 <fputs@plt+0x10da738>
   1de00:	b	10eea1c <fputs@plt+0x10eaf1c>
   1de04:	addmi	r2, fp, #4, 6	; 0x10000000
   1de08:	vst4.8	{d29-d32}, [pc :128], r7
   1de0c:			; <UNDEFINED> instruction: 0xf6c27289
   1de10:	addsmi	r7, r3, #536870927	; 0x2000000f
   1de14:	stmdavs	r1, {r1, r2, r3, r4, r8, ip, lr, pc}^
   1de18:	vmul.i<illegal width 8>	q11, <illegal reg q8.5>, d0[1]
   1de1c:	cfmadd32eq	mvax0, mvfx2, mvfx10, mvfx7
   1de20:	strcs	pc, [r7, #-964]	; 0xfffffc3c
   1de24:	vmull.p8	q8, d4, d19
   1de28:	b	10ade4c <fputs@plt+0x10aa34c>
   1de2c:	b	10f6638 <fputs@plt+0x10f2b38>
   1de30:	vsubw.u8	q11, <illegal reg q0.5>, d4
   1de34:	b	10ae258 <fputs@plt+0x10aa758>
   1de38:	b	10ee658 <fputs@plt+0x10eab58>
   1de3c:	b	10eea58 <fputs@plt+0x10eaf58>
   1de40:	b	10a6a48 <fputs@plt+0x10a2f48>
   1de44:	addsmi	r2, sl, #268435456	; 0x10000000
   1de48:			; <UNDEFINED> instruction: 0xf06fbf14
   1de4c:	andcs	r0, r0, r6
   1de50:			; <UNDEFINED> instruction: 0x4770bc70
   1de54:	andeq	pc, r8, pc, rrx
   1de58:			; <UNDEFINED> instruction: 0xf06fe7fa
   1de5c:	ldrb	r0, [r7, r6]!
   1de60:			; <UNDEFINED> instruction: 0x4605b5f0
   1de64:	bvs	10b8088 <fputs@plt+0x10b4588>
   1de68:	ldrdgt	pc, [r0], -r0	; <UNPREDICTABLE>
   1de6c:	cdpcs	3, 0, cr15, cr7, cr7, {6}
   1de70:	vmul.i<illegal width 8>	q11, q1, d2[1]
   1de74:	cfmulseq	mvf2, mvf0, mvf7
   1de78:	b	102176c <fputs@plt+0x101dc6c>
   1de7c:	b	10f5e8c <fputs@plt+0x10f238c>
   1de80:	vsubw.u8	q11, q1, d7
   1de84:	b	102e6a8 <fputs@plt+0x102aba8>
   1de88:	b	10edea0 <fputs@plt+0x10ea3a0>
   1de8c:	b	13eeacc <fputs@plt+0x13eafcc>
   1de90:	vsri.8	d22, d12, #4
   1de94:	b	11296b8 <fputs@plt+0x1125bb8>
   1de98:	b	1036ed0 <fputs@plt+0x10333d0>
   1de9c:	vaddl.u8	q9, d7, d2
   1dea0:	cdpeq	7, 3, cr4, cr2, cr7, {0}
   1dea4:	strmi	lr, [lr], #-2628	; 0xfffff5bc
   1dea8:	stcmi	3, cr15, [r7], {204}	; 0xcc
   1deac:	cdpcs	3, 0, cr15, cr7, cr6, {6}
   1deb0:	andvs	lr, r6, #270336	; 0x42000
   1deb4:	strmi	pc, [r7], -r6, asr #7
   1deb8:	movwcs	lr, #31299	; 0x7a43
   1debc:	strcs	lr, [ip], #-2628	; 0xfffff5bc
   1dec0:	andmi	lr, lr, #270336	; 0x42000
   1dec4:	b	10a3ef0 <fputs@plt+0x10a03f0>
   1dec8:	ldrmi	r2, [ip], #-518	; 0xfffffdfa
   1decc:	andeq	lr, r4, #165888	; 0x28800
   1ded0:	strcs	fp, [r1], -ip, lsr #30
   1ded4:	addmi	r2, sl, #0, 12
   1ded8:	ldrtmi	fp, [r2], -ip, lsr #30
   1dedc:	andeq	pc, r1, #70	; 0x46
   1dee0:	ldrmi	fp, [r8], #-2338	; 0xfffff6de
   1dee4:	strtmi	fp, [r8], #-2569	; 0xfffff5f7
   1dee8:	lfmlt	f6, 2, [r0, #420]!	; 0x1a4
   1deec:	ldcllt	0, cr2, [r0]
   1def0:	push	{r0, r1, r9, fp, sp, lr}
   1def4:			; <UNDEFINED> instruction: 0xf3c34ff0
   1def8:	cdpeq	7, 1, cr2, cr12, cr7, {0}
   1defc:	andmi	pc, r7, #201326595	; 0xc000003
   1df00:	strvs	lr, [r3], #-2628	; 0xfffff5bc
   1df04:	strmi	fp, [r6], -r3, lsl #1
   1df08:	strmi	lr, [r7], #-2628	; 0xfffff5bc
   1df0c:	b	112f734 <fputs@plt+0x112bc34>
   1df10:	tstls	r1, r2, lsl #8
   1df14:	bl	ff75beb0 <fputs@plt+0xff7583b0>
   1df18:	ldmvs	r7!, {r0, r2, r4, r5, r6, fp, sp, lr}
   1df1c:	vmvn.i16	q11, #53760	; 0xd200
   1df20:	b	13e6b44 <fputs@plt+0x13e3044>
   1df24:	vmov.i8	d22, #245	; 0xf5
   1df28:	b	13a8b4c <fputs@plt+0x13a504c>
   1df2c:	vmull.p8	q11, d5, d5
   1df30:	b	13f0354 <fputs@plt+0x13ec854>
   1df34:	b	13b8f98 <fputs@plt+0x13b5498>
   1df38:	cfmul32eq	mvfx4, mvfx3, mvfx3
   1df3c:	cdpcs	3, 0, cr15, cr7, cr2, {6}
   1df40:			; <UNDEFINED> instruction: 0x6c07ea4c
   1df44:	bmi	21ae68 <fputs@plt+0x217368>
   1df48:	movwvs	lr, #10819	; 0x2a43
   1df4c:	b	132e8f0 <fputs@plt+0x132adf0>
   1df50:	b	10f0f84 <fputs@plt+0x10ed484>
   1df54:	b	116eb94 <fputs@plt+0x116b094>
   1df58:			; <UNDEFINED> instruction: 0xf1002509
   1df5c:	vmlal.u8	q8, d2, d1
   1df60:	bl	fe9edf84 <fputs@plt+0xfe9ea484>
   1df64:	b	131fb8c <fputs@plt+0x131c08c>
   1df68:	b	10e6798 <fputs@plt+0x10e2c98>
   1df6c:	ldrtmi	r2, [sp], #-768	; 0xfffffd00
   1df70:	adcmi	r4, fp, #318767104	; 0x13000000
   1df74:	strcs	fp, [r0, -r8, lsl #31]
   1df78:	strbmi	sp, [r4], #-2066	; 0xfffff7ee
   1df7c:	stmdbls	r1, {r1, r6, r9, sl, lr}
   1df80:			; <UNDEFINED> instruction: 0xf7e51970
   1df84:	b	1418ebc <fputs@plt+0x14153bc>
   1df88:	vmov.i16	d22, #196	; 0x00c4
   1df8c:	vsubl.u8	q9, d4, d7
   1df90:	b	122ebb4 <fputs@plt+0x122b0b4>
   1df94:	b	1136fac <fputs@plt+0x11334ac>
   1df98:	b	112efa8 <fputs@plt+0x112b4a8>
   1df9c:	eorsvs	r2, r4, #50331648	; 0x3000000
   1dfa0:	andlt	r4, r3, r8, lsr r6
   1dfa4:	svchi	0x00f0e8bd
   1dfa8:	stmdble	sl!, {r0, r1, r2, r3, r5, r8, fp, sp}
   1dfac:			; <UNDEFINED> instruction: 0xf032b5f8
   1dfb0:	ldrmi	r0, [r6], -r1, lsl #14
   1dfb4:	strmi	sp, [ip], -r2, lsr #2
   1dfb8:	ldrtmi	r4, [r9], -sl, lsl #12
   1dfbc:			; <UNDEFINED> instruction: 0xf7e54605
   1dfc0:			; <UNDEFINED> instruction: 0xf3c4eb0c
   1dfc4:	cdpeq	3, 2, cr2, cr2, cr7, {0}
   1dfc8:	b	10cc8a8 <fputs@plt+0x10c8da8>
   1dfcc:	vsubl.u8	q11, d4, d4
   1dfd0:	b	10aeff4 <fputs@plt+0x10ab4f4>
   1dfd4:	ldrtmi	r4, [r8], -r3, lsl #4
   1dfd8:	strcs	lr, [r4], #-2626	; 0xfffff5be
   1dfdc:	msrcs	CPSR_fsxc, #-268435452	; 0xf0000004
   1dfe0:	addpl	pc, r8, #79	; 0x4f
   1dfe4:	movwcs	pc, #4801	; 0x12c1	; <UNPREDICTABLE>
   1dfe8:	eorvs	r6, fp, lr, lsr #3
   1dfec:	movtpl	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1dff0:	rsbvs	r6, ip, pc, ror #1
   1dff4:			; <UNDEFINED> instruction: 0x612b616a
   1dff8:	ldcllt	0, cr6, [r8, #684]!	; 0x2ac
   1dffc:	andseq	pc, r1, pc, rrx
   1e000:			; <UNDEFINED> instruction: 0xf06fbdf8
   1e004:	ldrbmi	r0, [r0, -r2]!
   1e008:			; <UNDEFINED> instruction: 0xf7ff2200
   1e00c:	svclt	0x0000bfcd
   1e010:	ldrbmi	lr, [r0, sp, lsr #18]!
   1e014:	stmdavs	r0, {r0, r2, r9, sl, lr}
   1e018:	ldrmi	r4, [r7], -r8, lsl #13
   1e01c:	rscvs	pc, sp, #82837504	; 0x4f00000
   1e020:	strcs	pc, [r7], #-960	; 0xfffffc40
   1e024:	smlabtmi	r7, r0, r3, pc	; <UNPREDICTABLE>
   1e028:	vmull.p8	q8, d13, d3
   1e02c:	b	10de868 <fputs@plt+0x10dad68>
   1e030:	b	10f6c38 <fputs@plt+0x10f3138>
   1e034:	b	10eec4c <fputs@plt+0x10eb14c>
   1e038:	addsmi	r2, r3, #67108864	; 0x4000000
   1e03c:	addhi	pc, r5, r0
   1e040:	addvc	pc, r9, #1325400064	; 0x4f000000
   1e044:	rscsvc	pc, r2, #203423744	; 0xc200000
   1e048:			; <UNDEFINED> instruction: 0xd1754293
   1e04c:	ldmib	r5, {r3, r5, r7, fp, sp, lr}^
   1e050:	vrsubhn.i16	d20, q0, q4
   1e054:	stmdavs	r9!, {r0, r1, r2, sl, fp, sp}^
   1e058:	b	13e1868 <fputs@plt+0x13ddd68>
   1e05c:	b	10b84b4 <fputs@plt+0x10b49b4>
   1e060:	vsubl.u8	q11, d0, d0
   1e064:	b	10ae088 <fputs@plt+0x10aa588>
   1e068:	cdpeq	2, 3, cr4, cr3, cr12, {0}
   1e06c:	andcs	lr, r0, #270336	; 0x42000
   1e070:	cdpcs	3, 0, cr15, cr7, cr6, {6}
   1e074:	andcs	pc, r7, r4, asr #7
   1e078:	movwvs	lr, #27203	; 0x6a43
   1e07c:	stcmi	3, cr15, [r7], {198}	; 0xc6
   1e080:	stmdbvs	r4, {r0, r3, r6, r9, fp, sp, lr, pc}
   1e084:	strmi	lr, [lr], -r3, asr #20
   1e088:	stmdbmi	r0, {r0, r3, r6, r9, fp, sp, lr, pc}
   1e08c:	vmull.p8	q8, d1, d11
   1e090:	vaddl.u8	q9, d4, d7
   1e094:	b	10ef0b8 <fputs@plt+0x10eb5b8>
   1e098:	b	11b6ca4 <fputs@plt+0x11b31a4>
   1e09c:	vrsubhn.i16	d18, <illegal reg q0.5>, q6
   1e0a0:	ldrmi	r4, [r6], #-263	; 0xfffffef9
   1e0a4:	stmdbcs	r4, {r0, r3, r6, r9, fp, sp, lr, pc}
   1e0a8:	movwmi	lr, #2627	; 0xa43
   1e0ac:	andeq	lr, r9, #6144	; 0x1800
   1e0b0:	movwcs	lr, #6723	; 0x1a43
   1e0b4:	stmdale	r2, {r1, r3, r4, r7, r9, lr}^
   1e0b8:	stmdale	r3, {r1, r3, r4, r5, r7, r9, lr}^
   1e0bc:	bl	fe8ef5d8 <fputs@plt+0xfe8ebad8>
   1e0c0:	bl	fe9decec <fputs@plt+0xfe9db1ec>
   1e0c4:	bl	1608f0 <fputs@plt+0x15cdf0>
   1e0c8:	strbmi	r0, [r2], #1027	; 0x403
   1e0cc:	strbmi	sp, [sl], -r9, lsr #4
   1e0d0:	ldrbmi	r4, [r0], -r1, lsr #12
   1e0d4:	mrrc	7, 14, pc, ip, cr5	; <UNPREDICTABLE>
   1e0d8:			; <UNDEFINED> instruction: 0x46294632
   1e0dc:			; <UNDEFINED> instruction: 0xf7e54640
   1e0e0:			; <UNDEFINED> instruction: 0xf8d8ec58
   1e0e4:	vaddl.u8	<illegal reg q9.5>, d7, d12
   1e0e8:	cdpeq	0, 3, cr2, cr10, cr7, {0}
   1e0ec:	andvs	lr, r7, #270336	; 0x42000
   1e0f0:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
   1e0f4:	andmi	lr, r0, #270336	; 0x42000
   1e0f8:	b	1021960 <fputs@plt+0x101de60>
   1e0fc:	vaddl.u8	q11, d3, d3
   1e100:	b	102ed24 <fputs@plt+0x102b224>
   1e104:	vaddl.u8	q10, d7, d1
   1e108:	b	142fd2c <fputs@plt+0x142c22c>
   1e10c:	b	10a6120 <fputs@plt+0x10a2620>
   1e110:			; <UNDEFINED> instruction: 0xf8c82707
   1e114:	svclt	0x001c7004
   1e118:			; <UNDEFINED> instruction: 0xf8c82000
   1e11c:	pop	{r2, r3, ip, sp, lr}
   1e120:			; <UNDEFINED> instruction: 0x463287f0
   1e124:	strbmi	r4, [r0], -r9, lsr #12
   1e128:	ldc	7, cr15, [r2], #-916	; 0xfffffc6c
   1e12c:	strtmi	r4, [r1], -sl, asr #12
   1e130:			; <UNDEFINED> instruction: 0xf7e54650
   1e134:	ldrb	lr, [r4, lr, lsr #24]
   1e138:	andeq	pc, r8, pc, rrx
   1e13c:			; <UNDEFINED> instruction: 0xf06fe7ef
   1e140:	strb	r0, [ip, ip]!
   1e144:	andeq	pc, r2, pc, rrx
   1e148:			; <UNDEFINED> instruction: 0xf06fe7e9
   1e14c:	strb	r0, [r6, r6]!
   1e150:	mvnsmi	lr, #737280	; 0xb4000
   1e154:	stmdavs	r0, {r0, r2, r9, sl, lr}
   1e158:	strbtvs	pc, [sp], #1615	; 0x64f	; <UNPREDICTABLE>
   1e15c:	streq	pc, [sp], #-717	; 0xfffffd33
   1e160:	vmull.p8	<illegal reg q12.5>, d0, d7
   1e164:	vabdl.u8	q9, d0, d7
   1e168:	cdpeq	12, 0, cr4, cr1, cr7, {0}
   1e16c:	tstvs	r0, r1, asr #20
   1e170:	tstmi	r7, r1, asr #20
   1e174:	b	1085d9c <fputs@plt+0x108229c>
   1e178:	adcmi	r2, r1, #12, 2
   1e17c:	vst4.16	{d29-d32}, [pc], r0
   1e180:			; <UNDEFINED> instruction: 0xf6c27089
   1e184:	addmi	r7, r1, #242	; 0xf2
   1e188:	stmiavs	ip!, {r0, r1, r2, r4, r5, r8, ip, lr, pc}^
   1e18c:	stccs	3, cr15, [r7], {196}	; 0xc4
   1e190:	andmi	pc, r7, r4, asr #7
   1e194:	b	1061a20 <fputs@plt+0x105df20>
   1e198:	b	10765b0 <fputs@plt+0x1072ab0>
   1e19c:	b	146e5d4 <fputs@plt+0x146aad4>
   1e1a0:			; <UNDEFINED> instruction: 0xd12d2000
   1e1a4:	strgt	lr, [r1], #-2517	; 0xfffff62b
   1e1a8:	stmdbcs	r7, {r2, r6, r7, r8, r9, ip, sp, lr, pc}
   1e1ac:	cdpcs	3, 0, cr15, cr7, cr12, {6}
   1e1b0:	vmull.p8	q8, d4, d17
   1e1b4:	b	10701d8 <fputs@plt+0x106c6d8>
   1e1b8:	b	13f65d0 <fputs@plt+0x13f2ad0>
   1e1bc:	b	1137234 <fputs@plt+0x1133734>
   1e1c0:	b	10771f8 <fputs@plt+0x10736f8>
   1e1c4:	vaddw.u8	q10, q6, d9
   1e1c8:	b	11311ec <fputs@plt+0x112d6ec>
   1e1cc:	b	106f20c <fputs@plt+0x106b70c>
   1e1d0:			; <UNDEFINED> instruction: 0xf1012108
   1e1d4:	b	1121a1c <fputs@plt+0x111df1c>
   1e1d8:	strmi	r2, [r6, #1036]!	; 0x40c
   1e1dc:	stmdane	ip!, {r0, r1, r4, fp, ip, lr, pc}^
   1e1e0:	blt	4cca54 <fputs@plt+0x4c8f54>
   1e1e4:	blt	db2398 <fputs@plt+0xdae898>
   1e1e8:	blx	fe7ccaec <fputs@plt+0xfe7c8fec>
   1e1ec:	rsbvs	pc, r2, lr, lsl #7
   1e1f0:	adcvs	r6, r7, r6, ror #1
   1e1f4:	pop	{r0, r1, r3, r5, r7, sp, lr}
   1e1f8:			; <UNDEFINED> instruction: 0xf06f83f0
   1e1fc:	ldrb	r0, [sl, r8]!
   1e200:	andeq	pc, r6, pc, rrx
   1e204:			; <UNDEFINED> instruction: 0xf06fe7f7
   1e208:	ldrb	r0, [r4, r2]!
   1e20c:	addlt	fp, r3, r0, lsr r5
   1e210:	movwcs	r2, #512	; 0x200
   1e214:	movwcs	lr, #2509	; 0x9cd
   1e218:			; <UNDEFINED> instruction: 0xf7ff4604
   1e21c:	stmdblt	r8!, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1e220:	vmul.i<illegal width 8>	q11, q1, d2[4]
   1e224:	vabal.u8	q9, d2, d7
   1e228:	mufeqs	f4, f3, f7
   1e22c:	movwvs	lr, #10819	; 0x2a43
   1e230:	movwmi	lr, #23107	; 0x5a43
   1e234:	movwcs	lr, #6723	; 0x1a43
   1e238:	rscvs	fp, r3, fp, lsl sl
   1e23c:	ldclt	0, cr11, [r0, #-12]!
   1e240:			; <UNDEFINED> instruction: 0x460db570
   1e244:			; <UNDEFINED> instruction: 0xf7ff4606
   1e248:	strmi	pc, [r4], -sp, asr #27
   1e24c:	strtmi	fp, [r0], -r8, lsl #2
   1e250:			; <UNDEFINED> instruction: 0x4628bd70
   1e254:	b	f5c1f0 <fputs@plt+0xf586f0>
   1e258:	strmi	r1, [r2], -r1, lsl #26
   1e25c:	tsteq	r3, r1, lsr #32	; <UNPREDICTABLE>
   1e260:	tstcc	r4, r0, lsr r6
   1e264:			; <UNDEFINED> instruction: 0xf7ff1c56
   1e268:	strdlt	pc, [r8, #-219]	; 0xffffff25
   1e26c:	orrvc	pc, r0, #79	; 0x4f
   1e270:			; <UNDEFINED> instruction: 0x46294632
   1e274:	blcc	15c37c <fputs@plt+0x15887c>
   1e278:	b	145c214 <fputs@plt+0x1458714>
   1e27c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1e280:	streq	pc, [r2], #-111	; 0xffffff91
   1e284:	svclt	0x0000e7e3
   1e288:			; <UNDEFINED> instruction: 0x4605b538
   1e28c:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
   1e290:	tstlt	r8, r4, lsl #12
   1e294:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1e298:	tstcs	r4, r8, lsr #12
   1e29c:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
   1e2a0:			; <UNDEFINED> instruction: 0xf04fb120
   1e2a4:	andvs	r7, r3, r0, lsl #6
   1e2a8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1e2ac:	streq	pc, [r2], #-111	; 0xffffff91
   1e2b0:	svclt	0x0000e7f0
   1e2b4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1e2b8:	ldrmi	r4, [r6], -r9, lsl #13
   1e2bc:			; <UNDEFINED> instruction: 0x46054698
   1e2c0:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
   1e2c4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1e2c8:	urdvcem	f5, #2.0
   1e2cc:	strble	r0, [sl], #-2011	; 0xfffff825
   1e2d0:	strbmi	r6, [sl], -r9, ror #16
   1e2d4:	vmlsl.u8	q11, d1, d27
   1e2d8:	vmull.u8	q9, d1, d7
   1e2dc:	vmlaeq.f32	s8, s24, s14
   1e2e0:	andcs	pc, r7, r3, asr #7
   1e2e4:	strvs	lr, [r1], #-2628	; 0xfffff5bc
   1e2e8:	b	1061b54 <fputs@plt+0x105e054>
   1e2ec:	b	1136700 <fputs@plt+0x1132c00>
   1e2f0:	vraddhn.i16	d20, <illegal reg q1.5>, q6
   1e2f4:	b	106ef18 <fputs@plt+0x106b418>
   1e2f8:	b	112e700 <fputs@plt+0x112ac00>
   1e2fc:	b	106732c <fputs@plt+0x106382c>
   1e300:	strtmi	r2, [ip], #-259	; 0xfffffefd
   1e304:			; <UNDEFINED> instruction: 0xf7fe1a60
   1e308:	msrlt	SPSR_, #158720	; 0x26c00
   1e30c:	ldrtmi	r1, [sl], r4, lsl #22
   1e310:	ldclne	3, cr11, [r1], #560	; 0x230
   1e314:			; <UNDEFINED> instruction: 0xf0214628
   1e318:	tstcc	ip, r3, lsl #2
   1e31c:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
   1e320:			; <UNDEFINED> instruction: 0xf3c4b360
   1e324:	cdpeq	2, 2, cr2, cr1, cr7, {0}
   1e328:	tstvs	r4, r1, asr #20
   1e32c:	vmov.i64	d16, #0xffffff000000ffff
   1e330:	b	1067754 <fputs@plt+0x1063c54>
   1e334:	vaddw.u8	q10, q2, d2
   1e338:	b	10ef35c <fputs@plt+0x10eb85c>
   1e33c:	vsubw.u8	q11, q3, d6
   1e340:	b	10eeb64 <fputs@plt+0x10eb064>
   1e344:	b	106ef60 <fputs@plt+0x106b460>
   1e348:			; <UNDEFINED> instruction: 0xf04f2404
   1e34c:	b	10fa854 <fputs@plt+0x10f6d54>
   1e350:	addvs	r2, r4, r2, lsl #4
   1e354:	movweq	pc, #49408	; 0xc100	; <UNPREDICTABLE>
   1e358:	andvs	r6, r1, r2, asr #32
   1e35c:	andcc	pc, r0, r8, asr #17
   1e360:	pop	{r3, r4, r5, r9, sl, lr}
   1e364:			; <UNDEFINED> instruction: 0x464987f0
   1e368:			; <UNDEFINED> instruction: 0xf7ff4628
   1e36c:			; <UNDEFINED> instruction: 0xf04ffdc1
   1e370:	strmi	r0, [r4], -r1, lsl #20
   1e374:			; <UNDEFINED> instruction: 0xf06fe7cc
   1e378:	ldrb	r0, [r1, r2, lsl #14]!
   1e37c:	svceq	0x0000f1ba
   1e380:			; <UNDEFINED> instruction: 0x4648d0f9
   1e384:			; <UNDEFINED> instruction: 0xf7e56a2c
   1e388:			; <UNDEFINED> instruction: 0xf06fe9a4
   1e38c:	vabdl.u8	q8, d4, d2
   1e390:	vaddw.u8	q9, q2, d7
   1e394:	cdpeq	2, 2, cr4, cr3, cr7, {0}
   1e398:	movwvs	lr, #19011	; 0x4a43
   1e39c:	movwmi	lr, #6723	; 0x1a43
   1e3a0:	movwcs	lr, #10819	; 0x2a43
   1e3a4:	bne	6ea3b0 <fputs@plt+0x6e68b0>
   1e3a8:	andcs	pc, r7, r3, asr #7
   1e3ac:	smlabtmi	r7, r3, r3, pc	; <UNPREDICTABLE>
   1e3b0:	b	10a1c20 <fputs@plt+0x109e120>
   1e3b4:	b	10f6fc8 <fputs@plt+0x10f34c8>
   1e3b8:	b	10eefc0 <fputs@plt+0x10eb4c0>
   1e3bc:	eorvs	r2, fp, #67108864	; 0x4000000
   1e3c0:	svclt	0x0000e7ce
   1e3c4:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   1e3c8:	ldrbtmi	fp, [ip], #1328	; 0x530
   1e3cc:	addlt	r4, r5, r2, lsl ip
   1e3d0:			; <UNDEFINED> instruction: 0x461a4615
   1e3d4:	blge	c2be0 <fputs@plt+0xbf0e0>
   1e3d8:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   1e3dc:	strls	r6, [r3], #-2084	; 0xfffff7dc
   1e3e0:	streq	pc, [r0], #-79	; 0xffffffb1
   1e3e4:			; <UNDEFINED> instruction: 0xff66f7ff
   1e3e8:	stmdblt	r0!, {r2, r9, sl, lr}
   1e3ec:	strtmi	r9, [r9], -r1, lsl #20
   1e3f0:			; <UNDEFINED> instruction: 0xf7e59802
   1e3f4:	bmi	298a4c <fputs@plt+0x294f4c>
   1e3f8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1e3fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e400:	subsmi	r9, sl, r3, lsl #22
   1e404:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e408:	strtmi	sp, [r0], -r2, lsl #2
   1e40c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1e410:	b	1b5c3ac <fputs@plt+0x1b588ac>
   1e414:	muleq	r1, lr, r9
   1e418:	andeq	r0, r0, r0, ror r2
   1e41c:	andeq	sp, r1, lr, ror #18
   1e420:	blmi	17b0d9c <fputs@plt+0x17ad29c>
   1e424:	push	{r1, r3, r4, r5, r6, sl, lr}
   1e428:	strdlt	r4, [r2], r0
   1e42c:			; <UNDEFINED> instruction: 0x460458d3
   1e430:	movwls	r6, #6171	; 0x181b
   1e434:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e438:	ldc2l	7, cr15, [r4], {255}	; 0xff
   1e43c:	cmnlt	r0, r6, lsl #12
   1e440:	blmi	15b0da4 <fputs@plt+0x15ad2a4>
   1e444:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e448:	blls	784b8 <fputs@plt+0x749b8>
   1e44c:			; <UNDEFINED> instruction: 0xf04f405a
   1e450:			; <UNDEFINED> instruction: 0xf0400300
   1e454:			; <UNDEFINED> instruction: 0x4630809e
   1e458:	pop	{r1, ip, sp, pc}
   1e45c:	strdcs	r8, [r4, -r0]
   1e460:			; <UNDEFINED> instruction: 0xf7ff4620
   1e464:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1e468:	addshi	pc, r0, r0
   1e46c:	tstvs	r0, #79	; 0x4f	; <UNPREDICTABLE>
   1e470:	stmdavs	r3!, {r0, r1, sp, lr}^
   1e474:	bvs	96ff3c <fputs@plt+0x96c43c>
   1e478:	andcs	pc, r7, #201326595	; 0xc000003
   1e47c:	cdpeq	8, 1, cr6, cr9, cr0, {5}
   1e480:	b	1078e24 <fputs@plt+0x1075324>
   1e484:	vaddw.u8	q11, <illegal reg q2.5>, d3
   1e488:	b	1069cac <fputs@plt+0x10661ac>
   1e48c:	sufeqe	f4, f2, f2
   1e490:	stcmi	3, cr15, [r7], {197}	; 0xc5
   1e494:	movwmi	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   1e498:	andvs	lr, r5, #270336	; 0x42000
   1e49c:	b	10a1cb8 <fputs@plt+0x109e1b8>
   1e4a0:	vsubl.u8	q10, d0, d14
   1e4a4:	b	10a9cc8 <fputs@plt+0x10a61c8>
   1e4a8:	b	1066ce0 <fputs@plt+0x10631e0>
   1e4ac:	vaddw.u8	q9, <illegal reg q3.5>, d3
   1e4b0:	b	11694d4 <fputs@plt+0x11659d4>
   1e4b4:	vabal.u8	q11, d0, d0
   1e4b8:	cdpeq	3, 3, cr4, cr8, cr7, {0}
   1e4bc:	strmi	lr, [lr, #-2629]	; 0xfffff5bb
   1e4c0:	andvs	lr, r7, r0, asr #20
   1e4c4:	strmi	pc, [r7, -r7, asr #7]
   1e4c8:	movwcs	lr, #14917	; 0x3a45
   1e4cc:	strmi	lr, [ip, #-2624]	; 0xfffff5c0
   1e4d0:	b	1164efc <fputs@plt+0x11613fc>
   1e4d4:	strtmi	r2, [r1], #-1287	; 0xfffffaf9
   1e4d8:			; <UNDEFINED> instruction: 0x466f441d
   1e4dc:			; <UNDEFINED> instruction: 0xf7e51960
   1e4e0:	blt	b18e48 <fputs@plt+0xb15348>
   1e4e4:	eor	r6, ip, r3, ror #1
   1e4e8:			; <UNDEFINED> instruction: 0xd1282803
   1e4ec:	bvs	8b8780 <fputs@plt+0x8b4c80>
   1e4f0:	stccs	3, cr15, [r7], {195}	; 0xc3
   1e4f4:	andmi	pc, r7, r3, asr #7
   1e4f8:	b	1061d64 <fputs@plt+0x105e264>
   1e4fc:	mufeqs	f6, f3, f3
   1e500:	tstmi	ip, r1, asr #20
   1e504:	stccs	3, cr15, [r7], {194}	; 0xc2
   1e508:	tstcs	r0, r1, asr #20
   1e50c:	movwvs	lr, #10819	; 0x2a43
   1e510:	vmls.i<illegal width 8>	q10, q1, d1[0]
   1e514:	strtmi	r4, [r1], #-519	; 0xfffffdf9
   1e518:	movwmi	lr, #51779	; 0xca43
   1e51c:	movwcs	lr, #10819	; 0x2a43
   1e520:	vmlal.u8	q11, d16, d8
   1e524:	vmull.p8	q9, d0, d7
   1e528:	cdpeq	12, 0, cr4, cr2, cr7, {0}
   1e52c:	andvs	lr, r0, #270336	; 0x42000
   1e530:	andmi	lr, lr, #270336	; 0x42000
   1e534:	andcs	lr, ip, #270336	; 0x42000
   1e538:	blt	6ef58c <fputs@plt+0x6eba8c>
   1e53c:			; <UNDEFINED> instruction: 0xf8dd608b
   1e540:	ldrtmi	r8, [sl], -r0
   1e544:	strtmi	r4, [r0], -r1, asr #12
   1e548:			; <UNDEFINED> instruction: 0xf922f7fe
   1e54c:	bicle	r2, fp, r9, lsl #16
   1e550:	blcs	45158 <fputs@plt+0x41658>
   1e554:			; <UNDEFINED> instruction: 0x461ebfb8
   1e558:	svcge	0x0072f6ff
   1e55c:	vst1.8	{d22-d23}, [pc :128], r2
   1e560:			; <UNDEFINED> instruction: 0xf6ce635d
   1e564:	strdvs	r5, [r3], -lr	; <UNPREDICTABLE>
   1e568:	andcs	pc, r7, r2, asr #7
   1e56c:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1e570:	b	10e1dc4 <fputs@plt+0x10de2c4>
   1e574:			; <UNDEFINED> instruction: 0xf04f6302
   1e578:	b	10fad80 <fputs@plt+0x10f7280>
   1e57c:			; <UNDEFINED> instruction: 0x61a24300
   1e580:	movwcs	lr, #6723	; 0x1a43
   1e584:	blt	b6f600 <fputs@plt+0xb6bb00>
   1e588:	ldrb	r6, [r9, -r5, rrx]
   1e58c:	streq	pc, [r2], -pc, rrx
   1e590:			; <UNDEFINED> instruction: 0xf7e5e756
   1e594:	svclt	0x0000e9ac
   1e598:	andeq	sp, r1, r4, asr #18
   1e59c:	andeq	r0, r0, r0, ror r2
   1e5a0:	andeq	sp, r1, r4, lsr #18
   1e5a4:	stmdbvs	r4, {r4, r5, r6, sl, ip, sp, pc}
   1e5a8:	strcs	pc, [r7], -r4, asr #7
   1e5ac:	strmi	pc, [r7, #-964]	; 0xfffffc3c
   1e5b0:	b	10e1e44 <fputs@plt+0x10de344>
   1e5b4:	b	10f71cc <fputs@plt+0x10f36cc>
   1e5b8:	b	10ef1d8 <fputs@plt+0x10eb6d8>
   1e5bc:	blcs	9e71d8 <fputs@plt+0x9e36d8>
   1e5c0:	stmvs	r5, {r1, r2, r3, r8, fp, ip, lr, pc}
   1e5c4:	vmov.i32	d20, #14221312	; 0x00d90000
   1e5c8:	vrsubhn.i16	d18, <illegal reg q2.5>, <illegal reg q3.5>
   1e5cc:	cdpeq	3, 2, cr4, cr12, cr7, {0}
   1e5d0:	strvs	lr, [r5], #-2628	; 0xfffff5bc
   1e5d4:	strmi	lr, [r6], #-2628	; 0xfffff5bc
   1e5d8:	movwcs	lr, #14916	; 0x3a44
   1e5dc:	stmdble	r2, {r0, r3, r4, r7, r9, lr}
   1e5e0:	ldcllt	0, cr2, [r0], #-4
   1e5e4:	stmiavs	r4, {r4, r5, r6, r8, r9, sl, lr}^
   1e5e8:	vmov.i32	d20, #13238272	; 0x00ca0000
   1e5ec:	vabal.u8	q9, d4, d7
   1e5f0:	cdpeq	3, 2, cr4, cr1, cr7, {0}
   1e5f4:	tstvs	r4, r1, asr #20
   1e5f8:	tstmi	r5, r1, asr #20
   1e5fc:	tstcs	r3, r1, asr #20
   1e600:	stmiale	sp!, {r1, r3, r7, r9, lr}^
   1e604:	stmdavs	r2, {r0, r1, r9, fp, sp, lr}^
   1e608:	strcs	pc, [r7], -r3, asr #7
   1e60c:	strmi	pc, [r7, #-963]	; 0xfffffc3d
   1e610:	vmov.i8	d16, #168	; 0xa8
   1e614:	b	1027638 <fputs@plt+0x1023b38>
   1e618:	cdpeq	0, 1, cr6, cr3, cr3, {0}
   1e61c:	andmi	lr, r6, r0, asr #20
   1e620:	movwvs	lr, #10819	; 0x2a43
   1e624:	andmi	pc, r7, #134217731	; 0x8000003
   1e628:	andcs	lr, r5, r0, asr #20
   1e62c:	movwmi	lr, #19011	; 0x4a43
   1e630:	b	10ef658 <fputs@plt+0x10ebb58>
   1e634:	addsmi	r2, r8, #134217728	; 0x8000000
   1e638:	svclt	0x0094bc70
   1e63c:	andcs	r2, r1, r0
   1e640:	svclt	0x00004770
   1e644:			; <UNDEFINED> instruction: 0x4605b570
   1e648:			; <UNDEFINED> instruction: 0xff10f7fd
   1e64c:	blle	8e8654 <fputs@plt+0x8e4b54>
   1e650:	vmul.f<illegal width 8>	q11, <illegal reg q1.5>, d3[6]
   1e654:	vaddw.u8	q9, <illegal reg q1.5>, d7
   1e658:	cdpeq	2, 1, cr4, cr12, cr7, {0}
   1e65c:	strvs	lr, [r3], #-2628	; 0xfffff5bc
   1e660:	strmi	lr, [r1], #-2628	; 0xfffff5bc
   1e664:	strcs	lr, [r2], #-2628	; 0xfffff5bc
   1e668:	ldmdble	r6, {r4, sl, fp, sp}
   1e66c:	tstcs	r0, r8, ror #20
   1e670:	strcs	pc, [r7], -r0, asr #7
   1e674:	andmi	pc, r7, #192, 6
   1e678:	b	10e1e8c <fputs@plt+0x10de38c>
   1e67c:	strtmi	r6, [r8], -r0, lsl #6
   1e680:	movwmi	lr, #27203	; 0x6a43
   1e684:	andcs	lr, r2, #274432	; 0x43000
   1e688:			; <UNDEFINED> instruction: 0xff8cf7ff
   1e68c:			; <UNDEFINED> instruction: 0x2c11b940
   1e690:			; <UNDEFINED> instruction: 0xf04fd002
   1e694:	cmnvs	fp, r8, lsl #7
   1e698:			; <UNDEFINED> instruction: 0xf06fbd70
   1e69c:	ldcllt	0, cr0, [r0, #-36]!	; 0xffffffdc
   1e6a0:	andeq	pc, fp, pc, rrx
   1e6a4:	svclt	0x0000bd70
   1e6a8:	mvnsmi	lr, #737280	; 0xb4000
   1e6ac:	strmi	r4, [pc], -r5, lsl #12
   1e6b0:	bvs	a789b8 <fputs@plt+0xa74eb8>
   1e6b4:	vmlsl.u8	q9, d0, d0
   1e6b8:	b	13e9edc <fputs@plt+0x13e63dc>
   1e6bc:	vmov.i32	d22, #9437184	; 0x00900000
   1e6c0:	b	13e96e4 <fputs@plt+0x13e5be4>
   1e6c4:	b	1137f10 <fputs@plt+0x1134410>
   1e6c8:	b	11b76d0 <fputs@plt+0x11b3bd0>
   1e6cc:	vrsubhn.i16	d22, q0, <illegal reg q0.5>
   1e6d0:	vaddl.u8	q10, d1, d7
   1e6d4:	b	112eaf8 <fputs@plt+0x112aff8>
   1e6d8:	b	11af718 <fputs@plt+0x11abc18>
   1e6dc:	b	112ff14 <fputs@plt+0x112c414>
   1e6e0:	b	11a76e8 <fputs@plt+0x11a3be8>
   1e6e4:	ldrtmi	r2, [r4], #-1537	; 0xfffff9ff
   1e6e8:	blle	aaf7a0 <fputs@plt+0xaabca0>
   1e6ec:	adcmi	r1, r1, #12124160	; 0xb90000
   1e6f0:			; <UNDEFINED> instruction: 0xf04fbf94
   1e6f4:			; <UNDEFINED> instruction: 0xf04f0800
   1e6f8:	adcmi	r0, pc, #65536	; 0x10000
   1e6fc:			; <UNDEFINED> instruction: 0xf048bf38
   1e700:			; <UNDEFINED> instruction: 0xf1b80801
   1e704:	tstle	ip, r0, lsl #30
   1e708:	strtmi	r1, [r0], #-2712	; 0xfffff568
   1e70c:	tstle	r8, #168, 4	; 0x8000000a
   1e710:	ldrdgt	pc, [r4], -r5
   1e714:	stmdbcs	r7, {r2, r3, r6, r7, r8, r9, ip, sp, lr, pc}
   1e718:	cdpmi	3, 0, cr15, cr7, cr12, {6}
   1e71c:	ldrvs	lr, [ip], -pc, asr #20
   1e720:	strvs	lr, [ip], -r6, asr #20
   1e724:	strmi	lr, [r9], -r6, asr #20
   1e728:	strcs	lr, [lr], -r6, asr #20
   1e72c:	adcmi	r4, r8, #889192448	; 0x35000000
   1e730:	blne	ff954760 <fputs@plt+0xff950c60>
   1e734:	bne	fe8a4b1c <fputs@plt+0xfe8a101c>
   1e738:	stmdb	sl!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e73c:	pop	{r6, r9, sl, lr}
   1e740:			; <UNDEFINED> instruction: 0xf06f83f8
   1e744:	ldrb	r0, [sl, r3]!
   1e748:	andeq	pc, r2, pc, rrx
   1e74c:	svclt	0x0000e7f7
   1e750:			; <UNDEFINED> instruction: 0x4616b5f8
   1e754:	tsteq	r2, sp, lsl r6
   1e758:			; <UNDEFINED> instruction: 0x4604011b
   1e75c:			; <UNDEFINED> instruction: 0xffa4f7ff
   1e760:	stmiavs	r7!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   1e764:	stmiavs	r1!, {r0, r2, r3, r5, r7, r8, r9, fp, ip}^
   1e768:	movwcs	pc, #29639	; 0x73c7	; <UNPREDICTABLE>
   1e76c:	rsfeqep	f0, f2, #5.0
   1e770:	strcs	pc, [r7], -r1, asr #7
   1e774:	andvs	lr, r7, #270336	; 0x42000
   1e778:	strmi	pc, [r7, -r7, asr #7]
   1e77c:	andmi	lr, r3, #270336	; 0x42000
   1e780:	b	10e1fb4 <fputs@plt+0x10de4b4>
   1e784:	vsubw.u8	q11, <illegal reg q0.5>, d1
   1e788:	b	10eebac <fputs@plt+0x10eb0ac>
   1e78c:	b	10af3ac <fputs@plt+0x10ab8ac>
   1e790:	b	10e6fb4 <fputs@plt+0x10e34b4>
   1e794:	strtmi	r2, [sl], #-769	; 0xfffffcff
   1e798:	blt	4af84c <fputs@plt+0x4abd4c>
   1e79c:	stmib	r4, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
   1e7a0:	ldcllt	3, cr2, [r8, #8]!
   1e7a4:			; <UNDEFINED> instruction: 0x4604b5f8
   1e7a8:			; <UNDEFINED> instruction: 0x461e4615
   1e7ac:			; <UNDEFINED> instruction: 0xff7cf7ff
   1e7b0:	bvs	1a0cf78 <fputs@plt+0x1a09478>
   1e7b4:	stmiavs	r6!, {r0, r1, r4, r5, r6, r8, r9, fp, ip}^
   1e7b8:	andcs	pc, r7, #469762051	; 0x1c000003
   1e7bc:	vmov.i64	d16, #0xffffff00ffff00ff
   1e7c0:	cdpeq	12, 3, cr2, cr1, cr7, {0}
   1e7c4:	strvs	lr, [r7, #-2629]	; 0xfffff5bb
   1e7c8:	tstvs	r6, r1, asr #20
   1e7cc:	strmi	pc, [r7, -r7, asr #7]
   1e7d0:	strmi	pc, [r7], -r6, asr #7
   1e7d4:	strmi	lr, [r2, #-2629]	; 0xfffff5bb
   1e7d8:	tstmi	ip, r1, asr #20
   1e7dc:	strcs	lr, [r7, #-2629]	; 0xfffff5bb
   1e7e0:	tstcs	r6, r1, asr #20
   1e7e4:	strmi	r4, [fp], #-1053	; 0xfffffbe3
   1e7e8:	blt	70d0a4 <fputs@plt+0x7095a4>
   1e7ec:	rscvs	r6, r3, r5, ror #4
   1e7f0:	svclt	0x0000bdf8
   1e7f4:	mvnsmi	lr, sp, lsr #18
   1e7f8:	stmdbvs	r7, {r0, r2, r9, sl, lr}
   1e7fc:			; <UNDEFINED> instruction: 0xf101460c
   1e800:	ldrmi	r0, [lr], -r8, lsr #32
   1e804:	stccs	3, cr15, [r7], {199}	; 0xc7
   1e808:	movwmi	pc, #29639	; 0x73c7	; <UNPREDICTABLE>
   1e80c:	b	10620f8 <fputs@plt+0x105e5f8>
   1e810:			; <UNDEFINED> instruction: 0xf1026107
   1e814:	b	10604bc <fputs@plt+0x105c9bc>
   1e818:	bl	1eec50 <fputs@plt+0x1eb150>
   1e81c:	b	106083c <fputs@plt+0x105cd3c>
   1e820:	strtmi	r2, [r9], #-259	; 0xfffffefd
   1e824:	ldm	r4!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e828:			; <UNDEFINED> instruction: 0xf04f68ab
   1e82c:			; <UNDEFINED> instruction: 0x61225220
   1e830:	andcs	pc, r7, #201326595	; 0xc000003
   1e834:	andmi	pc, r7, r3, asr #7
   1e838:	b	10620a4 <fputs@plt+0x105e5a4>
   1e83c:	b	1076c50 <fputs@plt+0x1073150>
   1e840:	ldrtmi	r4, [r2], -r2, lsl #2
   1e844:	tstcs	r0, r1, asr #20
   1e848:	strtmi	r1, [r9], #-2528	; 0xfffff620
   1e84c:	stmia	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e850:	stccs	3, cr15, [r7], {199}	; 0xc7
   1e854:	stmiavs	r9!, {r0, r1, r3, r4, r5, r9, sl, fp}^
   1e858:	andmi	pc, r7, #469762051	; 0x1c000003
   1e85c:	movwvs	lr, #31299	; 0x7a43
   1e860:	b	10f9108 <fputs@plt+0x10f5608>
   1e864:	b	11f049c <fputs@plt+0x11ec99c>
   1e868:	cdpeq	7, 3, cr2, cr3, cr2, {0}
   1e86c:	andcs	pc, r7, #402653187	; 0x18000003
   1e870:	cdpcs	3, 0, cr15, cr7, cr1, {6}
   1e874:			; <UNDEFINED> instruction: 0x6c11ea4f
   1e878:	movwvs	lr, #27203	; 0x6a43
   1e87c:	movwmi	lr, #10819	; 0x2a43
   1e880:			; <UNDEFINED> instruction: 0x6c01ea4c
   1e884:	adcvs	r0, r7, r2, lsl #28
   1e888:	smlabtmi	r7, r1, r3, pc	; <UNPREDICTABLE>
   1e88c:	strcs	pc, [r7, -r0, asr #7]
   1e890:			; <UNDEFINED> instruction: 0x4c0eea4c
   1e894:	andvs	lr, r0, #270336	; 0x42000
   1e898:	strmi	pc, [r7], -r6, asr #7
   1e89c:	andmi	pc, r7, r0, asr #7
   1e8a0:	tstcs	r1, ip, asr #20
   1e8a4:	andmi	lr, r7, #270336	; 0x42000
   1e8a8:	strcs	lr, [r6], -r3, asr #20
   1e8ac:	b	10af958 <fputs@plt+0x10abe58>
   1e8b0:	rsbvs	r2, r6, #0, 4
   1e8b4:	andeq	lr, r8, r4, lsl #22
   1e8b8:	stmda	sl!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e8bc:	b	13f9168 <fputs@plt+0x13f5668>
   1e8c0:	vrshr.u8	d22, d8, #8
   1e8c4:	vabal.u8	q9, d1, d7
   1e8c8:	vrsubhn.i16	d18, <illegal reg q0.5>, <illegal reg q3.5>
   1e8cc:	cdpeq	0, 0, cr4, cr11, cr7, {0}
   1e8d0:	andvs	lr, r8, #270336	; 0x42000
   1e8d4:	movwvs	lr, #6723	; 0x1a43
   1e8d8:	stmdami	r7, {r3, r6, r7, r8, r9, ip, sp, lr, pc}
   1e8dc:	movwmi	lr, #27203	; 0x6a43
   1e8e0:	andmi	lr, r5, #270336	; 0x42000
   1e8e4:	movwcs	lr, #2627	; 0xa43
   1e8e8:	andcs	lr, r8, #270336	; 0x42000
   1e8ec:	rscvs	fp, r2, fp, lsl sl
   1e8f0:	pop	{r0, r1, r5, r9, sp, lr}
   1e8f4:	svclt	0x000081f0
   1e8f8:	mvnsmi	lr, #737280	; 0xb4000
   1e8fc:	stmiavs	r3, {r1, r2, r9, sl, lr}^
   1e900:	strmi	r4, [r8], -pc, lsl #12
   1e904:	vqshlu.s64	d20, d0, #3
   1e908:	vaddw.u8	q9, <illegal reg q1.5>, d7
   1e90c:	cdpeq	2, 1, cr4, cr12, cr7, {0}
   1e910:	strvs	lr, [r3], #-2628	; 0xfffff5bc
   1e914:	strmi	lr, [r1], #-2628	; 0xfffff5bc
   1e918:	strcs	lr, [r2], #-2628	; 0xfffff5bc
   1e91c:	cdp	7, 13, cr15, cr8, cr4, {7}
   1e920:			; <UNDEFINED> instruction: 0xf8c82300
   1e924:	bvs	c6a92c <fputs@plt+0xc66e2c>
   1e928:			; <UNDEFINED> instruction: 0x463a4434
   1e92c:	stccs	3, cr15, [r7], {193}	; 0xc1
   1e930:	strmi	pc, [r7, #-961]	; 0xfffffc3f
   1e934:	b	10e2168 <fputs@plt+0x10de668>
   1e938:	b	10f7544 <fputs@plt+0x10f3a44>
   1e93c:	b	106ed74 <fputs@plt+0x106b274>
   1e940:	strmi	r2, [r1], r5, lsl #2
   1e944:			; <UNDEFINED> instruction: 0xf7fe4620
   1e948:	tstlt	r0, fp, ror r8	; <UNPREDICTABLE>
   1e94c:	pop	{r8, r9, fp, ip}
   1e950:	bvs	c7f938 <fputs@plt+0xc7be38>
   1e954:	ldmvs	r3!, {r1, r9, sl, lr}^
   1e958:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1e95c:	andmi	pc, r7, r1, asr #7
   1e960:	cdpcs	3, 0, cr15, cr7, cr1, {6}
   1e964:	vmull.p8	q8, d3, d13
   1e968:	b	116998c <fputs@plt+0x1165e8c>
   1e96c:	cfmul32eq	mvfx6, mvfx9, mvfx1
   1e970:	tstvs	r3, r1, asr #20
   1e974:	movwmi	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   1e978:	strmi	lr, [lr, #-2629]	; 0xfffff5bb
   1e97c:	tstmi	ip, r1, asr #20
   1e980:	strcs	lr, [r0, #-2629]	; 0xfffff5bb
   1e984:	tstcs	r3, r1, asr #20
   1e988:	strbmi	r4, [fp], -r9, lsr #8
   1e98c:			; <UNDEFINED> instruction: 0x46304431
   1e990:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   1e994:	bicsle	r2, sl, r0, lsl #16
   1e998:	ldrdgt	pc, [r0], -r6	; <UNPREDICTABLE>
   1e99c:	ldrtmi	r1, [r9], -r0, ror #18
   1e9a0:	vmlsl.u<illegal width 8>	q10, d12, d2[2]
   1e9a4:	vraddhn.i16	d18, q6, <illegal reg q3.5>
   1e9a8:	b	13f05cc <fputs@plt+0x13ecacc>
   1e9ac:	b	10f7624 <fputs@plt+0x10f3b24>
   1e9b0:	b	10f75e8 <fputs@plt+0x10f3ae8>
   1e9b4:	strcs	r4, [r1], #-772	; 0xfffffcfc
   1e9b8:	movwcs	lr, #31299	; 0x7a43
   1e9bc:	blx	fe66fc28 <fputs@plt+0xfe66c128>
   1e9c0:	eorsvs	pc, r3, #603979778	; 0x24000002
   1e9c4:	andmi	pc, r0, r8, asr #17
   1e9c8:	cdp	7, 10, cr15, cr8, cr4, {7}
   1e9cc:	pop	{r3, r5, r9, sl, lr}
   1e9d0:	svclt	0x000083f8
   1e9d4:	mvnsmi	lr, #737280	; 0xb4000
   1e9d8:	bmi	f30420 <fputs@plt+0xf2c920>
   1e9dc:	blmi	f30258 <fputs@plt+0xf2c758>
   1e9e0:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   1e9e4:			; <UNDEFINED> instruction: 0xf8dd4606
   1e9e8:	ldmpl	r3, {r3, r5, ip, pc}^
   1e9ec:	movwls	r6, #6171	; 0x181b
   1e9f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e9f4:			; <UNDEFINED> instruction: 0xff3ef7fd
   1e9f8:	blle	fe6210 <fputs@plt+0xfe2710>
   1e9fc:	strbmi	r4, [r1], -sl, ror #12
   1ea00:			; <UNDEFINED> instruction: 0xf7ff4630
   1ea04:	mcrne	15, 0, pc, cr7, cr9, {3}	; <UNPREDICTABLE>
   1ea08:			; <UNDEFINED> instruction: 0x463cbfb8
   1ea0c:	ldmvs	r2!, {r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}
   1ea10:			; <UNDEFINED> instruction: 0xf0231ceb
   1ea14:	vsubw.u8	q8, q1, d3
   1ea18:	vmull.u8	q9, d2, d7
   1ea1c:	cdpeq	0, 1, cr4, cr1, cr7, {0}
   1ea20:	b	106b658 <fputs@plt+0x1067b58>
   1ea24:	andcs	r6, r0, #-2147483648	; 0x80000000
   1ea28:	tstmi	ip, r1, asr #20
   1ea2c:	tstcs	r0, r1, asr #20
   1ea30:	strtmi	r4, [r1], #-1584	; 0xfffff9d0
   1ea34:			; <UNDEFINED> instruction: 0xf8c94431
   1ea38:			; <UNDEFINED> instruction: 0xf7ff1000
   1ea3c:			; <UNDEFINED> instruction: 0x4604feb3
   1ea40:			; <UNDEFINED> instruction: 0xf8d9bb50
   1ea44:	cdpeq	0, 3, cr1, cr10, cr0, {0}
   1ea48:	andcs	pc, r7, r7, asr #7
   1ea4c:	vmull.p8	q8, d5, d27
   1ea50:	b	10a9a74 <fputs@plt+0x10a5f74>
   1ea54:	b	10f7278 <fputs@plt+0x10f3778>
   1ea58:	vsubw.u8	q11, <illegal reg q3.5>, d5
   1ea5c:	vabdl.u8	q10, d5, d7
   1ea60:	b	10afe84 <fputs@plt+0x10ac384>
   1ea64:	b	10ef26c <fputs@plt+0x10eb76c>
   1ea68:	b	10af6a0 <fputs@plt+0x10abba0>
   1ea6c:	b	10e8690 <fputs@plt+0x10e4b90>
   1ea70:			; <UNDEFINED> instruction: 0xf04f2505
   1ea74:	addvs	r7, pc, r0, asr #12
   1ea78:	subvs	r6, sp, lr
   1ea7c:	blmi	5312d8 <fputs@plt+0x52d7d8>
   1ea80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ea84:	blls	78af4 <fputs@plt+0x74ff4>
   1ea88:			; <UNDEFINED> instruction: 0xf04f405a
   1ea8c:	tstle	sl, r0, lsl #6
   1ea90:	andlt	r4, r3, r0, lsr #12
   1ea94:	mvnshi	lr, #12386304	; 0xbd0000
   1ea98:	blcs	456a0 <fputs@plt+0x41ba0>
   1ea9c:	strbmi	sp, [r0], -lr, ror #1
   1eaa0:	cdp	7, 1, cr15, cr6, cr4, {7}
   1eaa4:	vmvn.i16	d22, #41472	; 0xa200
   1eaa8:	vabal.u8	q9, d2, d7
   1eaac:	mufeqs	f4, f3, f7
   1eab0:	movwvs	lr, #10819	; 0x2a43
   1eab4:	movwmi	lr, #23107	; 0x5a43
   1eab8:	movwcs	lr, #6723	; 0x1a43
   1eabc:	bne	6ed6c8 <fputs@plt+0x6e9bc8>
   1eac0:	eorsvs	fp, r3, #110592	; 0x1b000
   1eac4:			; <UNDEFINED> instruction: 0xf7e4e7da
   1eac8:	svclt	0x0000ef12
   1eacc:	andeq	sp, r1, r6, lsl #7
   1ead0:	andeq	r0, r0, r0, ror r2
   1ead4:	andeq	sp, r1, r8, ror #5
   1ead8:	svcmi	0x00f8e92d
   1eadc:	ldmib	sp, {r0, r1, r2, r4, r9, sl, lr}^
   1eae0:	ldrmi	sl, [r8], sl, lsl #18
   1eae4:			; <UNDEFINED> instruction: 0xf7ff4605
   1eae8:	strmi	pc, [r4], -sp, lsr #27
   1eaec:			; <UNDEFINED> instruction: 0x4620b110
   1eaf0:	svchi	0x00f8e8bd
   1eaf4:			; <UNDEFINED> instruction: 0xf7fe4628
   1eaf8:			; <UNDEFINED> instruction: 0xf8d5f93f
   1eafc:			; <UNDEFINED> instruction: 0x4622c010
   1eb00:	vsubw.u8	q9, q6, d1
   1eb04:	vmull.p8	q9, d12, d7
   1eb08:	b	13efb2c <fputs@plt+0x13ec02c>
   1eb0c:	b	1076f84 <fputs@plt+0x1073484>
   1eb10:	b	1076f48 <fputs@plt+0x1073448>
   1eb14:	b	106ef54 <fputs@plt+0x106b454>
   1eb18:	strmi	r2, [r6], -r4, lsl #2
   1eb1c:	bl	703c4 <fputs@plt+0x6c8c4>
   1eb20:	bl	164340 <fputs@plt+0x160840>
   1eb24:	ldrbmi	r0, [r9], -r6, lsl #22
   1eb28:	mrc2	7, 0, pc, cr2, cr15, {7}
   1eb2c:	stmdacs	r0, {r2, r9, sl, lr}
   1eb30:	blx	fe6532ac <fputs@plt+0xfe64f7ac>
   1eb34:	blt	101b95c <fputs@plt+0x1017e5c>
   1eb38:	blx	fe6b31ec <fputs@plt+0xfe6af6ec>
   1eb3c:	blx	fe69b16c <fputs@plt+0xfe69766c>
   1eb40:	strtmi	pc, [r0], -r9, lsl #7
   1eb44:	andvc	pc, r4, fp, asr #17
   1eb48:	smlabtcc	r2, fp, r9, lr
   1eb4c:	svchi	0x00f8e8bd
   1eb50:	mvnsmi	lr, sp, lsr #18
   1eb54:	stmdbvs	r7, {r2, r9, sl, lr}
   1eb58:			; <UNDEFINED> instruction: 0xf7ff460e
   1eb5c:			; <UNDEFINED> instruction: 0x4605fd73
   1eb60:			; <UNDEFINED> instruction: 0x4628b110
   1eb64:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1eb68:			; <UNDEFINED> instruction: 0xf7fe4620
   1eb6c:	adcsmi	pc, r0, #81920	; 0x14000
   1eb70:	vmov.i32	d29, #15990783	; 0x00f3ffff
   1eb74:	cdpeq	3, 3, cr2, cr10, cr7, {0}
   1eb78:	smlabtmi	r7, r7, r3, pc	; <UNPREDICTABLE>
   1eb7c:	andvs	lr, r7, #270336	; 0x42000
   1eb80:	andmi	lr, r3, #270336	; 0x42000
   1eb84:	b	10b040c <fputs@plt+0x10ac90c>
   1eb88:	strtmi	r2, [fp], -r1, lsl #4
   1eb8c:	tstne	r6, r2, lsl #22
   1eb90:	strtmi	r2, [r1], #-513	; 0xfffffdff
   1eb94:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1eb98:			; <UNDEFINED> instruction: 0xf04fe5da
   1eb9c:			; <UNDEFINED> instruction: 0xe7e035ff
   1eba0:	mvnsmi	lr, sp, lsr #18
   1eba4:	bmi	830408 <fputs@plt+0x82c908>
   1eba8:	blmi	84adb8 <fputs@plt+0x8472b8>
   1ebac:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
   1ebb0:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   1ebb4:	movwls	r6, #6171	; 0x181b
   1ebb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ebbc:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
   1ebc0:	cmnlt	r8, r4, lsl #12
   1ebc4:	blmi	671434 <fputs@plt+0x66d934>
   1ebc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ebcc:	blls	78c3c <fputs@plt+0x7513c>
   1ebd0:			; <UNDEFINED> instruction: 0xf04f405a
   1ebd4:			; <UNDEFINED> instruction: 0xd1250300
   1ebd8:	andlt	r4, r2, r0, lsr #12
   1ebdc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1ebe0:	strbtmi	r4, [sl], -r9, lsr #12
   1ebe4:			; <UNDEFINED> instruction: 0xf7fe4630
   1ebe8:	stcls	8, cr15, [r0], {247}	; 0xf7
   1ebec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1ebf0:	ldrtmi	sp, [r8], -r8, ror #1
   1ebf4:	stcl	7, cr15, [ip, #-912]!	; 0xfffffc70
   1ebf8:	strtmi	r9, [r9], -r0, lsl #20
   1ebfc:			; <UNDEFINED> instruction: 0xf0223204
   1ec00:	sfmne	f0, 4, [r3, #-12]
   1ec04:			; <UNDEFINED> instruction: 0xf0234680
   1ec08:	ldrtmi	r0, [r0], -r3, lsl #6
   1ec0c:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   1ec10:	stmdacs	r0, {r2, r9, sl, lr}
   1ec14:			; <UNDEFINED> instruction: 0xf108d1d6
   1ec18:	ldrtmi	r0, [r9], -r1, lsl #4
   1ec1c:			; <UNDEFINED> instruction: 0xf7e44628
   1ec20:			; <UNDEFINED> instruction: 0xe7cfed7e
   1ec24:	cdp	7, 6, cr15, cr2, cr4, {7}
   1ec28:			; <UNDEFINED> instruction: 0x0001d1ba
   1ec2c:	andeq	r0, r0, r0, ror r2
   1ec30:	andeq	sp, r1, r0, lsr #3
   1ec34:	mvnsmi	lr, #737280	; 0xb4000
   1ec38:	bmi	b70680 <fputs@plt+0xb6cb80>
   1ec3c:	blmi	b704b8 <fputs@plt+0xb6c9b8>
   1ec40:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   1ec44:			; <UNDEFINED> instruction: 0xf8dd460f
   1ec48:			; <UNDEFINED> instruction: 0x46069038
   1ec4c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ec50:			; <UNDEFINED> instruction: 0xf04f9305
   1ec54:			; <UNDEFINED> instruction: 0xf7ff0300
   1ec58:			; <UNDEFINED> instruction: 0x4604fcf5
   1ec5c:	bmi	9cb204 <fputs@plt+0x9c7704>
   1ec60:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   1ec64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ec68:	subsmi	r9, sl, r5, lsl #22
   1ec6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ec70:			; <UNDEFINED> instruction: 0x4620d13b
   1ec74:	pop	{r0, r1, r2, ip, sp, pc}
   1ec78:	blge	13fc40 <fputs@plt+0x13c140>
   1ec7c:	ldrtmi	r4, [r9], -r2, asr #12
   1ec80:			; <UNDEFINED> instruction: 0xf7fe4630
   1ec84:	andls	pc, r3, r5, lsl sl	; <UNPREDICTABLE>
   1ec88:	bls	14b430 <fputs@plt+0x147930>
   1ec8c:			; <UNDEFINED> instruction: 0xf1001ceb
   1ec90:			; <UNDEFINED> instruction: 0xf023010c
   1ec94:	andcc	r0, r3, #201326592	; 0xc000000
   1ec98:			; <UNDEFINED> instruction: 0xf0224630
   1ec9c:			; <UNDEFINED> instruction: 0xf7ff0203
   1eca0:	ldmiblt	r0!, {r0, r7, r8, sl, fp, ip, sp, lr, pc}^
   1eca4:	vmull.p8	q8, d5, d26
   1eca8:	stmdbls	r3, {r0, r1, r2, r8, r9, sp}
   1ecac:	andvs	lr, r5, #270336	; 0x42000
   1ecb0:	strmi	pc, [r7, #-965]	; 0xfffffc3b
   1ecb4:	andmi	lr, r3, #270336	; 0x42000
   1ecb8:	strcs	lr, [r5, #-2626]	; 0xfffff5be
   1ecbc:	tstcc	ip, sp, asr #32
   1ecc0:	andne	pc, r0, r9, asr #17
   1ecc4:	stmdals	r4, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1ecc8:	tstle	r7, r2, asr #24
   1eccc:	strbmi	r4, [r2], -fp, lsr #12
   1ecd0:	ldrtmi	sl, [r9], -r3, lsl #26
   1ecd4:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   1ecd8:	mrc2	7, 3, pc, cr12, cr15, {7}
   1ecdc:	stmdbls	r3, {r3, r4, r8, fp, ip, sp, pc}
   1ece0:	mcrrne	7, 14, lr, r3, cr13
   1ece4:			; <UNDEFINED> instruction: 0x4604d0f2
   1ece8:			; <UNDEFINED> instruction: 0xf7e4e7b9
   1ecec:	svclt	0x0000ee00
   1ecf0:	andeq	sp, r1, r6, lsr #2
   1ecf4:	andeq	r0, r0, r0, ror r2
   1ecf8:	andeq	sp, r1, r6, lsl #2
   1ecfc:	addlt	fp, r4, r0, ror r5
   1ed00:	ldrmi	sl, [sp], -r2, lsl #24
   1ed04:	cfldrsmi	mvf9, [r2], {-0}
   1ed08:	ldrbtmi	r4, [ip], #-2834	; 0xfffff4ee
   1ed0c:	stmiapl	r3!, {r3, r9, sl, fp, ip, pc}^
   1ed10:	movwls	r6, #14363	; 0x381b
   1ed14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ed18:			; <UNDEFINED> instruction: 0xf7ff4633
   1ed1c:	strmi	pc, [r4], -fp, lsl #31
   1ed20:	stmdblt	r6!, {r8, fp, ip, sp, pc}^
   1ed24:	blmi	2f155c <fputs@plt+0x2eda5c>
   1ed28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ed2c:	blls	f8d9c <fputs@plt+0xf529c>
   1ed30:			; <UNDEFINED> instruction: 0xf04f405a
   1ed34:	mrsle	r0, (UNDEF: 56)
   1ed38:	andlt	r4, r4, r0, lsr #12
   1ed3c:	stmdals	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1ed40:			; <UNDEFINED> instruction: 0x46294632
   1ed44:	stcl	7, cr15, [sl], #912	; 0x390
   1ed48:			; <UNDEFINED> instruction: 0xf7e4e7ec
   1ed4c:	svclt	0x0000edd0
   1ed50:	andeq	sp, r1, lr, asr r0
   1ed54:	andeq	r0, r0, r0, ror r2
   1ed58:	andeq	sp, r1, r0, asr #32
   1ed5c:	mvnsmi	lr, sp, lsr #18
   1ed60:	bmi	c305c0 <fputs@plt+0xc2cac0>
   1ed64:	blmi	c305e8 <fputs@plt+0xc2cae8>
   1ed68:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   1ed6c:	strmi	r4, [r0], sp, lsl #12
   1ed70:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ed74:			; <UNDEFINED> instruction: 0xf04f9305
   1ed78:			; <UNDEFINED> instruction: 0xf7ff0300
   1ed7c:	strmi	pc, [r4], -r3, ror #24
   1ed80:	bmi	acb328 <fputs@plt+0xac7828>
   1ed84:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   1ed88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ed8c:	subsmi	r9, sl, r5, lsl #22
   1ed90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ed94:	strtmi	sp, [r0], -r4, asr #2
   1ed98:	pop	{r1, r2, ip, sp, pc}
   1ed9c:	blge	13f564 <fputs@plt+0x13ba64>
   1eda0:			; <UNDEFINED> instruction: 0x46294632
   1eda4:			; <UNDEFINED> instruction: 0xf7fe4640
   1eda8:	andls	pc, r3, r3, lsl #19
   1edac:	bls	14ba74 <fputs@plt+0x147f74>
   1edb0:	mrseq	pc, (UNDEF: 28)	; <UNPREDICTABLE>
   1edb4:	strbmi	r9, [r0], -ip, lsl #22
   1edb8:	andcc	r1, r3, #13959168	; 0xd50000
   1edbc:			; <UNDEFINED> instruction: 0xf0221ceb
   1edc0:			; <UNDEFINED> instruction: 0xf0230203
   1edc4:			; <UNDEFINED> instruction: 0xf7ff0303
   1edc8:	strmi	pc, [r4], -sp, ror #25
   1edcc:	bicsle	r2, r8, r0, lsl #16
   1edd0:	smlabtcs	r7, r5, r3, pc	; <UNPREDICTABLE>
   1edd4:	bls	e2688 <fputs@plt+0xdeb88>
   1edd8:	movwvs	lr, #23107	; 0x5a43
   1eddc:	strmi	pc, [r7, #-965]	; 0xfffffc3b
   1ede0:	movwmi	lr, #6723	; 0x1a43
   1ede4:	ldrtmi	r9, [r9], -r4, lsl #16
   1ede8:	strcs	lr, [r5, #-2627]	; 0xfffff5bd
   1edec:	movweq	pc, #49410	; 0xc102	; <UNPREDICTABLE>
   1edf0:	ldrmi	r6, [r8], #-85	; 0xffffffab
   1edf4:			; <UNDEFINED> instruction: 0xf7e49a0c
   1edf8:	bfi	lr, r2, (invalid: 25:2)
   1edfc:	ldrtmi	sl, [r2], -r3, lsl #22
   1ee00:	strtmi	r9, [r9], -r0, lsl #6
   1ee04:	strbmi	r9, [r0], -ip, lsl #22
   1ee08:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
   1ee0c:	stmdacs	r0, {r2, r9, sl, lr}
   1ee10:	stmdals	r3, {r0, r1, r2, r4, r5, r7, r8, ip, lr, pc}
   1ee14:	bls	330700 <fputs@plt+0x32cc00>
   1ee18:			; <UNDEFINED> instruction: 0xf7e4300c
   1ee1c:	ldr	lr, [r0, r0, lsl #25]!
   1ee20:	stcl	7, cr15, [r4, #-912]!	; 0xfffffc70
   1ee24:	strdeq	ip, [r1], -lr
   1ee28:	andeq	r0, r0, r0, ror r2
   1ee2c:	andeq	ip, r1, r2, ror #31
   1ee30:			; <UNDEFINED> instruction: 0x4617b5f0
   1ee34:	addlt	r4, r3, r9, lsl sl
   1ee38:			; <UNDEFINED> instruction: 0x460e4b19
   1ee3c:			; <UNDEFINED> instruction: 0x4605447a
   1ee40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ee44:			; <UNDEFINED> instruction: 0xf04f9301
   1ee48:			; <UNDEFINED> instruction: 0xf7ff0300
   1ee4c:			; <UNDEFINED> instruction: 0x4604fbfb
   1ee50:	bmi	54b3d8 <fputs@plt+0x5478d8>
   1ee54:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   1ee58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ee5c:	subsmi	r9, sl, r1, lsl #22
   1ee60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ee64:			; <UNDEFINED> instruction: 0x4620d117
   1ee68:	ldcllt	0, cr11, [r0, #12]!
   1ee6c:			; <UNDEFINED> instruction: 0x463a4631
   1ee70:	strtmi	r4, [r8], -fp, ror #12
   1ee74:			; <UNDEFINED> instruction: 0xf91cf7fe
   1ee78:	cmplt	r0, r1, lsl #12
   1ee7c:	strtmi	r9, [r3], -r0, lsl #20
   1ee80:	andcc	r4, r3, #40, 12	; 0x2800000
   1ee84:	andeq	pc, r3, #34	; 0x22
   1ee88:			; <UNDEFINED> instruction: 0xf7ff320c
   1ee8c:	strmi	pc, [r4], -fp, lsl #25
   1ee90:	stcls	7, cr14, [r0], {223}	; 0xdf
   1ee94:			; <UNDEFINED> instruction: 0xf7e4e7dd
   1ee98:	svclt	0x0000ed2a
   1ee9c:	andeq	ip, r1, ip, lsr #30
   1eea0:	andeq	r0, r0, r0, ror r2
   1eea4:	andeq	ip, r1, r2, lsl pc
   1eea8:	ldrbmi	lr, [r0, sp, lsr #18]!
   1eeac:	bmi	db070c <fputs@plt+0xdacc0c>
   1eeb0:	blmi	db072c <fputs@plt+0xdacc2c>
   1eeb4:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
   1eeb8:	strmi	r4, [r4], -pc, lsl #12
   1eebc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1eec0:			; <UNDEFINED> instruction: 0xf04f9301
   1eec4:			; <UNDEFINED> instruction: 0xf7ff0300
   1eec8:	strhlt	pc, [r0, #-189]!	; 0xffffff43	; <UNPREDICTABLE>
   1eecc:	blmi	bf1794 <fputs@plt+0xbedc94>
   1eed0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1eed4:	blls	78f44 <fputs@plt+0x75444>
   1eed8:			; <UNDEFINED> instruction: 0xf04f405a
   1eedc:	cmple	r1, r0, lsl #6
   1eee0:	pop	{r1, ip, sp, pc}
   1eee4:			; <UNDEFINED> instruction: 0x462b87f0
   1eee8:			; <UNDEFINED> instruction: 0x46394632
   1eeec:			; <UNDEFINED> instruction: 0xf7fd4620
   1eef0:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1eef4:	mcrrne	10, 4, sp, r3, cr3
   1eef8:	strbtmi	sp, [r8], r8, ror #3
   1eefc:			; <UNDEFINED> instruction: 0x46204639
   1ef00:			; <UNDEFINED> instruction: 0xf7fd4642
   1ef04:	svcls	0x0000fc45
   1ef08:	strtmi	r4, [r0], -r2, asr #12
   1ef0c:			; <UNDEFINED> instruction: 0xf7fd4639
   1ef10:	stmdacc	r3, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   1ef14:	ldmible	r6!, {r0, fp, sp}^
   1ef18:			; <UNDEFINED> instruction: 0xf10568a1
   1ef1c:			; <UNDEFINED> instruction: 0xf0290904
   1ef20:	andcs	r0, r0, #49152	; 0xc000
   1ef24:	cdpcs	3, 0, cr15, cr7, cr1, {6}
   1ef28:	stcmi	3, cr15, [r7], {193}	; 0xc1
   1ef2c:	ldmdavs	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   1ef30:	movweq	pc, #33033	; 0x8109	; <UNPREDICTABLE>
   1ef34:	stmdavs	r1, {r3, r6, r9, fp, sp, lr, pc}
   1ef38:	b	12307c0 <fputs@plt+0x122ccc0>
   1ef3c:	b	1230f7c <fputs@plt+0x122d47c>
   1ef40:	ldrtmi	r2, [r8], #2060	; 0x80c
   1ef44:	beq	259b5c <fputs@plt+0x25605c>
   1ef48:			; <UNDEFINED> instruction: 0xf7ff4651
   1ef4c:	stmdacs	r0, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
   1ef50:			; <UNDEFINED> instruction: 0xf10ad1bc
   1ef54:	strmi	r0, [r1], -r4, lsl #6
   1ef58:	addvc	pc, r0, #79	; 0x4f
   1ef5c:	andcs	pc, r8, r4, asr #16
   1ef60:			; <UNDEFINED> instruction: 0x464a4618
   1ef64:			; <UNDEFINED> instruction: 0xf7e444d1
   1ef68:			; <UNDEFINED> instruction: 0x462aeb38
   1ef6c:			; <UNDEFINED> instruction: 0xf7e44631
   1ef70:			; <UNDEFINED> instruction: 0xf04febd6
   1ef74:	ldrtmi	r7, [r8], -r0, lsl #6
   1ef78:	andcc	pc, r4, r9, asr #17
   1ef7c:			; <UNDEFINED> instruction: 0xf06fe7a6
   1ef80:	str	r0, [r3, r1]!
   1ef84:	ldc	7, cr15, [r2], #912	; 0x390
   1ef88:			; <UNDEFINED> instruction: 0x0001ceb2
   1ef8c:	andeq	r0, r0, r0, ror r2
   1ef90:	muleq	r1, r8, lr
   1ef94:	addlt	fp, r2, r0, lsl r5
   1ef98:	ldrmi	r4, [r0], -r4, lsl #12
   1ef9c:	andls	r9, r0, #1073741824	; 0x40000000
   1efa0:	bl	fe5dcf38 <fputs@plt+0xfe5d9438>
   1efa4:	ldrdcs	lr, [r0, -sp]
   1efa8:	strtmi	r4, [r0], -r3, lsl #12
   1efac:	pop	{r1, ip, sp, pc}
   1efb0:			; <UNDEFINED> instruction: 0xf7ff4010
   1efb4:	svclt	0x0000bf79
   1efb8:	mvnsmi	lr, sp, lsr #18
   1efbc:	strmi	r4, [r4], -sp, lsl #12
   1efc0:	blx	105cfc6 <fputs@plt+0x10594c6>
   1efc4:	pop	{r3, r8, ip, sp, pc}
   1efc8:			; <UNDEFINED> instruction: 0x462981f0
   1efcc:			; <UNDEFINED> instruction: 0xf7fe4620
   1efd0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1efd4:	stmiavs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   1efd8:	strtmi	r1, [r0], -r2, asr #22
   1efdc:	strcs	pc, [r7, -r3, asr #7]
   1efe0:	strmi	pc, [r7], -r3, asr #7
   1efe4:	b	1062850 <fputs@plt+0x105ed50>
   1efe8:	movwcs	r6, #259	; 0x103
   1efec:	tstmi	r7, r1, asr #20
   1eff0:	tstcs	r6, r1, asr #20
   1eff4:	strtmi	r4, [r1], #-1065	; 0xfffffbd7
   1eff8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1effc:	bllt	ff4dd000 <fputs@plt+0xff4d9500>
   1f000:	ldrbmi	lr, [r0, sp, lsr #18]!
   1f004:	bmi	1df0868 <fputs@plt+0x1decd68>
   1f008:	blmi	1e0b218 <fputs@plt+0x1e07718>
   1f00c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   1f010:	ldrdge	pc, [r4], -r0
   1f014:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
   1f018:	movwls	r6, #6171	; 0x181b
   1f01c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f020:	blx	95d01c <fputs@plt+0x95951c>
   1f024:	vmull.p8	<illegal reg q8.5>, d0, d5
   1f028:	strtmi	r8, [r0], -fp, lsl #1
   1f02c:	mcr2	7, 5, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   1f030:	vmul.f<illegal width 8>	q11, q1, d2[4]
   1f034:	vabal.u8	q9, d2, d7
   1f038:	mufeqs	f4, f3, f7
   1f03c:	movwvs	lr, #10819	; 0x2a43
   1f040:	movwmi	lr, #23107	; 0x5a43
   1f044:	movwcs	lr, #6723	; 0x1a43
   1f048:			; <UNDEFINED> instruction: 0xf1002b10
   1f04c:	b	13df058 <fputs@plt+0x13db558>
   1f050:	vmla.i8	d1, d0, d0
   1f054:	movwcs	r8, #131	; 0x83
   1f058:	ldrmi	r4, [r9], -sp, ror #12
   1f05c:	and	r9, r0, r0, lsl #6
   1f060:	strtmi	r9, [sl], -r0, lsl #18
   1f064:			; <UNDEFINED> instruction: 0xf7fd4620
   1f068:	stmdacs	r9, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1f06c:	stflsd	f5, [r0, #-992]	; 0xfffffc20
   1f070:	blle	196a478 <fputs@plt+0x1966978>
   1f074:	strbmi	r4, [r9], -sl, lsr #12
   1f078:			; <UNDEFINED> instruction: 0xf7ff4620
   1f07c:	stmdacs	r0, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
   1f080:	addhi	pc, r1, r0
   1f084:	vmlsl.u8	q11, d3, d19
   1f088:	vaddw.u8	q9, <illegal reg q1.5>, d7
   1f08c:	b	13ef8b0 <fputs@plt+0x13ebdb0>
   1f090:	b	12390e4 <fputs@plt+0x12355e4>
   1f094:	b	12390a8 <fputs@plt+0x12355a8>
   1f098:	b	12310a4 <fputs@plt+0x122d5a4>
   1f09c:			; <UNDEFINED> instruction: 0xf1082802
   1f0a0:	strbmi	r0, [r8], #2088	; 0x828
   1f0a4:	ldrmi	r4, [r8, #1192]!	; 0x4a8
   1f0a8:	addshi	pc, r7, r0, lsl #6
   1f0ac:	movwcs	pc, #29642	; 0x73ca	; <UNPREDICTABLE>
   1f0b0:	tstvs	sl, pc, asr #20
   1f0b4:	tstvs	sl, r1, asr #20
   1f0b8:	bmi	21bfe8 <fputs@plt+0x2184e8>
   1f0bc:	tstmi	r3, r1, asr #20
   1f0c0:	movweq	lr, #35590	; 0x8b06
   1f0c4:	b	106fb3c <fputs@plt+0x106c03c>
   1f0c8:	strtmi	r2, [r2], #2570	; 0xa0a
   1f0cc:	movwcs	fp, #3884	; 0xf2c
   1f0d0:	ldrmi	r2, [r2, #769]!	; 0x301
   1f0d4:	movwcs	fp, #3992	; 0xf98
   1f0d8:	cmnle	r9, r0, lsl #22
   1f0dc:			; <UNDEFINED> instruction: 0x462b46b2
   1f0e0:	strbmi	r4, [sl], -r0, lsr #12
   1f0e4:			; <UNDEFINED> instruction: 0xf7ff4651
   1f0e8:	strbmi	pc, [r2], -r5, lsl #23	; <UNPREDICTABLE>
   1f0ec:			; <UNDEFINED> instruction: 0x46304651
   1f0f0:	mcrr	7, 14, pc, lr, cr4	; <UNPREDICTABLE>
   1f0f4:	vsubeq.f16	s12, s21, s3	; <UNPREDICTABLE>
   1f0f8:	strcs	pc, [r7], #-967	; 0xfffffc39
   1f0fc:	strcs	pc, [r7, #-961]	; 0xfffffc3f
   1f100:	andmi	pc, r7, r1, asr #7
   1f104:	b	10a2938 <fputs@plt+0x109ee38>
   1f108:	b	10f792c <fputs@plt+0x10f3e2c>
   1f10c:	vsubw.u8	q11, <illegal reg q3.5>, d1
   1f110:	b	10f0d34 <fputs@plt+0x10ed234>
   1f114:	b	10afd30 <fputs@plt+0x10ac230>
   1f118:	b	10ef930 <fputs@plt+0x10ebe30>
   1f11c:	strcs	r2, [r0, #-768]	; 0xfffffd00
   1f120:	strcs	lr, [r7, -r2, asr #20]
   1f124:			; <UNDEFINED> instruction: 0xf04fba1b
   1f128:	mvnsvs	r5, r8, lsl #5
   1f12c:	vst4.16	{d22,d24,d26,d28}, [pc :256], r2
   1f130:			; <UNDEFINED> instruction: 0xf04f635d
   1f134:			; <UNDEFINED> instruction: 0xf6ce5280
   1f138:	ldrshtvs	r5, [r7], #-62	; 0xffffffc2
   1f13c:			; <UNDEFINED> instruction: 0x61b26033
   1f140:	blmi	a719f0 <fputs@plt+0xa6def0>
   1f144:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f148:	blls	791b8 <fputs@plt+0x756b8>
   1f14c:			; <UNDEFINED> instruction: 0xf04f405a
   1f150:	mrsle	r0, (UNDEF: 117)
   1f154:	andlt	r4, r2, r8, lsr #12
   1f158:			; <UNDEFINED> instruction: 0x87f0e8bd
   1f15c:	vmull.u<illegal width 8>	q11, d1, d1[4]
   1f160:	vsubl.u8	q9, d1, d7
   1f164:	cdpeq	0, 0, cr4, cr13, cr7, {0}
   1f168:	strvs	lr, [r1, #-2629]	; 0xfffff5bb
   1f16c:	b	1170a98 <fputs@plt+0x116cf98>
   1f170:	b	1170580 <fputs@plt+0x116ca80>
   1f174:	strtmi	r2, [r0], -r0, lsl #10
   1f178:	strtmi	r9, [sl], -r0, lsl #10
   1f17c:	blx	4dd180 <fputs@plt+0x4d9680>
   1f180:			; <UNDEFINED> instruction: 0xf47f2800
   1f184:	qsub16mi	sl, r0, pc	; <UNPREDICTABLE>
   1f188:			; <UNDEFINED> instruction: 0x4631463a
   1f18c:	ldc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
   1f190:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1f194:	stmdals	r0, {r2, r4, r6, r7, r8, ip, lr, pc}
   1f198:	vmov.i64	d16, #0xffffffffff0000ff
   1f19c:	b	10681c0 <fputs@plt+0x10646c0>
   1f1a0:	vaddw.u8	q11, q0, d7
   1f1a4:	vsubl.u8	q9, d7, d7
   1f1a8:	cdpeq	7, 0, cr4, cr3, cr7, {0}
   1f1ac:	tstmi	r4, r1, asr #20
   1f1b0:	movwvs	lr, #2627	; 0xa43
   1f1b4:	andmi	pc, r7, r0, asr #7
   1f1b8:	movwmi	lr, #10819	; 0x2a43
   1f1bc:	strcs	lr, [r7, -r1, asr #20]
   1f1c0:	movwcs	lr, #2627	; 0xa43
   1f1c4:	rsbsvs	r6, r3, #119	; 0x77
   1f1c8:	orrpl	pc, r8, #79	; 0x4f
   1f1cc:			; <UNDEFINED> instruction: 0xe7b76173
   1f1d0:	movweq	lr, #35594	; 0x8b0a
   1f1d4:	addsmi	r1, r3, #3964928	; 0x3c8000
   1f1d8:			; <UNDEFINED> instruction: 0xf06fd981
   1f1dc:	str	r0, [pc, r2, lsl #10]!
   1f1e0:	bl	fe15d178 <fputs@plt+0xfe159678>
   1f1e4:	andeq	ip, r1, sl, asr sp
   1f1e8:	andeq	r0, r0, r0, ror r2
   1f1ec:	andeq	ip, r1, r4, lsr #24
   1f1f0:			; <UNDEFINED> instruction: 0x4604b5f8
   1f1f4:	blx	9dd1f8 <fputs@plt+0x9d96f8>
   1f1f8:	bllt	1e30a14 <fputs@plt+0x1e2cf14>
   1f1fc:			; <UNDEFINED> instruction: 0xf7fd4620
   1f200:	bvs	191e8f4 <fputs@plt+0x191adf4>
   1f204:	vrsubhn.i16	d20, <illegal reg q1.5>, <illegal reg q8.5>
   1f208:	vabdl.u8	q9, d3, d7
   1f20c:	andcc	r4, r1, r7, lsl #12
   1f210:	mufeqe	f0, f0, f2
   1f214:	andvs	lr, r3, r0, asr #20
   1f218:	movwmi	lr, #31296	; 0x7a40
   1f21c:	b	10f0aa4 <fputs@plt+0x10ecfa4>
   1f220:			; <UNDEFINED> instruction: 0xf7ff2306
   1f224:	stmiavs	r0!, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   1f228:	vmlsl.u8	q11, d0, d17
   1f22c:	vmull.u8	q9, d0, d7
   1f230:	vrsubhn.i16	d20, <illegal reg q0.5>, <illegal reg q3.5>
   1f234:	cdpeq	7, 0, cr2, cr3, cr7, {0}
   1f238:	b	10e2a68 <fputs@plt+0x10def68>
   1f23c:	b	10b7e44 <fputs@plt+0x10b4344>
   1f240:	vsubl.u8	q11, d1, d1
   1f244:	b	10ef668 <fputs@plt+0x10ebb68>
   1f248:	b	10afe80 <fputs@plt+0x10ac380>
   1f24c:	b	10efa70 <fputs@plt+0x10ebf70>
   1f250:	b	10a7e70 <fputs@plt+0x10a4370>
   1f254:	ldrmi	r2, [r3], #-513	; 0xfffffdff
   1f258:	rsbvs	fp, r3, fp, lsl sl
   1f25c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1f260:	blmi	df1b40 <fputs@plt+0xdee040>
   1f264:	push	{r1, r3, r4, r5, r6, sl, lr}
   1f268:			; <UNDEFINED> instruction: 0x460443f0
   1f26c:	addlt	r6, r7, r0, asr #16
   1f270:			; <UNDEFINED> instruction: 0x460e58d3
   1f274:	strcs	pc, [r7, #-960]	; 0xfffffc40
   1f278:	andmi	pc, r7, #192, 6
   1f27c:	movwls	r6, #22555	; 0x581b
   1f280:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f284:	b	10e2a98 <fputs@plt+0x10def98>
   1f288:	svcge	0x00046300
   1f28c:	movwmi	lr, #23107	; 0x5a43
   1f290:	strtmi	sl, [r1], -r3, lsl #26
   1f294:	andcs	lr, r2, #274432	; 0x43000
   1f298:			; <UNDEFINED> instruction: 0xf7e44630
   1f29c:	tstcs	r0, r0, asr #20
   1f2a0:			; <UNDEFINED> instruction: 0x462a6231
   1f2a4:	tstls	r1, r0, lsr #12
   1f2a8:	blx	1cdd2a4 <fputs@plt+0x1cd97a4>
   1f2ac:	stmdacs	r3, {r0, r8, fp, ip, pc}
   1f2b0:	stmdacs	r9, {r0, r4, ip, lr, pc}
   1f2b4:	mvnsle	r9, r3, lsl #18
   1f2b8:	stmdbmi	r2!, {r8, r9, sp}
   1f2bc:	ldrbtmi	r4, [r9], #-2592	; 0xfffff5e0
   1f2c0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1f2c4:	subsmi	r9, r1, r5, lsl #20
   1f2c8:	andeq	pc, r0, #79	; 0x4f
   1f2cc:			; <UNDEFINED> instruction: 0x4618d134
   1f2d0:	pop	{r0, r1, r2, ip, sp, pc}
   1f2d4:	andcs	r8, r0, #240, 6	; 0xc0000003
   1f2d8:			; <UNDEFINED> instruction: 0xf7fd4620
   1f2dc:	stmdbls	r1, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1f2e0:	strmi	r2, [r1], r0, lsl #4
   1f2e4:			; <UNDEFINED> instruction: 0xf7fd4630
   1f2e8:			; <UNDEFINED> instruction: 0xf8d9fea9
   1f2ec:	vaddl.u8	q9, d2, d8
   1f2f0:	vmull.u8	q9, d2, d7
   1f2f4:	mufeqs	f4, f3, f7
   1f2f8:	movwvs	lr, #10819	; 0x2a43
   1f2fc:	movwmi	lr, #51779	; 0xca43
   1f300:	tstcs	r1, r3, asr #20
   1f304:	strtmi	r4, [r0], -r0, lsl #13
   1f308:	stc2l	7, cr15, [r4], #1012	; 0x3f4
   1f30c:			; <UNDEFINED> instruction: 0x4601463a
   1f310:			; <UNDEFINED> instruction: 0xf7ff4630
   1f314:			; <UNDEFINED> instruction: 0x1e03faf1
   1f318:	vnmlaeq.f64	d13, d24, d15
   1f31c:	andcs	pc, r7, #201326595	; 0xc000003
   1f320:	andvs	lr, r3, r0, asr #20
   1f324:	movwmi	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   1f328:	andmi	lr, r2, r0, asr #20
   1f32c:	b	1045740 <fputs@plt+0x1041c40>
   1f330:			; <UNDEFINED> instruction: 0xf8c82303
   1f334:	ldr	r3, [r4, r8]!
   1f338:	b	ff65d2d0 <fputs@plt+0xff6597d0>
   1f33c:	andeq	ip, r1, r4, lsl #22
   1f340:	andeq	r0, r0, r0, ror r2
   1f344:	andeq	ip, r1, sl, lsr #21
   1f348:	stcle	8, cr2, [ip], {-0}
   1f34c:			; <UNDEFINED> instruction: 0xf110d00e
   1f350:	stmdble	lr, {r0, r1, r4, r8, r9, sl, fp}
   1f354:	submi	r4, r0, #8, 22	; 0x2000
   1f358:			; <UNDEFINED> instruction: 0xf853447b
   1f35c:	ldmdblt	r0, {r5}^
   1f360:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   1f364:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
   1f368:			; <UNDEFINED> instruction: 0x47704478
   1f36c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   1f370:	stmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
   1f374:			; <UNDEFINED> instruction: 0x47704478
   1f378:	andeq	ip, r1, r4, asr #16
   1f37c:	strdeq	sl, [r0], -lr
   1f380:	andeq	sl, r0, r4, lsl r3
   1f384:	andeq	sl, r0, r2, lsl #6
   1f388:	andeq	sl, r0, ip, ror #5
   1f38c:			; <UNDEFINED> instruction: 0x4604b538
   1f390:			; <UNDEFINED> instruction: 0xf7fe460d
   1f394:	tstlt	r0, r9, lsr lr	; <UNPREDICTABLE>
   1f398:			; <UNDEFINED> instruction: 0x4620bd38
   1f39c:			; <UNDEFINED> instruction: 0xff36f7fe
   1f3a0:	mvnsle	r2, r0, lsl #16
   1f3a4:	strtmi	r4, [r0], -fp, lsl #18
   1f3a8:			; <UNDEFINED> instruction: 0xf7fe4479
   1f3ac:	stmdacs	r0, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1f3b0:			; <UNDEFINED> instruction: 0x4620d1f2
   1f3b4:			; <UNDEFINED> instruction: 0xff68f7fe
   1f3b8:	mvnle	r2, r0, lsl #16
   1f3bc:			; <UNDEFINED> instruction: 0xf7ff4620
   1f3c0:	stmdacs	r0, {r0, r1, r2, r3, r5, fp, ip, sp, lr, pc}
   1f3c4:	strtmi	sp, [sl], -r8, ror #3
   1f3c8:	strtmi	r4, [r0], -r1, lsr #12
   1f3cc:	ldrhtmi	lr, [r8], -sp
   1f3d0:	mrclt	7, 0, APSR_nzcv, cr6, cr15, {7}
   1f3d4:	andeq	r8, r0, r4, lsl r4
   1f3d8:	addlt	fp, r3, r0, lsl #10
   1f3dc:	ldrd	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1f3e0:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1f3e4:	ldrbtmi	r4, [lr], #1643	; 0x66b
   1f3e8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   1f3ec:	ldrdgt	pc, [r0], -ip
   1f3f0:	andgt	pc, r4, sp, asr #17
   1f3f4:	stceq	0, cr15, [r0], {79}	; 0x4f
   1f3f8:			; <UNDEFINED> instruction: 0xff20f7fd
   1f3fc:	blls	4bbe4 <fputs@plt+0x480e4>
   1f400:	tstle	lr, r4, lsl #22
   1f404:	vmlal.u8	q11, d3, d3
   1f408:	vaddw.u8	q9, <illegal reg q1.5>, d7
   1f40c:	cdpeq	2, 1, cr4, cr8, cr7, {0}
   1f410:	andvs	lr, r3, r0, asr #20
   1f414:	andmi	lr, r1, r0, asr #20
   1f418:	andcs	lr, r2, r0, asr #20
   1f41c:	svclt	0x00882804
   1f420:	andeq	pc, sp, pc, rrx
   1f424:	blmi	2b1c58 <fputs@plt+0x2ae158>
   1f428:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f42c:	blls	7949c <fputs@plt+0x7599c>
   1f430:			; <UNDEFINED> instruction: 0xf04f405a
   1f434:	mrsle	r0, SP_und
   1f438:			; <UNDEFINED> instruction: 0xf85db003
   1f43c:	stmdals	r0, {r2, r8, r9, fp, ip, sp, lr, pc}
   1f440:			; <UNDEFINED> instruction: 0xf06fe7f0
   1f444:	strb	r0, [sp, sp]!
   1f448:	b	145d3e0 <fputs@plt+0x14598e0>
   1f44c:	andeq	ip, r1, r2, lsl #19
   1f450:	andeq	r0, r0, r0, ror r2
   1f454:	andeq	ip, r1, r0, asr #18
   1f458:	strlt	r4, [r8, #-2566]	; 0xfffff5fa
   1f45c:			; <UNDEFINED> instruction: 0xf7ff447a
   1f460:			; <UNDEFINED> instruction: 0xb118ffbb
   1f464:	svclt	0x00081c43
   1f468:	stclt	0, cr2, [r8, #-8]
   1f46c:	andeq	pc, sp, pc, rrx
   1f470:	svclt	0x0000bd08
   1f474:	andeq	r4, r0, r0, lsr #9
   1f478:	strlt	r4, [r8, #-2564]	; 0xfffff5fc
   1f47c:			; <UNDEFINED> instruction: 0xf7ff447a
   1f480:			; <UNDEFINED> instruction: 0xf1b0ffab
   1f484:	svclt	0x00083fff
   1f488:	stclt	0, cr2, [r8, #-4]
   1f48c:	andeq	sl, r0, r8, ror r3
   1f490:	svcmi	0x00f0e92d
   1f494:	mrrcmi	6, 9, r4, r1, cr11
   1f498:	blmi	1470ee8 <fputs@plt+0x146d3e8>
   1f49c:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
   1f4a0:	ldmib	sp, {r4, r6, r9, fp, lr}^
   1f4a4:			; <UNDEFINED> instruction: 0x46056712
   1f4a8:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   1f4ac:	ldmdavs	fp, {r3, r7, r9, sl, lr}
   1f4b0:			; <UNDEFINED> instruction: 0xf04f9307
   1f4b4:			; <UNDEFINED> instruction: 0xf7ff0300
   1f4b8:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f4bc:	addhi	pc, r6, r0
   1f4c0:	strmi	r1, [r4], -r1, asr #24
   1f4c4:	stmdacs	r0, {r1, r2, r3, r5, r6, ip, lr, pc}
   1f4c8:	bmi	12161cc <fputs@plt+0x12126cc>
   1f4cc:	strtmi	r4, [r8], -r1, asr #12
   1f4d0:			; <UNDEFINED> instruction: 0xf7ff447a
   1f4d4:	mcrrne	15, 8, pc, r2, cr1	; <UNPREDICTABLE>
   1f4d8:	stmdacs	r0, {r4, r5, r6, ip, lr, pc}
   1f4dc:			; <UNDEFINED> instruction: 0x2c01db6c
   1f4e0:	stccs	0, cr13, [r2], {65}	; 0x41
   1f4e4:	stmdacs	r1, {r1, r4, r5, r6, r8, ip, lr, pc}
   1f4e8:	tstvs	r7, #323584	; 0x4f000
   1f4ec:	andeq	pc, r8, #79	; 0x4f
   1f4f0:	andcc	pc, ip, sp, lsl #17
   1f4f4:	tstmi	r7, #323584	; 0x4f000
   1f4f8:	andcc	pc, sp, sp, lsl #17
   1f4fc:	vpmax.u8	d15, d2, d23
   1f500:	andcc	pc, lr, sp, lsl #17
   1f504:	blt	dca118 <fputs@plt+0xdc6618>
   1f508:			; <UNDEFINED> instruction: 0xf04f441a
   1f50c:			; <UNDEFINED> instruction: 0xf88d0402
   1f510:	strls	r7, [r4], -pc
   1f514:	stmdacs	r2, {r2, r3, r4, r5, ip, lr, pc}
   1f518:			; <UNDEFINED> instruction: 0xf89dd158
   1f51c:	sbcsvc	r1, r1, r4, asr r0
   1f520:			; <UNDEFINED> instruction: 0x0e099915
   1f524:	ldmdbls	r5, {r0, r4, ip, sp, lr}
   1f528:	subsvc	r0, r1, r9, lsl #24
   1f52c:	beq	3c5988 <fputs@plt+0x3c1e88>
   1f530:	addsvc	r9, r6, r4, lsl r9
   1f534:	subsvs	fp, r1, r9, lsl #20
   1f538:	ldrbmi	r4, [sl], -r0, lsr #8
   1f53c:	addeq	r4, r4, r1, asr r6
   1f540:	strls	r4, [r0], #-1576	; 0xfffff9d8
   1f544:	stc2	7, cr15, [sl], {255}	; 0xff
   1f548:	bmi	a30d60 <fputs@plt+0xa2d260>
   1f54c:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   1f550:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f554:	subsmi	r9, sl, r7, lsl #22
   1f558:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f55c:			; <UNDEFINED> instruction: 0x4620d13b
   1f560:	pop	{r0, r3, ip, sp, pc}
   1f564:	svccs	0x00018ff0
   1f568:	cdpcs	15, 0, cr11, cr0, cr8, {0}
   1f56c:	rsbsmi	sp, r2, #-1342177278	; 0xb0000002
   1f570:	ldmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1f574:	movteq	lr, #31591	; 0x7b67
   1f578:	svclt	0x0008454b
   1f57c:			; <UNDEFINED> instruction: 0xd3224542
   1f580:	blge	e958c <fputs@plt+0xe5a8c>
   1f584:			; <UNDEFINED> instruction: 0xf04fba36
   1f588:	strls	r0, [r3], -r4, lsl #4
   1f58c:	bicle	r4, r2, sl, lsl r4
   1f590:			; <UNDEFINED> instruction: 0x6714e9dd
   1f594:	svclt	0x00082f01
   1f598:	andsle	r2, r4, #0, 28
   1f59c:	blt	2859f4 <fputs@plt+0x281ef4>
   1f5a0:	bfi	r6, r1, #0, #10
   1f5a4:			; <UNDEFINED> instruction: 0x46414a12
   1f5a8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   1f5ac:			; <UNDEFINED> instruction: 0xff14f7ff
   1f5b0:	andle	r1, lr, r3, asr #24
   1f5b4:	ble	fe5a95bc <fputs@plt+0xfe5a5abc>
   1f5b8:	strb	r4, [r6, r4, lsl #12]
   1f5bc:			; <UNDEFINED> instruction: 0xf04f2c01
   1f5c0:	orrle	r0, lr, r1
   1f5c4:			; <UNDEFINED> instruction: 0xf06fe7cf
   1f5c8:	ldr	r0, [lr, lr, lsl #8]!
   1f5cc:	streq	pc, [sp], #-111	; 0xffffff91
   1f5d0:			; <UNDEFINED> instruction: 0x2001e7bb
   1f5d4:			; <UNDEFINED> instruction: 0xf7e4e787
   1f5d8:	svclt	0x0000e98a
   1f5dc:	andeq	ip, r1, sl, asr #17
   1f5e0:	andeq	r0, r0, r0, ror r2
   1f5e4:	andeq	r4, r0, r2, asr r4
   1f5e8:	andeq	sl, r0, r4, lsr #6
   1f5ec:	andeq	ip, r1, sl, lsl r8
   1f5f0:	andeq	sl, r0, sl, asr #4
   1f5f4:	strdlt	fp, [r7], r0
   1f5f8:	ldrmi	r4, [ip], -r3, lsr #28
   1f5fc:	blge	f2a90 <fputs@plt+0xeef90>
   1f600:			; <UNDEFINED> instruction: 0x4617447e
   1f604:			; <UNDEFINED> instruction: 0x460e5975
   1f608:	strls	r6, [r5, #-2093]	; 0xfffff7d3
   1f60c:	streq	pc, [r0, #-79]	; 0xffffffb1
   1f610:			; <UNDEFINED> instruction: 0xf7fd4605
   1f614:	msrlt	SPSR_f, #304	; 0x130
   1f618:	stmdbcs	r4, {r0, r1, r8, fp, ip, pc}
   1f61c:	stmdavs	r2, {r0, r1, r2, r3, r5, r8, ip, lr, pc}
   1f620:	stccs	3, cr15, [r7], {194}	; 0xc2
   1f624:	andmi	pc, r7, r2, asr #7
   1f628:	b	10e2e7c <fputs@plt+0x10df37c>
   1f62c:	b	10f823c <fputs@plt+0x10f473c>
   1f630:	b	10f0268 <fputs@plt+0x10ec768>
   1f634:	stmiane	r4!, {r8, r9, sp}^
   1f638:	movwcs	fp, #7980	; 0x1f2c
   1f63c:			; <UNDEFINED> instruction: 0xf1b42300
   1f640:	svclt	0x00083fff
   1f644:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1f648:			; <UNDEFINED> instruction: 0x9100b9b3
   1f64c:	ldrtmi	sl, [sl], -r4, lsl #22
   1f650:			; <UNDEFINED> instruction: 0x46284631
   1f654:	strls	fp, [r4], #-2596	; 0xfffff5dc
   1f658:	blx	1dd65a <fputs@plt+0x1d9b5a>
   1f65c:	blmi	2f1e94 <fputs@plt+0x2ee394>
   1f660:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f664:	blls	1796d4 <fputs@plt+0x175bd4>
   1f668:			; <UNDEFINED> instruction: 0xf04f405a
   1f66c:	mrsle	r0, (UNDEF: 57)
   1f670:	ldcllt	0, cr11, [r0, #28]!
   1f674:	ldrb	r9, [r1, r3, lsl #16]!
   1f678:	andseq	pc, r0, pc, rrx
   1f67c:			; <UNDEFINED> instruction: 0xf06fe7ee
   1f680:	strb	r0, [fp, r5]!
   1f684:	ldmdb	r2!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f688:	andeq	ip, r1, r8, ror #14
   1f68c:	andeq	r0, r0, r0, ror r2
   1f690:	andeq	ip, r1, r8, lsl #14
   1f694:			; <UNDEFINED> instruction: 0x4613b5f0
   1f698:	bmi	5f0ef4 <fputs@plt+0x5ed3f4>
   1f69c:	strmi	fp, [r6], -r3, lsl #1
   1f6a0:			; <UNDEFINED> instruction: 0x460f447a
   1f6a4:			; <UNDEFINED> instruction: 0xffa6f7ff
   1f6a8:	strmi	r1, [r4], -r3, asr #24
   1f6ac:	stmdble	r2, {r0, r8, r9, fp, sp}
   1f6b0:	andlt	r4, r3, r0, lsr #12
   1f6b4:	bmi	48ee7c <fputs@plt+0x48b37c>
   1f6b8:	ldrtmi	r4, [r9], -fp, lsr #12
   1f6bc:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1f6c0:			; <UNDEFINED> instruction: 0xff98f7ff
   1f6c4:	strmi	r1, [r4], -r3, asr #24
   1f6c8:	ldmle	r1!, {r0, r8, r9, fp, sp}^
   1f6cc:			; <UNDEFINED> instruction: 0x46304639
   1f6d0:			; <UNDEFINED> instruction: 0xf954f7fd
   1f6d4:	blle	366ee0 <fputs@plt+0x3633e0>
   1f6d8:	ldrtmi	r4, [r0], -sl, lsr #12
   1f6dc:			; <UNDEFINED> instruction: 0xf7ff9101
   1f6e0:	stmdbls	r1, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f6e4:	ldrtmi	r4, [r0], -r4, lsl #12
   1f6e8:	mvnle	r2, r0, lsl #24
   1f6ec:			; <UNDEFINED> instruction: 0xf976f7fd
   1f6f0:	ble	ffc66efc <fputs@plt+0xffc633fc>
   1f6f4:	ldrb	r2, [fp, r0, lsl #8]
   1f6f8:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   1f6fc:	andeq	r9, r0, r6, lsl #31
   1f700:	svcmi	0x00f0e92d
   1f704:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   1f708:	ldrmi	r8, [r1], -r6, lsl #22
   1f70c:	blmi	1771178 <fputs@plt+0x176d678>
   1f710:	cfmadd32	mvax0, mvfx4, mvfx10, mvfx6
   1f714:	bmi	1729f5c <fputs@plt+0x172645c>
   1f718:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   1f71c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f720:			; <UNDEFINED> instruction: 0xf04f930b
   1f724:			; <UNDEFINED> instruction: 0xf7fd0300
   1f728:	cdpne	12, 0, cr15, cr3, cr13, {0}
   1f72c:	vmov.16	d8[1], sp
   1f730:	blge	22df78 <fputs@plt+0x22a478>
   1f734:	bleq	a5bb70 <fputs@plt+0xa58070>
   1f738:	bcc	45af64 <fputs@plt+0x457464>
   1f73c:	vmla.f64	d10, d8, d7
   1f740:	blge	26e188 <fputs@plt+0x26a688>
   1f744:	bcc	fe45af70 <fputs@plt+0xfe457470>
   1f748:	bcc	45afb4 <fputs@plt+0x4574b4>
   1f74c:	mrc	6, 0, r4, cr8, cr0, {1}
   1f750:	vmov	r2, s17
   1f754:			; <UNDEFINED> instruction: 0xf7fd1a10
   1f758:	strmi	pc, [r5], -r9, lsl #26
   1f75c:			; <UNDEFINED> instruction: 0xf0002800
   1f760:	stcls	0, cr8, [r8], {137}	; 0x89
   1f764:	streq	pc, [r3], #-20	; 0xffffffec
   1f768:	mnfem	f5, f5
   1f76c:			; <UNDEFINED> instruction: 0x46413a90
   1f770:	ldrtmi	r9, [r0], -r7, lsl #20
   1f774:	stc2l	7, cr15, [r2, #-1012]!	; 0xfffffc0c
   1f778:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1f77c:	blls	253974 <fputs@plt+0x24fe74>
   1f780:	svclt	0x0018089b
   1f784:	tstle	r6, r4, lsl #26
   1f788:	bllt	fec578a8 <fputs@plt+0xfec53da8>
   1f78c:	strcc	r9, [r1], #-2824	; 0xfffff4f8
   1f790:	svceq	0x0093ebb4
   1f794:			; <UNDEFINED> instruction: 0xf855d240
   1f798:	bls	1ef3b0 <fputs@plt+0x1eb8b0>
   1f79c:	andcs	pc, r7, r3, asr #7
   1f7a0:	smlabtmi	r7, r3, r3, pc	; <UNPREDICTABLE>
   1f7a4:	bvs	51a0e8 <fputs@plt+0x5165e8>
   1f7a8:	bvs	11a0d8 <fputs@plt+0x1165d8>
   1f7ac:	b	12c3fc8 <fputs@plt+0x12c04c8>
   1f7b0:	ldrmi	r4, [r0], -r0, lsl #20
   1f7b4:	bcs	9a0e4 <fputs@plt+0x965e4>
   1f7b8:	andne	pc, sl, r7, asr r8	; <UNPREDICTABLE>
   1f7bc:	stccs	3, cr15, [r7], {193}	; 0xc1
   1f7c0:	b	10e2ff4 <fputs@plt+0x10df4f4>
   1f7c4:	vsubw.u8	q11, <illegal reg q0.5>, d1
   1f7c8:	b	10efbec <fputs@plt+0x10ec0ec>
   1f7cc:	b	10f0404 <fputs@plt+0x10ec904>
   1f7d0:	strbmi	r2, [fp], #-769	; 0xfffffcff
   1f7d4:	movwls	fp, #43547	; 0xaa1b
   1f7d8:	svc	0x007af7e3
   1f7dc:	tstcs	r4, r5, lsl #20
   1f7e0:	andge	pc, r0, sp, asr #17
   1f7e4:	smlabtlt	r1, sp, r9, lr
   1f7e8:	strmi	r4, [r3], -r1, asr #12
   1f7ec:			; <UNDEFINED> instruction: 0xf7fe4630
   1f7f0:	vstmiane	r2, {s31-s35}
   1f7f4:			; <UNDEFINED> instruction: 0xf06fd1c9
   1f7f8:	bmi	91f83c <fputs@plt+0x91bd3c>
   1f7fc:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   1f800:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f804:	subsmi	r9, sl, fp, lsl #22
   1f808:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f80c:	andlt	sp, sp, r8, lsr r1
   1f810:	blhi	1dab0c <fputs@plt+0x1d700c>
   1f814:	svchi	0x00f0e8bd
   1f818:	bne	45b080 <fputs@plt+0x457580>
   1f81c:			; <UNDEFINED> instruction: 0xf7fd4630
   1f820:	vmovne.32	d19[0], pc
   1f824:	bcc	45b04c <fputs@plt+0x45754c>
   1f828:	vnmls.f32	s26, s21, s28
   1f82c:			; <UNDEFINED> instruction: 0x46301a10
   1f830:			; <UNDEFINED> instruction: 0xf8a4f7fd
   1f834:	blle	6e704c <fputs@plt+0x6e354c>
   1f838:	strtmi	r2, [r1], -r0, lsl #4
   1f83c:			; <UNDEFINED> instruction: 0xf7fd4630
   1f840:	strbmi	pc, [r1], -fp, asr #21	; <UNPREDICTABLE>
   1f844:	ldrtmi	r4, [r0], -r2, lsl #12
   1f848:	blx	1add846 <fputs@plt+0x1ad9d46>
   1f84c:	sbcsle	r1, r2, r3, asr #24
   1f850:	blle	ff4a9858 <fputs@plt+0xff4a5d58>
   1f854:	strbmi	r4, [fp], -r1, lsl #12
   1f858:	ldrtmi	r4, [r0], -r2, lsr #12
   1f85c:			; <UNDEFINED> instruction: 0xff50f7ff
   1f860:	bicle	r2, sl, r0, lsl #16
   1f864:	ldrtmi	r4, [r0], -r1, lsr #12
   1f868:			; <UNDEFINED> instruction: 0xf8b8f7fd
   1f86c:	ble	ff8e7084 <fputs@plt+0xff8e3584>
   1f870:	strb	r2, [r2, r0]
   1f874:	strb	r9, [r0, r8, lsl #16]
   1f878:	mcrrne	8, 0, r9, r1, cr9
   1f87c:			; <UNDEFINED> instruction: 0xe7bad1bd
   1f880:	ldmda	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f884:	andeq	r0, r0, r0, ror r2
   1f888:	andeq	ip, r1, lr, asr #12
   1f88c:	andeq	ip, r1, sl, ror #10
   1f890:	mvnsmi	lr, sp, lsr #18
   1f894:	stcmi	0, cr11, [ip, #-536]!	; 0xfffffde8
   1f898:	stcmi	6, cr4, [ip], #-544	; 0xfffffde0
   1f89c:	ldrbtmi	r4, [sp], #-1553	; 0xfffff9ef
   1f8a0:	bmi	b040ac <fputs@plt+0xb005ac>
   1f8a4:	stmdbpl	ip!, {r0, r1, r2, r9, sl, lr}
   1f8a8:	ldrbtmi	r4, [sl], #-1566	; 0xfffff9e2
   1f8ac:	strbmi	sl, [r0], -r4, lsl #22
   1f8b0:	strls	r6, [r5], #-2084	; 0xfffff7dc
   1f8b4:	streq	pc, [r0], #-79	; 0xffffffb1
   1f8b8:	strls	r2, [r3], #-1024	; 0xfffffc00
   1f8bc:	ldc2	7, cr15, [lr], #1012	; 0x3f4
   1f8c0:	orrlt	r9, r8, r1, lsl #18
   1f8c4:	blcs	1464dc <fputs@plt+0x1429dc>
   1f8c8:	stmdavs	r3, {r3, r4, r5, r8, ip, lr, pc}
   1f8cc:	andcs	pc, r7, r3, asr #7
   1f8d0:	andmi	pc, r7, #201326595	; 0xc000003
   1f8d4:	b	1163150 <fputs@plt+0x115f650>
   1f8d8:	b	1178cec <fputs@plt+0x11751ec>
   1f8dc:	b	1170ce4 <fputs@plt+0x116d1e4>
   1f8e0:	cfstr64ne	mvdx2, [fp], #-8
   1f8e4:	stmiblt	sp!, {r1, r3, r5, ip, lr, pc}^
   1f8e8:	blge	f2158 <fputs@plt+0xee658>
   1f8ec:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1f8f0:	stc2	7, cr15, [r4], #1012	; 0x3f4
   1f8f4:	stmdals	r3, {r2, r9, sl, lr}
   1f8f8:			; <UNDEFINED> instruction: 0x4638b11c
   1f8fc:			; <UNDEFINED> instruction: 0xf7fd4621
   1f900:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1f904:	tstlt	r6, r4, lsl fp
   1f908:	bmi	4f79e0 <fputs@plt+0x4f3ee0>
   1f90c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1f910:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f914:	subsmi	r9, sl, r5, lsl #22
   1f918:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f91c:	andlt	sp, r6, r1, lsl r1
   1f920:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1f924:	ldrtmi	r4, [r8], -r9, lsr #12
   1f928:			; <UNDEFINED> instruction: 0xff4ef7fd
   1f92c:	ble	ffaa9934 <fputs@plt+0xffaa5e34>
   1f930:	movwcc	r9, #6915	; 0x1b03
   1f934:			; <UNDEFINED> instruction: 0xf06fbf08
   1f938:	strb	r0, [r6, pc]!
   1f93c:	andeq	pc, r5, pc, rrx
   1f940:			; <UNDEFINED> instruction: 0xf7e3e7e3
   1f944:	svclt	0x0000efd4
   1f948:	andeq	ip, r1, sl, asr #9
   1f94c:	andeq	r0, r0, r0, ror r2
   1f950:	andeq	r9, r0, r6, asr pc
   1f954:	andeq	r9, r0, sl, lsl pc
   1f958:	andeq	ip, r1, sl, asr r4
   1f95c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1f960:			; <UNDEFINED> instruction: 0x46064615
   1f964:	bmi	e311ac <fputs@plt+0xe2d6ac>
   1f968:			; <UNDEFINED> instruction: 0x460f469a
   1f96c:	blmi	df11d8 <fputs@plt+0xded6d8>
   1f970:	addlt	r4, r8, sl, ror r4
   1f974:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f978:			; <UNDEFINED> instruction: 0xf04f9307
   1f97c:			; <UNDEFINED> instruction: 0xf7fd0300
   1f980:	vmlsne.f32	s30, s9, s3
   1f984:			; <UNDEFINED> instruction: 0xf10ddb2e
   1f988:			; <UNDEFINED> instruction: 0xf10d0918
   1f98c:	and	r0, pc, r4, lsl r8	; <UNPREDICTABLE>
   1f990:	blle	669d98 <fputs@plt+0x666298>
   1f994:	ldrtmi	r9, [r0], -r0, lsl #2
   1f998:	bls	171284 <fputs@plt+0x16d784>
   1f99c:			; <UNDEFINED> instruction: 0xf9aef7ff
   1f9a0:	stmiblt	r8, {r0, r9, sl, lr}
   1f9a4:	strtmi	r4, [r8], -r1, lsr #12
   1f9a8:	blx	ff65d9a4 <fputs@plt+0xff659ea4>
   1f9ac:	blle	6671c4 <fputs@plt+0x6636c4>
   1f9b0:	strtmi	r4, [r1], -fp, asr #12
   1f9b4:	strtmi	r4, [r8], -r2, asr #12
   1f9b8:	blx	ff65d9b6 <fputs@plt+0xff659eb6>
   1f9bc:	strmi	r9, [r3], -r6, lsl #18
   1f9c0:	mvnle	r1, r8, asr #24
   1f9c4:	tsteq	ip, pc, rrx	; <UNPREDICTABLE>
   1f9c8:	blmi	832254 <fputs@plt+0x82e754>
   1f9cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f9d0:	blls	1f9a40 <fputs@plt+0x1f5f40>
   1f9d4:			; <UNDEFINED> instruction: 0xf04f405a
   1f9d8:	teqle	r3, r0, lsl #6
   1f9dc:	andlt	r4, r8, r8, lsl #12
   1f9e0:			; <UNDEFINED> instruction: 0x87f0e8bd
   1f9e4:			; <UNDEFINED> instruction: 0x46284651
   1f9e8:			; <UNDEFINED> instruction: 0xffc8f7fc
   1f9ec:	ble	427204 <fputs@plt+0x423704>
   1f9f0:	stmdbcs	r0, {r1, r2, r5, sp, lr, pc}
   1f9f4:	strtmi	sp, [r3], -r8, ror #23
   1f9f8:	ldrtmi	r4, [r0], -sl, lsr #12
   1f9fc:			; <UNDEFINED> instruction: 0xffaef7ff
   1fa00:	stmdacs	r0, {r0, r9, sl, lr}
   1fa04:	strtmi	sp, [r1], -r0, ror #3
   1fa08:			; <UNDEFINED> instruction: 0xf7fc4628
   1fa0c:	cdpne	15, 0, cr15, cr4, cr7, {7}
   1fa10:	andcs	sp, r0, #22528	; 0x5800
   1fa14:	strtmi	r4, [r8], -r1, lsr #12
   1fa18:			; <UNDEFINED> instruction: 0xf9def7fd
   1fa1c:			; <UNDEFINED> instruction: 0x46024639
   1fa20:	ldrtmi	r9, [r0], -r3
   1fa24:	blx	feddda28 <fputs@plt+0xfedd9f28>
   1fa28:	strmi	r1, [r1], -r2, lsl #25
   1fa2c:	mvnle	r9, r3, lsl #20
   1fa30:			; <UNDEFINED> instruction: 0x46304639
   1fa34:	blx	1d5da30 <fputs@plt+0x1d59f30>
   1fa38:	strmi	r1, [r1], -r3, asr #24
   1fa3c:			; <UNDEFINED> instruction: 0xe7c1d1d9
   1fa40:	strb	r2, [r1, r0, lsl #2]
   1fa44:	svc	0x0052f7e3
   1fa48:	strdeq	ip, [r1], -r8
   1fa4c:	andeq	r0, r0, r0, ror r2
   1fa50:	muleq	r1, ip, r3
   1fa54:	svcmi	0x00f0e92d
   1fa58:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
   1fa5c:	strmi	r8, [r1], r6, lsl #22
   1fa60:	strcs	pc, [r4, #-2271]!	; 0xfffff721
   1fa64:	strcc	pc, [r4, #-2271]!	; 0xfffff721
   1fa68:	addslt	r4, r3, sl, ror r4
   1fa6c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1fa70:			; <UNDEFINED> instruction: 0xf04f9311
   1fa74:			; <UNDEFINED> instruction: 0xf7fc0300
   1fa78:	mcrne	12, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
   1fa7c:			; <UNDEFINED> instruction: 0x4658db10
   1fa80:	ldc2l	7, cr15, [r4], #1008	; 0x3f0
   1fa84:	blle	2e729c <fputs@plt+0x2e379c>
   1fa88:	strbmi	sl, [r8], -fp, lsl #18
   1fa8c:	ldc2	7, cr15, [r2], #-1012	; 0xfffffc0c
   1fa90:	biclt	r4, r0, r4, lsl #12
   1fa94:	mvnscc	pc, #79	; 0x4f
   1fa98:	andcc	pc, r0, fp, asr #17
   1fa9c:	andcc	pc, r0, r9, asr #17
   1faa0:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1faa4:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1faa8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1faac:	blls	479b1c <fputs@plt+0x47601c>
   1fab0:			; <UNDEFINED> instruction: 0xf04f405a
   1fab4:			; <UNDEFINED> instruction: 0xf0400300
   1fab8:			; <UNDEFINED> instruction: 0x46208254
   1fabc:	ldc	0, cr11, [sp], #76	; 0x4c
   1fac0:	pop	{r1, r2, r8, r9, fp, pc}
   1fac4:			; <UNDEFINED> instruction: 0x46018ff0
   1fac8:	ldrbmi	r9, [r8], -fp, lsl #20
   1facc:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
   1fad0:	stmdacs	r0, {r2, r9, sl, lr}
   1fad4:			; <UNDEFINED> instruction: 0xf8dfd1de
   1fad8:			; <UNDEFINED> instruction: 0x465814bc
   1fadc:	ldrbtmi	r9, [r9], #-3339	; 0xfffff2f5
   1fae0:	ldc2	7, cr15, [sl], #1012	; 0x3f4
   1fae4:	vmull.p8	<illegal reg q0.5>, d0, d2
   1fae8:	mrrcne	0, 11, r8, r5, cr14
   1faec:	sadd16mi	fp, r4, r8
   1faf0:			; <UNDEFINED> instruction: 0xf8dfd1d0
   1faf4:	ldrbmi	r1, [r8], -r4, lsr #9
   1faf8:			; <UNDEFINED> instruction: 0xf7fd4479
   1fafc:	strmi	pc, [r5], -sp, lsr #25
   1fb00:			; <UNDEFINED> instruction: 0xf0001c68
   1fb04:	stccs	0, cr8, [r0, #-880]	; 0xfffffc90
   1fb08:			; <UNDEFINED> instruction: 0x81baf2c0
   1fb0c:	strne	pc, [ip], #2271	; 0x8df
   1fb10:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   1fb14:	stc2	7, cr15, [r0], #1012	; 0x3f4
   1fb18:	movwcc	r4, #5635	; 0x1603
   1fb1c:	vaddl.s8	<illegal reg q12.5>, d0, d6
   1fb20:	strtmi	r8, [r9], -pc, lsr #1
   1fb24:			; <UNDEFINED> instruction: 0xf7fd4658
   1fb28:	vmlane.f32	s30, s6, s26
   1fb2c:	bcc	fe45b354 <fputs@plt+0xfe457854>
   1fb30:	sbchi	pc, r5, r0, asr #5
   1fb34:	strls	sl, [r7], #-2829	; 0xfffff4f3
   1fb38:	bcc	fe45b364 <fputs@plt+0xfe457864>
   1fb3c:	vmla.f64	d10, d9, d12
   1fb40:	blge	3ae388 <fputs@plt+0x3aa888>
   1fb44:	bcc	45b374 <fputs@plt+0x457874>
   1fb48:	bcc	fe45b3b4 <fputs@plt+0xfe4578b4>
   1fb4c:	mrc	6, 0, r4, cr9, cr8, {2}
   1fb50:	vmov	r2, s16
   1fb54:			; <UNDEFINED> instruction: 0xf7fd1a90
   1fb58:	strmi	pc, [r5], -r9, lsl #22
   1fb5c:			; <UNDEFINED> instruction: 0xf0002800
   1fb60:	mcr	0, 0, r8, cr8, cr12, {4}
   1fb64:			; <UNDEFINED> instruction: 0x9c0dba10
   1fb68:	blt	45b3d8 <fputs@plt+0x4578d8>
   1fb6c:			; <UNDEFINED> instruction: 0xf8dd46c8
   1fb70:			; <UNDEFINED> instruction: 0x4622a018
   1fb74:	strtmi	r2, [r8], -r0, lsl #2
   1fb78:	svc	0x0090f7e3
   1fb7c:			; <UNDEFINED> instruction: 0xf0002800
   1fb80:	blne	11ffd8c <fputs@plt+0x11fc28c>
   1fb84:	ldclne	12, cr3, [lr], #-4
   1fb88:			; <UNDEFINED> instruction: 0x463a213a
   1fb8c:	blne	ff931434 <fputs@plt+0xff92d934>
   1fb90:	strls	r4, [sp], #-1070	; 0xfffffbd2
   1fb94:	svc	0x0082f7e3
   1fb98:	rsbsle	r2, r3, r0, lsl #16
   1fb9c:	ldmdbcs	sl!, {r0, fp, ip, sp, lr}
   1fba0:	mrcne	1, 3, sp, cr10, cr0, {3}
   1fba4:	addsmi	r1, r7, #72704	; 0x11c00
   1fba8:	mcrrne	0, 6, sp, r4, cr12
   1fbac:			; <UNDEFINED> instruction: 0x46201bd2
   1fbb0:	svc	0x0074f7e3
   1fbb4:	rsble	r2, r5, r0, lsl #16
   1fbb8:	blcs	ebdbcc <fputs@plt+0xeba0cc>
   1fbbc:	blne	11414c <fputs@plt+0x11064c>
   1fbc0:	subsle	r9, pc, r4, lsl #6
   1fbc4:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   1fbc8:	ldrbmi	r2, [r9], -sl, lsl #4
   1fbcc:			; <UNDEFINED> instruction: 0xf7e34648
   1fbd0:	blls	3db238 <fputs@plt+0x3d7738>
   1fbd4:			; <UNDEFINED> instruction: 0xf8934599
   1fbd8:	andls	r9, r5, r0
   1fbdc:	andcs	fp, r0, r4, lsr pc
   1fbe0:			; <UNDEFINED> instruction: 0xf1b92001
   1fbe4:	svclt	0x00180f00
   1fbe8:	stmdacs	r0, {r0, sp}
   1fbec:			; <UNDEFINED> instruction: 0xf1bad14a
   1fbf0:	strdle	r3, [r2], #-255	; 0xffffff01
   1fbf4:	bls	331540 <fputs@plt+0x32da40>
   1fbf8:			; <UNDEFINED> instruction: 0x4640ab10
   1fbfc:	blx	7ddbfa <fputs@plt+0x7da0fa>
   1fc00:	ldmdals	r0, {r0, r9, sl, lr}
   1fc04:			; <UNDEFINED> instruction: 0x4640b331
   1fc08:	stc2	7, cr15, [r6], #-1012	; 0xfffffc0c
   1fc0c:	blle	fe7418 <fputs@plt+0xfe3918>
   1fc10:			; <UNDEFINED> instruction: 0xf7fd4640
   1fc14:	strmi	pc, [r1], r5, lsr #22
   1fc18:			; <UNDEFINED> instruction: 0xf0002800
   1fc1c:	ldrtmi	r8, [sl], -fp, lsl #3
   1fc20:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
   1fc24:			; <UNDEFINED> instruction: 0xf7fd0a10
   1fc28:	mcrrne	11, 12, pc, r2, cr11	; <UNPREDICTABLE>
   1fc2c:	eorle	r4, r9, r1, lsl #12
   1fc30:	vmlal.s8	q9, d0, d0
   1fc34:	blls	180108 <fputs@plt+0x17c608>
   1fc38:	strtmi	r2, [r2], -r4
   1fc3c:	stmdage	pc, {r1, ip, pc}	; <UNPREDICTABLE>
   1fc40:	movwls	r9, #1
   1fc44:	vst3.32			; <UNDEFINED> instruction: 0xf489fa99
   1fc48:	beq	45b4b0 <fputs@plt+0x4579b0>
   1fc4c:	strls	r9, [pc], #-2820	; 1fc54 <fputs@plt+0x1c154>
   1fc50:			; <UNDEFINED> instruction: 0xffd4f7fd
   1fc54:			; <UNDEFINED> instruction: 0xf0402800
   1fc58:	stflsd	f0, [sp], {146}	; 0x92
   1fc5c:			; <UNDEFINED> instruction: 0xf3402c00
   1fc60:			; <UNDEFINED> instruction: 0x46358117
   1fc64:	strtmi	lr, [fp], -r5, lsl #15
   1fc68:	ldrbmi	r4, [r8], -r1, lsr #12
   1fc6c:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
   1fc70:			; <UNDEFINED> instruction: 0xf43f2800
   1fc74:			; <UNDEFINED> instruction: 0x4604af3e
   1fc78:	cdp	7, 1, cr14, cr8, cr12, {0}
   1fc7c:			; <UNDEFINED> instruction: 0x46c1ba10
   1fc80:	str	r9, [r7, -r6, lsl #24]
   1fc84:	blt	45b4ec <fputs@plt+0x4579ec>
   1fc88:			; <UNDEFINED> instruction: 0xf06f46c1
   1fc8c:	str	r0, [r1, -pc, lsl #8]
   1fc90:	blt	45b4f8 <fputs@plt+0x4579f8>
   1fc94:	smlabtls	r6, r1, r6, r4
   1fc98:	blls	399c68 <fputs@plt+0x396168>
   1fc9c:			; <UNDEFINED> instruction: 0xf0001c59
   1fca0:	blcs	4024c <fputs@plt+0x3c74c>
   1fca4:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   1fca8:	bne	fe45b510 <fputs@plt+0xfe457a10>
   1fcac:			; <UNDEFINED> instruction: 0xf7fd4658
   1fcb0:			; <UNDEFINED> instruction: 0x1e03f955
   1fcb4:	bcc	fe45b4dc <fputs@plt+0xfe4579dc>
   1fcb8:	svcge	0x0046f6bf
   1fcbc:	tstcs	r0, r7, lsl #24
   1fcc0:			; <UNDEFINED> instruction: 0xf7fc4658
   1fcc4:	mcrne	14, 0, pc, cr5, cr11, {2}	; <UNPREDICTABLE>
   1fcc8:	svcmi	0x00b5db22
   1fccc:			; <UNDEFINED> instruction: 0x463a447f
   1fcd0:	ldrbmi	r4, [r8], -r9, lsr #12
   1fcd4:			; <UNDEFINED> instruction: 0xf924f7fd
   1fcd8:	strmi	r1, [r6], -r3, asr #24
   1fcdc:	stmdacs	r0, {r1, r4, ip, lr, pc}
   1fce0:	sbcshi	pc, sl, r0, asr #5
   1fce4:	movwcs	r4, #1625	; 0x659
   1fce8:	strbmi	r4, [r8], -sl, lsr #12
   1fcec:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
   1fcf0:	vmull.p8	<illegal reg q8.5>, d0, d1
   1fcf4:			; <UNDEFINED> instruction: 0x463380d6
   1fcf8:			; <UNDEFINED> instruction: 0x4648465a
   1fcfc:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1fd00:			; <UNDEFINED> instruction: 0xd1b82800
   1fd04:	ldrbmi	r4, [r8], -r9, lsr #12
   1fd08:	mcr2	7, 3, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   1fd0c:	ble	ff7a7528 <fputs@plt+0xff7a3a28>
   1fd10:	smlatbcs	r0, r4, lr, r4
   1fd14:	ldrbtmi	r4, [lr], #-1624	; 0xfffff9a8
   1fd18:			; <UNDEFINED> instruction: 0xf7fd4632
   1fd1c:	vmlane.f16	s30, s10, s2	; <UNPREDICTABLE>
   1fd20:	adcshi	pc, r1, r0, asr #5
   1fd24:	tstcs	r0, r2, lsr r6
   1fd28:			; <UNDEFINED> instruction: 0xf7fd4648
   1fd2c:			; <UNDEFINED> instruction: 0x4603f8f9
   1fd30:	andls	r3, r4, r1, lsl #6
   1fd34:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
   1fd38:	blcs	46950 <fputs@plt+0x42e50>
   1fd3c:	sbchi	pc, sl, r0, asr #5
   1fd40:	ldrbmi	r4, [r8], -r9, lsr #12
   1fd44:			; <UNDEFINED> instruction: 0xf8fef7fd
   1fd48:	beq	5c410 <fputs@plt+0x58910>
   1fd4c:	addshi	pc, fp, r0, asr #5
   1fd50:	blmi	fe5b27ac <fputs@plt+0xfe5aecac>
   1fd54:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1fd58:	bcs	fe45b580 <fputs@plt+0xfe457a80>
   1fd5c:	vmla.f32	s20, s16, s24
   1fd60:	blge	36e5a8 <fputs@plt+0x36aaa8>
   1fd64:	bcs	45b590 <fputs@plt+0x457a90>
   1fd68:			; <UNDEFINED> instruction: 0x46984a91
   1fd6c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1fd70:	subs	r2, r5, r7, lsl #8
   1fd74:	andcs	r4, sp, #2342912	; 0x23c000
   1fd78:			; <UNDEFINED> instruction: 0xf7e34479
   1fd7c:	stmdacs	r0, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
   1fd80:			; <UNDEFINED> instruction: 0xf106d147
   1fd84:	movwls	r0, #25357	; 0x630d
   1fd88:	blne	1ce6920 <fputs@plt+0x1ce2e20>
   1fd8c:	blcc	7167c <fputs@plt+0x6db7c>
   1fd90:	ldrbmi	r2, [r8], -r0, lsl #2
   1fd94:			; <UNDEFINED> instruction: 0xf862f7fd
   1fd98:	vmull.p8	<illegal reg q8.5>, d0, d5
   1fd9c:	mrc	0, 0, r8, cr8, cr14, {6}
   1fda0:			; <UNDEFINED> instruction: 0x46292a10
   1fda4:			; <UNDEFINED> instruction: 0xf7fd4658
   1fda8:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   1fdac:	sbcshi	pc, r5, r0, asr #5
   1fdb0:	ldrbmi	sl, [r9], -lr, lsl #30
   1fdb4:	strbmi	r4, [r8], -sl, lsr #12
   1fdb8:			; <UNDEFINED> instruction: 0xf7ff463b
   1fdbc:	cdpne	13, 0, cr15, cr1, cr9, {3}
   1fdc0:	sbcshi	pc, fp, r0, asr #5
   1fdc4:	cdpcs	14, 0, cr9, cr0, cr14, {0}
   1fdc8:	addhi	pc, fp, r0
   1fdcc:			; <UNDEFINED> instruction: 0xf7e34630
   1fdd0:	strmi	lr, [r6], -r0, lsl #25
   1fdd4:	svclt	0x00d42e01
   1fdd8:	ldclne	6, cr4, [r3], #-204	; 0xffffff34
   1fddc:	stmdbls	r4, {r0, r1, r2, r3, r9, fp, sp, pc}
   1fde0:	andls	r4, r0, #587202560	; 0x23000000
   1fde4:	bls	37170c <fputs@plt+0x36dc0c>
   1fde8:			; <UNDEFINED> instruction: 0xff24f7fe
   1fdec:	blle	1c29df4 <fputs@plt+0x1c262f4>
   1fdf0:	stmdbcs	r0, {r1, r2, r3, r8, fp, ip, pc}
   1fdf4:	mcrcs	0, 0, sp, cr1, cr7, {2}
   1fdf8:	svclt	0x00c89d0f
   1fdfc:	stclle	12, cr1, [fp], #-476	; 0xfffffe24
   1fe00:	mcrcc	6, 0, r4, cr1, cr7, {1}
   1fe04:	stmdbls	r6, {r0, r1, r2, r3, r5, r8, r9, sp}
   1fe08:	strtmi	r1, [r2], -r8, ror #19
   1fe0c:			; <UNDEFINED> instruction: 0xf7e355ab
   1fe10:	ldrbmi	lr, [r1], -r6, lsl #25
   1fe14:			; <UNDEFINED> instruction: 0xf7fd4658
   1fe18:			; <UNDEFINED> instruction: 0xf1b0f8a1
   1fe1c:	blle	c62624 <fputs@plt+0xc5eb24>
   1fe20:	bcc	45b68c <fputs@plt+0x457b8c>
   1fe24:	ldrbmi	r4, [r1], -r2, asr #12
   1fe28:			; <UNDEFINED> instruction: 0xf7fd4658
   1fe2c:			; <UNDEFINED> instruction: 0x4605f99f
   1fe30:			; <UNDEFINED> instruction: 0xf0002800
   1fe34:	stcls	0, cr8, [ip], {133}	; 0x85
   1fe38:	ldclle	12, cr2, [r7, #-0]
   1fe3c:	tstcs	r0, r2, lsr #12
   1fe40:	cdp	7, 2, cr15, cr12, cr3, {7}
   1fe44:	strtmi	r1, [fp], #-3683	; 0xfffff19d
   1fe48:			; <UNDEFINED> instruction: 0xd16f4298
   1fe4c:	strtmi	r7, [ip], #-2089	; 0xfffff7d7
   1fe50:	cmnle	fp, pc, lsr #18
   1fe54:	ldrtmi	r1, [r8], -pc, ror #24
   1fe58:	bl	fe35ddec <fputs@plt+0xfe35a2ec>
   1fe5c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1fe60:	bne	9141c4 <fputs@plt+0x9106c4>
   1fe64:	fstmiaxle	r5, {d2-d7}	;@ Deprecated
   1fe68:	mrc	1, 0, sp, cr8, cr3, {6}
   1fe6c:	andcs	r1, ip, #144, 20	; 0x90000
   1fe70:	bl	2dde04 <fputs@plt+0x2da304>
   1fe74:	bicle	r2, ip, r0, lsl #16
   1fe78:	strcs	r9, [r1], #-2823	; 0xfffff4f9
   1fe7c:	str	r9, [r4, r6, lsl #6]
   1fe80:	str	r4, [r7], -ip, lsr #12
   1fe84:			; <UNDEFINED> instruction: 0xf04f9c08
   1fe88:			; <UNDEFINED> instruction: 0xf8cb33ff
   1fe8c:	str	r3, [r7], -r0
   1fe90:	blt	45b6f8 <fputs@plt+0x457bf8>
   1fe94:	str	r4, [r7, -r1, asr #13]
   1fe98:	ldrb	r4, [fp, #1540]!	; 0x604
   1fe9c:	blt	45b704 <fputs@plt+0x457c04>
   1fea0:	strmi	r4, [ip], -r1, asr #13
   1fea4:			; <UNDEFINED> instruction: 0x463be5f6
   1fea8:	ldrbmi	r4, [r9], -sl, lsr #12
   1feac:			; <UNDEFINED> instruction: 0xf7ff4648
   1feb0:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1feb4:	vmlacs.f64	d13, d1, d13
   1feb8:	stcle	13, cr9, [r1, #60]!	; 0x3c
   1febc:			; <UNDEFINED> instruction: 0x1c77990e
   1fec0:			; <UNDEFINED> instruction: 0x4601b951
   1fec4:			; <UNDEFINED> instruction: 0x462a463b
   1fec8:			; <UNDEFINED> instruction: 0xf7fd4648
   1fecc:	stmdacs	r0, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1fed0:	mulls	r4, r8, sl
   1fed4:	ldrb	r9, [sp, #3076]	; 0xc04
   1fed8:			; <UNDEFINED> instruction: 0x4628463a
   1fedc:	ldc	7, cr15, [lr], {227}	; 0xe3
   1fee0:			; <UNDEFINED> instruction: 0x4648e790
   1fee4:			; <UNDEFINED> instruction: 0xf7fc9105
   1fee8:	stmdacs	r0, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
   1feec:	blge	456eb8 <fputs@plt+0x4533b8>
   1fef0:	stmdbls	r5, {r0, r3, sl, ip, pc}
   1fef4:	and	r4, sl, ip, lsl r6
   1fef8:	blcs	46b40 <fputs@plt+0x43040>
   1fefc:			; <UNDEFINED> instruction: 0x4648d035
   1ff00:	blx	ff6ddefe <fputs@plt+0xff6da3fe>
   1ff04:	blle	ba7710 <fputs@plt+0xba3c10>
   1ff08:	movwcc	r9, #6928	; 0x1b10
   1ff0c:			; <UNDEFINED> instruction: 0x4622441e
   1ff10:	tstls	r5, r8, asr #12
   1ff14:			; <UNDEFINED> instruction: 0xff60f7fc
   1ff18:	stmdacs	r0, {r0, r2, r8, fp, ip, pc}
   1ff1c:	stflsd	f5, [r9], {236}	; 0xec
   1ff20:	mcrcs	14, 0, r9, cr0, cr0, {0}
   1ff24:	svcge	0x0056f6bf
   1ff28:	ldrb	r9, [r3, r4, lsl #12]
   1ff2c:	movweq	pc, #57455	; 0xe06f	; <UNPREDICTABLE>
   1ff30:	strb	r9, [pc, r4, lsl #6]
   1ff34:	blt	45b79c <fputs@plt+0x457c9c>
   1ff38:			; <UNDEFINED> instruction: 0xf04f46c1
   1ff3c:	str	r3, [r9, #1279]!	; 0x4ff
   1ff40:			; <UNDEFINED> instruction: 0x9c089b0c
   1ff44:	addsle	r2, lr, r0, lsl #22
   1ff48:	str	r4, [r3, #1564]!	; 0x61c
   1ff4c:	tstcs	r0, r2, lsr r6
   1ff50:			; <UNDEFINED> instruction: 0xf7ff4648
   1ff54:	andls	pc, r4, pc, lsl r8	; <UNPREDICTABLE>
   1ff58:			; <UNDEFINED> instruction: 0xf06fe6ee
   1ff5c:	movwls	r0, #17167	; 0x430f
   1ff60:			; <UNDEFINED> instruction: 0xf7e3e7b8
   1ff64:	strmi	lr, [r8], -r4, asr #25
   1ff68:	stcls	7, cr14, [r9], {179}	; 0xb3
   1ff6c:	bicsle	r2, r8, r0, lsl #28
   1ff70:	str	r2, [pc, -r1, lsl #12]!
   1ff74:	streq	pc, [ip], #-111	; 0xffffff91
   1ff78:	smlabbls	r4, ip, r5, lr
   1ff7c:	cdp	7, 1, cr14, cr8, cr10, {5}
   1ff80:			; <UNDEFINED> instruction: 0x46c1ba10
   1ff84:	str	r4, [r5, #1540]	; 0x604
   1ff88:	andeq	ip, r1, r0, lsl #6
   1ff8c:	andeq	r0, r0, r0, ror r2
   1ff90:	andeq	ip, r1, r0, asr #5
   1ff94:	andeq	r9, r0, r6, lsr sp
   1ff98:	andeq	r9, r0, r0, lsr sp
   1ff9c:	andeq	r9, r0, r2, lsr #26
   1ffa0:	andeq	r9, r0, r4, lsl #23
   1ffa4:	andeq	r9, r0, lr, lsr #22
   1ffa8:	andeq	r9, r0, r8, lsl fp
   1ffac:	strdeq	r9, [r0], -sl
   1ffb0:	andeq	r7, r0, r0, asr sl
   1ffb4:	andeq	r9, r0, r4, ror #21
   1ffb8:	svclt	0x0000e4d0
   1ffbc:	svclt	0x00183811
   1ffc0:	ldrbmi	r2, [r0, -r1]!
   1ffc4:	ldrmi	r6, [sl], -r9, lsl #22
   1ffc8:	movwcs	r6, #7058	; 0x1b92
   1ffcc:			; <UNDEFINED> instruction: 0xf0003908
   1ffd0:	svclt	0x0000b893
   1ffd4:			; <UNDEFINED> instruction: 0xf0002101
   1ffd8:	svclt	0x0000b841
   1ffdc:			; <UNDEFINED> instruction: 0xf0002101
   1ffe0:	svclt	0x0000b809
   1ffe4:	blt	6f9ff8 <fputs@plt+0x6f64f8>
   1ffe8:	stmdavs	fp, {r0, r1, sp, lr}
   1ffec:	andvs	fp, fp, fp, lsl sl
   1fff0:	svclt	0x00004770
   1fff4:	blmi	5f2854 <fputs@plt+0x5eed54>
   1fff8:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   1fffc:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   20000:	movwls	r6, #14363	; 0x381b
   20004:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20008:	andcc	lr, r0, #208, 18	; 0x340000
   2000c:	andcc	lr, r1, #3358720	; 0x334000
   20010:			; <UNDEFINED> instruction: 0xb1bbb991
   20014:	blx	fec46024 <fputs@plt+0xfec42524>
   20018:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   2001c:	bmi	3b0924 <fputs@plt+0x3ace24>
   20020:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   20024:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20028:	subsmi	r9, sl, r3, lsl #22
   2002c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20030:	andlt	sp, r5, fp, lsl #2
   20034:	blx	15e1b2 <fputs@plt+0x15a6b2>
   20038:	stmdage	r1, {r1, r8, fp, sp, pc}
   2003c:			; <UNDEFINED> instruction: 0xffd2f7ff
   20040:	strb	r9, [r6, r1, lsl #22]!
   20044:	rscscc	pc, pc, pc, asr #32
   20048:			; <UNDEFINED> instruction: 0xf7e3e7e9
   2004c:	svclt	0x0000ec50
   20050:	andeq	fp, r1, r0, ror sp
   20054:	andeq	r0, r0, r0, ror r2
   20058:	andeq	fp, r1, r6, asr #26
   2005c:	blmi	7f28dc <fputs@plt+0x7eeddc>
   20060:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   20064:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   20068:	ldmdavs	fp, {r0, r2, r3, r4, sl, fp, lr}
   2006c:			; <UNDEFINED> instruction: 0xf04f9303
   20070:	ldmib	r0, {r8, r9}^
   20074:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
   20078:	movwcs	lr, #6605	; 0x19cd
   2007c:			; <UNDEFINED> instruction: 0xb32ab999
   20080:	biclt	r9, r3, r2, lsl #22
   20084:	andcs	r4, r1, r7, lsl r9
   20088:			; <UNDEFINED> instruction: 0xf7e34479
   2008c:	bmi	5daa1c <fputs@plt+0x5d6f1c>
   20090:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   20094:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20098:	subsmi	r9, sl, r3, lsl #22
   2009c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   200a0:	andlt	sp, r4, r7, lsl #2
   200a4:	stmdbge	r2, {r4, r8, sl, fp, ip, sp, pc}
   200a8:			; <UNDEFINED> instruction: 0xf7ffa801
   200ac:	bls	9ff20 <fputs@plt+0x9c420>
   200b0:			; <UNDEFINED> instruction: 0xf7e3e7e5
   200b4:	bmi	39b12c <fputs@plt+0x39762c>
   200b8:	ldrbtmi	r4, [sl], #-2061	; 0xfffff7f3
   200bc:	tstcs	r1, r0, lsr #16
   200c0:			; <UNDEFINED> instruction: 0xf7e36800
   200c4:	andcs	lr, r1, r8, lsr #24
   200c8:	ldcl	7, cr15, [r6], #908	; 0x38c
   200cc:	bmi	271920 <fputs@plt+0x26de20>
   200d0:	ldrbtmi	r4, [sl], #-2055	; 0xfffff7f9
   200d4:	svclt	0x0000e7f2
   200d8:	andeq	fp, r1, r8, lsl #26
   200dc:	andeq	r0, r0, r0, ror r2
   200e0:	strdeq	fp, [r1], -r2
   200e4:	andeq	r9, r0, ip, asr r8
   200e8:	ldrdeq	fp, [r1], -r6
   200ec:	andeq	r9, r0, r2, lsl #16
   200f0:	andeq	r0, r0, r8, ror r2
   200f4:	andeq	r9, r0, sl, asr #15
   200f8:	andne	lr, r0, #192, 18	; 0x300000
   200fc:	ldrbmi	fp, [r0, -r3, lsl #18]!
   20100:	cfstrsne	mvf11, [r1, #-64]	; 0xffffffc0
   20104:	blmi	15e280 <fputs@plt+0x15a780>
   20108:	svclt	0x006cf7ff
   2010c:	stmvs	r3, {r1, fp, sp, lr}
   20110:	cmplt	r3, sl, lsl r1
   20114:	ldrmi	r2, [r8], -r1, lsl #6
   20118:	stmdbvs	r2, {r4, r5, r6, r8, r9, sl, lr}
   2011c:	rscsle	r2, sl, r0, lsl #22
   20120:	svclt	0x00181e13
   20124:	ldrmi	r2, [r8], -r1, lsl #6
   20128:	stmdbvs	r3, {r4, r5, r6, r8, r9, sl, lr}
   2012c:	svclt	0x00183b00
   20130:	ldrmi	r2, [r8], -r1, lsl #6
   20134:	svclt	0x00004770
   20138:	svclt	0x00183824
   2013c:	ldrbmi	r2, [r0, -r1]!
   20140:	svcmi	0x00f8e92d
   20144:	strbvc	pc, [r0, -pc, asr #8]	; <UNPREDICTABLE>
   20148:	ldrmi	r4, [r1], fp, lsl #13
   2014c:	ldrtmi	r2, [sl], -r0, lsl #2
   20150:	ldrmi	r4, [sl], r4, lsl #12
   20154:	b	105e0e8 <fputs@plt+0x105a5e8>
   20158:	tstcs	r0, sl, lsr fp
   2015c:	ldrbtmi	r8, [fp], #-225	; 0xffffff1f
   20160:	strcs	r4, [r1, #-2361]	; 0xfffff6c7
   20164:			; <UNDEFINED> instruction: 0xf8b32238
   20168:	ldrbtmi	r8, [r9], #-0
   2016c:			; <UNDEFINED> instruction: 0xf104789e
   20170:	adchi	r0, r2, r8
   20174:			; <UNDEFINED> instruction: 0xf8a4220c
   20178:	adcvc	r8, r6, r0
   2017c:			; <UNDEFINED> instruction: 0xf7e370e5
   20180:			; <UNDEFINED> instruction: 0xf5aae9c8
   20184:	bl	feafce8c <fputs@plt+0xfeaf938c>
   20188:	stmib	r4, {r0, r3, r9}^
   2018c:	blls	2ac9b0 <fputs@plt+0x2a8eb0>
   20190:	cdpeq	0, 2, cr15, cr0, cr15, {2}
   20194:	smlatbcs	ip, r7, r2, r6
   20198:	vsubw.s8	q11, q0, d23
   2019c:	strtvc	r0, [r3], r1, lsl #2
   201a0:	movwcs	r2, #12900	; 0x3264
   201a4:	andeq	pc, r7, #192, 4
   201a8:	eor	pc, ip, r4, asr #17
   201ac:	stmibvc	r8, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
   201b0:	vcgt.s8	q11, <illegal reg q8.5>, <illegal reg q8.5>
   201b4:	strtvs	r3, [r2], #3208	; 0xc88
   201b8:	bvc	19d2fc <fputs@plt+0x1997fc>
   201bc:	andcs	r2, r2, r4, lsl r7
   201c0:	cdpeq	0, 1, cr15, cr0, cr15, {2}
   201c4:	eorscs	r2, r0, #128, 2
   201c8:	vmla.f<illegal width 8>	d22, d0, d1[5]
   201cc:			; <UNDEFINED> instruction: 0x83250208
   201d0:			; <UNDEFINED> instruction: 0xf8c476e5
   201d4:	cmnvs	r5, #36	; 0x24
   201d8:	eorshi	pc, r8, r4, lsr #17
   201dc:	eorsvs	pc, sl, r4, lsl #17
   201e0:	eorspl	pc, fp, r4, lsl #17
   201e4:			; <UNDEFINED> instruction: 0xf8a46425
   201e8:			; <UNDEFINED> instruction: 0xf8848044
   201ec:			; <UNDEFINED> instruction: 0xf8a46046
   201f0:			; <UNDEFINED> instruction: 0xf88480a8
   201f4:			; <UNDEFINED> instruction: 0xf88460aa
   201f8:			; <UNDEFINED> instruction: 0xf8a450ab
   201fc:			; <UNDEFINED> instruction: 0xf88482bc
   20200:			; <UNDEFINED> instruction: 0xf88462be
   20204:			; <UNDEFINED> instruction: 0xf8c452bf
   20208:			; <UNDEFINED> instruction: 0xf8c4904c
   2020c:			; <UNDEFINED> instruction: 0xf8a4c09c
   20210:			; <UNDEFINED> instruction: 0xf8a4a0ac
   20214:			; <UNDEFINED> instruction: 0xf8a472c0
   20218:			; <UNDEFINED> instruction: 0xf88402c2
   2021c:			; <UNDEFINED> instruction: 0xf8a43047
   20220:			; <UNDEFINED> instruction: 0xf8c430ae
   20224:			; <UNDEFINED> instruction: 0xf8a4e2c8
   20228:			; <UNDEFINED> instruction: 0xf88482d0
   2022c:			; <UNDEFINED> instruction: 0xf88462d2
   20230:			; <UNDEFINED> instruction: 0xf8c452d3
   20234:			; <UNDEFINED> instruction: 0xf8c432d8
   20238:			; <UNDEFINED> instruction: 0xf8c412cc
   2023c:	pop	{r2, r4, r6, r7, r9, sp}
   20240:	svclt	0x00008ff8
   20244:	andeq	r9, r0, r6, lsr #15
   20248:	muleq	r0, lr, r7
   2024c:	blmi	532aa0 <fputs@plt+0x52efa0>
   20250:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   20254:			; <UNDEFINED> instruction: 0x4605b09f
   20258:	strmi	sl, [ip], -r3, lsl #16
   2025c:	ldmpl	r3, {r0, ip, pc}^
   20260:	tstls	sp, #1769472	; 0x1b0000
   20264:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20268:	blx	fec5e252 <fputs@plt+0xfec5a752>
   2026c:	stmdals	r1, {r1, r5, r9, sl, lr}
   20270:			; <UNDEFINED> instruction: 0xf7f84629
   20274:	stmdals	r1, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   20278:			; <UNDEFINED> instruction: 0xf7f81929
   2027c:	bmi	29f1e0 <fputs@plt+0x29b6e0>
   20280:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   20284:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20288:	subsmi	r9, sl, sp, lsl fp
   2028c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20290:	andslt	sp, pc, r1, lsl #2
   20294:			; <UNDEFINED> instruction: 0xf7e3bd30
   20298:	svclt	0x0000eb2a
   2029c:	andeq	fp, r1, r6, lsl fp
   202a0:	andeq	r0, r0, r0, ror r2
   202a4:	andeq	fp, r1, r6, ror #21
   202a8:			; <UNDEFINED> instruction: 0x460db5f8
   202ac:			; <UNDEFINED> instruction: 0x46044931
   202b0:			; <UNDEFINED> instruction: 0xf7e34479
   202b4:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   202b8:	stmdbmi	pc!, {r0, r3, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
   202bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   202c0:	bl	ffd5e254 <fputs@plt+0xffd5a754>
   202c4:	teqle	ip, r0, lsl #16
   202c8:	ldrbtmi	r4, [sl], #-2604	; 0xfffff5d4
   202cc:	stmiavs	r6!, {r0, r2, r3, r4, r7, r8, r9, fp, ip, sp, pc}^
   202d0:	teqle	pc, r1, lsl #28
   202d4:			; <UNDEFINED> instruction: 0xf5b36923
   202d8:	teqle	fp, r0, lsl #30
   202dc:			; <UNDEFINED> instruction: 0xf5044928
   202e0:	ldrbtmi	r7, [r9], #-0
   202e4:	bl	ff8de278 <fputs@plt+0xff8da778>
   202e8:			; <UNDEFINED> instruction: 0xf8d4bba0
   202ec:			; <UNDEFINED> instruction: 0xf1b33214
   202f0:			; <UNDEFINED> instruction: 0xd12f3f42
   202f4:	andsne	pc, r8, #212, 16	; 0xd40000
   202f8:	vsubl.s8	q9, d0, d5
   202fc:			; <UNDEFINED> instruction: 0xf5a10201
   20300:	blcc	1ed108 <fputs@plt+0x1e9608>
   20304:	svclt	0x00184291
   20308:	stmdale	r3!, {r0, r8, r9, fp, sp}
   2030c:	andeq	pc, ip, #212, 16	; 0xd40000
   20310:	strmi	r4, [r4], #-2332	; 0xfffff6e4
   20314:			; <UNDEFINED> instruction: 0xf1044479
   20318:			; <UNDEFINED> instruction: 0xf7e30008
   2031c:	strmi	lr, [r3], -r8, asr #23
   20320:	vfmsvc.f16	s22, s5, s0	; <UNPREDICTABLE>
   20324:	tstle	r5, r5, lsl #20
   20328:	strtmi	fp, [r8], -r5, asr #19
   2032c:	bmi	5cfb14 <fputs@plt+0x5cc014>
   20330:	cfstrscs	mvf4, [r0, #-488]	; 0xfffffe18
   20334:	ldmdbmi	r5, {r0, r1, r3, r6, r7, ip, lr, pc}
   20338:	ldrbtmi	r2, [r9], #-1
   2033c:	stmdb	r8, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20340:	ldmdbmi	r3, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   20344:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   20348:	bl	fec5e2dc <fputs@plt+0xfec5a7dc>
   2034c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
   20350:	adcsle	r2, fp, r0, lsl #16
   20354:	ldrbcc	pc, [pc, #79]!	; 203ab <fputs@plt+0x1c8ab>	; <UNPREDICTABLE>
   20358:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   2035c:	ldrmi	r6, [sp], -r7, ror #19
   20360:	ldrtmi	r6, [r0], -r2, lsr #22
   20364:	ldrtmi	r4, [sl], #-2316	; 0xfffff6f4
   20368:			; <UNDEFINED> instruction: 0xf7e34479
   2036c:			; <UNDEFINED> instruction: 0x4628e8f2
   20370:	svclt	0x0000bdf8
   20374:	andeq	r9, r0, r8, ror r6
   20378:	andeq	r9, r0, r2, ror r6
   2037c:	andeq	r9, r0, r6, asr r6
   20380:	andeq	r9, r0, sl, ror r6
   20384:	strdeq	r9, [r0], -r4
   20388:	andeq	r9, r0, r4, ror #11
   2038c:	andeq	r9, r0, lr, lsl #12
   20390:	strdeq	r9, [r0], -r6
   20394:	andeq	r8, r0, r2, ror r2
   20398:	andeq	r5, r0, r0, lsr #19
   2039c:	mvnsmi	lr, #737280	; 0xb4000
   203a0:	stmdbmi	r5, {r0, r2, r3, r9, sl, lr}^
   203a4:	andcs	r4, r4, #4, 12	; 0x400000
   203a8:	ldrbtmi	r3, [r9], #-12
   203ac:	bl	14de340 <fputs@plt+0x14da840>
   203b0:	cmnle	r7, r0, lsl #16
   203b4:			; <UNDEFINED> instruction: 0xf1044941
   203b8:	ldrbtmi	r0, [r9], #-16
   203bc:	bl	1dde350 <fputs@plt+0x1dda850>
   203c0:	cmple	pc, r0, lsl #16
   203c4:	ldmdbmi	lr!, {r0, r1, r2, r5, r6, r8, r9, fp, pc}
   203c8:	ldrbtmi	r1, [r9], #-2534	; 0xfffff61a
   203cc:			; <UNDEFINED> instruction: 0xf7e34630
   203d0:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   203d4:	ldmdbvs	r3!, {r1, r2, r4, r6, r8, ip, lr, pc}^
   203d8:	svccc	0x0042f1b3
   203dc:	ldmibvs	r2!, {r1, r4, r6, r8, ip, lr, pc}
   203e0:	vsubw.s8	q9, q0, d2
   203e4:	addsmi	r0, sl, #67108864	; 0x4000000
   203e8:	movwcs	sp, #36889	; 0x9019
   203ec:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   203f0:			; <UNDEFINED> instruction: 0xd147429a
   203f4:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
   203f8:	ldmdbmi	r3!, {r0, r2, r3, r5, r7, r8, fp, ip, sp, pc}
   203fc:	strbeq	lr, [r7], #-2820	; 0xfffff4fc
   20400:	andeq	pc, r8, r4, lsl #2
   20404:			; <UNDEFINED> instruction: 0xf7e34479
   20408:			; <UNDEFINED> instruction: 0x4603eb52
   2040c:	teqle	r9, r0, lsl #16
   20410:	bcs	bfea0 <fputs@plt+0xbc3a0>
   20414:	bllt	5948f4 <fputs@plt+0x590df4>
   20418:	pop	{r3, r5, r9, sl, lr}
   2041c:	bmi	b01404 <fputs@plt+0xafd904>
   20420:	cfstrscs	mvf4, [r0, #-488]	; 0xfffffe18
   20424:	stmdbmi	sl!, {r0, r3, r5, r6, r7, ip, lr, pc}
   20428:	ldrbtmi	r2, [r9], #-1
   2042c:	ldm	r0, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20430:	movwcs	r6, #10674	; 0x29b2
   20434:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   20438:	mlale	r6, sl, r2, r4
   2043c:			; <UNDEFINED> instruction: 0xf5b28b62
   20440:	andsle	r6, r8, #128, 30	; 0x200
   20444:	andcs	r4, r1, r3, lsr #18
   20448:			; <UNDEFINED> instruction: 0xf7e34479
   2044c:	stmdbmi	r2!, {r1, r7, fp, sp, lr, pc}
   20450:	blhi	ff8a845c <fputs@plt+0xff8a495c>
   20454:			; <UNDEFINED> instruction: 0xf7e34479
   20458:	blhi	1a1a650 <fputs@plt+0x1a16b50>
   2045c:	stmibvs	r6!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   20460:	blvs	8b1cdc <fputs@plt+0x8ae1dc>
   20464:	ldmdbmi	sp, {r0, sp}
   20468:	ldrbtmi	r4, [r9], #-1074	; 0xfffffbce
   2046c:	ldmda	r0!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20470:	pop	{r3, r5, r9, sl, lr}
   20474:	ldmdbmi	sl, {r3, r4, r5, r6, r7, r8, r9, pc}
   20478:	mulcs	r1, r2, sl
   2047c:			; <UNDEFINED> instruction: 0xf7e34479
   20480:	strb	lr, [r4, r8, ror #16]!
   20484:	ldrbcc	pc, [pc, #79]!	; 204db <fputs@plt+0x1c9db>	; <UNPREDICTABLE>
   20488:	stclhi	7, cr14, [r2], #-792	; 0xfffffce8
   2048c:	stchi	0, cr2, [r3], #-4
   20490:			; <UNDEFINED> instruction: 0x801af8b4
   20494:	blx	fe8b28ea <fputs@plt+0xfe8aedea>
   20498:	ldrbtmi	r2, [r9], #-771	; 0xfffffcfd
   2049c:	strvs	pc, [r8, -r2, lsr #23]
   204a0:	sbcvs	pc, r1, #402653187	; 0x18000003
   204a4:	strvc	pc, [r3, -r8, lsl #22]
   204a8:	b	10e089c <fputs@plt+0x10dcd9c>
   204ac:	b	10bd20c <fputs@plt+0x10b970c>
   204b0:			; <UNDEFINED> instruction: 0xf7e30283
   204b4:	strb	lr, [r1, lr, asr #16]
   204b8:	ldrdeq	r9, [r0], -r6
   204bc:	andeq	r9, r0, lr, asr #11
   204c0:	muleq	r0, r2, r5
   204c4:	andeq	r9, r0, lr, ror r5
   204c8:	andeq	r9, r0, r4, lsl #10
   204cc:	andeq	r9, r0, r4, asr #10
   204d0:	andeq	r9, r0, r6, ror #10
   204d4:	andeq	r9, r0, r0, lsl #11
   204d8:	andeq	r9, r0, r8, lsl #11
   204dc:	muleq	r0, lr, r8
   204e0:	andeq	r9, r0, r8, lsr r5
   204e4:	andeq	r9, r0, r6, lsl #10
   204e8:	ldrlt	r4, [r0, #-2840]	; 0xfffff4e8
   204ec:			; <UNDEFINED> instruction: 0x460c447b
   204f0:	ldmiblt	sl!, {r1, r3, r4, fp, sp, lr}^
   204f4:	andcs	r6, r2, r9, asr r8
   204f8:	vsubl.s8	q9, d0, d9
   204fc:	vaddl.s8	q8, d0, d1
   20500:	addsmi	r0, r1, #268435456	; 0x10000000
   20504:	addmi	fp, r1, #24, 30	; 0x60
   20508:			; <UNDEFINED> instruction: 0xf04f4811
   2050c:	svclt	0x000c01ff
   20510:	vst2.32	{d22-d23}, [pc :64], fp
   20514:	ldrbtmi	r6, [r8], #-528	; 0xfffffdf0
   20518:	blhi	16d0140 <fputs@plt+0x16cc640>
   2051c:	movwpl	pc, #50255	; 0xc44f	; <UNPREDICTABLE>
   20520:	svclt	0x000460a0
   20524:			; <UNDEFINED> instruction: 0xf5020052
   20528:	rsbvs	r7, r2, r0, asr #4
   2052c:	b	ff5de4c0 <fputs@plt+0xff5da9c0>
   20530:	ldclt	0, cr2, [r0, #-128]	; 0xffffff80
   20534:	vst2.8	{d20-d21}, [pc], r7
   20538:	subvs	r7, sl, r0, lsl #4
   2053c:	ldrbtmi	r2, [r8], #-511	; 0xfffffe01
   20540:			; <UNDEFINED> instruction: 0xf7e360a0
   20544:	andcs	lr, r0, sl, asr #16
   20548:	svclt	0x0000bd10
   2054c:	andseq	r5, fp, r0, rrx
   20550:	andseq	r5, fp, r2, asr #32
   20554:	andseq	r5, fp, sl, lsl r0
   20558:	push	{r1, r3, r5, r6, r9, fp, lr}
   2055c:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   20560:	ldrsbthi	pc, [r8], -r3	; <UNPREDICTABLE>
   20564:	ldmdavs	r3, {r2, r9, sl, lr}
   20568:	ldmib	r1, {r0, r1, r2, r7, ip, sp, pc}^
   2056c:	stmib	sp, {r2, r3, r8}^
   20570:	blcs	20980 <fputs@plt+0x1ce80>
   20574:	adchi	pc, r2, r0, asr #32
   20578:	movwcs	r6, #10325	; 0x2855
   2057c:	vaddw.s8	q9, q0, d9
   20580:	vsubw.s8	q8, q0, d1
   20584:	addmi	r0, sp, #1073741824	; 0x40000000
   20588:	addsmi	fp, sp, #24, 30	; 0x60
   2058c:	movwcs	fp, #7948	; 0x1f0c
   20590:	mrsle	r2, (UNDEF: 121)
   20594:	ldrdge	pc, [r8], -r2
   20598:	blvc	5d9b0 <fputs@plt+0x59eb0>
   2059c:	addcs	r4, r0, #168820736	; 0xa100000
   205a0:	ldrbmi	r4, [r1], -r8, asr #12
   205a4:			; <UNDEFINED> instruction: 0xf7e34491
   205a8:	strbmi	lr, [fp, #2234]	; 0x8ba
   205ac:			; <UNDEFINED> instruction: 0xf8bad1f7
   205b0:	movwcs	r2, #26
   205b4:			; <UNDEFINED> instruction: 0xbc02e9dd
   205b8:	bl	6e685c <fputs@plt+0x6e2d5c>
   205bc:			; <UNDEFINED> instruction: 0xf14c0b02
   205c0:			; <UNDEFINED> instruction: 0xf11b0c00
   205c4:			; <UNDEFINED> instruction: 0xf14c30ff
   205c8:			; <UNDEFINED> instruction: 0xf00231ff
   205cc:	stmdbmi	lr, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
   205d0:	ldrbtmi	r2, [r9], #-520	; 0xfffffdf8
   205d4:	ldrtmi	r4, [r8], -r1, lsl #13
   205d8:	svc	0x009af7e2
   205dc:			; <UNDEFINED> instruction: 0x201af8ba
   205e0:			; <UNDEFINED> instruction: 0xf8c74643
   205e4:			; <UNDEFINED> instruction: 0xf8c79010
   205e8:			; <UNDEFINED> instruction: 0xf04f9020
   205ec:	ldmib	sp, {r1, r6, r8, ip, sp}^
   205f0:	subseq	r8, r2, r2, lsl #18
   205f4:			; <UNDEFINED> instruction: 0x61bd18a0
   205f8:	strcs	r6, [r2, #-377]	; 0xfffffe87
   205fc:	rscsvs	r2, sp, r1, lsl #2
   20600:	rsbsvs	r6, r9, #185	; 0xb9
   20604:	mvnsvs	r4, r1, asr #12
   20608:	andls	r9, r5, r0, lsl #10
   2060c:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
   20610:			; <UNDEFINED> instruction: 0x301af8ba
   20614:	tsteq	pc, pc, rrx	; <UNPREDICTABLE>
   20618:	bl	fe886634 <fputs@plt+0xfe882b34>
   2061c:	strbmi	r0, [r1], #-323	; 0xfffffebd
   20620:	pop	{r0, r1, r2, ip, sp, pc}
   20624:	ssub8	r4, r1, r0
   20628:	vsubl.s8	q9, d0, d7
   2062c:	addsmi	r0, r5, #268435456	; 0x10000000
   20630:	andcs	sp, r5, #100	; 0x64
   20634:	andeq	pc, r1, #192, 4
   20638:			; <UNDEFINED> instruction: 0xd05c4295
   2063c:	vsubl.s8	q9, d0, d8
   20640:	addsmi	r0, r5, #268435456	; 0x10000000
   20644:	blmi	c94a50 <fputs@plt+0xc90f50>
   20648:	bmi	c7183c <fputs@plt+0xc6dd3c>
   2064c:	strtmi	r2, [r0], -ip, lsl #2
   20650:	ldrbtmi	r2, [sl], #-1793	; 0xfffff8ff
   20654:	strbvs	pc, [r0, #1284]	; 0x504	; <UNPREDICTABLE>
   20658:	ldmib	lr, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2065c:			; <UNDEFINED> instruction: 0xf44f4b2d
   20660:	stmdane	r0!, {r8, ip, sp, lr}^
   20664:			; <UNDEFINED> instruction: 0x6121447b
   20668:	andcs	r4, r8, #704512	; 0xac000
   2066c:	ldrdls	pc, [r4], -r3
   20670:	ldrbtmi	r6, [r9], #-231	; 0xffffff19
   20674:	svc	0x004cf7e2
   20678:			; <UNDEFINED> instruction: 0xf8c44643
   2067c:	vst1.8	{d25-d28}, [pc :64], r8
   20680:	ldmib	sp, {r6, r7, r9, sp, lr}^
   20684:	strtmi	r8, [r8], -r2, lsl #18
   20688:	andvc	pc, r8, #196, 16	; 0xc40000
   2068c:	mcrrcc	0, 4, pc, r2, cr15	; <UNPREDICTABLE>
   20690:	andcs	pc, ip, #196, 16	; 0xc40000
   20694:	strbmi	r2, [r1], -r5, lsl #14
   20698:	andshi	pc, r0, #196, 16	; 0xc40000
   2069c:	eorhi	pc, r0, #196, 16	; 0xc40000
   206a0:	andscs	pc, ip, #196, 16	; 0xc40000
   206a4:	andsgt	pc, r4, #196, 16	; 0xc40000
   206a8:			; <UNDEFINED> instruction: 0xf7ff9700
   206ac:			; <UNDEFINED> instruction: 0xf5a8fd49
   206b0:	strtmi	r6, [r8], -r4, asr #3
   206b4:	pop	{r0, r1, r2, ip, sp, pc}
   206b8:	strb	r4, [r7, #4080]	; 0xff0
   206bc:			; <UNDEFINED> instruction: 0xf1049a02
   206c0:			; <UNDEFINED> instruction: 0xf04f0308
   206c4:			; <UNDEFINED> instruction: 0xf8c431ff
   206c8:			; <UNDEFINED> instruction: 0xf5a28028
   206cc:	rscvs	r7, r1, #0, 12
   206d0:	tstcs	r0, r8, lsl r6
   206d4:	vhadd.s8	q11, <illegal reg q0.5>, q11
   206d8:			; <UNDEFINED> instruction: 0xf6c56288
   206dc:	eorvs	r0, r2, r8, lsl #5
   206e0:			; <UNDEFINED> instruction: 0xf7e22220
   206e4:	stmdbmi	sp, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   206e8:	ldrbtmi	r2, [r9], #-544	; 0xfffffde0
   206ec:	pop	{r0, r1, r2, ip, sp, pc}
   206f0:			; <UNDEFINED> instruction: 0xf7e24ff0
   206f4:	blmi	2d0328 <fputs@plt+0x2cc828>
   206f8:			; <UNDEFINED> instruction: 0xe7a6447b
   206fc:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   20700:	svclt	0x0000e7a3
   20704:	andseq	r4, fp, lr, ror #31
   20708:	andeq	r9, r0, sl, lsl #7
   2070c:	strdeq	r9, [r0], -r4
   20710:	andeq	r9, r0, r6, ror #27
   20714:	andseq	r4, fp, r8, ror #29
   20718:	andeq	r9, r0, sl, ror #5
   2071c:	ldrdeq	ip, [r1], -r6
   20720:	andeq	r9, r0, r8, lsr r2
   20724:	andeq	r9, r0, sl, lsr #4
   20728:	vadd.i8	d22, d1, d2
   2072c:			; <UNDEFINED> instruction: 0xf6c56388
   20730:	addsmi	r0, sl, #136, 6	; 0x20000002
   20734:			; <UNDEFINED> instruction: 0x4604b510
   20738:	ldmdami	r0, {r0, r1, r4, ip, lr, pc}
   2073c:			; <UNDEFINED> instruction: 0xf7e34478
   20740:	stmdbmi	pc, {r1, r2, r4, r5, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
   20744:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   20748:	ldmib	r0!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2074c:	strtmi	fp, [r0], -r0, lsr #18
   20750:	pop	{r0, r8, sp}
   20754:			; <UNDEFINED> instruction: 0xe6214010
   20758:	tstcs	r1, r0, lsr #12
   2075c:			; <UNDEFINED> instruction: 0x4010e8bd
   20760:	stmdami	r8, {r1, r5, r7, r8, sl, sp, lr, pc}
   20764:			; <UNDEFINED> instruction: 0xf7e34478
   20768:	stmdbmi	r7, {r1, r5, r8, fp, sp, lr, pc}
   2076c:	andcs	r6, r1, r2, lsr #21
   20770:			; <UNDEFINED> instruction: 0x4010e8bd
   20774:			; <UNDEFINED> instruction: 0xf7e24479
   20778:	svclt	0x0000bee9
   2077c:	ldrdeq	r9, [r0], -r4
   20780:	strdeq	r9, [r0], -sl
   20784:	andeq	r9, r0, ip, lsl #5
   20788:	muleq	r0, r4, r5
   2078c:	vadd.i8	d22, d1, d2
   20790:			; <UNDEFINED> instruction: 0xf6c56388
   20794:	addsmi	r0, sl, #136, 6	; 0x20000002
   20798:	stmdbmi	r9, {r4, ip, lr, pc}
   2079c:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   207a0:			; <UNDEFINED> instruction: 0xf7e34604
   207a4:	stmdblt	r0!, {r2, r7, r8, fp, sp, lr, pc}
   207a8:	strtmi	r4, [r0], -r1, lsl #12
   207ac:			; <UNDEFINED> instruction: 0x4010e8bd
   207b0:			; <UNDEFINED> instruction: 0x4620e5f4
   207b4:	pop	{r8, sp}
   207b8:	ldrb	r4, [r5, #-16]!
   207bc:	ldrbmi	r2, [r0, -r0]!
   207c0:	andeq	r9, r0, r2, lsr #5
   207c4:	svcmi	0x00f8e92d
   207c8:	svcmi	0x00c76b83
   207cc:	blcs	319d0 <fputs@plt+0x2ded0>
   207d0:	cmphi	lr, r0	; <UNPREDICTABLE>
   207d4:	stmdacs	r0, {sl, fp, sp, lr}
   207d8:	cmnhi	r9, r0	; <UNPREDICTABLE>
   207dc:	stmda	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   207e0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   207e4:	sbchi	pc, lr, r0
   207e8:	movwhi	pc, #2271	; 0x8df	; <UNPREDICTABLE>
   207ec:	pkhbtmi	r2, r1, r3, lsl #8
   207f0:	streq	pc, [r0], #704	; 0x2c0
   207f4:	strd	r4, [r1], -r8
   207f8:	stmdbeq	r1, {r0, r2, r8, ip, sp, lr, pc}
   207fc:			; <UNDEFINED> instruction: 0x4648213b
   20800:	cdp	7, 11, cr15, cr8, cr2, {7}
   20804:	stmdacs	r0, {r0, r2, r9, sl, lr}
   20808:	adcshi	pc, r4, r0
   2080c:	teqcs	sp, r0, lsl #6
   20810:	strbmi	r7, [r8], -r3
   20814:	cdp	7, 10, cr15, cr14, cr2, {7}
   20818:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   2081c:	ldrbmi	sp, [sl], ip, ror #1
   20820:			; <UNDEFINED> instruction: 0xf80a2300
   20824:			; <UNDEFINED> instruction: 0xf8993b01
   20828:	blcc	26c830 <fputs@plt+0x268d30>
   2082c:	blcs	60d3a0 <fputs@plt+0x6098a0>
   20830:	blx	956868 <fputs@plt+0x952d68>
   20834:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
   20838:			; <UNDEFINED> instruction: 0xf819d508
   2083c:	blcc	270448 <fputs@plt+0x26c948>
   20840:	blcs	60d3b4 <fputs@plt+0x6098b4>
   20844:	vpmax.s8	d15, d3, d20
   20848:	sbchi	pc, r3, r0, asr #4
   2084c:			; <UNDEFINED> instruction: 0xf7e24648
   20850:	stmdacc	r1, {r6, r8, r9, sl, fp, sp, lr, pc}
   20854:	andeq	lr, r0, r9, lsl fp
   20858:	strmi	sp, [r2], -r9, lsl #4
   2085c:	bcc	720a4 <fputs@plt+0x6e5a4>
   20860:	blcc	27e874 <fputs@plt+0x27ad74>
   20864:	blcs	60d3d8 <fputs@plt+0x6098d8>
   20868:			; <UNDEFINED> instruction: 0xf103fa24
   2086c:	stmdavc	r3, {r0, r4, r5, r6, r8, fp, ip, lr, pc}^
   20870:	sbcslt	r3, fp, #9216	; 0x2400
   20874:	ldmdble	r2!, {r0, r1, r2, r4, r8, r9, fp, sp}^
   20878:	mulcc	r1, fp, r8
   2087c:	sbcslt	r3, fp, #9216	; 0x2400
   20880:	stmdale	fp, {r0, r1, r2, r4, r8, r9, fp, sp}
   20884:	vpmax.u8	d15, d3, d20
   20888:	strle	r0, [r7, #-2011]	; 0xfffff825
   2088c:	svccc	0x0001f81a
   20890:	sbcslt	r3, fp, #9216	; 0x2400
   20894:	blx	92b4f8 <fputs@plt+0x9279f8>
   20898:	stmdble	r8!, {r0, r1, r9, ip, sp, lr, pc}^
   2089c:			; <UNDEFINED> instruction: 0xf7e24650
   208a0:	stmdacc	r1, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
   208a4:	andeq	lr, r0, sl, lsl fp
   208a8:	strmi	sp, [r3], -r9, lsl #4
   208ac:	blcc	72114 <fputs@plt+0x6e614>
   208b0:	bcc	27e8c0 <fputs@plt+0x27adc0>
   208b4:	bcs	60d404 <fputs@plt+0x609904>
   208b8:			; <UNDEFINED> instruction: 0xf102fa24
   208bc:	stmdavc	r2, {r2, r3, r4, r5, r8, fp, ip, lr, pc}^
   208c0:	sbcslt	r3, r2, #36864	; 0x9000
   208c4:	ldmdble	ip!, {r0, r1, r2, r4, r9, fp, sp}
   208c8:	strbmi	r4, [r8], -r1, asr #12
   208cc:	stmia	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   208d0:	blmi	fe20ed38 <fputs@plt+0xfe20b238>
   208d4:			; <UNDEFINED> instruction: 0xf8c3447b
   208d8:	stmibmi	r6, {sp, pc}
   208dc:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   208e0:	stmia	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   208e4:	blmi	fe14ed4c <fputs@plt+0xfe14b24c>
   208e8:			; <UNDEFINED> instruction: 0xf8c3447b
   208ec:			; <UNDEFINED> instruction: 0xf899a004
   208f0:	blcs	1b2c8f8 <fputs@plt+0x1b28df8>
   208f4:			; <UNDEFINED> instruction: 0xf899d10a
   208f8:	blcs	1aec904 <fputs@plt+0x1ae8e04>
   208fc:			; <UNDEFINED> instruction: 0xf899d106
   20900:	ldmdblt	fp, {r1, ip, sp}
   20904:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
   20908:	andge	pc, r8, r3, asr #17
   2090c:			; <UNDEFINED> instruction: 0x4648497c
   20910:			; <UNDEFINED> instruction: 0xf7e34479
   20914:	tstlt	r8, ip, asr #17
   20918:			; <UNDEFINED> instruction: 0xf47f2d00
   2091c:	eors	sl, r1, sp, ror #30
   20920:			; <UNDEFINED> instruction: 0x46534a78
   20924:			; <UNDEFINED> instruction: 0x21204878
   20928:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   2092c:	ldmda	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20930:			; <UNDEFINED> instruction: 0xf47f2d00
   20934:	eor	sl, r5, r1, ror #30
   20938:	strble	r0, [r0, #1993]	; 0x7c9
   2093c:			; <UNDEFINED> instruction: 0x4618459a
   20940:	blx	957018 <fputs@plt+0x953518>
   20944:	bicsmi	pc, r2, #536870912	; 0x20000000
   20948:	andeq	pc, r1, #18
   2094c:	subvc	fp, r2, r8, lsl #30
   20950:			; <UNDEFINED> instruction: 0x07c9e7ba
   20954:	strbmi	sp, [sl, #-1419]	; 0xfffffa75
   20958:			; <UNDEFINED> instruction: 0xf4bf4610
   2095c:	blx	94c760 <fputs@plt+0x948c60>
   20960:	bicsmi	pc, fp, #201326592	; 0xc000000
   20964:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   20968:	subvc	fp, r3, r8, lsl #30
   2096c:	ldrbeq	lr, [r0, r4, lsl #15]
   20970:	ldr	sp, [r3, ip, lsl #9]
   20974:			; <UNDEFINED> instruction: 0x4648213d
   20978:	ldcl	7, cr15, [ip, #904]!	; 0x388
   2097c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   20980:	svcge	0x004df47f
   20984:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
   20988:			; <UNDEFINED> instruction: 0xb113689b
   2098c:	blcs	c7ea00 <fputs@plt+0xc7af00>
   20990:	blmi	1814b18 <fputs@plt+0x1811018>
   20994:	ldmdami	pc, {sl, sp}^	; <UNPREDICTABLE>
   20998:	cfldrdmi	mvd4, [pc, #-492]	; 207b4 <fputs@plt+0x1ccb4>
   2099c:			; <UNDEFINED> instruction: 0xf8d34478
   209a0:	ldrbtmi	r8, [sp], #-0
   209a4:			; <UNDEFINED> instruction: 0xf7e34641
   209a8:	smlalbblt	lr, r8, r2, r8
   209ac:	cfstrscs	mvf3, [r5], {1}
   209b0:			; <UNDEFINED> instruction: 0xf855d013
   209b4:			; <UNDEFINED> instruction: 0x46410034
   209b8:	ldmda	r8!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   209bc:	mvnsle	r2, r0, lsl #16
   209c0:	bmi	15f3720 <fputs@plt+0x15efc20>
   209c4:	bl	f1bb8 <fputs@plt+0xee0b8>
   209c8:	ldrbtmi	r0, [sl], #-1220	; 0xfffffb3c
   209cc:	subsvs	r6, r4, r4, ror #16
   209d0:	ldrbeq	lr, [r0, r6]
   209d4:	svcge	0x0031f53f
   209d8:	blmi	14da6c0 <fputs@plt+0x14d6bc0>
   209dc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   209e0:			; <UNDEFINED> instruction: 0xf04f4b51
   209e4:	ldclmi	8, cr0, [r1, #-0]
   209e8:	ldrbtmi	r4, [fp], #-2129	; 0xfffff7af
   209ec:			; <UNDEFINED> instruction: 0xf8d3447d
   209f0:	ldrbtmi	r9, [r8], #-4
   209f4:	and	r3, r1, r8, lsr #10
   209f8:	eorseq	pc, r8, r5, asr r8	; <UNPREDICTABLE>
   209fc:			; <UNDEFINED> instruction: 0xf7e34649
   20a00:	mvnlt	lr, r6, asr r8
   20a04:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   20a08:	svceq	0x0009f1b8
   20a0c:			; <UNDEFINED> instruction: 0x4630d1f4
   20a10:	cdp	7, 3, cr15, cr4, cr2, {7}
   20a14:	suble	r2, r7, r0, lsl #24
   20a18:	andcs	r2, r9, r2, lsl #6
   20a1c:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   20a20:	andeq	pc, r1, r0, asr #5
   20a24:	svclt	0x00184284
   20a28:	svclt	0x000c429c
   20a2c:	andcs	r2, r0, r1
   20a30:	blmi	1054e48 <fputs@plt+0x1051348>
   20a34:	ldrbtmi	r2, [fp], #-0
   20a38:			; <UNDEFINED> instruction: 0xb1a3689b
   20a3c:	svchi	0x00f8e8bd
   20a40:	bmi	fb373c <fputs@plt+0xfafc3c>
   20a44:	bl	f1c38 <fputs@plt+0xee138>
   20a48:	ldrbtmi	r0, [sl], #-2248	; 0xfffff738
   20a4c:	ldrdcc	pc, [ip], -r8	; <UNPREDICTABLE>
   20a50:	bfi	r6, r3, #1, #28
   20a54:			; <UNDEFINED> instruction: 0x46304b3a
   20a58:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   20a5c:			; <UNDEFINED> instruction: 0xf7e2601a
   20a60:	andcs	lr, r0, lr, lsl #28
   20a64:	blmi	e1aa14 <fputs@plt+0xe16f14>
   20a68:	ldmdami	r7!, {r3, r5, r9, sp}
   20a6c:	ldmpl	ip!, {r0, r8, sp}^
   20a70:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   20a74:	cdp	7, 14, cr15, cr12, cr2, {7}
   20a78:	bmi	d73750 <fputs@plt+0xd6fc50>
   20a7c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   20a80:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
   20a84:			; <UNDEFINED> instruction: 0xf7e2681b
   20a88:			; <UNDEFINED> instruction: 0xf06fef46
   20a8c:	bfi	r0, r5, #0, #22
   20a90:	eorcs	r4, r1, #44, 22	; 0xb000
   20a94:	tstcs	r1, pc, lsr #16
   20a98:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   20a9c:			; <UNDEFINED> instruction: 0xf7e2681b
   20aa0:			; <UNDEFINED> instruction: 0xf06feed8
   20aa4:	bfi	r0, r5, #0, #10
   20aa8:	eorcs	r4, r9, #38912	; 0x9800
   20aac:	tstcs	r1, sl, lsr #16
   20ab0:	ldrbtmi	r5, [r8], #-2300	; 0xfffff704
   20ab4:			; <UNDEFINED> instruction: 0xf7e26823
   20ab8:	stmdami	r8!, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   20abc:	eorcs	r6, r8, #2293760	; 0x230000
   20ac0:	tstcs	r1, r8, ror r4
   20ac4:	cdp	7, 12, cr15, cr4, cr2, {7}
   20ac8:	andseq	pc, r5, pc, rrx
   20acc:	blmi	79a9ac <fputs@plt+0x796eac>
   20ad0:	stmdami	r3!, {r0, r1, r2, r3, r4, r9, sp}
   20ad4:	ldmpl	fp!, {r0, r8, sp}^
   20ad8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   20adc:	cdp	7, 11, cr15, cr8, cr2, {7}
   20ae0:	andseq	pc, r5, pc, rrx
   20ae4:	svclt	0x0000e7aa
   20ae8:	muleq	r1, ip, r5
   20aec:	andeq	r9, r0, r4, lsr #5
   20af0:	andeq	ip, r1, ip, lsl #6
   20af4:	andeq	r9, r0, r2, asr #3
   20af8:	strdeq	ip, [r1], -r8
   20afc:	ldrdeq	ip, [r1], -sl
   20b00:	muleq	r0, ip, r1
   20b04:	andeq	r9, r0, r0, lsl fp
   20b08:	muleq	r1, r6, r2
   20b0c:	andeq	ip, r1, sl, asr r2
   20b10:	andeq	ip, r1, r8, asr #4
   20b14:	andeq	r5, r0, ip, asr #14
   20b18:	andeq	fp, r1, r6, asr #4
   20b1c:	andeq	fp, r1, r4, lsr #4
   20b20:	andseq	r4, fp, r2, lsl #23
   20b24:	andseq	r4, fp, r0, ror fp
   20b28:	strdeq	ip, [r1], -r6
   20b2c:	strdeq	fp, [r1], -ip
   20b30:	andeq	r9, r0, sl, asr r0
   20b34:	andseq	r4, fp, r6, lsl fp
   20b38:	andeq	fp, r1, r4, lsr #3
   20b3c:	andseq	r4, fp, r2, lsl #22
   20b40:			; <UNDEFINED> instruction: 0x001b4af2
   20b44:	andeq	r0, r0, r8, ror r2
   20b48:	muleq	r0, ip, r0
   20b4c:	andeq	ip, r1, r2, ror #2
   20b50:	strheq	r9, [r0], -r6
   20b54:			; <UNDEFINED> instruction: 0x00008fba
   20b58:	andeq	r9, r0, r2
   20b5c:	andeq	r9, r0, r0, lsr #32
   20b60:	andeq	r8, r0, r0, lsr #31
   20b64:			; <UNDEFINED> instruction: 0x4606b570
   20b68:	stc	7, cr15, [r2], {226}	; 0xe2
   20b6c:	bmi	373ba4 <fputs@plt+0x3700a4>
   20b70:			; <UNDEFINED> instruction: 0x4623447c
   20b74:	stmdavs	r1!, {r2, r5, r7, fp, ip, lr}
   20b78:	ldrtmi	r4, [r0], -r5, lsl #12
   20b7c:	svc	0x00c0f7e2
   20b80:	tstcs	r0, r8, lsr #12
   20b84:			; <UNDEFINED> instruction: 0xf7e26824
   20b88:	bmi	21c480 <fputs@plt+0x218980>
   20b8c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   20b90:	strtmi	r4, [r0], -r3, lsl #12
   20b94:	cdp	7, 11, cr15, cr14, cr2, {7}
   20b98:	rscscc	pc, pc, pc, asr #32
   20b9c:	svclt	0x0000bd70
   20ba0:	strdeq	fp, [r1], -r8
   20ba4:	andeq	r0, r0, r8, ror r2
   20ba8:	andeq	r3, r0, r2, asr #6
   20bac:	mvnsmi	lr, #737280	; 0xb4000
   20bb0:	bmi	eb2410 <fputs@plt+0xeae910>
   20bb4:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   20bb8:			; <UNDEFINED> instruction: 0x46074b39
   20bbc:			; <UNDEFINED> instruction: 0x4608447a
   20bc0:			; <UNDEFINED> instruction: 0x212f460d
   20bc4:			; <UNDEFINED> instruction: 0xf8df58d3
   20bc8:	ldmdavs	fp, {r2, r3, r4, r6, r7, ip, pc}
   20bcc:	ldrcc	pc, [r4], #-2253	; 0xfffff733
   20bd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20bd4:	stcl	7, cr15, [lr], {226}	; 0xe2
   20bd8:	bllt	fe231fc4 <fputs@plt+0xfe22e4c4>
   20bdc:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   20be0:	vst1.8	{d20-d21}, [pc :256], r1
   20be4:	eorsvs	r6, r0, r0, lsl #7
   20be8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   20bec:	strmi	r9, [r4], -r2, lsl #10
   20bf0:	strbmi	r9, [r0], -r0, lsl #4
   20bf4:	strls	r2, [r1, -r1, lsl #4]
   20bf8:	cdp	7, 0, cr15, cr8, cr2, {7}
   20bfc:	strbmi	r4, [r0], -fp, lsr #18
   20c00:			; <UNDEFINED> instruction: 0xf7e24479
   20c04:			; <UNDEFINED> instruction: 0x4605ed98
   20c08:	strbmi	fp, [r3], -r8, lsl #7
   20c0c:	strtmi	r4, [r1], -r2, lsr #12
   20c10:	cdp	7, 7, cr15, cr8, cr2, {7}
   20c14:	movwlt	r4, #1543	; 0x607
   20c18:			; <UNDEFINED> instruction: 0xf7e24628
   20c1c:	strtmi	lr, [r0], -r0, lsl #25
   20c20:	bmi	8f8d04 <fputs@plt+0x8f5204>
   20c24:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   20c28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20c2c:	ldrcc	pc, [r4], #-2269	; 0xfffff723
   20c30:			; <UNDEFINED> instruction: 0xf04f405a
   20c34:			; <UNDEFINED> instruction: 0xd12f0300
   20c38:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
   20c3c:	mvnshi	lr, #12386304	; 0xbd0000
   20c40:			; <UNDEFINED> instruction: 0x462b481c
   20c44:	tstcs	r1, ip, lsl sl
   20c48:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   20c4c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   20c50:	cdp	7, 6, cr15, cr0, cr2, {7}
   20c54:	andeq	pc, ip, pc, rrx
   20c58:	ldmdami	r8, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20c5c:			; <UNDEFINED> instruction: 0xf7ff4478
   20c60:	strtmi	pc, [r8], -r1, lsl #31
   20c64:	mrrc	7, 14, pc, sl, cr2	; <UNPREDICTABLE>
   20c68:	subeq	pc, r6, pc, rrx
   20c6c:	blmi	49abd8 <fputs@plt+0x4970d8>
   20c70:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   20c74:			; <UNDEFINED> instruction: 0xf7e2681c
   20c78:	stmdavs	r0, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
   20c7c:	bl	ff85ec0c <fputs@plt+0xff85b10c>
   20c80:	tstcs	r1, r3, asr #12
   20c84:	andls	r4, r0, #2097152	; 0x200000
   20c88:	strtmi	r4, [r0], -sp, lsl #20
   20c8c:			; <UNDEFINED> instruction: 0xf7e2447a
   20c90:			; <UNDEFINED> instruction: 0xf06fee42
   20c94:	strb	r0, [r4, r1]
   20c98:	cdp	7, 2, cr15, cr8, cr2, {7}
   20c9c:	andeq	fp, r1, ip, lsr #3
   20ca0:	andeq	r0, r0, r0, ror r2
   20ca4:	muleq	r1, r0, r1
   20ca8:	andeq	r9, r0, r2, asr #8
   20cac:	andeq	r8, r0, r0, lsr #7
   20cb0:	andeq	fp, r1, r2, asr #2
   20cb4:	andeq	r0, r0, r8, ror r2
   20cb8:			; <UNDEFINED> instruction: 0x000093b8
   20cbc:	andeq	r9, r0, r8, lsl #8
   20cc0:	andeq	r9, r0, ip, lsr #7
   20cc4:	svcmi	0x00f0e92d
   20cc8:	ldrmi	fp, [sp], -r7, lsl #1
   20ccc:	smlabteq	r3, sp, r9, lr
   20cd0:	svcls	0x00109205
   20cd4:	stcl	7, cr15, [sl, #-904]!	; 0xfffffc78
   20cd8:	ldreq	pc, [pc], #-263	; 20ce0 <fputs@plt+0x1d1e0>
   20cdc:			; <UNDEFINED> instruction: 0x0727ea37
   20ce0:	strtmi	fp, [r7], -r8, lsr #30
   20ce4:	ldrbtmi	r4, [ip], #-3145	; 0xfffff3b7
   20ce8:			; <UNDEFINED> instruction: 0xf7e24606
   20cec:	strmi	lr, [r2], r0, ror #26
   20cf0:	ldcl	7, cr15, [ip, #-904]	; 0xfffffc78
   20cf4:			; <UNDEFINED> instruction: 0xf7e24683
   20cf8:			; <UNDEFINED> instruction: 0xf1baed5a
   20cfc:	svclt	0x00180f00
   20d00:	subsle	r2, lr, r0, lsl #28
   20d04:	svclt	0x00182800
   20d08:	svceq	0x0000f1bb
   20d0c:	subsle	r4, r8, r0, lsl #13
   20d10:	stc	7, cr15, [r8, #904]	; 0x388
   20d14:	stmdacs	r0, {r0, r7, r9, sl, lr}
   20d18:	cmnne	pc, pc, asr r0	; <UNPREDICTABLE>
   20d1c:	ldrbmi	r2, [r0], -r2, lsl #2
   20d20:	vpmax.u8	d15, d1, d7
   20d24:	ldrmi	r9, [pc], -r2, lsl #6
   20d28:	mcrr	7, 14, pc, r2, cr2	; <UNPREDICTABLE>
   20d2c:	ldrbmi	r2, [r8], -r0, lsr #2
   20d30:	ldc	7, cr15, [lr], #-904	; 0xfffffc78
   20d34:	ldrbmi	r4, [sl], -fp, asr #12
   20d38:			; <UNDEFINED> instruction: 0x46404651
   20d3c:	cdp	7, 10, cr15, cr2, cr2, {7}
   20d40:			; <UNDEFINED> instruction: 0xf7e24638
   20d44:			; <UNDEFINED> instruction: 0x4607edbc
   20d48:	subsle	r2, r2, r0, lsl #16
   20d4c:	svcne	0x001c9b02
   20d50:	andsle	r1, r6, #4, 18	; 0x10000
   20d54:	strmi	r4, [r1], pc, asr #12
   20d58:	strtmi	r4, [sl], -r3, asr #12
   20d5c:	andcs	r4, r0, r1, lsr r6
   20d60:			; <UNDEFINED> instruction: 0xf7e29700
   20d64:			; <UNDEFINED> instruction: 0x4630eb5c
   20d68:	mrrc	7, 14, pc, sl, cr2	; <UNPREDICTABLE>
   20d6c:	strtmi	r2, [r9], -r0, lsr #4
   20d70:			; <UNDEFINED> instruction: 0xf844ba00
   20d74:	strtmi	r0, [r8], -r4, lsl #18
   20d78:	stc	7, cr15, [lr, #904]	; 0x388
   20d7c:	stmible	fp!, {r0, r5, r7, r8, sl, lr}^
   20d80:	blls	b26c4 <fputs@plt+0xaebc4>
   20d84:	andne	lr, r4, #3620864	; 0x374000
   20d88:	movwls	r9, #2051	; 0x803
   20d8c:			; <UNDEFINED> instruction: 0xf7fd463b
   20d90:			; <UNDEFINED> instruction: 0x4605ffb5
   20d94:			; <UNDEFINED> instruction: 0xf7e24638
   20d98:			; <UNDEFINED> instruction: 0x4630ec72
   20d9c:	cdp	7, 10, cr15, cr10, cr2, {7}
   20da0:			; <UNDEFINED> instruction: 0xf7e24650
   20da4:	ldrbmi	lr, [r8], -r8, lsr #29
   20da8:	cdp	7, 10, cr15, cr4, cr2, {7}
   20dac:			; <UNDEFINED> instruction: 0xf7e24640
   20db0:	stccs	14, cr14, [r0, #-648]	; 0xfffffd78
   20db4:			; <UNDEFINED> instruction: 0xf06fbf18
   20db8:	strtmi	r0, [r8], -r2, lsl #10
   20dbc:	pop	{r0, r1, r2, ip, sp, pc}
   20dc0:	blmi	504d88 <fputs@plt+0x501288>
   20dc4:	ldmdami	r3, {r0, r1, r2, r4, r9, sp}
   20dc8:			; <UNDEFINED> instruction: 0xf06f2101
   20dcc:	stmiapl	r3!, {r0, r1, r3, r8, sl}^
   20dd0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   20dd4:	ldc	7, cr15, [ip, #-904]!	; 0xfffffc78
   20dd8:	blmi	39ad9c <fputs@plt+0x39729c>
   20ddc:	stmdami	lr, {r0, r1, r2, r3, r4, r9, sp}
   20de0:			; <UNDEFINED> instruction: 0xf06f2101
   20de4:	stmiapl	r3!, {r0, r1, r3, r8, sl}^
   20de8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   20dec:	ldc	7, cr15, [r0, #-904]!	; 0xfffffc78
   20df0:	stmdami	r7, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20df4:	bmi	269200 <fputs@plt+0x265700>
   20df8:	streq	pc, [fp, #-111]	; 0xffffff91
   20dfc:	stmdapl	r0!, {r1, r8, r9, fp, ip, pc}
   20e00:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   20e04:	stc	7, cr15, [r6, #904]	; 0x388
   20e08:	svclt	0x0000e7d7
   20e0c:	andeq	fp, r1, r2, lsl #1
   20e10:	andeq	r0, r0, r8, ror r2
   20e14:			; <UNDEFINED> instruction: 0x000092b0
   20e18:			; <UNDEFINED> instruction: 0x000092b0
   20e1c:	andeq	r2, r0, r4, ror sl
   20e20:	addlt	fp, r2, r0, ror r5
   20e24:	cfmsub32mi	mvax0, mvfx4, mvfx14, mvfx13
   20e28:			; <UNDEFINED> instruction: 0xf7e29001
   20e2c:	stmdals	r1, {r3, r5, r7, sl, fp, sp, lr, pc}
   20e30:			; <UNDEFINED> instruction: 0xf7e2447e
   20e34:	teqlt	r8, #200, 26	; 0x3200
   20e38:			; <UNDEFINED> instruction: 0xf7e24604
   20e3c:	teqlt	r8, r6	; <illegal shifter operand>
   20e40:			; <UNDEFINED> instruction: 0xf7e24620
   20e44:	orrslt	lr, r0, lr, ror ip
   20e48:	eorvs	r2, ip, r0
   20e4c:	ldcllt	0, cr11, [r0, #-8]!
   20e50:	andscs	r4, fp, #20, 22	; 0x5000
   20e54:	tstcs	r1, r4, lsl r8
   20e58:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
   20e5c:			; <UNDEFINED> instruction: 0xf7e2681b
   20e60:			; <UNDEFINED> instruction: 0x4620ecf8
   20e64:	stc	7, cr15, [r0, #-904]	; 0xfffffc78
   20e68:	rscscc	pc, pc, pc, asr #32
   20e6c:	blmi	39ae2c <fputs@plt+0x39732c>
   20e70:	stmdami	lr, {r0, r1, r2, r5, r9, sp}
   20e74:	ldmpl	r3!, {r0, r8, sp}^
   20e78:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   20e7c:	stcl	7, cr15, [r8], #904	; 0x388
   20e80:			; <UNDEFINED> instruction: 0xf7e24620
   20e84:	strb	lr, [ip, ip, ror #25]!
   20e88:	andscs	r4, r7, #6144	; 0x1800
   20e8c:	tstcs	r1, r8, lsl #16
   20e90:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
   20e94:			; <UNDEFINED> instruction: 0xf7e2681b
   20e98:			; <UNDEFINED> instruction: 0xf04fecdc
   20e9c:			; <UNDEFINED> instruction: 0xe7d530ff
   20ea0:	andeq	sl, r1, r8, lsr pc
   20ea4:	andeq	r0, r0, r8, ror r2
   20ea8:	andeq	r9, r0, r6, ror r2
   20eac:	andeq	r9, r0, r4, ror r2
   20eb0:	andeq	r9, r0, r6, lsr #4
   20eb4:	mvnsmi	lr, sp, lsr #18
   20eb8:	bmi	1272714 <fputs@plt+0x126ec14>
   20ebc:	blmi	127273c <fputs@plt+0x126ec3c>
   20ec0:	cfstr32vs	mvfx15, [r3, #692]	; 0x2b4
   20ec4:			; <UNDEFINED> instruction: 0x4604447a
   20ec8:	strmi	r4, [r8], r8, lsr #12
   20ecc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   20ed0:	ldrcc	pc, [r4], #-2253	; 0xfffff733
   20ed4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20ed8:	eorsvs	r2, r3, r0, lsl #6
   20edc:	b	fe95ee6c <fputs@plt+0xfe95b36c>
   20ee0:	ldrbtmi	r4, [fp], #-2881	; 0xfffff4bf
   20ee4:	rsble	r2, ip, r0, lsl #16
   20ee8:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
   20eec:	ldcl	7, cr15, [lr, #904]	; 0x388
   20ef0:			; <UNDEFINED> instruction: 0x2c00b9a8
   20ef4:	ldmdbmi	lr!, {r0, r1, r4, r6, ip, lr, pc}
   20ef8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   20efc:	ldc	7, cr15, [r8], {226}	; 0xe2
   20f00:	suble	r2, r9, r0, lsl #16
   20f04:	svcge	0x00054a3b
   20f08:	orrvs	pc, r0, #1325400064	; 0x4f000000
   20f0c:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   20f10:	ldrtmi	r9, [r8], -r0, lsl #4
   20f14:	andcs	r4, r1, #26214400	; 0x1900000
   20f18:	ldcl	7, cr15, [r8], #-904	; 0xfffffc78
   20f1c:	cmnlt	r4, #13
   20f20:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   20f24:			; <UNDEFINED> instruction: 0xf44faf05
   20f28:	andls	r6, r0, #128, 6
   20f2c:			; <UNDEFINED> instruction: 0x46384619
   20f30:	stmib	sp, {r0, r9, sp}^
   20f34:			; <UNDEFINED> instruction: 0xf7e24801
   20f38:	movwcs	lr, #3178	; 0xc6a
   20f3c:			; <UNDEFINED> instruction: 0x46284639
   20f40:			; <UNDEFINED> instruction: 0xf7e2461a
   20f44:	strmi	lr, [r4], -lr, lsl #23
   20f48:			; <UNDEFINED> instruction: 0xf7e2b308
   20f4c:			; <UNDEFINED> instruction: 0x4605ed7e
   20f50:	strtmi	fp, [r0], -r8, ror #6
   20f54:	stcl	7, cr15, [r2, #-904]	; 0xfffffc78
   20f58:	eorsvs	r2, r5, r0
   20f5c:	blmi	873800 <fputs@plt+0x86fd00>
   20f60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20f64:			; <UNDEFINED> instruction: 0xf8dd681a
   20f68:	subsmi	r3, sl, r4, lsl r4
   20f6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20f70:			; <UNDEFINED> instruction: 0xf50dd133
   20f74:	pop	{r0, r1, r7, r8, sl, fp, sp, lr}
   20f78:	svcge	0x000581f0
   20f7c:	strbmi	r4, [r3], -r0, lsr #20
   20f80:	orrvs	pc, r0, pc, asr #8
   20f84:			; <UNDEFINED> instruction: 0x4638447a
   20f88:	stcl	7, cr15, [r6, #-904]	; 0xfffffc78
   20f8c:	ldmdami	sp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   20f90:			; <UNDEFINED> instruction: 0xf7ff4478
   20f94:	strb	pc, [r1, r7, ror #27]!	; <UNPREDICTABLE>
   20f98:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
   20f9c:	bmi	71aeac <fputs@plt+0x7173ac>
   20fa0:			; <UNDEFINED> instruction: 0xf44faf05
   20fa4:			; <UNDEFINED> instruction: 0xf8cd6380
   20fa8:	ldrbtmi	r8, [sl], #-4
   20fac:	ldmdami	r8, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
   20fb0:			; <UNDEFINED> instruction: 0xf7ff4478
   20fb4:			; <UNDEFINED> instruction: 0x4620fdd7
   20fb8:	ldc	7, cr15, [r0, #-904]	; 0xfffffc78
   20fbc:	andseq	pc, r5, pc, rrx
   20fc0:	ldcmi	7, cr14, [r4], {204}	; 0xcc
   20fc4:	ldmdami	r4, {r0, r2, r4, r9, sp}
   20fc8:	ldmdbpl	fp, {r0, r8, sp}
   20fcc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   20fd0:	ldc	7, cr15, [lr], #-904	; 0xfffffc78
   20fd4:	subseq	pc, lr, pc, rrx
   20fd8:			; <UNDEFINED> instruction: 0xf7e2e7c0
   20fdc:	svclt	0x0000ec88
   20fe0:	andeq	sl, r1, r4, lsr #29
   20fe4:	andeq	r0, r0, r0, ror r2
   20fe8:	andeq	sl, r1, r6, lsl #29
   20fec:	andeq	r9, r0, sl, lsr #4
   20ff0:	andeq	r9, r0, r2, lsr #4
   20ff4:	andeq	r9, r0, r6, lsl r2
   20ff8:	andeq	r2, r0, lr, lsr r9
   20ffc:	andeq	sl, r1, r8, lsl #28
   21000:			; <UNDEFINED> instruction: 0x000094b4
   21004:	andeq	r9, r0, r8, lsl #4
   21008:	andeq	r9, r0, r2, lsr #3
   2100c:			; <UNDEFINED> instruction: 0x000091b6
   21010:	andeq	r9, r0, r0, lsl r2
   21014:	andeq	r0, r0, r8, ror r2
   21018:			; <UNDEFINED> instruction: 0x000091b4
   2101c:	rsbgt	pc, r8, #14614528	; 0xdf0000
   21020:	svcmi	0x00f0e92d
   21024:	blmi	fe672a8c <fputs@plt+0xfe66ef8c>
   21028:	strdlt	r4, [sp], ip
   2102c:	strmi	r2, [r4], -r0, lsl #12
   21030:			; <UNDEFINED> instruction: 0xf85c460d
   21034:	ldrmi	r3, [r7], -r3
   21038:	ldrtmi	r2, [r2], -r0
   2103c:	movwls	r6, #47131	; 0xb81b
   21040:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21044:	tstcs	r0, r6, lsl fp
   21048:			; <UNDEFINED> instruction: 0xf8df9608
   2104c:	movwls	r9, #8772	; 0x2244
   21050:	stc	7, cr15, [r4], {226}	; 0xe2
   21054:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
   21058:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   2105c:			; <UNDEFINED> instruction: 0xb1286ae0
   21060:			; <UNDEFINED> instruction: 0xf7ffa908
   21064:			; <UNDEFINED> instruction: 0x4606fedd
   21068:	cmnle	r9, r0, lsl #16
   2106c:	ldmib	r4, {r3, r9, fp, ip, pc}^
   21070:	bcs	21478 <fputs@plt+0x1d978>
   21074:	addhi	pc, r3, r0
   21078:			; <UNDEFINED> instruction: 0xf7ffab07
   2107c:			; <UNDEFINED> instruction: 0x4606ff1b
   21080:			; <UNDEFINED> instruction: 0xf0402e00
   21084:	stmdbls	r7, {r0, r1, r7, pc}
   21088:	blcc	19b7e0 <fputs@plt+0x197ce0>
   2108c:	movwls	r9, #16643	; 0x4103
   21090:	b	15df020 <fputs@plt+0x15db520>
   21094:	strmi	r9, [r2], r3, lsl #18
   21098:			; <UNDEFINED> instruction: 0xf0002800
   2109c:			; <UNDEFINED> instruction: 0xf7e280b1
   210a0:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
   210a4:			; <UNDEFINED> instruction: 0x4650d07f
   210a8:	bl	fe95f038 <fputs@plt+0xfe95b538>
   210ac:	andls	r9, r5, sl
   210b0:	stc	7, cr15, [r4], {226}	; 0xe2
   210b4:	andls	r9, r3, r5, lsl #22
   210b8:	rsbsle	r2, sp, r0, lsl #16
   210bc:	bl	11df04c <fputs@plt+0x11db54c>
   210c0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   210c4:	adcshi	pc, r8, r0
   210c8:	b	3df058 <fputs@plt+0x3db558>
   210cc:			; <UNDEFINED> instruction: 0x46504631
   210d0:	b	45f060 <fputs@plt+0x45b560>
   210d4:	stmdacs	r0, {r0, r3, ip, pc}
   210d8:	sbchi	pc, r0, r0
   210dc:	ldmdbvs	fp, {r2, r8, r9, fp, ip, pc}
   210e0:	stmdbge	r9, {r3, r4, r7, r8, r9, sl, lr}
   210e4:			; <UNDEFINED> instruction: 0xf8cd4633
   210e8:	strmi	sl, [r2], -r0
   210ec:			; <UNDEFINED> instruction: 0xf7e24648
   210f0:	stmdacs	r0, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
   210f4:	adchi	pc, r6, r0, asr #6
   210f8:	svceq	0x0000f1bb
   210fc:	stmdbmi	r5!, {r0, r1, r2, ip, lr, pc}^
   21100:	ldrdeq	pc, [r0], -fp
   21104:			; <UNDEFINED> instruction: 0xf7e24479
   21108:	stmdacs	r0, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
   2110c:	svccs	0x0000d067
   21110:	strcc	fp, [r4, #-4036]	; 0xfffff03c
   21114:	bleq	5d258 <fputs@plt+0x59758>
   21118:	rsbs	sp, r7, r5, lsl #24
   2111c:	bleq	9d550 <fputs@plt+0x99a50>
   21120:	ldrbmi	r3, [pc, #-1288]	; 20c20 <fputs@plt+0x1d120>
   21124:	stmdavs	sl!, {r1, r4, r5, r6, ip, lr, pc}
   21128:			; <UNDEFINED> instruction: 0xf8554648
   2112c:			; <UNDEFINED> instruction: 0xf7e21c04
   21130:	stmdacs	r0, {r1, r2, r7, r9, fp, sp, lr, pc}
   21134:	ldmdami	r8, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   21138:			; <UNDEFINED> instruction: 0xf7ff4478
   2113c:			; <UNDEFINED> instruction: 0x4605fd13
   21140:			; <UNDEFINED> instruction: 0xf7e24648
   21144:	stmdals	r3, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
   21148:	b	fe65f0d8 <fputs@plt+0xfe65b5d8>
   2114c:			; <UNDEFINED> instruction: 0xf7e24650
   21150:	stccs	12, cr14, [r0, #-280]	; 0xfffffee8
   21154:	stmdals	r7, {r1, r2, r3, r4, r5, r8, ip, lr, pc}
   21158:	mrrc	7, 14, pc, r2, cr2	; <UNPREDICTABLE>
   2115c:	stmiblt	r3, {r0, r1, r5, r6, r7, r9, fp, sp, lr}^
   21160:	blmi	12b3aa0 <fputs@plt+0x12affa0>
   21164:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21168:	blls	2fb1d8 <fputs@plt+0x2f76d8>
   2116c:			; <UNDEFINED> instruction: 0xf04f405a
   21170:			; <UNDEFINED> instruction: 0xf0400300
   21174:	ldrtmi	r8, [r0], -r6, lsl #1
   21178:	pop	{r0, r2, r3, ip, sp, pc}
   2117c:	bge	205144 <fputs@plt+0x201644>
   21180:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
   21184:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
   21188:	svcge	0x007df43f
   2118c:	blcs	3bd20 <fputs@plt+0x38220>
   21190:	stcls	0, cr13, [r8], {230}	; 0xe6
   21194:	rscle	r2, r3, r0, lsl #24
   21198:			; <UNDEFINED> instruction: 0xf7e24620
   2119c:	strtmi	lr, [r0], -r0, ror #22
   211a0:	bl	18df130 <fputs@plt+0x18db630>
   211a4:	ldmdami	lr!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   211a8:			; <UNDEFINED> instruction: 0xf7ff4478
   211ac:			; <UNDEFINED> instruction: 0x4605fcdb
   211b0:			; <UNDEFINED> instruction: 0xf7e24650
   211b4:	bfi	lr, r4, (invalid: 24:12)
   211b8:	tstcs	r1, sl, lsr r8
   211bc:			; <UNDEFINED> instruction: 0xf06f4a3a
   211c0:			; <UNDEFINED> instruction: 0xf859050b
   211c4:	ldrbtmi	r0, [sl], #-0
   211c8:			; <UNDEFINED> instruction: 0xf7e26800
   211cc:	ldrbmi	lr, [r0], -r4, lsr #23
   211d0:	stc	7, cr15, [r4], {226}	; 0xe2
   211d4:	strtmi	r9, [lr], -r7, lsl #16
   211d8:	ldc	7, cr15, [r2], {226}	; 0xe2
   211dc:	stmdals	r9, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   211e0:	vcgt.s8	d18, d1, d6
   211e4:			; <UNDEFINED> instruction: 0xf04f0201
   211e8:			; <UNDEFINED> instruction: 0x960031ff
   211ec:	stmdb	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   211f0:	stcle	8, cr2, [ip], {0}
   211f4:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   211f8:	ldc2	7, cr15, [r4], #1020	; 0x3fc
   211fc:	ldr	r4, [pc, r5, lsl #12]
   21200:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   21204:	stc2	7, cr15, [lr], #1020	; 0x3fc
   21208:	str	r4, [r2, r5, lsl #12]!
   2120c:	bge	2c7620 <fputs@plt+0x2c3b20>
   21210:			; <UNDEFINED> instruction: 0xf7e24648
   21214:	bicslt	lr, r8, r4, ror #20
   21218:			; <UNDEFINED> instruction: 0xf7e24648
   2121c:	strbmi	lr, [r8], -r6, ror #18
   21220:	bl	ff2df1b0 <fputs@plt+0xff2db6b0>
   21224:			; <UNDEFINED> instruction: 0xf7e24650
   21228:	bls	11c198 <fputs@plt+0x118698>
   2122c:			; <UNDEFINED> instruction: 0xf8c89b0a
   21230:	bls	a9238 <fputs@plt+0xa5738>
   21234:	usada8	lr, r3, r0, r6
   21238:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   2123c:	ldc2	7, cr15, [r2], {255}	; 0xff
   21240:	str	r4, [r0, r5, lsl #12]
   21244:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   21248:	stc2	7, cr15, [ip], {255}	; 0xff
   2124c:	ldrb	r4, [r7, -r5, lsl #12]!
   21250:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   21254:	stc2	7, cr15, [r6], {255}	; 0xff
   21258:	ldrb	r4, [r1, -r5, lsl #12]!
   2125c:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   21260:	stc2	7, cr15, [r0], {255}	; 0xff
   21264:	strb	r4, [lr, -r5, lsl #12]!
   21268:	andscs	r4, ip, #14336	; 0x3800
   2126c:	tstcs	r1, r5, lsl r8
   21270:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   21274:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   21278:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   2127c:	b	ffa5f20c <fputs@plt+0xffa5b70c>
   21280:			; <UNDEFINED> instruction: 0xf7e2e76e
   21284:	svclt	0x0000eb34
   21288:	andeq	sl, r1, r0, asr #26
   2128c:	andeq	r0, r0, r0, ror r2
   21290:	andeq	sl, r1, r4, lsl sp
   21294:	andeq	r3, r0, ip, ror #17
   21298:	muleq	r0, ip, r1
   2129c:	andeq	sl, r1, r4, lsl #24
   212a0:	andeq	r9, r0, ip, ror r0
   212a4:	andeq	r0, r0, r8, ror r2
   212a8:	andeq	r9, r0, r6, ror r0
   212ac:	andeq	r9, r0, r2, asr #1
   212b0:	andeq	r9, r0, r2
   212b4:	andeq	r9, r0, lr, lsr #32
   212b8:	andeq	r9, r0, lr, asr r0
   212bc:	muleq	r0, r6, r0
   212c0:	andeq	r9, r0, r6, lsr #32
   212c4:	andeq	r8, r0, ip, ror #30
   212c8:	svcmi	0x00f0e92d
   212cc:	blhi	15c788 <fputs@plt+0x158c88>
   212d0:	mcr	12, 0, r4, cr8, cr3, {5}
   212d4:	ldrbtmi	r0, [ip], #-2704	; 0xfffff570
   212d8:	andls	fp, r7, #141	; 0x8d
   212dc:	movwls	r4, #23217	; 0x5ab1
   212e0:	ldrbtmi	r4, [sl], #-2993	; 0xfffff44f
   212e4:	smlabteq	r3, sp, r9, lr
   212e8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   212ec:			; <UNDEFINED> instruction: 0xf04f930b
   212f0:	blls	6a1ef8 <fputs@plt+0x69e3f8>
   212f4:			; <UNDEFINED> instruction: 0xf7e29306
   212f8:			; <UNDEFINED> instruction: 0xee08ea96
   212fc:			; <UNDEFINED> instruction: 0xf7e20a10
   21300:	strls	lr, [r8], #-2646	; 0xfffff5aa
   21304:			; <UNDEFINED> instruction: 0xf7e24683
   21308:	pkhtbmi	lr, r0, r2, asr #20
   2130c:	b	13df29c <fputs@plt+0x13db79c>
   21310:			; <UNDEFINED> instruction: 0xf7e24681
   21314:	strmi	lr, [r7], -ip, asr #20
   21318:	b	125f2a8 <fputs@plt+0x125b7a8>
   2131c:	andls	r4, r3, r4, lsl #12
   21320:	b	115f2b0 <fputs@plt+0x115b7b0>
   21324:			; <UNDEFINED> instruction: 0xf7e24605
   21328:	strmi	lr, [r6], -r2, asr #20
   2132c:	b	fdf2bc <fputs@plt+0xfdb7bc>
   21330:	svceq	0x0000f1b8
   21334:			; <UNDEFINED> instruction: 0xf1bbbf18
   21338:			; <UNDEFINED> instruction: 0xf0000f00
   2133c:	svccs	0x00008128
   21340:			; <UNDEFINED> instruction: 0xf1b9bf18
   21344:			; <UNDEFINED> instruction: 0xf0000f00
   21348:	stfcsd	f0, [r0, #-136]	; 0xffffff78
   2134c:	stccs	15, cr11, [r0], {24}
   21350:	tsthi	sp, r0	; <UNPREDICTABLE>
   21354:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   21358:	stmdbeq	r4!, {r1, r7, r9, sl, lr}^
   2135c:	svclt	0x00082e00
   21360:	cfstrscs	mvf2, [r0], {1}
   21364:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
   21368:	blcs	47f80 <fputs@plt+0x44480>
   2136c:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
   21370:	vnmls.f64	d10, d8, d10
   21374:			; <UNDEFINED> instruction: 0x46210a90
   21378:	mcr	6, 0, r4, cr9, cr10, {0}
   2137c:			; <UNDEFINED> instruction: 0x46233a10
   21380:	bl	fe9df310 <fputs@plt+0xfe9db810>
   21384:			; <UNDEFINED> instruction: 0xf7e2980a
   21388:	stmdacs	r0, {r6, r8, fp, sp, lr, pc}^
   2138c:	rscshi	pc, ip, r0, lsl #6
   21390:			; <UNDEFINED> instruction: 0xf7e2980a
   21394:	blls	15b8b4 <fputs@plt+0x157db4>
   21398:	andsvs	r6, r8, ip, asr r0
   2139c:			; <UNDEFINED> instruction: 0xf7e2980a
   213a0:	stmdacs	r0!, {r2, r4, r5, r8, fp, sp, lr, pc}
   213a4:	movwcs	sp, #3191	; 0xc77
   213a8:	bne	45cc14 <fputs@plt+0x459114>
   213ac:	beq	fe45cc14 <fputs@plt+0xfe459114>
   213b0:			; <UNDEFINED> instruction: 0xf7e2461a
   213b4:	stmdbls	sl, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
   213b8:			; <UNDEFINED> instruction: 0xf7e24650
   213bc:	teqlt	r0, sl, lsl r9
   213c0:	ldrbmi	r2, [r8], -r1, lsl #2
   213c4:	ldm	r4!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   213c8:			; <UNDEFINED> instruction: 0xf0402800
   213cc:			; <UNDEFINED> instruction: 0xf04f80b5
   213d0:	mrc	4, 0, r3, cr8, cr15, {7}
   213d4:			; <UNDEFINED> instruction: 0x464a3a10
   213d8:	ldrtmi	r4, [r0], -r1, asr #12
   213dc:	bl	14df36c <fputs@plt+0x14db86c>
   213e0:	bcc	45cc48 <fputs@plt+0x459148>
   213e4:			; <UNDEFINED> instruction: 0x46514632
   213e8:	strtmi	r2, [r8], -r0, lsl #16
   213ec:			; <UNDEFINED> instruction: 0xf04fbf08
   213f0:			; <UNDEFINED> instruction: 0xf7e234ff
   213f4:	stmdacs	r0, {r2, r3, r4, r6, fp, sp, lr, pc}
   213f8:	strtmi	sp, [sl], -sl, asr #32
   213fc:			; <UNDEFINED> instruction: 0x46284631
   21400:	stmdb	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21404:	suble	r2, r3, r0, lsl #16
   21408:			; <UNDEFINED> instruction: 0xf7e24628
   2140c:	blls	21b83c <fputs@plt+0x217d3c>
   21410:			; <UNDEFINED> instruction: 0x46506018
   21414:	ldm	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21418:	strtmi	r4, [r8], -r1, lsl #12
   2141c:	stmia	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21420:	cmple	fp, r0, lsl #16
   21424:	ldrbtcc	pc, [pc], #79	; 2142c <fputs@plt+0x1d92c>	; <UNPREDICTABLE>
   21428:	ldrtmi	r9, [r9], -r3, lsl #16
   2142c:	stmia	r0!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21430:	mnfem	f3, f0
   21434:			; <UNDEFINED> instruction: 0x463a3a10
   21438:	strtmi	r9, [r8], -r3, lsl #18
   2143c:	ldmda	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21440:	cmple	r5, r0, lsl #16
   21444:	ldrbmi	r9, [r8], -r5, lsl #22
   21448:	andge	pc, r0, r3, asr #17
   2144c:	ldrmi	r9, [sl], -r6, lsl #22
   21450:	andsvs	r9, r3, r3, lsl #22
   21454:	bl	13df3e4 <fputs@plt+0x13db8e4>
   21458:			; <UNDEFINED> instruction: 0xf7e24640
   2145c:	strbmi	lr, [r8], -ip, asr #22
   21460:	bl	125f3f0 <fputs@plt+0x125b8f0>
   21464:			; <UNDEFINED> instruction: 0xf7e24638
   21468:	strtmi	lr, [r8], -r6, asr #22
   2146c:	bl	10df3fc <fputs@plt+0x10db8fc>
   21470:			; <UNDEFINED> instruction: 0xf7e24630
   21474:	stmdami	sp, {r6, r8, r9, fp, sp, lr, pc}^
   21478:	blmi	1369ce4 <fputs@plt+0x13661e4>
   2147c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   21480:			; <UNDEFINED> instruction: 0xf06f9d08
   21484:	stmiapl	fp!, {r0, r1, r3, sl}^
   21488:			; <UNDEFINED> instruction: 0xf7e2681b
   2148c:	sub	lr, r3, r2, ror #19
   21490:	ldrbtcc	pc, [pc], #79	; 21498 <fputs@plt+0x1d998>	; <UNPREDICTABLE>
   21494:	stmdals	sl, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   21498:	stmdb	lr, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2149c:	rsbsle	r2, r3, r0, lsl #16
   214a0:	strmi	r2, [r1], -r0, lsr #4
   214a4:			; <UNDEFINED> instruction: 0xf7e29009
   214a8:	blls	29bc90 <fputs@plt+0x298190>
   214ac:	cmple	r2, r0, lsl #16
   214b0:			; <UNDEFINED> instruction: 0xf04f4618
   214b4:			; <UNDEFINED> instruction: 0xf7e234ff
   214b8:			; <UNDEFINED> instruction: 0xe774eb1e
   214bc:	bcc	45cd24 <fputs@plt+0x459224>
   214c0:	strbmi	r4, [r1], -sl, lsr #12
   214c4:			; <UNDEFINED> instruction: 0xf7e24638
   214c8:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   214cc:	str	sp, [r9, ip, lsr #3]!
   214d0:	bhi	5cb0c <fputs@plt+0x5900c>
   214d4:	stmdbls	r3, {r0, r1, r4, r6, r9, sl, lr}
   214d8:	andcs	r4, r0, sl, lsr #12
   214dc:	svc	0x009ef7e1
   214e0:	adcle	r2, pc, r0, lsl #16
   214e4:	ldrbmi	r9, [r8], -r5, lsl #22
   214e8:			; <UNDEFINED> instruction: 0xf8c39a06
   214ec:	blls	1094f4 <fputs@plt+0x1059f4>
   214f0:			; <UNDEFINED> instruction: 0xf7e26013
   214f4:	strbmi	lr, [r0], -r0, lsl #22
   214f8:	b	fff5f488 <fputs@plt+0xfff5b988>
   214fc:			; <UNDEFINED> instruction: 0xf7e24648
   21500:			; <UNDEFINED> instruction: 0x4638eafa
   21504:	b	ffddf494 <fputs@plt+0xffddb994>
   21508:			; <UNDEFINED> instruction: 0xf7e24628
   2150c:			; <UNDEFINED> instruction: 0x4630eaf4
   21510:	b	ffc5f4a0 <fputs@plt+0xffc5b9a0>
   21514:			; <UNDEFINED> instruction: 0xd1ae2c00
   21518:	blmi	8f3db8 <fputs@plt+0x8f02b8>
   2151c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21520:	blls	2fb590 <fputs@plt+0x2f7a90>
   21524:			; <UNDEFINED> instruction: 0xf04f405a
   21528:	teqle	r6, r0, lsl #6
   2152c:	andlt	r4, sp, r0, lsr #12
   21530:	blhi	15c82c <fputs@plt+0x158d2c>
   21534:	svchi	0x00f0e8bd
   21538:	strbmi	r2, [r0], -r2, lsl #2
   2153c:	ldmda	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21540:			; <UNDEFINED> instruction: 0xf43f2800
   21544:			; <UNDEFINED> instruction: 0x2120af44
   21548:			; <UNDEFINED> instruction: 0xf7e24648
   2154c:	stmdacs	r0, {r1, r4, r5, fp, sp, lr, pc}
   21550:	svcge	0x003ff47f
   21554:			; <UNDEFINED> instruction: 0x4618e73b
   21558:			; <UNDEFINED> instruction: 0xf7e22120
   2155c:	blls	29be4c <fputs@plt+0x29834c>
   21560:	adcle	r2, r5, r0, lsl #16
   21564:	strcs	r4, [r0], #-1560	; 0xfffff9e8
   21568:	ldmda	sl, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2156c:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}^
   21570:	strmi	r9, [r1], -r9, lsl #22
   21574:	blls	132ddc <fputs@plt+0x12f2dc>
   21578:	subsvs	r4, sl, sl, lsl #6
   2157c:	b	feedf50c <fputs@plt+0xfeedba0c>
   21580:	blge	2db1cc <fputs@plt+0x2d76cc>
   21584:	bcc	45cdb0 <fputs@plt+0x4592b0>
   21588:	ldrbtcc	pc, [pc], #79	; 21590 <fputs@plt+0x1da90>	; <UNPREDICTABLE>
   2158c:	stmdami	sl, {r0, r1, r3, r8, r9, sl, sp, lr, pc}
   21590:	blmi	1e9df4 <fputs@plt+0x1e62f4>
   21594:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   21598:			; <UNDEFINED> instruction: 0xf7e2e772
   2159c:	svclt	0x0000e9a8
   215a0:	muleq	r1, r2, sl
   215a4:	andeq	sl, r1, r6, lsl #21
   215a8:	andeq	r0, r0, r0, ror r2
   215ac:	andeq	r8, r0, r6, lsl #29
   215b0:	andeq	r0, r0, r8, ror r2
   215b4:	andeq	sl, r1, ip, asr #16
   215b8:	andeq	r8, r0, sl, ror #21
   215bc:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   215c0:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   215c4:	push	{r1, r3, r4, r5, r6, sl, lr}
   215c8:			; <UNDEFINED> instruction: 0xf2ad4ff0
   215cc:	ldmpl	r3, {r2, r4, r6, r8, sl, fp, lr}^
   215d0:	strmi	sl, [r4], -sp, lsl #26
   215d4:	ldmdavs	fp, {r6, r7, r9, fp, sp, lr}
   215d8:	strbcc	pc, [ip], #-2253	; 0xfffff733	; <UNPREDICTABLE>
   215dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   215e0:	eorvs	r2, fp, r0, lsl #6
   215e4:			; <UNDEFINED> instruction: 0xf8df4688
   215e8:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
   215ec:	movlt	r9, #335544320	; 0x14000000
   215f0:			; <UNDEFINED> instruction: 0xf7ff4629
   215f4:	pkhbtmi	pc, r1, r5, lsl #24	; <UNPREDICTABLE>
   215f8:			; <UNDEFINED> instruction: 0xf0402800
   215fc:	stmdavs	lr!, {r2, r3, r4, r8, pc}
   21600:	bls	5bd58 <fputs@plt+0x58258>
   21604:			; <UNDEFINED> instruction: 0x4630b35e
   21608:	svc	0x000ef7e1
   2160c:			; <UNDEFINED> instruction: 0xf0002800
   21610:			; <UNDEFINED> instruction: 0xf8df827f
   21614:	ldrbtmi	r1, [r9], #-1320	; 0xfffffad8
   21618:	b	125f5a8 <fputs@plt+0x125baa8>
   2161c:			; <UNDEFINED> instruction: 0xf0402800
   21620:			; <UNDEFINED> instruction: 0xf1b9811b
   21624:			; <UNDEFINED> instruction: 0xf0000f00
   21628:			; <UNDEFINED> instruction: 0xf8df81e9
   2162c:			; <UNDEFINED> instruction: 0x46481514
   21630:			; <UNDEFINED> instruction: 0xf7e24479
   21634:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   21638:	cmphi	sp, r0	; <UNPREDICTABLE>
   2163c:	strcs	pc, [r4, #-2271]	; 0xfffff721
   21640:			; <UNDEFINED> instruction: 0xf44faf13
   21644:			; <UNDEFINED> instruction: 0xf8cd6380
   21648:	ldrbtmi	r9, [sl], #-4
   2164c:	ldrtmi	r9, [r8], -r0, lsl #4
   21650:	andcs	r4, r1, #26214400	; 0x1900000
   21654:	ldm	sl, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21658:	ldmib	r4, {r1, r2, r3, r8, sp, lr, pc}^
   2165c:			; <UNDEFINED> instruction: 0x212f9a00
   21660:			; <UNDEFINED> instruction: 0xf7e14650
   21664:	strmi	lr, [r6], -r8, lsl #31
   21668:			; <UNDEFINED> instruction: 0xf0402800
   2166c:	svcge	0x0013820a
   21670:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   21674:	orrvs	pc, r0, #1325400064	; 0x4f000000
   21678:	bls	9bdb4 <fputs@plt+0x982b4>
   2167c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   21680:	andls	r4, r0, #56, 12	; 0x3800000
   21684:			; <UNDEFINED> instruction: 0xf7e22201
   21688:			; <UNDEFINED> instruction: 0xf8dfe8c2
   2168c:	ldrtmi	r1, [r8], -r0, asr #9
   21690:			; <UNDEFINED> instruction: 0xf7e24479
   21694:	pkhtbmi	lr, r1, r0, asr #16
   21698:			; <UNDEFINED> instruction: 0xf0002800
   2169c:			; <UNDEFINED> instruction: 0xf10d8209
   216a0:	ldrtmi	r0, [r3], -r0, asr #20
   216a4:			; <UNDEFINED> instruction: 0xf8ca4632
   216a8:	ldrbmi	r6, [r1], -r0
   216ac:	ldmda	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   216b0:			; <UNDEFINED> instruction: 0xf0002800
   216b4:			; <UNDEFINED> instruction: 0xf8da8212
   216b8:			; <UNDEFINED> instruction: 0xf7e10000
   216bc:	pkhtbmi	lr, r3, r0, asr #30
   216c0:			; <UNDEFINED> instruction: 0xf0002800
   216c4:			; <UNDEFINED> instruction: 0xf7e28214
   216c8:	strmi	lr, [r6], -r0, asr #19
   216cc:			; <UNDEFINED> instruction: 0xf0002800
   216d0:			; <UNDEFINED> instruction: 0x46488217
   216d4:	svc	0x0022f7e1
   216d8:			; <UNDEFINED> instruction: 0xf7e24658
   216dc:			; <UNDEFINED> instruction: 0xf8dae980
   216e0:			; <UNDEFINED> instruction: 0xf7e20000
   216e4:	blge	31be44 <fputs@plt+0x318344>
   216e8:	bleq	a5db24 <fputs@plt+0xa5a024>
   216ec:	beq	e5db28 <fputs@plt+0xe5a028>
   216f0:	ldrmi	sl, [r8], -ip, lsl #20
   216f4:	andls	r9, r0, r6, lsl #6
   216f8:			; <UNDEFINED> instruction: 0x4651465b
   216fc:	andls	r4, r7, #48, 12	; 0x3000000
   21700:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
   21704:	stmdacs	r0, {r0, r7, r9, sl, lr}
   21708:	addhi	pc, r8, r0, asr #32
   2170c:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   21710:	ldrdeq	pc, [r0], -fp
   21714:	andls	r4, r8, #2046820352	; 0x7a000000
   21718:	svc	0x0076f7e1
   2171c:	strbmi	r9, [r9], -r8, lsl #20
   21720:	strbmi	r4, [r0], -r3, lsl #12
   21724:			; <UNDEFINED> instruction: 0xf7fb9309
   21728:	bls	26071c <fputs@plt+0x25cc1c>
   2172c:	svccc	0x00fff1b0
   21730:			; <UNDEFINED> instruction: 0xf0004681
   21734:	stmdavs	r0!, {r1, r2, r6, r7, pc}^
   21738:			; <UNDEFINED> instruction: 0xf8df2364
   2173c:			; <UNDEFINED> instruction: 0x4619c418
   21740:	ldrbtmi	r2, [ip], #513	; 0x201
   21744:			; <UNDEFINED> instruction: 0xf8cd9001
   21748:	ldrtmi	ip, [r8], -r0
   2174c:	ldmda	lr, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21750:			; <UNDEFINED> instruction: 0x4649463a
   21754:			; <UNDEFINED> instruction: 0xf7fb4640
   21758:	mcrrne	11, 14, pc, r2, cr3	; <UNPREDICTABLE>
   2175c:			; <UNDEFINED> instruction: 0xf0004601
   21760:	stmdacs	r0, {r2, r3, r5, r6, r8, pc}
   21764:	cmphi	sl, r0, asr #5	; <UNPREDICTABLE>
   21768:	tstls	r8, r3, ror #16
   2176c:	movwls	r4, #22040	; 0x5618
   21770:	svc	0x00aef7e1
   21774:	bmi	ffe47b9c <fputs@plt+0xffe4409c>
   21778:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
   2177c:	andcc	r9, r1, r5, lsl #2
   21780:	strbmi	r9, [r0], -r0
   21784:	blx	feedf780 <fputs@plt+0xfeedbc80>
   21788:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2178c:	stmdbls	r9, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
   21790:	andcs	sl, r4, r0, lsl pc
   21794:	vaddl.u8	<illegal reg q12.5>, d1, d0
   21798:	vsubl.u8	q9, d1, d7
   2179c:	cdpeq	14, 0, cr4, cr11, cr7, {0}
   217a0:	b	10f30a8 <fputs@plt+0x10ef5a8>
   217a4:	stmdbls	r5, {r0, r8, r9, sp, lr}
   217a8:			; <UNDEFINED> instruction: 0x4c02ea43
   217ac:	ldrtmi	r4, [fp], -fp, ror #21
   217b0:			; <UNDEFINED> instruction: 0x2c0eea4c
   217b4:			; <UNDEFINED> instruction: 0xf8cd447a
   217b8:			; <UNDEFINED> instruction: 0xf7fdc040
   217bc:	pkhbtmi	pc, r1, pc, lsl #21	; <UNPREDICTABLE>
   217c0:	blls	20ff68 <fputs@plt+0x20c468>
   217c4:	stmdbls	r5, {r2, r9, sp}
   217c8:	ldrdgt	pc, [r0], -r3
   217cc:	andls	r4, r0, #61865984	; 0x3b00000
   217d0:	andcs	pc, r7, ip, asr #7
   217d4:	cdpmi	3, 0, cr15, cr7, cr12, {6}
   217d8:	andsvs	lr, ip, #323584	; 0x4f000
   217dc:	andvs	lr, ip, #270336	; 0x42000
   217e0:	andmi	lr, r0, r2, asr #20
   217e4:	b	1034364 <fputs@plt+0x1030864>
   217e8:	strbmi	r2, [r0], -lr, lsl #28
   217ec:			; <UNDEFINED> instruction: 0xf8c7447a
   217f0:			; <UNDEFINED> instruction: 0xf7fde000
   217f4:	stmdbls	r5, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
   217f8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   217fc:			; <UNDEFINED> instruction: 0xf8dbd07e
   21800:			; <UNDEFINED> instruction: 0xf7e20000
   21804:	blls	1dbdec <fputs@plt+0x1d82ec>
   21808:			; <UNDEFINED> instruction: 0xf7e26818
   2180c:			; <UNDEFINED> instruction: 0xf119e974
   21810:	svclt	0x00140f03
   21814:	stmdbeq	r4, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   21818:	ldmdbeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   2181c:			; <UNDEFINED> instruction: 0xf7e24630
   21820:	bvs	ff91bbe8 <fputs@plt+0xff9180e8>
   21824:	stmdavs	ip!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   21828:	strtmi	fp, [r0], -ip, lsr #2
   2182c:	ldmda	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21830:			; <UNDEFINED> instruction: 0xf7e24620
   21834:	bmi	ff31b8a4 <fputs@plt+0xff317da4>
   21838:	ldrbtmi	r4, [sl], #-3006	; 0xfffff442
   2183c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21840:	strbcc	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   21844:			; <UNDEFINED> instruction: 0xf04f405a
   21848:			; <UNDEFINED> instruction: 0xf0400300
   2184c:	strbmi	r8, [r8], -lr, ror #2
   21850:	lfmmi	f7, 3, [r4, #-52]	; 0xffffffcc
   21854:	svchi	0x00f0e8bd
   21858:	svceq	0x0000f1b9
   2185c:	bmi	ff0d58dc <fputs@plt+0xff0d1ddc>
   21860:	svcge	0x0013447a
   21864:	orrvs	pc, r0, #1325400064	; 0x4f000000
   21868:	ldrmi	r9, [r9], -r0, lsl #4
   2186c:	andcs	r4, r1, #56, 12	; 0x3800000
   21870:	bls	9bfac <fputs@plt+0x984ac>
   21874:	svc	0x00caf7e1
   21878:	ldrtmi	r2, [r0], -r0, lsl #6
   2187c:			; <UNDEFINED> instruction: 0x4639461a
   21880:	stmda	r0!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21884:	orrslt	r4, r8, r2, lsl #13
   21888:	ldm	lr, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2188c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   21890:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
   21894:			; <UNDEFINED> instruction: 0xf7e24650
   21898:	str	lr, [r4, -r2, lsr #17]!
   2189c:	bmi	fed0d4f0 <fputs@plt+0xfed099f0>
   218a0:	vst1.16	{d20-d22}, [pc :64], r3
   218a4:	ldrbtmi	r6, [sl], #-384	; 0xfffffe80
   218a8:			; <UNDEFINED> instruction: 0xf7e24638
   218ac:			; <UNDEFINED> instruction: 0xe7e3e8b6
   218b0:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
   218b4:			; <UNDEFINED> instruction: 0xf956f7ff
   218b8:	strmi	r4, [r6], -r1, lsl #13
   218bc:	lslsle	r2, r0, #16
   218c0:	tstcs	r0, r1, lsl r7
   218c4:			; <UNDEFINED> instruction: 0xf7fd4640
   218c8:			; <UNDEFINED> instruction: 0xf1b0fb65
   218cc:			; <UNDEFINED> instruction: 0xf6bf0900
   218d0:			; <UNDEFINED> instruction: 0xf119af32
   218d4:			; <UNDEFINED> instruction: 0xf0000f03
   218d8:	bls	181c04 <fputs@plt+0x17e104>
   218dc:	ldmpl	r3, {r0, r2, r5, r7, r8, r9, fp, lr}^
   218e0:			; <UNDEFINED> instruction: 0xf7fd681f
   218e4:	bmi	fe960db0 <fputs@plt+0xfe95d2b0>
   218e8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   218ec:	ldrtmi	r4, [r8], -r3, lsl #12
   218f0:	ldmda	r0, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   218f4:	bmi	fe89b708 <fputs@plt+0xfe897c08>
   218f8:			; <UNDEFINED> instruction: 0xe7b2447a
   218fc:	ldrdgt	pc, [r0], -sl
   21900:			; <UNDEFINED> instruction: 0xf8da2208
   21904:	ldrtmi	r0, [fp], -r4
   21908:	blx	346110 <fputs@plt+0x342610>
   2190c:	b	141e11c <fputs@plt+0x141a61c>
   21910:			; <UNDEFINED> instruction: 0xf4022e1c
   21914:	vst1.16	{d0-d3}, [lr :256]
   21918:	b	10b531c <fputs@plt+0x10b181c>
   2191c:	b	13fa154 <fputs@plt+0x13f6654>
   21920:	b	10bbd68 <fputs@plt+0x10b8268>
   21924:	b	13e2164 <fputs@plt+0x13de664>
   21928:	b	126c130 <fputs@plt+0x1268630>
   2192c:	b	10bbd34 <fputs@plt+0x10b8234>
   21930:	b	13fc9a8 <fputs@plt+0x13f8ea8>
   21934:	bmi	fe4ad17c <fputs@plt+0xfe4a967c>
   21938:	rsbseq	pc, pc, sl, lsl #8
   2193c:	cdpmi	4, 7, cr15, cr15, cr14, {0}
   21940:	andeq	lr, r0, r9, asr #20
   21944:	b	1032b34 <fputs@plt+0x102f034>
   21948:			; <UNDEFINED> instruction: 0xf8c70e0e
   2194c:	strbmi	ip, [r0], -r4
   21950:	and	pc, r0, r7, asr #17
   21954:			; <UNDEFINED> instruction: 0xf9d2f7fd
   21958:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2195c:	svcge	0x004ff47f
   21960:	strbmi	r9, [r0], -r9, lsl #30
   21964:	stmdbls	r5, {r0, r1, r2, r7, r9, fp, lr}
   21968:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
   2196c:	ldrdcc	pc, [r0], -fp
   21970:			; <UNDEFINED> instruction: 0xf9a8f7ff
   21974:	stmdacs	r0, {r0, r7, r9, sl, lr}
   21978:	svcge	0x0041f47f
   2197c:	strbmi	r9, [r0], -r0, lsl #14
   21980:	stmdbls	r5, {r1, r2, r8, r9, sl, fp, ip, pc}
   21984:	ldmdavs	fp!, {r7, r9, fp, lr}
   21988:	tstls	r7, sl, ror r4
   2198c:			; <UNDEFINED> instruction: 0xf99af7ff
   21990:	stmdacs	r0, {r0, r7, r9, sl, lr}
   21994:	svcge	0x0033f47f
   21998:	ldrmi	r6, [r8], -r3, lsr #18
   2199c:			; <UNDEFINED> instruction: 0xf7e19305
   219a0:	stmdbls	r7, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
   219a4:	blls	174390 <fputs@plt+0x170890>
   219a8:	tstls	r5, sl, ror r4
   219ac:	andls	r3, r0, r1
   219b0:			; <UNDEFINED> instruction: 0xf7fd4640
   219b4:	strmi	pc, [r1], r3, lsr #19
   219b8:			; <UNDEFINED> instruction: 0xf47f2800
   219bc:	bvs	fe90d644 <fputs@plt+0xfe909b44>
   219c0:	tstlt	fp, #81920	; 0x14000
   219c4:	tstls	r7, r8, lsl r6
   219c8:			; <UNDEFINED> instruction: 0xf7e19305
   219cc:	bmi	1c5d3dc <fputs@plt+0x1c598dc>
   219d0:	stmdbls	r7, {r0, r2, r8, r9, fp, ip, pc}
   219d4:	andcc	r4, r1, sl, ror r4
   219d8:	strbmi	r9, [r0], -r0
   219dc:			; <UNDEFINED> instruction: 0xf98ef7fd
   219e0:			; <UNDEFINED> instruction: 0xf8db4681
   219e4:			; <UNDEFINED> instruction: 0xf7e20000
   219e8:	blls	1dbc08 <fputs@plt+0x1d8108>
   219ec:			; <UNDEFINED> instruction: 0xf7e26818
   219f0:			; <UNDEFINED> instruction: 0xf1b9e882
   219f4:			; <UNDEFINED> instruction: 0xf43f0f00
   219f8:	smlad	r8, r1, pc, sl	; <UNPREDICTABLE>
   219fc:	svcge	0x00134a65
   21a00:	orrvs	pc, r0, #1325400064	; 0x4f000000
   21a04:	andge	pc, r4, sp, asr #17
   21a08:			; <UNDEFINED> instruction: 0xe61f447a
   21a0c:	ldrdeq	pc, [r0], -fp
   21a10:	ldmda	r0!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21a14:			; <UNDEFINED> instruction: 0xf7e26838
   21a18:	ldrbt	lr, [pc], lr, ror #16
   21a1c:	strmi	r9, [r1], r5, lsl #20
   21a20:	ldmpl	r3, {r2, r4, r6, r8, r9, fp, lr}^
   21a24:			; <UNDEFINED> instruction: 0xf7fd681f
   21a28:	bmi	1720c6c <fputs@plt+0x171d16c>
   21a2c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   21a30:	ldrtmi	r4, [r8], -r3, lsl #12
   21a34:	svc	0x006ef7e1
   21a38:	strbmi	lr, [r9], -r1, ror #13
   21a3c:			; <UNDEFINED> instruction: 0x4640463a
   21a40:	blx	fea5fa3c <fputs@plt+0xfea5bf3c>
   21a44:			; <UNDEFINED> instruction: 0xf6bf1e01
   21a48:	stclne	14, cr10, [fp], {143}	; 0x8f
   21a4c:	bls	195a8c <fputs@plt+0x191f8c>
   21a50:	blmi	123347c <fputs@plt+0x122f97c>
   21a54:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   21a58:	ldc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
   21a5c:	tstcs	r1, pc, asr #20
   21a60:			; <UNDEFINED> instruction: 0x4603447a
   21a64:			; <UNDEFINED> instruction: 0xf7e14638
   21a68:			; <UNDEFINED> instruction: 0xe6c8ef56
   21a6c:	ldrdeq	pc, [r0], -fp
   21a70:	ldmdbeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   21a74:	ldmda	lr!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21a78:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
   21a7c:	ldmda	sl!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21a80:	cfmadd32ls	mvax6, mvfx14, mvfx5, mvfx12
   21a84:	ldmdami	fp!, {r0, r1, r4, r6, r9, sl, lr}
   21a88:	bmi	1169e94 <fputs@plt+0x1166394>
   21a8c:	stmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   21a90:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
   21a94:			; <UNDEFINED> instruction: 0xf7e16800
   21a98:			; <UNDEFINED> instruction: 0xe6c2ef3e
   21a9c:			; <UNDEFINED> instruction: 0xf06f4841
   21aa0:	ldrbtmi	r0, [r8], #-2325	; 0xfffff6eb
   21aa4:			; <UNDEFINED> instruction: 0xf85ef7ff
   21aa8:			; <UNDEFINED> instruction: 0xf7e14650
   21aac:	ssat	lr, #25, r8, lsl #31
   21ab0:			; <UNDEFINED> instruction: 0xf06f9a05
   21ab4:	blmi	be3eec <fputs@plt+0xbe03ec>
   21ab8:	ldmdavs	lr, {r0, r1, r4, r6, r7, fp, ip, lr}
   21abc:	stmda	r2, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21ac0:			; <UNDEFINED> instruction: 0xf7e16800
   21ac4:			; <UNDEFINED> instruction: 0x463becbe
   21ac8:	strmi	r2, [r2], -r1, lsl #2
   21acc:	bmi	dc62d4 <fputs@plt+0xdc27d4>
   21ad0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   21ad4:	svc	0x001ef7e1
   21ad8:	ldmdami	r4!, {r0, r1, r5, r7, r9, sl, sp, lr, pc}
   21adc:			; <UNDEFINED> instruction: 0xf7ff4478
   21ae0:	strbmi	pc, [r8], -r1, asr #16	; <UNPREDICTABLE>
   21ae4:	ldmdbeq	r5, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   21ae8:	ldc	7, cr15, [r8, #-900]	; 0xfffffc7c
   21aec:	ldmdami	r0!, {r0, r3, r4, r7, r9, sl, sp, lr, pc}
   21af0:			; <UNDEFINED> instruction: 0xf7ff4478
   21af4:			; <UNDEFINED> instruction: 0xf8daf837
   21af8:			; <UNDEFINED> instruction: 0xf7e10000
   21afc:	ldrb	lr, [r0, sl, asr #31]!
   21b00:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   21b04:			; <UNDEFINED> instruction: 0xf82ef7ff
   21b08:			; <UNDEFINED> instruction: 0xf7e14658
   21b0c:	ldrb	lr, [r2, r8, ror #30]!
   21b10:	andscs	r9, r5, #5, 28	; 0x50
   21b14:	tstcs	r1, r7, lsl fp
   21b18:			; <UNDEFINED> instruction: 0xf06f4827
   21b1c:	ldmpl	r3!, {r1, r2, r3, r4, r6, r8, fp}^
   21b20:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   21b24:	cdp	7, 9, cr15, cr4, cr1, {7}
   21b28:			; <UNDEFINED> instruction: 0xf7e1e67b
   21b2c:	svclt	0x0000eee0
   21b30:	andeq	sl, r1, r4, lsr #15
   21b34:	andeq	r0, r0, r0, ror r2
   21b38:	andeq	sl, r1, lr, ror r7
   21b3c:	strdeq	r8, [r0], -lr
   21b40:	andeq	r8, r0, ip, ror #21
   21b44:	ldrdeq	r8, [r0], -r6
   21b48:	andeq	r8, r0, r2, lsr #26
   21b4c:	andeq	r7, r0, r0, lsl r9
   21b50:	andeq	r2, r0, r4, lsr sl
   21b54:	strdeq	r8, [r0], -r2
   21b58:	andeq	r2, r0, r6, lsr #9
   21b5c:	andeq	r8, r0, ip, asr #25
   21b60:	andeq	r8, r0, r4, lsr #25
   21b64:	andeq	sl, r1, lr, lsr #10
   21b68:	andeq	r2, r0, r0
   21b6c:	muleq	r0, r2, fp
   21b70:	andeq	r8, r0, r6, asr #21
   21b74:	andeq	r0, r0, r8, ror r2
   21b78:	andeq	r8, r0, r6, lsr #22
   21b7c:	andeq	r8, r0, r0, asr #20
   21b80:	andeq	r8, r0, ip, asr fp
   21b84:	andeq	r8, r0, r6, asr #22
   21b88:	andeq	r8, r0, r4, lsr fp
   21b8c:	andeq	r1, r0, r8, asr #27
   21b90:	andeq	r2, r0, r8, ror r9
   21b94:	andeq	r8, r0, r0, asr r9
   21b98:	andeq	r8, r0, r2, lsr sl
   21b9c:	ldrdeq	r8, [r0], -ip
   21ba0:	andeq	r8, r0, r2, ror r5
   21ba4:	andeq	r8, r0, lr, lsl r7
   21ba8:	ldrdeq	r8, [r0], -sl
   21bac:	strdeq	r8, [r0], -ip
   21bb0:	andeq	r8, r0, r4, lsl #18
   21bb4:			; <UNDEFINED> instruction: 0x000086be
   21bb8:	andeq	r8, r0, r0, ror #12
   21bbc:	svcmi	0x00f0e92d
   21bc0:	ldrmi	fp, [r6], -fp, lsl #1
   21bc4:	bmi	148d7d4 <fputs@plt+0x1489cd4>
   21bc8:	blmi	1473444 <fputs@plt+0x146f944>
   21bcc:			; <UNDEFINED> instruction: 0xf8d7447a
   21bd0:			; <UNDEFINED> instruction: 0xf8d09048
   21bd4:	ldmpl	r3, {r5, sp, pc}^
   21bd8:	svceq	0x0000f1b9
   21bdc:	mvnsvs	r6, fp, lsl r8
   21be0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21be4:	addhi	pc, ip, r0, asr #5
   21be8:	movwcs	r4, #2634	; 0xa4a
   21bec:	strmi	r4, [r8], r4, lsl #12
   21bf0:			; <UNDEFINED> instruction: 0x4649447a
   21bf4:			; <UNDEFINED> instruction: 0xf7e94650
   21bf8:	bmi	1220b64 <fputs@plt+0x121d064>
   21bfc:	strbmi	r2, [r9], -r0, lsl #6
   21c00:	sxtab16mi	r4, r4, sl, ror #8
   21c04:			; <UNDEFINED> instruction: 0xf8c74650
   21c08:			; <UNDEFINED> instruction: 0xf7e9c014
   21c0c:	bmi	1120b50 <fputs@plt+0x111d050>
   21c10:			; <UNDEFINED> instruction: 0x4649463b
   21c14:	sxtab16mi	r4, r4, sl, ror #8
   21c18:			; <UNDEFINED> instruction: 0xf8c74650
   21c1c:			; <UNDEFINED> instruction: 0xf7fbc010
   21c20:	rscsvs	pc, r8, sp, lsl #22
   21c24:	subsle	r2, pc, r0, lsl #16
   21c28:	blcs	1fbd1c <fputs@plt+0x1f821c>
   21c2c:	bmi	f581a4 <fputs@plt+0xf546a4>
   21c30:	strbmi	r2, [r9], -r0, lsl #6
   21c34:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   21c38:	stceq	0, cr15, [r8], {79}	; 0x4f
   21c3c:	andsgt	pc, r8, r7, asr #17
   21c40:	blx	fff5fc34 <fputs@plt+0xfff5c134>
   21c44:	movwcs	r4, #2615	; 0xa37
   21c48:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
   21c4c:	ldrbmi	r4, [r0], -r4, lsl #13
   21c50:	andgt	pc, r8, r7, asr #17
   21c54:	blx	ffcdfc48 <fputs@plt+0xffcdc148>
   21c58:	rsbsvs	r6, r8, fp, ror r9
   21c5c:	suble	r2, r9, r0, lsl #22
   21c60:	stmdacs	r0, {r1, r3, r4, r5, r7, fp, sp, lr}
   21c64:	bcs	518cc <fputs@plt+0x4ddcc>
   21c68:	stmibvs	r2!, {r2, r6, ip, lr, pc}^
   21c6c:	ldmib	r4, {r0, r3, r5, r6, r7, r9, sl, lr}^
   21c70:			; <UNDEFINED> instruction: 0xf8d2cb05
   21c74:	cdpcs	0, 0, cr10, cr0, cr4, {0}
   21c78:			; <UNDEFINED> instruction: 0xf1bcd03f
   21c7c:	svclt	0x00180f00
   21c80:	svceq	0x0000f1b8
   21c84:	ldclne	0, cr13, [sl, #228]	; 0xe4
   21c88:			; <UNDEFINED> instruction: 0x0323ea33
   21c8c:	ldrmi	fp, [r3], -r8, lsr #30
   21c90:			; <UNDEFINED> instruction: 0xf5b510db
   21c94:	svclt	0x00987f00
   21c98:			; <UNDEFINED> instruction: 0xd12842ab
   21c9c:	strtmi	r1, [r9], -fp, ror #27
   21ca0:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   21ca4:	bl	feb7356c <fputs@plt+0xfeb6fa6c>
   21ca8:	ldcne	13, cr0, [sl, #-12]!
   21cac:			; <UNDEFINED> instruction: 0xf8dcad02
   21cb0:	strtmi	r6, [fp], -r4
   21cb4:	blx	feaddcbe <fputs@plt+0xfeada1be>
   21cb8:			; <UNDEFINED> instruction: 0x9600b938
   21cbc:			; <UNDEFINED> instruction: 0xf8db4643
   21cc0:	ldrbmi	r6, [r2], -r4
   21cc4:	strtmi	r4, [r0], -r9, lsr #12
   21cc8:			; <UNDEFINED> instruction: 0x46cd47b0
   21ccc:	blmi	43452c <fputs@plt+0x430a2c>
   21cd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21cd4:	ldmibvs	fp!, {r1, r3, r4, fp, sp, lr}^
   21cd8:			; <UNDEFINED> instruction: 0xf04f405a
   21cdc:	tstle	r2, r0, lsl #6
   21ce0:	ldrtmi	r3, [sp], r4, lsr #14
   21ce4:	svchi	0x00f0e8bd
   21ce8:	rscsvs	r2, fp, r0, lsl #6
   21cec:			; <UNDEFINED> instruction: 0xf06fe79f
   21cf0:			; <UNDEFINED> instruction: 0xe7ea0015
   21cf4:	andeq	pc, sp, pc, rrx
   21cf8:			; <UNDEFINED> instruction: 0xf06fe7e8
   21cfc:	strb	r0, [r4, r4]!
   21d00:	andeq	pc, r8, pc, rrx
   21d04:			; <UNDEFINED> instruction: 0xf7e1e7e2
   21d08:	svclt	0x0000edf2
   21d0c:	muleq	r1, ip, r1
   21d10:	andeq	r0, r0, r0, ror r2
   21d14:	muleq	r0, r0, r8
   21d18:	muleq	r0, r0, r8
   21d1c:	andeq	r8, r0, ip, lsl #17
   21d20:	andeq	r8, r0, sl, ror r8
   21d24:	andeq	r8, r0, r2, ror r8
   21d28:	muleq	r1, r8, r0
   21d2c:	svcmi	0x00f8e92d
   21d30:	beq	de13c <fputs@plt+0xda63c>
   21d34:	strmi	r6, [sp], -r4, asr #18
   21d38:	tstcc	r3, r0, asr r6
   21d3c:			; <UNDEFINED> instruction: 0xf8d4461f
   21d40:			; <UNDEFINED> instruction: 0xf8d48004
   21d44:	bl	fe8cdd6c <fputs@plt+0xfe8ca26c>
   21d48:	bl	fe9a3570 <fputs@plt+0xfe99fa70>
   21d4c:			; <UNDEFINED> instruction: 0xf1a9090b
   21d50:			; <UNDEFINED> instruction: 0xf1a90204
   21d54:			; <UNDEFINED> instruction: 0xf7e10903
   21d58:	stmiavs	r1!, {r3, r4, r7, r8, r9, fp, sp, lr, pc}^
   21d5c:			; <UNDEFINED> instruction: 0x4603465a
   21d60:	andeq	lr, r9, sl, lsl #22
   21d64:	ldrmi	r3, [fp], r1
   21d68:	bl	fe3dfcf4 <fputs@plt+0xfe3dc1f4>
   21d6c:	stmiavc	r9!, {r2, r3, r5, r6, fp, ip, sp, lr}
   21d70:			; <UNDEFINED> instruction: 0xf084782a
   21d74:			; <UNDEFINED> instruction: 0xf81a0401
   21d78:	b	192dda4 <fputs@plt+0x192a2a4>
   21d7c:	tstmi	r4, #16777216	; 0x1000000
   21d80:	rsclt	r4, r4, #28, 6	; 0x70000000
   21d84:	andeq	lr, r0, fp, asr #20
   21d88:	movweq	lr, #2644	; 0xa54
   21d8c:	stmibne	r8!, {r1, r3, r8, ip, lr, pc}
   21d90:	ldrtmi	r4, [r9], -r2, asr #12
   21d94:	bl	1e5fd20 <fputs@plt+0x1e5c220>
   21d98:	svclt	0x00182800
   21d9c:	andeq	pc, ip, pc, rrx
   21da0:	svchi	0x00f8e8bd
   21da4:	andseq	pc, r5, pc, rrx
   21da8:	svclt	0x0000e7fa
   21dac:	svcmi	0x00f0e92d
   21db0:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   21db4:	strmi	r8, [sp], -r2, lsl #22
   21db8:			; <UNDEFINED> instruction: 0xf8d0499d
   21dbc:	ldrbtmi	sl, [r9], #-20	; 0xffffffec
   21dc0:	bls	7ce014 <fputs@plt+0x7ca514>
   21dc4:	blmi	fe7069e8 <fputs@plt+0xfe702ee8>
   21dc8:			; <UNDEFINED> instruction: 0x1e561aba
   21dcc:	stmiapl	fp, {r2, r4, r7, r9, sl, fp, ip}^
   21dd0:	mcr	6, 0, r4, cr8, cr0, {1}
   21dd4:	ldmdavs	fp, {r4, r7, r9, fp, lr}
   21dd8:			; <UNDEFINED> instruction: 0xf04f9311
   21ddc:	movwcs	r0, #768	; 0x300
   21de0:	movwcc	lr, #63949	; 0xf9cd
   21de4:	stcl	7, cr15, [sl, #-900]!	; 0xfffffc7c
   21de8:	ldmdals	lr, {r0, r1, r9, sl, lr}
   21dec:			; <UNDEFINED> instruction: 0xf7e19302
   21df0:	tstcs	r1, r6, ror #26
   21df4:	ldrtmi	r4, [r0], -r3, lsl #12
   21df8:	movwls	r4, #13979	; 0x369b
   21dfc:	bl	ff4dfd88 <fputs@plt+0xff4dc288>
   21e00:	ldrtmi	r4, [r0], -r1, lsl #13
   21e04:	ldcl	7, cr15, [sl, #-900]	; 0xfffffc7c
   21e08:	strtmi	r4, [r0], -r3, lsl #12
   21e0c:	ldrmi	r9, [ip], -r4, lsl #6
   21e10:	ldcl	7, cr15, [r4, #-900]	; 0xfffffc7c
   21e14:	ldmdals	lr, {r0, r1, r9, sl, lr}
   21e18:	movwls	r4, #22168	; 0x5698
   21e1c:	stcl	7, cr15, [lr, #-900]	; 0xfffffc7c
   21e20:	ldrbmi	r9, [r9], -r2, lsl #20
   21e24:	svclt	0x00182900
   21e28:	vmla.f32	s4, s16, s0
   21e2c:			; <UNDEFINED> instruction: 0xf0000a10
   21e30:	stccs	0, cr8, [r0], {242}	; 0xf2
   21e34:			; <UNDEFINED> instruction: 0xf1b9bf18
   21e38:			; <UNDEFINED> instruction: 0xf0000f00
   21e3c:	blx	fec421f4 <fputs@plt+0xfec3e6f4>
   21e40:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   21e44:	svceq	0x0000f1b8
   21e48:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   21e4c:			; <UNDEFINED> instruction: 0xf0402c00
   21e50:	strtmi	r8, [pc], #-226	; 21e58 <fputs@plt+0x1e358>
   21e54:	stccc	8, cr15, [r1], {23}
   21e58:			; <UNDEFINED> instruction: 0xf0402bbc
   21e5c:	svcls	0x000280c4
   21e60:	ldrtmi	r4, [r2], -r9, lsr #12
   21e64:			; <UNDEFINED> instruction: 0xf7e14638
   21e68:	stmibne	r9!, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
   21e6c:	stmdals	r3, {r1, r2, r3, r4, r9, fp, ip, pc}
   21e70:	mrrc	7, 14, pc, r4, cr1	; <UNPREDICTABLE>
   21e74:			; <UNDEFINED> instruction: 0x062b783d
   21e78:	adcshi	pc, pc, r0, lsl #2
   21e7c:	andcs	r9, r4, #3072	; 0xc00
   21e80:	ldrdlt	pc, [r4], -sl
   21e84:	blls	7c6aac <fputs@plt+0x7c2fac>
   21e88:	movwls	r4, #38488	; 0x9658
   21e8c:	stmib	sp, {r1, r2, r3, r8, r9, fp, sp, pc}^
   21e90:			; <UNDEFINED> instruction: 0xf7e1320a
   21e94:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
   21e98:	addshi	pc, pc, r0
   21e9c:	vcge.f32	d18, d0, d0
   21ea0:	stmdbge	r8, {r0, r1, r2, r3, r4, r7, pc}
   21ea4:	strtmi	r9, [r0], r6, lsl #10
   21ea8:	blx	fe6336c4 <fputs@plt+0xfe62fbc4>
   21eac:			; <UNDEFINED> instruction: 0xf8daf288
   21eb0:	andls	r7, lr, #20
   21eb4:			; <UNDEFINED> instruction: 0xf8da462b
   21eb8:	andcs	r0, r2, #0
   21ebc:	ldrmi	r9, [r8, r1, lsl #2]!
   21ec0:	blle	62bec8 <fputs@plt+0x6283c8>
   21ec4:	svclt	0x00c842a6
   21ec8:	svceq	0x0000f1bb
   21ecc:	vstrle.16	s18, [lr, #-2]	; <UNPREDICTABLE>
   21ed0:	cdpne	14, 6, cr1, cr15, cr2, {3}
   21ed4:	ldrtmi	r4, [fp], -sl, asr #8
   21ed8:			; <UNDEFINED> instruction: 0xf8173302
   21edc:	strcc	r0, [r1], #-3841	; 0xfffff0ff
   21ee0:	ldrmi	r1, [fp, #2907]	; 0xb5b
   21ee4:	adcmi	fp, r6, #200, 30	; 0x320
   21ee8:	svceq	0x0001f802
   21eec:	adcmi	sp, r6, #62208	; 0xf300
   21ef0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   21ef4:			; <UNDEFINED> instruction: 0x462bdcd9
   21ef8:	ldrmi	r9, [r8], -r6, lsl #26
   21efc:	bl	fefdfe88 <fputs@plt+0xfefdc388>
   21f00:			; <UNDEFINED> instruction: 0xf1099a04
   21f04:	stmdals	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   21f08:	and	r1, r1, r1, asr lr
   21f0c:	svcpl	0x0001f810
   21f10:	ldmdavc	ip, {r1, r3, r4, r7, sl, fp, ip}^
   21f14:	andeq	lr, r9, #165888	; 0x28800
   21f18:	addsmi	r3, r6, #67108864	; 0x4000000
   21f1c:	streq	lr, [r4, #-2693]	; 0xfffff57b
   21f20:	svcpl	0x0001f801
   21f24:	bls	1592f4 <fputs@plt+0x1557f4>
   21f28:			; <UNDEFINED> instruction: 0xf0037813
   21f2c:	andsvc	r0, r3, pc, ror r3
   21f30:	cmple	r5, r1, lsl #22
   21f34:	strcs	r9, [r8, #-3589]	; 0xfffff1fb
   21f38:	vnmls.f64	d9, d8, d4
   21f3c:	mrrcne	10, 9, r2, r9, cr0
   21f40:			; <UNDEFINED> instruction: 0xf7e14630
   21f44:	blls	21cefc <fputs@plt+0x2193fc>
   21f48:			; <UNDEFINED> instruction: 0x4014f8da
   21f4c:			; <UNDEFINED> instruction: 0xf8daa90f
   21f50:	andcs	r0, r3, #0
   21f54:	blls	7c6b84 <fputs@plt+0x7c3084>
   21f58:	stmdbge	r8, {r3, r8, ip, pc}
   21f5c:	bhi	39d698 <fputs@plt+0x399b98>
   21f60:	strls	r9, [ip], -fp, lsl #6
   21f64:	bcc	45d7cc <fputs@plt+0x459ccc>
   21f68:	strmi	r9, [r0, r9, lsl #10]!
   21f6c:	bne	45d7d4 <fputs@plt+0x459cd4>
   21f70:	stmdals	r3, {r1, r2, r3, r4, r9, fp, ip, pc}
   21f74:	b	fe25ff00 <fputs@plt+0xfe25c400>
   21f78:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx4
   21f7c:			; <UNDEFINED> instruction: 0xf7e10a10
   21f80:	stmdals	r5, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   21f84:	bl	1edff10 <fputs@plt+0x1edc410>
   21f88:			; <UNDEFINED> instruction: 0xf7e19804
   21f8c:			; <UNDEFINED> instruction: 0x4648eb78
   21f90:	bl	1d5ff1c <fputs@plt+0x1d5c41c>
   21f94:			; <UNDEFINED> instruction: 0xf7e19803
   21f98:	stmdals	r2, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   21f9c:	bl	1bdff28 <fputs@plt+0x1bdc428>
   21fa0:	blmi	93483c <fputs@plt+0x930d3c>
   21fa4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21fa8:	blls	47c018 <fputs@plt+0x478518>
   21fac:			; <UNDEFINED> instruction: 0xf04f405a
   21fb0:	teqle	sl, r0, lsl #6
   21fb4:	andslt	r4, r3, r0, lsr #12
   21fb8:	blhi	dd2b4 <fputs@plt+0xd97b4>
   21fbc:	svchi	0x00f0e8bd
   21fc0:	andcs	r4, r1, lr, lsl sl
   21fc4:	ldrcs	r4, [r6], #-2334	; 0xfffff6e2
   21fc8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   21fcc:	b	ff05ff58 <fputs@plt+0xff05c458>
   21fd0:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   21fd4:	stcl	7, cr15, [sl], #900	; 0x384
   21fd8:	cdpcs	7, 0, cr14, cr0, cr15, {6}
   21fdc:	str	sp, [pc, r3, lsr #27]
   21fe0:	bl	135ff6c <fputs@plt+0x135c46c>
   21fe4:	bmi	65be68 <fputs@plt+0x658368>
   21fe8:	ldmdbmi	r8, {r0, sp}
   21fec:	ldreq	pc, [r5], #-111	; 0xffffff91
   21ff0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   21ff4:	b	feb5ff80 <fputs@plt+0xfeb5c480>
   21ff8:	bmi	59befc <fputs@plt+0x5983fc>
   21ffc:	ldmdbmi	r5, {r0, sp}
   22000:	ldreq	pc, [r5], #-111	; 0xffffff91
   22004:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   22008:	b	fe8dff94 <fputs@plt+0xfe8dc494>
   2200c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   22010:	stcl	7, cr15, [ip], {225}	; 0xe1
   22014:	bmi	49bee0 <fputs@plt+0x4983e0>
   22018:	ldmdbmi	r1, {r0, sp}
   2201c:	streq	pc, [fp], #-111	; 0xffffff91
   22020:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   22024:	b	fe55ffb0 <fputs@plt+0xfe55c4b0>
   22028:			; <UNDEFINED> instruction: 0xf7e1e7a7
   2202c:	svclt	0x0000ec60
   22030:	andeq	r9, r1, sl, lsr #31
   22034:	andeq	r0, r0, r0, ror r2
   22038:	andeq	r9, r1, r4, asr #27
   2203c:			; <UNDEFINED> instruction: 0x000085b4
   22040:	andeq	r8, r0, lr, asr #10
   22044:	andeq	r8, r0, r6, lsl #11
   22048:	andeq	r8, r0, ip, lsl #11
   2204c:	strdeq	r8, [r0], -sl
   22050:	andeq	r8, r0, r8, ror r5
   22054:	andeq	r8, r0, r2, lsl r5
   22058:	andeq	r8, r0, r6, lsr #10
   2205c:	andeq	r8, r0, ip, asr r5
   22060:	andeq	r8, r0, sl, lsr #9
   22064:	andeq	pc, ip, pc, rrx
   22068:	svclt	0x00004770
   2206c:	svcmi	0x00f0e92d
   22070:	ldcmi	6, cr4, [lr], #-612	; 0xfffffd9c
   22074:	blmi	fb3abc <fputs@plt+0xfaffbc>
   22078:	bvs	1ce2fc <fputs@plt+0x1ca7fc>
   2207c:	bmi	f73274 <fputs@plt+0xf6f774>
   22080:	stmiapl	r3!, {r0, r1, r2, r3, r9, sl, lr}^
   22084:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   22088:	tstcs	r0, r0, lsr r6
   2208c:	tstls	sp, #1769472	; 0x1b0000
   22090:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22094:			; <UNDEFINED> instruction: 0xff44f7fa
   22098:	svclt	0x00b81e04
   2209c:	streq	pc, [r1], -pc, rrx
   220a0:	bvs	1b18cd0 <fputs@plt+0x1b151d0>
   220a4:	andsle	r1, r5, sl, asr ip
   220a8:	strbmi	r9, [r2], -r0, lsl #6
   220ac:	ldrtmi	r4, [r9], -fp, asr #12
   220b0:			; <UNDEFINED> instruction: 0xf7ff4628
   220b4:	strmi	pc, [r6], -r3, lsl #27
   220b8:	blmi	b7497c <fputs@plt+0xb70e7c>
   220bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   220c0:	blls	77c130 <fputs@plt+0x778630>
   220c4:			; <UNDEFINED> instruction: 0xf04f405a
   220c8:	mrsle	r0, SPSR_mon
   220cc:	andslt	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
   220d0:	svchi	0x00f0e8bd
   220d4:			; <UNDEFINED> instruction: 0xf10d686a
   220d8:			; <UNDEFINED> instruction: 0xf8df0a10
   220dc:	cmncs	r4, #160	; 0xa0
   220e0:			; <UNDEFINED> instruction: 0x46504619
   220e4:	andls	r4, r1, #252, 8	; 0xfc000000
   220e8:	andgt	pc, r0, sp, asr #17
   220ec:			; <UNDEFINED> instruction: 0xf7e12201
   220f0:	ldrbmi	lr, [r2], -lr, lsl #23
   220f4:	ldrtmi	r4, [r0], -r1, lsr #12
   220f8:			; <UNDEFINED> instruction: 0xff12f7fa
   220fc:	strbmi	r4, [r2], -fp, asr #12
   22100:	andls	r4, r0, r9, lsr r6
   22104:	strtmi	r4, [r8], -r2, lsl #13
   22108:	ldc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
   2210c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   22110:			; <UNDEFINED> instruction: 0xf10dd0d2
   22114:	strtmi	r0, [r1], -ip, lsl #22
   22118:	movwcs	r6, #2216	; 0x8a8
   2211c:	movwls	r4, #13914	; 0x365a
   22120:	blx	ff460112 <fputs@plt+0xff45c612>
   22124:	ble	1e993c <fputs@plt+0x1e5e3c>
   22128:	strtmi	lr, [r1], -r6, asr #15
   2212c:	ldrbmi	r6, [sl], -r8, lsr #17
   22130:	blx	ff260122 <fputs@plt+0xff25c622>
   22134:	blle	fefe994c <fputs@plt+0xfefe5e4c>
   22138:	blcs	48d4c <fputs@plt+0x4524c>
   2213c:	bl	feed9834 <fputs@plt+0xfeed5d34>
   22140:	svclt	0x00180204
   22144:	blcs	6a950 <fputs@plt+0x66e50>
   22148:	andcs	fp, r0, #24, 30	; 0x60
   2214c:	rscle	r2, ip, r0, lsl #20
   22150:	strbmi	r4, [r2], -fp, asr #12
   22154:			; <UNDEFINED> instruction: 0x46284639
   22158:			; <UNDEFINED> instruction: 0xf7ff9400
   2215c:	strmi	pc, [r6], -pc, lsr #26
   22160:	mvnle	r2, r0, lsl #16
   22164:			; <UNDEFINED> instruction: 0xf7e1e7a8
   22168:	svclt	0x0000ebc2
   2216c:	andeq	r9, r1, ip, ror #25
   22170:	andeq	r0, r0, r0, ror r2
   22174:	andeq	r2, r0, r2, asr #1
   22178:	andeq	r9, r1, ip, lsr #25
   2217c:	andeq	r8, r0, r0, asr r3
   22180:	mvnsmi	lr, sp, lsr #18
   22184:	ldcmi	6, cr4, [sl, #-16]
   22188:	ldrmi	fp, [r8], r2, lsl #1
   2218c:	ldrbtmi	r6, [sp], #-2499	; 0xfffff63d
   22190:	svcge	0x00004818
   22194:	stmdapl	r8!, {r0, r1, r3, r4, r6, fp, sp, lr}
   22198:	stmdavs	r0, {r0, r2, r5, r6, r8, fp, sp, lr}
   2219c:			; <UNDEFINED> instruction: 0xf04f6078
   221a0:	ldclne	0, cr0, [r8]
   221a4:	andeq	pc, r7, r0, lsr #32
   221a8:	bl	feb7c368 <fputs@plt+0xfeb78868>
   221ac:	adcsmi	r0, r3, #0, 26
   221b0:	stmdbvs	lr!, {r0, r3, r4, r8, r9, fp, ip, lr, pc}^
   221b4:	stmdavs	r8!, {r0, r1, r3, r5, r6, r9, sl, lr}
   221b8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
   221bc:	bvs	f18e10 <fputs@plt+0xf15310>
   221c0:	strtmi	r4, [r0], -r2, asr #12
   221c4:			; <UNDEFINED> instruction: 0xf7ff4669
   221c8:	bmi	321f14 <fputs@plt+0x31e414>
   221cc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   221d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   221d4:	subsmi	r6, sl, fp, ror r8
   221d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   221dc:	strcc	sp, [r8, -r6, lsl #2]
   221e0:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   221e4:			; <UNDEFINED> instruction: 0xf06f81f0
   221e8:			; <UNDEFINED> instruction: 0xe7ee0015
   221ec:	bl	1fe0178 <fputs@plt+0x1fdc678>
   221f0:	ldrdeq	r9, [r1], -sl
   221f4:	andeq	r0, r0, r0, ror r2
   221f8:	muleq	r1, sl, fp
   221fc:	ldrbmi	lr, [r0, sp, lsr #18]!
   22200:	bmi	9b3a64 <fputs@plt+0x9aff64>
   22204:	blmi	9b3c74 <fputs@plt+0x9b0174>
   22208:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   2220c:	stmdbge	r3, {r0, r2, r3, r9, sl, lr}
   22210:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   22214:			; <UNDEFINED> instruction: 0xf04f9305
   22218:			; <UNDEFINED> instruction: 0xf7f70300
   2221c:	ldmiblt	r8, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   22220:	stmdbge	r4, {r0, r1, fp, ip, pc}
   22224:	ldrmi	r6, [r8, r3, lsl #18]
   22228:	svccs	0x0001b9b0
   2222c:	svccc	0x0001d023
   22230:	stmdbeq	r4, {r0, r2, r8, ip, sp, lr, pc}
   22234:	strmi	r4, [r0], r4, lsl #12
   22238:	strcc	lr, [r1], #-2
   2223c:	andsle	r4, r8, r7, lsr #5
   22240:			; <UNDEFINED> instruction: 0xf8cd9803
   22244:	stmdbls	r4, {pc}
   22248:	eorscc	pc, r4, r9, asr r8	; <UNPREDICTABLE>
   2224c:			; <UNDEFINED> instruction: 0xf8556946
   22250:			; <UNDEFINED> instruction: 0x47b02034
   22254:	rscsle	r2, r0, r0, lsl #16
   22258:	blmi	474aa8 <fputs@plt+0x470fa8>
   2225c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22260:	blls	17c2d0 <fputs@plt+0x1787d0>
   22264:			; <UNDEFINED> instruction: 0xf04f405a
   22268:	tstle	r5, r0, lsl #6
   2226c:	pop	{r1, r2, ip, sp, pc}
   22270:	bl	184238 <fputs@plt+0x180738>
   22274:	stmdals	r3, {r0, r1, r2, r6, r7, r8, sl}
   22278:	stmdavs	fp!, {r0, r9, sp}^
   2227c:	andls	r9, r0, #4, 18	; 0x10000
   22280:	stmdavs	sl!, {r2, r6, r8, fp, sp, lr}
   22284:	stmdacs	r0, {r5, r7, r8, r9, sl, lr}
   22288:	stmdals	r3, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   2228c:	stmdbls	r4, {r1, r4, r6, r9, sl, lr}
   22290:	stmdavs	r3, {r2, r7, r8, fp, sp, lr}^
   22294:	ldrb	r4, [pc, r0, lsr #15]
   22298:	bl	a60224 <fputs@plt+0xa5c724>
   2229c:	andeq	r9, r1, lr, asr fp
   222a0:	andeq	r0, r0, r0, ror r2
   222a4:	andeq	r9, r1, ip, lsl #22
   222a8:	svcmi	0x00f0e92d
   222ac:	stmdavs	r0, {r0, r1, r7, r9, sl, lr}
   222b0:	movwls	fp, #57489	; 0xe091
   222b4:			; <UNDEFINED> instruction: 0xf0002800
   222b8:	svcne	0x000b809b
   222bc:	movwls	r4, #63118	; 0xf68e
   222c0:	movwcs	r4, #1561	; 0x619
   222c4:			; <UNDEFINED> instruction: 0xf8414618
   222c8:	movwcc	r0, #7940	; 0x1f04
   222cc:	ldrdmi	pc, [r0], -fp
   222d0:	ldmle	r8!, {r2, r3, r4, r7, r9, lr}^
   222d4:			; <UNDEFINED> instruction: 0xf0002c00
   222d8:			; <UNDEFINED> instruction: 0xf8db808b
   222dc:	svcne	0x0013a008
   222e0:	movwcs	r9, #780	; 0x30c
   222e4:	bls	346f20 <fputs@plt+0x343420>
   222e8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   222ec:	andcs	r9, r0, lr, lsl #18
   222f0:	ldrdcc	pc, [r0], -lr
   222f4:			; <UNDEFINED> instruction: 0xf8522c01
   222f8:			; <UNDEFINED> instruction: 0xf8dbcf04
   222fc:	ldrmi	r5, [r8], r4
   22300:	andls	r9, ip, #7
   22304:			; <UNDEFINED> instruction: 0xf8da680a
   22308:	blx	ff8ae312 <fputs@plt+0xff8aa812>
   2230c:	blx	244746 <fputs@plt+0x240c46>
   22310:			; <UNDEFINED> instruction: 0xf8cdf205
   22314:	ldmib	sp, {r3, r4, pc}^
   22318:	andls	r5, fp, #6291456	; 0x600000
   2231c:	strpl	pc, [r2], -r3, ror #23
   22320:	strcs	sp, [r1], #-2418	; 0xfffff68e
   22324:			; <UNDEFINED> instruction: 0xf8cd9105
   22328:	strls	sl, [sl], #-16
   2232c:	and	pc, ip, sp, asr #17
   22330:	tstcs	r0, r5, lsl #20
   22334:	strmi	r4, [r9], r8, asr #13
   22338:			; <UNDEFINED> instruction: 0xf8529600
   2233c:	tstls	r1, r4, lsl #30
   22340:	stmdbhi	ip, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   22344:	bls	146b60 <fputs@plt+0x143060>
   22348:	ldrmi	r9, [r4], -fp, lsl #22
   2234c:	svccs	0x0004f854
   22350:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   22354:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   22358:	cfstrsls	mvf9, [r3], {4}
   2235c:	stmdavc	r3, {r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   22360:	strbmi	r6, [r3], -r4, ror #16
   22364:	stmdbhi	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   22368:	svcls	0x000a463a
   2236c:	stmdaeq	r4, {r3, r4, r8, r9, fp, sp, lr, pc}
   22370:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
   22374:	streq	lr, [r2, #-2840]	; 0xfffff4e8
   22378:	streq	lr, [r3], -r1, asr #22
   2237c:	ldrtmi	r9, [sl], -r3, lsl #22
   22380:	andls	r3, sl, #268435456	; 0x10000000
   22384:	blpl	160498 <fputs@plt+0x15c998>
   22388:			; <UNDEFINED> instruction: 0xf8db9303
   2238c:	addsmi	r3, sl, #0
   22390:	bl	3d72d0 <fputs@plt+0x3d37d0>
   22394:	bl	5a25b8 <fputs@plt+0x59eab8>
   22398:			; <UNDEFINED> instruction: 0xf04f0109
   2239c:	strtmi	r0, [ip], -r0, lsl #10
   223a0:	streq	lr, [r4], #-2885	; 0xfffff4bb
   223a4:	andvs	r4, r1, fp, lsr #12
   223a8:	tstmi	r3, #35651584	; 0x2200000
   223ac:			; <UNDEFINED> instruction: 0xf8dbd023
   223b0:	mvnlt	r3, r0
   223b4:			; <UNDEFINED> instruction: 0xf1aa9e0f
   223b8:	andcs	r0, r0, r4, lsl #14
   223bc:			; <UNDEFINED> instruction: 0xf8562100
   223c0:	strcc	ip, [r1, #-3844]	; 0xfffff0fc
   223c4:	svcmi	0x0004f857
   223c8:	andeq	lr, ip, #16, 22	; 0x4000
   223cc:	movweq	pc, #321	; 0x141	; <UNPREDICTABLE>
   223d0:	eorsvs	r1, r2, r2, lsl fp
   223d4:	movweq	pc, #355	; 0x163	; <UNPREDICTABLE>
   223d8:	ldrdmi	pc, [r0], -fp
   223dc:			; <UNDEFINED> instruction: 0x461817d9
   223e0:	mvnle	r4, #1342177290	; 0x5000000a
   223e4:	movwcc	r9, #6925	; 0x1b0d
   223e8:	adcmi	r9, r3, #872415232	; 0x34000000
   223ec:	svcge	0x007bf4ff
   223f0:	pop	{r0, r4, ip, sp, pc}
   223f4:	blls	3863bc <fputs@plt+0x3828bc>
   223f8:	ldrdmi	pc, [r0], -fp
   223fc:	movwls	r3, #54017	; 0xd301
   22400:			; <UNDEFINED> instruction: 0xf4ff42a3
   22404:			; <UNDEFINED> instruction: 0xe7f3af70
   22408:			; <UNDEFINED> instruction: 0xe7c44670
   2240c:	svcmi	0x00f0e92d
   22410:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   22414:	strmi	r8, [r1], -r2, lsl #22
   22418:	ldrbtmi	r4, [r8], #-2247	; 0xfffff739
   2241c:	svcge	0x0000b08d
   22420:	strcc	lr, [r2], #-2503	; 0xfffff639
   22424:	stmiapl	r3, {r0, r2, r6, r7, r8, r9, fp, lr}^
   22428:	rscsvs	r6, fp, #1769472	; 0x1b0000
   2242c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22430:			; <UNDEFINED> instruction: 0xf0002a00
   22434:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r8, pc}^
   22438:	ldmvs	r4, {r0, r1, r8, sl, ip, sp}
   2243c:	movwpl	lr, #18887	; 0x49c7
   22440:			; <UNDEFINED> instruction: 0xf0002c00
   22444:	stmdavs	r0!, {r0, r3, r5, r6, r8, pc}^
   22448:	stccs	3, cr15, [r7], {192}	; 0xc0
   2244c:	strmi	pc, [r7], -r0, asr #7
   22450:	b	10e5c64 <fputs@plt+0x10e2164>
   22454:	b	10fb05c <fputs@plt+0x10f755c>
   22458:	b	10f3090 <fputs@plt+0x10ef590>
   2245c:	eorsvs	r2, fp, #402653184	; 0x18000000
   22460:	vmlal.u8	q11, d0, d16
   22464:	vrsubhn.i16	d18, q0, <illegal reg q3.5>
   22468:	cdpeq	4, 0, cr4, cr3, cr7, {0}
   2246c:	movwvs	lr, #2627	; 0xa43
   22470:	movwmi	lr, #27203	; 0x6a43
   22474:	movwcs	lr, #19011	; 0x4a43
   22478:	sfmcs	f6, 4, [r0, #-492]	; 0xfffffe14
   2247c:	cmphi	r3, r0	; <UNPREDICTABLE>
   22480:	blcs	3c5d4 <fputs@plt+0x38ad4>
   22484:	mrshi	pc, SPSR	; <UNPREDICTABLE>
   22488:	stmdacs	r0, {r4, fp, sp, lr}
   2248c:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
   22490:	andvs	pc, r0, #692060160	; 0x29400000
   22494:	svcvs	0x0000f5b2
   22498:	mrshi	pc, (UNDEF: 101)	; <UNPREDICTABLE>
   2249c:	strcs	r0, [r0], #-2413	; 0xfffff693
   224a0:	adceq	r6, lr, sp, lsr r1
   224a4:	stmdaeq	r7, {r1, r2, r8, ip, sp, lr, pc}
   224a8:			; <UNDEFINED> instruction: 0x0c06eb03
   224ac:	andeq	pc, r7, #40	; 0x28
   224b0:	vstreq	d14, [r2, #-692]	; 0xfffffd4c
   224b4:	bl	feb73e68 <fputs@plt+0xfeb70368>
   224b8:			; <UNDEFINED> instruction: 0xf1a30d02
   224bc:			; <UNDEFINED> instruction: 0x61bb0e04
   224c0:			; <UNDEFINED> instruction: 0xf8c746e9
   224c4:			; <UNDEFINED> instruction: 0xf85c901c
   224c8:	strcc	fp, [r1], #-3332	; 0xfffff2fc
   224cc:	vsubl.u8	q10, d27, d21
   224d0:	vmlsl.u8	q9, d11, d7
   224d4:	b	13f2cf8 <fputs@plt+0x13ef1f8>
   224d8:	b	10fb14c <fputs@plt+0x10f764c>
   224dc:	b	10fb110 <fputs@plt+0x10f7610>
   224e0:	b	10f3110 <fputs@plt+0x10ef610>
   224e4:			; <UNDEFINED> instruction: 0xf84e2302
   224e8:	stclle	15, cr3, [ip], #16
   224ec:			; <UNDEFINED> instruction: 0xf1a94430
   224f0:	strcs	r0, [r0], #-3076	; 0xfffff3fc
   224f4:	stccs	8, cr15, [r4, #-320]	; 0xfffffec0
   224f8:	adcmi	r3, r5, #16777216	; 0x1000000
   224fc:	bcs	21f40c <fputs@plt+0x21b90c>
   22500:	cdpmi	3, 0, cr15, cr7, cr2, {6}
   22504:	tstvs	r2, #323584	; 0x4f000
   22508:	movwvs	lr, #10819	; 0x2a43
   2250c:	movwmi	lr, #43587	; 0xaa43
   22510:	movwcs	lr, #59971	; 0xea43
   22514:	svccc	0x0004f84c
   22518:	ldmvs	sl!, {r2, r3, r5, r6, r7, sl, fp, ip, lr, pc}^
   2251c:	stmdaeq	r7, {r3, r5, ip, sp, lr, pc}
   22520:	movweq	pc, #12322	; 0x3022	; <UNPREDICTABLE>
   22524:			; <UNDEFINED> instruction: 0xf0233307
   22528:	bl	feb6314c <fputs@plt+0xfeb5f64c>
   2252c:	strbtmi	r0, [fp], r3, lsl #26
   22530:	mcr	6, 0, r4, cr8, cr8, {2}
   22534:			; <UNDEFINED> instruction: 0xf7e1ba90
   22538:	bl	feb9c908 <fputs@plt+0xfeb98e08>
   2253c:	svcne	0x00310d08
   22540:	bl	feb73ef4 <fputs@plt+0xfeb703f4>
   22544:	ldrbmi	r0, [r9], #-3336	; 0xfffff2f8
   22548:	bcc	45dd70 <fputs@plt+0x45a270>
   2254c:	vmlaeq.f64	d14, d22, d17
   22550:	bl	feb73f10 <fputs@plt+0xfeb70410>
   22554:	svcne	0x00180d08
   22558:	bl	feb73f14 <fputs@plt+0xfeb70414>
   2255c:	strbtmi	r0, [sl], r8, lsl #26
   22560:	stmdbcs	r4, {r0, r4, r6, fp, ip, sp, lr, pc}
   22564:	stccs	3, cr15, [r7], {194}	; 0xc2
   22568:	strmi	pc, [r7], #-962	; 0xfffffc3e
   2256c:	strmi	r0, [lr, #3603]	; 0xe13
   22570:	movwvs	lr, #10819	; 0x2a43
   22574:	movwmi	lr, #51779	; 0xca43
   22578:	movwcs	lr, #19011	; 0x4a43
   2257c:	svccc	0x0004f840
   22580:	ldmib	r7, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   22584:	b	14ab1ac <fputs@plt+0x14a76ac>
   22588:	stmib	r7, {r0, r1, r8}^
   2258c:			; <UNDEFINED> instruction: 0xf0002300
   22590:	strcs	r8, [r1], #-189	; 0xffffff43
   22594:	strcc	lr, [r1], #-3
   22598:			; <UNDEFINED> instruction: 0xf0002c41
   2259c:	ldmdaeq	r1, {r0, r1, r2, r4, r5, r7, pc}^
   225a0:	b	1064708 <fputs@plt+0x1060c08>
   225a4:	strmi	r7, [r3], -r3, asr #3
   225a8:	b	14b3dd8 <fputs@plt+0x14b02d8>
   225ac:	mvnsle	r0, r3, lsl #2
   225b0:			; <UNDEFINED> instruction: 0xf0002c01
   225b4:	ldmdavs	fp!, {r0, r1, r3, r5, r7, pc}
   225b8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   225bc:			; <UNDEFINED> instruction: 0xf0002b00
   225c0:			; <UNDEFINED> instruction: 0xf10780a5
   225c4:	mrc	8, 0, r0, cr8, cr0, {0}
   225c8:			; <UNDEFINED> instruction: 0x464b2a10
   225cc:			; <UNDEFINED> instruction: 0x46404631
   225d0:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   225d4:			; <UNDEFINED> instruction: 0x4631693a
   225d8:	addseq	r4, r2, r0, asr r6
   225dc:	ldm	lr, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   225e0:	andsle	r3, sp, r2, lsl #24
   225e4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   225e8:	ldrbmi	lr, [r3], -r7
   225ec:	ldrtmi	r4, [r1], -sl, lsr #12
   225f0:			; <UNDEFINED> instruction: 0xf7ff4640
   225f4:	stccc	14, cr15, [r1], {89}	; 0x59
   225f8:			; <UNDEFINED> instruction: 0x4633d012
   225fc:			; <UNDEFINED> instruction: 0x46294632
   22600:			; <UNDEFINED> instruction: 0xf7ff4640
   22604:	bvs	ee1f50 <fputs@plt+0xede450>
   22608:	vpmax.u8	d15, d4, d9
   2260c:	mvnle	r4, sl, lsl r2
   22610:			; <UNDEFINED> instruction: 0x4629693a
   22614:	addseq	r4, r2, r0, lsr r6
   22618:	stm	r0, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2261c:	mvnle	r3, r1, lsl #24
   22620:			; <UNDEFINED> instruction: 0x46324633
   22624:	strtmi	r4, [r9], -r0, asr #12
   22628:	mrc2	7, 1, pc, cr14, cr15, {7}
   2262c:			; <UNDEFINED> instruction: 0x46404631
   22630:	bcc	45de98 <fputs@plt+0x45a398>
   22634:			; <UNDEFINED> instruction: 0xf7ff462a
   22638:			; <UNDEFINED> instruction: 0xf8d7fe37
   2263c:			; <UNDEFINED> instruction: 0x46318010
   22640:	b	13f3ee8 <fputs@plt+0x13f03e8>
   22644:	strtmi	r0, [r2], -r8, lsl #9
   22648:	stmda	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2264c:			; <UNDEFINED> instruction: 0x0601f1b8
   22650:	ldmibvs	fp!, {r0, r2, r3, r4, r5, sl, ip, lr, pc}
   22654:			; <UNDEFINED> instruction: 0x0c04eb05
   22658:			; <UNDEFINED> instruction: 0x46a64632
   2265c:	strbtmi	r4, [r1], -r3, lsr #8
   22660:	ldmdale	r3!, {r1, sp, lr, pc}
   22664:	teqle	r1, #4096	; 0x1000
   22668:	stcmi	8, cr15, [r4, #-324]	; 0xfffffebc
   2266c:	stceq	8, cr15, [r4, #-332]	; 0xfffffeb4
   22670:	rscsle	r4, r6, #132, 4	; 0x40000008
   22674:			; <UNDEFINED> instruction: 0xf85c4659
   22678:	cdpcc	13, 0, cr2, cr1, cr4, {0}
   2267c:	strcs	pc, [r7], #-962	; 0xfffffc3e
   22680:	andmi	pc, r7, r2, asr #7
   22684:	b	10e5ed8 <fputs@plt+0x10e23d8>
   22688:	b	10fb298 <fputs@plt+0x10f7798>
   2268c:	b	10f32a4 <fputs@plt+0x10ef7a4>
   22690:			; <UNDEFINED> instruction: 0xf8412300
   22694:			; <UNDEFINED> instruction: 0x1c733b04
   22698:	mnf<illegal precision>z	f5, #5.0
   2269c:			; <UNDEFINED> instruction: 0x46593a90
   226a0:	ldmvs	r8!, {r1, r3, r4, r5, r6, r7, fp, sp, lr}
   226a4:			; <UNDEFINED> instruction: 0xf7e1469d
   226a8:	andcs	lr, r0, sl, lsr r8
   226ac:	blmi	8f4f44 <fputs@plt+0x8f1444>
   226b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   226b4:	bvs	ffefc724 <fputs@plt+0xffef8c24>
   226b8:			; <UNDEFINED> instruction: 0xf04f405a
   226bc:	teqle	r8, r0, lsl #6
   226c0:			; <UNDEFINED> instruction: 0x46bd3734
   226c4:	blhi	dd9c0 <fputs@plt+0xd9ec0>
   226c8:	svchi	0x00f0e8bd
   226cc:			; <UNDEFINED> instruction: 0xf1b84674
   226d0:	rscle	r0, r2, r0, lsl #30
   226d4:	bl	17cdc8 <fputs@plt+0x1792c8>
   226d8:	andcs	r0, r0, r4, lsl #24
   226dc:			; <UNDEFINED> instruction: 0xf1a32100
   226e0:	ldrtmi	r0, [r0], r4, lsl #28
   226e4:	svcvs	0x0004f85e
   226e8:	blne	fe0bc7a0 <fputs@plt+0xfe0b8ca0>
   226ec:	movweq	pc, #353	; 0x161	; <UNPREDICTABLE>
   226f0:			; <UNDEFINED> instruction: 0xf1431912
   226f4:			; <UNDEFINED> instruction: 0xf8450300
   226f8:	strmi	r2, [ip, #2820]!	; 0xb04
   226fc:	mvnvc	lr, pc, asr #20
   22700:	mvnle	r4, r8, lsl r6
   22704:	cfmadd32cs	mvax2, mvfx4, mvfx0, mvfx6
   22708:			; <UNDEFINED> instruction: 0xe7c6dab4
   2270c:	bcc	fe45df74 <fputs@plt+0xfe45a474>
   22710:	andseq	pc, r5, pc, rrx
   22714:	bfi	r4, sp, (invalid: 13:9)
   22718:	stmdane	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2271c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22720:	stmdbhi	r8, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
   22724:			; <UNDEFINED> instruction: 0xf06fe6a9
   22728:	ldr	r0, [pc, sp]!
   2272c:	andeq	pc, r8, pc, rrx
   22730:			; <UNDEFINED> instruction: 0xf7e1e7bc
   22734:	svclt	0x0000e8dc
   22738:	andeq	r9, r1, lr, asr #18
   2273c:	andeq	r0, r0, r0, ror r2
   22740:			; <UNDEFINED> instruction: 0x000196b8
   22744:			; <UNDEFINED> instruction: 0x460db538
   22748:	stmdavs	r1, {r3, sl, fp, lr}
   2274c:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   22750:			; <UNDEFINED> instruction: 0xf97af7e9
   22754:	strmi	r6, [r5], -r9, lsr #16
   22758:			; <UNDEFINED> instruction: 0xf7e96820
   2275c:			; <UNDEFINED> instruction: 0x4601f975
   22760:	pop	{r3, r5, r9, sl, lr}
   22764:			; <UNDEFINED> instruction: 0xf7e14038
   22768:	svclt	0x0000b99f
   2276c:	andseq	r5, fp, ip, lsl #2
   22770:	tstcs	r1, r1, lsr #24
   22774:	ldrbtmi	r4, [ip], #-3617	; 0xfffff1df
   22778:	strlt	r4, [r8, #-2593]	; 0xfffff5df
   2277c:	strtmi	r4, [r0], -r3, lsl #12
   22780:			; <UNDEFINED> instruction: 0x4d2059a4
   22784:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   22788:			; <UNDEFINED> instruction: 0xf7e1447d
   2278c:	bmi	7dcaa4 <fputs@plt+0x7d8fa4>
   22790:	tstcs	r1, fp, lsr #26
   22794:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   22798:	ldm	ip!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2279c:	vstmdbvs	fp!, {s8-s34}
   227a0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   227a4:			; <UNDEFINED> instruction: 0xf7e16820
   227a8:	bmi	69ca88 <fputs@plt+0x698f88>
   227ac:	tstcs	r1, fp, lsr #26
   227b0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   227b4:	stmia	lr!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   227b8:	stmdavs	r3!, {r1, r2, r4, fp, lr}
   227bc:			; <UNDEFINED> instruction: 0x21012297
   227c0:			; <UNDEFINED> instruction: 0xf7e14478
   227c4:	ldmdami	r4, {r1, r2, r6, fp, sp, lr, pc}
   227c8:	vadd.i8	d22, d0, d19
   227cc:	tstcs	r1, r9, asr #4
   227d0:			; <UNDEFINED> instruction: 0xf7e14478
   227d4:	bmi	49c8d4 <fputs@plt+0x498dd4>
   227d8:	tstcs	r1, fp, lsr #26
   227dc:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   227e0:	ldm	r8, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   227e4:	stmdavs	r3!, {r1, r2, r3, fp, lr}
   227e8:	ldrbtmi	r2, [r8], #-565	; 0xfffffdcb
   227ec:			; <UNDEFINED> instruction: 0xf7e12101
   227f0:	andcs	lr, r1, r0, lsr r8
   227f4:	stmdb	r0!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   227f8:	strdeq	r9, [r1], -r2
   227fc:	andeq	r0, r0, r8, ror r2
   22800:	andeq	r7, r0, ip, lsl #28
   22804:	muleq	r1, r0, r4
   22808:	andeq	r7, r0, r8, lsl #28
   2280c:	andeq	r7, r0, lr, lsr lr
   22810:	andeq	r8, r0, r0, lsr r0
   22814:	ldrdeq	r8, [r0], -ip
   22818:	andeq	r8, r0, r4, ror #2
   2281c:	andeq	r8, r0, r4, lsr #7
   22820:	andeq	r8, r0, lr, asr #7
   22824:	ldrbmi	lr, [r0, sp, lsr #18]!
   22828:	strmi	fp, [r5], -r4, lsl #1
   2282c:			; <UNDEFINED> instruction: 0xf93ef7e9
   22830:	tstcs	r4, r4, lsr lr
   22834:			; <UNDEFINED> instruction: 0x4604447e
   22838:	cdp	7, 11, cr15, cr4, cr0, {7}
   2283c:	subsle	r2, lr, r0, lsl #16
   22840:	strmi	r2, [r0], r0, lsl #24
   22844:	svcne	0x0002dd44
   22848:			; <UNDEFINED> instruction: 0xf8422300
   2284c:	movwcc	r3, #7940	; 0x1f04
   22850:			; <UNDEFINED> instruction: 0xd1fa429c
   22854:	strtmi	r4, [r1], -ip, lsr #30
   22858:	andcs	r4, r4, #44, 22	; 0xb000
   2285c:			; <UNDEFINED> instruction: 0x4640447f
   22860:	bl	233a54 <fputs@plt+0x22ff54>
   22864:	eorsvs	r0, sp, r4, lsl #19
   22868:	stcl	7, cr15, [r4, #896]!	; 0x380
   2286c:	strtmi	r4, [r8], -r8, lsr #22
   22870:	strbmi	r4, [r4], -r8, lsr #30
   22874:	ldrbtmi	r5, [pc], #-2294	; 2287c <fputs@plt+0x1ed7c>
   22878:	ldrdge	pc, [r0], -r6
   2287c:			; <UNDEFINED> instruction: 0xf920f7e9
   22880:	tstcs	r1, r5, lsr #20
   22884:			; <UNDEFINED> instruction: 0x4603447a
   22888:			; <UNDEFINED> instruction: 0xf7e14650
   2288c:			; <UNDEFINED> instruction: 0xf854e844
   22890:	strtmi	r1, [r8], -r4, lsl #22
   22894:	ldrdge	pc, [r0], -r6
   22898:			; <UNDEFINED> instruction: 0xf7e99103
   2289c:	stmdbls	r3, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
   228a0:	strtmi	r9, [r8], -r3
   228a4:			; <UNDEFINED> instruction: 0xf89ef7e9
   228a8:	ldrtmi	r9, [sl], -r3, lsl #22
   228ac:	andls	r2, r0, r1, lsl #2
   228b0:			; <UNDEFINED> instruction: 0xf7e14650
   228b4:	strbmi	lr, [ip, #-2096]	; 0xfffff7d0
   228b8:	ldmdavs	r1!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
   228bc:			; <UNDEFINED> instruction: 0xf7e1200a
   228c0:			; <UNDEFINED> instruction: 0x4640e83c
   228c4:	cdp	7, 13, cr15, cr10, cr0, {7}
   228c8:	andlt	r2, r4, r0
   228cc:			; <UNDEFINED> instruction: 0x87f0e8bd
   228d0:	qadd16mi	r4, r1, r2
   228d4:	andcs	r4, r4, #18432	; 0x4800
   228d8:	ldrbtmi	r4, [fp], #-1151	; 0xfffffb81
   228dc:			; <UNDEFINED> instruction: 0xf7e0603d
   228e0:	blmi	31df90 <fputs@plt+0x31a490>
   228e4:	ldmpl	r6!, {r3, r5, r9, sl, lr}^
   228e8:			; <UNDEFINED> instruction: 0xf7e96834
   228ec:	bmi	3a0c98 <fputs@plt+0x39d198>
   228f0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   228f4:	strtmi	r4, [r0], -r3, lsl #12
   228f8:	stmda	ip, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   228fc:			; <UNDEFINED> instruction: 0xf06fe7dd
   22900:	strb	r0, [r2, fp]!
   22904:	andeq	r9, r1, r4, lsr r5
   22908:			; <UNDEFINED> instruction: 0x001b4ffc
   2290c:			; <UNDEFINED> instruction: 0xfffffee1
   22910:	andeq	r0, r0, r8, ror r2
   22914:	andeq	r8, r0, sl, ror r3
   22918:	andeq	r8, r0, r8, ror r3
   2291c:	andseq	r4, fp, r0, lsl #31
   22920:			; <UNDEFINED> instruction: 0xfffffe67
   22924:	andeq	r8, r0, sl, lsl #6
   22928:	svcmi	0x00f0e92d
   2292c:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   22930:	strmi	r8, [r5], -r2, lsl #22
   22934:			; <UNDEFINED> instruction: 0xf04f4fd7
   22938:	bmi	ff5e4940 <fputs@plt+0xff5e0e40>
   2293c:	bne	45e164 <fputs@plt+0x45a664>
   22940:			; <UNDEFINED> instruction: 0xf5ad49d6
   22944:	ldrbtmi	r5, [pc], #-3460	; 2294c <fputs@plt+0x1ee4c>
   22948:	addlt	r4, r5, r9, ror r4
   2294c:	orrpl	pc, r4, #54525952	; 0x3400000
   22950:	beq	c5ed8c <fputs@plt+0xc5b28c>
   22954:	movwcc	r5, #51338	; 0xc88a
   22958:			; <UNDEFINED> instruction: 0xae236af8
   2295c:	andsvs	r6, sl, r2, lsl r8
   22960:	andeq	pc, r0, #79	; 0x4f
   22964:	ldchi	8, cr15, [r4], {74}	; 0x4a
   22968:			; <UNDEFINED> instruction: 0xf9c2f7e9
   2296c:	vst1.16	{d20-d22}, [pc], r1
   22970:			; <UNDEFINED> instruction: 0xf8df5280
   22974:	ldrbtmi	r8, [r8], #812	; 0x32c
   22978:	ldrtmi	r4, [r0], -r3, lsl #13
   2297c:	cdp	7, 2, cr15, cr12, cr0, {7}
   22980:	blcs	3d074 <fputs@plt+0x39574>
   22984:	sbchi	pc, r5, r0, asr #32
   22988:	beq	45e1f0 <fputs@plt+0x45a6f0>
   2298c:			; <UNDEFINED> instruction: 0xf7e02100
   22990:	mcrne	15, 0, lr, cr7, cr10, {0}
   22994:	smlalbthi	pc, r7, r0, r2	; <UNPREDICTABLE>
   22998:	ldmdbeq	r0, {r1, r3, r5, r7, r8, ip, sp, lr, pc}
   2299c:	andcs	r4, r3, r9, lsr r6
   229a0:			; <UNDEFINED> instruction: 0xf7e0464a
   229a4:	stmdacs	r0, {r2, r6, r9, sl, fp, sp, lr, pc}
   229a8:	smlawthi	r2, r0, r2, pc	; <UNPREDICTABLE>
   229ac:	andcs	r2, r0, r1, lsl #6
   229b0:	tstcs	r0, sl, lsl r6
   229b4:	stmib	sp, {r8, r9, sl, ip, pc}^
   229b8:			; <UNDEFINED> instruction: 0xf8d90102
   229bc:			; <UNDEFINED> instruction: 0xf7e01030
   229c0:	strmi	lr, [r3], -r4, lsl #31
   229c4:	andls	r3, r4, r1, lsl #6
   229c8:	sbcshi	pc, ip, r0
   229cc:			; <UNDEFINED> instruction: 0xf8d94bb5
   229d0:	ldrbtmi	r2, [fp], #-48	; 0xffffffd0
   229d4:	stmdbcs	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
   229d8:	addshi	pc, r9, r0
   229dc:	ldrd	pc, [r4], -fp
   229e0:	vqrshl.s8	d4, d6, d16
   229e4:	blls	142d08 <fputs@plt+0x13f208>
   229e8:	ldrbtmi	r4, [r1], #-1561	; 0xfffff9e7
   229ec:	svclt	0x003e428b
   229f0:	ldfccp	f7, [pc], #4	; 229fc <fputs@plt+0x1eefc>
   229f4:			; <UNDEFINED> instruction: 0xf1039b04
   229f8:	andle	r3, r6, #-67108861	; 0xfc000003
   229fc:	svceq	0x0001f813
   22a00:			; <UNDEFINED> instruction: 0xf04028ff
   22a04:	ldrmi	r8, [ip, #146]	; 0x92
   22a08:	bl	fe8d71f0 <fputs@plt+0xfe8d36f0>
   22a0c:	strtmi	r0, [r8], -lr, lsl #4
   22a10:			; <UNDEFINED> instruction: 0xf7e09205
   22a14:	bls	19e31c <fputs@plt+0x19a81c>
   22a18:	strmi	r4, [r4], r2, lsl #5
   22a1c:	addshi	pc, r6, r0, asr #32
   22a20:	tsteq	r3, r2, lsl r0	; <UNPREDICTABLE>
   22a24:	svclt	0x0018460b
   22a28:	stfcss	f2, [r1], {1}
   22a2c:	tstcs	r0, r4, lsl pc
   22a30:	tsteq	r1, r1	; <UNPREDICTABLE>
   22a34:	teqle	lr, r0, lsl #18
   22a38:	stclle	12, cr2, [ip, #-4]
   22a3c:			; <UNDEFINED> instruction: 0xf5a41e63
   22a40:			; <UNDEFINED> instruction: 0xf4235b80
   22a44:	vbic.i32	q11, #52992	; 0x0000cf00
   22a48:			; <UNDEFINED> instruction: 0xf0230a0b
   22a4c:	bl	feae3690 <fputs@plt+0xfeadfb90>
   22a50:	and	r0, ip, r3, lsl #22
   22a54:	addpl	pc, r0, #1325400064	; 0x4f000000
   22a58:			; <UNDEFINED> instruction: 0x46284631
   22a5c:	cdp	7, 1, cr15, cr10, cr0, {7}
   22a60:	svcpl	0x0080f5b0
   22a64:			; <UNDEFINED> instruction: 0xf5a4d10c
   22a68:	strmi	r5, [r3, #1152]!	; 0x480
   22a6c:	strmi	sp, [r2, #51]!	; 0x33
   22a70:			; <UNDEFINED> instruction: 0x4631d1f0
   22a74:	ldrbmi	r4, [r2], -r8, lsr #12
   22a78:	cdp	7, 0, cr15, cr12, cr0, {7}
   22a7c:	eorle	r4, sl, r0, asr r5
   22a80:	blmi	fe2b54ac <fputs@plt+0xfe2b19ac>
   22a84:			; <UNDEFINED> instruction: 0xf858447a
   22a88:	ldcvs	0, cr1, [r3, #-12]
   22a8c:	stmdavs	ip, {r0, r2, r4, r6, r7, sl, fp, sp, lr}
   22a90:			; <UNDEFINED> instruction: 0xf7e19304
   22a94:	stmdavs	r0, {r3, r4, fp, sp, lr, pc}
   22a98:	ldcl	7, cr15, [r2], {224}	; 0xe0
   22a9c:	tstcs	r1, r4, lsl #22
   22aa0:	strmi	r9, [r2], -r0, lsl #10
   22aa4:	bmi	fe0c72b0 <fputs@plt+0xfe0c37b0>
   22aa8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   22aac:	svc	0x0032f7e0
   22ab0:			; <UNDEFINED> instruction: 0xf7e12001
   22ab4:	subsmi	lr, r2, #131072	; 0x20000
   22ab8:	tsteq	r4, sl, lsr #3	; <UNPREDICTABLE>
   22abc:	andeq	pc, r3, #2
   22ac0:	svclt	0x00584628
   22ac4:			; <UNDEFINED> instruction: 0xf1c34253
   22ac8:	strtmi	r0, [r2], -r4, lsl #8
   22acc:	stcl	7, cr15, [r2, #896]!	; 0x380
   22ad0:			; <UNDEFINED> instruction: 0xf0404284
   22ad4:			; <UNDEFINED> instruction: 0xf8d980c3
   22ad8:	stmdals	r4, {r4, r5, ip}
   22adc:	svc	0x008af7e0
   22ae0:			; <UNDEFINED> instruction: 0xf7e04638
   22ae4:	ldmdbmi	r3!, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
   22ae8:			; <UNDEFINED> instruction: 0xf50d4a6b
   22aec:	ldrbtmi	r5, [r9], #-900	; 0xfffffc7c
   22af0:	stmpl	sl, {r2, r3, r8, r9, ip, sp}
   22af4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   22af8:			; <UNDEFINED> instruction: 0xf04f4051
   22afc:	cmnle	r5, r0, lsl #4
   22b00:	cfstr32pl	mvfx15, [r4, #52]	; 0x34
   22b04:	ldc	0, cr11, [sp], #20
   22b08:	pop	{r1, r8, r9, fp, pc}
   22b0c:	stmdbls	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b10:	stmdami	r6!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   22b14:	bmi	1a2af20 <fputs@plt+0x1a27420>
   22b18:	bcc	45e380 <fputs@plt+0x45a880>
   22b1c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   22b20:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   22b24:	cdp	7, 15, cr15, cr6, cr0, {7}
   22b28:	blmi	195c7e8 <fputs@plt+0x1958ce8>
   22b2c:	ldmdami	pc, {r0, r8, sp}^	; <UNPREDICTABLE>
   22b30:	bmi	18f3d24 <fputs@plt+0x18f0224>
   22b34:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   22b38:	cfldrsvs	mvf4, [fp, #-488]	; 0xfffffe18
   22b3c:	bhi	5e178 <fputs@plt+0x5a678>
   22b40:			; <UNDEFINED> instruction: 0xf7e06800
   22b44:	andcs	lr, r1, r8, ror #29
   22b48:	svc	0x00b6f7e0
   22b4c:	blle	d2cb54 <fputs@plt+0xd29054>
   22b50:	lfmle	f4, 2, [r8, #520]!	; 0x208
   22b54:	tstcs	r1, r5, asr r8
   22b58:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
   22b5c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   22b60:	andls	r6, r1, #1728	; 0x6c0
   22b64:	stmdavs	r0, {r3, r4, r6, r9, fp, lr}
   22b68:			; <UNDEFINED> instruction: 0xf8cd447a
   22b6c:			; <UNDEFINED> instruction: 0xf7e0c000
   22b70:	ubfx	lr, r2, #29, #9
   22b74:	tstcs	r1, sp, asr #16
   22b78:	vldrvs	s8, [fp, #-336]	; 0xfffffeb0
   22b7c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   22b80:			; <UNDEFINED> instruction: 0xe7db447a
   22b84:	bmi	12758d4 <fputs@plt+0x1271dd4>
   22b88:			; <UNDEFINED> instruction: 0xf858447b
   22b8c:	ldcvs	0, cr2, [fp, #-8]
   22b90:	movwls	r6, #18452	; 0x4814
   22b94:	svc	0x0096f7e0
   22b98:			; <UNDEFINED> instruction: 0xf7e06800
   22b9c:	stc	12, cr14, [sp, #328]	; 0x148
   22ba0:	blls	1453a8 <fputs@plt+0x1418a8>
   22ba4:	strmi	r2, [r2], -r1, lsl #2
   22ba8:	bmi	12c73b4 <fputs@plt+0x12c38b4>
   22bac:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   22bb0:	cdp	7, 11, cr15, cr0, cr0, {7}
   22bb4:			; <UNDEFINED> instruction: 0xf7e02001
   22bb8:	bmi	121e9c0 <fputs@plt+0x121aec0>
   22bbc:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
   22bc0:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   22bc4:	ldclvs	13, cr6, [r5], {19}
   22bc8:	movwls	r6, #18444	; 0x480c
   22bcc:	svc	0x007af7e0
   22bd0:			; <UNDEFINED> instruction: 0xf7e06800
   22bd4:	blls	15dcb4 <fputs@plt+0x15a1b4>
   22bd8:	strls	r2, [r0, #-257]	; 0xfffffeff
   22bdc:	andls	r4, r1, #2097152	; 0x200000
   22be0:			; <UNDEFINED> instruction: 0x46204a3e
   22be4:			; <UNDEFINED> instruction: 0xf7e0447a
   22be8:			; <UNDEFINED> instruction: 0xe7acee96
   22bec:	cdp	7, 7, cr15, cr14, cr0, {7}
   22bf0:	bmi	bb58e4 <fputs@plt+0xbb1de4>
   22bf4:			; <UNDEFINED> instruction: 0xf858447b
   22bf8:	ldcvs	0, cr2, [fp, #-8]
   22bfc:	movwls	r6, #18452	; 0x4814
   22c00:	svc	0x0060f7e0
   22c04:			; <UNDEFINED> instruction: 0xf7e06800
   22c08:	stc	12, cr14, [sp, #112]	; 0x70
   22c0c:	blls	145414 <fputs@plt+0x141914>
   22c10:	strmi	r2, [r2], -r1, lsl #2
   22c14:	bmi	d07420 <fputs@plt+0xd03920>
   22c18:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   22c1c:	cdp	7, 7, cr15, cr10, cr0, {7}
   22c20:			; <UNDEFINED> instruction: 0xf7e02001
   22c24:	blmi	c5e954 <fputs@plt+0xc5ae54>
   22c28:	ldrbtmi	r4, [fp], #-2592	; 0xfffff5e0
   22c2c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   22c30:	ldmdavs	r4, {r0, r1, r3, r4, r8, sl, fp, sp, lr}
   22c34:			; <UNDEFINED> instruction: 0xf7e09304
   22c38:	stmdavs	r0, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
   22c3c:	stc	7, cr15, [r0], {224}	; 0xe0
   22c40:	bhi	5e27c <fputs@plt+0x5a77c>
   22c44:	tstcs	r1, r4, lsl #22
   22c48:	andls	r4, r1, #2097152	; 0x200000
   22c4c:	strtmi	r4, [r0], -r7, lsr #20
   22c50:			; <UNDEFINED> instruction: 0xf7e0447a
   22c54:	andcs	lr, r1, r0, ror #28
   22c58:	svc	0x002ef7e0
   22c5c:	blmi	4f54f4 <fputs@plt+0x4f19f4>
   22c60:			; <UNDEFINED> instruction: 0xf858447a
   22c64:	ldcvs	0, cr1, [r3, #-12]
   22c68:	stmdavs	ip, {r0, r2, r4, r6, r7, sl, fp, sp, lr}
   22c6c:			; <UNDEFINED> instruction: 0xf7e09304
   22c70:	stmdavs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   22c74:	bl	ff960bfc <fputs@plt+0xff95d0fc>
   22c78:	tstcs	r1, r4, lsl #22
   22c7c:	strmi	r9, [r2], -r0, lsl #10
   22c80:	bmi	74748c <fputs@plt+0x74398c>
   22c84:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   22c88:	cdp	7, 4, cr15, cr4, cr0, {7}
   22c8c:			; <UNDEFINED> instruction: 0xf7e02001
   22c90:	svclt	0x0000ef14
   22c94:	ldrdeq	sl, [r1], -r2
   22c98:	andeq	r0, r0, r0, ror r2
   22c9c:	andeq	r9, r1, r0, lsr #8
   22ca0:	strdeq	r9, [r1], -r2
   22ca4:	andeq	sl, r1, r6, asr #4
   22ca8:	muleq	r1, r4, r1
   22cac:	andeq	r0, r0, r8, ror r2
   22cb0:	andeq	r5, r0, lr, asr #20
   22cb4:	andeq	r9, r1, sl, ror r2
   22cb8:	strdeq	r5, [r0], -r4
   22cbc:	andeq	sl, r1, r8, ror #1
   22cc0:	andeq	r8, r0, r0, lsl r1
   22cc4:	strheq	sl, [r1], -lr
   22cc8:	andeq	r8, r0, r0, lsl r1
   22ccc:	muleq	r0, ip, r0
   22cd0:	muleq	r1, r0, r0
   22cd4:	andeq	r0, r0, r6, ror #22
   22cd8:	andeq	sl, r1, sl, asr r0
   22cdc:	andeq	r5, r0, r4, lsl r9
   22ce0:	andeq	sl, r1, r4, lsr #32
   22ce4:			; <UNDEFINED> instruction: 0x000003be
   22ce8:	andeq	r9, r1, lr, ror #31
   22cec:	andeq	r0, r0, r0, ror r3
   22cf0:			; <UNDEFINED> instruction: 0x00019fb8
   22cf4:	andeq	r5, r0, r2, ror r8
   22cf8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   22cfc:	svclt	0x00be2900
   22d00:			; <UNDEFINED> instruction: 0xf04f2000
   22d04:	and	r4, r6, r0, lsl #2
   22d08:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   22d0c:			; <UNDEFINED> instruction: 0xf06fbf1c
   22d10:			; <UNDEFINED> instruction: 0xf04f4100
   22d14:			; <UNDEFINED> instruction: 0xf00030ff
   22d18:			; <UNDEFINED> instruction: 0xf1adb857
   22d1c:	stmdb	sp!, {r3, sl, fp}^
   22d20:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   22d24:	blcs	59950 <fputs@plt+0x55e50>
   22d28:			; <UNDEFINED> instruction: 0xf000db1a
   22d2c:			; <UNDEFINED> instruction: 0xf8ddf853
   22d30:	ldmib	sp, {r2, sp, lr, pc}^
   22d34:	andlt	r2, r4, r2, lsl #6
   22d38:	submi	r4, r0, #112, 14	; 0x1c00000
   22d3c:	cmpeq	r1, r1, ror #22
   22d40:	blle	6ed948 <fputs@plt+0x6e9e48>
   22d44:			; <UNDEFINED> instruction: 0xf846f000
   22d48:	ldrd	pc, [r4], -sp
   22d4c:	movwcs	lr, #10717	; 0x29dd
   22d50:	submi	fp, r0, #4
   22d54:	cmpeq	r1, r1, ror #22
   22d58:	bl	18f36a8 <fputs@plt+0x18efba8>
   22d5c:	ldrbmi	r0, [r0, -r3, asr #6]!
   22d60:	bl	18f36b0 <fputs@plt+0x18efbb0>
   22d64:			; <UNDEFINED> instruction: 0xf0000343
   22d68:			; <UNDEFINED> instruction: 0xf8ddf835
   22d6c:	ldmib	sp, {r2, sp, lr, pc}^
   22d70:	andlt	r2, r4, r2, lsl #6
   22d74:	bl	187367c <fputs@plt+0x186fb7c>
   22d78:	ldrbmi	r0, [r0, -r1, asr #2]!
   22d7c:	bl	18f36cc <fputs@plt+0x18efbcc>
   22d80:			; <UNDEFINED> instruction: 0xf0000343
   22d84:			; <UNDEFINED> instruction: 0xf8ddf827
   22d88:	ldmib	sp, {r2, sp, lr, pc}^
   22d8c:	andlt	r2, r4, r2, lsl #6
   22d90:	bl	18f36e0 <fputs@plt+0x18efbe0>
   22d94:	ldrbmi	r0, [r0, -r3, asr #6]!
   22d98:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   22d9c:	svclt	0x00082900
   22da0:	svclt	0x001c2800
   22da4:	mvnscc	pc, pc, asr #32
   22da8:	rscscc	pc, pc, pc, asr #32
   22dac:	stmdalt	ip, {ip, sp, lr, pc}
   22db0:	stfeqd	f7, [r8], {173}	; 0xad
   22db4:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   22db8:			; <UNDEFINED> instruction: 0xf80cf000
   22dbc:	ldrd	pc, [r4], -sp
   22dc0:	movwcs	lr, #10717	; 0x29dd
   22dc4:	ldrbmi	fp, [r0, -r4]!
   22dc8:			; <UNDEFINED> instruction: 0xf04fb502
   22dcc:			; <UNDEFINED> instruction: 0xf7e00008
   22dd0:	stclt	13, cr14, [r2, #-24]	; 0xffffffe8
   22dd4:	svclt	0x00084299
   22dd8:	push	{r4, r7, r9, lr}
   22ddc:			; <UNDEFINED> instruction: 0x46044ff0
   22de0:	andcs	fp, r0, r8, lsr pc
   22de4:			; <UNDEFINED> instruction: 0xf8dd460d
   22de8:	svclt	0x0038c024
   22dec:	cmnle	fp, #1048576	; 0x100000
   22df0:			; <UNDEFINED> instruction: 0x46994690
   22df4:			; <UNDEFINED> instruction: 0xf283fab3
   22df8:	rsbsle	r2, r0, r0, lsl #22
   22dfc:			; <UNDEFINED> instruction: 0xf385fab5
   22e00:	rsble	r2, r8, r0, lsl #26
   22e04:			; <UNDEFINED> instruction: 0xf1a21ad2
   22e08:	blx	266690 <fputs@plt+0x262b90>
   22e0c:	blx	261a1c <fputs@plt+0x25df1c>
   22e10:			; <UNDEFINED> instruction: 0xf1c2f30e
   22e14:	b	12e4a9c <fputs@plt+0x12e0f9c>
   22e18:	blx	a25a2c <fputs@plt+0xa21f2c>
   22e1c:	b	131fa40 <fputs@plt+0x131bf40>
   22e20:	blx	225a34 <fputs@plt+0x221f34>
   22e24:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   22e28:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   22e2c:	andcs	fp, r0, ip, lsr pc
   22e30:	movwle	r4, #42497	; 0xa601
   22e34:	bl	fed2ae40 <fputs@plt+0xfed27340>
   22e38:	blx	23e68 <fputs@plt+0x20368>
   22e3c:	blx	85f27c <fputs@plt+0x85b77c>
   22e40:	bl	199fa64 <fputs@plt+0x199bf64>
   22e44:	tstmi	r9, #46137344	; 0x2c00000
   22e48:	bcs	33090 <fputs@plt+0x2f590>
   22e4c:	b	1416f44 <fputs@plt+0x1413444>
   22e50:	b	13e4fc0 <fputs@plt+0x13e14c0>
   22e54:	b	12253c8 <fputs@plt+0x12218c8>
   22e58:	ldrmi	r7, [r6], -fp, asr #17
   22e5c:	bl	fed5ae90 <fputs@plt+0xfed57390>
   22e60:	bl	1963a88 <fputs@plt+0x195ff88>
   22e64:	ldmne	fp, {r0, r3, r9, fp}^
   22e68:	beq	2ddb98 <fputs@plt+0x2da098>
   22e6c:			; <UNDEFINED> instruction: 0xf14a1c5c
   22e70:	cfsh32cc	mvfx0, mvfx1, #0
   22e74:	strbmi	sp, [sp, #-7]
   22e78:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   22e7c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   22e80:	adfccsz	f4, f1, #5.0
   22e84:	blx	197668 <fputs@plt+0x193b68>
   22e88:	blx	960aac <fputs@plt+0x95cfac>
   22e8c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   22e90:	vseleq.f32	s30, s28, s11
   22e94:	blx	96929c <fputs@plt+0x96579c>
   22e98:	b	1120ea8 <fputs@plt+0x111d3a8>
   22e9c:			; <UNDEFINED> instruction: 0xf1a2040e
   22ea0:			; <UNDEFINED> instruction: 0xf1c20720
   22ea4:	blx	22472c <fputs@plt+0x220c2c>
   22ea8:	blx	15fab8 <fputs@plt+0x15bfb8>
   22eac:	blx	160ad0 <fputs@plt+0x15cfd0>
   22eb0:	b	111f6c0 <fputs@plt+0x111bbc0>
   22eb4:	blx	923ad8 <fputs@plt+0x91ffd8>
   22eb8:	bl	11a06d8 <fputs@plt+0x119cbd8>
   22ebc:	teqmi	r3, #1073741824	; 0x40000000
   22ec0:	strbmi	r1, [r5], -r0, lsl #21
   22ec4:	tsteq	r3, r1, ror #22
   22ec8:	svceq	0x0000f1bc
   22ecc:	stmib	ip, {r0, ip, lr, pc}^
   22ed0:	pop	{r8, sl, lr}
   22ed4:	blx	fed46e9c <fputs@plt+0xfed4339c>
   22ed8:	msrcc	CPSR_, #132, 6	; 0x10000002
   22edc:	blx	fee5cd2c <fputs@plt+0xfee5922c>
   22ee0:	blx	fed9f908 <fputs@plt+0xfed9be08>
   22ee4:	eorcc	pc, r0, #335544322	; 0x14000002
   22ee8:	orrle	r2, fp, r0, lsl #26
   22eec:	svclt	0x0000e7f3
   22ef0:	mvnsmi	lr, #737280	; 0xb4000
   22ef4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   22ef8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   22efc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   22f00:	b	1f60e88 <fputs@plt+0x1f5d388>
   22f04:	blne	1db4100 <fputs@plt+0x1db0600>
   22f08:	strhle	r1, [sl], -r6
   22f0c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   22f10:	svccc	0x0004f855
   22f14:	strbmi	r3, [sl], -r1, lsl #8
   22f18:	ldrtmi	r4, [r8], -r1, asr #12
   22f1c:	adcmi	r4, r6, #152, 14	; 0x2600000
   22f20:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   22f24:	svclt	0x000083f8
   22f28:	muleq	r1, sl, r3
   22f2c:	muleq	r1, r0, r3
   22f30:	svclt	0x00004770

Disassembly of section .fini:

00022f34 <.fini>:
   22f34:	push	{r3, lr}
   22f38:	pop	{r3, pc}
