

================================================================
== Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4'
================================================================
* Date:           Thu Oct 19 11:50:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47051|    47051|  2.353 ms|  2.353 ms|  47051|  47051|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4  |    47049|    47049|        11|          1|          1|  47040|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 14 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 15 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten3054 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten3054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten3082 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten3082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 19 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten3122 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten3122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%afterAct2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterAct2"   --->   Operation 21 'read' 'afterAct2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln511_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln511"   --->   Operation 22 'read' 'sext_ln511_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln511_cast = sext i62 %sext_ln511_read"   --->   Operation 23 'sext' 'sext_ln511_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten3122"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %n"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten3082"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %c"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten3054"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %h"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %w"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body15.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%c_1 = load i8 %c" [kernel_attention.cpp:513]   --->   Operation 33 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten3122_load = load i16 %indvar_flatten3122" [kernel_attention.cpp:511]   --->   Operation 34 'load' 'indvar_flatten3122_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln513_1 = zext i8 %c_1" [kernel_attention.cpp:513]   --->   Operation 35 'zext' 'zext_ln513_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.99ns) (grouped into DSP with root node empty_95)   --->   "%empty = mul i14 %zext_ln513_1, i14 49" [kernel_attention.cpp:513]   --->   Operation 36 'mul' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.67ns)   --->   "%icmp_ln511 = icmp_eq  i16 %indvar_flatten3122_load, i16 47040" [kernel_attention.cpp:511]   --->   Operation 37 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln511 = add i16 %indvar_flatten3122_load, i16 1" [kernel_attention.cpp:511]   --->   Operation 38 'add' 'add_ln511' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln511, void %for.inc64.loopexit.i, void %_Z11compute_actPfS_Pii.exit.exitStub" [kernel_attention.cpp:511]   --->   Operation 39 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten3054_load = load i6 %indvar_flatten3054" [kernel_attention.cpp:515]   --->   Operation 40 'load' 'indvar_flatten3054_load' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten3082_load = load i14 %indvar_flatten3082" [kernel_attention.cpp:513]   --->   Operation 41 'load' 'indvar_flatten3082_load' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln513 = icmp_eq  i14 %indvar_flatten3082_load, i14 11760" [kernel_attention.cpp:513]   --->   Operation 42 'icmp' 'icmp_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.30ns)   --->   "%select_ln513 = select i1 %icmp_ln513, i8 0, i8 %c_1" [kernel_attention.cpp:513]   --->   Operation 43 'select' 'select_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.12ns)   --->   "%xor_ln513 = xor i1 %icmp_ln513, i1 1" [kernel_attention.cpp:513]   --->   Operation 44 'xor' 'xor_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.61ns)   --->   "%icmp_ln515 = icmp_eq  i6 %indvar_flatten3054_load, i6 49" [kernel_attention.cpp:515]   --->   Operation 45 'icmp' 'icmp_ln515' <Predicate = (!icmp_ln511)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.12ns)   --->   "%and_ln513_1 = and i1 %icmp_ln515, i1 %xor_ln513" [kernel_attention.cpp:513]   --->   Operation 46 'and' 'and_ln513_1' <Predicate = (!icmp_ln511)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln513 = add i8 %select_ln513, i8 1" [kernel_attention.cpp:513]   --->   Operation 47 'add' 'add_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.12ns)   --->   "%or_ln513 = or i1 %and_ln513_1, i1 %icmp_ln513" [kernel_attention.cpp:513]   --->   Operation 48 'or' 'or_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln513_3 = zext i8 %add_ln513" [kernel_attention.cpp:513]   --->   Operation 49 'zext' 'zext_ln513_3' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (0.99ns) (grouped into DSP with root node p_mid13068)   --->   "%p_mid13066 = mul i14 %zext_ln513_3, i14 49" [kernel_attention.cpp:513]   --->   Operation 50 'mul' 'p_mid13066' <Predicate = (!icmp_ln511)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln513_6 = select i1 %and_ln513_1, i8 %add_ln513, i8 %select_ln513" [kernel_attention.cpp:513]   --->   Operation 51 'select' 'select_ln513_6' <Predicate = (!icmp_ln511)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln515_1 = add i6 %indvar_flatten3054_load, i6 1" [kernel_attention.cpp:515]   --->   Operation 52 'add' 'add_ln515_1' <Predicate = (!icmp_ln511)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.29ns)   --->   "%select_ln515_3 = select i1 %or_ln513, i6 1, i6 %add_ln515_1" [kernel_attention.cpp:515]   --->   Operation 53 'select' 'select_ln515_3' <Predicate = (!icmp_ln511)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.76ns)   --->   "%add_ln513_1 = add i14 %indvar_flatten3082_load, i14 1" [kernel_attention.cpp:513]   --->   Operation 54 'add' 'add_ln513_1' <Predicate = (!icmp_ln511)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.34ns)   --->   "%select_ln513_7 = select i1 %icmp_ln513, i14 1, i14 %add_ln513_1" [kernel_attention.cpp:513]   --->   Operation 55 'select' 'select_ln513_7' <Predicate = (!icmp_ln511)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln517 = store i16 %add_ln511, i16 %indvar_flatten3122" [kernel_attention.cpp:517]   --->   Operation 56 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln517 = store i14 %select_ln513_7, i14 %indvar_flatten3082" [kernel_attention.cpp:517]   --->   Operation 57 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln517 = store i8 %select_ln513_6, i8 %c" [kernel_attention.cpp:517]   --->   Operation 58 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln517 = store i6 %select_ln515_3, i6 %indvar_flatten3054" [kernel_attention.cpp:517]   --->   Operation 59 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 60 [2/3] (0.99ns) (grouped into DSP with root node empty_95)   --->   "%empty = mul i14 %zext_ln513_1, i14 49" [kernel_attention.cpp:513]   --->   Operation 60 'mul' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node p_mid13068)   --->   "%p_mid13066 = mul i14 %zext_ln513_3, i14 49" [kernel_attention.cpp:513]   --->   Operation 61 'mul' 'p_mid13066' <Predicate = (!icmp_ln511)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.38>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%n_1 = load i3 %n" [kernel_attention.cpp:511]   --->   Operation 62 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %n_1" [kernel_attention.cpp:513]   --->   Operation 63 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.92ns)   --->   "%mul_ln513 = mul i16 %zext_ln513, i16 11760" [kernel_attention.cpp:513]   --->   Operation 64 'mul' 'mul_ln513' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node empty_95)   --->   "%empty = mul i14 %zext_ln513_1, i14 49" [kernel_attention.cpp:513]   --->   Operation 65 'mul' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node empty_95)   --->   "%p_cast25 = zext i14 %empty" [kernel_attention.cpp:513]   --->   Operation 66 'zext' 'p_cast25' <Predicate = (!icmp_ln513 & !and_ln513_1)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty_95 = add i16 %p_cast25, i16 %mul_ln513" [kernel_attention.cpp:513]   --->   Operation 67 'add' 'empty_95' <Predicate = (!icmp_ln513 & !and_ln513_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.57ns)   --->   "%add_ln511_1 = add i3 %n_1, i3 1" [kernel_attention.cpp:511]   --->   Operation 68 'add' 'add_ln511_1' <Predicate = (!icmp_ln511)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln513_2 = zext i3 %add_ln511_1" [kernel_attention.cpp:513]   --->   Operation 69 'zext' 'zext_ln513_2' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.92ns)   --->   "%mul_ln513_1 = mul i16 %zext_ln513_2, i16 11760" [kernel_attention.cpp:513]   --->   Operation 70 'mul' 'mul_ln513_1' <Predicate = (!icmp_ln511)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.24ns)   --->   "%select_ln513_1 = select i1 %icmp_ln513, i16 %mul_ln513_1, i16 %mul_ln513" [kernel_attention.cpp:513]   --->   Operation 71 'select' 'select_ln513_1' <Predicate = (!icmp_ln511 & and_ln513_1)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.27ns)   --->   "%select_ln511 = select i1 %icmp_ln513, i3 %add_ln511_1, i3 %n_1" [kernel_attention.cpp:511]   --->   Operation 72 'select' 'select_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node p_mid13068)   --->   "%p_mid13066 = mul i14 %zext_ln513_3, i14 49" [kernel_attention.cpp:513]   --->   Operation 73 'mul' 'p_mid13066' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node p_mid13068)   --->   "%p_cast25_mid1 = zext i14 %p_mid13066" [kernel_attention.cpp:513]   --->   Operation 74 'zext' 'p_cast25_mid1' <Predicate = (!icmp_ln511 & and_ln513_1)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (0.64ns) (root node of the DSP)   --->   "%p_mid13068 = add i16 %p_cast25_mid1, i16 %select_ln513_1" [kernel_attention.cpp:513]   --->   Operation 75 'add' 'p_mid13068' <Predicate = (!icmp_ln511 & and_ln513_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln517 = store i3 %select_ln511, i3 %n" [kernel_attention.cpp:517]   --->   Operation 76 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%h_1 = load i3 %h" [kernel_attention.cpp:515]   --->   Operation 77 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln511_cast" [kernel_attention.cpp:511]   --->   Operation 79 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty_95 = add i16 %p_cast25, i16 %mul_ln513" [kernel_attention.cpp:513]   --->   Operation 80 'add' 'empty_95' <Predicate = (!icmp_ln513 & !and_ln513_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i3 %h_1" [kernel_attention.cpp:515]   --->   Operation 81 'zext' 'zext_ln515' <Predicate = (!or_ln513)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %h_1, i3 0" [kernel_attention.cpp:515]   --->   Operation 82 'bitconcatenate' 'p_shl7' <Predicate = (!or_ln513)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i6 %p_shl7" [kernel_attention.cpp:515]   --->   Operation 83 'zext' 'p_shl15_cast' <Predicate = (!or_ln513)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.70ns)   --->   "%empty_96 = sub i7 %p_shl15_cast, i7 %zext_ln515" [kernel_attention.cpp:515]   --->   Operation 84 'sub' 'empty_96' <Predicate = (!or_ln513)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%w_load = load i3 %w" [kernel_attention.cpp:515]   --->   Operation 86 'load' 'w_load' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_1)   --->   "%select_ln513_2 = select i1 %icmp_ln513, i16 %mul_ln513_1, i16 %empty_95" [kernel_attention.cpp:513]   --->   Operation 87 'select' 'select_ln513_2' <Predicate = (!icmp_ln511 & !and_ln513_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.49ns)   --->   "%icmp_ln517 = icmp_eq  i3 %w_load, i3 7" [kernel_attention.cpp:517]   --->   Operation 88 'icmp' 'icmp_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln513_2)   --->   "%and_ln513 = and i1 %icmp_ln517, i1 %xor_ln513" [kernel_attention.cpp:513]   --->   Operation 89 'and' 'and_ln513' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln513_3 = select i1 %or_ln513, i3 0, i3 %h_1" [kernel_attention.cpp:513]   --->   Operation 90 'select' 'select_ln513_3' <Predicate = (!icmp_ln511)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (0.64ns) (root node of the DSP)   --->   "%p_mid13068 = add i16 %p_cast25_mid1, i16 %select_ln513_1" [kernel_attention.cpp:513]   --->   Operation 91 'add' 'p_mid13068' <Predicate = (!icmp_ln511 & and_ln513_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_1)   --->   "%select_ln513_4 = select i1 %and_ln513_1, i16 %p_mid13068, i16 %select_ln513_2" [kernel_attention.cpp:513]   --->   Operation 92 'select' 'select_ln513_4' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_1)   --->   "%zext_ln513_4 = zext i16 %select_ln513_4" [kernel_attention.cpp:513]   --->   Operation 93 'zext' 'zext_ln513_4' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_2)   --->   "%select_ln513_5 = select i1 %or_ln513, i7 0, i7 %empty_96" [kernel_attention.cpp:513]   --->   Operation 94 'select' 'select_ln513_5' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln513_2)   --->   "%xor_ln513_1 = xor i1 %icmp_ln515, i1 1" [kernel_attention.cpp:513]   --->   Operation 95 'xor' 'xor_ln513_1' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln513_2)   --->   "%or_ln513_1 = or i1 %icmp_ln513, i1 %xor_ln513_1" [kernel_attention.cpp:513]   --->   Operation 96 'or' 'or_ln513_1' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln513_2 = and i1 %and_ln513, i1 %or_ln513_1" [kernel_attention.cpp:513]   --->   Operation 97 'and' 'and_ln513_2' <Predicate = (!icmp_ln511)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.57ns)   --->   "%add_ln515 = add i3 %select_ln513_3, i3 1" [kernel_attention.cpp:515]   --->   Operation 98 'add' 'add_ln515' <Predicate = (!icmp_ln511)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln515)   --->   "%or_ln515 = or i1 %and_ln513_2, i1 %and_ln513_1" [kernel_attention.cpp:515]   --->   Operation 99 'or' 'or_ln515' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln515)   --->   "%or_ln515_1 = or i1 %or_ln515, i1 %icmp_ln513" [kernel_attention.cpp:515]   --->   Operation 100 'or' 'or_ln515_1' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln515 = select i1 %or_ln515_1, i3 0, i3 %w_load" [kernel_attention.cpp:515]   --->   Operation 101 'select' 'select_ln515' <Predicate = (!icmp_ln511)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln515_1 = zext i3 %add_ln515" [kernel_attention.cpp:515]   --->   Operation 102 'zext' 'zext_ln515_1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl15_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln515, i3 0" [kernel_attention.cpp:515]   --->   Operation 103 'bitconcatenate' 'p_shl15_mid1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl15_cast_mid1 = zext i6 %p_shl15_mid1" [kernel_attention.cpp:515]   --->   Operation 104 'zext' 'p_shl15_cast_mid1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.70ns)   --->   "%p_mid13052 = sub i7 %p_shl15_cast_mid1, i7 %zext_ln515_1" [kernel_attention.cpp:515]   --->   Operation 105 'sub' 'p_mid13052' <Predicate = (!icmp_ln511)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_2)   --->   "%select_ln515_1 = select i1 %and_ln513_2, i7 %p_mid13052, i7 %select_ln513_5" [kernel_attention.cpp:515]   --->   Operation 106 'select' 'select_ln515_1' <Predicate = (!icmp_ln511)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.27ns)   --->   "%select_ln515_2 = select i1 %and_ln513_2, i3 %add_ln515, i3 %select_ln513_3" [kernel_attention.cpp:515]   --->   Operation 107 'select' 'select_ln515_2' <Predicate = (!icmp_ln511)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_2)   --->   "%zext_ln519 = zext i3 %select_ln515" [kernel_attention.cpp:519]   --->   Operation 108 'zext' 'zext_ln519' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (36.5ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [kernel_attention.cpp:519]   --->   Operation 109 'read' 'gmem_addr_read' <Predicate = (!icmp_ln511)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32 23, i32 30" [kernel_attention.cpp:519]   --->   Operation 110 'partselect' 'tmp_5' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln519 = trunc i32 %gmem_addr_read" [kernel_attention.cpp:519]   --->   Operation 111 'trunc' 'trunc_ln519' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln520_2 = add i7 %select_ln515_1, i7 %zext_ln519" [kernel_attention.cpp:520]   --->   Operation 112 'add' 'add_ln520_2' <Predicate = (!icmp_ln511)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln520_1)   --->   "%sext_ln520 = sext i7 %add_ln520_2" [kernel_attention.cpp:520]   --->   Operation 113 'sext' 'sext_ln520' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln520_1 = add i17 %sext_ln520, i17 %zext_ln513_4" [kernel_attention.cpp:520]   --->   Operation 114 'add' 'add_ln520_1' <Predicate = (!icmp_ln511)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln520_1, i2 0" [kernel_attention.cpp:520]   --->   Operation 115 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln520_1 = sext i19 %tmp_s" [kernel_attention.cpp:520]   --->   Operation 116 'sext' 'sext_ln520_1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.14ns)   --->   "%add_ln520 = add i64 %sext_ln520_1, i64 %afterAct2_read" [kernel_attention.cpp:520]   --->   Operation 117 'add' 'add_ln520' <Predicate = (!icmp_ln511)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln520, i32 2, i32 63" [kernel_attention.cpp:522]   --->   Operation 118 'partselect' 'trunc_ln' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln522 = sext i62 %trunc_ln" [kernel_attention.cpp:522]   --->   Operation 119 'sext' 'sext_ln522' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln522" [kernel_attention.cpp:522]   --->   Operation 120 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.57ns)   --->   "%add_ln517 = add i3 %select_ln515, i3 1" [kernel_attention.cpp:517]   --->   Operation 121 'add' 'add_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.38ns)   --->   "%store_ln517 = store i3 %select_ln515_2, i3 %h" [kernel_attention.cpp:517]   --->   Operation 122 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>
ST_5 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln517 = store i3 %add_ln517, i3 %w" [kernel_attention.cpp:517]   --->   Operation 123 'store' 'store_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln519 = bitcast i32 %gmem_addr_read" [kernel_attention.cpp:519]   --->   Operation 124 'bitcast' 'bitcast_ln519' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.58ns)   --->   "%icmp_ln519 = icmp_ne  i8 %tmp_5, i8 255" [kernel_attention.cpp:519]   --->   Operation 125 'icmp' 'icmp_ln519' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.75ns)   --->   "%icmp_ln519_1 = icmp_eq  i23 %trunc_ln519, i23 0" [kernel_attention.cpp:519]   --->   Operation 126 'icmp' 'icmp_ln519_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln519)   --->   "%or_ln519 = or i1 %icmp_ln519_1, i1 %icmp_ln519" [kernel_attention.cpp:519]   --->   Operation 127 'or' 'or_ln519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (6.87ns)   --->   "%tmp_6 = fcmp_olt  i32 %bitcast_ln519, i32 0" [kernel_attention.cpp:519]   --->   Operation 128 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.87> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln519)   --->   "%and_ln519 = and i1 %or_ln519, i1 %tmp_6" [kernel_attention.cpp:519]   --->   Operation 129 'and' 'and_ln519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln519 = select i1 %and_ln519, i32 0, i32 %gmem_addr_read" [kernel_attention.cpp:519]   --->   Operation 130 'select' 'select_ln519' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (36.5ns)   --->   "%gmem_addr_16_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [kernel_attention.cpp:522]   --->   Operation 131 'writereq' 'gmem_addr_16_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 132 [1/1] (36.5ns)   --->   "%write_ln522 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_16, i32 %select_ln519, i4 15" [kernel_attention.cpp:522]   --->   Operation 132 'write' 'write_ln522' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 133 [5/5] (36.5ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16" [kernel_attention.cpp:522]   --->   Operation 133 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 134 [4/5] (36.5ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16" [kernel_attention.cpp:522]   --->   Operation 134 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 135 [3/5] (36.5ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16" [kernel_attention.cpp:522]   --->   Operation 135 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 136 [2/5] (36.5ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16" [kernel_attention.cpp:522]   --->   Operation 136 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 147 'ret' 'ret_ln0' <Predicate = (icmp_ln511)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 47040, i64 47040, i64 47040"   --->   Operation 138 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_513_2_VITIS_LOOP_515_3_VITIS_LOOP_517_4_str"   --->   Operation 140 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_515_3_VITIS_LOOP_517_4_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 143 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln517 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [kernel_attention.cpp:517]   --->   Operation 144 'specloopname' 'specloopname_ln517' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/5] (36.5ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16" [kernel_attention.cpp:522]   --->   Operation 145 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln517 = br void %for.body15.i" [kernel_attention.cpp:517]   --->   Operation 146 'br' 'br_ln517' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln511]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterAct2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                       (alloca           ) [ 0111110000000]
h                       (alloca           ) [ 0111110000000]
indvar_flatten3054      (alloca           ) [ 0110000000000]
c                       (alloca           ) [ 0110000000000]
indvar_flatten3082      (alloca           ) [ 0110000000000]
n                       (alloca           ) [ 0111100000000]
indvar_flatten3122      (alloca           ) [ 0110000000000]
afterAct2_read          (read             ) [ 0111110000000]
sext_ln511_read         (read             ) [ 0000000000000]
sext_ln511_cast         (sext             ) [ 0111110000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000000000]
c_1                     (load             ) [ 0000000000000]
indvar_flatten3122_load (load             ) [ 0000000000000]
zext_ln513_1            (zext             ) [ 0101100000000]
icmp_ln511              (icmp             ) [ 0111111111110]
add_ln511               (add              ) [ 0000000000000]
br_ln511                (br               ) [ 0000000000000]
indvar_flatten3054_load (load             ) [ 0000000000000]
indvar_flatten3082_load (load             ) [ 0000000000000]
icmp_ln513              (icmp             ) [ 0101110000000]
select_ln513            (select           ) [ 0000000000000]
xor_ln513               (xor              ) [ 0101110000000]
icmp_ln515              (icmp             ) [ 0101110000000]
and_ln513_1             (and              ) [ 0101110000000]
add_ln513               (add              ) [ 0000000000000]
or_ln513                (or               ) [ 0101110000000]
zext_ln513_3            (zext             ) [ 0101100000000]
select_ln513_6          (select           ) [ 0000000000000]
add_ln515_1             (add              ) [ 0000000000000]
select_ln515_3          (select           ) [ 0000000000000]
add_ln513_1             (add              ) [ 0000000000000]
select_ln513_7          (select           ) [ 0000000000000]
store_ln517             (store            ) [ 0000000000000]
store_ln517             (store            ) [ 0000000000000]
store_ln517             (store            ) [ 0000000000000]
store_ln517             (store            ) [ 0000000000000]
n_1                     (load             ) [ 0000000000000]
zext_ln513              (zext             ) [ 0000000000000]
mul_ln513               (mul              ) [ 0100010000000]
empty                   (mul              ) [ 0000000000000]
p_cast25                (zext             ) [ 0100010000000]
add_ln511_1             (add              ) [ 0000000000000]
zext_ln513_2            (zext             ) [ 0000000000000]
mul_ln513_1             (mul              ) [ 0100010000000]
select_ln513_1          (select           ) [ 0100010000000]
select_ln511            (select           ) [ 0000000000000]
p_mid13066              (mul              ) [ 0000000000000]
p_cast25_mid1           (zext             ) [ 0100010000000]
store_ln517             (store            ) [ 0000000000000]
h_1                     (load             ) [ 0000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000]
gmem_addr               (getelementptr    ) [ 0000000000000]
empty_95                (add              ) [ 0000000000000]
zext_ln515              (zext             ) [ 0000000000000]
p_shl7                  (bitconcatenate   ) [ 0000000000000]
p_shl15_cast            (zext             ) [ 0000000000000]
empty_96                (sub              ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
w_load                  (load             ) [ 0000000000000]
select_ln513_2          (select           ) [ 0000000000000]
icmp_ln517              (icmp             ) [ 0000000000000]
and_ln513               (and              ) [ 0000000000000]
select_ln513_3          (select           ) [ 0000000000000]
p_mid13068              (add              ) [ 0000000000000]
select_ln513_4          (select           ) [ 0000000000000]
zext_ln513_4            (zext             ) [ 0000000000000]
select_ln513_5          (select           ) [ 0000000000000]
xor_ln513_1             (xor              ) [ 0000000000000]
or_ln513_1              (or               ) [ 0000000000000]
and_ln513_2             (and              ) [ 0000000000000]
add_ln515               (add              ) [ 0000000000000]
or_ln515                (or               ) [ 0000000000000]
or_ln515_1              (or               ) [ 0000000000000]
select_ln515            (select           ) [ 0000000000000]
zext_ln515_1            (zext             ) [ 0000000000000]
p_shl15_mid1            (bitconcatenate   ) [ 0000000000000]
p_shl15_cast_mid1       (zext             ) [ 0000000000000]
p_mid13052              (sub              ) [ 0000000000000]
select_ln515_1          (select           ) [ 0000000000000]
select_ln515_2          (select           ) [ 0000000000000]
zext_ln519              (zext             ) [ 0000000000000]
gmem_addr_read          (read             ) [ 0100001000000]
tmp_5                   (partselect       ) [ 0100001000000]
trunc_ln519             (trunc            ) [ 0100001000000]
add_ln520_2             (add              ) [ 0000000000000]
sext_ln520              (sext             ) [ 0000000000000]
add_ln520_1             (add              ) [ 0000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000]
sext_ln520_1            (sext             ) [ 0000000000000]
add_ln520               (add              ) [ 0000000000000]
trunc_ln                (partselect       ) [ 0000000000000]
sext_ln522              (sext             ) [ 0000000000000]
gmem_addr_16            (getelementptr    ) [ 0100001111111]
add_ln517               (add              ) [ 0000000000000]
store_ln517             (store            ) [ 0000000000000]
store_ln517             (store            ) [ 0000000000000]
bitcast_ln519           (bitcast          ) [ 0000000000000]
icmp_ln519              (icmp             ) [ 0000000000000]
icmp_ln519_1            (icmp             ) [ 0000000000000]
or_ln519                (or               ) [ 0000000000000]
tmp_6                   (fcmp             ) [ 0000000000000]
and_ln519               (and              ) [ 0000000000000]
select_ln519            (select           ) [ 0100000100000]
gmem_addr_16_req        (writereq         ) [ 0000000000000]
write_ln522             (write            ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
empty_97                (speclooptripcount) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
specloopname_ln517      (specloopname     ) [ 0000000000000]
gmem_addr_16_resp       (writeresp        ) [ 0000000000000]
br_ln517                (br               ) [ 0000000000000]
ret_ln0                 (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln511">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln511"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="afterAct2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterAct2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i17.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_513_2_VITIS_LOOP_515_3_VITIS_LOOP_517_4_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_515_3_VITIS_LOOP_517_4_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="w_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="h_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten3054_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten3054/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="c_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten3082_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten3082/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="n_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten3122_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten3122/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="afterAct2_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterAct2_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln511_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="62" slack="0"/>
<pin id="156" dir="0" index="1" bw="62" slack="0"/>
<pin id="157" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln511_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="gmem_addr_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_writeresp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_16_req/6 gmem_addr_16_resp/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln522_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2"/>
<pin id="175" dir="0" index="2" bw="32" slack="1"/>
<pin id="176" dir="0" index="3" bw="1" slack="0"/>
<pin id="177" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln522/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_6_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln511_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="62" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln511_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="14" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="c_1_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvar_flatten3122_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten3122_load/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln513_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln511_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln511/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln511_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln511/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten3054_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="1"/>
<pin id="249" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten3054_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten3082_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="1"/>
<pin id="252" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten3082_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln513_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="0"/>
<pin id="255" dir="0" index="1" bw="14" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln513/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln513_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="8" slack="0"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="xor_ln513_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln513/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln515_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln515/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="and_ln513_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln513_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln513_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_ln513_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln513/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln513_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513_3/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln513_6_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="0" index="2" bw="8" slack="0"/>
<pin id="305" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513_6/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln515_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln515_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln515_3/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln513_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln513_7_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="14" slack="0"/>
<pin id="333" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513_7/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln517_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="1"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln517/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln517_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="0"/>
<pin id="344" dir="0" index="1" bw="14" slack="1"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln517/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln517_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="1"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln517/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln517_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="1"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln517/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="n_1_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="3"/>
<pin id="359" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln513_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mul_ln513_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="0" index="1" bw="15" slack="0"/>
<pin id="367" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln513/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln511_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln511_1/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln513_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513_2/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mul_ln513_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="15" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln513_1/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln513_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="2"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="16" slack="0"/>
<pin id="390" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513_1/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln511_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="2"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="0" index="2" bw="3" slack="0"/>
<pin id="397" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln511/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln517_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="3"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln517/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="h_1_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="4"/>
<pin id="407" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="gmem_addr_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="62" slack="4"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln515_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_shl7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_shl15_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl15_cast/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="empty_96_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="3" slack="0"/>
<pin id="433" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_96/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="w_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="4"/>
<pin id="438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln513_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="3"/>
<pin id="441" dir="0" index="1" bw="16" slack="1"/>
<pin id="442" dir="0" index="2" bw="16" slack="0"/>
<pin id="443" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513_2/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln517_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln517/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="and_ln513_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="3"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln513/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln513_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="3"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="3" slack="0"/>
<pin id="459" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513_3/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln513_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="3"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="0" index="2" bw="16" slack="0"/>
<pin id="466" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513_4/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln513_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513_4/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln513_5_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="3"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="7" slack="0"/>
<pin id="476" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513_5/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="xor_ln513_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="3"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln513_1/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_ln513_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="3"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln513_1/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="and_ln513_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln513_2/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln515_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="or_ln515_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="3"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln515/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln515_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="3"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln515_1/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln515_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="3" slack="0"/>
<pin id="515" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln515/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln515_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_1/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_shl15_mid1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl15_mid1/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_shl15_cast_mid1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl15_cast_mid1/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_mid13052_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="0"/>
<pin id="537" dir="0" index="1" bw="3" slack="0"/>
<pin id="538" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid13052/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln515_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="7" slack="0"/>
<pin id="544" dir="0" index="2" bw="7" slack="0"/>
<pin id="545" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln515_1/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln515_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="3" slack="0"/>
<pin id="552" dir="0" index="2" bw="3" slack="0"/>
<pin id="553" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln515_2/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln519_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln519/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_5_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="0" index="2" bw="6" slack="0"/>
<pin id="565" dir="0" index="3" bw="6" slack="0"/>
<pin id="566" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln519_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln519/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln520_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520_2/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln520_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln520/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln520_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="0" index="1" bw="16" slack="0"/>
<pin id="588" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520_1/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_s_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="19" slack="0"/>
<pin id="593" dir="0" index="1" bw="17" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln520_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="19" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln520_1/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln520_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="19" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="4"/>
<pin id="606" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln520/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="62" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="0"/>
<pin id="611" dir="0" index="2" bw="3" slack="0"/>
<pin id="612" dir="0" index="3" bw="7" slack="0"/>
<pin id="613" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sext_ln522_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="62" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln522/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="gmem_addr_16_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="62" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_16/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln517_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln517/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln517_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="0" index="1" bw="3" slack="4"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln517/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="store_ln517_store_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="0" index="1" bw="3" slack="4"/>
<pin id="642" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln517/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="bitcast_ln519_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln519/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln519_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln519/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln519_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="23" slack="1"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln519_1/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln519_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln519/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln519_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln519/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="select_ln519_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="0" index="2" bw="32" slack="1"/>
<pin id="674" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln519/6 "/>
</bind>
</comp>

<comp id="677" class="1007" name="grp_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="6" slack="0"/>
<pin id="680" dir="0" index="2" bw="16" slack="0"/>
<pin id="681" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty/2 p_cast25/4 empty_95/4 "/>
</bind>
</comp>

<comp id="686" class="1007" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="6" slack="0"/>
<pin id="689" dir="0" index="2" bw="16" slack="0"/>
<pin id="690" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_mid13066/2 p_cast25_mid1/4 p_mid13068/4 "/>
</bind>
</comp>

<comp id="695" class="1005" name="w_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="0"/>
<pin id="697" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="702" class="1005" name="h_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="0"/>
<pin id="704" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="709" class="1005" name="indvar_flatten3054_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="0"/>
<pin id="711" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten3054 "/>
</bind>
</comp>

<comp id="716" class="1005" name="c_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="723" class="1005" name="indvar_flatten3082_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="14" slack="0"/>
<pin id="725" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten3082 "/>
</bind>
</comp>

<comp id="730" class="1005" name="n_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="0"/>
<pin id="732" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="737" class="1005" name="indvar_flatten3122_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="0"/>
<pin id="739" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten3122 "/>
</bind>
</comp>

<comp id="744" class="1005" name="afterAct2_read_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="4"/>
<pin id="746" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="afterAct2_read "/>
</bind>
</comp>

<comp id="749" class="1005" name="sext_ln511_cast_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="4"/>
<pin id="751" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln511_cast "/>
</bind>
</comp>

<comp id="754" class="1005" name="zext_ln513_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="14" slack="1"/>
<pin id="756" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln513_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="icmp_ln511_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln511 "/>
</bind>
</comp>

<comp id="763" class="1005" name="icmp_ln513_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="2"/>
<pin id="765" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln513 "/>
</bind>
</comp>

<comp id="772" class="1005" name="xor_ln513_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="3"/>
<pin id="774" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln513 "/>
</bind>
</comp>

<comp id="777" class="1005" name="icmp_ln515_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="3"/>
<pin id="779" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln515 "/>
</bind>
</comp>

<comp id="782" class="1005" name="and_ln513_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="2"/>
<pin id="784" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln513_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="or_ln513_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="3"/>
<pin id="790" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln513 "/>
</bind>
</comp>

<comp id="794" class="1005" name="zext_ln513_3_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="14" slack="1"/>
<pin id="796" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln513_3 "/>
</bind>
</comp>

<comp id="799" class="1005" name="mul_ln513_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln513 "/>
</bind>
</comp>

<comp id="804" class="1005" name="mul_ln513_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln513_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="select_ln513_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="1"/>
<pin id="811" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln513_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="gmem_addr_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_5_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="1"/>
<pin id="822" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="825" class="1005" name="trunc_ln519_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="23" slack="1"/>
<pin id="827" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln519 "/>
</bind>
</comp>

<comp id="830" class="1005" name="gmem_addr_16_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_16 "/>
</bind>
</comp>

<comp id="836" class="1005" name="select_ln519_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln519 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="74" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="98" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="100" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="102" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="180"><net_src comp="104" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="185"><net_src comp="96" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="154" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="228" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="228" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="225" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="253" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="247" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="267" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="259" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="279" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="253" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="285" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="279" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="285" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="259" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="247" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="291" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="309" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="250" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="253" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="56" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="323" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="241" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="329" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="301" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="315" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="58" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="357" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="364" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="370" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="357" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="412"><net_src comp="0" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="408" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="417"><net_src comp="405" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="64" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="405" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="32" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="414" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="448"><net_src comp="436" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="70" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="405" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="439" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="462" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="430" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="48" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="450" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="455" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="60" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="489" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="32" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="436" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="495" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="64" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="495" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="32" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="519" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="489" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="472" pin="3"/><net_sink comp="541" pin=2"/></net>

<net id="554"><net_src comp="489" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="495" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="455" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="511" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="160" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="80" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="574"><net_src comp="160" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="541" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="557" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="468" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="82" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="84" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="614"><net_src comp="86" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="603" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="88" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="90" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="621"><net_src comp="608" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="0" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="618" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="511" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="60" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="549" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="628" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="644" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="652"><net_src comp="92" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="94" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="648" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="181" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="16" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="231" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="40" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="364" pin="2"/><net_sink comp="677" pin=2"/></net>

<net id="685"><net_src comp="677" pin="3"/><net_sink comp="439" pin=2"/></net>

<net id="691"><net_src comp="297" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="40" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="386" pin="3"/><net_sink comp="686" pin=2"/></net>

<net id="694"><net_src comp="686" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="698"><net_src comp="120" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="705"><net_src comp="124" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="712"><net_src comp="128" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="719"><net_src comp="132" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="726"><net_src comp="136" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="733"><net_src comp="140" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="740"><net_src comp="144" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="747"><net_src comp="148" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="752"><net_src comp="186" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="757"><net_src comp="231" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="762"><net_src comp="235" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="253" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="775"><net_src comp="267" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="780"><net_src comp="273" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="785"><net_src comp="279" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="791"><net_src comp="291" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="797"><net_src comp="297" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="802"><net_src comp="364" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="807"><net_src comp="380" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="812"><net_src comp="386" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="817"><net_src comp="160" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="823"><net_src comp="561" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="828"><net_src comp="571" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="833"><net_src comp="622" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="839"><net_src comp="670" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="172" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 7 8 9 10 11 12 }
 - Input state : 
	Port: kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 : gmem | {5 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 : sext_ln511 | {1 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 : afterAct2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln513_1 : 1
		empty : 2
		icmp_ln511 : 1
		add_ln511 : 1
		br_ln511 : 2
		icmp_ln513 : 1
		select_ln513 : 2
		xor_ln513 : 2
		icmp_ln515 : 1
		and_ln513_1 : 2
		add_ln513 : 3
		or_ln513 : 2
		zext_ln513_3 : 4
		p_mid13066 : 5
		select_ln513_6 : 2
		add_ln515_1 : 1
		select_ln515_3 : 2
		add_ln513_1 : 1
		select_ln513_7 : 2
		store_ln517 : 2
		store_ln517 : 3
		store_ln517 : 3
		store_ln517 : 3
	State 3
	State 4
		zext_ln513 : 1
		mul_ln513 : 2
		p_cast25 : 1
		empty_95 : 3
		add_ln511_1 : 1
		zext_ln513_2 : 2
		mul_ln513_1 : 3
		select_ln513_1 : 4
		select_ln511 : 2
		p_cast25_mid1 : 1
		p_mid13068 : 5
		store_ln517 : 3
	State 5
		zext_ln515 : 1
		p_shl7 : 1
		p_shl15_cast : 2
		empty_96 : 3
		select_ln513_2 : 1
		icmp_ln517 : 1
		and_ln513 : 2
		select_ln513_3 : 1
		select_ln513_4 : 2
		zext_ln513_4 : 3
		select_ln513_5 : 4
		and_ln513_2 : 2
		add_ln515 : 2
		or_ln515 : 2
		or_ln515_1 : 2
		select_ln515 : 2
		zext_ln515_1 : 3
		p_shl15_mid1 : 3
		p_shl15_cast_mid1 : 4
		p_mid13052 : 5
		select_ln515_1 : 6
		select_ln515_2 : 2
		zext_ln519 : 3
		gmem_addr_read : 1
		tmp_5 : 1
		trunc_ln519 : 1
		add_ln520_2 : 4
		sext_ln520 : 5
		add_ln520_1 : 6
		tmp_s : 7
		sext_ln520_1 : 8
		add_ln520 : 9
		trunc_ln : 10
		sext_ln522 : 11
		gmem_addr_16 : 12
		add_ln517 : 3
		store_ln517 : 3
		store_ln517 : 4
	State 6
		or_ln519 : 1
		tmp_6 : 1
		and_ln519 : 1
		select_ln519 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln511_fu_241      |    0    |    0    |    23   |
|          |       add_ln513_fu_285      |    0    |    0    |    15   |
|          |      add_ln515_1_fu_309     |    0    |    0    |    13   |
|          |      add_ln513_1_fu_323     |    0    |    0    |    21   |
|    add   |      add_ln511_1_fu_370     |    0    |    0    |    10   |
|          |       add_ln515_fu_495      |    0    |    0    |    10   |
|          |      add_ln520_2_fu_575     |    0    |    0    |    14   |
|          |      add_ln520_1_fu_585     |    0    |    0    |    23   |
|          |       add_ln520_fu_603      |    0    |    0    |    71   |
|          |       add_ln517_fu_628      |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |     select_ln513_fu_259     |    0    |    0    |    8    |
|          |    select_ln513_6_fu_301    |    0    |    0    |    8    |
|          |    select_ln515_3_fu_315    |    0    |    0    |    6    |
|          |    select_ln513_7_fu_329    |    0    |    0    |    14   |
|          |    select_ln513_1_fu_386    |    0    |    0    |    16   |
|          |     select_ln511_fu_393     |    0    |    0    |    3    |
|  select  |    select_ln513_2_fu_439    |    0    |    0    |    16   |
|          |    select_ln513_3_fu_455    |    0    |    0    |    3    |
|          |    select_ln513_4_fu_462    |    0    |    0    |    16   |
|          |    select_ln513_5_fu_472    |    0    |    0    |    7    |
|          |     select_ln515_fu_511     |    0    |    0    |    3    |
|          |    select_ln515_1_fu_541    |    0    |    0    |    7    |
|          |    select_ln515_2_fu_549    |    0    |    0    |    3    |
|          |     select_ln519_fu_670     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln511_fu_235      |    0    |    0    |    13   |
|          |      icmp_ln513_fu_253      |    0    |    0    |    12   |
|   icmp   |      icmp_ln515_fu_273      |    0    |    0    |    10   |
|          |      icmp_ln517_fu_444      |    0    |    0    |    8    |
|          |      icmp_ln519_fu_648      |    0    |    0    |    11   |
|          |     icmp_ln519_1_fu_653     |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       empty_96_fu_430       |    0    |    0    |    13   |
|          |      p_mid13052_fu_535      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln513_fu_291       |    0    |    0    |    2    |
|          |      or_ln513_1_fu_484      |    0    |    0    |    2    |
|    or    |       or_ln515_fu_501       |    0    |    0    |    2    |
|          |      or_ln515_1_fu_506      |    0    |    0    |    2    |
|          |       or_ln519_fu_658       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      and_ln513_1_fu_279     |    0    |    0    |    2    |
|    and   |       and_ln513_fu_450      |    0    |    0    |    2    |
|          |      and_ln513_2_fu_489     |    0    |    0    |    2    |
|          |       and_ln519_fu_664      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       xor_ln513_fu_267      |    0    |    0    |    2    |
|          |      xor_ln513_1_fu_479     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln513_fu_364      |    0    |    0    |    2    |
|          |      mul_ln513_1_fu_380     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_677         |    1    |    0    |    0    |
|          |          grp_fu_686         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  afterAct2_read_read_fu_148 |    0    |    0    |    0    |
|   read   | sext_ln511_read_read_fu_154 |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_160 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_165    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln522_write_fu_172  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |         tmp_6_fu_181        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    sext_ln511_cast_fu_186   |    0    |    0    |    0    |
|   sext   |      sext_ln520_fu_581      |    0    |    0    |    0    |
|          |     sext_ln520_1_fu_599     |    0    |    0    |    0    |
|          |      sext_ln522_fu_618      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     zext_ln513_1_fu_231     |    0    |    0    |    0    |
|          |     zext_ln513_3_fu_297     |    0    |    0    |    0    |
|          |      zext_ln513_fu_360      |    0    |    0    |    0    |
|          |     zext_ln513_2_fu_376     |    0    |    0    |    0    |
|   zext   |      zext_ln515_fu_414      |    0    |    0    |    0    |
|          |     p_shl15_cast_fu_426     |    0    |    0    |    0    |
|          |     zext_ln513_4_fu_468     |    0    |    0    |    0    |
|          |     zext_ln515_1_fu_519     |    0    |    0    |    0    |
|          |   p_shl15_cast_mid1_fu_531  |    0    |    0    |    0    |
|          |      zext_ln519_fu_557      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        p_shl7_fu_418        |    0    |    0    |    0    |
|bitconcatenate|     p_shl15_mid1_fu_523     |    0    |    0    |    0    |
|          |         tmp_s_fu_591        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_5_fu_561        |    0    |    0    |    0    |
|          |       trunc_ln_fu_608       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln519_fu_571     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |    0    |   474   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  afterAct2_read_reg_744  |   64   |
|    and_ln513_1_reg_782   |    1   |
|         c_reg_716        |    8   |
|   gmem_addr_16_reg_830   |   32   |
|  gmem_addr_read_reg_814  |   32   |
|         h_reg_702        |    3   |
|    icmp_ln511_reg_759    |    1   |
|    icmp_ln513_reg_763    |    1   |
|    icmp_ln515_reg_777    |    1   |
|indvar_flatten3054_reg_709|    6   |
|indvar_flatten3082_reg_723|   14   |
|indvar_flatten3122_reg_737|   16   |
|    mul_ln513_1_reg_804   |   16   |
|     mul_ln513_reg_799    |   16   |
|         n_reg_730        |    3   |
|     or_ln513_reg_788     |    1   |
|  select_ln513_1_reg_809  |   16   |
|   select_ln519_reg_836   |   32   |
|  sext_ln511_cast_reg_749 |   64   |
|       tmp_5_reg_820      |    8   |
|    trunc_ln519_reg_825   |   23   |
|         w_reg_695        |    3   |
|     xor_ln513_reg_772    |    1   |
|   zext_ln513_1_reg_754   |   14   |
|   zext_ln513_3_reg_794   |   14   |
+--------------------------+--------+
|           Total          |   390  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_165 |  p0  |   2  |   1  |    2   |
|      grp_fu_677      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_677      |  p1  |   2  |   6  |   12   ||    9    |
|      grp_fu_686      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_686      |  p1  |   2  |   6  |   12   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   58   ||  1.935  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   474  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   390  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   390  |   510  |
+-----------+--------+--------+--------+--------+
