Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 16 00:15:47 2017
| Host         : DESKTOP-41VVHGN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file divder_top_level_control_sets_placed.rpt
| Design       : divder_top_level
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            5 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              13 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------------+------------------+------------------+----------------+
|  bd/CLK              | div0/cu0/E[0]          | rst_IBUF         |                2 |              4 |
|  bd/CLK              | div0/cu0/Q_reg[3]_0[0] | rst_IBUF         |                2 |              4 |
|  bd/CLK              | div0/cu0/Q_reg[0][0]   | rst_IBUF         |                2 |              5 |
|  bd/CLK              |                        | rst_IBUF         |                3 |              6 |
|  clk0/clk            |                        |                  |                5 |             20 |
|  clk100MHz_IBUF_BUFG |                        | rst_IBUF         |                9 |             33 |
+----------------------+------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


