.TH "CMSIS_TPI" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_TPI \- Trace Port Interface (TPI)
.PP
 \- Type definitions for the Trace Port Interface (TPI)  

.SH SYNOPSIS
.br
.PP
.SS "Topics"

.in +1c
.ti -1c
.RI "\fBMemory Protection Unit (MPU)\fP"
.br
.RI "Type definitions for the Memory Protection Unit (MPU) "
.in -1c
.SS "Data Structures"

.in +1c
.ti -1c
.RI "struct \fBTPI_Type\fP"
.br
.RI "Structure type to access the Trace Port Interface Register (TPI)\&. "
.in -1c
.in +1c
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Msk\fP   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Msk\fP   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Msk\fP   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Msk\fP   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Msk\fP   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Msk\fP   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Msk\fP   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Msk\fP   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Msk\fP   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Msk\fP   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Msk\fP   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Msk\fP   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Msk\fP   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Msk\fP   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Msk\fP   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Msk\fP   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Msk\fP   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Msk\fP   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Msk\fP   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Msk\fP   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Msk\fP   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Msk\fP   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Msk\fP   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Msk\fP   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Msk\fP   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Msk\fP   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Msk\fP   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Msk\fP   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Msk\fP   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Msk\fP   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Msk\fP   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Msk\fP   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Msk\fP   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Msk\fP   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Msk\fP   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Msk\fP   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Type definitions for the Trace Port Interface (TPI) 


.SH "Macro Definition Documentation"
.PP 
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1064\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1842\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1063\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1841\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1058\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1836\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1057\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1835\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1067\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1845\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1066\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1844\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1061\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1839\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1060\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1838\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1007\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1752\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1006\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1751\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1071\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1849\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1070\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1848\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1074\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1852\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1073\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1851\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1077\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1855\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1076\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1854\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB757\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1023\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1333\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1333\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1081\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1308\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1008\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1391\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB756\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1022\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1332\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1332\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1080\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1307\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1007\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1390\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Msk   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
TPI ACPR: SWOSCALER Mask 
.PP
Definition at line \fB1387\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Msk   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
TPI ACPR: SWOSCALER Mask 
.PP
Definition at line \fB749\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Msk   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
TPI ACPR: SWOSCALER Mask 
.PP
Definition at line \fB1325\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Msk   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
TPI ACPR: SWOSCALER Mask 
.PP
Definition at line \fB1882\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Msk   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
TPI ACPR: SWOSCALER Mask 
.PP
Definition at line \fB1787\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Pos   0U"
TPI ACPR: SWOSCALER Position 
.PP
Definition at line \fB1386\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Pos   0U"
TPI ACPR: SWOSCALER Position 
.PP
Definition at line \fB748\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Pos   0U"
TPI ACPR: SWOSCALER Position 
.PP
Definition at line \fB1324\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Pos   0U"
TPI ACPR: SWOSCALER Position 
.PP
Definition at line \fB1881\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Pos   0U"
TPI ACPR: SWOSCALER Position 
.PP
Definition at line \fB1786\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Msk   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
TPI DEVID: AsynClkIn Mask 
.PP
Definition at line \fB1129\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Msk   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
TPI DEVID: AsynClkIn Mask 
.PP
Definition at line \fB1187\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Msk   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
TPI DEVID: AsynClkIn Mask 
.PP
Definition at line \fB1414\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Msk   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
TPI DEVID: AsynClkIn Mask 
.PP
Definition at line \fB1114\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Pos   5U"
TPI DEVID: AsynClkIn Position 
.PP
Definition at line \fB1128\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Pos   5U"
TPI DEVID: AsynClkIn Position 
.PP
Definition at line \fB1186\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Pos   5U"
TPI DEVID: AsynClkIn Position 
.PP
Definition at line \fB1413\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Pos   5U"
TPI DEVID: AsynClkIn Position 
.PP
Definition at line \fB1113\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFO depth Mask

.PP
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB1441\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFO depth Mask

.PP
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB803\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFO depth Mask

.PP
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB1379\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFOSZ Mask

.PP
TPI DEVID: FIFO depth Mask 
.PP
Definition at line \fB875\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFOSZ Mask

.PP
TPI DEVID: FIFO depth Mask 
.PP
Definition at line \fB1451\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFOSZ Mask

.PP
TPI DEVID: FIFO depth Mask 
.PP
Definition at line \fB1451\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFO depth Mask

.PP
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB1936\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFO depth Mask

.PP
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB1841\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB1509\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFO depth Position

.PP
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB1440\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFO depth Position

.PP
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB802\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFO depth Position

.PP
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB1378\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFOSZ Position

.PP
TPI DEVID: FIFO depth Position 
.PP
Definition at line \fB874\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFOSZ Position

.PP
TPI DEVID: FIFO depth Position 
.PP
Definition at line \fB1450\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFOSZ Position

.PP
TPI DEVID: FIFO depth Position 
.PP
Definition at line \fB1450\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFO depth Position

.PP
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB1935\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFO depth Position

.PP
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB1840\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB1508\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1435\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB797\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1373\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB869\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1120\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1445\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1445\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1178\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1930\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1405\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1835\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1105\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1503\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1434\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB796\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1372\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB868\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1119\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1444\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1444\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1177\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1929\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1404\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1834\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1104\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1502\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Msk   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
TPI DEVID: MinBufSz Mask 
.PP
Definition at line \fB1126\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Msk   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
TPI DEVID: MinBufSz Mask 
.PP
Definition at line \fB1184\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Msk   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
TPI DEVID: MinBufSz Mask 
.PP
Definition at line \fB1411\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Msk   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
TPI DEVID: MinBufSz Mask 
.PP
Definition at line \fB1111\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Pos   6U"
TPI DEVID: MinBufSz Position 
.PP
Definition at line \fB1125\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Pos   6U"
TPI DEVID: MinBufSz Position 
.PP
Definition at line \fB1183\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Pos   6U"
TPI DEVID: MinBufSz Position 
.PP
Definition at line \fB1410\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Pos   6U"
TPI DEVID: MinBufSz Position 
.PP
Definition at line \fB1110\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB878\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1132\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1454\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1454\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1190\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1417\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1117\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1512\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB877\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1131\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1453\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1453\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1189\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1416\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1116\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1511\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1432\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB794\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1370\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB866\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1117\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1442\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1442\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1175\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1927\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1402\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1832\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1102\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1500\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1431\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB793\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1369\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB865\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1116\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1441\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1441\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1174\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1926\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1401\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1831\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1101\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1499\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1438\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB800\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1376\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB872\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1123\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1448\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1448\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1181\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1933\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1408\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1838\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1108\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1506\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1437\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB799\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1375\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB871\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1122\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1447\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1447\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1180\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1932\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1407\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1837\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1107\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1505\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1448\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB810\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1386\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB885\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1139\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1461\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1461\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1197\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1943\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1424\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1848\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1124\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1519\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1447\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB809\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1385\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB884\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1138\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1460\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1460\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1196\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1942\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1423\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1847\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1123\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1518\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1445\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB807\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1383\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB882\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1136\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1458\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1458\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1194\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1940\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1421\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1845\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1121\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1516\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1444\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB806\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1382\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB881\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1135\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1457\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1457\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1193\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1939\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1420\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1844\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1120\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1515\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB776\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1352\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB784\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1047\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1360\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1360\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1105\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1332\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1032\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1418\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB775\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1351\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB783\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1046\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1359\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1359\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1104\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1331\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1031\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1417\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Msk   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
TPI FFCR: EnFmt Mask 
.PP
Definition at line \fB1414\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Msk   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
TPI FFCR: EnFmt Mask 
.PP
Definition at line \fB1909\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Msk   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
TPI FFCR: EnFmt Mask 
.PP
Definition at line \fB1814\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Pos   0U"
TPI FFCR: EnFmt Position 
.PP
Definition at line \fB1413\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Pos   0U"
TPI FFCR: EnFmt Position 
.PP
Definition at line \fB1908\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Pos   0U"
TPI FFCR: EnFmt Position 
.PP
Definition at line \fB1813\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1411\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB773\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1349\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB781\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1357\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1357\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1906\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1811\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1415\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1410\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB772\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1348\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB780\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1356\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1356\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1905\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1810\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1414\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1408\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB770\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1346\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB778\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1044\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1354\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1354\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1102\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1903\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1329\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1808\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1029\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1412\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1407\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB769\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1345\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB777\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1043\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1353\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1353\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1101\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1902\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1328\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1807\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1028\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1411\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1404\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB766\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1342\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB774\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1040\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1350\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1350\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1098\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1899\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1325\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1804\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1025\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1408\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1403\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB765\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1341\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB773\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1039\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1349\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1349\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1097\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1898\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1324\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1803\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1024\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1407\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1395\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB757\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1333\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB765\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1031\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1341\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1341\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1089\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1890\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1316\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1795\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1016\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1399\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1394\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB756\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1332\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB764\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1030\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1340\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1340\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1088\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1889\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1315\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1794\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1015\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1398\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1401\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB763\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1339\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB771\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1037\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1347\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1347\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1095\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1896\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1322\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1801\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1022\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1405\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1400\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB762\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1338\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB770\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1036\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1346\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1346\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1094\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1895\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1321\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1800\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1021\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1404\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1398\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB760\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1336\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB768\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1034\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1344\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1344\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1092\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1893\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1319\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1798\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1019\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1402\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1397\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB759\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1335\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB767\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1033\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1343\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1343\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1091\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1892\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1318\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1797\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1018\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1401\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Msk   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
TPI FIFO0: ETM0 Mask 
.PP
Definition at line \fB1073\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Msk   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
TPI FIFO0: ETM0 Mask 
.PP
Definition at line \fB1131\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Msk   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
TPI FIFO0: ETM0 Mask 
.PP
Definition at line \fB1358\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Msk   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
TPI FIFO0: ETM0 Mask 
.PP
Definition at line \fB1058\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Pos   0U"
TPI FIFO0: ETM0 Position 
.PP
Definition at line \fB1072\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Pos   0U"
TPI FIFO0: ETM0 Position 
.PP
Definition at line \fB1130\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Pos   0U"
TPI FIFO0: ETM0 Position 
.PP
Definition at line \fB1357\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Pos   0U"
TPI FIFO0: ETM0 Position 
.PP
Definition at line \fB1057\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Msk   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
TPI FIFO0: ETM1 Mask 
.PP
Definition at line \fB1070\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Msk   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
TPI FIFO0: ETM1 Mask 
.PP
Definition at line \fB1128\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Msk   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
TPI FIFO0: ETM1 Mask 
.PP
Definition at line \fB1355\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Msk   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
TPI FIFO0: ETM1 Mask 
.PP
Definition at line \fB1055\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Pos   8U"
TPI FIFO0: ETM1 Position 
.PP
Definition at line \fB1069\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Pos   8U"
TPI FIFO0: ETM1 Position 
.PP
Definition at line \fB1127\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Pos   8U"
TPI FIFO0: ETM1 Position 
.PP
Definition at line \fB1354\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Pos   8U"
TPI FIFO0: ETM1 Position 
.PP
Definition at line \fB1054\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Msk   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
TPI FIFO0: ETM2 Mask 
.PP
Definition at line \fB1067\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Msk   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
TPI FIFO0: ETM2 Mask 
.PP
Definition at line \fB1125\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Msk   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
TPI FIFO0: ETM2 Mask 
.PP
Definition at line \fB1352\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Msk   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
TPI FIFO0: ETM2 Mask 
.PP
Definition at line \fB1052\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Pos   16U"
TPI FIFO0: ETM2 Position 
.PP
Definition at line \fB1066\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Pos   16U"
TPI FIFO0: ETM2 Position 
.PP
Definition at line \fB1124\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Pos   16U"
TPI FIFO0: ETM2 Position 
.PP
Definition at line \fB1351\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Pos   16U"
TPI FIFO0: ETM2 Position 
.PP
Definition at line \fB1051\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
TPI FIFO0: ETM_ATVALID Mask 
.PP
Definition at line \fB1061\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
TPI FIFO0: ETM_ATVALID Mask 
.PP
Definition at line \fB1119\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
TPI FIFO0: ETM_ATVALID Mask 
.PP
Definition at line \fB1346\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
TPI FIFO0: ETM_ATVALID Mask 
.PP
Definition at line \fB1046\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Pos   26U"
TPI FIFO0: ETM_ATVALID Position 
.PP
Definition at line \fB1060\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Pos   26U"
TPI FIFO0: ETM_ATVALID Position 
.PP
Definition at line \fB1118\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Pos   26U"
TPI FIFO0: ETM_ATVALID Position 
.PP
Definition at line \fB1345\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Pos   26U"
TPI FIFO0: ETM_ATVALID Position 
.PP
Definition at line \fB1045\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
TPI FIFO0: ETM_bytecount Mask 
.PP
Definition at line \fB1064\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
TPI FIFO0: ETM_bytecount Mask 
.PP
Definition at line \fB1122\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
TPI FIFO0: ETM_bytecount Mask 
.PP
Definition at line \fB1349\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
TPI FIFO0: ETM_bytecount Mask 
.PP
Definition at line \fB1049\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Pos   24U"
TPI FIFO0: ETM_bytecount Position 
.PP
Definition at line \fB1063\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Pos   24U"
TPI FIFO0: ETM_bytecount Position 
.PP
Definition at line \fB1121\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Pos   24U"
TPI FIFO0: ETM_bytecount Position 
.PP
Definition at line \fB1348\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Pos   24U"
TPI FIFO0: ETM_bytecount Position 
.PP
Definition at line \fB1048\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
TPI FIFO0: ITM_ATVALID Mask 
.PP
Definition at line \fB1055\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
TPI FIFO0: ITM_ATVALID Mask 
.PP
Definition at line \fB1113\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
TPI FIFO0: ITM_ATVALID Mask 
.PP
Definition at line \fB1340\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
TPI FIFO0: ITM_ATVALID Mask 
.PP
Definition at line \fB1040\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Pos   29U"
TPI FIFO0: ITM_ATVALID Position 
.PP
Definition at line \fB1054\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Pos   29U"
TPI FIFO0: ITM_ATVALID Position 
.PP
Definition at line \fB1112\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Pos   29U"
TPI FIFO0: ITM_ATVALID Position 
.PP
Definition at line \fB1339\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Pos   29U"
TPI FIFO0: ITM_ATVALID Position 
.PP
Definition at line \fB1039\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
TPI FIFO0: ITM_bytecount Mask 
.PP
Definition at line \fB1058\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
TPI FIFO0: ITM_bytecount Mask 
.PP
Definition at line \fB1116\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
TPI FIFO0: ITM_bytecount Mask 
.PP
Definition at line \fB1343\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
TPI FIFO0: ITM_bytecount Mask 
.PP
Definition at line \fB1043\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Pos   27U"
TPI FIFO0: ITM_bytecount Position 
.PP
Definition at line \fB1057\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Pos   27U"
TPI FIFO0: ITM_bytecount Position 
.PP
Definition at line \fB1115\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Pos   27U"
TPI FIFO0: ITM_bytecount Position 
.PP
Definition at line \fB1342\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Pos   27U"
TPI FIFO0: ITM_bytecount Position 
.PP
Definition at line \fB1042\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
TPI FIFO1: ETM_ATVALID Mask 
.PP
Definition at line \fB1090\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
TPI FIFO1: ETM_ATVALID Mask 
.PP
Definition at line \fB1148\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
TPI FIFO1: ETM_ATVALID Mask 
.PP
Definition at line \fB1375\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
TPI FIFO1: ETM_ATVALID Mask 
.PP
Definition at line \fB1075\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Pos   26U"
TPI FIFO1: ETM_ATVALID Position 
.PP
Definition at line \fB1089\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Pos   26U"
TPI FIFO1: ETM_ATVALID Position 
.PP
Definition at line \fB1147\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Pos   26U"
TPI FIFO1: ETM_ATVALID Position 
.PP
Definition at line \fB1374\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Pos   26U"
TPI FIFO1: ETM_ATVALID Position 
.PP
Definition at line \fB1074\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
TPI FIFO1: ETM_bytecount Mask 
.PP
Definition at line \fB1093\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
TPI FIFO1: ETM_bytecount Mask 
.PP
Definition at line \fB1151\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
TPI FIFO1: ETM_bytecount Mask 
.PP
Definition at line \fB1378\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
TPI FIFO1: ETM_bytecount Mask 
.PP
Definition at line \fB1078\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Pos   24U"
TPI FIFO1: ETM_bytecount Position 
.PP
Definition at line \fB1092\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Pos   24U"
TPI FIFO1: ETM_bytecount Position 
.PP
Definition at line \fB1150\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Pos   24U"
TPI FIFO1: ETM_bytecount Position 
.PP
Definition at line \fB1377\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Pos   24U"
TPI FIFO1: ETM_bytecount Position 
.PP
Definition at line \fB1077\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Msk   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
TPI FIFO1: ITM0 Mask 
.PP
Definition at line \fB1102\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Msk   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
TPI FIFO1: ITM0 Mask 
.PP
Definition at line \fB1160\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Msk   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
TPI FIFO1: ITM0 Mask 
.PP
Definition at line \fB1387\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Msk   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
TPI FIFO1: ITM0 Mask 
.PP
Definition at line \fB1087\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Pos   0U"
TPI FIFO1: ITM0 Position 
.PP
Definition at line \fB1101\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Pos   0U"
TPI FIFO1: ITM0 Position 
.PP
Definition at line \fB1159\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Pos   0U"
TPI FIFO1: ITM0 Position 
.PP
Definition at line \fB1386\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Pos   0U"
TPI FIFO1: ITM0 Position 
.PP
Definition at line \fB1086\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Msk   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
TPI FIFO1: ITM1 Mask 
.PP
Definition at line \fB1099\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Msk   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
TPI FIFO1: ITM1 Mask 
.PP
Definition at line \fB1157\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Msk   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
TPI FIFO1: ITM1 Mask 
.PP
Definition at line \fB1384\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Msk   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
TPI FIFO1: ITM1 Mask 
.PP
Definition at line \fB1084\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Pos   8U"
TPI FIFO1: ITM1 Position 
.PP
Definition at line \fB1098\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Pos   8U"
TPI FIFO1: ITM1 Position 
.PP
Definition at line \fB1156\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Pos   8U"
TPI FIFO1: ITM1 Position 
.PP
Definition at line \fB1383\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Pos   8U"
TPI FIFO1: ITM1 Position 
.PP
Definition at line \fB1083\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Msk   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
TPI FIFO1: ITM2 Mask 
.PP
Definition at line \fB1096\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Msk   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
TPI FIFO1: ITM2 Mask 
.PP
Definition at line \fB1154\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Msk   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
TPI FIFO1: ITM2 Mask 
.PP
Definition at line \fB1381\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Msk   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
TPI FIFO1: ITM2 Mask 
.PP
Definition at line \fB1081\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Pos   16U"
TPI FIFO1: ITM2 Position 
.PP
Definition at line \fB1095\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Pos   16U"
TPI FIFO1: ITM2 Position 
.PP
Definition at line \fB1153\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Pos   16U"
TPI FIFO1: ITM2 Position 
.PP
Definition at line \fB1380\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Pos   16U"
TPI FIFO1: ITM2 Position 
.PP
Definition at line \fB1080\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
TPI FIFO1: ITM_ATVALID Mask 
.PP
Definition at line \fB1084\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
TPI FIFO1: ITM_ATVALID Mask 
.PP
Definition at line \fB1142\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
TPI FIFO1: ITM_ATVALID Mask 
.PP
Definition at line \fB1369\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
TPI FIFO1: ITM_ATVALID Mask 
.PP
Definition at line \fB1069\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Pos   29U"
TPI FIFO1: ITM_ATVALID Position 
.PP
Definition at line \fB1083\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Pos   29U"
TPI FIFO1: ITM_ATVALID Position 
.PP
Definition at line \fB1141\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Pos   29U"
TPI FIFO1: ITM_ATVALID Position 
.PP
Definition at line \fB1368\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Pos   29U"
TPI FIFO1: ITM_ATVALID Position 
.PP
Definition at line \fB1068\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
TPI FIFO1: ITM_bytecount Mask 
.PP
Definition at line \fB1087\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
TPI FIFO1: ITM_bytecount Mask 
.PP
Definition at line \fB1145\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
TPI FIFO1: ITM_bytecount Mask 
.PP
Definition at line \fB1372\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
TPI FIFO1: ITM_bytecount Mask 
.PP
Definition at line \fB1072\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Pos   27U"
TPI FIFO1: ITM_bytecount Position 
.PP
Definition at line \fB1086\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Pos   27U"
TPI FIFO1: ITM_bytecount Position 
.PP
Definition at line \fB1144\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Pos   27U"
TPI FIFO1: ITM_bytecount Position 
.PP
Definition at line \fB1371\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Pos   27U"
TPI FIFO1: ITM_bytecount Position 
.PP
Definition at line \fB1071\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
TPI ITATBCTR0: AFVALID1SS Mask 
.PP
Definition at line \fB852\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
TPI ITATBCTR0: AFVALID1SS Mask 
.PP
Definition at line \fB1428\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
TPI ITATBCTR0: AFVALID1SS Mask 
.PP
Definition at line \fB1428\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
TPI ITATBCTR0: AFVALID1SS Mask 
.PP
Definition at line \fB1486\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Pos   1U"
TPI ITATBCTR0: AFVALID1S Position 
.PP
Definition at line \fB851\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Pos   1U"
TPI ITATBCTR0: AFVALID1S Position 
.PP
Definition at line \fB1427\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Pos   1U"
TPI ITATBCTR0: AFVALID1S Position 
.PP
Definition at line \fB1427\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Pos   1U"
TPI ITATBCTR0: AFVALID1S Position 
.PP
Definition at line \fB1485\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
TPI ITATBCTR0: AFVALID2SS Mask 
.PP
Definition at line \fB849\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
TPI ITATBCTR0: AFVALID2SS Mask 
.PP
Definition at line \fB1425\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
TPI ITATBCTR0: AFVALID2SS Mask 
.PP
Definition at line \fB1425\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
TPI ITATBCTR0: AFVALID2SS Mask 
.PP
Definition at line \fB1483\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Pos   1U"
TPI ITATBCTR0: AFVALID2S Position 
.PP
Definition at line \fB848\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Pos   1U"
TPI ITATBCTR0: AFVALID2S Position 
.PP
Definition at line \fB1424\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Pos   1U"
TPI ITATBCTR0: AFVALID2S Position 
.PP
Definition at line \fB1424\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Pos   1U"
TPI ITATBCTR0: AFVALID2S Position 
.PP
Definition at line \fB1482\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1 Mask 
.PP
Definition at line \fB1109\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1 Mask 
.PP
Definition at line \fB1167\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1 Mask 
.PP
Definition at line \fB1394\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1 Mask 
.PP
Definition at line \fB1094\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Pos   0U"
TPI ITATBCTR0: ATREADY1 Position 
.PP
Definition at line \fB1108\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Pos   0U"
TPI ITATBCTR0: ATREADY1 Position 
.PP
Definition at line \fB1166\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Pos   0U"
TPI ITATBCTR0: ATREADY1 Position 
.PP
Definition at line \fB1393\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Pos   0U"
TPI ITATBCTR0: ATREADY1 Position 
.PP
Definition at line \fB1093\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1S Mask 
.PP
Definition at line \fB858\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1S Mask 
.PP
Definition at line \fB1434\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1S Mask 
.PP
Definition at line \fB1434\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1S Mask 
.PP
Definition at line \fB1492\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Pos   0U"
TPI ITATBCTR0: ATREADY1S Position 
.PP
Definition at line \fB857\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Pos   0U"
TPI ITATBCTR0: ATREADY1S Position 
.PP
Definition at line \fB1433\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Pos   0U"
TPI ITATBCTR0: ATREADY1S Position 
.PP
Definition at line \fB1433\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Pos   0U"
TPI ITATBCTR0: ATREADY1S Position 
.PP
Definition at line \fB1491\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2 Mask 
.PP
Definition at line \fB1106\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2 Mask 
.PP
Definition at line \fB1164\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2 Mask 
.PP
Definition at line \fB1391\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2 Mask 
.PP
Definition at line \fB1091\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Pos   0U"
TPI ITATBCTR0: ATREADY2 Position 
.PP
Definition at line \fB1105\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Pos   0U"
TPI ITATBCTR0: ATREADY2 Position 
.PP
Definition at line \fB1163\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Pos   0U"
TPI ITATBCTR0: ATREADY2 Position 
.PP
Definition at line \fB1390\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Pos   0U"
TPI ITATBCTR0: ATREADY2 Position 
.PP
Definition at line \fB1090\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2S Mask 
.PP
Definition at line \fB855\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2S Mask 
.PP
Definition at line \fB1431\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2S Mask 
.PP
Definition at line \fB1431\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2S Mask 
.PP
Definition at line \fB1489\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Pos   0U"
TPI ITATBCTR0: ATREADY2S Position 
.PP
Definition at line \fB854\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Pos   0U"
TPI ITATBCTR0: ATREADY2S Position 
.PP
Definition at line \fB1430\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Pos   0U"
TPI ITATBCTR0: ATREADY2S Position 
.PP
Definition at line \fB1430\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Pos   0U"
TPI ITATBCTR0: ATREADY2S Position 
.PP
Definition at line \fB1488\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
TPI ITATBCTR2: AFVALID1SS Mask 
.PP
Definition at line \fB817\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
TPI ITATBCTR2: AFVALID1SS Mask 
.PP
Definition at line \fB1393\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
TPI ITATBCTR2: AFVALID1SS Mask 
.PP
Definition at line \fB1393\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
TPI ITATBCTR2: AFVALID1SS Mask 
.PP
Definition at line \fB1451\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Pos   1U"
TPI ITATBCTR2: AFVALID1S Position 
.PP
Definition at line \fB816\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Pos   1U"
TPI ITATBCTR2: AFVALID1S Position 
.PP
Definition at line \fB1392\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Pos   1U"
TPI ITATBCTR2: AFVALID1S Position 
.PP
Definition at line \fB1392\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Pos   1U"
TPI ITATBCTR2: AFVALID1S Position 
.PP
Definition at line \fB1450\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
TPI ITATBCTR2: AFVALID2SS Mask 
.PP
Definition at line \fB814\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
TPI ITATBCTR2: AFVALID2SS Mask 
.PP
Definition at line \fB1390\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
TPI ITATBCTR2: AFVALID2SS Mask 
.PP
Definition at line \fB1390\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
TPI ITATBCTR2: AFVALID2SS Mask 
.PP
Definition at line \fB1448\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Pos   1U"
TPI ITATBCTR2: AFVALID2S Position 
.PP
Definition at line \fB813\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Pos   1U"
TPI ITATBCTR2: AFVALID2S Position 
.PP
Definition at line \fB1389\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Pos   1U"
TPI ITATBCTR2: AFVALID2S Position 
.PP
Definition at line \fB1389\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Pos   1U"
TPI ITATBCTR2: AFVALID2S Position 
.PP
Definition at line \fB1447\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1 Mask 
.PP
Definition at line \fB1080\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1 Mask 
.PP
Definition at line \fB1138\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1 Mask 
.PP
Definition at line \fB1365\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1 Mask 
.PP
Definition at line \fB1065\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Pos   0U"
TPI ITATBCTR2: ATREADY1 Position 
.PP
Definition at line \fB1079\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Pos   0U"
TPI ITATBCTR2: ATREADY1 Position 
.PP
Definition at line \fB1137\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Pos   0U"
TPI ITATBCTR2: ATREADY1 Position 
.PP
Definition at line \fB1364\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Pos   0U"
TPI ITATBCTR2: ATREADY1 Position 
.PP
Definition at line \fB1064\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1S Mask 
.PP
Definition at line \fB823\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1S Mask 
.PP
Definition at line \fB1399\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1S Mask 
.PP
Definition at line \fB1399\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1S Mask 
.PP
Definition at line \fB1457\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Pos   0U"
TPI ITATBCTR2: ATREADY1S Position 
.PP
Definition at line \fB822\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Pos   0U"
TPI ITATBCTR2: ATREADY1S Position 
.PP
Definition at line \fB1398\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Pos   0U"
TPI ITATBCTR2: ATREADY1S Position 
.PP
Definition at line \fB1398\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Pos   0U"
TPI ITATBCTR2: ATREADY1S Position 
.PP
Definition at line \fB1456\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2 Mask 
.PP
Definition at line \fB1077\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2 Mask 
.PP
Definition at line \fB1135\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2 Mask 
.PP
Definition at line \fB1362\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2 Mask 
.PP
Definition at line \fB1062\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Pos   0U"
TPI ITATBCTR2: ATREADY2 Position 
.PP
Definition at line \fB1076\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Pos   0U"
TPI ITATBCTR2: ATREADY2 Position 
.PP
Definition at line \fB1134\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Pos   0U"
TPI ITATBCTR2: ATREADY2 Position 
.PP
Definition at line \fB1361\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Pos   0U"
TPI ITATBCTR2: ATREADY2 Position 
.PP
Definition at line \fB1061\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2S Mask 
.PP
Definition at line \fB820\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2S Mask 
.PP
Definition at line \fB1396\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2S Mask 
.PP
Definition at line \fB1396\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2S Mask 
.PP
Definition at line \fB1454\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Pos   0U"
TPI ITATBCTR2: ATREADY2S Position 
.PP
Definition at line \fB819\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Pos   0U"
TPI ITATBCTR2: ATREADY2S Position 
.PP
Definition at line \fB1395\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Pos   0U"
TPI ITATBCTR2: ATREADY2S Position 
.PP
Definition at line \fB1395\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Pos   0U"
TPI ITATBCTR2: ATREADY2S Position 
.PP
Definition at line \fB1453\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB862\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1113\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1438\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1438\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1171\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1398\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1098\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1496\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB861\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1112\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1437\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1437\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1170\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1397\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1097\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1495\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB798\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1374\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1374\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1432\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD0: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB797\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD0: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1373\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD0: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1373\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD0: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1431\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB801\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1377\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1377\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1435\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD0: ATB Interface 1 byte count Position 
.PP
Definition at line \fB800\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD0: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1376\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD0: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1376\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD0: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1434\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
TPI ITFTTD0: ATB Interface 1 data0 Mask 
.PP
Definition at line \fB810\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
TPI ITFTTD0: ATB Interface 1 data0 Mask 
.PP
Definition at line \fB1386\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
TPI ITFTTD0: ATB Interface 1 data0 Mask 
.PP
Definition at line \fB1386\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
TPI ITFTTD0: ATB Interface 1 data0 Mask 
.PP
Definition at line \fB1444\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Pos   0U"
TPI ITFTTD0: ATB Interface 1 data0 Position 
.PP
Definition at line \fB809\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Pos   0U"
TPI ITFTTD0: ATB Interface 1 data0 Position 
.PP
Definition at line \fB1385\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Pos   0U"
TPI ITFTTD0: ATB Interface 1 data0 Position 
.PP
Definition at line \fB1385\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Pos   0U"
TPI ITFTTD0: ATB Interface 1 data0 Position 
.PP
Definition at line \fB1443\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data1 Mask 
.PP
Definition at line \fB807\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data1 Mask 
.PP
Definition at line \fB1383\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data1 Mask 
.PP
Definition at line \fB1383\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data1 Mask 
.PP
Definition at line \fB1441\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Pos   8U"
TPI ITFTTD0: ATB Interface 1 data1 Position 
.PP
Definition at line \fB806\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Pos   8U"
TPI ITFTTD0: ATB Interface 1 data1 Position 
.PP
Definition at line \fB1382\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Pos   8U"
TPI ITFTTD0: ATB Interface 1 data1 Position 
.PP
Definition at line \fB1382\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Pos   8U"
TPI ITFTTD0: ATB Interface 1 data1 Position 
.PP
Definition at line \fB1440\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data2 Mask 
.PP
Definition at line \fB804\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data2 Mask 
.PP
Definition at line \fB1380\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data2 Mask 
.PP
Definition at line \fB1380\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data2 Mask 
.PP
Definition at line \fB1438\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Pos   16U"
TPI ITFTTD0: ATB Interface 1 data2 Position 
.PP
Definition at line \fB803\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Pos   16U"
TPI ITFTTD0: ATB Interface 1 data2 Position 
.PP
Definition at line \fB1379\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Pos   16U"
TPI ITFTTD0: ATB Interface 1 data2 Position 
.PP
Definition at line \fB1379\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Pos   16U"
TPI ITFTTD0: ATB Interface 1 data2 Position 
.PP
Definition at line \fB1437\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB792\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1368\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1368\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1426\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD0: ATB Interface 2 ATVALIDPosition 
.PP
Definition at line \fB791\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD0: ATB Interface 2 ATVALIDPosition 
.PP
Definition at line \fB1367\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD0: ATB Interface 2 ATVALIDPosition 
.PP
Definition at line \fB1367\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD0: ATB Interface 2 ATVALIDPosition 
.PP
Definition at line \fB1425\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB795\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1371\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1371\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1429\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD0: ATB Interface 2 byte count Position 
.PP
Definition at line \fB794\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD0: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1370\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD0: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1370\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD0: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1428\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB833\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1409\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1409\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1467\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD1: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB832\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD1: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1408\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD1: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1408\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD1: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1466\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB836\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1412\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1412\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1470\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD1: ATB Interface 1 byte count Position 
.PP
Definition at line \fB835\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD1: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1411\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD1: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1411\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD1: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1469\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB827\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1403\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1403\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1461\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD1: ATB Interface 2 ATVALID Position 
.PP
Definition at line \fB826\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD1: ATB Interface 2 ATVALID Position 
.PP
Definition at line \fB1402\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD1: ATB Interface 2 ATVALID Position 
.PP
Definition at line \fB1402\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD1: ATB Interface 2 ATVALID Position 
.PP
Definition at line \fB1460\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB830\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1406\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1406\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1464\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD1: ATB Interface 2 byte count Position 
.PP
Definition at line \fB829\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD1: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1405\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD1: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1405\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD1: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1463\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
TPI ITFTTD1: ATB Interface 2 data0 Mask 
.PP
Definition at line \fB845\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
TPI ITFTTD1: ATB Interface 2 data0 Mask 
.PP
Definition at line \fB1421\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
TPI ITFTTD1: ATB Interface 2 data0 Mask 
.PP
Definition at line \fB1421\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
TPI ITFTTD1: ATB Interface 2 data0 Mask 
.PP
Definition at line \fB1479\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Pos   0U"
TPI ITFTTD1: ATB Interface 2 data0 Position 
.PP
Definition at line \fB844\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Pos   0U"
TPI ITFTTD1: ATB Interface 2 data0 Position 
.PP
Definition at line \fB1420\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Pos   0U"
TPI ITFTTD1: ATB Interface 2 data0 Position 
.PP
Definition at line \fB1420\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Pos   0U"
TPI ITFTTD1: ATB Interface 2 data0 Position 
.PP
Definition at line \fB1478\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data1 Mask 
.PP
Definition at line \fB842\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data1 Mask 
.PP
Definition at line \fB1418\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data1 Mask 
.PP
Definition at line \fB1418\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data1 Mask 
.PP
Definition at line \fB1476\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Pos   8U"
TPI ITFTTD1: ATB Interface 2 data1 Position 
.PP
Definition at line \fB841\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Pos   8U"
TPI ITFTTD1: ATB Interface 2 data1 Position 
.PP
Definition at line \fB1417\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Pos   8U"
TPI ITFTTD1: ATB Interface 2 data1 Position 
.PP
Definition at line \fB1417\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Pos   8U"
TPI ITFTTD1: ATB Interface 2 data1 Position 
.PP
Definition at line \fB1475\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data2 Mask 
.PP
Definition at line \fB839\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data2 Mask 
.PP
Definition at line \fB1415\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data2 Mask 
.PP
Definition at line \fB1415\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data2 Mask 
.PP
Definition at line \fB1473\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Pos   16U"
TPI ITFTTD1: ATB Interface 2 data2 Position 
.PP
Definition at line \fB838\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Pos   16U"
TPI ITFTTD1: ATB Interface 2 data2 Position 
.PP
Definition at line \fB1414\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Pos   16U"
TPI ITFTTD1: ATB Interface 2 data2 Position 
.PP
Definition at line \fB1414\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Pos   16U"
TPI ITFTTD1: ATB Interface 2 data2 Position 
.PP
Definition at line \fB1472\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Msk   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
TPI LSR: Not thirty-two bit\&. Mask 
.PP
Definition at line \fB1422\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Msk   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
TPI LSR: Not thirty-two bit\&. Mask 
.PP
Definition at line \fB784\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Msk   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
TPI LSR: Not thirty-two bit\&. Mask 
.PP
Definition at line \fB1360\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Msk   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
TPI LSR: Not thirty-two bit\&. Mask 
.PP
Definition at line \fB1917\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Msk   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
TPI LSR: Not thirty-two bit\&. Mask 
.PP
Definition at line \fB1822\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Pos   1U"
TPI LSR: Not thirty-two bit\&. Position 
.PP
Definition at line \fB1421\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Pos   1U"
TPI LSR: Not thirty-two bit\&. Position 
.PP
Definition at line \fB783\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Pos   1U"
TPI LSR: Not thirty-two bit\&. Position 
.PP
Definition at line \fB1359\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Pos   1U"
TPI LSR: Not thirty-two bit\&. Position 
.PP
Definition at line \fB1916\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Pos   1U"
TPI LSR: Not thirty-two bit\&. Position 
.PP
Definition at line \fB1821\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Msk   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
TPI LSR: Software Lock implemented Mask 
.PP
Definition at line \fB1428\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Msk   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
TPI LSR: Software Lock implemented Mask 
.PP
Definition at line \fB790\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Msk   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
TPI LSR: Software Lock implemented Mask 
.PP
Definition at line \fB1366\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Msk   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
TPI LSR: Software Lock implemented Mask 
.PP
Definition at line \fB1923\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Msk   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
TPI LSR: Software Lock implemented Mask 
.PP
Definition at line \fB1828\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Pos   0U"
TPI LSR: Software Lock implemented Position 
.PP
Definition at line \fB1427\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Pos   0U"
TPI LSR: Software Lock implemented Position 
.PP
Definition at line \fB789\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Pos   0U"
TPI LSR: Software Lock implemented Position 
.PP
Definition at line \fB1365\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Pos   0U"
TPI LSR: Software Lock implemented Position 
.PP
Definition at line \fB1922\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Pos   0U"
TPI LSR: Software Lock implemented Position 
.PP
Definition at line \fB1827\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Msk   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
TPI LSR: Software Lock status Mask 
.PP
Definition at line \fB1425\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Msk   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
TPI LSR: Software Lock status Mask 
.PP
Definition at line \fB787\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Msk   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
TPI LSR: Software Lock status Mask 
.PP
Definition at line \fB1363\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Msk   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
TPI LSR: Software Lock status Mask 
.PP
Definition at line \fB1920\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Msk   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
TPI LSR: Software Lock status Mask 
.PP
Definition at line \fB1825\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Pos   1U"
TPI LSR: Software Lock status Position 
.PP
Definition at line \fB1424\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Pos   1U"
TPI LSR: Software Lock status Position 
.PP
Definition at line \fB786\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Pos   1U"
TPI LSR: Software Lock status Position 
.PP
Definition at line \fB1362\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Pos   1U"
TPI LSR: Software Lock status Position 
.PP
Definition at line \fB1919\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Pos   1U"
TPI LSR: Software Lock status Position 
.PP
Definition at line \fB1824\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Msk   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
TPI PSCR: TPSCount Mask 
.PP
Definition at line \fB1418\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Msk   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
TPI PSCR: TPSCount Mask 
.PP
Definition at line \fB780\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Msk   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
TPI PSCR: TPSCount Mask 
.PP
Definition at line \fB1356\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Msk   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
TPI PSCR: TPSCount Mask 
.PP
Definition at line \fB1913\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Msk   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
TPI PSCR: TPSCount Mask 
.PP
Definition at line \fB1818\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Pos   0U"
TPI PSCR: PSCount Position 
.PP
Definition at line \fB1417\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Pos   0U"
TPI PSCR: PSCount Position 
.PP
Definition at line \fB779\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Pos   0U"
TPI PSCR: PSCount Position 
.PP
Definition at line \fB1355\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Pos   0U"
TPI PSCR: PSCount Position 
.PP
Definition at line \fB1912\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Pos   0U"
TPI PSCR: PSCount Position 
.PP
Definition at line \fB1817\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1391\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB753\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1329\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB761\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1027\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1337\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1337\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1085\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1886\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1312\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1791\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1012\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1395\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1390\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB752\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1328\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB760\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1026\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1336\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1336\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1084\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1885\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1311\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1790\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1011\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1394\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB788\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1051\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1364\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1364\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1109\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1336\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1036\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1422\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB787\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1050\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1363\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1363\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1108\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1335\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1035\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1421\fP of file \fBcore_starmc1\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
