
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000138 <Default_Reset_Handler>:
  *         supplied main() routine is called. 
  * @param  None
  * @retval None
  */
void Default_Reset_Handler(void)
{
 8000138:	b580      	push	{r7, lr}
 800013a:	b082      	sub	sp, #8
 800013c:	af00      	add	r7, sp, #0

		// Initialize data and bss 
  unsigned long *pulSrc, *pulDest;

  // Copy the data segment initializers from flash to SRAM 
  pulSrc = &_sidata;
 800013e:	4b10      	ldr	r3, [pc, #64]	; (8000180 <zero_loop+0x18>)
 8000140:	607b      	str	r3, [r7, #4]

  for(pulDest = &_sdata; pulDest < &_edata; )
 8000142:	4b10      	ldr	r3, [pc, #64]	; (8000184 <zero_loop+0x1c>)
 8000144:	603b      	str	r3, [r7, #0]
 8000146:	e007      	b.n	8000158 <Default_Reset_Handler+0x20>
  {
    *(pulDest++) = *(pulSrc++);
 8000148:	683b      	ldr	r3, [r7, #0]
 800014a:	1d1a      	adds	r2, r3, #4
 800014c:	603a      	str	r2, [r7, #0]
 800014e:	687a      	ldr	r2, [r7, #4]
 8000150:	1d11      	adds	r1, r2, #4
 8000152:	6079      	str	r1, [r7, #4]
 8000154:	6812      	ldr	r2, [r2, #0]
 8000156:	601a      	str	r2, [r3, #0]
  unsigned long *pulSrc, *pulDest;

  // Copy the data segment initializers from flash to SRAM 
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8000158:	683b      	ldr	r3, [r7, #0]
 800015a:	4a0b      	ldr	r2, [pc, #44]	; (8000188 <zero_loop+0x20>)
 800015c:	4293      	cmp	r3, r2
 800015e:	d3f3      	bcc.n	8000148 <Default_Reset_Handler+0x10>
    *(pulDest++) = *(pulSrc++);
  }
  
  // Zero fill the bss segment.  This is done with inline assembly since this
  //  will clear the value of pulDest if it is not kept in a register. 
  __asm("  ldr     r0, =_sbss\n"
 8000160:	480c      	ldr	r0, [pc, #48]	; (8000194 <ADC1_2_IRQHandler+0x8>)
 8000162:	490d      	ldr	r1, [pc, #52]	; (8000198 <ADC1_2_IRQHandler+0xc>)
 8000164:	f04f 0200 	mov.w	r2, #0

08000168 <zero_loop>:
 8000168:	4288      	cmp	r0, r1
 800016a:	bfb8      	it	lt
 800016c:	f840 2b04 	strlt.w	r2, [r0], #4
 8000170:	dbfa      	blt.n	8000168 <zero_loop>
        "    it      lt\n"
        "    strlt   r2, [r0], #4\n"
        "    blt     zero_loop");
  
  /* Setup the microcontroller system. */
  SystemInit();
 8000172:	f000 fa17 	bl	80005a4 <SystemInit>
    
  /* Call the application's entry point.*/
  main();
 8000176:	f000 f811 	bl	800019c <main>
}
 800017a:	3708      	adds	r7, #8
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}
 8000180:	08011f98 	.word	0x08011f98
 8000184:	20000000 	.word	0x20000000
 8000188:	2000090c 	.word	0x2000090c

0800018c <ADC1_2_IRQHandler>:
  *         preserving the system state for examination by a debugger.
  * @param  None
  * @retval None  
  */
static void Default_Handler(void) 
{
 800018c:	b480      	push	{r7}
 800018e:	af00      	add	r7, sp, #0
  /* Go into an infinite loop. */
  while (1) 
  {
  }
 8000190:	e7fe      	b.n	8000190 <ADC1_2_IRQHandler+0x4>
 8000192:	0000      	.short	0x0000
 8000194:	20000d0c 	.word	0x20000d0c
 8000198:	20000df4 	.word	0x20000df4

0800019c <main>:

void MyKeyTest( u8 key );


int main(int argc, char *argv[])
{
 800019c:	b5b0      	push	{r4, r5, r7, lr}
 800019e:	b098      	sub	sp, #96	; 0x60
 80001a0:	af02      	add	r7, sp, #8
 80001a2:	6078      	str	r0, [r7, #4]
 80001a4:	6039      	str	r1, [r7, #0]
	u16 x = 0;
 80001a6:	2300      	movs	r3, #0
 80001a8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	u16 y = 790;
 80001ac:	f240 3316 	movw	r3, #790	; 0x316
 80001b0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	s8 lcd_id[12];
	u8 rtcbuf[40];

	HardInit( );
 80001b4:	f000 fb8a 	bl	80008cc <HardInit>
	//CaptureStart( );    
	//CaptureStatus = CAPTURESTART;
	//TPADDefaultTime = TpadTestDefaultTime( 8 );	


	LcdIoctl( LCDCMDSETASC2SIZE, ASC2_24 );
 80001b8:	2003      	movs	r0, #3
 80001ba:	2118      	movs	r1, #24
 80001bc:	f001 f8a4 	bl	8001308 <LcdIoctl>
	LcdIoctl( LCDCMDSETBRUSHCOLOR, RED );
 80001c0:	2004      	movs	r0, #4
 80001c2:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 80001c6:	f001 f89f 	bl	8001308 <LcdIoctl>
	LcdIoctl( LCDCMDSETBACKCOLOR, YELLOW );
 80001ca:	2005      	movs	r0, #5
 80001cc:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 80001d0:	f001 f89a 	bl	8001308 <LcdIoctl>
	LcdIoctl( LCDCMDSETSHOWMODE, LCDMODENOBACK );
 80001d4:	2006      	movs	r0, #6
 80001d6:	2100      	movs	r1, #0
 80001d8:	f001 f896 	bl	8001308 <LcdIoctl>
	LcdIoctl( LCDCMDSETDIR, D2U_L2R );
 80001dc:	2002      	movs	r0, #2
 80001de:	2106      	movs	r1, #6
 80001e0:	f001 f892 	bl	8001308 <LcdIoctl>

	RTC_ATTR myrtc;	

	while(1)
	{
		delay_ms(1000);
 80001e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001e8:	f000 fc12 	bl	8000a10 <delay_ms>
		LedRed.LedRollBack( &LedRed );
 80001ec:	4b22      	ldr	r3, [pc, #136]	; (8000278 <main+0xdc>)
 80001ee:	69db      	ldr	r3, [r3, #28]
 80001f0:	4821      	ldr	r0, [pc, #132]	; (8000278 <main+0xdc>)
 80001f2:	4798      	blx	r3

#if 1
		x++;
 80001f4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80001f8:	3301      	adds	r3, #1
 80001fa:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
		y--;
 80001fe:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8000202:	3b01      	subs	r3, #1
 8000204:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
		sprintf((char*)lcd_id,"LcdID:%04X", x);
 8000208:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800020c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000210:	4610      	mov	r0, r2
 8000212:	491a      	ldr	r1, [pc, #104]	; (800027c <main+0xe0>)
 8000214:	461a      	mov	r2, r3
 8000216:	f00a fc13 	bl	800aa40 <sprintf>
		//LcdDrawLine( x, y, 480-x, 800-y );
		LcdShowString( 20, 20, lcd_id );
 800021a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800021e:	2014      	movs	r0, #20
 8000220:	2114      	movs	r1, #20
 8000222:	461a      	mov	r2, r3
 8000224:	f001 f8da 	bl	80013dc <LcdShowString>
		LcdShowString( 400, 240, "Hello Linus" );
 8000228:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800022c:	21f0      	movs	r1, #240	; 0xf0
 800022e:	4a14      	ldr	r2, [pc, #80]	; (8000280 <main+0xe4>)
 8000230:	f001 f8d4 	bl	80013dc <LcdShowString>
		LcdIoctl( LCDCMDSETSHOWMODE, LCDMODEADDBACK );
 8000234:	2006      	movs	r0, #6
 8000236:	2101      	movs	r1, #1
 8000238:	f001 f866 	bl	8001308 <LcdIoctl>
#endif

		RtcRead( &myrtc );			
 800023c:	f107 0308 	add.w	r3, r7, #8
 8000240:	4618      	mov	r0, r3
 8000242:	f001 fab3 	bl	80017ac <RtcRead>
		sprintf((char*)rtcbuf,"Time:%02d:%02d:%02d",myrtc.hours,myrtc.minutes,myrtc.seconds);
 8000246:	7abb      	ldrb	r3, [r7, #10]
 8000248:	461d      	mov	r5, r3
 800024a:	7a7b      	ldrb	r3, [r7, #9]
 800024c:	461c      	mov	r4, r3
 800024e:	7a3b      	ldrb	r3, [r7, #8]
 8000250:	461a      	mov	r2, r3
 8000252:	f107 0320 	add.w	r3, r7, #32
 8000256:	9200      	str	r2, [sp, #0]
 8000258:	4618      	mov	r0, r3
 800025a:	490a      	ldr	r1, [pc, #40]	; (8000284 <main+0xe8>)
 800025c:	462a      	mov	r2, r5
 800025e:	4623      	mov	r3, r4
 8000260:	f00a fbee 	bl	800aa40 <sprintf>
		LcdShowString( 20, 400, rtcbuf );
 8000264:	f107 0320 	add.w	r3, r7, #32
 8000268:	2014      	movs	r0, #20
 800026a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800026e:	461a      	mov	r2, r3
 8000270:	f001 f8b4 	bl	80013dc <LcdShowString>
		   {
		   printf("Time is %d us \r\n", CaptureTime );
		   CaptureStatus = CAPTURESTART;
		   CaptureTime = 0;
		   }*/
	}
 8000274:	e7b6      	b.n	80001e4 <main+0x48>
 8000276:	bf00      	nop
 8000278:	20000db0 	.word	0x20000db0
 800027c:	08010550 	.word	0x08010550
 8000280:	0801055c 	.word	0x0801055c
 8000284:	08010568 	.word	0x08010568

08000288 <MyKeyTest>:
}


void MyKeyTest( u8 key )
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
 800028e:	4603      	mov	r3, r0
 8000290:	71fb      	strb	r3, [r7, #7]
	switch (key)
 8000292:	79fb      	ldrb	r3, [r7, #7]
 8000294:	2b03      	cmp	r3, #3
 8000296:	d82f      	bhi.n	80002f8 <MyKeyTest+0x70>
 8000298:	a201      	add	r2, pc, #4	; (adr r2, 80002a0 <MyKeyTest+0x18>)
 800029a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800029e:	bf00      	nop
 80002a0:	080002b1 	.word	0x080002b1
 80002a4:	080002c9 	.word	0x080002c9
 80002a8:	080002e1 	.word	0x080002e1
 80002ac:	080002f1 	.word	0x080002f1
	{
		case KEY0:
			LedGreen.LedRollBack( &LedGreen );
 80002b0:	4b13      	ldr	r3, [pc, #76]	; (8000300 <MyKeyTest+0x78>)
 80002b2:	69db      	ldr	r3, [r3, #28]
 80002b4:	4812      	ldr	r0, [pc, #72]	; (8000300 <MyKeyTest+0x78>)
 80002b6:	4798      	blx	r3
			//LedRed.LedBlink( &LedRed, 1000 );
			PwmSetDutyCycle( DutyCycle+10 ); 
 80002b8:	4b12      	ldr	r3, [pc, #72]	; (8000304 <MyKeyTest+0x7c>)
 80002ba:	881b      	ldrh	r3, [r3, #0]
 80002bc:	330a      	adds	r3, #10
 80002be:	b29b      	uxth	r3, r3
 80002c0:	4618      	mov	r0, r3
 80002c2:	f001 f9bb 	bl	800163c <PwmSetDutyCycle>
			break;
 80002c6:	e017      	b.n	80002f8 <MyKeyTest+0x70>
		case KEY1:
			LedGreen.LedRollBack( &LedGreen );
 80002c8:	4b0d      	ldr	r3, [pc, #52]	; (8000300 <MyKeyTest+0x78>)
 80002ca:	69db      	ldr	r3, [r3, #28]
 80002cc:	480c      	ldr	r0, [pc, #48]	; (8000300 <MyKeyTest+0x78>)
 80002ce:	4798      	blx	r3
			PwmSetDutyCycle( DutyCycle-10 ); 
 80002d0:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <MyKeyTest+0x7c>)
 80002d2:	881b      	ldrh	r3, [r3, #0]
 80002d4:	3b0a      	subs	r3, #10
 80002d6:	b29b      	uxth	r3, r3
 80002d8:	4618      	mov	r0, r3
 80002da:	f001 f9af 	bl	800163c <PwmSetDutyCycle>
			break;
 80002de:	e00b      	b.n	80002f8 <MyKeyTest+0x70>
		case KEY2:
			//LedRed.LedOFF( &LedRed );
			PwmSetPeriodUs( Period+50 ); 
 80002e0:	4b09      	ldr	r3, [pc, #36]	; (8000308 <MyKeyTest+0x80>)
 80002e2:	881b      	ldrh	r3, [r3, #0]
 80002e4:	3332      	adds	r3, #50	; 0x32
 80002e6:	b29b      	uxth	r3, r3
 80002e8:	4618      	mov	r0, r3
 80002ea:	f001 f991 	bl	8001610 <PwmSetPeriodUs>
			break;
 80002ee:	e003      	b.n	80002f8 <MyKeyTest+0x70>
		case KEYWK:
			Beep.PlayMusic( );	
 80002f0:	4b06      	ldr	r3, [pc, #24]	; (800030c <MyKeyTest+0x84>)
 80002f2:	699b      	ldr	r3, [r3, #24]
 80002f4:	4798      	blx	r3
			break;
 80002f6:	bf00      	nop
	}
}
 80002f8:	3708      	adds	r7, #8
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bd80      	pop	{r7, pc}
 80002fe:	bf00      	nop
 8000300:	20000dd0 	.word	0x20000dd0
 8000304:	20000000 	.word	0x20000000
 8000308:	20000002 	.word	0x20000002
 800030c:	20000d94 	.word	0x20000d94

08000310 <TIM3_IRQHandler>:


void TIM3_IRQHandler(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM3,TIM_IT_Update)==SET) //溢出中断
 8000314:	4807      	ldr	r0, [pc, #28]	; (8000334 <TIM3_IRQHandler+0x24>)
 8000316:	2101      	movs	r1, #1
 8000318:	f008 f84c 	bl	80083b4 <TIM_GetITStatus>
 800031c:	4603      	mov	r3, r0
 800031e:	2b01      	cmp	r3, #1
 8000320:	d103      	bne.n	800032a <TIM3_IRQHandler+0x1a>
	{
		LedRed.LedRollBack( &LedRed );
 8000322:	4b05      	ldr	r3, [pc, #20]	; (8000338 <TIM3_IRQHandler+0x28>)
 8000324:	69db      	ldr	r3, [r3, #28]
 8000326:	4804      	ldr	r0, [pc, #16]	; (8000338 <TIM3_IRQHandler+0x28>)
 8000328:	4798      	blx	r3
	}
	TIM_ClearITPendingBit(TIM3,TIM_IT_Update); //清除中断标志位
 800032a:	4802      	ldr	r0, [pc, #8]	; (8000334 <TIM3_IRQHandler+0x24>)
 800032c:	2101      	movs	r1, #1
 800032e:	f008 f86b 	bl	8008408 <TIM_ClearITPendingBit>
}
 8000332:	bd80      	pop	{r7, pc}
 8000334:	40000400 	.word	0x40000400
 8000338:	20000db0 	.word	0x20000db0

0800033c <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{ 
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
	delay_ms(10); //消抖
 8000340:	200a      	movs	r0, #10
 8000342:	f000 fb65 	bl	8000a10 <delay_ms>
	if( KEYWKPRESS == GetKeyStatus( KEYWK ) )
 8000346:	2003      	movs	r0, #3
 8000348:	f000 fcf6 	bl	8000d38 <GetKeyStatus>
 800034c:	4603      	mov	r3, r0
 800034e:	2b01      	cmp	r3, #1
 8000350:	d10e      	bne.n	8000370 <EXTI0_IRQHandler+0x34>
	{
		LedGreen.LedRollBack( &LedGreen );
 8000352:	4b09      	ldr	r3, [pc, #36]	; (8000378 <EXTI0_IRQHandler+0x3c>)
 8000354:	69db      	ldr	r3, [r3, #28]
 8000356:	4808      	ldr	r0, [pc, #32]	; (8000378 <EXTI0_IRQHandler+0x3c>)
 8000358:	4798      	blx	r3
		PwmSetDutyCycle( DutyCycle+=10 ); 
 800035a:	4b08      	ldr	r3, [pc, #32]	; (800037c <EXTI0_IRQHandler+0x40>)
 800035c:	881b      	ldrh	r3, [r3, #0]
 800035e:	330a      	adds	r3, #10
 8000360:	b29a      	uxth	r2, r3
 8000362:	4b06      	ldr	r3, [pc, #24]	; (800037c <EXTI0_IRQHandler+0x40>)
 8000364:	801a      	strh	r2, [r3, #0]
 8000366:	4b05      	ldr	r3, [pc, #20]	; (800037c <EXTI0_IRQHandler+0x40>)
 8000368:	881b      	ldrh	r3, [r3, #0]
 800036a:	4618      	mov	r0, r3
 800036c:	f001 f966 	bl	800163c <PwmSetDutyCycle>
	}
	EXTI_ClearITPendingBit(EXTI_Line0); //清除 LINE0 上的中断标志位
 8000370:	2001      	movs	r0, #1
 8000372:	f003 fb2d 	bl	80039d0 <EXTI_ClearITPendingBit>
}
 8000376:	bd80      	pop	{r7, pc}
 8000378:	20000dd0 	.word	0x20000dd0
 800037c:	20000000 	.word	0x20000000

08000380 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{ 
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
	delay_ms(10); //消抖
 8000384:	200a      	movs	r0, #10
 8000386:	f000 fb43 	bl	8000a10 <delay_ms>
	if( KEY2PRESS == GetKeyStatus( KEY2 ) )
 800038a:	2002      	movs	r0, #2
 800038c:	f000 fcd4 	bl	8000d38 <GetKeyStatus>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d10e      	bne.n	80003b4 <EXTI2_IRQHandler+0x34>
	{
		LedGreen.LedRollBack( &LedGreen );
 8000396:	4b09      	ldr	r3, [pc, #36]	; (80003bc <EXTI2_IRQHandler+0x3c>)
 8000398:	69db      	ldr	r3, [r3, #28]
 800039a:	4808      	ldr	r0, [pc, #32]	; (80003bc <EXTI2_IRQHandler+0x3c>)
 800039c:	4798      	blx	r3
		PwmSetDutyCycle( DutyCycle-=10 ); 
 800039e:	4b08      	ldr	r3, [pc, #32]	; (80003c0 <EXTI2_IRQHandler+0x40>)
 80003a0:	881b      	ldrh	r3, [r3, #0]
 80003a2:	3b0a      	subs	r3, #10
 80003a4:	b29a      	uxth	r2, r3
 80003a6:	4b06      	ldr	r3, [pc, #24]	; (80003c0 <EXTI2_IRQHandler+0x40>)
 80003a8:	801a      	strh	r2, [r3, #0]
 80003aa:	4b05      	ldr	r3, [pc, #20]	; (80003c0 <EXTI2_IRQHandler+0x40>)
 80003ac:	881b      	ldrh	r3, [r3, #0]
 80003ae:	4618      	mov	r0, r3
 80003b0:	f001 f944 	bl	800163c <PwmSetDutyCycle>
	}
	EXTI_ClearITPendingBit(EXTI_Line2); //清除 LINE2 上的中断标志位
 80003b4:	2004      	movs	r0, #4
 80003b6:	f003 fb0b 	bl	80039d0 <EXTI_ClearITPendingBit>
}
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	20000dd0 	.word	0x20000dd0
 80003c0:	20000000 	.word	0x20000000

080003c4 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{ 
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0
	delay_ms(10); //消抖
 80003c8:	200a      	movs	r0, #10
 80003ca:	f000 fb21 	bl	8000a10 <delay_ms>
	if( KEY1PRESS == GetKeyStatus( KEY1 ) )
 80003ce:	2001      	movs	r0, #1
 80003d0:	f000 fcb2 	bl	8000d38 <GetKeyStatus>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d10e      	bne.n	80003f8 <EXTI3_IRQHandler+0x34>
	{
		LedGreen.LedRollBack( &LedGreen );
 80003da:	4b09      	ldr	r3, [pc, #36]	; (8000400 <EXTI3_IRQHandler+0x3c>)
 80003dc:	69db      	ldr	r3, [r3, #28]
 80003de:	4808      	ldr	r0, [pc, #32]	; (8000400 <EXTI3_IRQHandler+0x3c>)
 80003e0:	4798      	blx	r3
		PwmSetPeriodUs( Period+=50 ); 
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <EXTI3_IRQHandler+0x40>)
 80003e4:	881b      	ldrh	r3, [r3, #0]
 80003e6:	3332      	adds	r3, #50	; 0x32
 80003e8:	b29a      	uxth	r2, r3
 80003ea:	4b06      	ldr	r3, [pc, #24]	; (8000404 <EXTI3_IRQHandler+0x40>)
 80003ec:	801a      	strh	r2, [r3, #0]
 80003ee:	4b05      	ldr	r3, [pc, #20]	; (8000404 <EXTI3_IRQHandler+0x40>)
 80003f0:	881b      	ldrh	r3, [r3, #0]
 80003f2:	4618      	mov	r0, r3
 80003f4:	f001 f90c 	bl	8001610 <PwmSetPeriodUs>
	}
	EXTI_ClearITPendingBit(EXTI_Line3); //清除 LINE3 上的中断标志位
 80003f8:	2008      	movs	r0, #8
 80003fa:	f003 fae9 	bl	80039d0 <EXTI_ClearITPendingBit>
}
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	20000dd0 	.word	0x20000dd0
 8000404:	20000002 	.word	0x20000002

08000408 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{ 
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
	delay_ms(10); //消抖
 800040c:	200a      	movs	r0, #10
 800040e:	f000 faff 	bl	8000a10 <delay_ms>
	if( KEY0PRESS == GetKeyStatus( KEY0 ) )
 8000412:	2000      	movs	r0, #0
 8000414:	f000 fc90 	bl	8000d38 <GetKeyStatus>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d10e      	bne.n	800043c <EXTI4_IRQHandler+0x34>
	{
		LedGreen.LedRollBack( &LedGreen );
 800041e:	4b09      	ldr	r3, [pc, #36]	; (8000444 <EXTI4_IRQHandler+0x3c>)
 8000420:	69db      	ldr	r3, [r3, #28]
 8000422:	4808      	ldr	r0, [pc, #32]	; (8000444 <EXTI4_IRQHandler+0x3c>)
 8000424:	4798      	blx	r3
		PwmSetPeriodUs( Period-=50 ); 
 8000426:	4b08      	ldr	r3, [pc, #32]	; (8000448 <EXTI4_IRQHandler+0x40>)
 8000428:	881b      	ldrh	r3, [r3, #0]
 800042a:	3b32      	subs	r3, #50	; 0x32
 800042c:	b29a      	uxth	r2, r3
 800042e:	4b06      	ldr	r3, [pc, #24]	; (8000448 <EXTI4_IRQHandler+0x40>)
 8000430:	801a      	strh	r2, [r3, #0]
 8000432:	4b05      	ldr	r3, [pc, #20]	; (8000448 <EXTI4_IRQHandler+0x40>)
 8000434:	881b      	ldrh	r3, [r3, #0]
 8000436:	4618      	mov	r0, r3
 8000438:	f001 f8ea 	bl	8001610 <PwmSetPeriodUs>
	}
	EXTI_ClearITPendingBit(EXTI_Line4); //清除 LINE4 上的中断标志位
 800043c:	2010      	movs	r0, #16
 800043e:	f003 fac7 	bl	80039d0 <EXTI_ClearITPendingBit>
}
 8000442:	bd80      	pop	{r7, pc}
 8000444:	20000dd0 	.word	0x20000dd0
 8000448:	20000002 	.word	0x20000002

0800044c <TIM5_IRQHandler>:



void TIM5_IRQHandler(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
	u32 temp;
	switch ( CaptureStatus )	
 8000452:	4b38      	ldr	r3, [pc, #224]	; (8000534 <TIM5_IRQHandler+0xe8>)
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	2b03      	cmp	r3, #3
 8000458:	d863      	bhi.n	8000522 <TIM5_IRQHandler+0xd6>
 800045a:	a201      	add	r2, pc, #4	; (adr r2, 8000460 <TIM5_IRQHandler+0x14>)
 800045c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000460:	08000523 	.word	0x08000523
 8000464:	08000471 	.word	0x08000471
 8000468:	080004a3 	.word	0x080004a3
 800046c:	08000523 	.word	0x08000523
	{	
		case CAPTURESTART :
			if(TIM_GetITStatus(TIM5, TIM_IT_CC1)==SET) //捕获中断
 8000470:	4831      	ldr	r0, [pc, #196]	; (8000538 <TIM5_IRQHandler+0xec>)
 8000472:	2102      	movs	r1, #2
 8000474:	f007 ff9e 	bl	80083b4 <TIM_GetITStatus>
 8000478:	4603      	mov	r3, r0
 800047a:	2b01      	cmp	r3, #1
 800047c:	d110      	bne.n	80004a0 <TIM5_IRQHandler+0x54>
			{
				TIM_SetCounter(TIM5,0);
 800047e:	482e      	ldr	r0, [pc, #184]	; (8000538 <TIM5_IRQHandler+0xec>)
 8000480:	2100      	movs	r1, #0
 8000482:	f006 fea1 	bl	80071c8 <TIM_SetCounter>
				TIM_OC1PolarityConfig(TIM5,TIM_ICPolarity_Falling);
 8000486:	482c      	ldr	r0, [pc, #176]	; (8000538 <TIM5_IRQHandler+0xec>)
 8000488:	2102      	movs	r1, #2
 800048a:	f007 fbfb 	bl	8007c84 <TIM_OC1PolarityConfig>
				CaptureCount = 0;
 800048e:	4b2b      	ldr	r3, [pc, #172]	; (800053c <TIM5_IRQHandler+0xf0>)
 8000490:	2200      	movs	r2, #0
 8000492:	601a      	str	r2, [r3, #0]
				CaptureStatus = CAPTUREWAIT;
 8000494:	4b27      	ldr	r3, [pc, #156]	; (8000534 <TIM5_IRQHandler+0xe8>)
 8000496:	2202      	movs	r2, #2
 8000498:	701a      	strb	r2, [r3, #0]
				CaptureStart( );
 800049a:	f000 fbf1 	bl	8000c80 <CaptureStart>
			}
			break;
 800049e:	e041      	b.n	8000524 <TIM5_IRQHandler+0xd8>
 80004a0:	e040      	b.n	8000524 <TIM5_IRQHandler+0xd8>
		case CAPTUREWAIT :
			if(TIM_GetITStatus(TIM5, TIM_IT_CC1)==SET) //捕获中断
 80004a2:	4825      	ldr	r0, [pc, #148]	; (8000538 <TIM5_IRQHandler+0xec>)
 80004a4:	2102      	movs	r1, #2
 80004a6:	f007 ff85 	bl	80083b4 <TIM_GetITStatus>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b01      	cmp	r3, #1
 80004ae:	d112      	bne.n	80004d6 <TIM5_IRQHandler+0x8a>
			{
				temp =  CaptureGetValue();
 80004b0:	f000 fbfe 	bl	8000cb0 <CaptureGetValue>
 80004b4:	6078      	str	r0, [r7, #4]
				CaptureTime = CaptureClacTime( temp );
 80004b6:	6878      	ldr	r0, [r7, #4]
 80004b8:	f000 fc08 	bl	8000ccc <CaptureClacTime>
 80004bc:	4602      	mov	r2, r0
 80004be:	4b20      	ldr	r3, [pc, #128]	; (8000540 <TIM5_IRQHandler+0xf4>)
 80004c0:	601a      	str	r2, [r3, #0]
				//CaptureTime = 6789; 
				TIM_OC1PolarityConfig(TIM5,TIM_ICPolarity_Rising);
 80004c2:	481d      	ldr	r0, [pc, #116]	; (8000538 <TIM5_IRQHandler+0xec>)
 80004c4:	2100      	movs	r1, #0
 80004c6:	f007 fbdd 	bl	8007c84 <TIM_OC1PolarityConfig>
				CaptureStatus = CAPTUREFINSH;
 80004ca:	4b1a      	ldr	r3, [pc, #104]	; (8000534 <TIM5_IRQHandler+0xe8>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	701a      	strb	r2, [r3, #0]
				CaptureCount = 0;
 80004d0:	4b1a      	ldr	r3, [pc, #104]	; (800053c <TIM5_IRQHandler+0xf0>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	601a      	str	r2, [r3, #0]
			}

			if(TIM_GetITStatus(TIM5, TIM_IT_Update)==SET) //溢出中断
 80004d6:	4818      	ldr	r0, [pc, #96]	; (8000538 <TIM5_IRQHandler+0xec>)
 80004d8:	2101      	movs	r1, #1
 80004da:	f007 ff6b 	bl	80083b4 <TIM_GetITStatus>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b01      	cmp	r3, #1
 80004e2:	d11d      	bne.n	8000520 <TIM5_IRQHandler+0xd4>
			{
				if( CaptureCount > 20 )
 80004e4:	4b15      	ldr	r3, [pc, #84]	; (800053c <TIM5_IRQHandler+0xf0>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2b14      	cmp	r3, #20
 80004ea:	d913      	bls.n	8000514 <TIM5_IRQHandler+0xc8>
				{
					CaptureTime = CaptureClacTime( CaptureGetValue() );
 80004ec:	f000 fbe0 	bl	8000cb0 <CaptureGetValue>
 80004f0:	4603      	mov	r3, r0
 80004f2:	4618      	mov	r0, r3
 80004f4:	f000 fbea 	bl	8000ccc <CaptureClacTime>
 80004f8:	4602      	mov	r2, r0
 80004fa:	4b11      	ldr	r3, [pc, #68]	; (8000540 <TIM5_IRQHandler+0xf4>)
 80004fc:	601a      	str	r2, [r3, #0]
					TIM_OC1PolarityConfig(TIM5,TIM_ICPolarity_Rising);
 80004fe:	480e      	ldr	r0, [pc, #56]	; (8000538 <TIM5_IRQHandler+0xec>)
 8000500:	2100      	movs	r1, #0
 8000502:	f007 fbbf 	bl	8007c84 <TIM_OC1PolarityConfig>
					CaptureStatus = CAPTURETIMEOUT;
 8000506:	4b0b      	ldr	r3, [pc, #44]	; (8000534 <TIM5_IRQHandler+0xe8>)
 8000508:	2203      	movs	r2, #3
 800050a:	701a      	strb	r2, [r3, #0]
					CaptureCount = 0;
 800050c:	4b0b      	ldr	r3, [pc, #44]	; (800053c <TIM5_IRQHandler+0xf0>)
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	e005      	b.n	8000520 <TIM5_IRQHandler+0xd4>
				}
				else
					CaptureCount++ ;
 8000514:	4b09      	ldr	r3, [pc, #36]	; (800053c <TIM5_IRQHandler+0xf0>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	3301      	adds	r3, #1
 800051a:	4a08      	ldr	r2, [pc, #32]	; (800053c <TIM5_IRQHandler+0xf0>)
 800051c:	6013      	str	r3, [r2, #0]
			}

			break;
 800051e:	e001      	b.n	8000524 <TIM5_IRQHandler+0xd8>
 8000520:	e000      	b.n	8000524 <TIM5_IRQHandler+0xd8>
		case CAPTUREFINSH :
		case CAPTURETIMEOUT :
			break;
		default:
			break;
 8000522:	bf00      	nop
	}

	//LedRed.LedRollBack( &LedRed );
	TIM_ClearITPendingBit(TIM5, TIM_IT_CC1|TIM_IT_Update);
 8000524:	4804      	ldr	r0, [pc, #16]	; (8000538 <TIM5_IRQHandler+0xec>)
 8000526:	2103      	movs	r1, #3
 8000528:	f007 ff6e 	bl	8008408 <TIM_ClearITPendingBit>
}
 800052c:	3708      	adds	r7, #8
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	20000d0c 	.word	0x20000d0c
 8000538:	40000c00 	.word	0x40000c00
 800053c:	20000d14 	.word	0x20000d14
 8000540:	20000d10 	.word	0x20000d10

08000544 <RTC_Alarm_IRQHandler>:
#endif


//RTC闹钟中断服务函数
void RTC_Alarm_IRQHandler(void)
{    
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
	if(RTC_GetFlagStatus(RTC_FLAG_ALRAF)==SET)//ALARM A中断?
 8000548:	f44f 7080 	mov.w	r0, #256	; 0x100
 800054c:	f006 fb38 	bl	8006bc0 <RTC_GetFlagStatus>
 8000550:	4603      	mov	r3, r0
 8000552:	2b01      	cmp	r3, #1
 8000554:	d106      	bne.n	8000564 <RTC_Alarm_IRQHandler+0x20>
	{
		RTC_ClearFlag(RTC_FLAG_ALRAF);//清除中断标志
 8000556:	f44f 7080 	mov.w	r0, #256	; 0x100
 800055a:	f006 fb53 	bl	8006c04 <RTC_ClearFlag>
		printf("ALARM A!\r\n");
 800055e:	4804      	ldr	r0, [pc, #16]	; (8000570 <RTC_Alarm_IRQHandler+0x2c>)
 8000560:	f00a fa66 	bl	800aa30 <puts>
	}   
	EXTI_ClearITPendingBit(EXTI_Line17);	//清除中断线17的中断标志											 
 8000564:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000568:	f003 fa32 	bl	80039d0 <EXTI_ClearITPendingBit>
}
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	0801057c 	.word	0x0801057c

08000574 <RTC_WKUP_IRQHandler>:


//RTC WAKE UP中断服务函数
void RTC_WKUP_IRQHandler(void)
{    
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
	if(RTC_GetFlagStatus(RTC_FLAG_WUTF)==SET)//WK_UP中断?
 8000578:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800057c:	f006 fb20 	bl	8006bc0 <RTC_GetFlagStatus>
 8000580:	4603      	mov	r3, r0
 8000582:	2b01      	cmp	r3, #1
 8000584:	d107      	bne.n	8000596 <RTC_WKUP_IRQHandler+0x22>
	{ 
		RTC_ClearFlag(RTC_FLAG_WUTF);	//清除中断标志
 8000586:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800058a:	f006 fb3b 	bl	8006c04 <RTC_ClearFlag>
		LedRed.LedRollBack( &LedRed );
 800058e:	4b04      	ldr	r3, [pc, #16]	; (80005a0 <RTC_WKUP_IRQHandler+0x2c>)
 8000590:	69db      	ldr	r3, [r3, #28]
 8000592:	4803      	ldr	r0, [pc, #12]	; (80005a0 <RTC_WKUP_IRQHandler+0x2c>)
 8000594:	4798      	blx	r3
	}   
	EXTI_ClearITPendingBit(EXTI_Line22);//清除中断线22的中断标志								
 8000596:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800059a:	f003 fa19 	bl	80039d0 <EXTI_ClearITPendingBit>
}
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	20000db0 	.word	0x20000db0

080005a4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80005a8:	4a11      	ldr	r2, [pc, #68]	; (80005f0 <SystemInit+0x4c>)
 80005aa:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <SystemInit+0x4c>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	f043 0301 	orr.w	r3, r3, #1
 80005b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80005b4:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <SystemInit+0x4c>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80005ba:	4a0d      	ldr	r2, [pc, #52]	; (80005f0 <SystemInit+0x4c>)
 80005bc:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <SystemInit+0x4c>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80005c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005c8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80005ca:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <SystemInit+0x4c>)
 80005cc:	4a09      	ldr	r2, [pc, #36]	; (80005f4 <SystemInit+0x50>)
 80005ce:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80005d0:	4a07      	ldr	r2, [pc, #28]	; (80005f0 <SystemInit+0x4c>)
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <SystemInit+0x4c>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005da:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80005dc:	4b04      	ldr	r3, [pc, #16]	; (80005f0 <SystemInit+0x4c>)
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80005e2:	f000 f887 	bl	80006f4 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80005e6:	4b04      	ldr	r3, [pc, #16]	; (80005f8 <SystemInit+0x54>)
 80005e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005ec:	609a      	str	r2, [r3, #8]
#endif
}
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	40023800 	.word	0x40023800
 80005f4:	24003010 	.word	0x24003010
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b087      	sub	sp, #28
 8000600:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000602:	2300      	movs	r3, #0
 8000604:	613b      	str	r3, [r7, #16]
 8000606:	2300      	movs	r3, #0
 8000608:	617b      	str	r3, [r7, #20]
 800060a:	2302      	movs	r3, #2
 800060c:	60fb      	str	r3, [r7, #12]
 800060e:	2300      	movs	r3, #0
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	2302      	movs	r3, #2
 8000614:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000616:	4b32      	ldr	r3, [pc, #200]	; (80006e0 <SystemCoreClockUpdate+0xe4>)
 8000618:	689b      	ldr	r3, [r3, #8]
 800061a:	f003 030c 	and.w	r3, r3, #12
 800061e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000620:	693b      	ldr	r3, [r7, #16]
 8000622:	2b04      	cmp	r3, #4
 8000624:	d007      	beq.n	8000636 <SystemCoreClockUpdate+0x3a>
 8000626:	2b08      	cmp	r3, #8
 8000628:	d009      	beq.n	800063e <SystemCoreClockUpdate+0x42>
 800062a:	2b00      	cmp	r3, #0
 800062c:	d13f      	bne.n	80006ae <SystemCoreClockUpdate+0xb2>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800062e:	4b2d      	ldr	r3, [pc, #180]	; (80006e4 <SystemCoreClockUpdate+0xe8>)
 8000630:	4a2d      	ldr	r2, [pc, #180]	; (80006e8 <SystemCoreClockUpdate+0xec>)
 8000632:	601a      	str	r2, [r3, #0]
      break;
 8000634:	e03f      	b.n	80006b6 <SystemCoreClockUpdate+0xba>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000636:	4b2b      	ldr	r3, [pc, #172]	; (80006e4 <SystemCoreClockUpdate+0xe8>)
 8000638:	4a2c      	ldr	r2, [pc, #176]	; (80006ec <SystemCoreClockUpdate+0xf0>)
 800063a:	601a      	str	r2, [r3, #0]
      break;
 800063c:	e03b      	b.n	80006b6 <SystemCoreClockUpdate+0xba>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800063e:	4b28      	ldr	r3, [pc, #160]	; (80006e0 <SystemCoreClockUpdate+0xe4>)
 8000640:	685b      	ldr	r3, [r3, #4]
 8000642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000646:	0d9b      	lsrs	r3, r3, #22
 8000648:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800064a:	4b25      	ldr	r3, [pc, #148]	; (80006e0 <SystemCoreClockUpdate+0xe4>)
 800064c:	685b      	ldr	r3, [r3, #4]
 800064e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000652:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d00d      	beq.n	8000676 <SystemCoreClockUpdate+0x7a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800065a:	4a24      	ldr	r2, [pc, #144]	; (80006ec <SystemCoreClockUpdate+0xf0>)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000662:	4b1f      	ldr	r3, [pc, #124]	; (80006e0 <SystemCoreClockUpdate+0xe4>)
 8000664:	6859      	ldr	r1, [r3, #4]
 8000666:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800066a:	400b      	ands	r3, r1
 800066c:	099b      	lsrs	r3, r3, #6
 800066e:	fb03 f302 	mul.w	r3, r3, r2
 8000672:	617b      	str	r3, [r7, #20]
 8000674:	e00c      	b.n	8000690 <SystemCoreClockUpdate+0x94>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000676:	4a1c      	ldr	r2, [pc, #112]	; (80006e8 <SystemCoreClockUpdate+0xec>)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	fbb2 f2f3 	udiv	r2, r2, r3
 800067e:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <SystemCoreClockUpdate+0xe4>)
 8000680:	6859      	ldr	r1, [r3, #4]
 8000682:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000686:	400b      	ands	r3, r1
 8000688:	099b      	lsrs	r3, r3, #6
 800068a:	fb03 f302 	mul.w	r3, r3, r2
 800068e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000690:	4b13      	ldr	r3, [pc, #76]	; (80006e0 <SystemCoreClockUpdate+0xe4>)
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000698:	0c1b      	lsrs	r3, r3, #16
 800069a:	3301      	adds	r3, #1
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80006a0:	697a      	ldr	r2, [r7, #20]
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006a8:	4a0e      	ldr	r2, [pc, #56]	; (80006e4 <SystemCoreClockUpdate+0xe8>)
 80006aa:	6013      	str	r3, [r2, #0]
      break;
 80006ac:	e003      	b.n	80006b6 <SystemCoreClockUpdate+0xba>
    default:
      SystemCoreClock = HSI_VALUE;
 80006ae:	4b0d      	ldr	r3, [pc, #52]	; (80006e4 <SystemCoreClockUpdate+0xe8>)
 80006b0:	4a0d      	ldr	r2, [pc, #52]	; (80006e8 <SystemCoreClockUpdate+0xec>)
 80006b2:	601a      	str	r2, [r3, #0]
      break;
 80006b4:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80006b6:	4b0a      	ldr	r3, [pc, #40]	; (80006e0 <SystemCoreClockUpdate+0xe4>)
 80006b8:	689b      	ldr	r3, [r3, #8]
 80006ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80006be:	091b      	lsrs	r3, r3, #4
 80006c0:	4a0b      	ldr	r2, [pc, #44]	; (80006f0 <SystemCoreClockUpdate+0xf4>)
 80006c2:	5cd3      	ldrb	r3, [r2, r3]
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80006c8:	4b06      	ldr	r3, [pc, #24]	; (80006e4 <SystemCoreClockUpdate+0xe8>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	693b      	ldr	r3, [r7, #16]
 80006ce:	fa22 f303 	lsr.w	r3, r2, r3
 80006d2:	4a04      	ldr	r2, [pc, #16]	; (80006e4 <SystemCoreClockUpdate+0xe8>)
 80006d4:	6013      	str	r3, [r2, #0]
}
 80006d6:	371c      	adds	r7, #28
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr
 80006e0:	40023800 	.word	0x40023800
 80006e4:	20000004 	.word	0x20000004
 80006e8:	00f42400 	.word	0x00f42400
 80006ec:	007a1200 	.word	0x007a1200
 80006f0:	20000008 	.word	0x20000008

080006f4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	2300      	movs	r3, #0
 8000700:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000702:	4a35      	ldr	r2, [pc, #212]	; (80007d8 <SetSysClock+0xe4>)
 8000704:	4b34      	ldr	r3, [pc, #208]	; (80007d8 <SetSysClock+0xe4>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800070c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800070e:	4b32      	ldr	r3, [pc, #200]	; (80007d8 <SetSysClock+0xe4>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000716:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	3301      	adds	r3, #1
 800071c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d103      	bne.n	800072c <SetSysClock+0x38>
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800072a:	d1f0      	bne.n	800070e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800072c:	4b2a      	ldr	r3, [pc, #168]	; (80007d8 <SetSysClock+0xe4>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000734:	2b00      	cmp	r3, #0
 8000736:	d002      	beq.n	800073e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000738:	2301      	movs	r3, #1
 800073a:	603b      	str	r3, [r7, #0]
 800073c:	e001      	b.n	8000742 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800073e:	2300      	movs	r3, #0
 8000740:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d142      	bne.n	80007ce <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000748:	4a23      	ldr	r2, [pc, #140]	; (80007d8 <SetSysClock+0xe4>)
 800074a:	4b23      	ldr	r3, [pc, #140]	; (80007d8 <SetSysClock+0xe4>)
 800074c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000752:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000754:	4a21      	ldr	r2, [pc, #132]	; (80007dc <SetSysClock+0xe8>)
 8000756:	4b21      	ldr	r3, [pc, #132]	; (80007dc <SetSysClock+0xe8>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800075e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000760:	4a1d      	ldr	r2, [pc, #116]	; (80007d8 <SetSysClock+0xe4>)
 8000762:	4b1d      	ldr	r3, [pc, #116]	; (80007d8 <SetSysClock+0xe4>)
 8000764:	689b      	ldr	r3, [r3, #8]
 8000766:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000768:	4a1b      	ldr	r2, [pc, #108]	; (80007d8 <SetSysClock+0xe4>)
 800076a:	4b1b      	ldr	r3, [pc, #108]	; (80007d8 <SetSysClock+0xe4>)
 800076c:	689b      	ldr	r3, [r3, #8]
 800076e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000772:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000774:	4a18      	ldr	r2, [pc, #96]	; (80007d8 <SetSysClock+0xe4>)
 8000776:	4b18      	ldr	r3, [pc, #96]	; (80007d8 <SetSysClock+0xe4>)
 8000778:	689b      	ldr	r3, [r3, #8]
 800077a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800077e:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000780:	4b15      	ldr	r3, [pc, #84]	; (80007d8 <SetSysClock+0xe4>)
 8000782:	4a17      	ldr	r2, [pc, #92]	; (80007e0 <SetSysClock+0xec>)
 8000784:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000786:	4a14      	ldr	r2, [pc, #80]	; (80007d8 <SetSysClock+0xe4>)
 8000788:	4b13      	ldr	r3, [pc, #76]	; (80007d8 <SetSysClock+0xe4>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000790:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000792:	bf00      	nop
 8000794:	4b10      	ldr	r3, [pc, #64]	; (80007d8 <SetSysClock+0xe4>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800079c:	2b00      	cmp	r3, #0
 800079e:	d0f9      	beq.n	8000794 <SetSysClock+0xa0>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80007a0:	4b10      	ldr	r3, [pc, #64]	; (80007e4 <SetSysClock+0xf0>)
 80007a2:	f240 7205 	movw	r2, #1797	; 0x705
 80007a6:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80007a8:	4a0b      	ldr	r2, [pc, #44]	; (80007d8 <SetSysClock+0xe4>)
 80007aa:	4b0b      	ldr	r3, [pc, #44]	; (80007d8 <SetSysClock+0xe4>)
 80007ac:	689b      	ldr	r3, [r3, #8]
 80007ae:	f023 0303 	bic.w	r3, r3, #3
 80007b2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80007b4:	4a08      	ldr	r2, [pc, #32]	; (80007d8 <SetSysClock+0xe4>)
 80007b6:	4b08      	ldr	r3, [pc, #32]	; (80007d8 <SetSysClock+0xe4>)
 80007b8:	689b      	ldr	r3, [r3, #8]
 80007ba:	f043 0302 	orr.w	r3, r3, #2
 80007be:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80007c0:	bf00      	nop
 80007c2:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <SetSysClock+0xe4>)
 80007c4:	689b      	ldr	r3, [r3, #8]
 80007c6:	f003 030c 	and.w	r3, r3, #12
 80007ca:	2b08      	cmp	r3, #8
 80007cc:	d1f9      	bne.n	80007c2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80007ce:	370c      	adds	r7, #12
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40007000 	.word	0x40007000
 80007e0:	07405408 	.word	0x07405408
 80007e4:	40023c00 	.word	0x40023c00

080007e8 <LED_Init>:
#include "lcd.h"
#include "rtc.h"


void LED_Init( void )
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0

	LedRed.pin = LEDRED;
 80007ec:	4b1d      	ldr	r3, [pc, #116]	; (8000864 <LED_Init+0x7c>)
 80007ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007f2:	801a      	strh	r2, [r3, #0]
    LedRed.LedInit = LedInit;
 80007f4:	4b1b      	ldr	r3, [pc, #108]	; (8000864 <LED_Init+0x7c>)
 80007f6:	4a1c      	ldr	r2, [pc, #112]	; (8000868 <LED_Init+0x80>)
 80007f8:	605a      	str	r2, [r3, #4]
    LedRed.LedON = LedOn;
 80007fa:	4b1a      	ldr	r3, [pc, #104]	; (8000864 <LED_Init+0x7c>)
 80007fc:	4a1b      	ldr	r2, [pc, #108]	; (800086c <LED_Init+0x84>)
 80007fe:	609a      	str	r2, [r3, #8]
    LedRed.LedOFF = LedOff;
 8000800:	4b18      	ldr	r3, [pc, #96]	; (8000864 <LED_Init+0x7c>)
 8000802:	4a1b      	ldr	r2, [pc, #108]	; (8000870 <LED_Init+0x88>)
 8000804:	60da      	str	r2, [r3, #12]
    LedRed.SetValue = SetValue;
 8000806:	4b17      	ldr	r3, [pc, #92]	; (8000864 <LED_Init+0x7c>)
 8000808:	4a1a      	ldr	r2, [pc, #104]	; (8000874 <LED_Init+0x8c>)
 800080a:	611a      	str	r2, [r3, #16]
    LedRed.GetLedStatus = GetLedStatus;
 800080c:	4b15      	ldr	r3, [pc, #84]	; (8000864 <LED_Init+0x7c>)
 800080e:	4a1a      	ldr	r2, [pc, #104]	; (8000878 <LED_Init+0x90>)
 8000810:	615a      	str	r2, [r3, #20]
    LedRed.LedBlink = LedBlink;
 8000812:	4b14      	ldr	r3, [pc, #80]	; (8000864 <LED_Init+0x7c>)
 8000814:	4a19      	ldr	r2, [pc, #100]	; (800087c <LED_Init+0x94>)
 8000816:	619a      	str	r2, [r3, #24]
    LedRed.LedRollBack = LedRollBack;
 8000818:	4b12      	ldr	r3, [pc, #72]	; (8000864 <LED_Init+0x7c>)
 800081a:	4a19      	ldr	r2, [pc, #100]	; (8000880 <LED_Init+0x98>)
 800081c:	61da      	str	r2, [r3, #28]
	LedRed.LedInit( &LedRed );
 800081e:	4b11      	ldr	r3, [pc, #68]	; (8000864 <LED_Init+0x7c>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	4810      	ldr	r0, [pc, #64]	; (8000864 <LED_Init+0x7c>)
 8000824:	4798      	blx	r3

	LedGreen.pin = LEDGREEN;
 8000826:	4b17      	ldr	r3, [pc, #92]	; (8000884 <LED_Init+0x9c>)
 8000828:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800082c:	801a      	strh	r2, [r3, #0]
    LedGreen.LedInit = LedInit;
 800082e:	4b15      	ldr	r3, [pc, #84]	; (8000884 <LED_Init+0x9c>)
 8000830:	4a0d      	ldr	r2, [pc, #52]	; (8000868 <LED_Init+0x80>)
 8000832:	605a      	str	r2, [r3, #4]
    LedGreen.LedON = LedOn;
 8000834:	4b13      	ldr	r3, [pc, #76]	; (8000884 <LED_Init+0x9c>)
 8000836:	4a0d      	ldr	r2, [pc, #52]	; (800086c <LED_Init+0x84>)
 8000838:	609a      	str	r2, [r3, #8]
    LedGreen.LedOFF = LedOff;
 800083a:	4b12      	ldr	r3, [pc, #72]	; (8000884 <LED_Init+0x9c>)
 800083c:	4a0c      	ldr	r2, [pc, #48]	; (8000870 <LED_Init+0x88>)
 800083e:	60da      	str	r2, [r3, #12]
    LedGreen.SetValue = SetValue;
 8000840:	4b10      	ldr	r3, [pc, #64]	; (8000884 <LED_Init+0x9c>)
 8000842:	4a0c      	ldr	r2, [pc, #48]	; (8000874 <LED_Init+0x8c>)
 8000844:	611a      	str	r2, [r3, #16]
    LedGreen.GetLedStatus = GetLedStatus;
 8000846:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <LED_Init+0x9c>)
 8000848:	4a0b      	ldr	r2, [pc, #44]	; (8000878 <LED_Init+0x90>)
 800084a:	615a      	str	r2, [r3, #20]
    LedGreen.LedBlink = LedBlink;
 800084c:	4b0d      	ldr	r3, [pc, #52]	; (8000884 <LED_Init+0x9c>)
 800084e:	4a0b      	ldr	r2, [pc, #44]	; (800087c <LED_Init+0x94>)
 8000850:	619a      	str	r2, [r3, #24]
    LedGreen.LedRollBack = LedRollBack;
 8000852:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <LED_Init+0x9c>)
 8000854:	4a0a      	ldr	r2, [pc, #40]	; (8000880 <LED_Init+0x98>)
 8000856:	61da      	str	r2, [r3, #28]
	LedGreen.LedInit( &LedGreen );
 8000858:	4b0a      	ldr	r3, [pc, #40]	; (8000884 <LED_Init+0x9c>)
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	4809      	ldr	r0, [pc, #36]	; (8000884 <LED_Init+0x9c>)
 800085e:	4798      	blx	r3
	LedGreen.LedBlink = LedBlinkGreen;
	LedGreen.LedRollBack = LedBlinkGreen;
	LedGreen.LedInit( );
#endif 	
	
}
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20000db0 	.word	0x20000db0
 8000868:	08001411 	.word	0x08001411
 800086c:	080014b9 	.word	0x080014b9
 8000870:	080014d1 	.word	0x080014d1
 8000874:	08001459 	.word	0x08001459
 8000878:	08001495 	.word	0x08001495
 800087c:	080014e9 	.word	0x080014e9
 8000880:	0800151d 	.word	0x0800151d
 8000884:	20000dd0 	.word	0x20000dd0

08000888 <BEEP_INIT>:

void BEEP_INIT( void )
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
	Beep.BeepInit = BeepInit ;
 800088c:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <BEEP_INIT+0x2c>)
 800088e:	4a0a      	ldr	r2, [pc, #40]	; (80008b8 <BEEP_INIT+0x30>)
 8000890:	609a      	str	r2, [r3, #8]
	Beep.BeepOn = BeepOn ;
 8000892:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <BEEP_INIT+0x2c>)
 8000894:	4a09      	ldr	r2, [pc, #36]	; (80008bc <BEEP_INIT+0x34>)
 8000896:	60da      	str	r2, [r3, #12]
	Beep.BeepOff = BeepOff ;
 8000898:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <BEEP_INIT+0x2c>)
 800089a:	4a09      	ldr	r2, [pc, #36]	; (80008c0 <BEEP_INIT+0x38>)
 800089c:	611a      	str	r2, [r3, #16]
	Beep.BeepOnHzTime = BeepOnHzTime ;
 800089e:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <BEEP_INIT+0x2c>)
 80008a0:	4a08      	ldr	r2, [pc, #32]	; (80008c4 <BEEP_INIT+0x3c>)
 80008a2:	615a      	str	r2, [r3, #20]
	Beep.PlayMusic = PlayMusic ;
 80008a4:	4b03      	ldr	r3, [pc, #12]	; (80008b4 <BEEP_INIT+0x2c>)
 80008a6:	4a08      	ldr	r2, [pc, #32]	; (80008c8 <BEEP_INIT+0x40>)
 80008a8:	619a      	str	r2, [r3, #24]

	Beep.BeepInit( );
 80008aa:	4b02      	ldr	r3, [pc, #8]	; (80008b4 <BEEP_INIT+0x2c>)
 80008ac:	689b      	ldr	r3, [r3, #8]
 80008ae:	4798      	blx	r3
}
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	20000d94 	.word	0x20000d94
 80008b8:	08000a6d 	.word	0x08000a6d
 80008bc:	08000ab1 	.word	0x08000ab1
 80008c0:	08000ac5 	.word	0x08000ac5
 80008c4:	08000ad9 	.word	0x08000ad9
 80008c8:	08000b45 	.word	0x08000b45

080008cc <HardInit>:


void HardInit( void )
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80008d0:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80008d4:	f002 fec2 	bl	800365c <NVIC_PriorityGroupConfig>
	delay_init( 168 );
 80008d8:	20a8      	movs	r0, #168	; 0xa8
 80008da:	f000 f80f 	bl	80008fc <delay_init>
	uart_init( 115200 );
 80008de:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80008e2:	f001 f91b 	bl	8001b1c <uart_init>

	LED_Init( );
 80008e6:	f7ff ff7f 	bl	80007e8 <LED_Init>
	BEEP_INIT();
 80008ea:	f7ff ffcd 	bl	8000888 <BEEP_INIT>
	KeyPinInit( );
 80008ee:	f000 f9fb 	bl	8000ce8 <KeyPinInit>
	//IwdgStart1S( );
	//Time3InitMs( 500 );
	//PwmInit( );
//	CaptureInit( );
	//TpadInit( );
    LcdInit( );
 80008f2:	f000 fc79 	bl	80011e8 <LcdInit>
	RtcInit( );
 80008f6:	f000 ff31 	bl	800175c <RtcInit>
//	TIM14_PWM_Init(500-1,84-1);
//	Time14PwmInit_HZ( 2000 );
//	TIM5_CH1_Cap_Init(0XFFFFFFFF, 84-1);
//	PadInit( 8 );
//	FSMC_SRAM_Init( );
}
 80008fa:	bd80      	pop	{r7, pc}

080008fc <delay_init>:
static u8  fac_us=0;	
static u16 fac_ms=0;	
	

void delay_init(u8 SYSCLK)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8); 
 8000906:	f06f 0004 	mvn.w	r0, #4
 800090a:	f002 ff4f 	bl	80037ac <SysTick_CLKSourceConfig>

	fac_us=SYSCLK/8;				
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	08db      	lsrs	r3, r3, #3
 8000912:	b2da      	uxtb	r2, r3
 8000914:	4b08      	ldr	r3, [pc, #32]	; (8000938 <delay_init+0x3c>)
 8000916:	701a      	strb	r2, [r3, #0]
	fac_ms=(u16)fac_us*1000;		
 8000918:	4b07      	ldr	r3, [pc, #28]	; (8000938 <delay_init+0x3c>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	b29b      	uxth	r3, r3
 800091e:	461a      	mov	r2, r3
 8000920:	0152      	lsls	r2, r2, #5
 8000922:	1ad2      	subs	r2, r2, r3
 8000924:	0092      	lsls	r2, r2, #2
 8000926:	4413      	add	r3, r2
 8000928:	00db      	lsls	r3, r3, #3
 800092a:	b29a      	uxth	r2, r3
 800092c:	4b03      	ldr	r3, [pc, #12]	; (800093c <delay_init+0x40>)
 800092e:	801a      	strh	r2, [r3, #0]

}								    
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	20000d24 	.word	0x20000d24
 800093c:	20000d26 	.word	0x20000d26

08000940 <delay_us>:

void delay_us(u32 nus)
{		
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
	u32 temp;	    	 
	SysTick->LOAD=nus*fac_us; 				//ʱ	  		 
 8000948:	4a15      	ldr	r2, [pc, #84]	; (80009a0 <delay_us+0x60>)
 800094a:	4b16      	ldr	r3, [pc, #88]	; (80009a4 <delay_us+0x64>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	4619      	mov	r1, r3
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	fb03 f301 	mul.w	r3, r3, r1
 8000956:	6053      	str	r3, [r2, #4]
	SysTick->VAL=0x00;        				//ռ
 8000958:	4b11      	ldr	r3, [pc, #68]	; (80009a0 <delay_us+0x60>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ; //ʼ 	 
 800095e:	4a10      	ldr	r2, [pc, #64]	; (80009a0 <delay_us+0x60>)
 8000960:	4b0f      	ldr	r3, [pc, #60]	; (80009a0 <delay_us+0x60>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f043 0301 	orr.w	r3, r3, #1
 8000968:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 800096a:	4b0d      	ldr	r3, [pc, #52]	; (80009a0 <delay_us+0x60>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16)));	//ȴʱ䵽   
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	2b00      	cmp	r3, #0
 8000978:	d004      	beq.n	8000984 <delay_us+0x44>
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000980:	2b00      	cmp	r3, #0
 8000982:	d0f2      	beq.n	800096a <delay_us+0x2a>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk; //رռ
 8000984:	4a06      	ldr	r2, [pc, #24]	; (80009a0 <delay_us+0x60>)
 8000986:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <delay_us+0x60>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f023 0301 	bic.w	r3, r3, #1
 800098e:	6013      	str	r3, [r2, #0]
	SysTick->VAL =0X00;       				//ռ 
 8000990:	4b03      	ldr	r3, [pc, #12]	; (80009a0 <delay_us+0x60>)
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
}
 8000996:	3714      	adds	r7, #20
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	e000e010 	.word	0xe000e010
 80009a4:	20000d24 	.word	0x20000d24

080009a8 <delay_xms>:

void delay_xms(u16 nms)
{	 		  	  
 80009a8:	b480      	push	{r7}
 80009aa:	b085      	sub	sp, #20
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	80fb      	strh	r3, [r7, #6]
	u32 temp;		   
	SysTick->LOAD=(u32)nms*fac_ms;			//ʱ(SysTick->LOADΪ24bit)
 80009b2:	4a15      	ldr	r2, [pc, #84]	; (8000a08 <delay_xms+0x60>)
 80009b4:	88fb      	ldrh	r3, [r7, #6]
 80009b6:	4915      	ldr	r1, [pc, #84]	; (8000a0c <delay_xms+0x64>)
 80009b8:	8809      	ldrh	r1, [r1, #0]
 80009ba:	fb01 f303 	mul.w	r3, r1, r3
 80009be:	6053      	str	r3, [r2, #4]
	SysTick->VAL =0x00;           			//ռ
 80009c0:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <delay_xms+0x60>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ;          //ʼ 
 80009c6:	4a10      	ldr	r2, [pc, #64]	; (8000a08 <delay_xms+0x60>)
 80009c8:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <delay_xms+0x60>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 80009d2:	4b0d      	ldr	r3, [pc, #52]	; (8000a08 <delay_xms+0x60>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16)));	//ȴʱ䵽   
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	f003 0301 	and.w	r3, r3, #1
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d004      	beq.n	80009ec <delay_xms+0x44>
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d0f2      	beq.n	80009d2 <delay_xms+0x2a>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk;       //رռ
 80009ec:	4a06      	ldr	r2, [pc, #24]	; (8000a08 <delay_xms+0x60>)
 80009ee:	4b06      	ldr	r3, [pc, #24]	; (8000a08 <delay_xms+0x60>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	f023 0301 	bic.w	r3, r3, #1
 80009f6:	6013      	str	r3, [r2, #0]
	SysTick->VAL =0X00;     		  		//ռ	  	    
 80009f8:	4b03      	ldr	r3, [pc, #12]	; (8000a08 <delay_xms+0x60>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	609a      	str	r2, [r3, #8]
} 
 80009fe:	3714      	adds	r7, #20
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr
 8000a08:	e000e010 	.word	0xe000e010
 8000a0c:	20000d26 	.word	0x20000d26

08000a10 <delay_ms>:

void delay_ms(u16 nms)
{	 	 
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	80fb      	strh	r3, [r7, #6]
	u8 repeat=nms/540;	
 8000a1a:	88fb      	ldrh	r3, [r7, #6]
 8000a1c:	4a12      	ldr	r2, [pc, #72]	; (8000a68 <delay_ms+0x58>)
 8000a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a22:	0a5b      	lsrs	r3, r3, #9
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	73fb      	strb	r3, [r7, #15]
						
	u16 remain=nms%540;
 8000a28:	88fb      	ldrh	r3, [r7, #6]
 8000a2a:	4a0f      	ldr	r2, [pc, #60]	; (8000a68 <delay_ms+0x58>)
 8000a2c:	fba2 1203 	umull	r1, r2, r2, r3
 8000a30:	0a52      	lsrs	r2, r2, #9
 8000a32:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8000a36:	fb01 f202 	mul.w	r2, r1, r2
 8000a3a:	1a9b      	subs	r3, r3, r2
 8000a3c:	81bb      	strh	r3, [r7, #12]
	while(repeat)
 8000a3e:	e006      	b.n	8000a4e <delay_ms+0x3e>
	{
		delay_xms(540);
 8000a40:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8000a44:	f7ff ffb0 	bl	80009a8 <delay_xms>
		repeat--;
 8000a48:	7bfb      	ldrb	r3, [r7, #15]
 8000a4a:	3b01      	subs	r3, #1
 8000a4c:	73fb      	strb	r3, [r7, #15]
void delay_ms(u16 nms)
{	 	 
	u8 repeat=nms/540;	
						
	u16 remain=nms%540;
	while(repeat)
 8000a4e:	7bfb      	ldrb	r3, [r7, #15]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d1f5      	bne.n	8000a40 <delay_ms+0x30>
	{
		delay_xms(540);
		repeat--;
	}
	if(remain)delay_xms(remain);
 8000a54:	89bb      	ldrh	r3, [r7, #12]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d003      	beq.n	8000a62 <delay_ms+0x52>
 8000a5a:	89bb      	ldrh	r3, [r7, #12]
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ffa3 	bl	80009a8 <delay_xms>
} 
 8000a62:	3710      	adds	r7, #16
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	f2b9d649 	.word	0xf2b9d649

08000a6c <BeepInit>:




void BeepInit( void )
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000a72:	2020      	movs	r0, #32
 8000a74:	2101      	movs	r1, #1
 8000a76:	f004 fc6b 	bl	8005350 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = BEEPPIN;
 8000a7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a7e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000a80:	2301      	movs	r3, #1
 8000a82:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000a84:	2300      	movs	r3, #0
 8000a86:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000a88:	2303      	movs	r3, #3
 8000a8a:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000a90:	463b      	mov	r3, r7
 8000a92:	4806      	ldr	r0, [pc, #24]	; (8000aac <BeepInit+0x40>)
 8000a94:	4619      	mov	r1, r3
 8000a96:	f003 fd65 	bl	8004564 <GPIO_Init>
	
	GPIO_ResetBits(GPIOF, BEEPPIN);
 8000a9a:	4804      	ldr	r0, [pc, #16]	; (8000aac <BeepInit+0x40>)
 8000a9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa0:	f003 fe88 	bl	80047b4 <GPIO_ResetBits>
}
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40021400 	.word	0x40021400

08000ab0 <BeepOn>:

void BeepOn( void )
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
	GPIO_SetBits( GPIOF, BEEPPIN );	
 8000ab4:	4802      	ldr	r0, [pc, #8]	; (8000ac0 <BeepOn+0x10>)
 8000ab6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aba:	f003 fe6d 	bl	8004798 <GPIO_SetBits>
}
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40021400 	.word	0x40021400

08000ac4 <BeepOff>:

void BeepOff( void )
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
	GPIO_ResetBits( GPIOF, BEEPPIN );
 8000ac8:	4802      	ldr	r0, [pc, #8]	; (8000ad4 <BeepOff+0x10>)
 8000aca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ace:	f003 fe71 	bl	80047b4 <GPIO_ResetBits>
}
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	40021400 	.word	0x40021400

08000ad8 <BeepOnHzTime>:

void BeepOnHzTime( u16 hz, u32 time )
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	6039      	str	r1, [r7, #0]
 8000ae2:	80fb      	strh	r3, [r7, #6]
	u32 num = time*hz/1000 ;
 8000ae4:	88fb      	ldrh	r3, [r7, #6]
 8000ae6:	683a      	ldr	r2, [r7, #0]
 8000ae8:	fb02 f303 	mul.w	r3, r2, r3
 8000aec:	4a14      	ldr	r2, [pc, #80]	; (8000b40 <BeepOnHzTime+0x68>)
 8000aee:	fba2 2303 	umull	r2, r3, r2, r3
 8000af2:	099b      	lsrs	r3, r3, #6
 8000af4:	60fb      	str	r3, [r7, #12]
	while( num--  )
 8000af6:	e01b      	b.n	8000b30 <BeepOnHzTime+0x58>
	{
		BeepOn( );
 8000af8:	f7ff ffda 	bl	8000ab0 <BeepOn>
		delay_us( (50000/hz)*10 );
 8000afc:	88fb      	ldrh	r3, [r7, #6]
 8000afe:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000b02:	fb92 f2f3 	sdiv	r2, r2, r3
 8000b06:	4613      	mov	r3, r2
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	4413      	add	r3, r2
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff ff16 	bl	8000940 <delay_us>
		BeepOff( );
 8000b14:	f7ff ffd6 	bl	8000ac4 <BeepOff>
		delay_us( (50000/hz)*10 );
 8000b18:	88fb      	ldrh	r3, [r7, #6]
 8000b1a:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000b1e:	fb92 f2f3 	sdiv	r2, r2, r3
 8000b22:	4613      	mov	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4413      	add	r3, r2
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f7ff ff08 	bl	8000940 <delay_us>
}

void BeepOnHzTime( u16 hz, u32 time )
{
	u32 num = time*hz/1000 ;
	while( num--  )
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	1e5a      	subs	r2, r3, #1
 8000b34:	60fa      	str	r2, [r7, #12]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d1de      	bne.n	8000af8 <BeepOnHzTime+0x20>
		BeepOn( );
		delay_us( (50000/hz)*10 );
		BeepOff( );
		delay_us( (50000/hz)*10 );
	}
}
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	10624dd3 	.word	0x10624dd3

08000b44 <PlayMusic>:

void PlayMusic( void )
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
	u16 i = 0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	80fb      	strh	r3, [r7, #6]
	while(SONG_HZ[i]!=0 || SONG_TIME[i]!=0)
 8000b4e:	e00f      	b.n	8000b70 <PlayMusic+0x2c>
	{
		BeepOnHzTime(SONG_HZ[i], SONG_TIME[i]*20);
 8000b50:	88fb      	ldrh	r3, [r7, #6]
 8000b52:	4a0e      	ldr	r2, [pc, #56]	; (8000b8c <PlayMusic+0x48>)
 8000b54:	5cd3      	ldrb	r3, [r2, r3]
 8000b56:	b299      	uxth	r1, r3
 8000b58:	88fb      	ldrh	r3, [r7, #6]
 8000b5a:	4a0d      	ldr	r2, [pc, #52]	; (8000b90 <PlayMusic+0x4c>)
 8000b5c:	5cd3      	ldrb	r3, [r2, r3]
 8000b5e:	461a      	mov	r2, r3
 8000b60:	4613      	mov	r3, r2
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	4413      	add	r3, r2
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	4608      	mov	r0, r1
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	f7ff ffb4 	bl	8000ad8 <BeepOnHzTime>
}

void PlayMusic( void )
{
	u16 i = 0;
	while(SONG_HZ[i]!=0 || SONG_TIME[i]!=0)
 8000b70:	88fb      	ldrh	r3, [r7, #6]
 8000b72:	4a06      	ldr	r2, [pc, #24]	; (8000b8c <PlayMusic+0x48>)
 8000b74:	5cd3      	ldrb	r3, [r2, r3]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d1ea      	bne.n	8000b50 <PlayMusic+0xc>
 8000b7a:	88fb      	ldrh	r3, [r7, #6]
 8000b7c:	4a04      	ldr	r2, [pc, #16]	; (8000b90 <PlayMusic+0x4c>)
 8000b7e:	5cd3      	ldrb	r3, [r2, r3]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d1e5      	bne.n	8000b50 <PlayMusic+0xc>
	{
		BeepOnHzTime(SONG_HZ[i], SONG_TIME[i]*20);
	}
}
 8000b84:	3708      	adds	r7, #8
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000018 	.word	0x20000018
 8000b90:	20000034 	.word	0x20000034

08000b94 <CapturePinInit>:
//=3: CaptureTimeout
//u8  CaptureStatus = 0; 


void CapturePinInit( void )
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE); 
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	f004 fbd7 	bl	8005350 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0; //GPIOA0
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用功能
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz; //速度 100MHz
 8000baa:	2303      	movs	r3, #3
 8000bac:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //推挽复用输出
 8000bae:	2300      	movs	r3, #0
 8000bb0:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN; //下拉
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA,&GPIO_InitStructure); 
 8000bb6:	463b      	mov	r3, r7
 8000bb8:	4805      	ldr	r0, [pc, #20]	; (8000bd0 <CapturePinInit+0x3c>)
 8000bba:	4619      	mov	r1, r3
 8000bbc:	f003 fcd2 	bl	8004564 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA,GPIO_PinSource0,GPIO_AF_TIM5); //PA0 复用位定时器 5
 8000bc0:	4803      	ldr	r0, [pc, #12]	; (8000bd0 <CapturePinInit+0x3c>)
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2202      	movs	r2, #2
 8000bc6:	f003 fe3b 	bl	8004840 <GPIO_PinAFConfig>
}
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40020000 	.word	0x40020000

08000bd4 <CaptureTimeInit1us>:

void CaptureTimeInit1us( u32 per )
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5,ENABLE); 
 8000bdc:	2008      	movs	r0, #8
 8000bde:	2101      	movs	r1, #1
 8000be0:	f004 fc10 	bl	8005404 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructure.TIM_Prescaler = CAPTUREHZ-1; //定时器分频
 8000be4:	2353      	movs	r3, #83	; 0x53
 8000be6:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up; //向上计数模式
 8000be8:	2300      	movs	r3, #0
 8000bea:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Period = per-1; //per+1; //自动重装载值
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	3b01      	subs	r3, #1
 8000bf0:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1; 
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM5,&TIM_TimeBaseStructure);
 8000bf6:	f107 030c 	add.w	r3, r7, #12
 8000bfa:	4803      	ldr	r0, [pc, #12]	; (8000c08 <CaptureTimeInit1us+0x34>)
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	f006 fa2f 	bl	8007060 <TIM_TimeBaseInit>
}
 8000c02:	3718      	adds	r7, #24
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40000c00 	.word	0x40000c00

08000c0c <CaptureInterruptInit>:

void CaptureInterruptInit( void )
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;

	TIM_ITConfig(TIM5,TIM_IT_Update|TIM_IT_CC1,ENABLE);//允许更新和捕获中断
 8000c12:	480a      	ldr	r0, [pc, #40]	; (8000c3c <CaptureInterruptInit+0x30>)
 8000c14:	2103      	movs	r1, #3
 8000c16:	2201      	movs	r2, #1
 8000c18:	f007 fb6e 	bl	80082f8 <TIM_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 8000c1c:	2332      	movs	r3, #50	; 0x32
 8000c1e:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=2;//抢占优先级 2
 8000c20:	2302      	movs	r3, #2
 8000c22:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =0;//响应优先级 0
 8000c24:	2300      	movs	r3, #0
 8000c26:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; //IRQ 通道使能
 8000c28:	2301      	movs	r3, #1
 8000c2a:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f002 fd26 	bl	8003680 <NVIC_Init>
}
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40000c00 	.word	0x40000c00

08000c40 <CaptureInit>:

void CaptureInit( void )
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
	CapturePinInit( );
 8000c46:	f7ff ffa5 	bl	8000b94 <CapturePinInit>
	CaptureTimeInit1us( CAPTURENUM );
 8000c4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c4e:	f7ff ffc1 	bl	8000bd4 <CaptureTimeInit1us>

	TIM_ICInitTypeDef TIM5_ICInitStructure;

	TIM5_ICInitStructure.TIM_Channel = TIM_Channel_1; //选择输入端 IC1 映射到 TI1 上
 8000c52:	2300      	movs	r3, #0
 8000c54:	80bb      	strh	r3, [r7, #4]
	TIM5_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_Rising; //上升沿捕获
 8000c56:	2300      	movs	r3, #0
 8000c58:	80fb      	strh	r3, [r7, #6]
	TIM5_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI; //映射到 TI1 上
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	813b      	strh	r3, [r7, #8]
	TIM5_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1; //配置输入分频,不分频
 8000c5e:	2300      	movs	r3, #0
 8000c60:	817b      	strh	r3, [r7, #10]
	TIM5_ICInitStructure.TIM_ICFilter = 0x00;//IC1F=0000 配置输入滤波器 不滤波
 8000c62:	2300      	movs	r3, #0
 8000c64:	81bb      	strh	r3, [r7, #12]
	TIM_ICInit(TIM5, &TIM5_ICInitStructure);
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	4804      	ldr	r0, [pc, #16]	; (8000c7c <CaptureInit+0x3c>)
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	f007 f92c 	bl	8007ec8 <TIM_ICInit>

	CaptureInterruptInit( );
 8000c70:	f7ff ffcc 	bl	8000c0c <CaptureInterruptInit>
}
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40000c00 	.word	0x40000c00

08000c80 <CaptureStart>:

void CaptureStart( void )
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM5, ENABLE ); //使能定时器 5
 8000c84:	4802      	ldr	r0, [pc, #8]	; (8000c90 <CaptureStart+0x10>)
 8000c86:	2101      	movs	r1, #1
 8000c88:	f006 fb6c 	bl	8007364 <TIM_Cmd>
	//CaptureStatus = CAPTURESTART;

}
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40000c00 	.word	0x40000c00

08000c94 <CaptureStop>:

void CaptureStop( void )
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM5, DISABLE ); //定时器 5
 8000c98:	4803      	ldr	r0, [pc, #12]	; (8000ca8 <CaptureStop+0x14>)
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	f006 fb62 	bl	8007364 <TIM_Cmd>
	CaptureStatus = CAPTUREFINSH;
 8000ca0:	4b02      	ldr	r3, [pc, #8]	; (8000cac <CaptureStop+0x18>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	701a      	strb	r2, [r3, #0]
}
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40000c00 	.word	0x40000c00
 8000cac:	20000d0c 	.word	0x20000d0c

08000cb0 <CaptureGetValue>:

u32 CaptureGetValue( void )
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
    u32 temp = TIM_GetCapture1(TIM5);
 8000cb6:	4804      	ldr	r0, [pc, #16]	; (8000cc8 <CaptureGetValue+0x18>)
 8000cb8:	f007 f9ce 	bl	8008058 <TIM_GetCapture1>
 8000cbc:	6078      	str	r0, [r7, #4]
	return temp;
 8000cbe:	687b      	ldr	r3, [r7, #4]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40000c00 	.word	0x40000c00

08000ccc <CaptureClacTime>:
	return tmp;
}
#endif

u32 CaptureClacTime( u32 num )
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	//u32 tmp = (CaptureCount*CAPTURENUM + num);  //使用CaptureCount就出问题，不知道原因。
	u32 tmp = num;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	60fb      	str	r3, [r7, #12]
	return tmp;
 8000cd8:	68fb      	ldr	r3, [r7, #12]
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3714      	adds	r7, #20
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <KeyPinInit>:
#include "stm32f4xx_rcc.h"
#include "delay.h"


void KeyPinInit( void )
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE | RCC_AHB1Periph_GPIOA, ENABLE);
 8000cee:	2011      	movs	r0, #17
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	f004 fb2d 	bl	8005350 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = PINKEY0|PINKEY1|PINKEY2;
 8000cf6:	231c      	movs	r3, #28
 8000cf8:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 8000d06:	463b      	mov	r3, r7
 8000d08:	4809      	ldr	r0, [pc, #36]	; (8000d30 <KeyPinInit+0x48>)
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	f003 fc2a 	bl	8004564 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PINKEYWK;
 8000d10:	2301      	movs	r3, #1
 8000d12:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000d14:	2300      	movs	r3, #0
 8000d16:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000d18:	2303      	movs	r3, #3
 8000d1a:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000d20:	463b      	mov	r3, r7
 8000d22:	4804      	ldr	r0, [pc, #16]	; (8000d34 <KeyPinInit+0x4c>)
 8000d24:	4619      	mov	r1, r3
 8000d26:	f003 fc1d 	bl	8004564 <GPIO_Init>

}
 8000d2a:	3708      	adds	r7, #8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40021000 	.word	0x40021000
 8000d34:	40020000 	.word	0x40020000

08000d38 <GetKeyStatus>:


s8 GetKeyStatus( u8 pin )
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	71fb      	strb	r3, [r7, #7]
	switch (pin)
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	2b03      	cmp	r3, #3
 8000d46:	d827      	bhi.n	8000d98 <GetKeyStatus+0x60>
 8000d48:	a201      	add	r2, pc, #4	; (adr r2, 8000d50 <GetKeyStatus+0x18>)
 8000d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d4e:	bf00      	nop
 8000d50:	08000d61 	.word	0x08000d61
 8000d54:	08000d6f 	.word	0x08000d6f
 8000d58:	08000d7d 	.word	0x08000d7d
 8000d5c:	08000d8b 	.word	0x08000d8b
	{
		case KEY0:
			return GPIO_ReadInputDataBit( GPIOE, PINKEY0 );
 8000d60:	4810      	ldr	r0, [pc, #64]	; (8000da4 <GetKeyStatus+0x6c>)
 8000d62:	2110      	movs	r1, #16
 8000d64:	f003 fcc8 	bl	80046f8 <GPIO_ReadInputDataBit>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	e015      	b.n	8000d9a <GetKeyStatus+0x62>
			break;
		case KEY1:
			return GPIO_ReadInputDataBit( GPIOE, PINKEY1 );
 8000d6e:	480d      	ldr	r0, [pc, #52]	; (8000da4 <GetKeyStatus+0x6c>)
 8000d70:	2108      	movs	r1, #8
 8000d72:	f003 fcc1 	bl	80046f8 <GPIO_ReadInputDataBit>
 8000d76:	4603      	mov	r3, r0
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	e00e      	b.n	8000d9a <GetKeyStatus+0x62>
			break;
		case KEY2:
			return GPIO_ReadInputDataBit( GPIOE, PINKEY2 );
 8000d7c:	4809      	ldr	r0, [pc, #36]	; (8000da4 <GetKeyStatus+0x6c>)
 8000d7e:	2104      	movs	r1, #4
 8000d80:	f003 fcba 	bl	80046f8 <GPIO_ReadInputDataBit>
 8000d84:	4603      	mov	r3, r0
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	e007      	b.n	8000d9a <GetKeyStatus+0x62>
			break;
		case KEYWK:
			return GPIO_ReadInputDataBit( GPIOA, PINKEYWK );
 8000d8a:	4807      	ldr	r0, [pc, #28]	; (8000da8 <GetKeyStatus+0x70>)
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	f003 fcb3 	bl	80046f8 <GPIO_ReadInputDataBit>
 8000d92:	4603      	mov	r3, r0
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	e000      	b.n	8000d9a <GetKeyStatus+0x62>
			break;
		default:
			return -1;
 8000d98:	23ff      	movs	r3, #255	; 0xff
 8000d9a:	b25b      	sxtb	r3, r3
	}
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	40021000 	.word	0x40021000
 8000da8:	40020000 	.word	0x40020000

08000dac <WhichKeyPress>:

u8 WhichKeyPress( void )
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
	while(1)
	{
		if( KEY0PRESS == GetKeyStatus( KEY0 ) )
 8000db0:	2000      	movs	r0, #0
 8000db2:	f7ff ffc1 	bl	8000d38 <GetKeyStatus>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d10a      	bne.n	8000dd2 <WhichKeyPress+0x26>
		{
			delay_ms(100);
 8000dbc:	2064      	movs	r0, #100	; 0x64
 8000dbe:	f7ff fe27 	bl	8000a10 <delay_ms>
			if( KEY0PRESS == GetKeyStatus( KEY0 ) )
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	f7ff ffb8 	bl	8000d38 <GetKeyStatus>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d101      	bne.n	8000dd2 <WhichKeyPress+0x26>
				return KEY0;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e033      	b.n	8000e3a <WhichKeyPress+0x8e>
		}

		if( KEY1PRESS == GetKeyStatus( KEY1 ) )
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	f7ff ffb0 	bl	8000d38 <GetKeyStatus>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d10a      	bne.n	8000df4 <WhichKeyPress+0x48>
		{
			delay_ms(100);
 8000dde:	2064      	movs	r0, #100	; 0x64
 8000de0:	f7ff fe16 	bl	8000a10 <delay_ms>
			if( KEY1PRESS == GetKeyStatus( KEY1 ) )
 8000de4:	2001      	movs	r0, #1
 8000de6:	f7ff ffa7 	bl	8000d38 <GetKeyStatus>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d101      	bne.n	8000df4 <WhichKeyPress+0x48>
				return KEY1;
 8000df0:	2301      	movs	r3, #1
 8000df2:	e022      	b.n	8000e3a <WhichKeyPress+0x8e>
		}

		if( KEY2PRESS == GetKeyStatus( KEY2 ) )
 8000df4:	2002      	movs	r0, #2
 8000df6:	f7ff ff9f 	bl	8000d38 <GetKeyStatus>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d10a      	bne.n	8000e16 <WhichKeyPress+0x6a>
		{
			delay_ms(100);
 8000e00:	2064      	movs	r0, #100	; 0x64
 8000e02:	f7ff fe05 	bl	8000a10 <delay_ms>
			if( KEY0PRESS == GetKeyStatus( KEY2 ) )
 8000e06:	2002      	movs	r0, #2
 8000e08:	f7ff ff96 	bl	8000d38 <GetKeyStatus>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d101      	bne.n	8000e16 <WhichKeyPress+0x6a>
				return KEY2;
 8000e12:	2302      	movs	r3, #2
 8000e14:	e011      	b.n	8000e3a <WhichKeyPress+0x8e>
		}

		if( KEYWKPRESS == GetKeyStatus( KEYWK ) )
 8000e16:	2003      	movs	r0, #3
 8000e18:	f7ff ff8e 	bl	8000d38 <GetKeyStatus>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d10a      	bne.n	8000e38 <WhichKeyPress+0x8c>
		{
			delay_ms(100);
 8000e22:	2064      	movs	r0, #100	; 0x64
 8000e24:	f7ff fdf4 	bl	8000a10 <delay_ms>
			if( KEYWKPRESS == GetKeyStatus( KEYWK ) )
 8000e28:	2003      	movs	r0, #3
 8000e2a:	f7ff ff85 	bl	8000d38 <GetKeyStatus>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d101      	bne.n	8000e38 <WhichKeyPress+0x8c>
				return KEYWK;
 8000e34:	2303      	movs	r3, #3
 8000e36:	e000      	b.n	8000e3a <WhichKeyPress+0x8e>
		}

	}
 8000e38:	e7ba      	b.n	8000db0 <WhichKeyPress+0x4>
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop

08000e40 <KeyTest>:


void KeyTest( KEYTEST pFun )
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
	KEYTEST  KeyTestHandle = pFun;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	60fb      	str	r3, [r7, #12]
	KeyTestHandle( WhichKeyPress() );
 8000e4c:	f7ff ffae 	bl	8000dac <WhichKeyPress>
 8000e50:	4603      	mov	r3, r0
 8000e52:	461a      	mov	r2, r3
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	4610      	mov	r0, r2
 8000e58:	4798      	blx	r3
}
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <KeyExtiInit>:

void KeyExtiInit( void )
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;

	KeyPinInit( );
 8000e66:	f7ff ff3f 	bl	8000ce8 <KeyPinInit>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8000e6a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000e6e:	2101      	movs	r1, #1
 8000e70:	f004 fae6 	bl	8005440 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource2);//PE2 连接线 2
 8000e74:	2004      	movs	r0, #4
 8000e76:	2102      	movs	r1, #2
 8000e78:	f005 ff9a 	bl	8006db0 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource3);//PE3 连接线 3
 8000e7c:	2004      	movs	r0, #4
 8000e7e:	2103      	movs	r1, #3
 8000e80:	f005 ff96 	bl	8006db0 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource4);//PE4 连接线 4
 8000e84:	2004      	movs	r0, #4
 8000e86:	2104      	movs	r1, #4
 8000e88:	f005 ff92 	bl	8006db0 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource0);
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	2100      	movs	r1, #0
 8000e90:	f005 ff8e 	bl	8006db0 <SYSCFG_EXTILineConfig>

	/* 配置 EXTI_Line0 */
	EXTI_InitStructure.EXTI_Line = EXTI_Line0;//LINE0
 8000e94:	2301      	movs	r3, #1
 8000e96:	607b      	str	r3, [r7, #4]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;//中断事件
 8000e98:	2300      	movs	r3, #0
 8000e9a:	723b      	strb	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising; //上升沿触发
 8000e9c:	2308      	movs	r3, #8
 8000e9e:	727b      	strb	r3, [r7, #9]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;//使能 LINE0
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	72bb      	strb	r3, [r7, #10]
	EXTI_Init(&EXTI_InitStructure);
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f002 fcb6 	bl	8003818 <EXTI_Init>

	/* 配置 EXTI_Line2,3,4 */
	EXTI_InitStructure.EXTI_Line = EXTI_Line2 | EXTI_Line3 | EXTI_Line4;
 8000eac:	231c      	movs	r3, #28
 8000eae:	607b      	str	r3, [r7, #4]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;//中断事件
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	723b      	strb	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling; //下降沿触发
 8000eb4:	230c      	movs	r3, #12
 8000eb6:	727b      	strb	r3, [r7, #9]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;//中断线使能
 8000eb8:	2301      	movs	r3, #1
 8000eba:	72bb      	strb	r3, [r7, #10]
	EXTI_Init(&EXTI_InitStructure);//配置
 8000ebc:	1d3b      	adds	r3, r7, #4
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f002 fcaa 	bl	8003818 <EXTI_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;//外部中断 0
 8000ec4:	2306      	movs	r3, #6
 8000ec6:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00;//抢占优先级 0
 8000ec8:	2300      	movs	r3, #0
 8000eca:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02;//响应优先级 2
 8000ecc:	2302      	movs	r3, #2
 8000ece:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;//使能外部中断通道
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);//配置 NVIC
 8000ed4:	f107 030c 	add.w	r3, r7, #12
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f002 fbd1 	bl	8003680 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI2_IRQn;//外部中断 2
 8000ede:	2308      	movs	r3, #8
 8000ee0:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x03;//抢占优先级 3
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02;//响应优先级 2
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;//使能外部中断通道
 8000eea:	2301      	movs	r3, #1
 8000eec:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 8000eee:	f107 030c 	add.w	r3, r7, #12
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f002 fbc4 	bl	8003680 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI3_IRQn;//外部中断 3
 8000ef8:	2309      	movs	r3, #9
 8000efa:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02;//抢占优先级 2
 8000efc:	2302      	movs	r3, #2
 8000efe:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02;//响应优先级 2
 8000f00:	2302      	movs	r3, #2
 8000f02:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;//使能外部中断通道
 8000f04:	2301      	movs	r3, #1
 8000f06:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);//配置 NVIC
 8000f08:	f107 030c 	add.w	r3, r7, #12
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f002 fbb7 	bl	8003680 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI4_IRQn;//外部中断 4
 8000f12:	230a      	movs	r3, #10
 8000f14:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x01;//抢占优先级 1
 8000f16:	2301      	movs	r3, #1
 8000f18:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02;//响应优先级 2
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;//使能外部中断通道
 8000f1e:	2301      	movs	r3, #1
 8000f20:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);//配置 NVIC 
 8000f22:	f107 030c 	add.w	r3, r7, #12
 8000f26:	4618      	mov	r0, r3
 8000f28:	f002 fbaa 	bl	8003680 <NVIC_Init>

}
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop

08000f34 <LcdGPIOCfg>:
};

#define  LCDMODULELEN	(sizeof(LcdModule)/sizeof(LcdModule[0]))

static void LcdGPIOCfg( void )
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB|RCC_AHB1Periph_GPIOD|RCC_AHB1Periph_GPIOE|RCC_AHB1Periph_GPIOF|RCC_AHB1Periph_GPIOG, ENABLE);
 8000f3a:	207a      	movs	r0, #122	; 0x7a
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	f004 fa07 	bl	8005350 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;//PB15 推挽输出,控制背光
 8000f42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f46:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//普通输出模式
 8000f48:	2301      	movs	r3, #1
 8000f4a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;//100MHz
 8000f50:	2302      	movs	r3, #2
 8000f52:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000f54:	2301      	movs	r3, #1
 8000f56:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);//初始化 //PB15 推挽输出,控制背光
 8000f58:	463b      	mov	r3, r7
 8000f5a:	4855      	ldr	r0, [pc, #340]	; (80010b0 <LcdGPIOCfg+0x17c>)
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	f003 fb01 	bl	8004564 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = (3<<0)|(3<<4)|(7<<8)|(3<<14);//PD0,1,4,5,8,9,10,14,15 AF OUT
 8000f62:	f24c 7333 	movw	r3, #50995	; 0xc733
 8000f66:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用输出
 8000f68:	2302      	movs	r3, #2
 8000f6a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000f70:	2303      	movs	r3, #3
 8000f72:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000f74:	2301      	movs	r3, #1
 8000f76:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOD, &GPIO_InitStructure);//初始化
 8000f78:	463b      	mov	r3, r7
 8000f7a:	484e      	ldr	r0, [pc, #312]	; (80010b4 <LcdGPIOCfg+0x180>)
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f003 faf1 	bl	8004564 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = (0X1FF<<7);//PE7~15,AF OUT
 8000f82:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000f86:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用输出
 8000f88:	2302      	movs	r3, #2
 8000f8a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000f90:	2303      	movs	r3, #3
 8000f92:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000f94:	2301      	movs	r3, #1
 8000f96:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOE, &GPIO_InitStructure);//初始化
 8000f98:	463b      	mov	r3, r7
 8000f9a:	4847      	ldr	r0, [pc, #284]	; (80010b8 <LcdGPIOCfg+0x184>)
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f003 fae1 	bl	8004564 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;//PF12,FSMC_A6
 8000fa2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fa6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用输出
 8000fa8:	2302      	movs	r3, #2
 8000faa:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 8000fac:	2300      	movs	r3, #0
 8000fae:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF, &GPIO_InitStructure);//初始化
 8000fb8:	463b      	mov	r3, r7
 8000fba:	4840      	ldr	r0, [pc, #256]	; (80010bc <LcdGPIOCfg+0x188>)
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	f003 fad1 	bl	8004564 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;//PF12,FSMC_A6
 8000fc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fc6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用输出
 8000fc8:	2302      	movs	r3, #2
 8000fca:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 8000fcc:	2300      	movs	r3, #0
 8000fce:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOG, &GPIO_InitStructure);//初始化
 8000fd8:	463b      	mov	r3, r7
 8000fda:	4839      	ldr	r0, [pc, #228]	; (80010c0 <LcdGPIOCfg+0x18c>)
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f003 fac1 	bl	8004564 <GPIO_Init>

	GPIO_PinAFConfig(GPIOD,GPIO_PinSource0,GPIO_AF_FSMC);//PD0,AF12
 8000fe2:	4834      	ldr	r0, [pc, #208]	; (80010b4 <LcdGPIOCfg+0x180>)
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	220c      	movs	r2, #12
 8000fe8:	f003 fc2a 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource1,GPIO_AF_FSMC);//PD1,AF12
 8000fec:	4831      	ldr	r0, [pc, #196]	; (80010b4 <LcdGPIOCfg+0x180>)
 8000fee:	2101      	movs	r1, #1
 8000ff0:	220c      	movs	r2, #12
 8000ff2:	f003 fc25 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource4,GPIO_AF_FSMC);
 8000ff6:	482f      	ldr	r0, [pc, #188]	; (80010b4 <LcdGPIOCfg+0x180>)
 8000ff8:	2104      	movs	r1, #4
 8000ffa:	220c      	movs	r2, #12
 8000ffc:	f003 fc20 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource5,GPIO_AF_FSMC);
 8001000:	482c      	ldr	r0, [pc, #176]	; (80010b4 <LcdGPIOCfg+0x180>)
 8001002:	2105      	movs	r1, #5
 8001004:	220c      	movs	r2, #12
 8001006:	f003 fc1b 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource8,GPIO_AF_FSMC);
 800100a:	482a      	ldr	r0, [pc, #168]	; (80010b4 <LcdGPIOCfg+0x180>)
 800100c:	2108      	movs	r1, #8
 800100e:	220c      	movs	r2, #12
 8001010:	f003 fc16 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource9,GPIO_AF_FSMC);
 8001014:	4827      	ldr	r0, [pc, #156]	; (80010b4 <LcdGPIOCfg+0x180>)
 8001016:	2109      	movs	r1, #9
 8001018:	220c      	movs	r2, #12
 800101a:	f003 fc11 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource10,GPIO_AF_FSMC);
 800101e:	4825      	ldr	r0, [pc, #148]	; (80010b4 <LcdGPIOCfg+0x180>)
 8001020:	210a      	movs	r1, #10
 8001022:	220c      	movs	r2, #12
 8001024:	f003 fc0c 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource14,GPIO_AF_FSMC);
 8001028:	4822      	ldr	r0, [pc, #136]	; (80010b4 <LcdGPIOCfg+0x180>)
 800102a:	210e      	movs	r1, #14
 800102c:	220c      	movs	r2, #12
 800102e:	f003 fc07 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource15,GPIO_AF_FSMC);//PD15,AF12
 8001032:	4820      	ldr	r0, [pc, #128]	; (80010b4 <LcdGPIOCfg+0x180>)
 8001034:	210f      	movs	r1, #15
 8001036:	220c      	movs	r2, #12
 8001038:	f003 fc02 	bl	8004840 <GPIO_PinAFConfig>

	GPIO_PinAFConfig(GPIOE,GPIO_PinSource7,GPIO_AF_FSMC);//PE7,AF12
 800103c:	481e      	ldr	r0, [pc, #120]	; (80010b8 <LcdGPIOCfg+0x184>)
 800103e:	2107      	movs	r1, #7
 8001040:	220c      	movs	r2, #12
 8001042:	f003 fbfd 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource8,GPIO_AF_FSMC);
 8001046:	481c      	ldr	r0, [pc, #112]	; (80010b8 <LcdGPIOCfg+0x184>)
 8001048:	2108      	movs	r1, #8
 800104a:	220c      	movs	r2, #12
 800104c:	f003 fbf8 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource9,GPIO_AF_FSMC);
 8001050:	4819      	ldr	r0, [pc, #100]	; (80010b8 <LcdGPIOCfg+0x184>)
 8001052:	2109      	movs	r1, #9
 8001054:	220c      	movs	r2, #12
 8001056:	f003 fbf3 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource10,GPIO_AF_FSMC);
 800105a:	4817      	ldr	r0, [pc, #92]	; (80010b8 <LcdGPIOCfg+0x184>)
 800105c:	210a      	movs	r1, #10
 800105e:	220c      	movs	r2, #12
 8001060:	f003 fbee 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource11,GPIO_AF_FSMC);
 8001064:	4814      	ldr	r0, [pc, #80]	; (80010b8 <LcdGPIOCfg+0x184>)
 8001066:	210b      	movs	r1, #11
 8001068:	220c      	movs	r2, #12
 800106a:	f003 fbe9 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource12,GPIO_AF_FSMC);
 800106e:	4812      	ldr	r0, [pc, #72]	; (80010b8 <LcdGPIOCfg+0x184>)
 8001070:	210c      	movs	r1, #12
 8001072:	220c      	movs	r2, #12
 8001074:	f003 fbe4 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource13,GPIO_AF_FSMC);
 8001078:	480f      	ldr	r0, [pc, #60]	; (80010b8 <LcdGPIOCfg+0x184>)
 800107a:	210d      	movs	r1, #13
 800107c:	220c      	movs	r2, #12
 800107e:	f003 fbdf 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource14,GPIO_AF_FSMC);
 8001082:	480d      	ldr	r0, [pc, #52]	; (80010b8 <LcdGPIOCfg+0x184>)
 8001084:	210e      	movs	r1, #14
 8001086:	220c      	movs	r2, #12
 8001088:	f003 fbda 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE,GPIO_PinSource15,GPIO_AF_FSMC);//PE15,AF12
 800108c:	480a      	ldr	r0, [pc, #40]	; (80010b8 <LcdGPIOCfg+0x184>)
 800108e:	210f      	movs	r1, #15
 8001090:	220c      	movs	r2, #12
 8001092:	f003 fbd5 	bl	8004840 <GPIO_PinAFConfig>

	GPIO_PinAFConfig(GPIOF,GPIO_PinSource12,GPIO_AF_FSMC);//PF12,AF12
 8001096:	4809      	ldr	r0, [pc, #36]	; (80010bc <LcdGPIOCfg+0x188>)
 8001098:	210c      	movs	r1, #12
 800109a:	220c      	movs	r2, #12
 800109c:	f003 fbd0 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOG,GPIO_PinSource12,GPIO_AF_FSMC);
 80010a0:	4807      	ldr	r0, [pc, #28]	; (80010c0 <LcdGPIOCfg+0x18c>)
 80010a2:	210c      	movs	r1, #12
 80010a4:	220c      	movs	r2, #12
 80010a6:	f003 fbcb 	bl	8004840 <GPIO_PinAFConfig>
}
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40020400 	.word	0x40020400
 80010b4:	40020c00 	.word	0x40020c00
 80010b8:	40021000 	.word	0x40021000
 80010bc:	40021400 	.word	0x40021400
 80010c0:	40021800 	.word	0x40021800

080010c4 <LcdFSMCCfg>:

static void LcdFSMCCfg( void )
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b09e      	sub	sp, #120	; 0x78
 80010c8:	af00      	add	r7, sp, #0
	FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
	FSMC_NORSRAMTimingInitTypeDef  readWriteTiming;
	FSMC_NORSRAMTimingInitTypeDef  writeTiming;

	RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC,ENABLE);
 80010ca:	2001      	movs	r0, #1
 80010cc:	2101      	movs	r1, #1
 80010ce:	f004 f97b 	bl	80053c8 <RCC_AHB3PeriphClockCmd>

	readWriteTiming.FSMC_AddressSetupTime = 0XF;	 //地址建立时间（ADDSET）为16个HCLK 1/168M=6ns*16=96ns
 80010d2:	230f      	movs	r3, #15
 80010d4:	623b      	str	r3, [r7, #32]
	readWriteTiming.FSMC_AddressHoldTime = 0x00;	 //地址保持时间（ADDHLD）模式A未用到
 80010d6:	2300      	movs	r3, #0
 80010d8:	627b      	str	r3, [r7, #36]	; 0x24
	readWriteTiming.FSMC_DataSetupTime = 60;			//数据保存时间为60个HCLK	=6*60=360ns
 80010da:	233c      	movs	r3, #60	; 0x3c
 80010dc:	62bb      	str	r3, [r7, #40]	; 0x28
	readWriteTiming.FSMC_BusTurnAroundDuration = 0x00;
 80010de:	2300      	movs	r3, #0
 80010e0:	62fb      	str	r3, [r7, #44]	; 0x2c
	readWriteTiming.FSMC_CLKDivision = 0x00;
 80010e2:	2300      	movs	r3, #0
 80010e4:	633b      	str	r3, [r7, #48]	; 0x30
	readWriteTiming.FSMC_DataLatency = 0x00;
 80010e6:	2300      	movs	r3, #0
 80010e8:	637b      	str	r3, [r7, #52]	; 0x34
	readWriteTiming.FSMC_AccessMode = FSMC_AccessMode_A;	 //模式A
 80010ea:	2300      	movs	r3, #0
 80010ec:	63bb      	str	r3, [r7, #56]	; 0x38

	writeTiming.FSMC_AddressSetupTime =9;	      //地址建立时间（ADDSET）为9个HCLK =54ns
 80010ee:	2309      	movs	r3, #9
 80010f0:	607b      	str	r3, [r7, #4]
	writeTiming.FSMC_AddressHoldTime = 0x00;	 //地址保持时间（A
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
	writeTiming.FSMC_DataSetupTime = 8;		 //数据保存时间为6ns*9个HCLK=54ns
 80010f6:	2308      	movs	r3, #8
 80010f8:	60fb      	str	r3, [r7, #12]
	writeTiming.FSMC_BusTurnAroundDuration = 0x00;
 80010fa:	2300      	movs	r3, #0
 80010fc:	613b      	str	r3, [r7, #16]
	writeTiming.FSMC_CLKDivision = 0x00;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
	writeTiming.FSMC_DataLatency = 0x00;
 8001102:	2300      	movs	r3, #0
 8001104:	61bb      	str	r3, [r7, #24]
	writeTiming.FSMC_AccessMode = FSMC_AccessMode_A;	 //模式A
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]

	FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM4;//  这里我们使用NE4 ，也就对应BTCR[6],[7]。
 800110a:	2306      	movs	r3, #6
 800110c:	63fb      	str	r3, [r7, #60]	; 0x3c
	FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable; // 不复用数据地址
 800110e:	2300      	movs	r3, #0
 8001110:	643b      	str	r3, [r7, #64]	; 0x40
	FSMC_NORSRAMInitStructure.FSMC_MemoryType =FSMC_MemoryType_SRAM;// FSMC_MemoryType_SRAM;  //SRAM
 8001112:	2300      	movs	r3, #0
 8001114:	647b      	str	r3, [r7, #68]	; 0x44
	FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;//存储器数据宽度为16bit
 8001116:	2310      	movs	r3, #16
 8001118:	64bb      	str	r3, [r7, #72]	; 0x48
	FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode =FSMC_BurstAccessMode_Disable;// FSMC_BurstAccessMode_Disable;
 800111a:	2300      	movs	r3, #0
 800111c:	64fb      	str	r3, [r7, #76]	; 0x4c
	FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 800111e:	2300      	movs	r3, #0
 8001120:	657b      	str	r3, [r7, #84]	; 0x54
	FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait=FSMC_AsynchronousWait_Disable;
 8001122:	2300      	movs	r3, #0
 8001124:	653b      	str	r3, [r7, #80]	; 0x50
	FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;
 8001126:	2300      	movs	r3, #0
 8001128:	65bb      	str	r3, [r7, #88]	; 0x58
	FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 800112a:	2300      	movs	r3, #0
 800112c:	65fb      	str	r3, [r7, #92]	; 0x5c
	FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;	//  存储器写使能
 800112e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001132:	663b      	str	r3, [r7, #96]	; 0x60
	FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;
 8001134:	2300      	movs	r3, #0
 8001136:	667b      	str	r3, [r7, #100]	; 0x64
	FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Enable; // 读写使用不同的时序
 8001138:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800113c:	66bb      	str	r3, [r7, #104]	; 0x68
	FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 800113e:	2300      	movs	r3, #0
 8001140:	66fb      	str	r3, [r7, #108]	; 0x6c
	FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &readWriteTiming; //读写时序
 8001142:	f107 0320 	add.w	r3, r7, #32
 8001146:	673b      	str	r3, [r7, #112]	; 0x70
	FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &writeTiming;  //写时序
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	677b      	str	r3, [r7, #116]	; 0x74

	FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure);  //初始化FSMC配置
 800114c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001150:	4618      	mov	r0, r3
 8001152:	f002 fc77 	bl	8003a44 <FSMC_NORSRAMInit>
	FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM4, ENABLE);  // 使能BANK1
 8001156:	2006      	movs	r0, #6
 8001158:	2101      	movs	r1, #1
 800115a:	f002 fd79 	bl	8003c50 <FSMC_NORSRAMCmd>
}
 800115e:	3778      	adds	r7, #120	; 0x78
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <LcdBackLedOn>:

static void LcdBackLedOn( void )
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOB, GPIO_Pin_15);
 8001168:	4802      	ldr	r0, [pc, #8]	; (8001174 <LcdBackLedOn+0x10>)
 800116a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800116e:	f003 fb13 	bl	8004798 <GPIO_SetBits>
}
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40020400 	.word	0x40020400

08001178 <LcdBackLedOff>:

static void LcdBackLedOff( void )
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	GPIO_ResetBits(GPIOB, GPIO_Pin_15);
 800117c:	4802      	ldr	r0, [pc, #8]	; (8001188 <LcdBackLedOff+0x10>)
 800117e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001182:	f003 fb17 	bl	80047b4 <GPIO_ResetBits>
}
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40020400 	.word	0x40020400

0800118c <LcdMatch>:

static s8 LcdMatch( void )
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
	u32 id;
	u8 i;

	for( i=0; i<LCDMODULELEN ; i++)
 8001192:	2300      	movs	r3, #0
 8001194:	71fb      	strb	r3, [r7, #7]
 8001196:	e018      	b.n	80011ca <LcdMatch+0x3e>
	{
		id = LcdModule[i]->checkid( );
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	4a10      	ldr	r2, [pc, #64]	; (80011dc <LcdMatch+0x50>)
 800119c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4798      	blx	r3
 80011a4:	6038      	str	r0, [r7, #0]
		if( 0 != id )
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d00b      	beq.n	80011c4 <LcdMatch+0x38>
		{
			lcd_drv = LcdModule[i];
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	4a0b      	ldr	r2, [pc, #44]	; (80011dc <LcdMatch+0x50>)
 80011b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b4:	4a0a      	ldr	r2, [pc, #40]	; (80011e0 <LcdMatch+0x54>)
 80011b6:	6013      	str	r3, [r2, #0]
			printf("Find Lcd ID: %x \r\n", id);
 80011b8:	480a      	ldr	r0, [pc, #40]	; (80011e4 <LcdMatch+0x58>)
 80011ba:	6839      	ldr	r1, [r7, #0]
 80011bc:	f009 fbf2 	bl	800a9a4 <printf>
			return 0;
 80011c0:	2300      	movs	r3, #0
 80011c2:	e006      	b.n	80011d2 <LcdMatch+0x46>
static s8 LcdMatch( void )
{
	u32 id;
	u8 i;

	for( i=0; i<LCDMODULELEN ; i++)
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	3301      	adds	r3, #1
 80011c8:	71fb      	strb	r3, [r7, #7]
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d0e3      	beq.n	8001198 <LcdMatch+0xc>
			printf("Find Lcd ID: %x \r\n", id);
			return 0;
		}
	}

	return -1;
 80011d0:	23ff      	movs	r3, #255	; 0xff
 80011d2:	b25b      	sxtb	r3, r3
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000050 	.word	0x20000050
 80011e0:	20000d28 	.word	0x20000d28
 80011e4:	08010588 	.word	0x08010588

080011e8 <LcdInit>:

void LcdInit( void )
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	LcdGPIOCfg( );
 80011ec:	f7ff fea2 	bl	8000f34 <LcdGPIOCfg>
	LcdFSMCCfg( );
 80011f0:	f7ff ff68 	bl	80010c4 <LcdFSMCCfg>

	if( 0 == LcdMatch( ) )
 80011f4:	f7ff ffca 	bl	800118c <LcdMatch>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d10b      	bne.n	8001216 <LcdInit+0x2e>
	{
		lcd_drv->init( );
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <LcdInit+0x30>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	4798      	blx	r3
		LcdBackLedOn( );
 8001206:	f7ff ffad 	bl	8001164 <LcdBackLedOn>
		lcd_drv->clear(WHITE);
 800120a:	4b03      	ldr	r3, [pc, #12]	; (8001218 <LcdInit+0x30>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001214:	4798      	blx	r3
	}
}
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000d28 	.word	0x20000d28

0800121c <LcdDrawPixel>:

void LcdDrawPixel ( u16 x, u16 y, u16 color )
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	80fb      	strh	r3, [r7, #6]
 8001226:	460b      	mov	r3, r1
 8001228:	80bb      	strh	r3, [r7, #4]
 800122a:	4613      	mov	r3, r2
 800122c:	807b      	strh	r3, [r7, #2]
	if( lcd_drv )
 800122e:	4b07      	ldr	r3, [pc, #28]	; (800124c <LcdDrawPixel+0x30>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d006      	beq.n	8001244 <LcdDrawPixel+0x28>
		lcd_drv->drawpixel( x, y, color );
 8001236:	4b05      	ldr	r3, [pc, #20]	; (800124c <LcdDrawPixel+0x30>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	88f8      	ldrh	r0, [r7, #6]
 800123e:	88b9      	ldrh	r1, [r7, #4]
 8001240:	887a      	ldrh	r2, [r7, #2]
 8001242:	4798      	blx	r3
}
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000d28 	.word	0x20000d28

08001250 <LcdFillRect>:

void LcdFillRect ( u16 x0, u16 y0, u16 x1, u16 y1, u16 color )
{
 8001250:	b5b0      	push	{r4, r5, r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af02      	add	r7, sp, #8
 8001256:	4604      	mov	r4, r0
 8001258:	4608      	mov	r0, r1
 800125a:	4611      	mov	r1, r2
 800125c:	461a      	mov	r2, r3
 800125e:	4623      	mov	r3, r4
 8001260:	80fb      	strh	r3, [r7, #6]
 8001262:	4603      	mov	r3, r0
 8001264:	80bb      	strh	r3, [r7, #4]
 8001266:	460b      	mov	r3, r1
 8001268:	807b      	strh	r3, [r7, #2]
 800126a:	4613      	mov	r3, r2
 800126c:	803b      	strh	r3, [r7, #0]
	if( lcd_drv )
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <LcdFillRect+0x44>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00a      	beq.n	800128c <LcdFillRect+0x3c>
		lcd_drv->fillrect( x0, y0, x1, y1, color );
 8001276:	4b07      	ldr	r3, [pc, #28]	; (8001294 <LcdFillRect+0x44>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	68dc      	ldr	r4, [r3, #12]
 800127c:	88f8      	ldrh	r0, [r7, #6]
 800127e:	88b9      	ldrh	r1, [r7, #4]
 8001280:	887a      	ldrh	r2, [r7, #2]
 8001282:	883d      	ldrh	r5, [r7, #0]
 8001284:	8b3b      	ldrh	r3, [r7, #24]
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	462b      	mov	r3, r5
 800128a:	47a0      	blx	r4
}
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bdb0      	pop	{r4, r5, r7, pc}
 8001292:	bf00      	nop
 8001294:	20000d28 	.word	0x20000d28

08001298 <LcdDrawBitmap>:

void LcdDrawBitmap ( u16 x0, u16 y0, u16 width, u16 height, u16* bmp )
{
 8001298:	b5b0      	push	{r4, r5, r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af02      	add	r7, sp, #8
 800129e:	4604      	mov	r4, r0
 80012a0:	4608      	mov	r0, r1
 80012a2:	4611      	mov	r1, r2
 80012a4:	461a      	mov	r2, r3
 80012a6:	4623      	mov	r3, r4
 80012a8:	80fb      	strh	r3, [r7, #6]
 80012aa:	4603      	mov	r3, r0
 80012ac:	80bb      	strh	r3, [r7, #4]
 80012ae:	460b      	mov	r3, r1
 80012b0:	807b      	strh	r3, [r7, #2]
 80012b2:	4613      	mov	r3, r2
 80012b4:	803b      	strh	r3, [r7, #0]
	if( lcd_drv )
 80012b6:	4b09      	ldr	r3, [pc, #36]	; (80012dc <LcdDrawBitmap+0x44>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d00a      	beq.n	80012d4 <LcdDrawBitmap+0x3c>
		lcd_drv->drawbitmap( x0, y0, width, height, bmp );
 80012be:	4b07      	ldr	r3, [pc, #28]	; (80012dc <LcdDrawBitmap+0x44>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	691c      	ldr	r4, [r3, #16]
 80012c4:	88f8      	ldrh	r0, [r7, #6]
 80012c6:	88b9      	ldrh	r1, [r7, #4]
 80012c8:	887a      	ldrh	r2, [r7, #2]
 80012ca:	883d      	ldrh	r5, [r7, #0]
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	9300      	str	r3, [sp, #0]
 80012d0:	462b      	mov	r3, r5
 80012d2:	47a0      	blx	r4
}
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bdb0      	pop	{r4, r5, r7, pc}
 80012da:	bf00      	nop
 80012dc:	20000d28 	.word	0x20000d28

080012e0 <LcdClear>:

void LcdClear ( u16 color )
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	80fb      	strh	r3, [r7, #6]
	if( lcd_drv )
 80012ea:	4b06      	ldr	r3, [pc, #24]	; (8001304 <LcdClear+0x24>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d005      	beq.n	80012fe <LcdClear+0x1e>
		lcd_drv->clear( color );
 80012f2:	4b04      	ldr	r3, [pc, #16]	; (8001304 <LcdClear+0x24>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	695b      	ldr	r3, [r3, #20]
 80012f8:	88fa      	ldrh	r2, [r7, #6]
 80012fa:	4610      	mov	r0, r2
 80012fc:	4798      	blx	r3
}
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000d28 	.word	0x20000d28

08001308 <LcdIoctl>:

s8 LcdIoctl ( u32 cmd, u32 param )
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
	if( lcd_drv )
 8001312:	4b07      	ldr	r3, [pc, #28]	; (8001330 <LcdIoctl+0x28>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d005      	beq.n	8001326 <LcdIoctl+0x1e>
		lcd_drv->ioctl( cmd, param );
 800131a:	4b05      	ldr	r3, [pc, #20]	; (8001330 <LcdIoctl+0x28>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	6839      	ldr	r1, [r7, #0]
 8001324:	4798      	blx	r3
}
 8001326:	4618      	mov	r0, r3
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000d28 	.word	0x20000d28

08001334 <LcdGetPixel>:

u16 LcdGetPixel (u16 x, u16 y )
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	460a      	mov	r2, r1
 800133e:	80fb      	strh	r3, [r7, #6]
 8001340:	4613      	mov	r3, r2
 8001342:	80bb      	strh	r3, [r7, #4]
	if( lcd_drv )
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <LcdGetPixel+0x30>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d007      	beq.n	800135c <LcdGetPixel+0x28>
		lcd_drv->getpixel( x, y);
 800134c:	4b05      	ldr	r3, [pc, #20]	; (8001364 <LcdGetPixel+0x30>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	88f9      	ldrh	r1, [r7, #6]
 8001354:	88ba      	ldrh	r2, [r7, #4]
 8001356:	4608      	mov	r0, r1
 8001358:	4611      	mov	r1, r2
 800135a:	4798      	blx	r3
}
 800135c:	4618      	mov	r0, r3
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000d28 	.word	0x20000d28

08001368 <LcdDrawLine>:

void LcdDrawLine ( u16 x0, u16 y0, u16 x1, u16 y1 )
{
 8001368:	b590      	push	{r4, r7, lr}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	4604      	mov	r4, r0
 8001370:	4608      	mov	r0, r1
 8001372:	4611      	mov	r1, r2
 8001374:	461a      	mov	r2, r3
 8001376:	4623      	mov	r3, r4
 8001378:	80fb      	strh	r3, [r7, #6]
 800137a:	4603      	mov	r3, r0
 800137c:	80bb      	strh	r3, [r7, #4]
 800137e:	460b      	mov	r3, r1
 8001380:	807b      	strh	r3, [r7, #2]
 8001382:	4613      	mov	r3, r2
 8001384:	803b      	strh	r3, [r7, #0]
	if( lcd_drv )
 8001386:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <LcdDrawLine+0x3c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d007      	beq.n	800139e <LcdDrawLine+0x36>
		lcd_drv->drawline( x0, y0, x1, y1 );
 800138e:	4b05      	ldr	r3, [pc, #20]	; (80013a4 <LcdDrawLine+0x3c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	6a1c      	ldr	r4, [r3, #32]
 8001394:	88f8      	ldrh	r0, [r7, #6]
 8001396:	88b9      	ldrh	r1, [r7, #4]
 8001398:	887a      	ldrh	r2, [r7, #2]
 800139a:	883b      	ldrh	r3, [r7, #0]
 800139c:	47a0      	blx	r4
}
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd90      	pop	{r4, r7, pc}
 80013a4:	20000d28 	.word	0x20000d28

080013a8 <LcdShowChar>:

void LcdShowChar ( u16 x, u16 y, u8 value )
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	80fb      	strh	r3, [r7, #6]
 80013b2:	460b      	mov	r3, r1
 80013b4:	80bb      	strh	r3, [r7, #4]
 80013b6:	4613      	mov	r3, r2
 80013b8:	70fb      	strb	r3, [r7, #3]
	if( lcd_drv )
 80013ba:	4b07      	ldr	r3, [pc, #28]	; (80013d8 <LcdShowChar+0x30>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d006      	beq.n	80013d0 <LcdShowChar+0x28>
		lcd_drv->showchar(x, y, value );
 80013c2:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <LcdShowChar+0x30>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c8:	88f8      	ldrh	r0, [r7, #6]
 80013ca:	88b9      	ldrh	r1, [r7, #4]
 80013cc:	78fa      	ldrb	r2, [r7, #3]
 80013ce:	4798      	blx	r3
}
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000d28 	.word	0x20000d28

080013dc <LcdShowString>:

void LcdShowString( u16 x, u16 y, u8* p )
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	603a      	str	r2, [r7, #0]
 80013e6:	80fb      	strh	r3, [r7, #6]
 80013e8:	460b      	mov	r3, r1
 80013ea:	80bb      	strh	r3, [r7, #4]
	if( lcd_drv )
 80013ec:	4b07      	ldr	r3, [pc, #28]	; (800140c <LcdShowString+0x30>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d008      	beq.n	8001406 <LcdShowString+0x2a>
		lcd_drv->showstring( x, y, p );
 80013f4:	4b05      	ldr	r3, [pc, #20]	; (800140c <LcdShowString+0x30>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013fa:	88f9      	ldrh	r1, [r7, #6]
 80013fc:	88ba      	ldrh	r2, [r7, #4]
 80013fe:	4608      	mov	r0, r1
 8001400:	4611      	mov	r1, r2
 8001402:	683a      	ldr	r2, [r7, #0]
 8001404:	4798      	blx	r3
}
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000d28 	.word	0x20000d28

08001410 <LedInit>:
*/



void LedInit( LED* led )
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);  //Only support the GPIOF as OutPut
 8001418:	2020      	movs	r0, #32
 800141a:	2101      	movs	r1, #1
 800141c:	f003 ff98 	bl	8005350 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = (*led).pin;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001426:	2301      	movs	r3, #1
 8001428:	733b      	strb	r3, [r7, #12]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800142a:	2300      	movs	r3, #0
 800142c:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800142e:	2303      	movs	r3, #3
 8001430:	737b      	strb	r3, [r7, #13]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001432:	2301      	movs	r3, #1
 8001434:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(GPIOF, &GPIO_InitStructure);
 8001436:	f107 0308 	add.w	r3, r7, #8
 800143a:	4806      	ldr	r0, [pc, #24]	; (8001454 <LedInit+0x44>)
 800143c:	4619      	mov	r1, r3
 800143e:	f003 f891 	bl	8004564 <GPIO_Init>
	
	GPIO_SetBits(GPIOF, (*led).pin );
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	881b      	ldrh	r3, [r3, #0]
 8001446:	4803      	ldr	r0, [pc, #12]	; (8001454 <LedInit+0x44>)
 8001448:	4619      	mov	r1, r3
 800144a:	f003 f9a5 	bl	8004798 <GPIO_SetBits>
}
 800144e:	3710      	adds	r7, #16
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40021400 	.word	0x40021400

08001458 <SetValue>:

void SetValue( LED* led, u8 value )
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	70fb      	strb	r3, [r7, #3]
	if(value == LedStatus_ON)
 8001464:	78fb      	ldrb	r3, [r7, #3]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d106      	bne.n	8001478 <SetValue+0x20>
		GPIO_ResetBits( GPIOF, (*led).pin );
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	881b      	ldrh	r3, [r3, #0]
 800146e:	4808      	ldr	r0, [pc, #32]	; (8001490 <SetValue+0x38>)
 8001470:	4619      	mov	r1, r3
 8001472:	f003 f99f 	bl	80047b4 <GPIO_ResetBits>
 8001476:	e008      	b.n	800148a <SetValue+0x32>
	else if( value == LedStatus_OFF )
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d105      	bne.n	800148a <SetValue+0x32>
		GPIO_SetBits( GPIOF, (*led).pin );
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	4803      	ldr	r0, [pc, #12]	; (8001490 <SetValue+0x38>)
 8001484:	4619      	mov	r1, r3
 8001486:	f003 f987 	bl	8004798 <GPIO_SetBits>
}
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40021400 	.word	0x40021400

08001494 <GetLedStatus>:

u8 GetLedStatus( LED* led )
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	return GPIO_ReadOutputDataBit( GPIOF, (*led).pin );
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	4804      	ldr	r0, [pc, #16]	; (80014b4 <GetLedStatus+0x20>)
 80014a2:	4619      	mov	r1, r3
 80014a4:	f003 f950 	bl	8004748 <GPIO_ReadOutputDataBit>
 80014a8:	4603      	mov	r3, r0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40021400 	.word	0x40021400

080014b8 <LedOn>:

void LedOn( LED* led )
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	(*led).SetValue( led, LedStatus_ON );
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	691b      	ldr	r3, [r3, #16]
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	2100      	movs	r1, #0
 80014c8:	4798      	blx	r3
}
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <LedOff>:

void LedOff( LED* led )
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	(*led).SetValue( led, LedStatus_OFF );
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	691b      	ldr	r3, [r3, #16]
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	2101      	movs	r1, #1
 80014e0:	4798      	blx	r3
}
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <LedBlink>:

void LedBlink( LED* led, u16 time )
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	460b      	mov	r3, r1
 80014f2:	807b      	strh	r3, [r7, #2]
	(*led).LedON( led );
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	4798      	blx	r3
	delay_ms( time );
 80014fc:	887b      	ldrh	r3, [r7, #2]
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff fa86 	bl	8000a10 <delay_ms>
	(*led).LedOFF( led );
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	4798      	blx	r3
	delay_ms( time );
 800150c:	887b      	ldrh	r3, [r7, #2]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fa7e 	bl	8000a10 <delay_ms>
}
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop

0800151c <LedRollBack>:

void LedRollBack( LED* led )
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	((*led).GetLedStatus(led) == LedStatus_ON) ? (*led).LedOFF(led) : (*led).LedON(led);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	4798      	blx	r3
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d104      	bne.n	800153c <LedRollBack+0x20>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	4798      	blx	r3
 800153a:	e003      	b.n	8001544 <LedRollBack+0x28>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	4798      	blx	r3
}
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop

0800154c <PwmPinInit>:

static u16 Period=65535;


static void PwmPinInit( void )
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE); 
 8001552:	2020      	movs	r0, #32
 8001554:	2101      	movs	r1, #1
 8001556:	f003 fefb 	bl	8005350 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; //GPIOF9
 800155a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800155e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF; //复用功能
 8001560:	2302      	movs	r3, #2
 8001562:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz; //速度 50MHz
 8001564:	2303      	movs	r3, #3
 8001566:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //推挽复用输出
 8001568:	2300      	movs	r3, #0
 800156a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //上拉
 800156c:	2301      	movs	r3, #1
 800156e:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF,&GPIO_InitStructure); 
 8001570:	463b      	mov	r3, r7
 8001572:	4806      	ldr	r0, [pc, #24]	; (800158c <PwmPinInit+0x40>)
 8001574:	4619      	mov	r1, r3
 8001576:	f002 fff5 	bl	8004564 <GPIO_Init>

	GPIO_PinAFConfig(GPIOF,GPIO_PinSource9,GPIO_AF_TIM14); 
 800157a:	4804      	ldr	r0, [pc, #16]	; (800158c <PwmPinInit+0x40>)
 800157c:	2109      	movs	r1, #9
 800157e:	2209      	movs	r2, #9
 8001580:	f003 f95e 	bl	8004840 <GPIO_PinAFConfig>

}
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40021400 	.word	0x40021400

08001590 <PwmTimeInit1Us>:

static void PwmTimeInit1Us( u16 per )
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14,ENABLE);
 800159a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800159e:	2101      	movs	r1, #1
 80015a0:	f003 ff30 	bl	8005404 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseStructure.TIM_Prescaler = PWMHZ-1 ; //定时器分频 84MHz
 80015a4:	2353      	movs	r3, #83	; 0x53
 80015a6:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; //向上计数模式
 80015a8:	2300      	movs	r3, #0
 80015aa:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Period = per-1; //自动重装载值 500
 80015ac:	88fb      	ldrh	r3, [r7, #6]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1; 
 80015b2:	2300      	movs	r3, #0
 80015b4:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM14,&TIM_TimeBaseStructure);
 80015b6:	f107 030c 	add.w	r3, r7, #12
 80015ba:	4803      	ldr	r0, [pc, #12]	; (80015c8 <PwmTimeInit1Us+0x38>)
 80015bc:	4619      	mov	r1, r3
 80015be:	f005 fd4f 	bl	8007060 <TIM_TimeBaseInit>
}
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40002000 	.word	0x40002000

080015cc <PwmInit>:

void PwmInit( void )
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
	TIM_OCInitTypeDef TIM_OCInitStructure;

	PwmPinInit( );
 80015d2:	f7ff ffbb 	bl	800154c <PwmPinInit>
	PwmTimeInit1Us( PWMPERIOD );
 80015d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015da:	f7ff ffd9 	bl	8001590 <PwmTimeInit1Us>

	//初始化 TIM14 Channel1 PWM 模式
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1; //PWM 调制模式 1
 80015de:	2360      	movs	r3, #96	; 0x60
 80015e0:	80bb      	strh	r3, [r7, #4]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable; //比较输出使能
 80015e2:	2301      	movs	r3, #1
 80015e4:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low; //输出极性低
 80015e6:	2302      	movs	r3, #2
 80015e8:	823b      	strh	r3, [r7, #16]
	TIM_OC1Init(TIM14, &TIM_OCInitStructure); //初始化外设 TIM1 4OC1
 80015ea:	1d3b      	adds	r3, r7, #4
 80015ec:	4807      	ldr	r0, [pc, #28]	; (800160c <PwmInit+0x40>)
 80015ee:	4619      	mov	r1, r3
 80015f0:	f005 fed8 	bl	80073a4 <TIM_OC1Init>

	TIM_OC1PreloadConfig(TIM14, TIM_OCPreload_Enable); //使能预装载寄存器
 80015f4:	4805      	ldr	r0, [pc, #20]	; (800160c <PwmInit+0x40>)
 80015f6:	2108      	movs	r1, #8
 80015f8:	f006 f9e8 	bl	80079cc <TIM_OC1PreloadConfig>
	TIM_ARRPreloadConfig(TIM14,ENABLE);//ARPE 使能
 80015fc:	4803      	ldr	r0, [pc, #12]	; (800160c <PwmInit+0x40>)
 80015fe:	2101      	movs	r1, #1
 8001600:	f005 fe58 	bl	80072b4 <TIM_ARRPreloadConfig>
}
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40002000 	.word	0x40002000

08001610 <PwmSetPeriodUs>:

void PwmSetPeriodUs( u16 time )
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	80fb      	strh	r3, [r7, #6]
	if( time < 65535 )
 800161a:	88fb      	ldrh	r3, [r7, #6]
 800161c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001620:	4293      	cmp	r3, r2
 8001622:	d006      	beq.n	8001632 <PwmSetPeriodUs+0x22>
	{
		PwmTimeInit1Us( time );	
 8001624:	88fb      	ldrh	r3, [r7, #6]
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff ffb2 	bl	8001590 <PwmTimeInit1Us>
		Period = time;
 800162c:	4a02      	ldr	r2, [pc, #8]	; (8001638 <PwmSetPeriodUs+0x28>)
 800162e:	88fb      	ldrh	r3, [r7, #6]
 8001630:	8013      	strh	r3, [r2, #0]
	}
}
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000054 	.word	0x20000054

0800163c <PwmSetDutyCycle>:

void PwmSetDutyCycle( u16 num )
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	80fb      	strh	r3, [r7, #6]
	if( num < Period )
 8001646:	4b06      	ldr	r3, [pc, #24]	; (8001660 <PwmSetDutyCycle+0x24>)
 8001648:	881b      	ldrh	r3, [r3, #0]
 800164a:	88fa      	ldrh	r2, [r7, #6]
 800164c:	429a      	cmp	r2, r3
 800164e:	d204      	bcs.n	800165a <PwmSetDutyCycle+0x1e>
	{
		TIM_SetCompare1( TIM14, num );
 8001650:	88fb      	ldrh	r3, [r7, #6]
 8001652:	4804      	ldr	r0, [pc, #16]	; (8001664 <PwmSetDutyCycle+0x28>)
 8001654:	4619      	mov	r1, r3
 8001656:	f006 f90d 	bl	8007874 <TIM_SetCompare1>
	}
}
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000054 	.word	0x20000054
 8001664:	40002000 	.word	0x40002000

08001668 <PwmStart>:

void PwmStart( void )
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM14, ENABLE); 
 800166c:	4802      	ldr	r0, [pc, #8]	; (8001678 <PwmStart+0x10>)
 800166e:	2101      	movs	r1, #1
 8001670:	f005 fe78 	bl	8007364 <TIM_Cmd>
}
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40002000 	.word	0x40002000

0800167c <PwmStop>:

void PwmStop( void )
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM14, DISABLE); 
 8001680:	4802      	ldr	r0, [pc, #8]	; (800168c <PwmStop+0x10>)
 8001682:	2100      	movs	r1, #0
 8001684:	f005 fe6e 	bl	8007364 <TIM_Cmd>
}
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40002000 	.word	0x40002000

08001690 <RtcClockInit>:
};



static RtcClockInit( void )
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
	RTC_InitTypeDef RTC_InitStructure;
	u16 retry=0X1FFF; 
 8001696:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800169a:	81fb      	strh	r3, [r7, #14]

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);//使能PWR时钟
 800169c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80016a0:	2101      	movs	r1, #1
 80016a2:	f003 feaf 	bl	8005404 <RCC_APB1PeriphClockCmd>
	PWR_BackupAccessCmd(ENABLE);	//使能后备寄存器访问
 80016a6:	2001      	movs	r0, #1
 80016a8:	f003 f920 	bl	80048ec <PWR_BackupAccessCmd>

	if(RTC_ReadBackupRegister(RTC_BKP_DR0)!=0x5050)		//是否第一次配置?
 80016ac:	2000      	movs	r0, #0
 80016ae:	f005 f99d 	bl	80069ec <RTC_ReadBackupRegister>
 80016b2:	4602      	mov	r2, r0
 80016b4:	f245 0350 	movw	r3, #20560	; 0x5050
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d02a      	beq.n	8001712 <RtcClockInit+0x82>
	{
		RCC_LSEConfig(RCC_LSE_ON);//LSE 开启    
 80016bc:	2001      	movs	r0, #1
 80016be:	f003 fb25 	bl	8004d0c <RCC_LSEConfig>
		while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET)	//检查指定的RCC标志位设置与否,等待低速晶振就绪
 80016c2:	e005      	b.n	80016d0 <RtcClockInit+0x40>
		{
			retry++;
 80016c4:	89fb      	ldrh	r3, [r7, #14]
 80016c6:	3301      	adds	r3, #1
 80016c8:	81fb      	strh	r3, [r7, #14]
			delay_ms(10);
 80016ca:	200a      	movs	r0, #10
 80016cc:	f7ff f9a0 	bl	8000a10 <delay_ms>
	PWR_BackupAccessCmd(ENABLE);	//使能后备寄存器访问

	if(RTC_ReadBackupRegister(RTC_BKP_DR0)!=0x5050)		//是否第一次配置?
	{
		RCC_LSEConfig(RCC_LSE_ON);//LSE 开启    
		while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET)	//检查指定的RCC标志位设置与否,等待低速晶振就绪
 80016d0:	2041      	movs	r0, #65	; 0x41
 80016d2:	f004 f841 	bl	8005758 <RCC_GetFlagStatus>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f3      	beq.n	80016c4 <RtcClockInit+0x34>
		{
			retry++;
			delay_ms(10);
		}
		if(retry==0)return 1;		//LSE 开启失败. 
 80016dc:	89fb      	ldrh	r3, [r7, #14]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <RtcClockInit+0x56>
 80016e2:	2301      	movs	r3, #1
 80016e4:	e016      	b.n	8001714 <RtcClockInit+0x84>

		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE);		//设置RTC时钟(RTCCLK),选择LSE作为RTC时钟    
 80016e6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80016ea:	f003 fd2f 	bl	800514c <RCC_RTCCLKConfig>
		RCC_RTCCLKCmd(ENABLE);	//使能RTC时钟 
 80016ee:	2001      	movs	r0, #1
 80016f0:	f003 fd5a 	bl	80051a8 <RCC_RTCCLKCmd>

		RTC_InitStructure.RTC_AsynchPrediv = 0x7F;//RTC异步分频系数(1~0X7F)
 80016f4:	237f      	movs	r3, #127	; 0x7f
 80016f6:	607b      	str	r3, [r7, #4]
		RTC_InitStructure.RTC_SynchPrediv  = 0xFF;//RTC同步分频系数(0~7FFF)
 80016f8:	23ff      	movs	r3, #255	; 0xff
 80016fa:	60bb      	str	r3, [r7, #8]
		RTC_InitStructure.RTC_HourFormat   = RTC_HourFormat_24;//RTC设置为,24小时格式
 80016fc:	2300      	movs	r3, #0
 80016fe:	603b      	str	r3, [r7, #0]
		RTC_Init(&RTC_InitStructure);
 8001700:	463b      	mov	r3, r7
 8001702:	4618      	mov	r0, r3
 8001704:	f004 f916 	bl	8005934 <RTC_Init>

		RTC_WriteBackupRegister(RTC_BKP_DR0,0x5050);	//标记已经初始化过了
 8001708:	2000      	movs	r0, #0
 800170a:	f245 0150 	movw	r1, #20560	; 0x5050
 800170e:	f005 f953 	bl	80069b8 <RTC_WriteBackupRegister>
	} 

	return 0;
 8001712:	2300      	movs	r3, #0
}
 8001714:	4618      	mov	r0, r3
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <RtcMatch>:

static s8 RtcMatch( void )
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
	u8 i=0;
 8001722:	2300      	movs	r3, #0
 8001724:	71fb      	strb	r3, [r7, #7]

	for( i=0; i<ARRAYLEN(RtcModules); i++ )
 8001726:	2300      	movs	r3, #0
 8001728:	71fb      	strb	r3, [r7, #7]
 800172a:	e008      	b.n	800173e <RtcMatch+0x22>
	{
		rtc_dir = RtcModules[i];		
 800172c:	79fb      	ldrb	r3, [r7, #7]
 800172e:	4a09      	ldr	r2, [pc, #36]	; (8001754 <RtcMatch+0x38>)
 8001730:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001734:	4a08      	ldr	r2, [pc, #32]	; (8001758 <RtcMatch+0x3c>)
 8001736:	6013      	str	r3, [r2, #0]

static s8 RtcMatch( void )
{
	u8 i=0;

	for( i=0; i<ARRAYLEN(RtcModules); i++ )
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	3301      	adds	r3, #1
 800173c:	71fb      	strb	r3, [r7, #7]
 800173e:	79fb      	ldrb	r3, [r7, #7]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0f3      	beq.n	800172c <RtcMatch+0x10>
	{
		rtc_dir = RtcModules[i];		
	}

	return 0;
 8001744:	2300      	movs	r3, #0
 8001746:	b25b      	sxtb	r3, r3
}
 8001748:	4618      	mov	r0, r3
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	20000058 	.word	0x20000058
 8001758:	20000d2c 	.word	0x20000d2c

0800175c <RtcInit>:

void RtcInit( void )
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
	RtcClockInit( );
 8001760:	f7ff ff96 	bl	8001690 <RtcClockInit>

	if( 0 == RtcMatch() )
 8001764:	f7ff ffda 	bl	800171c <RtcMatch>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d103      	bne.n	8001776 <RtcInit+0x1a>
	{
		rtc_dir->init( );
 800176e:	4b02      	ldr	r3, [pc, #8]	; (8001778 <RtcInit+0x1c>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4798      	blx	r3
	}
}
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20000d2c 	.word	0x20000d2c

0800177c <RtcIoctrl>:

s8 RtcIoctrl( u8 cmd, RTC_ATTR *prtcattr )
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	6039      	str	r1, [r7, #0]
 8001786:	71fb      	strb	r3, [r7, #7]
	if( rtc_dir )
 8001788:	4b07      	ldr	r3, [pc, #28]	; (80017a8 <RtcIoctrl+0x2c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d006      	beq.n	800179e <RtcIoctrl+0x22>
		rtc_dir->ioctrl( cmd, prtcattr );
 8001790:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <RtcIoctrl+0x2c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	79fa      	ldrb	r2, [r7, #7]
 8001798:	4610      	mov	r0, r2
 800179a:	6839      	ldr	r1, [r7, #0]
 800179c:	4798      	blx	r3
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000d2c 	.word	0x20000d2c

080017ac <RtcRead>:

void RtcRead( RTC_ATTR *prtcattr )
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
	if( rtc_dir )
 80017b4:	4b05      	ldr	r3, [pc, #20]	; (80017cc <RtcRead+0x20>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d004      	beq.n	80017c6 <RtcRead+0x1a>
		rtc_dir->read( prtcattr );
 80017bc:	4b03      	ldr	r3, [pc, #12]	; (80017cc <RtcRead+0x20>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	4798      	blx	r3
}
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000d2c 	.word	0x20000d2c

080017d0 <rtc32768_init>:

static RTC_ATTR rtc_attr;


static void rtc32768_init( void )
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
	rtc_attr.seconds = 0;
 80017d4:	4b11      	ldr	r3, [pc, #68]	; (800181c <rtc32768_init+0x4c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	701a      	strb	r2, [r3, #0]
	rtc_attr.minutes = 0;
 80017da:	4b10      	ldr	r3, [pc, #64]	; (800181c <rtc32768_init+0x4c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	705a      	strb	r2, [r3, #1]
	rtc_attr.hours = 0;
 80017e0:	4b0e      	ldr	r3, [pc, #56]	; (800181c <rtc32768_init+0x4c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	709a      	strb	r2, [r3, #2]
	rtc_attr.date = 28;
 80017e6:	4b0d      	ldr	r3, [pc, #52]	; (800181c <rtc32768_init+0x4c>)
 80017e8:	221c      	movs	r2, #28
 80017ea:	70da      	strb	r2, [r3, #3]
	rtc_attr.month = 6;
 80017ec:	4b0b      	ldr	r3, [pc, #44]	; (800181c <rtc32768_init+0x4c>)
 80017ee:	2206      	movs	r2, #6
 80017f0:	711a      	strb	r2, [r3, #4]
	rtc_attr.year = 1987;
 80017f2:	4b0a      	ldr	r3, [pc, #40]	; (800181c <rtc32768_init+0x4c>)
 80017f4:	f240 72c3 	movw	r2, #1987	; 0x7c3
 80017f8:	80da      	strh	r2, [r3, #6]
	rtc_attr.weekday = 7;
 80017fa:	4b08      	ldr	r3, [pc, #32]	; (800181c <rtc32768_init+0x4c>)
 80017fc:	2207      	movs	r2, #7
 80017fe:	721a      	strb	r2, [r3, #8]
	rtc_attr.hourformat = RTC_HourFormat_24;
 8001800:	4b06      	ldr	r3, [pc, #24]	; (800181c <rtc32768_init+0x4c>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
	rtc_attr.wakeupclk = RTC_WakeUpClock_CK_SPRE_16bits;
 8001806:	4b05      	ldr	r3, [pc, #20]	; (800181c <rtc32768_init+0x4c>)
 8001808:	2204      	movs	r2, #4
 800180a:	611a      	str	r2, [r3, #16]
	rtc_attr.wakeupcycle = 0;
 800180c:	4b03      	ldr	r3, [pc, #12]	; (800181c <rtc32768_init+0x4c>)
 800180e:	2200      	movs	r2, #0
 8001810:	829a      	strh	r2, [r3, #20]
}
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	20000d30 	.word	0x20000d30

08001820 <rtc32768_read>:

static void rtc32768_read( RTC_ATTR *prtcattr )
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef RTC_TimeStruct;
	RTC_DateTypeDef RTC_DateStruct;

	RTC_GetTime(RTC_Format_BIN,&RTC_TimeStruct);
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	2000      	movs	r0, #0
 800182e:	4619      	mov	r1, r3
 8001830:	f004 fa66 	bl	8005d00 <RTC_GetTime>
	RTC_GetDate(RTC_Format_BIN, &RTC_DateStruct);
 8001834:	f107 0308 	add.w	r3, r7, #8
 8001838:	2000      	movs	r0, #0
 800183a:	4619      	mov	r1, r3
 800183c:	f004 fb68 	bl	8005f10 <RTC_GetDate>

	prtcattr->seconds = RTC_TimeStruct.RTC_Seconds;
 8001840:	7bba      	ldrb	r2, [r7, #14]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	701a      	strb	r2, [r3, #0]
	prtcattr->minutes = RTC_TimeStruct.RTC_Minutes;
 8001846:	7b7a      	ldrb	r2, [r7, #13]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	705a      	strb	r2, [r3, #1]
	prtcattr->hours   = RTC_TimeStruct.RTC_Hours;
 800184c:	7b3a      	ldrb	r2, [r7, #12]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	709a      	strb	r2, [r3, #2]
	prtcattr->date	  = RTC_DateStruct.RTC_Date;
 8001852:	7aba      	ldrb	r2, [r7, #10]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	70da      	strb	r2, [r3, #3]
	prtcattr->month   = RTC_DateStruct.RTC_Month;
 8001858:	7a7a      	ldrb	r2, [r7, #9]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	711a      	strb	r2, [r3, #4]
	prtcattr->year	  = RTC_DateStruct.RTC_Year;
 800185e:	7afb      	ldrb	r3, [r7, #11]
 8001860:	b29a      	uxth	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	80da      	strh	r2, [r3, #6]
	prtcattr->weekday = RTC_DateStruct.RTC_WeekDay;
 8001866:	7a3a      	ldrb	r2, [r7, #8]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	721a      	strb	r2, [r3, #8]
}
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop

08001874 <rtc32768_ioctrl>:

static s8 rtc32768_ioctrl( u8 cmd, RTC_ATTR *prtcattr )
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08c      	sub	sp, #48	; 0x30
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	6039      	str	r1, [r7, #0]
 800187e:	71fb      	strb	r3, [r7, #7]
	RTC_DateTypeDef RTC_DateTypeInitStructure;
	EXTI_InitTypeDef   EXTI_InitStructure;
	RTC_AlarmTypeDef RTC_AlarmTypeInitStructure;
	NVIC_InitTypeDef   NVIC_InitStructure;

	switch ( cmd )
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	2b0a      	cmp	r3, #10
 8001884:	f200 80f1 	bhi.w	8001a6a <rtc32768_ioctrl+0x1f6>
 8001888:	a201      	add	r2, pc, #4	; (adr r2, 8001890 <rtc32768_ioctrl+0x1c>)
 800188a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800188e:	bf00      	nop
 8001890:	080018bd 	.word	0x080018bd
 8001894:	080018ed 	.word	0x080018ed
 8001898:	0800191d 	.word	0x0800191d
 800189c:	080019cb 	.word	0x080019cb
 80018a0:	080019d7 	.word	0x080019d7
 80018a4:	08001a71 	.word	0x08001a71
 80018a8:	08001a71 	.word	0x08001a71
 80018ac:	08001a71 	.word	0x08001a71
 80018b0:	080019e3 	.word	0x080019e3
 80018b4:	08001a5b 	.word	0x08001a5b
 80018b8:	08001a63 	.word	0x08001a63
	{
		case RTCCMDSETTIME :

			RTC_TimeTypeInitStructure.RTC_Hours = prtcattr->hours;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	789b      	ldrb	r3, [r3, #2]
 80018c0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			RTC_TimeTypeInitStructure.RTC_Minutes = prtcattr->minutes;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	785b      	ldrb	r3, [r3, #1]
 80018c8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			RTC_TimeTypeInitStructure.RTC_Seconds = prtcattr->seconds;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			RTC_TimeTypeInitStructure.RTC_H12 = prtcattr->hourformat;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

			RTC_SetTime(RTC_Format_BIN, &RTC_TimeTypeInitStructure);
 80018de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018e2:	2000      	movs	r0, #0
 80018e4:	4619      	mov	r1, r3
 80018e6:	f004 f96b 	bl	8005bc0 <RTC_SetTime>
			break;
 80018ea:	e0c2      	b.n	8001a72 <rtc32768_ioctrl+0x1fe>
		case RTCCMDSETDATE :

			RTC_DateTypeInitStructure.RTC_Date = prtcattr->date;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	78db      	ldrb	r3, [r3, #3]
 80018f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
			RTC_DateTypeInitStructure.RTC_Month = prtcattr->month;
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	791b      	ldrb	r3, [r3, #4]
 80018f8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
			RTC_DateTypeInitStructure.RTC_WeekDay = prtcattr->weekday;
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	7a1b      	ldrb	r3, [r3, #8]
 8001900:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
			RTC_DateTypeInitStructure.RTC_Year = prtcattr->year;
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	88db      	ldrh	r3, [r3, #6]
 8001908:	b2db      	uxtb	r3, r3
 800190a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

			RTC_SetDate(RTC_Format_BIN,&RTC_DateTypeInitStructure);
 800190e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001912:	2000      	movs	r0, #0
 8001914:	4619      	mov	r1, r3
 8001916:	f004 fa55 	bl	8005dc4 <RTC_SetDate>
			break;
 800191a:	e0aa      	b.n	8001a72 <rtc32768_ioctrl+0x1fe>
		case RTCCMDSETALARMA :

			RTC_AlarmCmd(RTC_Alarm_A,DISABLE);//关闭闹钟A 
 800191c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001920:	2100      	movs	r1, #0
 8001922:	f004 fc69 	bl	80061f8 <RTC_AlarmCmd>

			RTC_TimeTypeInitStructure.RTC_Hours = prtcattr->hours;//小时
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	789b      	ldrb	r3, [r3, #2]
 800192a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			RTC_TimeTypeInitStructure.RTC_Minutes = prtcattr->minutes;//分钟
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	785b      	ldrb	r3, [r3, #1]
 8001932:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			RTC_TimeTypeInitStructure.RTC_Seconds = prtcattr->seconds;//秒
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			RTC_TimeTypeInitStructure.RTC_H12 = RTC_H12_AM;
 800193e:	2300      	movs	r3, #0
 8001940:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

			RTC_AlarmTypeInitStructure.RTC_AlarmDateWeekDay = prtcattr->weekday;//星期
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	7a1b      	ldrb	r3, [r3, #8]
 8001948:	773b      	strb	r3, [r7, #28]
			RTC_AlarmTypeInitStructure.RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_WeekDay;//按星期闹
 800194a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800194e:	61bb      	str	r3, [r7, #24]
			RTC_AlarmTypeInitStructure.RTC_AlarmMask=RTC_AlarmMask_None;//精确匹配星期，时分秒
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]
			RTC_AlarmTypeInitStructure.RTC_AlarmTime=RTC_TimeTypeInitStructure;
 8001954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001956:	613b      	str	r3, [r7, #16]
			RTC_SetAlarm(RTC_Format_BIN,RTC_Alarm_A,&RTC_AlarmTypeInitStructure);
 8001958:	f107 0310 	add.w	r3, r7, #16
 800195c:	2000      	movs	r0, #0
 800195e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001962:	461a      	mov	r2, r3
 8001964:	f004 fb22 	bl	8005fac <RTC_SetAlarm>

			RTC_ClearITPendingBit(RTC_IT_ALRA);//清除RTC闹钟A的标志
 8001968:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800196c:	f005 f99c 	bl	8006ca8 <RTC_ClearITPendingBit>
			EXTI_ClearITPendingBit(EXTI_Line17);//清除LINE17上的中断标志位 
 8001970:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001974:	f002 f82c 	bl	80039d0 <EXTI_ClearITPendingBit>

			RTC_ITConfig(RTC_IT_ALRA,ENABLE);//开启闹钟A中断
 8001978:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800197c:	2101      	movs	r1, #1
 800197e:	f005 f8e3 	bl	8006b48 <RTC_ITConfig>
			RTC_AlarmCmd(RTC_Alarm_A,ENABLE);//开启闹钟A 
 8001982:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001986:	2101      	movs	r1, #1
 8001988:	f004 fc36 	bl	80061f8 <RTC_AlarmCmd>
			EXTI_InitStructure.EXTI_Line = EXTI_Line17;//LINE17
 800198c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001990:	623b      	str	r3, [r7, #32]
			EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;//中断事件
 8001992:	2300      	movs	r3, #0
 8001994:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising; //上升沿触发 
 8001998:	2308      	movs	r3, #8
 800199a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			EXTI_InitStructure.EXTI_LineCmd = ENABLE;//使能LINE17
 800199e:	2301      	movs	r3, #1
 80019a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			EXTI_Init(&EXTI_InitStructure);//配置
 80019a4:	f107 0320 	add.w	r3, r7, #32
 80019a8:	4618      	mov	r0, r3
 80019aa:	f001 ff35 	bl	8003818 <EXTI_Init>

			NVIC_InitStructure.NVIC_IRQChannel = RTC_Alarm_IRQn; 
 80019ae:	2329      	movs	r3, #41	; 0x29
 80019b0:	733b      	strb	r3, [r7, #12]
			NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02;//抢占优先级1
 80019b2:	2302      	movs	r3, #2
 80019b4:	737b      	strb	r3, [r7, #13]
			NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02;//子优先级2
 80019b6:	2302      	movs	r3, #2
 80019b8:	73bb      	strb	r3, [r7, #14]
			NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;//使能外部中断通道
 80019ba:	2301      	movs	r3, #1
 80019bc:	73fb      	strb	r3, [r7, #15]
			NVIC_Init(&NVIC_InitStructure);//配置
 80019be:	f107 030c 	add.w	r3, r7, #12
 80019c2:	4618      	mov	r0, r3
 80019c4:	f001 fe5c 	bl	8003680 <NVIC_Init>
			break;
 80019c8:	e053      	b.n	8001a72 <rtc32768_ioctrl+0x1fe>
		case RTCCMDENABLEALARMA :
			RTC_AlarmCmd(RTC_Alarm_A, ENABLE);//开启闹钟A 
 80019ca:	f44f 7080 	mov.w	r0, #256	; 0x100
 80019ce:	2101      	movs	r1, #1
 80019d0:	f004 fc12 	bl	80061f8 <RTC_AlarmCmd>
			break;
 80019d4:	e04d      	b.n	8001a72 <rtc32768_ioctrl+0x1fe>
		case RTCCMDDISABLEALARMA :
			RTC_AlarmCmd(RTC_Alarm_A, DISABLE);//关闭闹钟A 
 80019d6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80019da:	2100      	movs	r1, #0
 80019dc:	f004 fc0c 	bl	80061f8 <RTC_AlarmCmd>
			break;
 80019e0:	e047      	b.n	8001a72 <rtc32768_ioctrl+0x1fe>
			break;
		case RTCCMDDISABLEALARMB :
			break;
		case RTCCMDSETWAKEUP :

			RTC_WakeUpCmd(DISABLE);//关闭WAKE UP
 80019e2:	2000      	movs	r0, #0
 80019e4:	f004 fce0 	bl	80063a8 <RTC_WakeUpCmd>
			RTC_WakeUpClockConfig( prtcattr->wakeupclk );//唤醒时钟选择
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	691b      	ldr	r3, [r3, #16]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f004 fc97 	bl	8006320 <RTC_WakeUpClockConfig>
			RTC_SetWakeUpCounter( prtcattr->wakeupcycle );//设置WAKE UP自动重装载寄存器
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	8a9b      	ldrh	r3, [r3, #20]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f004 fcb2 	bl	8006360 <RTC_SetWakeUpCounter>

			RTC_ClearITPendingBit(RTC_IT_WUT); //清除RTC WAKE UP的标志
 80019fc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001a00:	f005 f952 	bl	8006ca8 <RTC_ClearITPendingBit>
			EXTI_ClearITPendingBit(EXTI_Line22);//清除LINE22上的中断标志位 
 8001a04:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001a08:	f001 ffe2 	bl	80039d0 <EXTI_ClearITPendingBit>
			RTC_ITConfig(RTC_IT_WUT,ENABLE);//开启WAKE UP 定时器中断
 8001a0c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001a10:	2101      	movs	r1, #1
 8001a12:	f005 f899 	bl	8006b48 <RTC_ITConfig>
			RTC_WakeUpCmd( ENABLE);//开启WAKE UP 定时器　
 8001a16:	2001      	movs	r0, #1
 8001a18:	f004 fcc6 	bl	80063a8 <RTC_WakeUpCmd>

			EXTI_InitStructure.EXTI_Line = EXTI_Line22;//LINE22
 8001a1c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a20:	623b      	str	r3, [r7, #32]
			EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;//中断事件
 8001a22:	2300      	movs	r3, #0
 8001a24:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising; //上升沿触发 
 8001a28:	2308      	movs	r3, #8
 8001a2a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			EXTI_InitStructure.EXTI_LineCmd = ENABLE;//使能LINE22
 8001a2e:	2301      	movs	r3, #1
 8001a30:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			EXTI_Init(&EXTI_InitStructure);//配置
 8001a34:	f107 0320 	add.w	r3, r7, #32
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f001 feed 	bl	8003818 <EXTI_Init>

			NVIC_InitStructure.NVIC_IRQChannel = RTC_WKUP_IRQn; 
 8001a3e:	2303      	movs	r3, #3
 8001a40:	733b      	strb	r3, [r7, #12]
			NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02;//抢占优先级1
 8001a42:	2302      	movs	r3, #2
 8001a44:	737b      	strb	r3, [r7, #13]
			NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x02;//子优先级2
 8001a46:	2302      	movs	r3, #2
 8001a48:	73bb      	strb	r3, [r7, #14]
			NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;//使能外部中断通道
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	73fb      	strb	r3, [r7, #15]
			NVIC_Init(&NVIC_InitStructure);//配置
 8001a4e:	f107 030c 	add.w	r3, r7, #12
 8001a52:	4618      	mov	r0, r3
 8001a54:	f001 fe14 	bl	8003680 <NVIC_Init>
			break;
 8001a58:	e00b      	b.n	8001a72 <rtc32768_ioctrl+0x1fe>
		case RTCCMDENABLEWAKEUP :
			RTC_WakeUpCmd( ENABLE);//开启WAKE UP 定时器
 8001a5a:	2001      	movs	r0, #1
 8001a5c:	f004 fca4 	bl	80063a8 <RTC_WakeUpCmd>
			break;
 8001a60:	e007      	b.n	8001a72 <rtc32768_ioctrl+0x1fe>
		case RTCCMDDISABLEWAKEUP :
			RTC_WakeUpCmd(DISABLE);//关闭WAKE UP
 8001a62:	2000      	movs	r0, #0
 8001a64:	f004 fca0 	bl	80063a8 <RTC_WakeUpCmd>
			break;
 8001a68:	e003      	b.n	8001a72 <rtc32768_ioctrl+0x1fe>
		default:
			return 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	b25b      	sxtb	r3, r3
 8001a6e:	e000      	b.n	8001a72 <rtc32768_ioctrl+0x1fe>
			break;
		case RTCCMDDISABLEALARMA :
			RTC_AlarmCmd(RTC_Alarm_A, DISABLE);//关闭闹钟A 
			break;
		case RTCCMDSETALARMB :
			break;
 8001a70:	bf00      	nop
			RTC_WakeUpCmd(DISABLE);//关闭WAKE UP
			break;
		default:
			return 0;
	}
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3730      	adds	r7, #48	; 0x30
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop

08001a7c <_write>:
#include "led.h"
//#include <stdio.h>
//#include <stdlib.h>

int _write (int fd, char *pBuffer, int size)  
{  
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < size; i++)  
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	e013      	b.n	8001ab6 <_write+0x3a>
	{  
		while (!(USART1->SR & USART_SR_TXE))  
 8001a8e:	bf00      	nop
 8001a90:	4b0d      	ldr	r3, [pc, #52]	; (8001ac8 <_write+0x4c>)
 8001a92:	881b      	ldrh	r3, [r3, #0]
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d0f8      	beq.n	8001a90 <_write+0x14>
		{  
		}  
		USART_SendData(USART1, pBuffer[i]);
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	68ba      	ldr	r2, [r7, #8]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	4807      	ldr	r0, [pc, #28]	; (8001ac8 <_write+0x4c>)
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f007 fa12 	bl	8008ed4 <USART_SendData>
//#include <stdio.h>
//#include <stdlib.h>

int _write (int fd, char *pBuffer, int size)  
{  
	for (int i = 0; i < size; i++)  
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	dbe7      	blt.n	8001a8e <_write+0x12>
			USART_SendData(USART1, '\n');
			while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
		}*/
	}
	
	return size;  
 8001abe:	687b      	ldr	r3, [r7, #4]
}  
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3718      	adds	r7, #24
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40011000 	.word	0x40011000

08001acc <_read>:
int _read (int fd, char *pBuffer, int size)  
{  
 8001acc:	b590      	push	{r4, r7, lr}
 8001ace:	b087      	sub	sp, #28
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < size; i++)  
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
 8001adc:	e013      	b.n	8001b06 <_read+0x3a>
	{  
		while ((USART1->SR & USART_SR_RXNE) == 0)  
 8001ade:	bf00      	nop
 8001ae0:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <_read+0x4c>)
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	f003 0320 	and.w	r3, r3, #32
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d0f8      	beq.n	8001ae0 <_read+0x14>
		{  
		}  
  
		pBuffer[i] = USART_ReceiveData(USART1);  
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	68ba      	ldr	r2, [r7, #8]
 8001af2:	18d4      	adds	r4, r2, r3
 8001af4:	4808      	ldr	r0, [pc, #32]	; (8001b18 <_read+0x4c>)
 8001af6:	f007 f9ff 	bl	8008ef8 <USART_ReceiveData>
 8001afa:	4603      	mov	r3, r0
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	7023      	strb	r3, [r4, #0]
	
	return size;  
}  
int _read (int fd, char *pBuffer, int size)  
{  
	for (int i = 0; i < size; i++)  
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	3301      	adds	r3, #1
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	697a      	ldr	r2, [r7, #20]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	dbe7      	blt.n	8001ade <_read+0x12>
		{  
		}  
  
		pBuffer[i] = USART_ReceiveData(USART1);  
	}  
	return size;  
 8001b0e:	687b      	ldr	r3, [r7, #4]
} 
 8001b10:	4618      	mov	r0, r3
 8001b12:	371c      	adds	r7, #28
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd90      	pop	{r4, r7, pc}
 8001b18:	40011000 	.word	0x40011000

08001b1c <uart_init>:

u8 USART_RX_BUF[USART_REC_LEN];     //ջ,USART_REC_LENֽ.
u16 USART_RX_STA=0;       //״̬	


void uart_init(u32 bound){
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	; 0x28
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
	//GPIO˿
    GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE); //ʹGPIOAʱ
 8001b24:	2001      	movs	r0, #1
 8001b26:	2101      	movs	r1, #1
 8001b28:	f003 fc12 	bl	8005350 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);//ʹUSART1ʱ
 8001b2c:	2010      	movs	r0, #16
 8001b2e:	2101      	movs	r1, #1
 8001b30:	f003 fc86 	bl	8005440 <RCC_APB2PeriphClockCmd>
 
	//1ӦŸӳ
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1); //GPIOA9ΪUSART1
 8001b34:	4825      	ldr	r0, [pc, #148]	; (8001bcc <uart_init+0xb0>)
 8001b36:	2109      	movs	r1, #9
 8001b38:	2207      	movs	r2, #7
 8001b3a:	f002 fe81 	bl	8004840 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1); //GPIOA10ΪUSART1
 8001b3e:	4823      	ldr	r0, [pc, #140]	; (8001bcc <uart_init+0xb0>)
 8001b40:	210a      	movs	r1, #10
 8001b42:	2207      	movs	r2, #7
 8001b44:	f002 fe7c 	bl	8004840 <GPIO_PinAFConfig>
	
	//USART1˿
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10; //GPIOA9GPIOA10
 8001b48:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b4c:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//ù
 8001b4e:	2302      	movs	r3, #2
 8001b50:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	//ٶ50MHz
 8001b54:	2302      	movs	r3, #2
 8001b56:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //츴
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //
 8001b60:	2301      	movs	r3, #1
 8001b62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA,&GPIO_InitStructure); //ʼPA9PA10
 8001b66:	f107 0320 	add.w	r3, r7, #32
 8001b6a:	4818      	ldr	r0, [pc, #96]	; (8001bcc <uart_init+0xb0>)
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f002 fcf9 	bl	8004564 <GPIO_Init>

	//USART1 ʼ
	USART_InitStructure.USART_BaudRate = bound;//
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;//ֳΪ8λݸʽ
 8001b76:	2300      	movs	r3, #0
 8001b78:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;//һֹͣλ
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;//żУλ
 8001b7e:	2300      	movs	r3, #0
 8001b80:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;//Ӳ
 8001b82:	2300      	movs	r3, #0
 8001b84:	83bb      	strh	r3, [r7, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//շģʽ
 8001b86:	230c      	movs	r3, #12
 8001b88:	837b      	strh	r3, [r7, #26]
	USART_Init(USART1, &USART_InitStructure); //ʼ1
 8001b8a:	f107 0310 	add.w	r3, r7, #16
 8001b8e:	4810      	ldr	r0, [pc, #64]	; (8001bd0 <uart_init+0xb4>)
 8001b90:	4619      	mov	r1, r3
 8001b92:	f007 f809 	bl	8008ba8 <USART_Init>
	
	USART_Cmd(USART1, ENABLE);  //ʹܴ1 
 8001b96:	480e      	ldr	r0, [pc, #56]	; (8001bd0 <uart_init+0xb4>)
 8001b98:	2101      	movs	r1, #1
 8001b9a:	f007 f91d 	bl	8008dd8 <USART_Cmd>
	
	//USART_ClearFlag(USART1, USART_FLAG_TC);
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//ж
 8001b9e:	480c      	ldr	r0, [pc, #48]	; (8001bd0 <uart_init+0xb4>)
 8001ba0:	f240 5125 	movw	r1, #1317	; 0x525
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f007 fb3b 	bl	8009220 <USART_ITConfig>

	//Usart1 NVIC 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//1жͨ
 8001baa:	2325      	movs	r3, #37	; 0x25
 8001bac:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3;//ռȼ3
 8001bae:	2303      	movs	r3, #3
 8001bb0:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =3;		//ȼ3
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQͨʹ
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);	//ָĲʼVICĴ
 8001bba:	f107 030c 	add.w	r3, r7, #12
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f001 fd5e 	bl	8003680 <NVIC_Init>

#endif
	
}
 8001bc4:	3728      	adds	r7, #40	; 0x28
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40020000 	.word	0x40020000
 8001bd0:	40011000 	.word	0x40011000

08001bd4 <USART1_IRQHandler>:


void USART1_IRQHandler(void)                	//1жϷ
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
	u8 Res;

	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) 
 8001bda:	480f      	ldr	r0, [pc, #60]	; (8001c18 <USART1_IRQHandler+0x44>)
 8001bdc:	f240 5125 	movw	r1, #1317	; 0x525
 8001be0:	f007 fb92 	bl	8009308 <USART_GetITStatus>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d012      	beq.n	8001c10 <USART1_IRQHandler+0x3c>
	{
		Res = USART_ReceiveData(USART1);
 8001bea:	480b      	ldr	r0, [pc, #44]	; (8001c18 <USART1_IRQHandler+0x44>)
 8001bec:	f007 f984 	bl	8008ef8 <USART_ReceiveData>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	71fb      	strb	r3, [r7, #7]

		//	LedBlink( LedGreen );
		//LedBlink( Res );
		USART_SendData( USART1, Res );
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	4807      	ldr	r0, [pc, #28]	; (8001c18 <USART1_IRQHandler+0x44>)
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f007 f96a 	bl	8008ed4 <USART_SendData>
		while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
 8001c00:	bf00      	nop
 8001c02:	4805      	ldr	r0, [pc, #20]	; (8001c18 <USART1_IRQHandler+0x44>)
 8001c04:	2140      	movs	r1, #64	; 0x40
 8001c06:	f007 fb53 	bl	80092b0 <USART_GetFlagStatus>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d1f8      	bne.n	8001c02 <USART1_IRQHandler+0x2e>
			}
		}   		 
#endif
	} 

} 
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40011000 	.word	0x40011000

08001c1c <NT35510_WriteReg>:

static lcd_atr_t  nt35510_atr;
static const u32 NT35510_DIR[]={0X0000, 0X0080, 0X0040, 0X00C0, 0X0020, 0X0060, 0X00A0, 0X00E0};

static void NT35510_WriteReg( u16 LCD_Reg, u16 LCD_RegValue )
{	
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	460a      	mov	r2, r1
 8001c26:	80fb      	strh	r3, [r7, #6]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	80bb      	strh	r3, [r7, #4]
	LCDWRCMD(LCD_Reg);
 8001c2c:	4a05      	ldr	r2, [pc, #20]	; (8001c44 <NT35510_WriteReg+0x28>)
 8001c2e:	88fb      	ldrh	r3, [r7, #6]
 8001c30:	8013      	strh	r3, [r2, #0]
	LCDWRDATA(LCD_RegValue);
 8001c32:	4a05      	ldr	r2, [pc, #20]	; (8001c48 <NT35510_WriteReg+0x2c>)
 8001c34:	88bb      	ldrh	r3, [r7, #4]
 8001c36:	8013      	strh	r3, [r2, #0]
}
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	6c00007e 	.word	0x6c00007e
 8001c48:	6c000080 	.word	0x6c000080

08001c4c <NT35510_ReadReg>:

static u16 NT35510_ReadReg( u16 LCD_Reg )
{										   
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	80fb      	strh	r3, [r7, #6]
	LCDWRCMD(LCD_Reg);		
 8001c56:	4a06      	ldr	r2, [pc, #24]	; (8001c70 <NT35510_ReadReg+0x24>)
 8001c58:	88fb      	ldrh	r3, [r7, #6]
 8001c5a:	8013      	strh	r3, [r2, #0]
	delay_us(5);		  
 8001c5c:	2005      	movs	r0, #5
 8001c5e:	f7fe fe6f 	bl	8000940 <delay_us>
	return LCDRDDATA();
 8001c62:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <NT35510_ReadReg+0x28>)
 8001c64:	881b      	ldrh	r3, [r3, #0]
 8001c66:	b29b      	uxth	r3, r3
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	6c00007e 	.word	0x6c00007e
 8001c74:	6c000080 	.word	0x6c000080

08001c78 <NT35510_WriteRAM_Prepare>:

static void NT35510_WriteRAM_Prepare( void )
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
	LCDWRCMD(nt35510_atr.cmdwrdata);
 8001c7c:	4b03      	ldr	r3, [pc, #12]	; (8001c8c <NT35510_WriteRAM_Prepare+0x14>)
 8001c7e:	4a04      	ldr	r2, [pc, #16]	; (8001c90 <NT35510_WriteRAM_Prepare+0x18>)
 8001c80:	89d2      	ldrh	r2, [r2, #14]
 8001c82:	801a      	strh	r2, [r3, #0]
}
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	6c00007e 	.word	0x6c00007e
 8001c90:	20000d48 	.word	0x20000d48

08001c94 <NT35510_SetCursor>:

static void NT35510_SetCursor( u16 x, u16 y )
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	460a      	mov	r2, r1
 8001c9e:	80fb      	strh	r3, [r7, #6]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	80bb      	strh	r3, [r7, #4]
	NT35510_WriteReg(nt35510_atr.cmdsetx, x >> 8);  
 8001ca4:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <NT35510_SetCursor+0x68>)
 8001ca6:	8a1a      	ldrh	r2, [r3, #16]
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	0a1b      	lsrs	r3, r3, #8
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	4610      	mov	r0, r2
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f7ff ffb3 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsetx+1, x & 0XFF);	  
 8001cb6:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <NT35510_SetCursor+0x68>)
 8001cb8:	8a1b      	ldrh	r3, [r3, #16]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	88fb      	ldrh	r3, [r7, #6]
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	4610      	mov	r0, r2
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f7ff ffa8 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety, y >> 8);   
 8001ccc:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <NT35510_SetCursor+0x68>)
 8001cce:	8a5a      	ldrh	r2, [r3, #18]
 8001cd0:	88bb      	ldrh	r3, [r7, #4]
 8001cd2:	0a1b      	lsrs	r3, r3, #8
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	4610      	mov	r0, r2
 8001cd8:	4619      	mov	r1, r3
 8001cda:	f7ff ff9f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety+1, y & 0XFF);  
 8001cde:	4b07      	ldr	r3, [pc, #28]	; (8001cfc <NT35510_SetCursor+0x68>)
 8001ce0:	8a5b      	ldrh	r3, [r3, #18]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	88bb      	ldrh	r3, [r7, #4]
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	4610      	mov	r0, r2
 8001cee:	4619      	mov	r1, r3
 8001cf0:	f7ff ff94 	bl	8001c1c <NT35510_WriteReg>
}
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000d48 	.word	0x20000d48

08001d00 <NT35510_SetWindow>:

static void NT35510_SetWindow(u16 x0,u16 y0,u16 x1,u16 y1)
{   
 8001d00:	b590      	push	{r4, r7, lr}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4604      	mov	r4, r0
 8001d08:	4608      	mov	r0, r1
 8001d0a:	4611      	mov	r1, r2
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4623      	mov	r3, r4
 8001d10:	80fb      	strh	r3, [r7, #6]
 8001d12:	4603      	mov	r3, r0
 8001d14:	80bb      	strh	r3, [r7, #4]
 8001d16:	460b      	mov	r3, r1
 8001d18:	807b      	strh	r3, [r7, #2]
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	803b      	strh	r3, [r7, #0]
	NT35510_WriteReg(nt35510_atr.cmdsetx, x0 >> 8);  
 8001d1e:	4b2b      	ldr	r3, [pc, #172]	; (8001dcc <NT35510_SetWindow+0xcc>)
 8001d20:	8a1a      	ldrh	r2, [r3, #16]
 8001d22:	88fb      	ldrh	r3, [r7, #6]
 8001d24:	0a1b      	lsrs	r3, r3, #8
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	4610      	mov	r0, r2
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	f7ff ff76 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsetx+1, x0 & 0XFF);	  
 8001d30:	4b26      	ldr	r3, [pc, #152]	; (8001dcc <NT35510_SetWindow+0xcc>)
 8001d32:	8a1b      	ldrh	r3, [r3, #16]
 8001d34:	3301      	adds	r3, #1
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	88fb      	ldrh	r3, [r7, #6]
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	4610      	mov	r0, r2
 8001d40:	4619      	mov	r1, r3
 8001d42:	f7ff ff6b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsetx+2, x1 >> 8);   
 8001d46:	4b21      	ldr	r3, [pc, #132]	; (8001dcc <NT35510_SetWindow+0xcc>)
 8001d48:	8a1b      	ldrh	r3, [r3, #16]
 8001d4a:	3302      	adds	r3, #2
 8001d4c:	b29a      	uxth	r2, r3
 8001d4e:	887b      	ldrh	r3, [r7, #2]
 8001d50:	0a1b      	lsrs	r3, r3, #8
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	4610      	mov	r0, r2
 8001d56:	4619      	mov	r1, r3
 8001d58:	f7ff ff60 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsetx+3, x1 & 0XFF);   
 8001d5c:	4b1b      	ldr	r3, [pc, #108]	; (8001dcc <NT35510_SetWindow+0xcc>)
 8001d5e:	8a1b      	ldrh	r3, [r3, #16]
 8001d60:	3303      	adds	r3, #3
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	887b      	ldrh	r3, [r7, #2]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	4610      	mov	r0, r2
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f7ff ff55 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety, y0 >> 8);   
 8001d72:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <NT35510_SetWindow+0xcc>)
 8001d74:	8a5a      	ldrh	r2, [r3, #18]
 8001d76:	88bb      	ldrh	r3, [r7, #4]
 8001d78:	0a1b      	lsrs	r3, r3, #8
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	4619      	mov	r1, r3
 8001d80:	f7ff ff4c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety+1, y0 & 0XFF);  
 8001d84:	4b11      	ldr	r3, [pc, #68]	; (8001dcc <NT35510_SetWindow+0xcc>)
 8001d86:	8a5b      	ldrh	r3, [r3, #18]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	88bb      	ldrh	r3, [r7, #4]
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	4610      	mov	r0, r2
 8001d94:	4619      	mov	r1, r3
 8001d96:	f7ff ff41 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety+2, y1 >> 8);   
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <NT35510_SetWindow+0xcc>)
 8001d9c:	8a5b      	ldrh	r3, [r3, #18]
 8001d9e:	3302      	adds	r3, #2
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	883b      	ldrh	r3, [r7, #0]
 8001da4:	0a1b      	lsrs	r3, r3, #8
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7ff ff36 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(nt35510_atr.cmdsety+3, y1 & 0XFF);  
 8001db0:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <NT35510_SetWindow+0xcc>)
 8001db2:	8a5b      	ldrh	r3, [r3, #18]
 8001db4:	3303      	adds	r3, #3
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	883b      	ldrh	r3, [r7, #0]
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	f7ff ff2b 	bl	8001c1c <NT35510_WriteReg>
}
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd90      	pop	{r4, r7, pc}
 8001dcc:	20000d48 	.word	0x20000d48

08001dd0 <NT35510_DrawPixel>:

static void NT35510_DrawPixel( u16 x, u16 y, u16 color )
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	80fb      	strh	r3, [r7, #6]
 8001dda:	460b      	mov	r3, r1
 8001ddc:	80bb      	strh	r3, [r7, #4]
 8001dde:	4613      	mov	r3, r2
 8001de0:	807b      	strh	r3, [r7, #2]
	NT35510_SetCursor( x, y );		//设置光标位置
 8001de2:	88fa      	ldrh	r2, [r7, #6]
 8001de4:	88bb      	ldrh	r3, [r7, #4]
 8001de6:	4610      	mov	r0, r2
 8001de8:	4619      	mov	r1, r3
 8001dea:	f7ff ff53 	bl	8001c94 <NT35510_SetCursor>
	NT35510_WriteRAM_Prepare();	//开始写入GRAM
 8001dee:	f7ff ff43 	bl	8001c78 <NT35510_WriteRAM_Prepare>
	LCDWRDATA(color);
 8001df2:	4a03      	ldr	r2, [pc, #12]	; (8001e00 <NT35510_DrawPixel+0x30>)
 8001df4:	887b      	ldrh	r3, [r7, #2]
 8001df6:	8013      	strh	r3, [r2, #0]
}
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	6c000080 	.word	0x6c000080

08001e04 <NT35510_Clear>:

static void NT35510_Clear(u16 color)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80fb      	strh	r3, [r7, #6]
	u32 i;

	NT35510_SetWindow(0, 0, nt35510_atr.width - 1, nt35510_atr.height - 1);
 8001e0e:	4b12      	ldr	r3, [pc, #72]	; (8001e58 <NT35510_Clear+0x54>)
 8001e10:	881b      	ldrh	r3, [r3, #0]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	4b10      	ldr	r3, [pc, #64]	; (8001e58 <NT35510_Clear+0x54>)
 8001e18:	885b      	ldrh	r3, [r3, #2]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	2000      	movs	r0, #0
 8001e20:	2100      	movs	r1, #0
 8001e22:	f7ff ff6d 	bl	8001d00 <NT35510_SetWindow>
	NT35510_WriteRAM_Prepare();
 8001e26:	f7ff ff27 	bl	8001c78 <NT35510_WriteRAM_Prepare>
	for(i = 0; i < nt35510_atr.width * nt35510_atr.height; i++)
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	e005      	b.n	8001e3c <NT35510_Clear+0x38>
	{
		LCDWRDATA(color);
 8001e30:	4a0a      	ldr	r2, [pc, #40]	; (8001e5c <NT35510_Clear+0x58>)
 8001e32:	88fb      	ldrh	r3, [r7, #6]
 8001e34:	8013      	strh	r3, [r2, #0]
{
	u32 i;

	NT35510_SetWindow(0, 0, nt35510_atr.width - 1, nt35510_atr.height - 1);
	NT35510_WriteRAM_Prepare();
	for(i = 0; i < nt35510_atr.width * nt35510_atr.height; i++)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <NT35510_Clear+0x54>)
 8001e3e:	881b      	ldrh	r3, [r3, #0]
 8001e40:	461a      	mov	r2, r3
 8001e42:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <NT35510_Clear+0x54>)
 8001e44:	885b      	ldrh	r3, [r3, #2]
 8001e46:	fb03 f302 	mul.w	r3, r3, r2
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d8ee      	bhi.n	8001e30 <NT35510_Clear+0x2c>
	{
		LCDWRDATA(color);
	}
}
 8001e52:	3710      	adds	r7, #16
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000d48 	.word	0x20000d48
 8001e5c:	6c000080 	.word	0x6c000080

08001e60 <NT35510_CheckID>:

static uint32_t NT35510_CheckID(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
	u8 id1, id2, id3;

	id1 = NT35510_ReadReg(0XDA00);	//should be 0x00
 8001e66:	f44f 405a 	mov.w	r0, #55808	; 0xda00
 8001e6a:	f7ff feef 	bl	8001c4c <NT35510_ReadReg>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
	id2 = NT35510_ReadReg(0XDB00);	//should be 0x80
 8001e72:	f44f 405b 	mov.w	r0, #56064	; 0xdb00
 8001e76:	f7ff fee9 	bl	8001c4c <NT35510_ReadReg>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	71bb      	strb	r3, [r7, #6]
	id3 = NT35510_ReadReg(0XDC00);	//should be 0x00
 8001e7e:	f44f 405c 	mov.w	r0, #56320	; 0xdc00
 8001e82:	f7ff fee3 	bl	8001c4c <NT35510_ReadReg>
 8001e86:	4603      	mov	r3, r0
 8001e88:	717b      	strb	r3, [r7, #5]
	printf(" Read ID:%x, %x, %x\r\n", id1, id2, id3);
 8001e8a:	79f9      	ldrb	r1, [r7, #7]
 8001e8c:	79ba      	ldrb	r2, [r7, #6]
 8001e8e:	797b      	ldrb	r3, [r7, #5]
 8001e90:	4809      	ldr	r0, [pc, #36]	; (8001eb8 <NT35510_CheckID+0x58>)
 8001e92:	f008 fd87 	bl	800a9a4 <printf>

	if((id1 == 0x00) && (id2 == 0x80) && (id3 == 0x00))
 8001e96:	79fb      	ldrb	r3, [r7, #7]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d107      	bne.n	8001eac <NT35510_CheckID+0x4c>
 8001e9c:	79bb      	ldrb	r3, [r7, #6]
 8001e9e:	2b80      	cmp	r3, #128	; 0x80
 8001ea0:	d104      	bne.n	8001eac <NT35510_CheckID+0x4c>
 8001ea2:	797b      	ldrb	r3, [r7, #5]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d101      	bne.n	8001eac <NT35510_CheckID+0x4c>
		return 0x35510;
 8001ea8:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <NT35510_CheckID+0x5c>)
 8001eaa:	e000      	b.n	8001eae <NT35510_CheckID+0x4e>
	else
		return 0;
 8001eac:	2300      	movs	r3, #0

}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	08011d88 	.word	0x08011d88
 8001ebc:	00035510 	.word	0x00035510

08001ec0 <NT35510_AtrInit>:

static void NT35510_AtrInit( void )
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
	nt35510_atr.width = 480;
 8001ec4:	4b13      	ldr	r3, [pc, #76]	; (8001f14 <NT35510_AtrInit+0x54>)
 8001ec6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001eca:	801a      	strh	r2, [r3, #0]
	nt35510_atr.height = 800;
 8001ecc:	4b11      	ldr	r3, [pc, #68]	; (8001f14 <NT35510_AtrInit+0x54>)
 8001ece:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001ed2:	805a      	strh	r2, [r3, #2]
	nt35510_atr.asc2size = ASC2_12;
 8001ed4:	4b0f      	ldr	r3, [pc, #60]	; (8001f14 <NT35510_AtrInit+0x54>)
 8001ed6:	220c      	movs	r2, #12
 8001ed8:	809a      	strh	r2, [r3, #4]
	nt35510_atr.showmode = LCDMODENOBACK;
 8001eda:	4b0e      	ldr	r3, [pc, #56]	; (8001f14 <NT35510_AtrInit+0x54>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	80da      	strh	r2, [r3, #6]
	nt35510_atr.showdir  = LCDSHOWV;
 8001ee0:	4b0c      	ldr	r3, [pc, #48]	; (8001f14 <NT35510_AtrInit+0x54>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	811a      	strh	r2, [r3, #8]
	nt35510_atr.brushcolor = BLACK;
 8001ee6:	4b0b      	ldr	r3, [pc, #44]	; (8001f14 <NT35510_AtrInit+0x54>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	815a      	strh	r2, [r3, #10]
	nt35510_atr.backcolor = RED;
 8001eec:	4b09      	ldr	r3, [pc, #36]	; (8001f14 <NT35510_AtrInit+0x54>)
 8001eee:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001ef2:	819a      	strh	r2, [r3, #12]
	nt35510_atr.cmdwrdata = 0X2C00;
 8001ef4:	4b07      	ldr	r3, [pc, #28]	; (8001f14 <NT35510_AtrInit+0x54>)
 8001ef6:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8001efa:	81da      	strh	r2, [r3, #14]
	nt35510_atr.cmdsetx = 0X2A00;
 8001efc:	4b05      	ldr	r3, [pc, #20]	; (8001f14 <NT35510_AtrInit+0x54>)
 8001efe:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8001f02:	821a      	strh	r2, [r3, #16]
	nt35510_atr.cmdsety = 0X2B00;
 8001f04:	4b03      	ldr	r3, [pc, #12]	; (8001f14 <NT35510_AtrInit+0x54>)
 8001f06:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8001f0a:	825a      	strh	r2, [r3, #18]
}
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	20000d48 	.word	0x20000d48

08001f18 <NT35510_Init>:

static void NT35510_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
	delay_ms(50);
 8001f1c:	2032      	movs	r0, #50	; 0x32
 8001f1e:	f7fe fd77 	bl	8000a10 <delay_ms>
	NT35510_WriteReg(0x0000,0x0001);
 8001f22:	2000      	movs	r0, #0
 8001f24:	2101      	movs	r1, #1
 8001f26:	f7ff fe79 	bl	8001c1c <NT35510_WriteReg>
	delay_ms(50);
 8001f2a:	2032      	movs	r0, #50	; 0x32
 8001f2c:	f7fe fd70 	bl	8000a10 <delay_ms>

	NT35510_WriteReg(0xF000,0x55);
 8001f30:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8001f34:	2155      	movs	r1, #85	; 0x55
 8001f36:	f7ff fe71 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xF001,0xAA);
 8001f3a:	f24f 0001 	movw	r0, #61441	; 0xf001
 8001f3e:	21aa      	movs	r1, #170	; 0xaa
 8001f40:	f7ff fe6c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xF002,0x52);
 8001f44:	f24f 0002 	movw	r0, #61442	; 0xf002
 8001f48:	2152      	movs	r1, #82	; 0x52
 8001f4a:	f7ff fe67 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xF003,0x08);
 8001f4e:	f24f 0003 	movw	r0, #61443	; 0xf003
 8001f52:	2108      	movs	r1, #8
 8001f54:	f7ff fe62 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xF004,0x01);
 8001f58:	f24f 0004 	movw	r0, #61444	; 0xf004
 8001f5c:	2101      	movs	r1, #1
 8001f5e:	f7ff fe5d 	bl	8001c1c <NT35510_WriteReg>

	//AVDD Set AVDD 5.2V
	NT35510_WriteReg(0xB000,0x0D);
 8001f62:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8001f66:	210d      	movs	r1, #13
 8001f68:	f7ff fe58 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB001,0x0D);
 8001f6c:	f24b 0001 	movw	r0, #45057	; 0xb001
 8001f70:	210d      	movs	r1, #13
 8001f72:	f7ff fe53 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB002,0x0D);
 8001f76:	f24b 0002 	movw	r0, #45058	; 0xb002
 8001f7a:	210d      	movs	r1, #13
 8001f7c:	f7ff fe4e 	bl	8001c1c <NT35510_WriteReg>

	//AVDD ratio
	NT35510_WriteReg(0xB600,0x34);
 8001f80:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8001f84:	2134      	movs	r1, #52	; 0x34
 8001f86:	f7ff fe49 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB601,0x34);
 8001f8a:	f24b 6001 	movw	r0, #46593	; 0xb601
 8001f8e:	2134      	movs	r1, #52	; 0x34
 8001f90:	f7ff fe44 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB602,0x34);
 8001f94:	f24b 6002 	movw	r0, #46594	; 0xb602
 8001f98:	2134      	movs	r1, #52	; 0x34
 8001f9a:	f7ff fe3f 	bl	8001c1c <NT35510_WriteReg>

	//AVEE -5.2V
	NT35510_WriteReg(0xB100,0x0D);
 8001f9e:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8001fa2:	210d      	movs	r1, #13
 8001fa4:	f7ff fe3a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB101,0x0D);
 8001fa8:	f24b 1001 	movw	r0, #45313	; 0xb101
 8001fac:	210d      	movs	r1, #13
 8001fae:	f7ff fe35 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB102,0x0D);
 8001fb2:	f24b 1002 	movw	r0, #45314	; 0xb102
 8001fb6:	210d      	movs	r1, #13
 8001fb8:	f7ff fe30 	bl	8001c1c <NT35510_WriteReg>

	//AVEE ratio
	NT35510_WriteReg(0xB700,0x34);
 8001fbc:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8001fc0:	2134      	movs	r1, #52	; 0x34
 8001fc2:	f7ff fe2b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB701,0x34);
 8001fc6:	f24b 7001 	movw	r0, #46849	; 0xb701
 8001fca:	2134      	movs	r1, #52	; 0x34
 8001fcc:	f7ff fe26 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB702,0x34);
 8001fd0:	f24b 7002 	movw	r0, #46850	; 0xb702
 8001fd4:	2134      	movs	r1, #52	; 0x34
 8001fd6:	f7ff fe21 	bl	8001c1c <NT35510_WriteReg>

	//VCL -2.5V
	NT35510_WriteReg(0xB200,0x00);
 8001fda:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 8001fde:	2100      	movs	r1, #0
 8001fe0:	f7ff fe1c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB201,0x00);
 8001fe4:	f24b 2001 	movw	r0, #45569	; 0xb201
 8001fe8:	2100      	movs	r1, #0
 8001fea:	f7ff fe17 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB202,0x00);
 8001fee:	f24b 2002 	movw	r0, #45570	; 0xb202
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	f7ff fe12 	bl	8001c1c <NT35510_WriteReg>

	//VCL ratio
	NT35510_WriteReg(0xB800,0x24);
 8001ff8:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8001ffc:	2124      	movs	r1, #36	; 0x24
 8001ffe:	f7ff fe0d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB801,0x24);
 8002002:	f64b 0001 	movw	r0, #47105	; 0xb801
 8002006:	2124      	movs	r1, #36	; 0x24
 8002008:	f7ff fe08 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB802,0x24);
 800200c:	f64b 0002 	movw	r0, #47106	; 0xb802
 8002010:	2124      	movs	r1, #36	; 0x24
 8002012:	f7ff fe03 	bl	8001c1c <NT35510_WriteReg>

	//VGH 15V (Free pump)
	NT35510_WriteReg(0xBF00,0x01);
 8002016:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 800201a:	2101      	movs	r1, #1
 800201c:	f7ff fdfe 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB300,0x0F);
 8002020:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 8002024:	210f      	movs	r1, #15
 8002026:	f7ff fdf9 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB301,0x0F);
 800202a:	f24b 3001 	movw	r0, #45825	; 0xb301
 800202e:	210f      	movs	r1, #15
 8002030:	f7ff fdf4 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB302,0x0F);
 8002034:	f24b 3002 	movw	r0, #45826	; 0xb302
 8002038:	210f      	movs	r1, #15
 800203a:	f7ff fdef 	bl	8001c1c <NT35510_WriteReg>

	//VGH ratio
	NT35510_WriteReg(0xB900,0x34);
 800203e:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8002042:	2134      	movs	r1, #52	; 0x34
 8002044:	f7ff fdea 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB901,0x34);
 8002048:	f64b 1001 	movw	r0, #47361	; 0xb901
 800204c:	2134      	movs	r1, #52	; 0x34
 800204e:	f7ff fde5 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB902,0x34);
 8002052:	f64b 1002 	movw	r0, #47362	; 0xb902
 8002056:	2134      	movs	r1, #52	; 0x34
 8002058:	f7ff fde0 	bl	8001c1c <NT35510_WriteReg>

	//VGL_REG -10V
	NT35510_WriteReg(0xB500,0x08);
 800205c:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 8002060:	2108      	movs	r1, #8
 8002062:	f7ff fddb 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB501,0x08);
 8002066:	f24b 5001 	movw	r0, #46337	; 0xb501
 800206a:	2108      	movs	r1, #8
 800206c:	f7ff fdd6 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB502,0x08);
 8002070:	f24b 5002 	movw	r0, #46338	; 0xb502
 8002074:	2108      	movs	r1, #8
 8002076:	f7ff fdd1 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xC200,0x03);
 800207a:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 800207e:	2103      	movs	r1, #3
 8002080:	f7ff fdcc 	bl	8001c1c <NT35510_WriteReg>

	//VGLX ratio
	NT35510_WriteReg(0xBA00,0x24);
 8002084:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 8002088:	2124      	movs	r1, #36	; 0x24
 800208a:	f7ff fdc7 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xBA01,0x24);
 800208e:	f64b 2001 	movw	r0, #47617	; 0xba01
 8002092:	2124      	movs	r1, #36	; 0x24
 8002094:	f7ff fdc2 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xBA02,0x24);
 8002098:	f64b 2002 	movw	r0, #47618	; 0xba02
 800209c:	2124      	movs	r1, #36	; 0x24
 800209e:	f7ff fdbd 	bl	8001c1c <NT35510_WriteReg>

	//VGMP/VGSP 4.5V/0V
	NT35510_WriteReg(0xBC00,0x00);
 80020a2:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 80020a6:	2100      	movs	r1, #0
 80020a8:	f7ff fdb8 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xBC01,0x78);
 80020ac:	f64b 4001 	movw	r0, #48129	; 0xbc01
 80020b0:	2178      	movs	r1, #120	; 0x78
 80020b2:	f7ff fdb3 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xBC02,0x00);
 80020b6:	f64b 4002 	movw	r0, #48130	; 0xbc02
 80020ba:	2100      	movs	r1, #0
 80020bc:	f7ff fdae 	bl	8001c1c <NT35510_WriteReg>

	//VGMN/VGSN -4.5V/0V
	NT35510_WriteReg(0xBD00,0x00);
 80020c0:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 80020c4:	2100      	movs	r1, #0
 80020c6:	f7ff fda9 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xBD01,0x78);
 80020ca:	f64b 5001 	movw	r0, #48385	; 0xbd01
 80020ce:	2178      	movs	r1, #120	; 0x78
 80020d0:	f7ff fda4 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xBD02,0x00);
 80020d4:	f64b 5002 	movw	r0, #48386	; 0xbd02
 80020d8:	2100      	movs	r1, #0
 80020da:	f7ff fd9f 	bl	8001c1c <NT35510_WriteReg>

	//VCOM
	NT35510_WriteReg(0xBE00,0x00);
 80020de:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 80020e2:	2100      	movs	r1, #0
 80020e4:	f7ff fd9a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xBE01,0x64);
 80020e8:	f64b 6001 	movw	r0, #48641	; 0xbe01
 80020ec:	2164      	movs	r1, #100	; 0x64
 80020ee:	f7ff fd95 	bl	8001c1c <NT35510_WriteReg>

	//Gamma Setting
	NT35510_WriteReg(0xD100,0x00);
 80020f2:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 80020f6:	2100      	movs	r1, #0
 80020f8:	f7ff fd90 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD101,0x33);
 80020fc:	f24d 1001 	movw	r0, #53505	; 0xd101
 8002100:	2133      	movs	r1, #51	; 0x33
 8002102:	f7ff fd8b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD102,0x00);
 8002106:	f24d 1002 	movw	r0, #53506	; 0xd102
 800210a:	2100      	movs	r1, #0
 800210c:	f7ff fd86 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD103,0x34);
 8002110:	f24d 1003 	movw	r0, #53507	; 0xd103
 8002114:	2134      	movs	r1, #52	; 0x34
 8002116:	f7ff fd81 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD104,0x00);
 800211a:	f24d 1004 	movw	r0, #53508	; 0xd104
 800211e:	2100      	movs	r1, #0
 8002120:	f7ff fd7c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD105,0x3A);
 8002124:	f24d 1005 	movw	r0, #53509	; 0xd105
 8002128:	213a      	movs	r1, #58	; 0x3a
 800212a:	f7ff fd77 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD106,0x00);
 800212e:	f24d 1006 	movw	r0, #53510	; 0xd106
 8002132:	2100      	movs	r1, #0
 8002134:	f7ff fd72 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD107,0x4A);
 8002138:	f24d 1007 	movw	r0, #53511	; 0xd107
 800213c:	214a      	movs	r1, #74	; 0x4a
 800213e:	f7ff fd6d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD108,0x00);
 8002142:	f24d 1008 	movw	r0, #53512	; 0xd108
 8002146:	2100      	movs	r1, #0
 8002148:	f7ff fd68 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD109,0x5C);
 800214c:	f24d 1009 	movw	r0, #53513	; 0xd109
 8002150:	215c      	movs	r1, #92	; 0x5c
 8002152:	f7ff fd63 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10A,0x00);
 8002156:	f24d 100a 	movw	r0, #53514	; 0xd10a
 800215a:	2100      	movs	r1, #0
 800215c:	f7ff fd5e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10B,0x81);
 8002160:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8002164:	2181      	movs	r1, #129	; 0x81
 8002166:	f7ff fd59 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10C,0x00);
 800216a:	f24d 100c 	movw	r0, #53516	; 0xd10c
 800216e:	2100      	movs	r1, #0
 8002170:	f7ff fd54 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10D,0xA6);
 8002174:	f24d 100d 	movw	r0, #53517	; 0xd10d
 8002178:	21a6      	movs	r1, #166	; 0xa6
 800217a:	f7ff fd4f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10E,0x00);
 800217e:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8002182:	2100      	movs	r1, #0
 8002184:	f7ff fd4a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD10F,0xE5);
 8002188:	f24d 100f 	movw	r0, #53519	; 0xd10f
 800218c:	21e5      	movs	r1, #229	; 0xe5
 800218e:	f7ff fd45 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD110,0x01);
 8002192:	f24d 1010 	movw	r0, #53520	; 0xd110
 8002196:	2101      	movs	r1, #1
 8002198:	f7ff fd40 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD111,0x13);
 800219c:	f24d 1011 	movw	r0, #53521	; 0xd111
 80021a0:	2113      	movs	r1, #19
 80021a2:	f7ff fd3b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD112,0x01);
 80021a6:	f24d 1012 	movw	r0, #53522	; 0xd112
 80021aa:	2101      	movs	r1, #1
 80021ac:	f7ff fd36 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD113,0x54);
 80021b0:	f24d 1013 	movw	r0, #53523	; 0xd113
 80021b4:	2154      	movs	r1, #84	; 0x54
 80021b6:	f7ff fd31 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD114,0x01);
 80021ba:	f24d 1014 	movw	r0, #53524	; 0xd114
 80021be:	2101      	movs	r1, #1
 80021c0:	f7ff fd2c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD115,0x82);
 80021c4:	f24d 1015 	movw	r0, #53525	; 0xd115
 80021c8:	2182      	movs	r1, #130	; 0x82
 80021ca:	f7ff fd27 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD116,0x01);
 80021ce:	f24d 1016 	movw	r0, #53526	; 0xd116
 80021d2:	2101      	movs	r1, #1
 80021d4:	f7ff fd22 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD117,0xCA);
 80021d8:	f24d 1017 	movw	r0, #53527	; 0xd117
 80021dc:	21ca      	movs	r1, #202	; 0xca
 80021de:	f7ff fd1d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD118,0x02);
 80021e2:	f24d 1018 	movw	r0, #53528	; 0xd118
 80021e6:	2102      	movs	r1, #2
 80021e8:	f7ff fd18 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD119,0x00);
 80021ec:	f24d 1019 	movw	r0, #53529	; 0xd119
 80021f0:	2100      	movs	r1, #0
 80021f2:	f7ff fd13 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11A,0x02);
 80021f6:	f24d 101a 	movw	r0, #53530	; 0xd11a
 80021fa:	2102      	movs	r1, #2
 80021fc:	f7ff fd0e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11B,0x01);
 8002200:	f24d 101b 	movw	r0, #53531	; 0xd11b
 8002204:	2101      	movs	r1, #1
 8002206:	f7ff fd09 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11C,0x02);
 800220a:	f24d 101c 	movw	r0, #53532	; 0xd11c
 800220e:	2102      	movs	r1, #2
 8002210:	f7ff fd04 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11D,0x34);
 8002214:	f24d 101d 	movw	r0, #53533	; 0xd11d
 8002218:	2134      	movs	r1, #52	; 0x34
 800221a:	f7ff fcff 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11E,0x02);
 800221e:	f24d 101e 	movw	r0, #53534	; 0xd11e
 8002222:	2102      	movs	r1, #2
 8002224:	f7ff fcfa 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD11F,0x67);
 8002228:	f24d 101f 	movw	r0, #53535	; 0xd11f
 800222c:	2167      	movs	r1, #103	; 0x67
 800222e:	f7ff fcf5 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD120,0x02);
 8002232:	f24d 1020 	movw	r0, #53536	; 0xd120
 8002236:	2102      	movs	r1, #2
 8002238:	f7ff fcf0 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD121,0x84);
 800223c:	f24d 1021 	movw	r0, #53537	; 0xd121
 8002240:	2184      	movs	r1, #132	; 0x84
 8002242:	f7ff fceb 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD122,0x02);
 8002246:	f24d 1022 	movw	r0, #53538	; 0xd122
 800224a:	2102      	movs	r1, #2
 800224c:	f7ff fce6 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD123,0xA4);
 8002250:	f24d 1023 	movw	r0, #53539	; 0xd123
 8002254:	21a4      	movs	r1, #164	; 0xa4
 8002256:	f7ff fce1 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD124,0x02);
 800225a:	f24d 1024 	movw	r0, #53540	; 0xd124
 800225e:	2102      	movs	r1, #2
 8002260:	f7ff fcdc 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD125,0xB7);
 8002264:	f24d 1025 	movw	r0, #53541	; 0xd125
 8002268:	21b7      	movs	r1, #183	; 0xb7
 800226a:	f7ff fcd7 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD126,0x02);
 800226e:	f24d 1026 	movw	r0, #53542	; 0xd126
 8002272:	2102      	movs	r1, #2
 8002274:	f7ff fcd2 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD127,0xCF);
 8002278:	f24d 1027 	movw	r0, #53543	; 0xd127
 800227c:	21cf      	movs	r1, #207	; 0xcf
 800227e:	f7ff fccd 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD128,0x02);
 8002282:	f24d 1028 	movw	r0, #53544	; 0xd128
 8002286:	2102      	movs	r1, #2
 8002288:	f7ff fcc8 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD129,0xDE);
 800228c:	f24d 1029 	movw	r0, #53545	; 0xd129
 8002290:	21de      	movs	r1, #222	; 0xde
 8002292:	f7ff fcc3 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12A,0x02);
 8002296:	f24d 102a 	movw	r0, #53546	; 0xd12a
 800229a:	2102      	movs	r1, #2
 800229c:	f7ff fcbe 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12B,0xF2);
 80022a0:	f24d 102b 	movw	r0, #53547	; 0xd12b
 80022a4:	21f2      	movs	r1, #242	; 0xf2
 80022a6:	f7ff fcb9 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12C,0x02);
 80022aa:	f24d 102c 	movw	r0, #53548	; 0xd12c
 80022ae:	2102      	movs	r1, #2
 80022b0:	f7ff fcb4 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12D,0xFE);
 80022b4:	f24d 102d 	movw	r0, #53549	; 0xd12d
 80022b8:	21fe      	movs	r1, #254	; 0xfe
 80022ba:	f7ff fcaf 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12E,0x03);
 80022be:	f24d 102e 	movw	r0, #53550	; 0xd12e
 80022c2:	2103      	movs	r1, #3
 80022c4:	f7ff fcaa 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD12F,0x10);
 80022c8:	f24d 102f 	movw	r0, #53551	; 0xd12f
 80022cc:	2110      	movs	r1, #16
 80022ce:	f7ff fca5 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD130,0x03);
 80022d2:	f24d 1030 	movw	r0, #53552	; 0xd130
 80022d6:	2103      	movs	r1, #3
 80022d8:	f7ff fca0 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD131,0x33);
 80022dc:	f24d 1031 	movw	r0, #53553	; 0xd131
 80022e0:	2133      	movs	r1, #51	; 0x33
 80022e2:	f7ff fc9b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD132,0x03);
 80022e6:	f24d 1032 	movw	r0, #53554	; 0xd132
 80022ea:	2103      	movs	r1, #3
 80022ec:	f7ff fc96 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD133,0x6D);
 80022f0:	f24d 1033 	movw	r0, #53555	; 0xd133
 80022f4:	216d      	movs	r1, #109	; 0x6d
 80022f6:	f7ff fc91 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD200,0x00);
 80022fa:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 80022fe:	2100      	movs	r1, #0
 8002300:	f7ff fc8c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD201,0x33);
 8002304:	f24d 2001 	movw	r0, #53761	; 0xd201
 8002308:	2133      	movs	r1, #51	; 0x33
 800230a:	f7ff fc87 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD202,0x00);
 800230e:	f24d 2002 	movw	r0, #53762	; 0xd202
 8002312:	2100      	movs	r1, #0
 8002314:	f7ff fc82 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD203,0x34);
 8002318:	f24d 2003 	movw	r0, #53763	; 0xd203
 800231c:	2134      	movs	r1, #52	; 0x34
 800231e:	f7ff fc7d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD204,0x00);
 8002322:	f24d 2004 	movw	r0, #53764	; 0xd204
 8002326:	2100      	movs	r1, #0
 8002328:	f7ff fc78 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD205,0x3A);
 800232c:	f24d 2005 	movw	r0, #53765	; 0xd205
 8002330:	213a      	movs	r1, #58	; 0x3a
 8002332:	f7ff fc73 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD206,0x00);
 8002336:	f24d 2006 	movw	r0, #53766	; 0xd206
 800233a:	2100      	movs	r1, #0
 800233c:	f7ff fc6e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD207,0x4A);
 8002340:	f24d 2007 	movw	r0, #53767	; 0xd207
 8002344:	214a      	movs	r1, #74	; 0x4a
 8002346:	f7ff fc69 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD208,0x00);
 800234a:	f24d 2008 	movw	r0, #53768	; 0xd208
 800234e:	2100      	movs	r1, #0
 8002350:	f7ff fc64 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD209,0x5C);
 8002354:	f24d 2009 	movw	r0, #53769	; 0xd209
 8002358:	215c      	movs	r1, #92	; 0x5c
 800235a:	f7ff fc5f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD20A,0x00);
 800235e:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8002362:	2100      	movs	r1, #0
 8002364:	f7ff fc5a 	bl	8001c1c <NT35510_WriteReg>

	NT35510_WriteReg(0xD20B,0x81);
 8002368:	f24d 200b 	movw	r0, #53771	; 0xd20b
 800236c:	2181      	movs	r1, #129	; 0x81
 800236e:	f7ff fc55 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD20C,0x00);
 8002372:	f24d 200c 	movw	r0, #53772	; 0xd20c
 8002376:	2100      	movs	r1, #0
 8002378:	f7ff fc50 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD20D,0xA6);
 800237c:	f24d 200d 	movw	r0, #53773	; 0xd20d
 8002380:	21a6      	movs	r1, #166	; 0xa6
 8002382:	f7ff fc4b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD20E,0x00);
 8002386:	f24d 200e 	movw	r0, #53774	; 0xd20e
 800238a:	2100      	movs	r1, #0
 800238c:	f7ff fc46 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD20F,0xE5);
 8002390:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8002394:	21e5      	movs	r1, #229	; 0xe5
 8002396:	f7ff fc41 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD210,0x01);
 800239a:	f24d 2010 	movw	r0, #53776	; 0xd210
 800239e:	2101      	movs	r1, #1
 80023a0:	f7ff fc3c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD211,0x13);
 80023a4:	f24d 2011 	movw	r0, #53777	; 0xd211
 80023a8:	2113      	movs	r1, #19
 80023aa:	f7ff fc37 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD212,0x01);
 80023ae:	f24d 2012 	movw	r0, #53778	; 0xd212
 80023b2:	2101      	movs	r1, #1
 80023b4:	f7ff fc32 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD213,0x54);
 80023b8:	f24d 2013 	movw	r0, #53779	; 0xd213
 80023bc:	2154      	movs	r1, #84	; 0x54
 80023be:	f7ff fc2d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD214,0x01);
 80023c2:	f24d 2014 	movw	r0, #53780	; 0xd214
 80023c6:	2101      	movs	r1, #1
 80023c8:	f7ff fc28 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD215,0x82);
 80023cc:	f24d 2015 	movw	r0, #53781	; 0xd215
 80023d0:	2182      	movs	r1, #130	; 0x82
 80023d2:	f7ff fc23 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD216,0x01);
 80023d6:	f24d 2016 	movw	r0, #53782	; 0xd216
 80023da:	2101      	movs	r1, #1
 80023dc:	f7ff fc1e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD217,0xCA);
 80023e0:	f24d 2017 	movw	r0, #53783	; 0xd217
 80023e4:	21ca      	movs	r1, #202	; 0xca
 80023e6:	f7ff fc19 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD218,0x02);
 80023ea:	f24d 2018 	movw	r0, #53784	; 0xd218
 80023ee:	2102      	movs	r1, #2
 80023f0:	f7ff fc14 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD219,0x00);
 80023f4:	f24d 2019 	movw	r0, #53785	; 0xd219
 80023f8:	2100      	movs	r1, #0
 80023fa:	f7ff fc0f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21A,0x02);
 80023fe:	f24d 201a 	movw	r0, #53786	; 0xd21a
 8002402:	2102      	movs	r1, #2
 8002404:	f7ff fc0a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21B,0x01);
 8002408:	f24d 201b 	movw	r0, #53787	; 0xd21b
 800240c:	2101      	movs	r1, #1
 800240e:	f7ff fc05 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21C,0x02);
 8002412:	f24d 201c 	movw	r0, #53788	; 0xd21c
 8002416:	2102      	movs	r1, #2
 8002418:	f7ff fc00 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21D,0x34);
 800241c:	f24d 201d 	movw	r0, #53789	; 0xd21d
 8002420:	2134      	movs	r1, #52	; 0x34
 8002422:	f7ff fbfb 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21E,0x02);
 8002426:	f24d 201e 	movw	r0, #53790	; 0xd21e
 800242a:	2102      	movs	r1, #2
 800242c:	f7ff fbf6 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD21F,0x67);
 8002430:	f24d 201f 	movw	r0, #53791	; 0xd21f
 8002434:	2167      	movs	r1, #103	; 0x67
 8002436:	f7ff fbf1 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD220,0x02);
 800243a:	f24d 2020 	movw	r0, #53792	; 0xd220
 800243e:	2102      	movs	r1, #2
 8002440:	f7ff fbec 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD221,0x84);
 8002444:	f24d 2021 	movw	r0, #53793	; 0xd221
 8002448:	2184      	movs	r1, #132	; 0x84
 800244a:	f7ff fbe7 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD222,0x02);
 800244e:	f24d 2022 	movw	r0, #53794	; 0xd222
 8002452:	2102      	movs	r1, #2
 8002454:	f7ff fbe2 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD223,0xA4);
 8002458:	f24d 2023 	movw	r0, #53795	; 0xd223
 800245c:	21a4      	movs	r1, #164	; 0xa4
 800245e:	f7ff fbdd 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD224,0x02);
 8002462:	f24d 2024 	movw	r0, #53796	; 0xd224
 8002466:	2102      	movs	r1, #2
 8002468:	f7ff fbd8 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD225,0xB7);
 800246c:	f24d 2025 	movw	r0, #53797	; 0xd225
 8002470:	21b7      	movs	r1, #183	; 0xb7
 8002472:	f7ff fbd3 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD226,0x02);
 8002476:	f24d 2026 	movw	r0, #53798	; 0xd226
 800247a:	2102      	movs	r1, #2
 800247c:	f7ff fbce 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD227,0xCF);
 8002480:	f24d 2027 	movw	r0, #53799	; 0xd227
 8002484:	21cf      	movs	r1, #207	; 0xcf
 8002486:	f7ff fbc9 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD228,0x02);
 800248a:	f24d 2028 	movw	r0, #53800	; 0xd228
 800248e:	2102      	movs	r1, #2
 8002490:	f7ff fbc4 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD229,0xDE);
 8002494:	f24d 2029 	movw	r0, #53801	; 0xd229
 8002498:	21de      	movs	r1, #222	; 0xde
 800249a:	f7ff fbbf 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22A,0x02);
 800249e:	f24d 202a 	movw	r0, #53802	; 0xd22a
 80024a2:	2102      	movs	r1, #2
 80024a4:	f7ff fbba 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22B,0xF2);
 80024a8:	f24d 202b 	movw	r0, #53803	; 0xd22b
 80024ac:	21f2      	movs	r1, #242	; 0xf2
 80024ae:	f7ff fbb5 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22C,0x02);
 80024b2:	f24d 202c 	movw	r0, #53804	; 0xd22c
 80024b6:	2102      	movs	r1, #2
 80024b8:	f7ff fbb0 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22D,0xFE);
 80024bc:	f24d 202d 	movw	r0, #53805	; 0xd22d
 80024c0:	21fe      	movs	r1, #254	; 0xfe
 80024c2:	f7ff fbab 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22E,0x03);
 80024c6:	f24d 202e 	movw	r0, #53806	; 0xd22e
 80024ca:	2103      	movs	r1, #3
 80024cc:	f7ff fba6 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD22F,0x10);
 80024d0:	f24d 202f 	movw	r0, #53807	; 0xd22f
 80024d4:	2110      	movs	r1, #16
 80024d6:	f7ff fba1 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD230,0x03);
 80024da:	f24d 2030 	movw	r0, #53808	; 0xd230
 80024de:	2103      	movs	r1, #3
 80024e0:	f7ff fb9c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD231,0x33);
 80024e4:	f24d 2031 	movw	r0, #53809	; 0xd231
 80024e8:	2133      	movs	r1, #51	; 0x33
 80024ea:	f7ff fb97 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD232,0x03);
 80024ee:	f24d 2032 	movw	r0, #53810	; 0xd232
 80024f2:	2103      	movs	r1, #3
 80024f4:	f7ff fb92 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD233,0x6D);
 80024f8:	f24d 2033 	movw	r0, #53811	; 0xd233
 80024fc:	216d      	movs	r1, #109	; 0x6d
 80024fe:	f7ff fb8d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD300,0x00);
 8002502:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 8002506:	2100      	movs	r1, #0
 8002508:	f7ff fb88 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD301,0x33);
 800250c:	f24d 3001 	movw	r0, #54017	; 0xd301
 8002510:	2133      	movs	r1, #51	; 0x33
 8002512:	f7ff fb83 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD302,0x00);
 8002516:	f24d 3002 	movw	r0, #54018	; 0xd302
 800251a:	2100      	movs	r1, #0
 800251c:	f7ff fb7e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD303,0x34);
 8002520:	f24d 3003 	movw	r0, #54019	; 0xd303
 8002524:	2134      	movs	r1, #52	; 0x34
 8002526:	f7ff fb79 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD304,0x00);
 800252a:	f24d 3004 	movw	r0, #54020	; 0xd304
 800252e:	2100      	movs	r1, #0
 8002530:	f7ff fb74 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD305,0x3A);
 8002534:	f24d 3005 	movw	r0, #54021	; 0xd305
 8002538:	213a      	movs	r1, #58	; 0x3a
 800253a:	f7ff fb6f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD306,0x00);
 800253e:	f24d 3006 	movw	r0, #54022	; 0xd306
 8002542:	2100      	movs	r1, #0
 8002544:	f7ff fb6a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD307,0x4A);
 8002548:	f24d 3007 	movw	r0, #54023	; 0xd307
 800254c:	214a      	movs	r1, #74	; 0x4a
 800254e:	f7ff fb65 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD308,0x00);
 8002552:	f24d 3008 	movw	r0, #54024	; 0xd308
 8002556:	2100      	movs	r1, #0
 8002558:	f7ff fb60 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD309,0x5C);
 800255c:	f24d 3009 	movw	r0, #54025	; 0xd309
 8002560:	215c      	movs	r1, #92	; 0x5c
 8002562:	f7ff fb5b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD30A,0x00);
 8002566:	f24d 300a 	movw	r0, #54026	; 0xd30a
 800256a:	2100      	movs	r1, #0
 800256c:	f7ff fb56 	bl	8001c1c <NT35510_WriteReg>

	NT35510_WriteReg(0xD30B,0x81);
 8002570:	f24d 300b 	movw	r0, #54027	; 0xd30b
 8002574:	2181      	movs	r1, #129	; 0x81
 8002576:	f7ff fb51 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD30C,0x00);
 800257a:	f24d 300c 	movw	r0, #54028	; 0xd30c
 800257e:	2100      	movs	r1, #0
 8002580:	f7ff fb4c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD30D,0xA6);
 8002584:	f24d 300d 	movw	r0, #54029	; 0xd30d
 8002588:	21a6      	movs	r1, #166	; 0xa6
 800258a:	f7ff fb47 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD30E,0x00);
 800258e:	f24d 300e 	movw	r0, #54030	; 0xd30e
 8002592:	2100      	movs	r1, #0
 8002594:	f7ff fb42 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD30F,0xE5);
 8002598:	f24d 300f 	movw	r0, #54031	; 0xd30f
 800259c:	21e5      	movs	r1, #229	; 0xe5
 800259e:	f7ff fb3d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD310,0x01);
 80025a2:	f24d 3010 	movw	r0, #54032	; 0xd310
 80025a6:	2101      	movs	r1, #1
 80025a8:	f7ff fb38 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD311,0x13);
 80025ac:	f24d 3011 	movw	r0, #54033	; 0xd311
 80025b0:	2113      	movs	r1, #19
 80025b2:	f7ff fb33 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD312,0x01);
 80025b6:	f24d 3012 	movw	r0, #54034	; 0xd312
 80025ba:	2101      	movs	r1, #1
 80025bc:	f7ff fb2e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD313,0x54);
 80025c0:	f24d 3013 	movw	r0, #54035	; 0xd313
 80025c4:	2154      	movs	r1, #84	; 0x54
 80025c6:	f7ff fb29 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD314,0x01);
 80025ca:	f24d 3014 	movw	r0, #54036	; 0xd314
 80025ce:	2101      	movs	r1, #1
 80025d0:	f7ff fb24 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD315,0x82);
 80025d4:	f24d 3015 	movw	r0, #54037	; 0xd315
 80025d8:	2182      	movs	r1, #130	; 0x82
 80025da:	f7ff fb1f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD316,0x01);
 80025de:	f24d 3016 	movw	r0, #54038	; 0xd316
 80025e2:	2101      	movs	r1, #1
 80025e4:	f7ff fb1a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD317,0xCA);
 80025e8:	f24d 3017 	movw	r0, #54039	; 0xd317
 80025ec:	21ca      	movs	r1, #202	; 0xca
 80025ee:	f7ff fb15 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD318,0x02);
 80025f2:	f24d 3018 	movw	r0, #54040	; 0xd318
 80025f6:	2102      	movs	r1, #2
 80025f8:	f7ff fb10 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD319,0x00);
 80025fc:	f24d 3019 	movw	r0, #54041	; 0xd319
 8002600:	2100      	movs	r1, #0
 8002602:	f7ff fb0b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31A,0x02);
 8002606:	f24d 301a 	movw	r0, #54042	; 0xd31a
 800260a:	2102      	movs	r1, #2
 800260c:	f7ff fb06 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31B,0x01);
 8002610:	f24d 301b 	movw	r0, #54043	; 0xd31b
 8002614:	2101      	movs	r1, #1
 8002616:	f7ff fb01 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31C,0x02);
 800261a:	f24d 301c 	movw	r0, #54044	; 0xd31c
 800261e:	2102      	movs	r1, #2
 8002620:	f7ff fafc 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31D,0x34);
 8002624:	f24d 301d 	movw	r0, #54045	; 0xd31d
 8002628:	2134      	movs	r1, #52	; 0x34
 800262a:	f7ff faf7 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31E,0x02);
 800262e:	f24d 301e 	movw	r0, #54046	; 0xd31e
 8002632:	2102      	movs	r1, #2
 8002634:	f7ff faf2 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD31F,0x67);
 8002638:	f24d 301f 	movw	r0, #54047	; 0xd31f
 800263c:	2167      	movs	r1, #103	; 0x67
 800263e:	f7ff faed 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD320,0x02);
 8002642:	f24d 3020 	movw	r0, #54048	; 0xd320
 8002646:	2102      	movs	r1, #2
 8002648:	f7ff fae8 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD321,0x84);
 800264c:	f24d 3021 	movw	r0, #54049	; 0xd321
 8002650:	2184      	movs	r1, #132	; 0x84
 8002652:	f7ff fae3 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD322,0x02);
 8002656:	f24d 3022 	movw	r0, #54050	; 0xd322
 800265a:	2102      	movs	r1, #2
 800265c:	f7ff fade 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD323,0xA4);
 8002660:	f24d 3023 	movw	r0, #54051	; 0xd323
 8002664:	21a4      	movs	r1, #164	; 0xa4
 8002666:	f7ff fad9 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD324,0x02);
 800266a:	f24d 3024 	movw	r0, #54052	; 0xd324
 800266e:	2102      	movs	r1, #2
 8002670:	f7ff fad4 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD325,0xB7);
 8002674:	f24d 3025 	movw	r0, #54053	; 0xd325
 8002678:	21b7      	movs	r1, #183	; 0xb7
 800267a:	f7ff facf 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD326,0x02);
 800267e:	f24d 3026 	movw	r0, #54054	; 0xd326
 8002682:	2102      	movs	r1, #2
 8002684:	f7ff faca 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD327,0xCF);
 8002688:	f24d 3027 	movw	r0, #54055	; 0xd327
 800268c:	21cf      	movs	r1, #207	; 0xcf
 800268e:	f7ff fac5 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD328,0x02);
 8002692:	f24d 3028 	movw	r0, #54056	; 0xd328
 8002696:	2102      	movs	r1, #2
 8002698:	f7ff fac0 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD329,0xDE);
 800269c:	f24d 3029 	movw	r0, #54057	; 0xd329
 80026a0:	21de      	movs	r1, #222	; 0xde
 80026a2:	f7ff fabb 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32A,0x02);
 80026a6:	f24d 302a 	movw	r0, #54058	; 0xd32a
 80026aa:	2102      	movs	r1, #2
 80026ac:	f7ff fab6 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32B,0xF2);
 80026b0:	f24d 302b 	movw	r0, #54059	; 0xd32b
 80026b4:	21f2      	movs	r1, #242	; 0xf2
 80026b6:	f7ff fab1 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32C,0x02);
 80026ba:	f24d 302c 	movw	r0, #54060	; 0xd32c
 80026be:	2102      	movs	r1, #2
 80026c0:	f7ff faac 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32D,0xFE);
 80026c4:	f24d 302d 	movw	r0, #54061	; 0xd32d
 80026c8:	21fe      	movs	r1, #254	; 0xfe
 80026ca:	f7ff faa7 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32E,0x03);
 80026ce:	f24d 302e 	movw	r0, #54062	; 0xd32e
 80026d2:	2103      	movs	r1, #3
 80026d4:	f7ff faa2 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD32F,0x10);
 80026d8:	f24d 302f 	movw	r0, #54063	; 0xd32f
 80026dc:	2110      	movs	r1, #16
 80026de:	f7ff fa9d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD330,0x03);
 80026e2:	f24d 3030 	movw	r0, #54064	; 0xd330
 80026e6:	2103      	movs	r1, #3
 80026e8:	f7ff fa98 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD331,0x33);
 80026ec:	f24d 3031 	movw	r0, #54065	; 0xd331
 80026f0:	2133      	movs	r1, #51	; 0x33
 80026f2:	f7ff fa93 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD332,0x03);
 80026f6:	f24d 3032 	movw	r0, #54066	; 0xd332
 80026fa:	2103      	movs	r1, #3
 80026fc:	f7ff fa8e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD333,0x6D);
 8002700:	f24d 3033 	movw	r0, #54067	; 0xd333
 8002704:	216d      	movs	r1, #109	; 0x6d
 8002706:	f7ff fa89 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD400,0x00);
 800270a:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 800270e:	2100      	movs	r1, #0
 8002710:	f7ff fa84 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD401,0x33);
 8002714:	f24d 4001 	movw	r0, #54273	; 0xd401
 8002718:	2133      	movs	r1, #51	; 0x33
 800271a:	f7ff fa7f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD402,0x00);
 800271e:	f24d 4002 	movw	r0, #54274	; 0xd402
 8002722:	2100      	movs	r1, #0
 8002724:	f7ff fa7a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD403,0x34);
 8002728:	f24d 4003 	movw	r0, #54275	; 0xd403
 800272c:	2134      	movs	r1, #52	; 0x34
 800272e:	f7ff fa75 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD404,0x00);
 8002732:	f24d 4004 	movw	r0, #54276	; 0xd404
 8002736:	2100      	movs	r1, #0
 8002738:	f7ff fa70 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD405,0x3A);
 800273c:	f24d 4005 	movw	r0, #54277	; 0xd405
 8002740:	213a      	movs	r1, #58	; 0x3a
 8002742:	f7ff fa6b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD406,0x00);
 8002746:	f24d 4006 	movw	r0, #54278	; 0xd406
 800274a:	2100      	movs	r1, #0
 800274c:	f7ff fa66 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD407,0x4A);
 8002750:	f24d 4007 	movw	r0, #54279	; 0xd407
 8002754:	214a      	movs	r1, #74	; 0x4a
 8002756:	f7ff fa61 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD408,0x00);
 800275a:	f24d 4008 	movw	r0, #54280	; 0xd408
 800275e:	2100      	movs	r1, #0
 8002760:	f7ff fa5c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD409,0x5C);
 8002764:	f24d 4009 	movw	r0, #54281	; 0xd409
 8002768:	215c      	movs	r1, #92	; 0x5c
 800276a:	f7ff fa57 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD40A,0x00);
 800276e:	f24d 400a 	movw	r0, #54282	; 0xd40a
 8002772:	2100      	movs	r1, #0
 8002774:	f7ff fa52 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD40B,0x81);
 8002778:	f24d 400b 	movw	r0, #54283	; 0xd40b
 800277c:	2181      	movs	r1, #129	; 0x81
 800277e:	f7ff fa4d 	bl	8001c1c <NT35510_WriteReg>

	NT35510_WriteReg(0xD40C,0x00);
 8002782:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8002786:	2100      	movs	r1, #0
 8002788:	f7ff fa48 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD40D,0xA6);
 800278c:	f24d 400d 	movw	r0, #54285	; 0xd40d
 8002790:	21a6      	movs	r1, #166	; 0xa6
 8002792:	f7ff fa43 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD40E,0x00);
 8002796:	f24d 400e 	movw	r0, #54286	; 0xd40e
 800279a:	2100      	movs	r1, #0
 800279c:	f7ff fa3e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD40F,0xE5);
 80027a0:	f24d 400f 	movw	r0, #54287	; 0xd40f
 80027a4:	21e5      	movs	r1, #229	; 0xe5
 80027a6:	f7ff fa39 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD410,0x01);
 80027aa:	f24d 4010 	movw	r0, #54288	; 0xd410
 80027ae:	2101      	movs	r1, #1
 80027b0:	f7ff fa34 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD411,0x13);
 80027b4:	f24d 4011 	movw	r0, #54289	; 0xd411
 80027b8:	2113      	movs	r1, #19
 80027ba:	f7ff fa2f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD412,0x01);
 80027be:	f24d 4012 	movw	r0, #54290	; 0xd412
 80027c2:	2101      	movs	r1, #1
 80027c4:	f7ff fa2a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD413,0x54);
 80027c8:	f24d 4013 	movw	r0, #54291	; 0xd413
 80027cc:	2154      	movs	r1, #84	; 0x54
 80027ce:	f7ff fa25 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD414,0x01);
 80027d2:	f24d 4014 	movw	r0, #54292	; 0xd414
 80027d6:	2101      	movs	r1, #1
 80027d8:	f7ff fa20 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD415,0x82);
 80027dc:	f24d 4015 	movw	r0, #54293	; 0xd415
 80027e0:	2182      	movs	r1, #130	; 0x82
 80027e2:	f7ff fa1b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD416,0x01);
 80027e6:	f24d 4016 	movw	r0, #54294	; 0xd416
 80027ea:	2101      	movs	r1, #1
 80027ec:	f7ff fa16 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD417,0xCA);
 80027f0:	f24d 4017 	movw	r0, #54295	; 0xd417
 80027f4:	21ca      	movs	r1, #202	; 0xca
 80027f6:	f7ff fa11 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD418,0x02);
 80027fa:	f24d 4018 	movw	r0, #54296	; 0xd418
 80027fe:	2102      	movs	r1, #2
 8002800:	f7ff fa0c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD419,0x00);
 8002804:	f24d 4019 	movw	r0, #54297	; 0xd419
 8002808:	2100      	movs	r1, #0
 800280a:	f7ff fa07 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41A,0x02);
 800280e:	f24d 401a 	movw	r0, #54298	; 0xd41a
 8002812:	2102      	movs	r1, #2
 8002814:	f7ff fa02 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41B,0x01);
 8002818:	f24d 401b 	movw	r0, #54299	; 0xd41b
 800281c:	2101      	movs	r1, #1
 800281e:	f7ff f9fd 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41C,0x02);
 8002822:	f24d 401c 	movw	r0, #54300	; 0xd41c
 8002826:	2102      	movs	r1, #2
 8002828:	f7ff f9f8 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41D,0x34);
 800282c:	f24d 401d 	movw	r0, #54301	; 0xd41d
 8002830:	2134      	movs	r1, #52	; 0x34
 8002832:	f7ff f9f3 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41E,0x02);
 8002836:	f24d 401e 	movw	r0, #54302	; 0xd41e
 800283a:	2102      	movs	r1, #2
 800283c:	f7ff f9ee 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD41F,0x67);
 8002840:	f24d 401f 	movw	r0, #54303	; 0xd41f
 8002844:	2167      	movs	r1, #103	; 0x67
 8002846:	f7ff f9e9 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD420,0x02);
 800284a:	f24d 4020 	movw	r0, #54304	; 0xd420
 800284e:	2102      	movs	r1, #2
 8002850:	f7ff f9e4 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD421,0x84);
 8002854:	f24d 4021 	movw	r0, #54305	; 0xd421
 8002858:	2184      	movs	r1, #132	; 0x84
 800285a:	f7ff f9df 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD422,0x02);
 800285e:	f24d 4022 	movw	r0, #54306	; 0xd422
 8002862:	2102      	movs	r1, #2
 8002864:	f7ff f9da 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD423,0xA4);
 8002868:	f24d 4023 	movw	r0, #54307	; 0xd423
 800286c:	21a4      	movs	r1, #164	; 0xa4
 800286e:	f7ff f9d5 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD424,0x02);
 8002872:	f24d 4024 	movw	r0, #54308	; 0xd424
 8002876:	2102      	movs	r1, #2
 8002878:	f7ff f9d0 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD425,0xB7);
 800287c:	f24d 4025 	movw	r0, #54309	; 0xd425
 8002880:	21b7      	movs	r1, #183	; 0xb7
 8002882:	f7ff f9cb 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD426,0x02);
 8002886:	f24d 4026 	movw	r0, #54310	; 0xd426
 800288a:	2102      	movs	r1, #2
 800288c:	f7ff f9c6 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD427,0xCF);
 8002890:	f24d 4027 	movw	r0, #54311	; 0xd427
 8002894:	21cf      	movs	r1, #207	; 0xcf
 8002896:	f7ff f9c1 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD428,0x02);
 800289a:	f24d 4028 	movw	r0, #54312	; 0xd428
 800289e:	2102      	movs	r1, #2
 80028a0:	f7ff f9bc 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD429,0xDE);
 80028a4:	f24d 4029 	movw	r0, #54313	; 0xd429
 80028a8:	21de      	movs	r1, #222	; 0xde
 80028aa:	f7ff f9b7 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42A,0x02);
 80028ae:	f24d 402a 	movw	r0, #54314	; 0xd42a
 80028b2:	2102      	movs	r1, #2
 80028b4:	f7ff f9b2 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42B,0xF2);
 80028b8:	f24d 402b 	movw	r0, #54315	; 0xd42b
 80028bc:	21f2      	movs	r1, #242	; 0xf2
 80028be:	f7ff f9ad 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42C,0x02);
 80028c2:	f24d 402c 	movw	r0, #54316	; 0xd42c
 80028c6:	2102      	movs	r1, #2
 80028c8:	f7ff f9a8 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42D,0xFE);
 80028cc:	f24d 402d 	movw	r0, #54317	; 0xd42d
 80028d0:	21fe      	movs	r1, #254	; 0xfe
 80028d2:	f7ff f9a3 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42E,0x03);
 80028d6:	f24d 402e 	movw	r0, #54318	; 0xd42e
 80028da:	2103      	movs	r1, #3
 80028dc:	f7ff f99e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD42F,0x10);
 80028e0:	f24d 402f 	movw	r0, #54319	; 0xd42f
 80028e4:	2110      	movs	r1, #16
 80028e6:	f7ff f999 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD430,0x03);
 80028ea:	f24d 4030 	movw	r0, #54320	; 0xd430
 80028ee:	2103      	movs	r1, #3
 80028f0:	f7ff f994 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD431,0x33);
 80028f4:	f24d 4031 	movw	r0, #54321	; 0xd431
 80028f8:	2133      	movs	r1, #51	; 0x33
 80028fa:	f7ff f98f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD432,0x03);
 80028fe:	f24d 4032 	movw	r0, #54322	; 0xd432
 8002902:	2103      	movs	r1, #3
 8002904:	f7ff f98a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD433,0x6D);
 8002908:	f24d 4033 	movw	r0, #54323	; 0xd433
 800290c:	216d      	movs	r1, #109	; 0x6d
 800290e:	f7ff f985 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD500,0x00);
 8002912:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 8002916:	2100      	movs	r1, #0
 8002918:	f7ff f980 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD501,0x33);
 800291c:	f24d 5001 	movw	r0, #54529	; 0xd501
 8002920:	2133      	movs	r1, #51	; 0x33
 8002922:	f7ff f97b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD502,0x00);
 8002926:	f24d 5002 	movw	r0, #54530	; 0xd502
 800292a:	2100      	movs	r1, #0
 800292c:	f7ff f976 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD503,0x34);
 8002930:	f24d 5003 	movw	r0, #54531	; 0xd503
 8002934:	2134      	movs	r1, #52	; 0x34
 8002936:	f7ff f971 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD504,0x00);
 800293a:	f24d 5004 	movw	r0, #54532	; 0xd504
 800293e:	2100      	movs	r1, #0
 8002940:	f7ff f96c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD505,0x3A);
 8002944:	f24d 5005 	movw	r0, #54533	; 0xd505
 8002948:	213a      	movs	r1, #58	; 0x3a
 800294a:	f7ff f967 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD506,0x00);
 800294e:	f24d 5006 	movw	r0, #54534	; 0xd506
 8002952:	2100      	movs	r1, #0
 8002954:	f7ff f962 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD507,0x4A);
 8002958:	f24d 5007 	movw	r0, #54535	; 0xd507
 800295c:	214a      	movs	r1, #74	; 0x4a
 800295e:	f7ff f95d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD508,0x00);
 8002962:	f24d 5008 	movw	r0, #54536	; 0xd508
 8002966:	2100      	movs	r1, #0
 8002968:	f7ff f958 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD509,0x5C);
 800296c:	f24d 5009 	movw	r0, #54537	; 0xd509
 8002970:	215c      	movs	r1, #92	; 0x5c
 8002972:	f7ff f953 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD50A,0x00);
 8002976:	f24d 500a 	movw	r0, #54538	; 0xd50a
 800297a:	2100      	movs	r1, #0
 800297c:	f7ff f94e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD50B,0x81);
 8002980:	f24d 500b 	movw	r0, #54539	; 0xd50b
 8002984:	2181      	movs	r1, #129	; 0x81
 8002986:	f7ff f949 	bl	8001c1c <NT35510_WriteReg>

	NT35510_WriteReg(0xD50C,0x00);
 800298a:	f24d 500c 	movw	r0, #54540	; 0xd50c
 800298e:	2100      	movs	r1, #0
 8002990:	f7ff f944 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD50D,0xA6);
 8002994:	f24d 500d 	movw	r0, #54541	; 0xd50d
 8002998:	21a6      	movs	r1, #166	; 0xa6
 800299a:	f7ff f93f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD50E,0x00);
 800299e:	f24d 500e 	movw	r0, #54542	; 0xd50e
 80029a2:	2100      	movs	r1, #0
 80029a4:	f7ff f93a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD50F,0xE5);
 80029a8:	f24d 500f 	movw	r0, #54543	; 0xd50f
 80029ac:	21e5      	movs	r1, #229	; 0xe5
 80029ae:	f7ff f935 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD510,0x01);
 80029b2:	f24d 5010 	movw	r0, #54544	; 0xd510
 80029b6:	2101      	movs	r1, #1
 80029b8:	f7ff f930 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD511,0x13);
 80029bc:	f24d 5011 	movw	r0, #54545	; 0xd511
 80029c0:	2113      	movs	r1, #19
 80029c2:	f7ff f92b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD512,0x01);
 80029c6:	f24d 5012 	movw	r0, #54546	; 0xd512
 80029ca:	2101      	movs	r1, #1
 80029cc:	f7ff f926 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD513,0x54);
 80029d0:	f24d 5013 	movw	r0, #54547	; 0xd513
 80029d4:	2154      	movs	r1, #84	; 0x54
 80029d6:	f7ff f921 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD514,0x01);
 80029da:	f24d 5014 	movw	r0, #54548	; 0xd514
 80029de:	2101      	movs	r1, #1
 80029e0:	f7ff f91c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD515,0x82);
 80029e4:	f24d 5015 	movw	r0, #54549	; 0xd515
 80029e8:	2182      	movs	r1, #130	; 0x82
 80029ea:	f7ff f917 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD516,0x01);
 80029ee:	f24d 5016 	movw	r0, #54550	; 0xd516
 80029f2:	2101      	movs	r1, #1
 80029f4:	f7ff f912 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD517,0xCA);
 80029f8:	f24d 5017 	movw	r0, #54551	; 0xd517
 80029fc:	21ca      	movs	r1, #202	; 0xca
 80029fe:	f7ff f90d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD518,0x02);
 8002a02:	f24d 5018 	movw	r0, #54552	; 0xd518
 8002a06:	2102      	movs	r1, #2
 8002a08:	f7ff f908 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD519,0x00);
 8002a0c:	f24d 5019 	movw	r0, #54553	; 0xd519
 8002a10:	2100      	movs	r1, #0
 8002a12:	f7ff f903 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51A,0x02);
 8002a16:	f24d 501a 	movw	r0, #54554	; 0xd51a
 8002a1a:	2102      	movs	r1, #2
 8002a1c:	f7ff f8fe 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51B,0x01);
 8002a20:	f24d 501b 	movw	r0, #54555	; 0xd51b
 8002a24:	2101      	movs	r1, #1
 8002a26:	f7ff f8f9 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51C,0x02);
 8002a2a:	f24d 501c 	movw	r0, #54556	; 0xd51c
 8002a2e:	2102      	movs	r1, #2
 8002a30:	f7ff f8f4 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51D,0x34);
 8002a34:	f24d 501d 	movw	r0, #54557	; 0xd51d
 8002a38:	2134      	movs	r1, #52	; 0x34
 8002a3a:	f7ff f8ef 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51E,0x02);
 8002a3e:	f24d 501e 	movw	r0, #54558	; 0xd51e
 8002a42:	2102      	movs	r1, #2
 8002a44:	f7ff f8ea 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD51F,0x67);
 8002a48:	f24d 501f 	movw	r0, #54559	; 0xd51f
 8002a4c:	2167      	movs	r1, #103	; 0x67
 8002a4e:	f7ff f8e5 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD520,0x02);
 8002a52:	f24d 5020 	movw	r0, #54560	; 0xd520
 8002a56:	2102      	movs	r1, #2
 8002a58:	f7ff f8e0 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD521,0x84);
 8002a5c:	f24d 5021 	movw	r0, #54561	; 0xd521
 8002a60:	2184      	movs	r1, #132	; 0x84
 8002a62:	f7ff f8db 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD522,0x02);
 8002a66:	f24d 5022 	movw	r0, #54562	; 0xd522
 8002a6a:	2102      	movs	r1, #2
 8002a6c:	f7ff f8d6 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD523,0xA4);
 8002a70:	f24d 5023 	movw	r0, #54563	; 0xd523
 8002a74:	21a4      	movs	r1, #164	; 0xa4
 8002a76:	f7ff f8d1 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD524,0x02);
 8002a7a:	f24d 5024 	movw	r0, #54564	; 0xd524
 8002a7e:	2102      	movs	r1, #2
 8002a80:	f7ff f8cc 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD525,0xB7);
 8002a84:	f24d 5025 	movw	r0, #54565	; 0xd525
 8002a88:	21b7      	movs	r1, #183	; 0xb7
 8002a8a:	f7ff f8c7 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD526,0x02);
 8002a8e:	f24d 5026 	movw	r0, #54566	; 0xd526
 8002a92:	2102      	movs	r1, #2
 8002a94:	f7ff f8c2 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD527,0xCF);
 8002a98:	f24d 5027 	movw	r0, #54567	; 0xd527
 8002a9c:	21cf      	movs	r1, #207	; 0xcf
 8002a9e:	f7ff f8bd 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD528,0x02);
 8002aa2:	f24d 5028 	movw	r0, #54568	; 0xd528
 8002aa6:	2102      	movs	r1, #2
 8002aa8:	f7ff f8b8 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD529,0xDE);
 8002aac:	f24d 5029 	movw	r0, #54569	; 0xd529
 8002ab0:	21de      	movs	r1, #222	; 0xde
 8002ab2:	f7ff f8b3 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52A,0x02);
 8002ab6:	f24d 502a 	movw	r0, #54570	; 0xd52a
 8002aba:	2102      	movs	r1, #2
 8002abc:	f7ff f8ae 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52B,0xF2);
 8002ac0:	f24d 502b 	movw	r0, #54571	; 0xd52b
 8002ac4:	21f2      	movs	r1, #242	; 0xf2
 8002ac6:	f7ff f8a9 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52C,0x02);
 8002aca:	f24d 502c 	movw	r0, #54572	; 0xd52c
 8002ace:	2102      	movs	r1, #2
 8002ad0:	f7ff f8a4 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52D,0xFE);
 8002ad4:	f24d 502d 	movw	r0, #54573	; 0xd52d
 8002ad8:	21fe      	movs	r1, #254	; 0xfe
 8002ada:	f7ff f89f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52E,0x03);
 8002ade:	f24d 502e 	movw	r0, #54574	; 0xd52e
 8002ae2:	2103      	movs	r1, #3
 8002ae4:	f7ff f89a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD52F,0x10);
 8002ae8:	f24d 502f 	movw	r0, #54575	; 0xd52f
 8002aec:	2110      	movs	r1, #16
 8002aee:	f7ff f895 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD530,0x03);
 8002af2:	f24d 5030 	movw	r0, #54576	; 0xd530
 8002af6:	2103      	movs	r1, #3
 8002af8:	f7ff f890 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD531,0x33);
 8002afc:	f24d 5031 	movw	r0, #54577	; 0xd531
 8002b00:	2133      	movs	r1, #51	; 0x33
 8002b02:	f7ff f88b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD532,0x03);
 8002b06:	f24d 5032 	movw	r0, #54578	; 0xd532
 8002b0a:	2103      	movs	r1, #3
 8002b0c:	f7ff f886 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD533,0x6D);
 8002b10:	f24d 5033 	movw	r0, #54579	; 0xd533
 8002b14:	216d      	movs	r1, #109	; 0x6d
 8002b16:	f7ff f881 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD600,0x00);
 8002b1a:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 8002b1e:	2100      	movs	r1, #0
 8002b20:	f7ff f87c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD601,0x33);
 8002b24:	f24d 6001 	movw	r0, #54785	; 0xd601
 8002b28:	2133      	movs	r1, #51	; 0x33
 8002b2a:	f7ff f877 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD602,0x00);
 8002b2e:	f24d 6002 	movw	r0, #54786	; 0xd602
 8002b32:	2100      	movs	r1, #0
 8002b34:	f7ff f872 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD603,0x34);
 8002b38:	f24d 6003 	movw	r0, #54787	; 0xd603
 8002b3c:	2134      	movs	r1, #52	; 0x34
 8002b3e:	f7ff f86d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD604,0x00);
 8002b42:	f24d 6004 	movw	r0, #54788	; 0xd604
 8002b46:	2100      	movs	r1, #0
 8002b48:	f7ff f868 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD605,0x3A);
 8002b4c:	f24d 6005 	movw	r0, #54789	; 0xd605
 8002b50:	213a      	movs	r1, #58	; 0x3a
 8002b52:	f7ff f863 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD606,0x00);
 8002b56:	f24d 6006 	movw	r0, #54790	; 0xd606
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	f7ff f85e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD607,0x4A);
 8002b60:	f24d 6007 	movw	r0, #54791	; 0xd607
 8002b64:	214a      	movs	r1, #74	; 0x4a
 8002b66:	f7ff f859 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD608,0x00);
 8002b6a:	f24d 6008 	movw	r0, #54792	; 0xd608
 8002b6e:	2100      	movs	r1, #0
 8002b70:	f7ff f854 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD609,0x5C);
 8002b74:	f24d 6009 	movw	r0, #54793	; 0xd609
 8002b78:	215c      	movs	r1, #92	; 0x5c
 8002b7a:	f7ff f84f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD60A,0x00);
 8002b7e:	f24d 600a 	movw	r0, #54794	; 0xd60a
 8002b82:	2100      	movs	r1, #0
 8002b84:	f7ff f84a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD60B,0x81);
 8002b88:	f24d 600b 	movw	r0, #54795	; 0xd60b
 8002b8c:	2181      	movs	r1, #129	; 0x81
 8002b8e:	f7ff f845 	bl	8001c1c <NT35510_WriteReg>

	NT35510_WriteReg(0xD60C,0x00);
 8002b92:	f24d 600c 	movw	r0, #54796	; 0xd60c
 8002b96:	2100      	movs	r1, #0
 8002b98:	f7ff f840 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD60D,0xA6);
 8002b9c:	f24d 600d 	movw	r0, #54797	; 0xd60d
 8002ba0:	21a6      	movs	r1, #166	; 0xa6
 8002ba2:	f7ff f83b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD60E,0x00);
 8002ba6:	f24d 600e 	movw	r0, #54798	; 0xd60e
 8002baa:	2100      	movs	r1, #0
 8002bac:	f7ff f836 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD60F,0xE5);
 8002bb0:	f24d 600f 	movw	r0, #54799	; 0xd60f
 8002bb4:	21e5      	movs	r1, #229	; 0xe5
 8002bb6:	f7ff f831 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD610,0x01);
 8002bba:	f24d 6010 	movw	r0, #54800	; 0xd610
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	f7ff f82c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD611,0x13);
 8002bc4:	f24d 6011 	movw	r0, #54801	; 0xd611
 8002bc8:	2113      	movs	r1, #19
 8002bca:	f7ff f827 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD612,0x01);
 8002bce:	f24d 6012 	movw	r0, #54802	; 0xd612
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	f7ff f822 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD613,0x54);
 8002bd8:	f24d 6013 	movw	r0, #54803	; 0xd613
 8002bdc:	2154      	movs	r1, #84	; 0x54
 8002bde:	f7ff f81d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD614,0x01);
 8002be2:	f24d 6014 	movw	r0, #54804	; 0xd614
 8002be6:	2101      	movs	r1, #1
 8002be8:	f7ff f818 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD615,0x82);
 8002bec:	f24d 6015 	movw	r0, #54805	; 0xd615
 8002bf0:	2182      	movs	r1, #130	; 0x82
 8002bf2:	f7ff f813 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD616,0x01);
 8002bf6:	f24d 6016 	movw	r0, #54806	; 0xd616
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	f7ff f80e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD617,0xCA);
 8002c00:	f24d 6017 	movw	r0, #54807	; 0xd617
 8002c04:	21ca      	movs	r1, #202	; 0xca
 8002c06:	f7ff f809 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD618,0x02);
 8002c0a:	f24d 6018 	movw	r0, #54808	; 0xd618
 8002c0e:	2102      	movs	r1, #2
 8002c10:	f7ff f804 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD619,0x00);
 8002c14:	f24d 6019 	movw	r0, #54809	; 0xd619
 8002c18:	2100      	movs	r1, #0
 8002c1a:	f7fe ffff 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61A,0x02);
 8002c1e:	f24d 601a 	movw	r0, #54810	; 0xd61a
 8002c22:	2102      	movs	r1, #2
 8002c24:	f7fe fffa 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61B,0x01);
 8002c28:	f24d 601b 	movw	r0, #54811	; 0xd61b
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	f7fe fff5 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61C,0x02);
 8002c32:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8002c36:	2102      	movs	r1, #2
 8002c38:	f7fe fff0 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61D,0x34);
 8002c3c:	f24d 601d 	movw	r0, #54813	; 0xd61d
 8002c40:	2134      	movs	r1, #52	; 0x34
 8002c42:	f7fe ffeb 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61E,0x02);
 8002c46:	f24d 601e 	movw	r0, #54814	; 0xd61e
 8002c4a:	2102      	movs	r1, #2
 8002c4c:	f7fe ffe6 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD61F,0x67);
 8002c50:	f24d 601f 	movw	r0, #54815	; 0xd61f
 8002c54:	2167      	movs	r1, #103	; 0x67
 8002c56:	f7fe ffe1 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD620,0x02);
 8002c5a:	f24d 6020 	movw	r0, #54816	; 0xd620
 8002c5e:	2102      	movs	r1, #2
 8002c60:	f7fe ffdc 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD621,0x84);
 8002c64:	f24d 6021 	movw	r0, #54817	; 0xd621
 8002c68:	2184      	movs	r1, #132	; 0x84
 8002c6a:	f7fe ffd7 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD622,0x02);
 8002c6e:	f24d 6022 	movw	r0, #54818	; 0xd622
 8002c72:	2102      	movs	r1, #2
 8002c74:	f7fe ffd2 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD623,0xA4);
 8002c78:	f24d 6023 	movw	r0, #54819	; 0xd623
 8002c7c:	21a4      	movs	r1, #164	; 0xa4
 8002c7e:	f7fe ffcd 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD624,0x02);
 8002c82:	f24d 6024 	movw	r0, #54820	; 0xd624
 8002c86:	2102      	movs	r1, #2
 8002c88:	f7fe ffc8 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD625,0xB7);
 8002c8c:	f24d 6025 	movw	r0, #54821	; 0xd625
 8002c90:	21b7      	movs	r1, #183	; 0xb7
 8002c92:	f7fe ffc3 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD626,0x02);
 8002c96:	f24d 6026 	movw	r0, #54822	; 0xd626
 8002c9a:	2102      	movs	r1, #2
 8002c9c:	f7fe ffbe 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD627,0xCF);
 8002ca0:	f24d 6027 	movw	r0, #54823	; 0xd627
 8002ca4:	21cf      	movs	r1, #207	; 0xcf
 8002ca6:	f7fe ffb9 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD628,0x02);
 8002caa:	f24d 6028 	movw	r0, #54824	; 0xd628
 8002cae:	2102      	movs	r1, #2
 8002cb0:	f7fe ffb4 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD629,0xDE);
 8002cb4:	f24d 6029 	movw	r0, #54825	; 0xd629
 8002cb8:	21de      	movs	r1, #222	; 0xde
 8002cba:	f7fe ffaf 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62A,0x02);
 8002cbe:	f24d 602a 	movw	r0, #54826	; 0xd62a
 8002cc2:	2102      	movs	r1, #2
 8002cc4:	f7fe ffaa 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62B,0xF2);
 8002cc8:	f24d 602b 	movw	r0, #54827	; 0xd62b
 8002ccc:	21f2      	movs	r1, #242	; 0xf2
 8002cce:	f7fe ffa5 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62C,0x02);
 8002cd2:	f24d 602c 	movw	r0, #54828	; 0xd62c
 8002cd6:	2102      	movs	r1, #2
 8002cd8:	f7fe ffa0 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62D,0xFE);
 8002cdc:	f24d 602d 	movw	r0, #54829	; 0xd62d
 8002ce0:	21fe      	movs	r1, #254	; 0xfe
 8002ce2:	f7fe ff9b 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62E,0x03);
 8002ce6:	f24d 602e 	movw	r0, #54830	; 0xd62e
 8002cea:	2103      	movs	r1, #3
 8002cec:	f7fe ff96 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD62F,0x10);
 8002cf0:	f24d 602f 	movw	r0, #54831	; 0xd62f
 8002cf4:	2110      	movs	r1, #16
 8002cf6:	f7fe ff91 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD630,0x03);
 8002cfa:	f24d 6030 	movw	r0, #54832	; 0xd630
 8002cfe:	2103      	movs	r1, #3
 8002d00:	f7fe ff8c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD631,0x33);
 8002d04:	f24d 6031 	movw	r0, #54833	; 0xd631
 8002d08:	2133      	movs	r1, #51	; 0x33
 8002d0a:	f7fe ff87 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD632,0x03);
 8002d0e:	f24d 6032 	movw	r0, #54834	; 0xd632
 8002d12:	2103      	movs	r1, #3
 8002d14:	f7fe ff82 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xD633,0x6D);
 8002d18:	f24d 6033 	movw	r0, #54835	; 0xd633
 8002d1c:	216d      	movs	r1, #109	; 0x6d
 8002d1e:	f7fe ff7d 	bl	8001c1c <NT35510_WriteReg>

	//LV2 Page 0 enable
	NT35510_WriteReg(0xF000,0x55);
 8002d22:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8002d26:	2155      	movs	r1, #85	; 0x55
 8002d28:	f7fe ff78 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xF001,0xAA);
 8002d2c:	f24f 0001 	movw	r0, #61441	; 0xf001
 8002d30:	21aa      	movs	r1, #170	; 0xaa
 8002d32:	f7fe ff73 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xF002,0x52);
 8002d36:	f24f 0002 	movw	r0, #61442	; 0xf002
 8002d3a:	2152      	movs	r1, #82	; 0x52
 8002d3c:	f7fe ff6e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xF003,0x08);
 8002d40:	f24f 0003 	movw	r0, #61443	; 0xf003
 8002d44:	2108      	movs	r1, #8
 8002d46:	f7fe ff69 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xF004,0x00);
 8002d4a:	f24f 0004 	movw	r0, #61444	; 0xf004
 8002d4e:	2100      	movs	r1, #0
 8002d50:	f7fe ff64 	bl	8001c1c <NT35510_WriteReg>

	//Display control
	NT35510_WriteReg(0xB100, 0xCC);
 8002d54:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8002d58:	21cc      	movs	r1, #204	; 0xcc
 8002d5a:	f7fe ff5f 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB101, 0x00);
 8002d5e:	f24b 1001 	movw	r0, #45313	; 0xb101
 8002d62:	2100      	movs	r1, #0
 8002d64:	f7fe ff5a 	bl	8001c1c <NT35510_WriteReg>

	//Source hold time
	NT35510_WriteReg(0xB600,0x05);
 8002d68:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8002d6c:	2105      	movs	r1, #5
 8002d6e:	f7fe ff55 	bl	8001c1c <NT35510_WriteReg>
	//Gate EQ control
	NT35510_WriteReg(0xB700,0x70);
 8002d72:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8002d76:	2170      	movs	r1, #112	; 0x70
 8002d78:	f7fe ff50 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB701,0x70);
 8002d7c:	f24b 7001 	movw	r0, #46849	; 0xb701
 8002d80:	2170      	movs	r1, #112	; 0x70
 8002d82:	f7fe ff4b 	bl	8001c1c <NT35510_WriteReg>

	//Source EQ control (Mode 2)
	NT35510_WriteReg(0xB800,0x01);
 8002d86:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	f7fe ff46 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB801,0x03);
 8002d90:	f64b 0001 	movw	r0, #47105	; 0xb801
 8002d94:	2103      	movs	r1, #3
 8002d96:	f7fe ff41 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB802,0x03);
 8002d9a:	f64b 0002 	movw	r0, #47106	; 0xb802
 8002d9e:	2103      	movs	r1, #3
 8002da0:	f7fe ff3c 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xB803,0x03);
 8002da4:	f64b 0003 	movw	r0, #47107	; 0xb803
 8002da8:	2103      	movs	r1, #3
 8002daa:	f7fe ff37 	bl	8001c1c <NT35510_WriteReg>

	//Inversion mode (2-dot)
	NT35510_WriteReg(0xBC00,0x02);
 8002dae:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8002db2:	2102      	movs	r1, #2
 8002db4:	f7fe ff32 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xBC01,0x00);
 8002db8:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	f7fe ff2d 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xBC02,0x00);
 8002dc2:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	f7fe ff28 	bl	8001c1c <NT35510_WriteReg>

	//Timing control 4H w/ 4-delay
	NT35510_WriteReg(0xC900,0xD0);
 8002dcc:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 8002dd0:	21d0      	movs	r1, #208	; 0xd0
 8002dd2:	f7fe ff23 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xC901,0x02);
 8002dd6:	f64c 1001 	movw	r0, #51457	; 0xc901
 8002dda:	2102      	movs	r1, #2
 8002ddc:	f7fe ff1e 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xC902,0x50);
 8002de0:	f64c 1002 	movw	r0, #51458	; 0xc902
 8002de4:	2150      	movs	r1, #80	; 0x50
 8002de6:	f7fe ff19 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xC903,0x50);
 8002dea:	f64c 1003 	movw	r0, #51459	; 0xc903
 8002dee:	2150      	movs	r1, #80	; 0x50
 8002df0:	f7fe ff14 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0xC904,0x50);
 8002df4:	f64c 1004 	movw	r0, #51460	; 0xc904
 8002df8:	2150      	movs	r1, #80	; 0x50
 8002dfa:	f7fe ff0f 	bl	8001c1c <NT35510_WriteReg>

	NT35510_WriteReg(0x3500,0x00);
 8002dfe:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 8002e02:	2100      	movs	r1, #0
 8002e04:	f7fe ff0a 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0x3A00,0x55);  //16-bit/pixel
 8002e08:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 8002e0c:	2155      	movs	r1, #85	; 0x55
 8002e0e:	f7fe ff05 	bl	8001c1c <NT35510_WriteReg>
	NT35510_WriteReg(0x3600,NT35510_DIR[DFT_SCAN_DIR]);		//默认为竖屏
 8002e12:	2300      	movs	r3, #0
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	f44f 5058 	mov.w	r0, #13824	; 0x3600
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	f7fe fefe 	bl	8001c1c <NT35510_WriteReg>

	LCDWRCMD(0x1100);
 8002e20:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <NT35510_Init+0xf24>)
 8002e22:	f44f 5288 	mov.w	r2, #4352	; 0x1100
 8002e26:	801a      	strh	r2, [r3, #0]
	delay_us(120);
 8002e28:	2078      	movs	r0, #120	; 0x78
 8002e2a:	f7fd fd89 	bl	8000940 <delay_us>
	LCDWRCMD(0x2900);
 8002e2e:	4b03      	ldr	r3, [pc, #12]	; (8002e3c <NT35510_Init+0xf24>)
 8002e30:	f44f 5224 	mov.w	r2, #10496	; 0x2900
 8002e34:	801a      	strh	r2, [r3, #0]

	//NT35510_Clear(WHITE);
	
	NT35510_AtrInit( );
 8002e36:	f7ff f843 	bl	8001ec0 <NT35510_AtrInit>

}
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	6c00007e 	.word	0x6c00007e

08002e40 <NT35510_FillRect>:

static void NT35510_FillRect( u16 x0, u16 y0, u16 x1, u16 y1, u16 color)
{
 8002e40:	b590      	push	{r4, r7, lr}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4604      	mov	r4, r0
 8002e48:	4608      	mov	r0, r1
 8002e4a:	4611      	mov	r1, r2
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4623      	mov	r3, r4
 8002e50:	80fb      	strh	r3, [r7, #6]
 8002e52:	4603      	mov	r3, r0
 8002e54:	80bb      	strh	r3, [r7, #4]
 8002e56:	460b      	mov	r3, r1
 8002e58:	807b      	strh	r3, [r7, #2]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	803b      	strh	r3, [r7, #0]
	u32 i;
	u16 width, height;

	if( x1<nt35510_atr.width && y1<nt35510_atr.height )
 8002e5e:	4b19      	ldr	r3, [pc, #100]	; (8002ec4 <NT35510_FillRect+0x84>)
 8002e60:	881b      	ldrh	r3, [r3, #0]
 8002e62:	887a      	ldrh	r2, [r7, #2]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d229      	bcs.n	8002ebc <NT35510_FillRect+0x7c>
 8002e68:	4b16      	ldr	r3, [pc, #88]	; (8002ec4 <NT35510_FillRect+0x84>)
 8002e6a:	885b      	ldrh	r3, [r3, #2]
 8002e6c:	883a      	ldrh	r2, [r7, #0]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d224      	bcs.n	8002ebc <NT35510_FillRect+0x7c>
	{
		width = x1-x0+1;
 8002e72:	887a      	ldrh	r2, [r7, #2]
 8002e74:	88fb      	ldrh	r3, [r7, #6]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	817b      	strh	r3, [r7, #10]
		height = y1-y0+1;
 8002e7e:	883a      	ldrh	r2, [r7, #0]
 8002e80:	88bb      	ldrh	r3, [r7, #4]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	3301      	adds	r3, #1
 8002e88:	813b      	strh	r3, [r7, #8]

		NT35510_SetWindow(x0, y0, x1, y1);
 8002e8a:	88f8      	ldrh	r0, [r7, #6]
 8002e8c:	88b9      	ldrh	r1, [r7, #4]
 8002e8e:	887a      	ldrh	r2, [r7, #2]
 8002e90:	883b      	ldrh	r3, [r7, #0]
 8002e92:	f7fe ff35 	bl	8001d00 <NT35510_SetWindow>
		NT35510_WriteRAM_Prepare();
 8002e96:	f7fe feef 	bl	8001c78 <NT35510_WriteRAM_Prepare>
		for(i = 0; i < width * height; i++)
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60fb      	str	r3, [r7, #12]
 8002e9e:	e005      	b.n	8002eac <NT35510_FillRect+0x6c>
		{
			LCDWRDATA(color);
 8002ea0:	4a09      	ldr	r2, [pc, #36]	; (8002ec8 <NT35510_FillRect+0x88>)
 8002ea2:	8c3b      	ldrh	r3, [r7, #32]
 8002ea4:	8013      	strh	r3, [r2, #0]
		width = x1-x0+1;
		height = y1-y0+1;

		NT35510_SetWindow(x0, y0, x1, y1);
		NT35510_WriteRAM_Prepare();
		for(i = 0; i < width * height; i++)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	897b      	ldrh	r3, [r7, #10]
 8002eae:	893a      	ldrh	r2, [r7, #8]
 8002eb0:	fb02 f303 	mul.w	r3, r2, r3
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d8f1      	bhi.n	8002ea0 <NT35510_FillRect+0x60>
		{
			LCDWRDATA(color);
		}
	}
}
 8002ebc:	3714      	adds	r7, #20
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd90      	pop	{r4, r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000d48 	.word	0x20000d48
 8002ec8:	6c000080 	.word	0x6c000080

08002ecc <NT35510_DrawBitmap>:

//位图显示函数，位图中每个像素大小为16bit，高字节在前低字节在后
static void NT35510_DrawBitmap( u16 x0, u16 y0, u16 width, u16 height, u16* bmp )
{
 8002ecc:	b590      	push	{r4, r7, lr}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4604      	mov	r4, r0
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4623      	mov	r3, r4
 8002edc:	80fb      	strh	r3, [r7, #6]
 8002ede:	4603      	mov	r3, r0
 8002ee0:	80bb      	strh	r3, [r7, #4]
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	807b      	strh	r3, [r7, #2]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	803b      	strh	r3, [r7, #0]
	u32 i;
	u16 x1, y1;

	x1 = x0 + width - 1;
 8002eea:	88fa      	ldrh	r2, [r7, #6]
 8002eec:	887b      	ldrh	r3, [r7, #2]
 8002eee:	4413      	add	r3, r2
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	817b      	strh	r3, [r7, #10]
	y1 = y0 + height - 1;
 8002ef6:	88ba      	ldrh	r2, [r7, #4]
 8002ef8:	883b      	ldrh	r3, [r7, #0]
 8002efa:	4413      	add	r3, r2
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	3b01      	subs	r3, #1
 8002f00:	813b      	strh	r3, [r7, #8]

	if( x1<nt35510_atr.width && y1<nt35510_atr.height )
 8002f02:	4b15      	ldr	r3, [pc, #84]	; (8002f58 <NT35510_DrawBitmap+0x8c>)
 8002f04:	881b      	ldrh	r3, [r3, #0]
 8002f06:	897a      	ldrh	r2, [r7, #10]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d221      	bcs.n	8002f50 <NT35510_DrawBitmap+0x84>
 8002f0c:	4b12      	ldr	r3, [pc, #72]	; (8002f58 <NT35510_DrawBitmap+0x8c>)
 8002f0e:	885b      	ldrh	r3, [r3, #2]
 8002f10:	893a      	ldrh	r2, [r7, #8]
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d21c      	bcs.n	8002f50 <NT35510_DrawBitmap+0x84>
	{
		NT35510_SetWindow(x0, y0, x1, y1);
 8002f16:	88f8      	ldrh	r0, [r7, #6]
 8002f18:	88b9      	ldrh	r1, [r7, #4]
 8002f1a:	897a      	ldrh	r2, [r7, #10]
 8002f1c:	893b      	ldrh	r3, [r7, #8]
 8002f1e:	f7fe feef 	bl	8001d00 <NT35510_SetWindow>
		NT35510_WriteRAM_Prepare();
 8002f22:	f7fe fea9 	bl	8001c78 <NT35510_WriteRAM_Prepare>
		for(i = 0; i < width * height; i++)
 8002f26:	2300      	movs	r3, #0
 8002f28:	60fb      	str	r3, [r7, #12]
 8002f2a:	e009      	b.n	8002f40 <NT35510_DrawBitmap+0x74>
		{
			LCDWRDATA(*(bmp+i));
 8002f2c:	490b      	ldr	r1, [pc, #44]	; (8002f5c <NT35510_DrawBitmap+0x90>)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	6a3a      	ldr	r2, [r7, #32]
 8002f34:	4413      	add	r3, r2
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	800b      	strh	r3, [r1, #0]

	if( x1<nt35510_atr.width && y1<nt35510_atr.height )
	{
		NT35510_SetWindow(x0, y0, x1, y1);
		NT35510_WriteRAM_Prepare();
		for(i = 0; i < width * height; i++)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	887b      	ldrh	r3, [r7, #2]
 8002f42:	883a      	ldrh	r2, [r7, #0]
 8002f44:	fb02 f303 	mul.w	r3, r2, r3
 8002f48:	461a      	mov	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d8ed      	bhi.n	8002f2c <NT35510_DrawBitmap+0x60>
		{
			LCDWRDATA(*(bmp+i));
		}
	}
}
 8002f50:	3714      	adds	r7, #20
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd90      	pop	{r4, r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20000d48 	.word	0x20000d48
 8002f5c:	6c000080 	.word	0x6c000080

08002f60 <NT35510_IOCtrl>:


s8 NT35510_IOCtrl(u32 cmd, u32 param)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
	switch(cmd)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2b06      	cmp	r3, #6
 8002f6e:	d847      	bhi.n	8003000 <NT35510_IOCtrl+0xa0>
 8002f70:	a201      	add	r2, pc, #4	; (adr r2, 8002f78 <NT35510_IOCtrl+0x18>)
 8002f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f76:	bf00      	nop
 8002f78:	08003001 	.word	0x08003001
 8002f7c:	08003001 	.word	0x08003001
 8002f80:	08002f95 	.word	0x08002f95
 8002f84:	08002fd9 	.word	0x08002fd9
 8002f88:	08002fe3 	.word	0x08002fe3
 8002f8c:	08002fed 	.word	0x08002fed
 8002f90:	08002ff7 	.word	0x08002ff7

		case LCDCMDSLEEPOUT :
			break;

		case LCDCMDSETDIR :
			NT35510_WriteReg( 0X3600, NT35510_DIR[param] );	
 8002f94:	4a1e      	ldr	r2, [pc, #120]	; (8003010 <NT35510_IOCtrl+0xb0>)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	f44f 5058 	mov.w	r0, #13824	; 0x3600
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	f7fe fe3a 	bl	8001c1c <NT35510_WriteReg>
			if( (param>=U2D_L2R) && (nt35510_atr.width<nt35510_atr.height)  )
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	2b03      	cmp	r3, #3
 8002fac:	d913      	bls.n	8002fd6 <NT35510_IOCtrl+0x76>
 8002fae:	4b19      	ldr	r3, [pc, #100]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002fb0:	881a      	ldrh	r2, [r3, #0]
 8002fb2:	4b18      	ldr	r3, [pc, #96]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002fb4:	885b      	ldrh	r3, [r3, #2]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d20d      	bcs.n	8002fd6 <NT35510_IOCtrl+0x76>
			{
				nt35510_atr.showdir = LCDSHOWH;
 8002fba:	4b16      	ldr	r3, [pc, #88]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	811a      	strh	r2, [r3, #8]
				u16 temp = nt35510_atr.width;
 8002fc0:	4b14      	ldr	r3, [pc, #80]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002fc2:	881b      	ldrh	r3, [r3, #0]
 8002fc4:	81fb      	strh	r3, [r7, #14]
				nt35510_atr.width = nt35510_atr.height;
 8002fc6:	4b13      	ldr	r3, [pc, #76]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002fc8:	885a      	ldrh	r2, [r3, #2]
 8002fca:	4b12      	ldr	r3, [pc, #72]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002fcc:	801a      	strh	r2, [r3, #0]
				nt35510_atr.height = temp;
 8002fce:	4a11      	ldr	r2, [pc, #68]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002fd0:	89fb      	ldrh	r3, [r7, #14]
 8002fd2:	8053      	strh	r3, [r2, #2]
			}	
			break;
 8002fd4:	e015      	b.n	8003002 <NT35510_IOCtrl+0xa2>
 8002fd6:	e014      	b.n	8003002 <NT35510_IOCtrl+0xa2>

		case LCDCMDSETASC2SIZE :
			nt35510_atr.asc2size = param;
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	4b0d      	ldr	r3, [pc, #52]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002fde:	809a      	strh	r2, [r3, #4]
			break;
 8002fe0:	e00f      	b.n	8003002 <NT35510_IOCtrl+0xa2>

		case LCDCMDSETBRUSHCOLOR :
			nt35510_atr.brushcolor = param;
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	4b0b      	ldr	r3, [pc, #44]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002fe8:	815a      	strh	r2, [r3, #10]
			break;
 8002fea:	e00a      	b.n	8003002 <NT35510_IOCtrl+0xa2>

		case LCDCMDSETBACKCOLOR :
			nt35510_atr.backcolor = param;
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	4b08      	ldr	r3, [pc, #32]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002ff2:	819a      	strh	r2, [r3, #12]
			break;
 8002ff4:	e005      	b.n	8003002 <NT35510_IOCtrl+0xa2>

		case LCDCMDSETSHOWMODE :
			nt35510_atr.showmode = param;
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	b29a      	uxth	r2, r3
 8002ffa:	4b06      	ldr	r3, [pc, #24]	; (8003014 <NT35510_IOCtrl+0xb4>)
 8002ffc:	80da      	strh	r2, [r3, #6]
			break;
 8002ffe:	e000      	b.n	8003002 <NT35510_IOCtrl+0xa2>

		default:
			break;
 8003000:	bf00      	nop
	}
	return 0;
 8003002:	2300      	movs	r3, #0
 8003004:	b25b      	sxtb	r3, r3
}
 8003006:	4618      	mov	r0, r3
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	08011d68 	.word	0x08011d68
 8003014:	20000d48 	.word	0x20000d48

08003018 <NT35510_Data2RGB>:

static u16 NT35510_Data2RGB( u16 data0, u16 data1 )
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	460a      	mov	r2, r1
 8003022:	80fb      	strh	r3, [r7, #6]
 8003024:	4613      	mov	r3, r2
 8003026:	80bb      	strh	r3, [r7, #4]
	u16 r=0, g=0, b=0;
 8003028:	2300      	movs	r3, #0
 800302a:	81fb      	strh	r3, [r7, #14]
 800302c:	2300      	movs	r3, #0
 800302e:	81bb      	strh	r3, [r7, #12]
 8003030:	2300      	movs	r3, #0
 8003032:	817b      	strh	r3, [r7, #10]

	g = (data0&0X00FF) >> 2;
 8003034:	88fb      	ldrh	r3, [r7, #6]
 8003036:	b2db      	uxtb	r3, r3
 8003038:	109b      	asrs	r3, r3, #2
 800303a:	81bb      	strh	r3, [r7, #12]
	r = (data0>>11) & 0X1F;
 800303c:	88fb      	ldrh	r3, [r7, #6]
 800303e:	0adb      	lsrs	r3, r3, #11
 8003040:	81fb      	strh	r3, [r7, #14]
	b = (data1>>11) & 0X1F;
 8003042:	88bb      	ldrh	r3, [r7, #4]
 8003044:	0adb      	lsrs	r3, r3, #11
 8003046:	817b      	strh	r3, [r7, #10]

	return ((r<<11) | (g<<5) | b);
 8003048:	89fb      	ldrh	r3, [r7, #14]
 800304a:	02db      	lsls	r3, r3, #11
 800304c:	b29a      	uxth	r2, r3
 800304e:	89bb      	ldrh	r3, [r7, #12]
 8003050:	015b      	lsls	r3, r3, #5
 8003052:	b29b      	uxth	r3, r3
 8003054:	4313      	orrs	r3, r2
 8003056:	b29a      	uxth	r2, r3
 8003058:	897b      	ldrh	r3, [r7, #10]
 800305a:	4313      	orrs	r3, r2
 800305c:	b29b      	uxth	r3, r3
 800305e:	b29b      	uxth	r3, r3
}
 8003060:	4618      	mov	r0, r3
 8003062:	3714      	adds	r7, #20
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <NT35510_GetPixel>:

static u16 NT35510_GetPixel( u16 x, u16 y )
{	
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	4603      	mov	r3, r0
 8003074:	460a      	mov	r2, r1
 8003076:	80fb      	strh	r3, [r7, #6]
 8003078:	4613      	mov	r3, r2
 800307a:	80bb      	strh	r3, [r7, #4]
	u16 data0=0, data1=0;
 800307c:	2300      	movs	r3, #0
 800307e:	81fb      	strh	r3, [r7, #14]
 8003080:	2300      	movs	r3, #0
 8003082:	81bb      	strh	r3, [r7, #12]
	
	if( x<nt35510_atr.width && y<nt35510_atr.height )
 8003084:	4b17      	ldr	r3, [pc, #92]	; (80030e4 <NT35510_GetPixel+0x78>)
 8003086:	881b      	ldrh	r3, [r3, #0]
 8003088:	88fa      	ldrh	r2, [r7, #6]
 800308a:	429a      	cmp	r2, r3
 800308c:	d225      	bcs.n	80030da <NT35510_GetPixel+0x6e>
 800308e:	4b15      	ldr	r3, [pc, #84]	; (80030e4 <NT35510_GetPixel+0x78>)
 8003090:	885b      	ldrh	r3, [r3, #2]
 8003092:	88ba      	ldrh	r2, [r7, #4]
 8003094:	429a      	cmp	r2, r3
 8003096:	d220      	bcs.n	80030da <NT35510_GetPixel+0x6e>
	{
		NT35510_SetCursor( x, y );
 8003098:	88fa      	ldrh	r2, [r7, #6]
 800309a:	88bb      	ldrh	r3, [r7, #4]
 800309c:	4610      	mov	r0, r2
 800309e:	4619      	mov	r1, r3
 80030a0:	f7fe fdf8 	bl	8001c94 <NT35510_SetCursor>
		LCDWRCMD( 0X2E00 );	
 80030a4:	4b10      	ldr	r3, [pc, #64]	; (80030e8 <NT35510_GetPixel+0x7c>)
 80030a6:	f44f 5238 	mov.w	r2, #11776	; 0x2e00
 80030aa:	801a      	strh	r2, [r3, #0]
		data0 = LCDRDDATA( );	//dummy data
 80030ac:	4b0f      	ldr	r3, [pc, #60]	; (80030ec <NT35510_GetPixel+0x80>)
 80030ae:	881b      	ldrh	r3, [r3, #0]
 80030b0:	81fb      	strh	r3, [r7, #14]
		delay_us( 2 );
 80030b2:	2002      	movs	r0, #2
 80030b4:	f7fd fc44 	bl	8000940 <delay_us>
		data0 = LCDRDDATA( );	//R and G
 80030b8:	4b0c      	ldr	r3, [pc, #48]	; (80030ec <NT35510_GetPixel+0x80>)
 80030ba:	881b      	ldrh	r3, [r3, #0]
 80030bc:	81fb      	strh	r3, [r7, #14]
		delay_us( 2 );
 80030be:	2002      	movs	r0, #2
 80030c0:	f7fd fc3e 	bl	8000940 <delay_us>
		data1 = LCDRDDATA( );	//B
 80030c4:	4b09      	ldr	r3, [pc, #36]	; (80030ec <NT35510_GetPixel+0x80>)
 80030c6:	881b      	ldrh	r3, [r3, #0]
 80030c8:	81bb      	strh	r3, [r7, #12]

		return NT35510_Data2RGB( data0, data1 );
 80030ca:	89fa      	ldrh	r2, [r7, #14]
 80030cc:	89bb      	ldrh	r3, [r7, #12]
 80030ce:	4610      	mov	r0, r2
 80030d0:	4619      	mov	r1, r3
 80030d2:	f7ff ffa1 	bl	8003018 <NT35510_Data2RGB>
 80030d6:	4603      	mov	r3, r0
 80030d8:	e000      	b.n	80030dc <NT35510_GetPixel+0x70>
	}
	else
		return 0;
 80030da:	2300      	movs	r3, #0

}
 80030dc:	4618      	mov	r0, r3
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	20000d48 	.word	0x20000d48
 80030e8:	6c00007e 	.word	0x6c00007e
 80030ec:	6c000080 	.word	0x6c000080

080030f0 <NT35510_DrawLine>:

static void NT35510_DrawLine( u16 x0, u16 y0, u16 x1, u16 y1 )
{
 80030f0:	b5b0      	push	{r4, r5, r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	4604      	mov	r4, r0
 80030f8:	4608      	mov	r0, r1
 80030fa:	4611      	mov	r1, r2
 80030fc:	461a      	mov	r2, r3
 80030fe:	4623      	mov	r3, r4
 8003100:	80fb      	strh	r3, [r7, #6]
 8003102:	4603      	mov	r3, r0
 8003104:	80bb      	strh	r3, [r7, #4]
 8003106:	460b      	mov	r3, r1
 8003108:	807b      	strh	r3, [r7, #2]
 800310a:	4613      	mov	r3, r2
 800310c:	803b      	strh	r3, [r7, #0]
	float k=0, b=0;
 800310e:	f04f 0300 	mov.w	r3, #0
 8003112:	613b      	str	r3, [r7, #16]
 8003114:	f04f 0300 	mov.w	r3, #0
 8003118:	60fb      	str	r3, [r7, #12]
	float x=0, y=0;
 800311a:	f04f 0300 	mov.w	r3, #0
 800311e:	617b      	str	r3, [r7, #20]
 8003120:	f04f 0300 	mov.w	r3, #0
 8003124:	60bb      	str	r3, [r7, #8]
	
	k = ((float)(y1-y0))/(x1-x0);
 8003126:	883a      	ldrh	r2, [r7, #0]
 8003128:	88bb      	ldrh	r3, [r7, #4]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	4618      	mov	r0, r3
 800312e:	f006 fa1d 	bl	800956c <__aeabi_i2f>
 8003132:	4604      	mov	r4, r0
 8003134:	887a      	ldrh	r2, [r7, #2]
 8003136:	88fb      	ldrh	r3, [r7, #6]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	4618      	mov	r0, r3
 800313c:	f006 fa16 	bl	800956c <__aeabi_i2f>
 8003140:	4603      	mov	r3, r0
 8003142:	4620      	mov	r0, r4
 8003144:	4619      	mov	r1, r3
 8003146:	f006 fb19 	bl	800977c <__aeabi_fdiv>
 800314a:	4603      	mov	r3, r0
 800314c:	613b      	str	r3, [r7, #16]
	b = y1 - k*x1;
 800314e:	883b      	ldrh	r3, [r7, #0]
 8003150:	4618      	mov	r0, r3
 8003152:	f006 fa0b 	bl	800956c <__aeabi_i2f>
 8003156:	4604      	mov	r4, r0
 8003158:	887b      	ldrh	r3, [r7, #2]
 800315a:	4618      	mov	r0, r3
 800315c:	f006 fa06 	bl	800956c <__aeabi_i2f>
 8003160:	4603      	mov	r3, r0
 8003162:	4618      	mov	r0, r3
 8003164:	6939      	ldr	r1, [r7, #16]
 8003166:	f006 fa55 	bl	8009614 <__aeabi_fmul>
 800316a:	4603      	mov	r3, r0
 800316c:	4620      	mov	r0, r4
 800316e:	4619      	mov	r1, r3
 8003170:	f006 f946 	bl	8009400 <__aeabi_fsub>
 8003174:	4603      	mov	r3, r0
 8003176:	60fb      	str	r3, [r7, #12]

	if( x0 < x1 )
 8003178:	88fa      	ldrh	r2, [r7, #6]
 800317a:	887b      	ldrh	r3, [r7, #2]
 800317c:	429a      	cmp	r2, r3
 800317e:	d26a      	bcs.n	8003256 <NT35510_DrawLine+0x166>
	{
		for(x=MIN(x0, nt35510_atr.width); x<MIN(x1,nt35510_atr.width); x++)
 8003180:	4b6b      	ldr	r3, [pc, #428]	; (8003330 <NT35510_DrawLine+0x240>)
 8003182:	881a      	ldrh	r2, [r3, #0]
 8003184:	88fb      	ldrh	r3, [r7, #6]
 8003186:	4293      	cmp	r3, r2
 8003188:	bf28      	it	cs
 800318a:	4613      	movcs	r3, r2
 800318c:	b29b      	uxth	r3, r3
 800318e:	4618      	mov	r0, r3
 8003190:	f006 f9ec 	bl	800956c <__aeabi_i2f>
 8003194:	4603      	mov	r3, r0
 8003196:	617b      	str	r3, [r7, #20]
 8003198:	e044      	b.n	8003224 <NT35510_DrawLine+0x134>
		{
			NT35510_DrawPixel( (u16)x, (u16)MIN(k*x+b, nt35510_atr.height), nt35510_atr.brushcolor );
 800319a:	6978      	ldr	r0, [r7, #20]
 800319c:	f006 fc00 	bl	80099a0 <__aeabi_f2uiz>
 80031a0:	4603      	mov	r3, r0
 80031a2:	b29c      	uxth	r4, r3
 80031a4:	6938      	ldr	r0, [r7, #16]
 80031a6:	6979      	ldr	r1, [r7, #20]
 80031a8:	f006 fa34 	bl	8009614 <__aeabi_fmul>
 80031ac:	4603      	mov	r3, r0
 80031ae:	4618      	mov	r0, r3
 80031b0:	68f9      	ldr	r1, [r7, #12]
 80031b2:	f006 f927 	bl	8009404 <__addsf3>
 80031b6:	4603      	mov	r3, r0
 80031b8:	461d      	mov	r5, r3
 80031ba:	4b5d      	ldr	r3, [pc, #372]	; (8003330 <NT35510_DrawLine+0x240>)
 80031bc:	885b      	ldrh	r3, [r3, #2]
 80031be:	4618      	mov	r0, r3
 80031c0:	f006 f9d4 	bl	800956c <__aeabi_i2f>
 80031c4:	4603      	mov	r3, r0
 80031c6:	4628      	mov	r0, r5
 80031c8:	4619      	mov	r1, r3
 80031ca:	f006 fbc1 	bl	8009950 <__aeabi_fcmplt>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00f      	beq.n	80031f4 <NT35510_DrawLine+0x104>
 80031d4:	6938      	ldr	r0, [r7, #16]
 80031d6:	6979      	ldr	r1, [r7, #20]
 80031d8:	f006 fa1c 	bl	8009614 <__aeabi_fmul>
 80031dc:	4603      	mov	r3, r0
 80031de:	4618      	mov	r0, r3
 80031e0:	68f9      	ldr	r1, [r7, #12]
 80031e2:	f006 f90f 	bl	8009404 <__addsf3>
 80031e6:	4603      	mov	r3, r0
 80031e8:	4618      	mov	r0, r3
 80031ea:	f006 fbd9 	bl	80099a0 <__aeabi_f2uiz>
 80031ee:	4603      	mov	r3, r0
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	e00a      	b.n	800320a <NT35510_DrawLine+0x11a>
 80031f4:	4b4e      	ldr	r3, [pc, #312]	; (8003330 <NT35510_DrawLine+0x240>)
 80031f6:	885b      	ldrh	r3, [r3, #2]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f006 f9b7 	bl	800956c <__aeabi_i2f>
 80031fe:	4603      	mov	r3, r0
 8003200:	4618      	mov	r0, r3
 8003202:	f006 fbcd 	bl	80099a0 <__aeabi_f2uiz>
 8003206:	4603      	mov	r3, r0
 8003208:	b29b      	uxth	r3, r3
 800320a:	4a49      	ldr	r2, [pc, #292]	; (8003330 <NT35510_DrawLine+0x240>)
 800320c:	8952      	ldrh	r2, [r2, #10]
 800320e:	4620      	mov	r0, r4
 8003210:	4619      	mov	r1, r3
 8003212:	f7fe fddd 	bl	8001dd0 <NT35510_DrawPixel>
	k = ((float)(y1-y0))/(x1-x0);
	b = y1 - k*x1;

	if( x0 < x1 )
	{
		for(x=MIN(x0, nt35510_atr.width); x<MIN(x1,nt35510_atr.width); x++)
 8003216:	6978      	ldr	r0, [r7, #20]
 8003218:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800321c:	f006 f8f2 	bl	8009404 <__addsf3>
 8003220:	4603      	mov	r3, r0
 8003222:	617b      	str	r3, [r7, #20]
 8003224:	4b42      	ldr	r3, [pc, #264]	; (8003330 <NT35510_DrawLine+0x240>)
 8003226:	881b      	ldrh	r3, [r3, #0]
 8003228:	887a      	ldrh	r2, [r7, #2]
 800322a:	429a      	cmp	r2, r3
 800322c:	d205      	bcs.n	800323a <NT35510_DrawLine+0x14a>
 800322e:	887b      	ldrh	r3, [r7, #2]
 8003230:	4618      	mov	r0, r3
 8003232:	f006 f99b 	bl	800956c <__aeabi_i2f>
 8003236:	4603      	mov	r3, r0
 8003238:	e005      	b.n	8003246 <NT35510_DrawLine+0x156>
 800323a:	4b3d      	ldr	r3, [pc, #244]	; (8003330 <NT35510_DrawLine+0x240>)
 800323c:	881b      	ldrh	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f006 f994 	bl	800956c <__aeabi_i2f>
 8003244:	4603      	mov	r3, r0
 8003246:	4618      	mov	r0, r3
 8003248:	6979      	ldr	r1, [r7, #20]
 800324a:	f006 fb9f 	bl	800998c <__aeabi_fcmpgt>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1a2      	bne.n	800319a <NT35510_DrawLine+0xaa>
 8003254:	e069      	b.n	800332a <NT35510_DrawLine+0x23a>
			NT35510_DrawPixel( (u16)x, (u16)MIN(k*x+b, nt35510_atr.height), nt35510_atr.brushcolor );
		}
	}
	else
	{
		for(x=MIN(x0, nt35510_atr.width); x>MIN(x1,nt35510_atr.width); x--)
 8003256:	4b36      	ldr	r3, [pc, #216]	; (8003330 <NT35510_DrawLine+0x240>)
 8003258:	881a      	ldrh	r2, [r3, #0]
 800325a:	88fb      	ldrh	r3, [r7, #6]
 800325c:	4293      	cmp	r3, r2
 800325e:	bf28      	it	cs
 8003260:	4613      	movcs	r3, r2
 8003262:	b29b      	uxth	r3, r3
 8003264:	4618      	mov	r0, r3
 8003266:	f006 f981 	bl	800956c <__aeabi_i2f>
 800326a:	4603      	mov	r3, r0
 800326c:	617b      	str	r3, [r7, #20]
 800326e:	e044      	b.n	80032fa <NT35510_DrawLine+0x20a>
		{
			NT35510_DrawPixel( (u16)x, (u16)MIN(k*x+b, nt35510_atr.height), nt35510_atr.brushcolor );
 8003270:	6978      	ldr	r0, [r7, #20]
 8003272:	f006 fb95 	bl	80099a0 <__aeabi_f2uiz>
 8003276:	4603      	mov	r3, r0
 8003278:	b29c      	uxth	r4, r3
 800327a:	6938      	ldr	r0, [r7, #16]
 800327c:	6979      	ldr	r1, [r7, #20]
 800327e:	f006 f9c9 	bl	8009614 <__aeabi_fmul>
 8003282:	4603      	mov	r3, r0
 8003284:	4618      	mov	r0, r3
 8003286:	68f9      	ldr	r1, [r7, #12]
 8003288:	f006 f8bc 	bl	8009404 <__addsf3>
 800328c:	4603      	mov	r3, r0
 800328e:	461d      	mov	r5, r3
 8003290:	4b27      	ldr	r3, [pc, #156]	; (8003330 <NT35510_DrawLine+0x240>)
 8003292:	885b      	ldrh	r3, [r3, #2]
 8003294:	4618      	mov	r0, r3
 8003296:	f006 f969 	bl	800956c <__aeabi_i2f>
 800329a:	4603      	mov	r3, r0
 800329c:	4628      	mov	r0, r5
 800329e:	4619      	mov	r1, r3
 80032a0:	f006 fb56 	bl	8009950 <__aeabi_fcmplt>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00f      	beq.n	80032ca <NT35510_DrawLine+0x1da>
 80032aa:	6938      	ldr	r0, [r7, #16]
 80032ac:	6979      	ldr	r1, [r7, #20]
 80032ae:	f006 f9b1 	bl	8009614 <__aeabi_fmul>
 80032b2:	4603      	mov	r3, r0
 80032b4:	4618      	mov	r0, r3
 80032b6:	68f9      	ldr	r1, [r7, #12]
 80032b8:	f006 f8a4 	bl	8009404 <__addsf3>
 80032bc:	4603      	mov	r3, r0
 80032be:	4618      	mov	r0, r3
 80032c0:	f006 fb6e 	bl	80099a0 <__aeabi_f2uiz>
 80032c4:	4603      	mov	r3, r0
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	e00a      	b.n	80032e0 <NT35510_DrawLine+0x1f0>
 80032ca:	4b19      	ldr	r3, [pc, #100]	; (8003330 <NT35510_DrawLine+0x240>)
 80032cc:	885b      	ldrh	r3, [r3, #2]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f006 f94c 	bl	800956c <__aeabi_i2f>
 80032d4:	4603      	mov	r3, r0
 80032d6:	4618      	mov	r0, r3
 80032d8:	f006 fb62 	bl	80099a0 <__aeabi_f2uiz>
 80032dc:	4603      	mov	r3, r0
 80032de:	b29b      	uxth	r3, r3
 80032e0:	4a13      	ldr	r2, [pc, #76]	; (8003330 <NT35510_DrawLine+0x240>)
 80032e2:	8952      	ldrh	r2, [r2, #10]
 80032e4:	4620      	mov	r0, r4
 80032e6:	4619      	mov	r1, r3
 80032e8:	f7fe fd72 	bl	8001dd0 <NT35510_DrawPixel>
			NT35510_DrawPixel( (u16)x, (u16)MIN(k*x+b, nt35510_atr.height), nt35510_atr.brushcolor );
		}
	}
	else
	{
		for(x=MIN(x0, nt35510_atr.width); x>MIN(x1,nt35510_atr.width); x--)
 80032ec:	6978      	ldr	r0, [r7, #20]
 80032ee:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80032f2:	f006 f885 	bl	8009400 <__aeabi_fsub>
 80032f6:	4603      	mov	r3, r0
 80032f8:	617b      	str	r3, [r7, #20]
 80032fa:	4b0d      	ldr	r3, [pc, #52]	; (8003330 <NT35510_DrawLine+0x240>)
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	887a      	ldrh	r2, [r7, #2]
 8003300:	429a      	cmp	r2, r3
 8003302:	d205      	bcs.n	8003310 <NT35510_DrawLine+0x220>
 8003304:	887b      	ldrh	r3, [r7, #2]
 8003306:	4618      	mov	r0, r3
 8003308:	f006 f930 	bl	800956c <__aeabi_i2f>
 800330c:	4603      	mov	r3, r0
 800330e:	e005      	b.n	800331c <NT35510_DrawLine+0x22c>
 8003310:	4b07      	ldr	r3, [pc, #28]	; (8003330 <NT35510_DrawLine+0x240>)
 8003312:	881b      	ldrh	r3, [r3, #0]
 8003314:	4618      	mov	r0, r3
 8003316:	f006 f929 	bl	800956c <__aeabi_i2f>
 800331a:	4603      	mov	r3, r0
 800331c:	4618      	mov	r0, r3
 800331e:	6979      	ldr	r1, [r7, #20]
 8003320:	f006 fb16 	bl	8009950 <__aeabi_fcmplt>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1a2      	bne.n	8003270 <NT35510_DrawLine+0x180>
		{
			NT35510_DrawPixel( (u16)x, (u16)MIN(k*x+b, nt35510_atr.height), nt35510_atr.brushcolor );
		}
	}
}
 800332a:	3718      	adds	r7, #24
 800332c:	46bd      	mov	sp, r7
 800332e:	bdb0      	pop	{r4, r5, r7, pc}
 8003330:	20000d48 	.word	0x20000d48

08003334 <NT35510_ShowChar>:

static void NT35510_ShowChar( u16 x, u16 y, u8 value )
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b08a      	sub	sp, #40	; 0x28
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	80fb      	strh	r3, [r7, #6]
 800333e:	460b      	mov	r3, r1
 8003340:	80bb      	strh	r3, [r7, #4]
 8003342:	4613      	mov	r3, r2
 8003344:	70fb      	strb	r3, [r7, #3]
	u8 charlen=0;
 8003346:	2300      	movs	r3, #0
 8003348:	773b      	strb	r3, [r7, #28]
	u32 temp1,temp2;
	u16 temp16;
	u32 temp3;
	u32 temp32;
	
	charlen = (nt35510_atr.asc2size/8+((nt35510_atr.asc2size%8)?1:0))*(nt35510_atr.asc2size/2);	//计算该nt35510_atr.asc2size下字摸占的字节数
 800334a:	4bab      	ldr	r3, [pc, #684]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 800334c:	889b      	ldrh	r3, [r3, #4]
 800334e:	08db      	lsrs	r3, r3, #3
 8003350:	b29b      	uxth	r3, r3
 8003352:	461a      	mov	r2, r3
 8003354:	4ba8      	ldr	r3, [pc, #672]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 8003356:	889b      	ldrh	r3, [r3, #4]
 8003358:	f003 0307 	and.w	r3, r3, #7
 800335c:	b29b      	uxth	r3, r3
 800335e:	2b00      	cmp	r3, #0
 8003360:	bf14      	ite	ne
 8003362:	2301      	movne	r3, #1
 8003364:	2300      	moveq	r3, #0
 8003366:	b2db      	uxtb	r3, r3
 8003368:	4413      	add	r3, r2
 800336a:	b2da      	uxtb	r2, r3
 800336c:	4ba2      	ldr	r3, [pc, #648]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 800336e:	889b      	ldrh	r3, [r3, #4]
 8003370:	085b      	lsrs	r3, r3, #1
 8003372:	b29b      	uxth	r3, r3
 8003374:	b2db      	uxtb	r3, r3
 8003376:	fb12 f303 	smulbb	r3, r2, r3
 800337a:	773b      	strb	r3, [r7, #28]
	num = value - ' ';		//计算该字符在码表中的位置
 800337c:	78fb      	ldrb	r3, [r7, #3]
 800337e:	3b20      	subs	r3, #32
 8003380:	76fb      	strb	r3, [r7, #27]
		x = y;
		y = temp16;
	}
#endif

	switch (nt35510_atr.asc2size)
 8003382:	4b9d      	ldr	r3, [pc, #628]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 8003384:	889b      	ldrh	r3, [r3, #4]
 8003386:	2b10      	cmp	r3, #16
 8003388:	d067      	beq.n	800345a <NT35510_ShowChar+0x126>
 800338a:	2b18      	cmp	r3, #24
 800338c:	f000 80c1 	beq.w	8003512 <NT35510_ShowChar+0x1de>
 8003390:	2b0c      	cmp	r3, #12
 8003392:	d000      	beq.n	8003396 <NT35510_ShowChar+0x62>
					x++;
				}
			break;

		default :
			break;
 8003394:	e12d      	b.n	80035f2 <NT35510_ShowChar+0x2be>
#endif

	switch (nt35510_atr.asc2size)
	{
		case ASC2_12 :
				for( t=0; t<charlen; t+=2 )
 8003396:	2300      	movs	r3, #0
 8003398:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800339c:	e057      	b.n	800344e <NT35510_ShowChar+0x11a>
				{
					temp1 = asc2_1206[num][t];
 800339e:	7efa      	ldrb	r2, [r7, #27]
 80033a0:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 80033a4:	4895      	ldr	r0, [pc, #596]	; (80035fc <NT35510_ShowChar+0x2c8>)
 80033a6:	4613      	mov	r3, r2
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	4413      	add	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	440b      	add	r3, r1
 80033b0:	4403      	add	r3, r0
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	617b      	str	r3, [r7, #20]
					temp2 = asc2_1206[num][t+1];
 80033b6:	7efa      	ldrb	r2, [r7, #27]
 80033b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80033bc:	1c59      	adds	r1, r3, #1
 80033be:	488f      	ldr	r0, [pc, #572]	; (80035fc <NT35510_ShowChar+0x2c8>)
 80033c0:	4613      	mov	r3, r2
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	4413      	add	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	440b      	add	r3, r1
 80033ca:	4403      	add	r3, r0
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	613b      	str	r3, [r7, #16]
					temp16 = (temp1<<8) + temp2;
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	021b      	lsls	r3, r3, #8
 80033d6:	b29a      	uxth	r2, r3
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	b29b      	uxth	r3, r3
 80033dc:	4413      	add	r3, r2
 80033de:	84bb      	strh	r3, [r7, #36]	; 0x24
					for( u8 i=0; i<ASC2_12; i++ )
 80033e0:	2300      	movs	r3, #0
 80033e2:	77fb      	strb	r3, [r7, #31]
 80033e4:	e028      	b.n	8003438 <NT35510_ShowChar+0x104>
					{
						if( temp16&0X8000 ) 
 80033e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80033e8:	b21b      	sxth	r3, r3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	da0d      	bge.n	800340a <NT35510_ShowChar+0xd6>
						{
							NT35510_DrawPixel( x, y+i, nt35510_atr.brushcolor );
 80033ee:	7ffb      	ldrb	r3, [r7, #31]
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	88bb      	ldrh	r3, [r7, #4]
 80033f4:	4413      	add	r3, r2
 80033f6:	b29a      	uxth	r2, r3
 80033f8:	4b7f      	ldr	r3, [pc, #508]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 80033fa:	895b      	ldrh	r3, [r3, #10]
 80033fc:	88f9      	ldrh	r1, [r7, #6]
 80033fe:	4608      	mov	r0, r1
 8003400:	4611      	mov	r1, r2
 8003402:	461a      	mov	r2, r3
 8003404:	f7fe fce4 	bl	8001dd0 <NT35510_DrawPixel>
 8003408:	e010      	b.n	800342c <NT35510_ShowChar+0xf8>
						}
						else if( nt35510_atr.showmode == LCDMODEADDBACK )
 800340a:	4b7b      	ldr	r3, [pc, #492]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 800340c:	88db      	ldrh	r3, [r3, #6]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d10c      	bne.n	800342c <NT35510_ShowChar+0xf8>
						{
							NT35510_DrawPixel( x, y+i, nt35510_atr.backcolor );
 8003412:	7ffb      	ldrb	r3, [r7, #31]
 8003414:	b29a      	uxth	r2, r3
 8003416:	88bb      	ldrh	r3, [r7, #4]
 8003418:	4413      	add	r3, r2
 800341a:	b29a      	uxth	r2, r3
 800341c:	4b76      	ldr	r3, [pc, #472]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 800341e:	899b      	ldrh	r3, [r3, #12]
 8003420:	88f9      	ldrh	r1, [r7, #6]
 8003422:	4608      	mov	r0, r1
 8003424:	4611      	mov	r1, r2
 8003426:	461a      	mov	r2, r3
 8003428:	f7fe fcd2 	bl	8001dd0 <NT35510_DrawPixel>
						}
						temp16 <<= 1;
 800342c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	84bb      	strh	r3, [r7, #36]	; 0x24
				for( t=0; t<charlen; t+=2 )
				{
					temp1 = asc2_1206[num][t];
					temp2 = asc2_1206[num][t+1];
					temp16 = (temp1<<8) + temp2;
					for( u8 i=0; i<ASC2_12; i++ )
 8003432:	7ffb      	ldrb	r3, [r7, #31]
 8003434:	3301      	adds	r3, #1
 8003436:	77fb      	strb	r3, [r7, #31]
 8003438:	7ffb      	ldrb	r3, [r7, #31]
 800343a:	2b0b      	cmp	r3, #11
 800343c:	d9d3      	bls.n	80033e6 <NT35510_ShowChar+0xb2>
						{
							NT35510_DrawPixel( x, y+i, nt35510_atr.backcolor );
						}
						temp16 <<= 1;
					}
					x++;
 800343e:	88fb      	ldrh	r3, [r7, #6]
 8003440:	3301      	adds	r3, #1
 8003442:	80fb      	strh	r3, [r7, #6]
#endif

	switch (nt35510_atr.asc2size)
	{
		case ASC2_12 :
				for( t=0; t<charlen; t+=2 )
 8003444:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003448:	3302      	adds	r3, #2
 800344a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800344e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003452:	7f3b      	ldrb	r3, [r7, #28]
 8003454:	429a      	cmp	r2, r3
 8003456:	d3a2      	bcc.n	800339e <NT35510_ShowChar+0x6a>
						}
						temp16 <<= 1;
					}
					x++;
				}
			break;
 8003458:	e0cb      	b.n	80035f2 <NT35510_ShowChar+0x2be>

		case ASC2_16 :
				for( t=0; t<charlen; t+=2 )
 800345a:	2300      	movs	r3, #0
 800345c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003460:	e051      	b.n	8003506 <NT35510_ShowChar+0x1d2>
				{
					temp1 = asc2_1608[num][t];
 8003462:	7efa      	ldrb	r2, [r7, #27]
 8003464:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003468:	4965      	ldr	r1, [pc, #404]	; (8003600 <NT35510_ShowChar+0x2cc>)
 800346a:	0112      	lsls	r2, r2, #4
 800346c:	4413      	add	r3, r2
 800346e:	440b      	add	r3, r1
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	617b      	str	r3, [r7, #20]
					temp2 = asc2_1608[num][t+1];
 8003474:	7efa      	ldrb	r2, [r7, #27]
 8003476:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800347a:	3301      	adds	r3, #1
 800347c:	4960      	ldr	r1, [pc, #384]	; (8003600 <NT35510_ShowChar+0x2cc>)
 800347e:	0112      	lsls	r2, r2, #4
 8003480:	4413      	add	r3, r2
 8003482:	440b      	add	r3, r1
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	613b      	str	r3, [r7, #16]
					temp16 = (temp1<<8) + temp2;
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	b29b      	uxth	r3, r3
 800348c:	021b      	lsls	r3, r3, #8
 800348e:	b29a      	uxth	r2, r3
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	b29b      	uxth	r3, r3
 8003494:	4413      	add	r3, r2
 8003496:	84bb      	strh	r3, [r7, #36]	; 0x24
					for( u8 i=0; i<ASC2_16; i++ )
 8003498:	2300      	movs	r3, #0
 800349a:	77bb      	strb	r3, [r7, #30]
 800349c:	e028      	b.n	80034f0 <NT35510_ShowChar+0x1bc>
					{
						if( temp16&0X8000 ) 
 800349e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80034a0:	b21b      	sxth	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	da0d      	bge.n	80034c2 <NT35510_ShowChar+0x18e>
						{
							NT35510_DrawPixel( x, y+i, nt35510_atr.brushcolor );
 80034a6:	7fbb      	ldrb	r3, [r7, #30]
 80034a8:	b29a      	uxth	r2, r3
 80034aa:	88bb      	ldrh	r3, [r7, #4]
 80034ac:	4413      	add	r3, r2
 80034ae:	b29a      	uxth	r2, r3
 80034b0:	4b51      	ldr	r3, [pc, #324]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 80034b2:	895b      	ldrh	r3, [r3, #10]
 80034b4:	88f9      	ldrh	r1, [r7, #6]
 80034b6:	4608      	mov	r0, r1
 80034b8:	4611      	mov	r1, r2
 80034ba:	461a      	mov	r2, r3
 80034bc:	f7fe fc88 	bl	8001dd0 <NT35510_DrawPixel>
 80034c0:	e010      	b.n	80034e4 <NT35510_ShowChar+0x1b0>
						}
						else if( nt35510_atr.showmode == LCDMODEADDBACK )
 80034c2:	4b4d      	ldr	r3, [pc, #308]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 80034c4:	88db      	ldrh	r3, [r3, #6]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d10c      	bne.n	80034e4 <NT35510_ShowChar+0x1b0>
						{
							NT35510_DrawPixel( x, y+i, nt35510_atr.backcolor );
 80034ca:	7fbb      	ldrb	r3, [r7, #30]
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	88bb      	ldrh	r3, [r7, #4]
 80034d0:	4413      	add	r3, r2
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	4b48      	ldr	r3, [pc, #288]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 80034d6:	899b      	ldrh	r3, [r3, #12]
 80034d8:	88f9      	ldrh	r1, [r7, #6]
 80034da:	4608      	mov	r0, r1
 80034dc:	4611      	mov	r1, r2
 80034de:	461a      	mov	r2, r3
 80034e0:	f7fe fc76 	bl	8001dd0 <NT35510_DrawPixel>
						}
						temp16 <<= 1;
 80034e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	84bb      	strh	r3, [r7, #36]	; 0x24
				for( t=0; t<charlen; t+=2 )
				{
					temp1 = asc2_1608[num][t];
					temp2 = asc2_1608[num][t+1];
					temp16 = (temp1<<8) + temp2;
					for( u8 i=0; i<ASC2_16; i++ )
 80034ea:	7fbb      	ldrb	r3, [r7, #30]
 80034ec:	3301      	adds	r3, #1
 80034ee:	77bb      	strb	r3, [r7, #30]
 80034f0:	7fbb      	ldrb	r3, [r7, #30]
 80034f2:	2b0f      	cmp	r3, #15
 80034f4:	d9d3      	bls.n	800349e <NT35510_ShowChar+0x16a>
						{
							NT35510_DrawPixel( x, y+i, nt35510_atr.backcolor );
						}
						temp16 <<= 1;
					}
					x++;
 80034f6:	88fb      	ldrh	r3, [r7, #6]
 80034f8:	3301      	adds	r3, #1
 80034fa:	80fb      	strh	r3, [r7, #6]
					x++;
				}
			break;

		case ASC2_16 :
				for( t=0; t<charlen; t+=2 )
 80034fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003500:	3302      	adds	r3, #2
 8003502:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003506:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800350a:	7f3b      	ldrb	r3, [r7, #28]
 800350c:	429a      	cmp	r2, r3
 800350e:	d3a8      	bcc.n	8003462 <NT35510_ShowChar+0x12e>
						}
						temp16 <<= 1;
					}
					x++;
				}
			break;
 8003510:	e06f      	b.n	80035f2 <NT35510_ShowChar+0x2be>

		case ASC2_24 :
				for( t=0; t<charlen; t+=3 )
 8003512:	2300      	movs	r3, #0
 8003514:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003518:	e065      	b.n	80035e6 <NT35510_ShowChar+0x2b2>
				{
					temp1 = asc2_2412[num][t];
 800351a:	7efa      	ldrb	r2, [r7, #27]
 800351c:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003520:	4838      	ldr	r0, [pc, #224]	; (8003604 <NT35510_ShowChar+0x2d0>)
 8003522:	4613      	mov	r3, r2
 8003524:	00db      	lsls	r3, r3, #3
 8003526:	4413      	add	r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	440b      	add	r3, r1
 800352c:	4403      	add	r3, r0
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	617b      	str	r3, [r7, #20]
					temp2 = asc2_2412[num][t+1];
 8003532:	7efa      	ldrb	r2, [r7, #27]
 8003534:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003538:	1c59      	adds	r1, r3, #1
 800353a:	4832      	ldr	r0, [pc, #200]	; (8003604 <NT35510_ShowChar+0x2d0>)
 800353c:	4613      	mov	r3, r2
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	4413      	add	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	4403      	add	r3, r0
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	613b      	str	r3, [r7, #16]
					temp3 = asc2_2412[num][t+2];
 800354c:	7efa      	ldrb	r2, [r7, #27]
 800354e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003552:	1c99      	adds	r1, r3, #2
 8003554:	482b      	ldr	r0, [pc, #172]	; (8003604 <NT35510_ShowChar+0x2d0>)
 8003556:	4613      	mov	r3, r2
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	4413      	add	r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	440b      	add	r3, r1
 8003560:	4403      	add	r3, r0
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	60fb      	str	r3, [r7, #12]
					temp32 = (temp1<<16) + (temp2<<8) + temp3;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	041a      	lsls	r2, r3, #16
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	021b      	lsls	r3, r3, #8
 800356e:	441a      	add	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	4413      	add	r3, r2
 8003574:	623b      	str	r3, [r7, #32]
					for( u8 i=0; i<ASC2_24; i++ )
 8003576:	2300      	movs	r3, #0
 8003578:	777b      	strb	r3, [r7, #29]
 800357a:	e029      	b.n	80035d0 <NT35510_ShowChar+0x29c>
					{
						if( temp32&0X800000 ) 
 800357c:	6a3b      	ldr	r3, [r7, #32]
 800357e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00d      	beq.n	80035a2 <NT35510_ShowChar+0x26e>
						{
							NT35510_DrawPixel( x, y+i, nt35510_atr.brushcolor );
 8003586:	7f7b      	ldrb	r3, [r7, #29]
 8003588:	b29a      	uxth	r2, r3
 800358a:	88bb      	ldrh	r3, [r7, #4]
 800358c:	4413      	add	r3, r2
 800358e:	b29a      	uxth	r2, r3
 8003590:	4b19      	ldr	r3, [pc, #100]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 8003592:	895b      	ldrh	r3, [r3, #10]
 8003594:	88f9      	ldrh	r1, [r7, #6]
 8003596:	4608      	mov	r0, r1
 8003598:	4611      	mov	r1, r2
 800359a:	461a      	mov	r2, r3
 800359c:	f7fe fc18 	bl	8001dd0 <NT35510_DrawPixel>
 80035a0:	e010      	b.n	80035c4 <NT35510_ShowChar+0x290>
						}
						else if( nt35510_atr.showmode == LCDMODEADDBACK )
 80035a2:	4b15      	ldr	r3, [pc, #84]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 80035a4:	88db      	ldrh	r3, [r3, #6]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d10c      	bne.n	80035c4 <NT35510_ShowChar+0x290>
						{
							NT35510_DrawPixel( x, y+i, nt35510_atr.backcolor );
 80035aa:	7f7b      	ldrb	r3, [r7, #29]
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	88bb      	ldrh	r3, [r7, #4]
 80035b0:	4413      	add	r3, r2
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	4b10      	ldr	r3, [pc, #64]	; (80035f8 <NT35510_ShowChar+0x2c4>)
 80035b6:	899b      	ldrh	r3, [r3, #12]
 80035b8:	88f9      	ldrh	r1, [r7, #6]
 80035ba:	4608      	mov	r0, r1
 80035bc:	4611      	mov	r1, r2
 80035be:	461a      	mov	r2, r3
 80035c0:	f7fe fc06 	bl	8001dd0 <NT35510_DrawPixel>
						}
						temp32 <<= 1;
 80035c4:	6a3b      	ldr	r3, [r7, #32]
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	623b      	str	r3, [r7, #32]
				{
					temp1 = asc2_2412[num][t];
					temp2 = asc2_2412[num][t+1];
					temp3 = asc2_2412[num][t+2];
					temp32 = (temp1<<16) + (temp2<<8) + temp3;
					for( u8 i=0; i<ASC2_24; i++ )
 80035ca:	7f7b      	ldrb	r3, [r7, #29]
 80035cc:	3301      	adds	r3, #1
 80035ce:	777b      	strb	r3, [r7, #29]
 80035d0:	7f7b      	ldrb	r3, [r7, #29]
 80035d2:	2b17      	cmp	r3, #23
 80035d4:	d9d2      	bls.n	800357c <NT35510_ShowChar+0x248>
						{
							NT35510_DrawPixel( x, y+i, nt35510_atr.backcolor );
						}
						temp32 <<= 1;
					}
					x++;
 80035d6:	88fb      	ldrh	r3, [r7, #6]
 80035d8:	3301      	adds	r3, #1
 80035da:	80fb      	strh	r3, [r7, #6]
					x++;
				}
			break;

		case ASC2_24 :
				for( t=0; t<charlen; t+=3 )
 80035dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80035e0:	3303      	adds	r3, #3
 80035e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80035e6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80035ea:	7f3b      	ldrb	r3, [r7, #28]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d394      	bcc.n	800351a <NT35510_ShowChar+0x1e6>
						}
						temp32 <<= 1;
					}
					x++;
				}
			break;
 80035f0:	bf00      	nop
		default :
			break;
	}
	//printf(" nt35510_atr.width= %d \r\n", nt35510_atr.width ); 
	//printf(" nt35510_atr.height= %d \r\n", nt35510_atr.height ); 
}
 80035f2:	3728      	adds	r7, #40	; 0x28
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	20000d48 	.word	0x20000d48
 80035fc:	080105a8 	.word	0x080105a8
 8003600:	08010a1c 	.word	0x08010a1c
 8003604:	0801100c 	.word	0x0801100c

08003608 <NT35510_ShowString>:

static void NT35510_ShowString( u16 x, u16 y, u8 *p )
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	603a      	str	r2, [r7, #0]
 8003612:	80fb      	strh	r3, [r7, #6]
 8003614:	460b      	mov	r3, r1
 8003616:	80bb      	strh	r3, [r7, #4]
	while( (*p<='~')&&(*p>=' ') )
 8003618:	e012      	b.n	8003640 <NT35510_ShowString+0x38>
	{
		NT35510_ShowChar( x, y, *p );
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	88f9      	ldrh	r1, [r7, #6]
 8003620:	88ba      	ldrh	r2, [r7, #4]
 8003622:	4608      	mov	r0, r1
 8003624:	4611      	mov	r1, r2
 8003626:	461a      	mov	r2, r3
 8003628:	f7ff fe84 	bl	8003334 <NT35510_ShowChar>
		p++;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	3301      	adds	r3, #1
 8003630:	603b      	str	r3, [r7, #0]
		x += nt35510_atr.asc2size/2;
 8003632:	4b09      	ldr	r3, [pc, #36]	; (8003658 <NT35510_ShowString+0x50>)
 8003634:	889b      	ldrh	r3, [r3, #4]
 8003636:	085b      	lsrs	r3, r3, #1
 8003638:	b29a      	uxth	r2, r3
 800363a:	88fb      	ldrh	r3, [r7, #6]
 800363c:	4413      	add	r3, r2
 800363e:	80fb      	strh	r3, [r7, #6]
	//printf(" nt35510_atr.height= %d \r\n", nt35510_atr.height ); 
}

static void NT35510_ShowString( u16 x, u16 y, u8 *p )
{
	while( (*p<='~')&&(*p>=' ') )
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	2b7e      	cmp	r3, #126	; 0x7e
 8003646:	d803      	bhi.n	8003650 <NT35510_ShowString+0x48>
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2b1f      	cmp	r3, #31
 800364e:	d8e4      	bhi.n	800361a <NT35510_ShowString+0x12>
	{
		NT35510_ShowChar( x, y, *p );
		p++;
		x += nt35510_atr.asc2size/2;
	}
}
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	20000d48 	.word	0x20000d48

0800365c <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8003664:	4a05      	ldr	r2, [pc, #20]	; (800367c <NVIC_PriorityGroupConfig+0x20>)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800366c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003670:	60d3      	str	r3, [r2, #12]
}
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	e000ed00 	.word	0xe000ed00

08003680 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8003688:	2300      	movs	r3, #0
 800368a:	73fb      	strb	r3, [r7, #15]
 800368c:	2300      	movs	r3, #0
 800368e:	73bb      	strb	r3, [r7, #14]
 8003690:	230f      	movs	r3, #15
 8003692:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	78db      	ldrb	r3, [r3, #3]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d038      	beq.n	800370e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800369c:	4b26      	ldr	r3, [pc, #152]	; (8003738 <NVIC_Init+0xb8>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	43db      	mvns	r3, r3
 80036a2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036a6:	0a1b      	lsrs	r3, r3, #8
 80036a8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80036aa:	7bfb      	ldrb	r3, [r7, #15]
 80036ac:	f1c3 0304 	rsb	r3, r3, #4
 80036b0:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80036b2:	7b7a      	ldrb	r2, [r7, #13]
 80036b4:	7bfb      	ldrb	r3, [r7, #15]
 80036b6:	fa42 f303 	asr.w	r3, r2, r3
 80036ba:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	785b      	ldrb	r3, [r3, #1]
 80036c0:	461a      	mov	r2, r3
 80036c2:	7bbb      	ldrb	r3, [r7, #14]
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	789a      	ldrb	r2, [r3, #2]
 80036ce:	7b7b      	ldrb	r3, [r7, #13]
 80036d0:	4013      	ands	r3, r2
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	7bfb      	ldrb	r3, [r7, #15]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80036da:	7bfb      	ldrb	r3, [r7, #15]
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80036e0:	4a16      	ldr	r2, [pc, #88]	; (800373c <NVIC_Init+0xbc>)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	4413      	add	r3, r2
 80036e8:	7bfa      	ldrb	r2, [r7, #15]
 80036ea:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80036ee:	4a13      	ldr	r2, [pc, #76]	; (800373c <NVIC_Init+0xbc>)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	095b      	lsrs	r3, r3, #5
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	f003 031f 	and.w	r3, r3, #31
 8003702:	2101      	movs	r1, #1
 8003704:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003708:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800370c:	e00f      	b.n	800372e <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800370e:	490b      	ldr	r1, [pc, #44]	; (800373c <NVIC_Init+0xbc>)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	095b      	lsrs	r3, r3, #5
 8003716:	b2db      	uxtb	r3, r3
 8003718:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	f003 031f 	and.w	r3, r3, #31
 8003722:	2201      	movs	r2, #1
 8003724:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003726:	f100 0320 	add.w	r3, r0, #32
 800372a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	e000ed00 	.word	0xe000ed00
 800373c:	e000e100 	.word	0xe000e100

08003740 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 800374a:	4907      	ldr	r1, [pc, #28]	; (8003768 <NVIC_SetVectorTable+0x28>)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8003752:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	4313      	orrs	r3, r2
 800375a:	608b      	str	r3, [r1, #8]
}
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	e000ed00 	.word	0xe000ed00

0800376c <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	4603      	mov	r3, r0
 8003774:	460a      	mov	r2, r1
 8003776:	71fb      	strb	r3, [r7, #7]
 8003778:	4613      	mov	r3, r2
 800377a:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 800377c:	79bb      	ldrb	r3, [r7, #6]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d006      	beq.n	8003790 <NVIC_SystemLPConfig+0x24>
  {
    SCB->SCR |= LowPowerMode;
 8003782:	4909      	ldr	r1, [pc, #36]	; (80037a8 <NVIC_SystemLPConfig+0x3c>)
 8003784:	4b08      	ldr	r3, [pc, #32]	; (80037a8 <NVIC_SystemLPConfig+0x3c>)
 8003786:	691a      	ldr	r2, [r3, #16]
 8003788:	79fb      	ldrb	r3, [r7, #7]
 800378a:	4313      	orrs	r3, r2
 800378c:	610b      	str	r3, [r1, #16]
 800378e:	e006      	b.n	800379e <NVIC_SystemLPConfig+0x32>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8003790:	4905      	ldr	r1, [pc, #20]	; (80037a8 <NVIC_SystemLPConfig+0x3c>)
 8003792:	4b05      	ldr	r3, [pc, #20]	; (80037a8 <NVIC_SystemLPConfig+0x3c>)
 8003794:	691a      	ldr	r2, [r3, #16]
 8003796:	79fb      	ldrb	r3, [r7, #7]
 8003798:	43db      	mvns	r3, r3
 800379a:	4013      	ands	r3, r2
 800379c:	610b      	str	r3, [r1, #16]
  }
}
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	e000ed00 	.word	0xe000ed00

080037ac <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d106      	bne.n	80037c8 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80037ba:	4a09      	ldr	r2, [pc, #36]	; (80037e0 <SysTick_CLKSourceConfig+0x34>)
 80037bc:	4b08      	ldr	r3, [pc, #32]	; (80037e0 <SysTick_CLKSourceConfig+0x34>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f043 0304 	orr.w	r3, r3, #4
 80037c4:	6013      	str	r3, [r2, #0]
 80037c6:	e005      	b.n	80037d4 <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80037c8:	4a05      	ldr	r2, [pc, #20]	; (80037e0 <SysTick_CLKSourceConfig+0x34>)
 80037ca:	4b05      	ldr	r3, [pc, #20]	; (80037e0 <SysTick_CLKSourceConfig+0x34>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f023 0304 	bic.w	r3, r3, #4
 80037d2:	6013      	str	r3, [r2, #0]
  }
}
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	e000e010 	.word	0xe000e010

080037e4 <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 80037e4:	b480      	push	{r7}
 80037e6:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
 80037e8:	4b09      	ldr	r3, [pc, #36]	; (8003810 <EXTI_DeInit+0x2c>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 80037ee:	4b08      	ldr	r3, [pc, #32]	; (8003810 <EXTI_DeInit+0x2c>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 80037f4:	4b06      	ldr	r3, [pc, #24]	; (8003810 <EXTI_DeInit+0x2c>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 80037fa:	4b05      	ldr	r3, [pc, #20]	; (8003810 <EXTI_DeInit+0x2c>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 8003800:	4b03      	ldr	r3, [pc, #12]	; (8003810 <EXTI_DeInit+0x2c>)
 8003802:	4a04      	ldr	r2, [pc, #16]	; (8003814 <EXTI_DeInit+0x30>)
 8003804:	615a      	str	r2, [r3, #20]
}
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	40013c00 	.word	0x40013c00
 8003814:	007fffff 	.word	0x007fffff

08003818 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8003820:	2300      	movs	r3, #0
 8003822:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8003824:	4b34      	ldr	r3, [pc, #208]	; (80038f8 <EXTI_Init+0xe0>)
 8003826:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	799b      	ldrb	r3, [r3, #6]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d04f      	beq.n	80038d0 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8003830:	4931      	ldr	r1, [pc, #196]	; (80038f8 <EXTI_Init+0xe0>)
 8003832:	4b31      	ldr	r3, [pc, #196]	; (80038f8 <EXTI_Init+0xe0>)
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	43db      	mvns	r3, r3
 800383c:	4013      	ands	r3, r2
 800383e:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8003840:	492d      	ldr	r1, [pc, #180]	; (80038f8 <EXTI_Init+0xe0>)
 8003842:	4b2d      	ldr	r3, [pc, #180]	; (80038f8 <EXTI_Init+0xe0>)
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	43db      	mvns	r3, r3
 800384c:	4013      	ands	r3, r2
 800384e:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	791b      	ldrb	r3, [r3, #4]
 8003854:	461a      	mov	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4413      	add	r3, r2
 800385a:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	68fa      	ldr	r2, [r7, #12]
 8003860:	6811      	ldr	r1, [r2, #0]
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6812      	ldr	r2, [r2, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800386a:	4923      	ldr	r1, [pc, #140]	; (80038f8 <EXTI_Init+0xe0>)
 800386c:	4b22      	ldr	r3, [pc, #136]	; (80038f8 <EXTI_Init+0xe0>)
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	43db      	mvns	r3, r3
 8003876:	4013      	ands	r3, r2
 8003878:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800387a:	491f      	ldr	r1, [pc, #124]	; (80038f8 <EXTI_Init+0xe0>)
 800387c:	4b1e      	ldr	r3, [pc, #120]	; (80038f8 <EXTI_Init+0xe0>)
 800387e:	68da      	ldr	r2, [r3, #12]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	43db      	mvns	r3, r3
 8003886:	4013      	ands	r3, r2
 8003888:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	795b      	ldrb	r3, [r3, #5]
 800388e:	2b10      	cmp	r3, #16
 8003890:	d10e      	bne.n	80038b0 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8003892:	4919      	ldr	r1, [pc, #100]	; (80038f8 <EXTI_Init+0xe0>)
 8003894:	4b18      	ldr	r3, [pc, #96]	; (80038f8 <EXTI_Init+0xe0>)
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4313      	orrs	r3, r2
 800389e:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80038a0:	4915      	ldr	r1, [pc, #84]	; (80038f8 <EXTI_Init+0xe0>)
 80038a2:	4b15      	ldr	r3, [pc, #84]	; (80038f8 <EXTI_Init+0xe0>)
 80038a4:	68da      	ldr	r2, [r3, #12]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	60cb      	str	r3, [r1, #12]
 80038ae:	e01d      	b.n	80038ec <EXTI_Init+0xd4>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 80038b0:	4b11      	ldr	r3, [pc, #68]	; (80038f8 <EXTI_Init+0xe0>)
 80038b2:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	795b      	ldrb	r3, [r3, #5]
 80038b8:	461a      	mov	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	4413      	add	r3, r2
 80038be:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	6811      	ldr	r1, [r2, #0]
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	6812      	ldr	r2, [r2, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	e00d      	b.n	80038ec <EXTI_Init+0xd4>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	791b      	ldrb	r3, [r3, #4]
 80038d4:	461a      	mov	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	4413      	add	r3, r2
 80038da:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	6811      	ldr	r1, [r2, #0]
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6812      	ldr	r2, [r2, #0]
 80038e6:	43d2      	mvns	r2, r2
 80038e8:	400a      	ands	r2, r1
 80038ea:	601a      	str	r2, [r3, #0]
  }
}
 80038ec:	3714      	adds	r7, #20
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	40013c00 	.word	0x40013c00

080038fc <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	220c      	movs	r2, #12
 8003914:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	719a      	strb	r2, [r3, #6]
}
 800391c:	370c      	adds	r7, #12
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop

08003928 <EXTI_GenerateSWInterrupt>:
  *         will be generated.
  *         This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8003930:	4905      	ldr	r1, [pc, #20]	; (8003948 <EXTI_GenerateSWInterrupt+0x20>)
 8003932:	4b05      	ldr	r3, [pc, #20]	; (8003948 <EXTI_GenerateSWInterrupt+0x20>)
 8003934:	691a      	ldr	r2, [r3, #16]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4313      	orrs	r3, r2
 800393a:	610b      	str	r3, [r1, #16]
}
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	40013c00 	.word	0x40013c00

0800394c <EXTI_GetFlagStatus>:
  * @param  EXTI_Line: specifies the EXTI line flag to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8003954:	2300      	movs	r3, #0
 8003956:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8003958:	4b08      	ldr	r3, [pc, #32]	; (800397c <EXTI_GetFlagStatus+0x30>)
 800395a:	695a      	ldr	r2, [r3, #20]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4013      	ands	r3, r2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d002      	beq.n	800396a <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 8003964:	2301      	movs	r3, #1
 8003966:	73fb      	strb	r3, [r7, #15]
 8003968:	e001      	b.n	800396e <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 800396a:	2300      	movs	r3, #0
 800396c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800396e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003970:	4618      	mov	r0, r3
 8003972:	3714      	adds	r7, #20
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr
 800397c:	40013c00 	.word	0x40013c00

08003980 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8003988:	4a03      	ldr	r2, [pc, #12]	; (8003998 <EXTI_ClearFlag+0x18>)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6153      	str	r3, [r2, #20]
}
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr
 8003998:	40013c00 	.word	0x40013c00

0800399c <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80039a4:	2300      	movs	r3, #0
 80039a6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80039a8:	4b08      	ldr	r3, [pc, #32]	; (80039cc <EXTI_GetITStatus+0x30>)
 80039aa:	695a      	ldr	r2, [r3, #20]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4013      	ands	r3, r2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d002      	beq.n	80039ba <EXTI_GetITStatus+0x1e>
  {
    bitstatus = SET;
 80039b4:	2301      	movs	r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
 80039b8:	e001      	b.n	80039be <EXTI_GetITStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 80039ba:	2300      	movs	r3, #0
 80039bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039be:	7bfb      	ldrb	r3, [r7, #15]
  
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3714      	adds	r7, #20
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	40013c00 	.word	0x40013c00

080039d0 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80039d8:	4a03      	ldr	r2, [pc, #12]	; (80039e8 <EXTI_ClearITPendingBit+0x18>)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6153      	str	r3, [r2, #20]
}
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr
 80039e8:	40013c00 	.word	0x40013c00

080039ec <FSMC_NORSRAMDeInit>:
  *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d107      	bne.n	8003a0a <FSMC_NORSRAMDeInit+0x1e>
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 80039fa:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f243 01db 	movw	r1, #12507	; 0x30db
 8003a04:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8003a08:	e006      	b.n	8003a18 <FSMC_NORSRAMDeInit+0x2c>
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 8003a0a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f243 01d2 	movw	r1, #12498	; 0x30d2
 8003a14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 8003a18:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003a24:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8003a28:	4a05      	ldr	r2, [pc, #20]	; (8003a40 <FSMC_NORSRAMDeInit+0x54>)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003a30:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8003a34:	370c      	adds	r7, #12
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	a0000104 	.word	0xa0000104

08003a44 <FSMC_NORSRAMInit>:
  *         that contains the configuration information for the FSMC NOR/SRAM 
  *         specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8003a44:	b480      	push	{r7}
 8003a46:	b087      	sub	sp, #28
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpbcr = 0, tmpbtr = 0, tmpbwr = 0;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	617b      	str	r3, [r7, #20]
 8003a50:	2300      	movs	r3, #0
 8003a52:	613b      	str	r3, [r7, #16]
 8003a54:	2300      	movs	r3, #0
 8003a56:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 

  /* Get the BTCR register value */
  tmpbcr = FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank];
 8003a58:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a64:	617b      	str	r3, [r7, #20]

  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
  tmpbcr &= ((uint32_t)~(FSMC_BCR1_MBKEN    | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	4b59      	ldr	r3, [pc, #356]	; (8003bd0 <FSMC_NORSRAMInit+0x18c>)
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]
                         FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                         FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685a      	ldr	r2, [r3, #4]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	689b      	ldr	r3, [r3, #8]
                         FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                         FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8003a76:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	68db      	ldr	r3, [r3, #12]
                         FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8003a7c:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	691b      	ldr	r3, [r3, #16]
                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8003a82:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	695b      	ldr	r3, [r3, #20]

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8003a88:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	699b      	ldr	r3, [r3, #24]
  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 8003a8e:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	69db      	ldr	r3, [r3, #28]
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8003a94:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8003a9a:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8003aa0:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8003aa6:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8003aac:	431a      	orrs	r2, r3
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8003ab2:	4313      	orrs	r3, r2
                         FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                         FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                         FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));

  /* Bank1 NOR/SRAM control register configuration */ 
  tmpbcr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	617b      	str	r3, [r7, #20]
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
			
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = tmpbcr;
 8003aba:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	697a      	ldr	r2, [r7, #20]
 8003ac4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	2b08      	cmp	r3, #8
 8003ace:	d10d      	bne.n	8003aec <FSMC_NORSRAMInit+0xa8>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 8003ad0:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6812      	ldr	r2, [r2, #0]
 8003ae0:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003ae4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ae8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
  
  /* Get the BTCR register value */
  tmpbtr = FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1];
 8003aec:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	3301      	adds	r3, #1
 8003af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003afa:	613b      	str	r3, [r7, #16]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpbtr &= ((uint32_t)~(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8003b02:	613b      	str	r3, [r7, #16]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b08:	681a      	ldr	r2, [r3, #0]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	011b      	lsls	r3, r3, #4
  tmpbtr &= ((uint32_t)~(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8003b12:	431a      	orrs	r2, r3
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	021b      	lsls	r3, r3, #8
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8003b1c:	431a      	orrs	r2, r3
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	041b      	lsls	r3, r3, #16
                       FSMC_BTR1_ACCMOD));
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8003b26:	431a      	orrs	r2, r3
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	051b      	lsls	r3, r3, #20
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8003b30:	431a      	orrs	r2, r3
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	061b      	lsls	r3, r3, #24
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8003b3a:	431a      	orrs	r2, r3
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b40:	699b      	ldr	r3, [r3, #24]
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8003b42:	4313      	orrs	r3, r2
  tmpbtr &= ((uint32_t)~(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
					   
  /* Bank1 NOR/SRAM timing register configuration */
  tmpbtr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	613b      	str	r3, [r7, #16]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = tmpbtr;
 8003b4a:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	3301      	adds	r3, #1
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b62:	d129      	bne.n	8003bb8 <FSMC_NORSRAMInit+0x174>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    
    /* Get the BWTR register value */
    tmpbwr = FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank];
 8003b64:	4a1b      	ldr	r2, [pc, #108]	; (8003bd4 <FSMC_NORSRAMInit+0x190>)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b6e:	60fb      	str	r3, [r7, #12]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, and ACCMOD bits */
    tmpbwr &= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	4b19      	ldr	r3, [pc, #100]	; (8003bd8 <FSMC_NORSRAMInit+0x194>)
 8003b74:	4013      	ands	r3, r2
 8003b76:	60fb      	str	r3, [r7, #12]
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b7c:	681a      	ldr	r2, [r3, #0]
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	011b      	lsls	r3, r3, #4
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, and ACCMOD bits */
    tmpbwr &= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8003b86:	431a      	orrs	r2, r3
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	021b      	lsls	r3, r3, #8
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, and ACCMOD bits */
    tmpbwr &= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8003b90:	431a      	orrs	r2, r3
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	041b      	lsls	r3, r3, #16
    tmpbwr &= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8003b9a:	431a      	orrs	r2, r3
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
                        FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba0:	699b      	ldr	r3, [r3, #24]
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8003ba2:	4313      	orrs	r3, r2
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, and ACCMOD bits */
    tmpbwr &= ((uint32_t)~(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
                           FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));
    
    tmpbwr |= (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
                       (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
                        FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
    
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = tmpbwr;
 8003baa:	490a      	ldr	r1, [pc, #40]	; (8003bd4 <FSMC_NORSRAMInit+0x190>)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003bb6:	e006      	b.n	8003bc6 <FSMC_NORSRAMInit+0x182>
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 8003bb8:	4a06      	ldr	r2, [pc, #24]	; (8003bd4 <FSMC_NORSRAMInit+0x190>)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003bc2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  }
}
 8003bc6:	371c      	adds	r7, #28
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr
 8003bd0:	fff70080 	.word	0xfff70080
 8003bd4:	a0000104 	.word	0xa0000104
 8003bd8:	cff00000 	.word	0xcff00000

08003bdc <FSMC_NORSRAMStructInit>:
  * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
  *         which will be initialized.
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	601a      	str	r2, [r3, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2202      	movs	r2, #2
 8003bee:	605a      	str	r2, [r3, #4]
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	609a      	str	r2, [r3, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	60da      	str	r2, [r3, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	611a      	str	r2, [r3, #16]
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	615a      	str	r2, [r3, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	61da      	str	r2, [r3, #28]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	621a      	str	r2, [r3, #32]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c20:	625a      	str	r2, [r3, #36]	; 0x24
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c28:	629a      	str	r2, [r3, #40]	; 0x28
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	62da      	str	r2, [r3, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	631a      	str	r2, [r3, #48]	; 0x30
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct = (FSMC_NORSRAMTimingInitTypeDef*)((uint32_t)&FSMC_DefaultTimingStruct);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a04      	ldr	r2, [pc, #16]	; (8003c4c <FSMC_NORSRAMStructInit+0x70>)
 8003c3a:	635a      	str	r2, [r3, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct = (FSMC_NORSRAMTimingInitTypeDef*)((uint32_t)&FSMC_DefaultTimingStruct);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a03      	ldr	r2, [pc, #12]	; (8003c4c <FSMC_NORSRAMStructInit+0x70>)
 8003c40:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	08011dcc 	.word	0x08011dcc

08003c50 <FSMC_NORSRAMCmd>:
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	460b      	mov	r3, r1
 8003c5a:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003c5c:	78fb      	ldrb	r3, [r7, #3]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00c      	beq.n	8003c7c <FSMC_NORSRAMCmd+0x2c>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
 8003c62:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8003c66:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c70:	f043 0201 	orr.w	r2, r3, #1
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003c7a:	e00b      	b.n	8003c94 <FSMC_NORSRAMCmd+0x44>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 8003c7c:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8003c80:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003c8a:	4b05      	ldr	r3, [pc, #20]	; (8003ca0 <FSMC_NORSRAMCmd+0x50>)
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  }
}
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	000ffffe 	.word	0x000ffffe

08003ca4 <FSMC_NANDDeInit>:
  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
  * @retval None
  */
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2b10      	cmp	r3, #16
 8003cb0:	d10e      	bne.n	8003cd0 <FSMC_NANDDeInit+0x2c>
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 8003cb2:	4b11      	ldr	r3, [pc, #68]	; (8003cf8 <FSMC_NANDDeInit+0x54>)
 8003cb4:	2218      	movs	r2, #24
 8003cb6:	601a      	str	r2, [r3, #0]
    FSMC_Bank2->SR2 = 0x00000040;
 8003cb8:	4b0f      	ldr	r3, [pc, #60]	; (8003cf8 <FSMC_NANDDeInit+0x54>)
 8003cba:	2240      	movs	r2, #64	; 0x40
 8003cbc:	605a      	str	r2, [r3, #4]
    FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 8003cbe:	4b0e      	ldr	r3, [pc, #56]	; (8003cf8 <FSMC_NANDDeInit+0x54>)
 8003cc0:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003cc4:	609a      	str	r2, [r3, #8]
    FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 8003cc6:	4b0c      	ldr	r3, [pc, #48]	; (8003cf8 <FSMC_NANDDeInit+0x54>)
 8003cc8:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003ccc:	60da      	str	r2, [r3, #12]
 8003cce:	e00d      	b.n	8003cec <FSMC_NANDDeInit+0x48>
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8003cd0:	4b0a      	ldr	r3, [pc, #40]	; (8003cfc <FSMC_NANDDeInit+0x58>)
 8003cd2:	2218      	movs	r2, #24
 8003cd4:	601a      	str	r2, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 8003cd6:	4b09      	ldr	r3, [pc, #36]	; (8003cfc <FSMC_NANDDeInit+0x58>)
 8003cd8:	2240      	movs	r2, #64	; 0x40
 8003cda:	605a      	str	r2, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8003cdc:	4b07      	ldr	r3, [pc, #28]	; (8003cfc <FSMC_NANDDeInit+0x58>)
 8003cde:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003ce2:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 8003ce4:	4b05      	ldr	r3, [pc, #20]	; (8003cfc <FSMC_NANDDeInit+0x58>)
 8003ce6:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003cea:	60da      	str	r2, [r3, #12]
  }  
}
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	a0000060 	.word	0xa0000060
 8003cfc:	a0000080 	.word	0xa0000080

08003d00 <FSMC_NANDInit>:
  * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
  *         contains the configuration information for the FSMC NAND specified Banks.                       
  * @retval None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b087      	sub	sp, #28
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 8003d08:	2300      	movs	r3, #0
 8003d0a:	617b      	str	r3, [r7, #20]
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	613b      	str	r3, [r7, #16]
 8003d10:	2300      	movs	r3, #0
 8003d12:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime));
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2b10      	cmp	r3, #16
 8003d1a:	d103      	bne.n	8003d24 <FSMC_NANDInit+0x24>
  {
  /* Get the NAND bank 2 register value */
    tmppcr = FSMC_Bank2->PCR2;
 8003d1c:	4b41      	ldr	r3, [pc, #260]	; (8003e24 <FSMC_NANDInit+0x124>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	617b      	str	r3, [r7, #20]
 8003d22:	e002      	b.n	8003d2a <FSMC_NANDInit+0x2a>
  }
  else
  {
  /* Get the NAND bank 3 register value */
    tmppcr = FSMC_Bank3->PCR3;
 8003d24:	4b40      	ldr	r3, [pc, #256]	; (8003e28 <FSMC_NANDInit+0x128>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	617b      	str	r3, [r7, #20]
  }

  /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
  tmppcr &= ((uint32_t)~(FSMC_PCR2_PWAITEN  | FSMC_PCR2_PBKEN | FSMC_PCR2_PTYP | \
 8003d2a:	697a      	ldr	r2, [r7, #20]
 8003d2c:	4b3f      	ldr	r3, [pc, #252]	; (8003e2c <FSMC_NANDInit+0x12c>)
 8003d2e:	4013      	ands	r3, r2
 8003d30:	617b      	str	r3, [r7, #20]
                         FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \
                         FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
					   
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685a      	ldr	r2, [r3, #4]
                      PCR_MEMORYTYPE_NAND |
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	689b      	ldr	r3, [r3, #8]
                         FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \
                         FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
					   
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
                      PCR_MEMORYTYPE_NAND |
 8003d3a:	431a      	orrs	r2, r3
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
                      FSMC_NANDInitStruct->FSMC_ECC |
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	68db      	ldr	r3, [r3, #12]
                         FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
					   
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
                      PCR_MEMORYTYPE_NAND |
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 8003d40:	431a      	orrs	r2, r3
                      FSMC_NANDInitStruct->FSMC_ECC |
                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	691b      	ldr	r3, [r3, #16]
					   
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
                      PCR_MEMORYTYPE_NAND |
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
                      FSMC_NANDInitStruct->FSMC_ECC |
 8003d46:	431a      	orrs	r2, r3
                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
                      (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	025b      	lsls	r3, r3, #9
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
                      PCR_MEMORYTYPE_NAND |
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
                      FSMC_NANDInitStruct->FSMC_ECC |
                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8003d4e:	431a      	orrs	r2, r3
                      (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
                      (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	035b      	lsls	r3, r3, #13
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
                      PCR_MEMORYTYPE_NAND |
                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
                      FSMC_NANDInitStruct->FSMC_ECC |
                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
                      (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8003d56:	431a      	orrs	r2, r3
  tmppcr &= ((uint32_t)~(FSMC_PCR2_PWAITEN  | FSMC_PCR2_PBKEN | FSMC_PCR2_PTYP | \
                         FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \
                         FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
					   
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr |= (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	f043 0308 	orr.w	r3, r3, #8
 8003d60:	617b      	str	r3, [r7, #20]
                      FSMC_NANDInitStruct->FSMC_ECC |
                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
                      (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
                      (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
    
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2b10      	cmp	r3, #16
 8003d68:	d103      	bne.n	8003d72 <FSMC_NANDInit+0x72>
  {
    /* Get the NAND bank 2 register value */
    tmppmem = FSMC_Bank2->PMEM2;
 8003d6a:	4b2e      	ldr	r3, [pc, #184]	; (8003e24 <FSMC_NANDInit+0x124>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	613b      	str	r3, [r7, #16]
 8003d70:	e002      	b.n	8003d78 <FSMC_NANDInit+0x78>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmppmem = FSMC_Bank3->PMEM3;
 8003d72:	4b2d      	ldr	r3, [pc, #180]	; (8003e28 <FSMC_NANDInit+0x128>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	613b      	str	r3, [r7, #16]
  } 
  
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
 8003d78:	2300      	movs	r3, #0
 8003d7a:	613b      	str	r3, [r7, #16]
                          FSMC_PMEM2_MEMHIZ2));
					   
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem |= (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	69db      	ldr	r3, [r3, #28]
 8003d80:	681a      	ldr	r2, [r3, #0]
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	69db      	ldr	r3, [r3, #28]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	021b      	lsls	r3, r3, #8
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
                          FSMC_PMEM2_MEMHIZ2));
					   
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem |= (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003d8a:	431a      	orrs	r2, r3
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	041b      	lsls	r3, r3, #16
  tmppmem &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
                          FSMC_PMEM2_MEMHIZ2));
					   
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem |= (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003d94:	431a      	orrs	r2, r3
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	061b      	lsls	r3, r3, #24
                          FSMC_PMEM2_MEMHIZ2));
					   
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem |= (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003d9e:	4313      	orrs	r3, r2
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
                          FSMC_PMEM2_MEMHIZ2));
					   
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem |= (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 

  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2b10      	cmp	r3, #16
 8003dac:	d103      	bne.n	8003db6 <FSMC_NANDInit+0xb6>
  {
    /* Get the NAND bank 2 register value */
    tmppatt = FSMC_Bank2->PATT2;
 8003dae:	4b1d      	ldr	r3, [pc, #116]	; (8003e24 <FSMC_NANDInit+0x124>)
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	60fb      	str	r3, [r7, #12]
 8003db4:	e002      	b.n	8003dbc <FSMC_NANDInit+0xbc>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmppatt = FSMC_Bank2->PATT2;
 8003db6:	4b1b      	ldr	r3, [pc, #108]	; (8003e24 <FSMC_NANDInit+0x124>)
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	60fb      	str	r3, [r7, #12]
  } 
  
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	60fb      	str	r3, [r7, #12]
                          FSMC_PATT2_ATTHIZ2));
  
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt |= (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a1b      	ldr	r3, [r3, #32]
 8003dc4:	681a      	ldr	r2, [r3, #0]
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	021b      	lsls	r3, r3, #8
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
                          FSMC_PATT2_ATTHIZ2));
  
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt |= (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8003dce:	431a      	orrs	r2, r3
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a1b      	ldr	r3, [r3, #32]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	041b      	lsls	r3, r3, #16
  tmppatt &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
                          FSMC_PATT2_ATTHIZ2));
  
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt |= (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003dd8:	431a      	orrs	r2, r3
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	061b      	lsls	r3, r3, #24
                          FSMC_PATT2_ATTHIZ2));
  
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt |= (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003de2:	4313      	orrs	r3, r2
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
                          FSMC_PATT2_ATTHIZ2));
  
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt |= (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2b10      	cmp	r3, #16
 8003df0:	d109      	bne.n	8003e06 <FSMC_NANDInit+0x106>
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8003df2:	4a0c      	ldr	r2, [pc, #48]	; (8003e24 <FSMC_NANDInit+0x124>)
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	6013      	str	r3, [r2, #0]
    FSMC_Bank2->PMEM2 = tmppmem;
 8003df8:	4a0a      	ldr	r2, [pc, #40]	; (8003e24 <FSMC_NANDInit+0x124>)
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	6093      	str	r3, [r2, #8]
    FSMC_Bank2->PATT2 = tmppatt;
 8003dfe:	4a09      	ldr	r2, [pc, #36]	; (8003e24 <FSMC_NANDInit+0x124>)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	60d3      	str	r3, [r2, #12]
 8003e04:	e008      	b.n	8003e18 <FSMC_NANDInit+0x118>
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8003e06:	4a08      	ldr	r2, [pc, #32]	; (8003e28 <FSMC_NANDInit+0x128>)
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	6013      	str	r3, [r2, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 8003e0c:	4a06      	ldr	r2, [pc, #24]	; (8003e28 <FSMC_NANDInit+0x128>)
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	6093      	str	r3, [r2, #8]
    FSMC_Bank3->PATT3 = tmppatt;
 8003e12:	4a05      	ldr	r2, [pc, #20]	; (8003e28 <FSMC_NANDInit+0x128>)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	60d3      	str	r3, [r2, #12]
  }
}
 8003e18:	371c      	adds	r7, #28
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	a0000060 	.word	0xa0000060
 8003e28:	a0000080 	.word	0xa0000080
 8003e2c:	fff00181 	.word	0xfff00181

08003e30 <FSMC_NANDStructInit>:
  * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2210      	movs	r2, #16
 8003e3c:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	60da      	str	r2, [r3, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	611a      	str	r2, [r3, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	615a      	str	r2, [r3, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	619a      	str	r2, [r3, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	22fc      	movs	r2, #252	; 0xfc
 8003e68:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	22fc      	movs	r2, #252	; 0xfc
 8003e70:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	22fc      	movs	r2, #252	; 0xfc
 8003e78:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	22fc      	movs	r2, #252	; 0xfc
 8003e80:	60da      	str	r2, [r3, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	22fc      	movs	r2, #252	; 0xfc
 8003e88:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	22fc      	movs	r2, #252	; 0xfc
 8003e90:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	22fc      	movs	r2, #252	; 0xfc
 8003e98:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	22fc      	movs	r2, #252	; 0xfc
 8003ea0:	60da      	str	r2, [r3, #12]
}
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <FSMC_NANDCmd>:
  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003eb8:	78fb      	ldrb	r3, [r7, #3]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d010      	beq.n	8003ee0 <FSMC_NANDCmd+0x34>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b10      	cmp	r3, #16
 8003ec2:	d106      	bne.n	8003ed2 <FSMC_NANDCmd+0x26>
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 8003ec4:	4a11      	ldr	r2, [pc, #68]	; (8003f0c <FSMC_NANDCmd+0x60>)
 8003ec6:	4b11      	ldr	r3, [pc, #68]	; (8003f0c <FSMC_NANDCmd+0x60>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f043 0304 	orr.w	r3, r3, #4
 8003ece:	6013      	str	r3, [r2, #0]
 8003ed0:	e016      	b.n	8003f00 <FSMC_NANDCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 8003ed2:	4a0f      	ldr	r2, [pc, #60]	; (8003f10 <FSMC_NANDCmd+0x64>)
 8003ed4:	4b0e      	ldr	r3, [pc, #56]	; (8003f10 <FSMC_NANDCmd+0x64>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f043 0304 	orr.w	r3, r3, #4
 8003edc:	6013      	str	r3, [r2, #0]
 8003ede:	e00f      	b.n	8003f00 <FSMC_NANDCmd+0x54>
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2b10      	cmp	r3, #16
 8003ee4:	d106      	bne.n	8003ef4 <FSMC_NANDCmd+0x48>
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 8003ee6:	4909      	ldr	r1, [pc, #36]	; (8003f0c <FSMC_NANDCmd+0x60>)
 8003ee8:	4b08      	ldr	r3, [pc, #32]	; (8003f0c <FSMC_NANDCmd+0x60>)
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	4b09      	ldr	r3, [pc, #36]	; (8003f14 <FSMC_NANDCmd+0x68>)
 8003eee:	4013      	ands	r3, r2
 8003ef0:	600b      	str	r3, [r1, #0]
 8003ef2:	e005      	b.n	8003f00 <FSMC_NANDCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 8003ef4:	4906      	ldr	r1, [pc, #24]	; (8003f10 <FSMC_NANDCmd+0x64>)
 8003ef6:	4b06      	ldr	r3, [pc, #24]	; (8003f10 <FSMC_NANDCmd+0x64>)
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	4b06      	ldr	r3, [pc, #24]	; (8003f14 <FSMC_NANDCmd+0x68>)
 8003efc:	4013      	ands	r3, r2
 8003efe:	600b      	str	r3, [r1, #0]
    }
  }
}
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	a0000060 	.word	0xa0000060
 8003f10:	a0000080 	.word	0xa0000080
 8003f14:	000ffffb 	.word	0x000ffffb

08003f18 <FSMC_NANDECCCmd>:
  * @param  NewState: new state of the FSMC NAND ECC feature.  
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	460b      	mov	r3, r1
 8003f22:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003f24:	78fb      	ldrb	r3, [r7, #3]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d010      	beq.n	8003f4c <FSMC_NANDECCCmd+0x34>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2b10      	cmp	r3, #16
 8003f2e:	d106      	bne.n	8003f3e <FSMC_NANDECCCmd+0x26>
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 8003f30:	4a11      	ldr	r2, [pc, #68]	; (8003f78 <FSMC_NANDECCCmd+0x60>)
 8003f32:	4b11      	ldr	r3, [pc, #68]	; (8003f78 <FSMC_NANDECCCmd+0x60>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f3a:	6013      	str	r3, [r2, #0]
 8003f3c:	e016      	b.n	8003f6c <FSMC_NANDECCCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 8003f3e:	4a0f      	ldr	r2, [pc, #60]	; (8003f7c <FSMC_NANDECCCmd+0x64>)
 8003f40:	4b0e      	ldr	r3, [pc, #56]	; (8003f7c <FSMC_NANDECCCmd+0x64>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f48:	6013      	str	r3, [r2, #0]
 8003f4a:	e00f      	b.n	8003f6c <FSMC_NANDECCCmd+0x54>
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b10      	cmp	r3, #16
 8003f50:	d106      	bne.n	8003f60 <FSMC_NANDECCCmd+0x48>
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 8003f52:	4909      	ldr	r1, [pc, #36]	; (8003f78 <FSMC_NANDECCCmd+0x60>)
 8003f54:	4b08      	ldr	r3, [pc, #32]	; (8003f78 <FSMC_NANDECCCmd+0x60>)
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	4b09      	ldr	r3, [pc, #36]	; (8003f80 <FSMC_NANDECCCmd+0x68>)
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	600b      	str	r3, [r1, #0]
 8003f5e:	e005      	b.n	8003f6c <FSMC_NANDECCCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 8003f60:	4906      	ldr	r1, [pc, #24]	; (8003f7c <FSMC_NANDECCCmd+0x64>)
 8003f62:	4b06      	ldr	r3, [pc, #24]	; (8003f7c <FSMC_NANDECCCmd+0x64>)
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	4b06      	ldr	r3, [pc, #24]	; (8003f80 <FSMC_NANDECCCmd+0x68>)
 8003f68:	4013      	ands	r3, r2
 8003f6a:	600b      	str	r3, [r1, #0]
    }
  }
}
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	a0000060 	.word	0xa0000060
 8003f7c:	a0000080 	.word	0xa0000080
 8003f80:	000fffbf 	.word	0x000fffbf

08003f84 <FSMC_GetECC>:
  *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
  *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
  * @retval The Error Correction Code (ECC) value.
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b085      	sub	sp, #20
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t eccval = 0x00000000;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	60fb      	str	r3, [r7, #12]
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2b10      	cmp	r3, #16
 8003f94:	d103      	bne.n	8003f9e <FSMC_GetECC+0x1a>
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 8003f96:	4b07      	ldr	r3, [pc, #28]	; (8003fb4 <FSMC_GetECC+0x30>)
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	60fb      	str	r3, [r7, #12]
 8003f9c:	e002      	b.n	8003fa4 <FSMC_GetECC+0x20>
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 8003f9e:	4b06      	ldr	r3, [pc, #24]	; (8003fb8 <FSMC_GetECC+0x34>)
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	60fb      	str	r3, [r7, #12]
  }
  /* Return the error correction code value */
  return(eccval);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3714      	adds	r7, #20
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	a0000060 	.word	0xa0000060
 8003fb8:	a0000080 	.word	0xa0000080

08003fbc <FSMC_PCCARDDeInit>:
  * @brief  De-initializes the FSMC PCCARD Bank registers to their default reset values.
  * @param  None                       
  * @retval None
  */
void FSMC_PCCARDDeInit(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8003fc0:	4b0a      	ldr	r3, [pc, #40]	; (8003fec <FSMC_PCCARDDeInit+0x30>)
 8003fc2:	2218      	movs	r2, #24
 8003fc4:	601a      	str	r2, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 8003fc6:	4b09      	ldr	r3, [pc, #36]	; (8003fec <FSMC_PCCARDDeInit+0x30>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	605a      	str	r2, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8003fcc:	4b07      	ldr	r3, [pc, #28]	; (8003fec <FSMC_PCCARDDeInit+0x30>)
 8003fce:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003fd2:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 8003fd4:	4b05      	ldr	r3, [pc, #20]	; (8003fec <FSMC_PCCARDDeInit+0x30>)
 8003fd6:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003fda:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 8003fdc:	4b03      	ldr	r3, [pc, #12]	; (8003fec <FSMC_PCCARDDeInit+0x30>)
 8003fde:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003fe2:	611a      	str	r2, [r3, #16]
}
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	a00000a0 	.word	0xa00000a0

08003ff0 <FSMC_PCCARDInit>:
  * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
  *         that contains the configuration information for the FSMC PCCARD Bank.                       
  * @retval None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b087      	sub	sp, #28
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
   uint32_t tmppcr4 = 0, tmppmem4 = 0, tmppatt4 = 0, tmppio4 = 0;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	617b      	str	r3, [r7, #20]
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	613b      	str	r3, [r7, #16]
 8004000:	2300      	movs	r3, #0
 8004002:	60fb      	str	r3, [r7, #12]
 8004004:	2300      	movs	r3, #0
 8004006:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Get PCCARD control register value */
  tmppcr4 = FSMC_Bank4->PCR4;
 8004008:	4b3b      	ldr	r3, [pc, #236]	; (80040f8 <FSMC_PCCARDInit+0x108>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	617b      	str	r3, [r7, #20]
  
  /* Clear TAR, TCLR, PWAITEN and PWID bits */
  tmppcr4 &= ((uint32_t)~(FSMC_PCR4_TAR  | FSMC_PCR4_TCLR | FSMC_PCR4_PWAITEN | \
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 8004014:	f023 0332 	bic.w	r3, r3, #50	; 0x32
 8004018:	617b      	str	r3, [r7, #20]
                          FSMC_PCR4_PWID));
					   
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  tmppcr4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681a      	ldr	r2, [r3, #0]
                       FSMC_MemoryDataWidth_16b |  
                       (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	025b      	lsls	r3, r3, #9
  tmppcr4 &= ((uint32_t)~(FSMC_PCR4_TAR  | FSMC_PCR4_TCLR | FSMC_PCR4_PWAITEN | \
                          FSMC_PCR4_PWID));
					   
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  tmppcr4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                       FSMC_MemoryDataWidth_16b |  
 8004024:	431a      	orrs	r2, r3
                       (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                       (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	035b      	lsls	r3, r3, #13
                          FSMC_PCR4_PWID));
					   
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  tmppcr4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                       FSMC_MemoryDataWidth_16b |  
                       (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 800402c:	431a      	orrs	r2, r3
  /* Clear TAR, TCLR, PWAITEN and PWID bits */
  tmppcr4 &= ((uint32_t)~(FSMC_PCR4_TAR  | FSMC_PCR4_TCLR | FSMC_PCR4_PWAITEN | \
                          FSMC_PCR4_PWID));
					   
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  tmppcr4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	4313      	orrs	r3, r2
 8004032:	f043 0310 	orr.w	r3, r3, #16
 8004036:	617b      	str	r3, [r7, #20]
                       FSMC_MemoryDataWidth_16b |  
                       (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                       (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
  
  FSMC_Bank4->PCR4 = tmppcr4;
 8004038:	4a2f      	ldr	r2, [pc, #188]	; (80040f8 <FSMC_PCCARDInit+0x108>)
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	6013      	str	r3, [r2, #0]
  
  /* Get PCCARD common space timing register value */
  tmppmem4 = FSMC_Bank4->PMEM4;
 800403e:	4b2e      	ldr	r3, [pc, #184]	; (80040f8 <FSMC_PCCARDInit+0x108>)
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	613b      	str	r3, [r7, #16]
  
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem4 &= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \
 8004044:	2300      	movs	r3, #0
 8004046:	613b      	str	r3, [r7, #16]
                           FSMC_PMEM4_MEMHIZ4));
					   
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	681a      	ldr	r2, [r3, #0]
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	021b      	lsls	r3, r3, #8
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem4 &= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \
                           FSMC_PMEM4_MEMHIZ4));
					   
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004056:	431a      	orrs	r2, r3
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	041b      	lsls	r3, r3, #16
  tmppmem4 &= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \
                           FSMC_PMEM4_MEMHIZ4));
					   
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004060:	431a      	orrs	r2, r3
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	061b      	lsls	r3, r3, #24
                           FSMC_PMEM4_MEMHIZ4));
					   
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 800406a:	4313      	orrs	r3, r2
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmppmem4 &= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \
                           FSMC_PMEM4_MEMHIZ4));
					   
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	4313      	orrs	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                        (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
   
  FSMC_Bank4->PMEM4 = tmppmem4;
 8004072:	4a21      	ldr	r2, [pc, #132]	; (80040f8 <FSMC_PCCARDInit+0x108>)
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	6093      	str	r3, [r2, #8]
  
  /* Get PCCARD timing parameters */
  tmppatt4 = FSMC_Bank4->PATT4;
 8004078:	4b1f      	ldr	r3, [pc, #124]	; (80040f8 <FSMC_PCCARDInit+0x108>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	60fb      	str	r3, [r7, #12]

  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt4 &= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \
 800407e:	2300      	movs	r3, #0
 8004080:	60fb      	str	r3, [r7, #12]
                           FSMC_PATT4_ATTHIZ4));
					   
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	681a      	ldr	r2, [r3, #0]
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	021b      	lsls	r3, r3, #8
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt4 &= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \
                           FSMC_PATT4_ATTHIZ4));
					   
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004090:	431a      	orrs	r2, r3
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	041b      	lsls	r3, r3, #16
  tmppatt4 &= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \
                           FSMC_PATT4_ATTHIZ4));
					   
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800409a:	431a      	orrs	r2, r3
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	061b      	lsls	r3, r3, #24
                           FSMC_PATT4_ATTHIZ4));
					   
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80040a4:	4313      	orrs	r3, r2
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmppatt4 &= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \
                           FSMC_PATT4_ATTHIZ4));
					   
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	60fb      	str	r3, [r7, #12]
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                        (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
   
  FSMC_Bank4->PATT4 = tmppatt4;
 80040ac:	4a12      	ldr	r2, [pc, #72]	; (80040f8 <FSMC_PCCARDInit+0x108>)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	60d3      	str	r3, [r2, #12]

  /* Get FSMC_PCCARD device timing parameters */
  tmppio4 = FSMC_Bank4->PIO4;
 80040b2:	4b11      	ldr	r3, [pc, #68]	; (80040f8 <FSMC_PCCARDInit+0x108>)
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	60bb      	str	r3, [r7, #8]

  /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
  tmppio4 &= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \
 80040b8:	2300      	movs	r3, #0
 80040ba:	60bb      	str	r3, [r7, #8]
                          FSMC_PIO4_IOHIZ4));
					   
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	681a      	ldr	r2, [r3, #0]
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	021b      	lsls	r3, r3, #8
  /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
  tmppio4 &= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \
                          FSMC_PIO4_IOHIZ4));
					   
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80040ca:	431a      	orrs	r2, r3
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	041b      	lsls	r3, r3, #16
  tmppio4 &= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \
                          FSMC_PIO4_IOHIZ4));
					   
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80040d4:	431a      	orrs	r2, r3
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	695b      	ldr	r3, [r3, #20]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	061b      	lsls	r3, r3, #24
                          FSMC_PIO4_IOHIZ4));
					   
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80040de:	4313      	orrs	r3, r2
  /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
  tmppio4 &= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \
                          FSMC_PIO4_IOHIZ4));
					   
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  tmppio4 |= (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	60bb      	str	r3, [r7, #8]
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                       (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
  
  FSMC_Bank4->PIO4 = tmppio4;					 
 80040e6:	4a04      	ldr	r2, [pc, #16]	; (80040f8 <FSMC_PCCARDInit+0x108>)
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	6113      	str	r3, [r2, #16]
}
 80040ec:	371c      	adds	r7, #28
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	a00000a0 	.word	0xa00000a0

080040fc <FSMC_PCCARDStructInit>:
  * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	22fc      	movs	r2, #252	; 0xfc
 800411c:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	22fc      	movs	r2, #252	; 0xfc
 8004124:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	22fc      	movs	r2, #252	; 0xfc
 800412c:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	22fc      	movs	r2, #252	; 0xfc
 8004134:	60da      	str	r2, [r3, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	22fc      	movs	r2, #252	; 0xfc
 800413c:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	22fc      	movs	r2, #252	; 0xfc
 8004144:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	22fc      	movs	r2, #252	; 0xfc
 800414c:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	22fc      	movs	r2, #252	; 0xfc
 8004154:	60da      	str	r2, [r3, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	22fc      	movs	r2, #252	; 0xfc
 800415c:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	22fc      	movs	r2, #252	; 0xfc
 8004164:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	22fc      	movs	r2, #252	; 0xfc
 800416c:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	695b      	ldr	r3, [r3, #20]
 8004172:	22fc      	movs	r2, #252	; 0xfc
 8004174:	60da      	str	r2, [r3, #12]
}
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <FSMC_PCCARDCmd>:
  * @param  NewState: new state of the PCCARD Memory Bank.  
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	4603      	mov	r3, r0
 8004188:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800418a:	79fb      	ldrb	r3, [r7, #7]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d006      	beq.n	800419e <FSMC_PCCARDCmd+0x1e>
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 8004190:	4a08      	ldr	r2, [pc, #32]	; (80041b4 <FSMC_PCCARDCmd+0x34>)
 8004192:	4b08      	ldr	r3, [pc, #32]	; (80041b4 <FSMC_PCCARDCmd+0x34>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f043 0304 	orr.w	r3, r3, #4
 800419a:	6013      	str	r3, [r2, #0]
 800419c:	e005      	b.n	80041aa <FSMC_PCCARDCmd+0x2a>
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 800419e:	4905      	ldr	r1, [pc, #20]	; (80041b4 <FSMC_PCCARDCmd+0x34>)
 80041a0:	4b04      	ldr	r3, [pc, #16]	; (80041b4 <FSMC_PCCARDCmd+0x34>)
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	4b04      	ldr	r3, [pc, #16]	; (80041b8 <FSMC_PCCARDCmd+0x38>)
 80041a6:	4013      	ands	r3, r2
 80041a8:	600b      	str	r3, [r1, #0]
  }
}
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	a00000a0 	.word	0xa00000a0
 80041b8:	000ffffb 	.word	0x000ffffb

080041bc <FSMC_ITConfig>:
  * @param  NewState: new state of the specified FSMC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	4613      	mov	r3, r2
 80041c8:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80041ca:	79fb      	ldrb	r3, [r7, #7]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d01b      	beq.n	8004208 <FSMC_ITConfig+0x4c>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2b10      	cmp	r3, #16
 80041d4:	d106      	bne.n	80041e4 <FSMC_ITConfig+0x28>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 80041d6:	491e      	ldr	r1, [pc, #120]	; (8004250 <FSMC_ITConfig+0x94>)
 80041d8:	4b1d      	ldr	r3, [pc, #116]	; (8004250 <FSMC_ITConfig+0x94>)
 80041da:	685a      	ldr	r2, [r3, #4]
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	4313      	orrs	r3, r2
 80041e0:	604b      	str	r3, [r1, #4]
 80041e2:	e02f      	b.n	8004244 <FSMC_ITConfig+0x88>
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ea:	d106      	bne.n	80041fa <FSMC_ITConfig+0x3e>
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 80041ec:	4919      	ldr	r1, [pc, #100]	; (8004254 <FSMC_ITConfig+0x98>)
 80041ee:	4b19      	ldr	r3, [pc, #100]	; (8004254 <FSMC_ITConfig+0x98>)
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	604b      	str	r3, [r1, #4]
 80041f8:	e024      	b.n	8004244 <FSMC_ITConfig+0x88>
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 80041fa:	4917      	ldr	r1, [pc, #92]	; (8004258 <FSMC_ITConfig+0x9c>)
 80041fc:	4b16      	ldr	r3, [pc, #88]	; (8004258 <FSMC_ITConfig+0x9c>)
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	4313      	orrs	r3, r2
 8004204:	604b      	str	r3, [r1, #4]
 8004206:	e01d      	b.n	8004244 <FSMC_ITConfig+0x88>
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2b10      	cmp	r3, #16
 800420c:	d107      	bne.n	800421e <FSMC_ITConfig+0x62>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 800420e:	4910      	ldr	r1, [pc, #64]	; (8004250 <FSMC_ITConfig+0x94>)
 8004210:	4b0f      	ldr	r3, [pc, #60]	; (8004250 <FSMC_ITConfig+0x94>)
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	43db      	mvns	r3, r3
 8004218:	4013      	ands	r3, r2
 800421a:	604b      	str	r3, [r1, #4]
 800421c:	e012      	b.n	8004244 <FSMC_ITConfig+0x88>
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004224:	d107      	bne.n	8004236 <FSMC_ITConfig+0x7a>
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 8004226:	490b      	ldr	r1, [pc, #44]	; (8004254 <FSMC_ITConfig+0x98>)
 8004228:	4b0a      	ldr	r3, [pc, #40]	; (8004254 <FSMC_ITConfig+0x98>)
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	43db      	mvns	r3, r3
 8004230:	4013      	ands	r3, r2
 8004232:	604b      	str	r3, [r1, #4]
 8004234:	e006      	b.n	8004244 <FSMC_ITConfig+0x88>
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 8004236:	4908      	ldr	r1, [pc, #32]	; (8004258 <FSMC_ITConfig+0x9c>)
 8004238:	4b07      	ldr	r3, [pc, #28]	; (8004258 <FSMC_ITConfig+0x9c>)
 800423a:	685a      	ldr	r2, [r3, #4]
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	43db      	mvns	r3, r3
 8004240:	4013      	ands	r3, r2
 8004242:	604b      	str	r3, [r1, #4]
    }
  }
}
 8004244:	3714      	adds	r7, #20
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	a0000060 	.word	0xa0000060
 8004254:	a0000080 	.word	0xa0000080
 8004258:	a00000a0 	.word	0xa00000a0

0800425c <FSMC_GetFlagStatus>:
  *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
  *            @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
  * @retval The new state of FSMC_FLAG (SET or RESET).
  */
FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
{
 800425c:	b480      	push	{r7}
 800425e:	b085      	sub	sp, #20
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8004266:	2300      	movs	r3, #0
 8004268:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsr = 0x00000000;
 800426a:	2300      	movs	r3, #0
 800426c:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b10      	cmp	r3, #16
 8004272:	d103      	bne.n	800427c <FSMC_GetFlagStatus+0x20>
  {
    tmpsr = FSMC_Bank2->SR2;
 8004274:	4b0f      	ldr	r3, [pc, #60]	; (80042b4 <FSMC_GetFlagStatus+0x58>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	60bb      	str	r3, [r7, #8]
 800427a:	e00a      	b.n	8004292 <FSMC_GetFlagStatus+0x36>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004282:	d103      	bne.n	800428c <FSMC_GetFlagStatus+0x30>
  {
    tmpsr = FSMC_Bank3->SR3;
 8004284:	4b0c      	ldr	r3, [pc, #48]	; (80042b8 <FSMC_GetFlagStatus+0x5c>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	60bb      	str	r3, [r7, #8]
 800428a:	e002      	b.n	8004292 <FSMC_GetFlagStatus+0x36>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 800428c:	4b0b      	ldr	r3, [pc, #44]	; (80042bc <FSMC_GetFlagStatus+0x60>)
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	60bb      	str	r3, [r7, #8]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 8004292:	68ba      	ldr	r2, [r7, #8]
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	4013      	ands	r3, r2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d002      	beq.n	80042a2 <FSMC_GetFlagStatus+0x46>
  {
    bitstatus = SET;
 800429c:	2301      	movs	r3, #1
 800429e:	73fb      	strb	r3, [r7, #15]
 80042a0:	e001      	b.n	80042a6 <FSMC_GetFlagStatus+0x4a>
  }
  else
  {
    bitstatus = RESET;
 80042a2:	2300      	movs	r3, #0
 80042a4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the flag status */
  return bitstatus;
 80042a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3714      	adds	r7, #20
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr
 80042b4:	a0000060 	.word	0xa0000060
 80042b8:	a0000080 	.word	0xa0000080
 80042bc:	a00000a0 	.word	0xa00000a0

080042c0 <FSMC_ClearFlag>:
  *            @arg FSMC_FLAG_Level: Level detection Flag.
  *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
  * @retval None
  */
void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b10      	cmp	r3, #16
 80042ce:	d107      	bne.n	80042e0 <FSMC_ClearFlag+0x20>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 80042d0:	490f      	ldr	r1, [pc, #60]	; (8004310 <FSMC_ClearFlag+0x50>)
 80042d2:	4b0f      	ldr	r3, [pc, #60]	; (8004310 <FSMC_ClearFlag+0x50>)
 80042d4:	685a      	ldr	r2, [r3, #4]
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	43db      	mvns	r3, r3
 80042da:	4013      	ands	r3, r2
 80042dc:	604b      	str	r3, [r1, #4]
 80042de:	e012      	b.n	8004306 <FSMC_ClearFlag+0x46>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042e6:	d107      	bne.n	80042f8 <FSMC_ClearFlag+0x38>
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 80042e8:	490a      	ldr	r1, [pc, #40]	; (8004314 <FSMC_ClearFlag+0x54>)
 80042ea:	4b0a      	ldr	r3, [pc, #40]	; (8004314 <FSMC_ClearFlag+0x54>)
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	43db      	mvns	r3, r3
 80042f2:	4013      	ands	r3, r2
 80042f4:	604b      	str	r3, [r1, #4]
 80042f6:	e006      	b.n	8004306 <FSMC_ClearFlag+0x46>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 80042f8:	4907      	ldr	r1, [pc, #28]	; (8004318 <FSMC_ClearFlag+0x58>)
 80042fa:	4b07      	ldr	r3, [pc, #28]	; (8004318 <FSMC_ClearFlag+0x58>)
 80042fc:	685a      	ldr	r2, [r3, #4]
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	43db      	mvns	r3, r3
 8004302:	4013      	ands	r3, r2
 8004304:	604b      	str	r3, [r1, #4]
  }
}
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	a0000060 	.word	0xa0000060
 8004314:	a0000080 	.word	0xa0000080
 8004318:	a00000a0 	.word	0xa00000a0

0800431c <FSMC_GetITStatus>:
  *            @arg FSMC_IT_Level: Level edge detection interrupt.
  *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
  * @retval The new state of FSMC_IT (SET or RESET).
  */
ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
{
 800431c:	b480      	push	{r7}
 800431e:	b087      	sub	sp, #28
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8004326:	2300      	movs	r3, #0
 8004328:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 800432a:	2300      	movs	r3, #0
 800432c:	613b      	str	r3, [r7, #16]
 800432e:	2300      	movs	r3, #0
 8004330:	60fb      	str	r3, [r7, #12]
 8004332:	2300      	movs	r3, #0
 8004334:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b10      	cmp	r3, #16
 800433a:	d103      	bne.n	8004344 <FSMC_GetITStatus+0x28>
  {
    tmpsr = FSMC_Bank2->SR2;
 800433c:	4b14      	ldr	r3, [pc, #80]	; (8004390 <FSMC_GetITStatus+0x74>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	613b      	str	r3, [r7, #16]
 8004342:	e00a      	b.n	800435a <FSMC_GetITStatus+0x3e>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800434a:	d103      	bne.n	8004354 <FSMC_GetITStatus+0x38>
  {
    tmpsr = FSMC_Bank3->SR3;
 800434c:	4b11      	ldr	r3, [pc, #68]	; (8004394 <FSMC_GetITStatus+0x78>)
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	613b      	str	r3, [r7, #16]
 8004352:	e002      	b.n	800435a <FSMC_GetITStatus+0x3e>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8004354:	4b10      	ldr	r3, [pc, #64]	; (8004398 <FSMC_GetITStatus+0x7c>)
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	613b      	str	r3, [r7, #16]
  } 
  
  itstatus = tmpsr & FSMC_IT;
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	4013      	ands	r3, r2
 8004360:	60fb      	str	r3, [r7, #12]
  
  itenable = tmpsr & (FSMC_IT >> 3);
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	08da      	lsrs	r2, r3, #3
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	4013      	ands	r3, r2
 800436a:	60bb      	str	r3, [r7, #8]
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d005      	beq.n	800437e <FSMC_GetITStatus+0x62>
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d002      	beq.n	800437e <FSMC_GetITStatus+0x62>
  {
    bitstatus = SET;
 8004378:	2301      	movs	r3, #1
 800437a:	75fb      	strb	r3, [r7, #23]
 800437c:	e001      	b.n	8004382 <FSMC_GetITStatus+0x66>
  }
  else
  {
    bitstatus = RESET;
 800437e:	2300      	movs	r3, #0
 8004380:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus; 
 8004382:	7dfb      	ldrb	r3, [r7, #23]
}
 8004384:	4618      	mov	r0, r3
 8004386:	371c      	adds	r7, #28
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr
 8004390:	a0000060 	.word	0xa0000060
 8004394:	a0000080 	.word	0xa0000080
 8004398:	a00000a0 	.word	0xa00000a0

0800439c <FSMC_ClearITPendingBit>:
  *            @arg FSMC_IT_Level: Level edge detection interrupt.
  *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
  * @retval None
  */
void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b10      	cmp	r3, #16
 80043aa:	d108      	bne.n	80043be <FSMC_ClearITPendingBit+0x22>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 80043ac:	4911      	ldr	r1, [pc, #68]	; (80043f4 <FSMC_ClearITPendingBit+0x58>)
 80043ae:	4b11      	ldr	r3, [pc, #68]	; (80043f4 <FSMC_ClearITPendingBit+0x58>)
 80043b0:	685a      	ldr	r2, [r3, #4]
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	08db      	lsrs	r3, r3, #3
 80043b6:	43db      	mvns	r3, r3
 80043b8:	4013      	ands	r3, r2
 80043ba:	604b      	str	r3, [r1, #4]
 80043bc:	e014      	b.n	80043e8 <FSMC_ClearITPendingBit+0x4c>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043c4:	d108      	bne.n	80043d8 <FSMC_ClearITPendingBit+0x3c>
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 80043c6:	490c      	ldr	r1, [pc, #48]	; (80043f8 <FSMC_ClearITPendingBit+0x5c>)
 80043c8:	4b0b      	ldr	r3, [pc, #44]	; (80043f8 <FSMC_ClearITPendingBit+0x5c>)
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	08db      	lsrs	r3, r3, #3
 80043d0:	43db      	mvns	r3, r3
 80043d2:	4013      	ands	r3, r2
 80043d4:	604b      	str	r3, [r1, #4]
 80043d6:	e007      	b.n	80043e8 <FSMC_ClearITPendingBit+0x4c>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 80043d8:	4908      	ldr	r1, [pc, #32]	; (80043fc <FSMC_ClearITPendingBit+0x60>)
 80043da:	4b08      	ldr	r3, [pc, #32]	; (80043fc <FSMC_ClearITPendingBit+0x60>)
 80043dc:	685a      	ldr	r2, [r3, #4]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	08db      	lsrs	r3, r3, #3
 80043e2:	43db      	mvns	r3, r3
 80043e4:	4013      	ands	r3, r2
 80043e6:	604b      	str	r3, [r1, #4]
  }
}
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	a0000060 	.word	0xa0000060
 80043f8:	a0000080 	.word	0xa0000080
 80043fc:	a00000a0 	.word	0xa00000a0

08004400 <GPIO_DeInit>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices.  
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a4b      	ldr	r2, [pc, #300]	; (8004538 <GPIO_DeInit+0x138>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d108      	bne.n	8004422 <GPIO_DeInit+0x22>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8004410:	2001      	movs	r0, #1
 8004412:	2101      	movs	r1, #1
 8004414:	f001 f832 	bl	800547c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8004418:	2001      	movs	r0, #1
 800441a:	2100      	movs	r1, #0
 800441c:	f001 f82e 	bl	800547c <RCC_AHB1PeriphResetCmd>
 8004420:	e086      	b.n	8004530 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOB)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a45      	ldr	r2, [pc, #276]	; (800453c <GPIO_DeInit+0x13c>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d108      	bne.n	800443c <GPIO_DeInit+0x3c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800442a:	2002      	movs	r0, #2
 800442c:	2101      	movs	r1, #1
 800442e:	f001 f825 	bl	800547c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8004432:	2002      	movs	r0, #2
 8004434:	2100      	movs	r1, #0
 8004436:	f001 f821 	bl	800547c <RCC_AHB1PeriphResetCmd>
 800443a:	e079      	b.n	8004530 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOC)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a40      	ldr	r2, [pc, #256]	; (8004540 <GPIO_DeInit+0x140>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d108      	bne.n	8004456 <GPIO_DeInit+0x56>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8004444:	2004      	movs	r0, #4
 8004446:	2101      	movs	r1, #1
 8004448:	f001 f818 	bl	800547c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 800444c:	2004      	movs	r0, #4
 800444e:	2100      	movs	r1, #0
 8004450:	f001 f814 	bl	800547c <RCC_AHB1PeriphResetCmd>
 8004454:	e06c      	b.n	8004530 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOD)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a3a      	ldr	r2, [pc, #232]	; (8004544 <GPIO_DeInit+0x144>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d108      	bne.n	8004470 <GPIO_DeInit+0x70>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800445e:	2008      	movs	r0, #8
 8004460:	2101      	movs	r1, #1
 8004462:	f001 f80b 	bl	800547c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8004466:	2008      	movs	r0, #8
 8004468:	2100      	movs	r1, #0
 800446a:	f001 f807 	bl	800547c <RCC_AHB1PeriphResetCmd>
 800446e:	e05f      	b.n	8004530 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a35      	ldr	r2, [pc, #212]	; (8004548 <GPIO_DeInit+0x148>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d108      	bne.n	800448a <GPIO_DeInit+0x8a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8004478:	2010      	movs	r0, #16
 800447a:	2101      	movs	r1, #1
 800447c:	f000 fffe 	bl	800547c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8004480:	2010      	movs	r0, #16
 8004482:	2100      	movs	r1, #0
 8004484:	f000 fffa 	bl	800547c <RCC_AHB1PeriphResetCmd>
 8004488:	e052      	b.n	8004530 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOF)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a2f      	ldr	r2, [pc, #188]	; (800454c <GPIO_DeInit+0x14c>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d108      	bne.n	80044a4 <GPIO_DeInit+0xa4>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8004492:	2020      	movs	r0, #32
 8004494:	2101      	movs	r1, #1
 8004496:	f000 fff1 	bl	800547c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800449a:	2020      	movs	r0, #32
 800449c:	2100      	movs	r1, #0
 800449e:	f000 ffed 	bl	800547c <RCC_AHB1PeriphResetCmd>
 80044a2:	e045      	b.n	8004530 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOG)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a2a      	ldr	r2, [pc, #168]	; (8004550 <GPIO_DeInit+0x150>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d108      	bne.n	80044be <GPIO_DeInit+0xbe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80044ac:	2040      	movs	r0, #64	; 0x40
 80044ae:	2101      	movs	r1, #1
 80044b0:	f000 ffe4 	bl	800547c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80044b4:	2040      	movs	r0, #64	; 0x40
 80044b6:	2100      	movs	r1, #0
 80044b8:	f000 ffe0 	bl	800547c <RCC_AHB1PeriphResetCmd>
 80044bc:	e038      	b.n	8004530 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOH)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a24      	ldr	r2, [pc, #144]	; (8004554 <GPIO_DeInit+0x154>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d108      	bne.n	80044d8 <GPIO_DeInit+0xd8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80044c6:	2080      	movs	r0, #128	; 0x80
 80044c8:	2101      	movs	r1, #1
 80044ca:	f000 ffd7 	bl	800547c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80044ce:	2080      	movs	r0, #128	; 0x80
 80044d0:	2100      	movs	r1, #0
 80044d2:	f000 ffd3 	bl	800547c <RCC_AHB1PeriphResetCmd>
 80044d6:	e02b      	b.n	8004530 <GPIO_DeInit+0x130>
  }

  else if (GPIOx == GPIOI)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a1f      	ldr	r2, [pc, #124]	; (8004558 <GPIO_DeInit+0x158>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d10a      	bne.n	80044f6 <GPIO_DeInit+0xf6>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 80044e0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80044e4:	2101      	movs	r1, #1
 80044e6:	f000 ffc9 	bl	800547c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80044ea:	f44f 7080 	mov.w	r0, #256	; 0x100
 80044ee:	2100      	movs	r1, #0
 80044f0:	f000 ffc4 	bl	800547c <RCC_AHB1PeriphResetCmd>
 80044f4:	e01c      	b.n	8004530 <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOJ)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a18      	ldr	r2, [pc, #96]	; (800455c <GPIO_DeInit+0x15c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d10a      	bne.n	8004514 <GPIO_DeInit+0x114>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
 80044fe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004502:	2101      	movs	r1, #1
 8004504:	f000 ffba 	bl	800547c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
 8004508:	f44f 7000 	mov.w	r0, #512	; 0x200
 800450c:	2100      	movs	r1, #0
 800450e:	f000 ffb5 	bl	800547c <RCC_AHB1PeriphResetCmd>
 8004512:	e00d      	b.n	8004530 <GPIO_DeInit+0x130>
  }
  else
  {
    if (GPIOx == GPIOK)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a12      	ldr	r2, [pc, #72]	; (8004560 <GPIO_DeInit+0x160>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d109      	bne.n	8004530 <GPIO_DeInit+0x130>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
 800451c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004520:	2101      	movs	r1, #1
 8004522:	f000 ffab 	bl	800547c <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
 8004526:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800452a:	2100      	movs	r1, #0
 800452c:	f000 ffa6 	bl	800547c <RCC_AHB1PeriphResetCmd>
    }
  }
}
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	40020000 	.word	0x40020000
 800453c:	40020400 	.word	0x40020400
 8004540:	40020800 	.word	0x40020800
 8004544:	40020c00 	.word	0x40020c00
 8004548:	40021000 	.word	0x40021000
 800454c:	40021400 	.word	0x40021400
 8004550:	40021800 	.word	0x40021800
 8004554:	40021c00 	.word	0x40021c00
 8004558:	40022000 	.word	0x40022000
 800455c:	40022400 	.word	0x40022400
 8004560:	40022800 	.word	0x40022800

08004564 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004564:	b480      	push	{r7}
 8004566:	b087      	sub	sp, #28
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800456e:	2300      	movs	r3, #0
 8004570:	617b      	str	r3, [r7, #20]
 8004572:	2300      	movs	r3, #0
 8004574:	613b      	str	r3, [r7, #16]
 8004576:	2300      	movs	r3, #0
 8004578:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800457a:	2300      	movs	r3, #0
 800457c:	617b      	str	r3, [r7, #20]
 800457e:	e076      	b.n	800466e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	2201      	movs	r2, #1
 8004584:	fa02 f303 	lsl.w	r3, r2, r3
 8004588:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	4013      	ands	r3, r2
 8004592:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	429a      	cmp	r2, r3
 800459a:	d165      	bne.n	8004668 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	4619      	mov	r1, r3
 80045a6:	2303      	movs	r3, #3
 80045a8:	408b      	lsls	r3, r1
 80045aa:	43db      	mvns	r3, r3
 80045ac:	401a      	ands	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	791b      	ldrb	r3, [r3, #4]
 80045ba:	4619      	mov	r1, r3
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	005b      	lsls	r3, r3, #1
 80045c0:	fa01 f303 	lsl.w	r3, r1, r3
 80045c4:	431a      	orrs	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	791b      	ldrb	r3, [r3, #4]
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d003      	beq.n	80045da <GPIO_Init+0x76>
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	791b      	ldrb	r3, [r3, #4]
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d12e      	bne.n	8004638 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	689a      	ldr	r2, [r3, #8]
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	4619      	mov	r1, r3
 80045e4:	2303      	movs	r3, #3
 80045e6:	408b      	lsls	r3, r1
 80045e8:	43db      	mvns	r3, r3
 80045ea:	401a      	ands	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	795b      	ldrb	r3, [r3, #5]
 80045f8:	4619      	mov	r1, r3
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	005b      	lsls	r3, r3, #1
 80045fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004602:	431a      	orrs	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	b29b      	uxth	r3, r3
 8004610:	4619      	mov	r1, r3
 8004612:	2301      	movs	r3, #1
 8004614:	408b      	lsls	r3, r1
 8004616:	43db      	mvns	r3, r3
 8004618:	401a      	ands	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	683a      	ldr	r2, [r7, #0]
 8004624:	7992      	ldrb	r2, [r2, #6]
 8004626:	4611      	mov	r1, r2
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	b292      	uxth	r2, r2
 800462c:	fa01 f202 	lsl.w	r2, r1, r2
 8004630:	b292      	uxth	r2, r2
 8004632:	431a      	orrs	r2, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68da      	ldr	r2, [r3, #12]
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	b29b      	uxth	r3, r3
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	2103      	movs	r1, #3
 8004644:	fa01 f303 	lsl.w	r3, r1, r3
 8004648:	43db      	mvns	r3, r3
 800464a:	401a      	ands	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68da      	ldr	r2, [r3, #12]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	79db      	ldrb	r3, [r3, #7]
 8004658:	4619      	mov	r1, r3
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	005b      	lsls	r3, r3, #1
 800465e:	fa01 f303 	lsl.w	r3, r1, r3
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	3301      	adds	r3, #1
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	2b0f      	cmp	r3, #15
 8004672:	d985      	bls.n	8004580 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8004674:	371c      	adds	r7, #28
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop

08004680 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800468e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	71da      	strb	r2, [r3, #7]
}
 80046a8:	370c      	adds	r7, #12
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop

080046b4 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	460b      	mov	r3, r1
 80046be:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 80046c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046c4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 80046c6:	887a      	ldrh	r2, [r7, #2]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80046d4:	887a      	ldrh	r2, [r7, #2]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	69db      	ldr	r3, [r3, #28]
 80046e4:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	69db      	ldr	r3, [r3, #28]
 80046ea:	60fb      	str	r3, [r7, #12]
}
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop

080046f8 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	460b      	mov	r3, r1
 8004702:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8004704:	2300      	movs	r3, #0
 8004706:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	887b      	ldrh	r3, [r7, #2]
 800470e:	4013      	ands	r3, r2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8004714:	2301      	movs	r3, #1
 8004716:	73fb      	strb	r3, [r7, #15]
 8004718:	e001      	b.n	800471e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800471a:	2300      	movs	r3, #0
 800471c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800471e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004720:	4618      	mov	r0, r3
 8004722:	3714      	adds	r7, #20
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <GPIO_ReadInputData>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	b29b      	uxth	r3, r3
}
 800473a:	4618      	mov	r0, r3
 800473c:	370c      	adds	r7, #12
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop

08004748 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	460b      	mov	r3, r1
 8004752:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8004754:	2300      	movs	r3, #0
 8004756:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	695a      	ldr	r2, [r3, #20]
 800475c:	887b      	ldrh	r3, [r7, #2]
 800475e:	4013      	ands	r3, r2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d002      	beq.n	800476a <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8004764:	2301      	movs	r3, #1
 8004766:	73fb      	strb	r3, [r7, #15]
 8004768:	e001      	b.n	800476e <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800476a:	2300      	movs	r3, #0
 800476c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800476e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004770:	4618      	mov	r0, r3
 8004772:	3714      	adds	r7, #20
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <GPIO_ReadOutputData>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	695b      	ldr	r3, [r3, #20]
 8004788:	b29b      	uxth	r3, r3
}
 800478a:	4618      	mov	r0, r3
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop

08004798 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	460b      	mov	r3, r1
 80047a2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	887a      	ldrh	r2, [r7, #2]
 80047a8:	831a      	strh	r2, [r3, #24]
}
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	460b      	mov	r3, r1
 80047be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	887a      	ldrh	r2, [r7, #2]
 80047c4:	835a      	strh	r2, [r3, #26]
}
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	807b      	strh	r3, [r7, #2]
 80047dc:	4613      	mov	r3, r2
 80047de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 80047e0:	787b      	ldrb	r3, [r7, #1]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d003      	beq.n	80047ee <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	887a      	ldrh	r2, [r7, #2]
 80047ea:	831a      	strh	r2, [r3, #24]
 80047ec:	e002      	b.n	80047f4 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	887a      	ldrh	r2, [r7, #2]
 80047f2:	835a      	strh	r2, [r3, #26]
  }
}
 80047f4:	370c      	adds	r7, #12
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop

08004800 <GPIO_Write>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	460b      	mov	r3, r1
 800480a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 800480c:	887a      	ldrh	r2, [r7, #2]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	615a      	str	r2, [r3, #20]
}
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <GPIO_ToggleBits>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	460b      	mov	r3, r1
 8004826:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	695a      	ldr	r2, [r3, #20]
 800482c:	887b      	ldrh	r3, [r7, #2]
 800482e:	405a      	eors	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	615a      	str	r2, [r3, #20]
}
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop

08004840 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	460b      	mov	r3, r1
 800484a:	807b      	strh	r3, [r7, #2]
 800484c:	4613      	mov	r3, r2
 800484e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8004850:	2300      	movs	r3, #0
 8004852:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8004854:	2300      	movs	r3, #0
 8004856:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8004858:	787b      	ldrb	r3, [r7, #1]
 800485a:	887a      	ldrh	r2, [r7, #2]
 800485c:	f002 0207 	and.w	r2, r2, #7
 8004860:	0092      	lsls	r2, r2, #2
 8004862:	4093      	lsls	r3, r2
 8004864:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8004866:	887b      	ldrh	r3, [r7, #2]
 8004868:	08db      	lsrs	r3, r3, #3
 800486a:	b29b      	uxth	r3, r3
 800486c:	4618      	mov	r0, r3
 800486e:	887b      	ldrh	r3, [r7, #2]
 8004870:	08db      	lsrs	r3, r3, #3
 8004872:	b29b      	uxth	r3, r3
 8004874:	461a      	mov	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	3208      	adds	r2, #8
 800487a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800487e:	887b      	ldrh	r3, [r7, #2]
 8004880:	f003 0307 	and.w	r3, r3, #7
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	4619      	mov	r1, r3
 8004888:	230f      	movs	r3, #15
 800488a:	408b      	lsls	r3, r1
 800488c:	43db      	mvns	r3, r3
 800488e:	ea02 0103 	and.w	r1, r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f100 0208 	add.w	r2, r0, #8
 8004898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800489c:	887b      	ldrh	r3, [r7, #2]
 800489e:	08db      	lsrs	r3, r3, #3
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	461a      	mov	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	3208      	adds	r2, #8
 80048a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80048b2:	887b      	ldrh	r3, [r7, #2]
 80048b4:	08db      	lsrs	r3, r3, #3
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	461a      	mov	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	3208      	adds	r2, #8
 80048be:	68b9      	ldr	r1, [r7, #8]
 80048c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80048c4:	3714      	adds	r7, #20
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop

080048d0 <PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.     
  * @param  None
  * @retval None
  */
void PWR_DeInit(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 80048d4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80048d8:	2101      	movs	r1, #1
 80048da:	f000 fe29 	bl	8005530 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 80048de:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80048e2:	2100      	movs	r1, #0
 80048e4:	f000 fe24 	bl	8005530 <RCC_APB1PeriphResetCmd>
}
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop

080048ec <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the backup domain.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	4603      	mov	r3, r0
 80048f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80048f6:	4a04      	ldr	r2, [pc, #16]	; (8004908 <PWR_BackupAccessCmd+0x1c>)
 80048f8:	79fb      	ldrb	r3, [r7, #7]
 80048fa:	6013      	str	r3, [r2, #0]
}
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	420e0020 	.word	0x420e0020

0800490c <PWR_PVDLevelConfig>:
  *         more details about the voltage threshold corresponding to each 
  *         detection level.
  * @retval None
  */
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004914:	2300      	movs	r3, #0
 8004916:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  
  tmpreg = PWR->CR;
 8004918:	4b09      	ldr	r3, [pc, #36]	; (8004940 <PWR_PVDLevelConfig+0x34>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_MASK;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8004924:	60fb      	str	r3, [r7, #12]
  
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4313      	orrs	r3, r2
 800492c:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  PWR->CR = tmpreg;
 800492e:	4a04      	ldr	r2, [pc, #16]	; (8004940 <PWR_PVDLevelConfig+0x34>)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6013      	str	r3, [r2, #0]
}
 8004934:	3714      	adds	r7, #20
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	40007000 	.word	0x40007000

08004944 <PWR_PVDCmd>:
  * @param  NewState: new state of the PVD.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_PVDCmd(FunctionalState NewState)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	4603      	mov	r3, r0
 800494c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 800494e:	4a04      	ldr	r2, [pc, #16]	; (8004960 <PWR_PVDCmd+0x1c>)
 8004950:	79fb      	ldrb	r3, [r7, #7]
 8004952:	6013      	str	r3, [r2, #0]
}
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	420e0010 	.word	0x420e0010

08004964 <PWR_WakeUpPinCmd>:
  * @param  NewState: new state of the WakeUp Pin functionality.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	4603      	mov	r3, r0
 800496c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 800496e:	4a04      	ldr	r2, [pc, #16]	; (8004980 <PWR_WakeUpPinCmd+0x1c>)
 8004970:	79fb      	ldrb	r3, [r7, #7]
 8004972:	6013      	str	r3, [r2, #0]
}
 8004974:	370c      	adds	r7, #12
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	420e00a0 	.word	0x420e00a0

08004984 <PWR_BackupRegulatorCmd>:
  * @param  NewState: new state of the Backup Regulator.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupRegulatorCmd(FunctionalState NewState)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)NewState;
 800498e:	4a04      	ldr	r2, [pc, #16]	; (80049a0 <PWR_BackupRegulatorCmd+0x1c>)
 8004990:	79fb      	ldrb	r3, [r7, #7]
 8004992:	6013      	str	r3, [r2, #0]
}
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	420e00a4 	.word	0x420e00a4

080049a4 <PWR_MainRegulatorModeConfig>:
  *            @arg PWR_Regulator_Voltage_Scale3: Regulator voltage output Scale 3 mode, 
  *                                                System frequency up to 120 MHz (only for STM32F42xxx/43xxx devices)
  * @retval None
  */
void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80049ac:	2300      	movs	r3, #0
 80049ae:	60fb      	str	r3, [r7, #12]
	
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(PWR_Regulator_Voltage));

  tmpreg = PWR->CR;
 80049b0:	4b09      	ldr	r3, [pc, #36]	; (80049d8 <PWR_MainRegulatorModeConfig+0x34>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	60fb      	str	r3, [r7, #12]
  
  /* Clear VOS[15:14] bits */
  tmpreg &= CR_VOS_MASK;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80049bc:	60fb      	str	r3, [r7, #12]
  
  /* Set VOS[15:14] bits according to PWR_Regulator_Voltage value */
  tmpreg |= PWR_Regulator_Voltage;
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  PWR->CR = tmpreg;
 80049c6:	4a04      	ldr	r2, [pc, #16]	; (80049d8 <PWR_MainRegulatorModeConfig+0x34>)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6013      	str	r3, [r2, #0]
}
 80049cc:	3714      	adds	r7, #20
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	40007000 	.word	0x40007000

080049dc <PWR_OverDriveCmd>:
  * @param  NewState: new state of the Over Drive mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_OverDriveCmd(FunctionalState NewState)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	4603      	mov	r3, r0
 80049e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Set/Reset the ODEN bit to enable/disable the Over Drive mode */
  *(__IO uint32_t *) CR_ODEN_BB = (uint32_t)NewState;
 80049e6:	4a04      	ldr	r2, [pc, #16]	; (80049f8 <PWR_OverDriveCmd+0x1c>)
 80049e8:	79fb      	ldrb	r3, [r7, #7]
 80049ea:	6013      	str	r3, [r2, #0]
}
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	420e0040 	.word	0x420e0040

080049fc <PWR_OverDriveSWCmd>:
  * @param  NewState: new state of the Over Drive switching mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_OverDriveSWCmd(FunctionalState NewState)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	4603      	mov	r3, r0
 8004a04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Set/Reset the ODSWEN bit to enable/disable the Over Drive switching mode */
  *(__IO uint32_t *) CR_ODSWEN_BB = (uint32_t)NewState;
 8004a06:	4a04      	ldr	r2, [pc, #16]	; (8004a18 <PWR_OverDriveSWCmd+0x1c>)
 8004a08:	79fb      	ldrb	r3, [r7, #7]
 8004a0a:	6013      	str	r3, [r2, #0]
}
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	420e0044 	.word	0x420e0044

08004a1c <PWR_UnderDriveCmd>:
  * @param  NewState: new state of the Under Drive mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_UnderDriveCmd(FunctionalState NewState)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	4603      	mov	r3, r0
 8004a24:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004a26:	79fb      	ldrb	r3, [r7, #7]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d006      	beq.n	8004a3a <PWR_UnderDriveCmd+0x1e>
  {
    /* Set the UDEN[1:0] bits to enable the Under Drive mode */
    PWR->CR |= (uint32_t)PWR_CR_UDEN;
 8004a2c:	4a08      	ldr	r2, [pc, #32]	; (8004a50 <PWR_UnderDriveCmd+0x34>)
 8004a2e:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <PWR_UnderDriveCmd+0x34>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8004a36:	6013      	str	r3, [r2, #0]
 8004a38:	e005      	b.n	8004a46 <PWR_UnderDriveCmd+0x2a>
  }
  else
  {
    /* Reset the UDEN[1:0] bits to disable the Under Drive mode */
    PWR->CR &= (uint32_t)(~PWR_CR_UDEN);
 8004a3a:	4a05      	ldr	r2, [pc, #20]	; (8004a50 <PWR_UnderDriveCmd+0x34>)
 8004a3c:	4b04      	ldr	r3, [pc, #16]	; (8004a50 <PWR_UnderDriveCmd+0x34>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8004a44:	6013      	str	r3, [r2, #0]
  }
}
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	40007000 	.word	0x40007000

08004a54 <PWR_FlashPowerDownCmd>:
  * @param  NewState: new state of the Flash power mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_FlashPowerDownCmd(FunctionalState NewState)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)NewState;
 8004a5e:	4a04      	ldr	r2, [pc, #16]	; (8004a70 <PWR_FlashPowerDownCmd+0x1c>)
 8004a60:	79fb      	ldrb	r3, [r7, #7]
 8004a62:	6013      	str	r3, [r2, #0]
}
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	420e0024 	.word	0x420e0024

08004a74 <PWR_EnterSTOPMode>:
  *            @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
  *            @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
  * @retval None
  */
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8004a80:	2300      	movs	r3, #0
 8004a82:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004a84:	4b13      	ldr	r3, [pc, #76]	; (8004ad4 <PWR_EnterSTOPMode+0x60>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	60fb      	str	r3, [r7, #12]
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_MASK;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a90:	f023 0303 	bic.w	r3, r3, #3
 8004a94:	60fb      	str	r3, [r7, #12]
  
  /* Set LPDS, MRLVDS and LPLVDS bits according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  PWR->CR = tmpreg;
 8004a9e:	4a0d      	ldr	r2, [pc, #52]	; (8004ad4 <PWR_EnterSTOPMode+0x60>)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6013      	str	r3, [r2, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8004aa4:	4a0c      	ldr	r2, [pc, #48]	; (8004ad8 <PWR_EnterSTOPMode+0x64>)
 8004aa6:	4b0c      	ldr	r3, [pc, #48]	; (8004ad8 <PWR_EnterSTOPMode+0x64>)
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	f043 0304 	orr.w	r3, r3, #4
 8004aae:	6113      	str	r3, [r2, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004ab0:	78fb      	ldrb	r3, [r7, #3]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d101      	bne.n	8004aba <PWR_EnterSTOPMode+0x46>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8004ab6:	bf30      	wfi
 8004ab8:	e000      	b.n	8004abc <PWR_EnterSTOPMode+0x48>
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
 8004aba:	bf20      	wfe
  {
    /* Request Wait For Event */
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);  
 8004abc:	4a06      	ldr	r2, [pc, #24]	; (8004ad8 <PWR_EnterSTOPMode+0x64>)
 8004abe:	4b06      	ldr	r3, [pc, #24]	; (8004ad8 <PWR_EnterSTOPMode+0x64>)
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	f023 0304 	bic.w	r3, r3, #4
 8004ac6:	6113      	str	r3, [r2, #16]
}
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40007000 	.word	0x40007000
 8004ad8:	e000ed00 	.word	0xe000ed00

08004adc <PWR_EnterUnderDriveSTOPMode>:
  *            @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
  *            @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
  * @retval None
  */
void PWR_EnterUnderDriveSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b085      	sub	sp, #20
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_UNDERDRIVE(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004aec:	4b13      	ldr	r3, [pc, #76]	; (8004b3c <PWR_EnterUnderDriveSTOPMode+0x60>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	60fb      	str	r3, [r7, #12]
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_MASK;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004af8:	f023 0303 	bic.w	r3, r3, #3
 8004afc:	60fb      	str	r3, [r7, #12]
  
  /* Set LPDS, MRLUDS and LPLUDS bits according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  PWR->CR = tmpreg;
 8004b06:	4a0d      	ldr	r2, [pc, #52]	; (8004b3c <PWR_EnterUnderDriveSTOPMode+0x60>)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6013      	str	r3, [r2, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8004b0c:	4a0c      	ldr	r2, [pc, #48]	; (8004b40 <PWR_EnterUnderDriveSTOPMode+0x64>)
 8004b0e:	4b0c      	ldr	r3, [pc, #48]	; (8004b40 <PWR_EnterUnderDriveSTOPMode+0x64>)
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	f043 0304 	orr.w	r3, r3, #4
 8004b16:	6113      	str	r3, [r2, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004b18:	78fb      	ldrb	r3, [r7, #3]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <PWR_EnterUnderDriveSTOPMode+0x46>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8004b1e:	bf30      	wfi
 8004b20:	e000      	b.n	8004b24 <PWR_EnterUnderDriveSTOPMode+0x48>
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
 8004b22:	bf20      	wfe
  {
    /* Request Wait For Event */
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);  
 8004b24:	4a06      	ldr	r2, [pc, #24]	; (8004b40 <PWR_EnterUnderDriveSTOPMode+0x64>)
 8004b26:	4b06      	ldr	r3, [pc, #24]	; (8004b40 <PWR_EnterUnderDriveSTOPMode+0x64>)
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	f023 0304 	bic.w	r3, r3, #4
 8004b2e:	6113      	str	r3, [r2, #16]
}
 8004b30:	3714      	adds	r7, #20
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	40007000 	.word	0x40007000
 8004b40:	e000ed00 	.word	0xe000ed00

08004b44 <PWR_EnterSTANDBYMode>:
  * @note   The Wakeup flag (WUF) need to be cleared at application level before to call this function 
  * @param  None
  * @retval None
  */
void PWR_EnterSTANDBYMode(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 8004b48:	4a08      	ldr	r2, [pc, #32]	; (8004b6c <PWR_EnterSTANDBYMode+0x28>)
 8004b4a:	4b08      	ldr	r3, [pc, #32]	; (8004b6c <PWR_EnterSTANDBYMode+0x28>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f043 0302 	orr.w	r3, r3, #2
 8004b52:	6013      	str	r3, [r2, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8004b54:	4a06      	ldr	r2, [pc, #24]	; (8004b70 <PWR_EnterSTANDBYMode+0x2c>)
 8004b56:	4b06      	ldr	r3, [pc, #24]	; (8004b70 <PWR_EnterSTANDBYMode+0x2c>)
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	f043 0304 	orr.w	r3, r3, #4
 8004b5e:	6113      	str	r3, [r2, #16]
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8004b60:	bf30      	wfi
#if defined ( __CC_ARM   )
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	40007000 	.word	0x40007000
 8004b70:	e000ed00 	.word	0xe000ed00

08004b74 <PWR_GetFlagStatus>:
  *            @arg PWR_FLAG_UDRDY: This flag indicates that the Under-drive mode
  *                 is enabled in Stop mode (STM32F42xxx/43xxx devices)
  * @retval The new state of PWR_FLAG (SET or RESET).
  */
FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 8004b80:	4b08      	ldr	r3, [pc, #32]	; (8004ba4 <PWR_GetFlagStatus+0x30>)
 8004b82:	685a      	ldr	r2, [r3, #4]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4013      	ands	r3, r2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d002      	beq.n	8004b92 <PWR_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	73fb      	strb	r3, [r7, #15]
 8004b90:	e001      	b.n	8004b96 <PWR_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 8004b92:	2300      	movs	r3, #0
 8004b94:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the flag status */
  return bitstatus;
 8004b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3714      	adds	r7, #20
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	40007000 	.word	0x40007000

08004ba8 <PWR_ClearFlag>:
  *            @arg PWR_FLAG_SB: StandBy flag
  *            @arg PWR_FLAG_UDRDY: Under-drive ready flag (STM32F42xxx/43xxx devices)
  * @retval None
  */
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
    PWR->CSR |= PWR_FLAG_UDRDY;
  }
#endif /* STM32F427_437xx ||  STM32F429_439xx */

#if defined (STM32F40_41xxx) || defined (STM32F401xx) || defined (STM32F410xx) || defined (STM32F411xE) || defined(STM32F412xG) || defined(STM32F413_423xx)
  PWR->CR |=  PWR_FLAG << 2;
 8004bb0:	4905      	ldr	r1, [pc, #20]	; (8004bc8 <PWR_ClearFlag+0x20>)
 8004bb2:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <PWR_ClearFlag+0x20>)
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	600b      	str	r3, [r1, #0]
#endif /* STM32F40_41xxx  || STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_423xx */
}
 8004bbe:	370c      	adds	r7, #12
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr
 8004bc8:	40007000 	.word	0x40007000

08004bcc <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004bd0:	4a16      	ldr	r2, [pc, #88]	; (8004c2c <RCC_DeInit+0x60>)
 8004bd2:	4b16      	ldr	r3, [pc, #88]	; (8004c2c <RCC_DeInit+0x60>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f043 0301 	orr.w	r3, r3, #1
 8004bda:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004bdc:	4b13      	ldr	r3, [pc, #76]	; (8004c2c <RCC_DeInit+0x60>)
 8004bde:	2200      	movs	r2, #0
 8004be0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8004be2:	4a12      	ldr	r2, [pc, #72]	; (8004c2c <RCC_DeInit+0x60>)
 8004be4:	4b11      	ldr	r3, [pc, #68]	; (8004c2c <RCC_DeInit+0x60>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004bec:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004bf0:	6013      	str	r3, [r2, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004bf2:	4b0e      	ldr	r3, [pc, #56]	; (8004c2c <RCC_DeInit+0x60>)
 8004bf4:	4a0e      	ldr	r2, [pc, #56]	; (8004c30 <RCC_DeInit+0x64>)
 8004bf6:	605a      	str	r2, [r3, #4]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8004bf8:	4b0c      	ldr	r3, [pc, #48]	; (8004c2c <RCC_DeInit+0x60>)
 8004bfa:	4a0e      	ldr	r2, [pc, #56]	; (8004c34 <RCC_DeInit+0x68>)
 8004bfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
 8004c00:	4b0a      	ldr	r3, [pc, #40]	; (8004c2c <RCC_DeInit+0x60>)
 8004c02:	4a0d      	ldr	r2, [pc, #52]	; (8004c38 <RCC_DeInit+0x6c>)
 8004c04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004c08:	4a08      	ldr	r2, [pc, #32]	; (8004c2c <RCC_DeInit+0x60>)
 8004c0a:	4b08      	ldr	r3, [pc, #32]	; (8004c2c <RCC_DeInit+0x60>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c12:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004c14:	4b05      	ldr	r3, [pc, #20]	; (8004c2c <RCC_DeInit+0x60>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	60da      	str	r2, [r3, #12]

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423xx devices */
  RCC->DCKCFGR = 0x00000000;
 8004c1a:	4b04      	ldr	r3, [pc, #16]	; (8004c2c <RCC_DeInit+0x60>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	40023800 	.word	0x40023800
 8004c30:	24003010 	.word	0x24003010
 8004c34:	20003000 	.word	0x20003000
 8004c38:	24003000 	.word	0x24003000

08004c3c <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	4603      	mov	r3, r0
 8004c44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8004c46:	4b05      	ldr	r3, [pc, #20]	; (8004c5c <RCC_HSEConfig+0x20>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8004c4c:	4a03      	ldr	r2, [pc, #12]	; (8004c5c <RCC_HSEConfig+0x20>)
 8004c4e:	79fb      	ldrb	r3, [r7, #7]
 8004c50:	7013      	strb	r3, [r2, #0]
}
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	40023802 	.word	0x40023802

08004c60 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 8004c66:	2300      	movs	r3, #0
 8004c68:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8004c72:	2031      	movs	r0, #49	; 0x31
 8004c74:	f000 fd70 	bl	8005758 <RCC_GetFlagStatus>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	3301      	adds	r3, #1
 8004c80:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8004c88:	d002      	beq.n	8004c90 <RCC_WaitForHSEStartUp+0x30>
 8004c8a:	79bb      	ldrb	r3, [r7, #6]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0f0      	beq.n	8004c72 <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8004c90:	2031      	movs	r0, #49	; 0x31
 8004c92:	f000 fd61 	bl	8005758 <RCC_GetFlagStatus>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d002      	beq.n	8004ca2 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	71fb      	strb	r3, [r7, #7]
 8004ca0:	e001      	b.n	8004ca6 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b085      	sub	sp, #20
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8004cbe:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <RCC_AdjustHSICalibrationValue+0x38>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8004ccc:	79fb      	ldrb	r3, [r7, #7]
 8004cce:	00db      	lsls	r3, r3, #3
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 8004cd6:	4a04      	ldr	r2, [pc, #16]	; (8004ce8 <RCC_AdjustHSICalibrationValue+0x38>)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6013      	str	r3, [r2, #0]
}
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	40023800 	.word	0x40023800

08004cec <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8004cf6:	4a04      	ldr	r2, [pc, #16]	; (8004d08 <RCC_HSICmd+0x1c>)
 8004cf8:	79fb      	ldrb	r3, [r7, #7]
 8004cfa:	6013      	str	r3, [r2, #0]
}
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	42470000 	.word	0x42470000

08004d0c <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	4603      	mov	r3, r0
 8004d14:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004d16:	4b0c      	ldr	r3, [pc, #48]	; (8004d48 <RCC_LSEConfig+0x3c>)
 8004d18:	2200      	movs	r2, #0
 8004d1a:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004d1c:	4b0a      	ldr	r3, [pc, #40]	; (8004d48 <RCC_LSEConfig+0x3c>)
 8004d1e:	2200      	movs	r2, #0
 8004d20:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8004d22:	79fb      	ldrb	r3, [r7, #7]
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d002      	beq.n	8004d2e <RCC_LSEConfig+0x22>
 8004d28:	2b04      	cmp	r3, #4
 8004d2a:	d004      	beq.n	8004d36 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 8004d2c:	e007      	b.n	8004d3e <RCC_LSEConfig+0x32>
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8004d2e:	4b06      	ldr	r3, [pc, #24]	; (8004d48 <RCC_LSEConfig+0x3c>)
 8004d30:	2201      	movs	r2, #1
 8004d32:	701a      	strb	r2, [r3, #0]
      break;
 8004d34:	e003      	b.n	8004d3e <RCC_LSEConfig+0x32>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8004d36:	4b04      	ldr	r3, [pc, #16]	; (8004d48 <RCC_LSEConfig+0x3c>)
 8004d38:	2205      	movs	r2, #5
 8004d3a:	701a      	strb	r2, [r3, #0]
      break;
 8004d3c:	bf00      	nop
    default:
      break;
  }
}
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	40023870 	.word	0x40023870

08004d4c <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	4603      	mov	r3, r0
 8004d54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8004d56:	4a04      	ldr	r2, [pc, #16]	; (8004d68 <RCC_LSICmd+0x1c>)
 8004d58:	79fb      	ldrb	r3, [r7, #7]
 8004d5a:	6013      	str	r3, [r2, #0]
}
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	42470e80 	.word	0x42470e80

08004d6c <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
 8004d78:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8004d7a:	490a      	ldr	r1, [pc, #40]	; (8004da4 <RCC_PLLConfig+0x38>)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	019a      	lsls	r2, r3, #6
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	431a      	orrs	r2, r3
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	085b      	lsrs	r3, r3, #1
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	041b      	lsls	r3, r3, #16
 8004d8c:	431a      	orrs	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	431a      	orrs	r2, r3
                 (PLLQ << 24);
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	061b      	lsls	r3, r3, #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8004d96:	4313      	orrs	r3, r2
 8004d98:	604b      	str	r3, [r1, #4]
                 (PLLQ << 24);
}
 8004d9a:	3714      	adds	r7, #20
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr
 8004da4:	40023800 	.word	0x40023800

08004da8 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	4603      	mov	r3, r0
 8004db0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8004db2:	4a04      	ldr	r2, [pc, #16]	; (8004dc4 <RCC_PLLCmd+0x1c>)
 8004db4:	79fb      	ldrb	r3, [r7, #7]
 8004db6:	6013      	str	r3, [r2, #0]
}
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	42470060 	.word	0x42470060

08004dc8 <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8004dd2:	4906      	ldr	r1, [pc, #24]	; (8004dec <RCC_PLLI2SConfig+0x24>)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	019a      	lsls	r2, r3, #6
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	071b      	lsls	r3, r3, #28
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr
 8004dec:	40023800 	.word	0x40023800

08004df0 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	4603      	mov	r3, r0
 8004df8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8004dfa:	4a04      	ldr	r2, [pc, #16]	; (8004e0c <RCC_PLLI2SCmd+0x1c>)
 8004dfc:	79fb      	ldrb	r3, [r7, #7]
 8004dfe:	6013      	str	r3, [r2, #0]
}
 8004e00:	370c      	adds	r7, #12
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	42470068 	.word	0x42470068

08004e10 <RCC_PLLSAIConfig>:
  *          This parameter must be a number between 2 and 7.
  *   
  * @retval None
  */
void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
  assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
  
  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 8004e1c:	4907      	ldr	r1, [pc, #28]	; (8004e3c <RCC_PLLSAIConfig+0x2c>)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	019a      	lsls	r2, r3, #6
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	061b      	lsls	r3, r3, #24
 8004e26:	431a      	orrs	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	071b      	lsls	r3, r3, #28
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004e32:	3714      	adds	r7, #20
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr
 8004e3c:	40023800 	.word	0x40023800

08004e40 <RCC_PLLSAICmd>:
  * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	4603      	mov	r3, r0
 8004e48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 8004e4a:	4a04      	ldr	r2, [pc, #16]	; (8004e5c <RCC_PLLSAICmd+0x1c>)
 8004e4c:	79fb      	ldrb	r3, [r7, #7]
 8004e4e:	6013      	str	r3, [r2, #0]
}
 8004e50:	370c      	adds	r7, #12
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop
 8004e5c:	42470070 	.word	0x42470070

08004e60 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	4603      	mov	r3, r0
 8004e68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8004e6a:	4a04      	ldr	r2, [pc, #16]	; (8004e7c <RCC_ClockSecuritySystemCmd+0x1c>)
 8004e6c:	79fb      	ldrb	r3, [r7, #7]
 8004e6e:	6013      	str	r3, [r2, #0]
}
 8004e70:	370c      	adds	r7, #12
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	4247004c 	.word	0x4247004c

08004e80 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8004e8e:	4b0a      	ldr	r3, [pc, #40]	; (8004eb8 <RCC_MCO1Config+0x38>)
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8004e9a:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004ea8:	4a03      	ldr	r2, [pc, #12]	; (8004eb8 <RCC_MCO1Config+0x38>)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6093      	str	r3, [r2, #8]

#if defined(STM32F410xx)
  RCC_MCO1Cmd(ENABLE);
#endif /* STM32F410xx */   
}
 8004eae:	3714      	adds	r7, #20
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr
 8004eb8:	40023800 	.word	0x40023800

08004ebc <RCC_MCO2Config>:
  * @note  For STM32F410xx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8004eca:	4b0a      	ldr	r3, [pc, #40]	; (8004ef4 <RCC_MCO2Config+0x38>)
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004ed6:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004ee4:	4a03      	ldr	r2, [pc, #12]	; (8004ef4 <RCC_MCO2Config+0x38>)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6093      	str	r3, [r2, #8]

#if defined(STM32F410xx)
  RCC_MCO2Cmd(ENABLE);
#endif /* STM32F410xx */   
}
 8004eea:	3714      	adds	r7, #20
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr
 8004ef4:	40023800 	.word	0x40023800

08004ef8 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source (RCC_SYSCLKSource_PLLPCLK for STM32F446xx devices)
  *            @arg RCC_SYSCLKSource_PLLRCLK: PLL R selected as system clock source only for STM32F412xG, STM32F413_423xx and STM32F446xx devices
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b085      	sub	sp, #20
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004f00:	2300      	movs	r3, #0
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004f04:	4b09      	ldr	r3, [pc, #36]	; (8004f2c <RCC_SYSCLKConfig+0x34>)
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f023 0303 	bic.w	r3, r3, #3
 8004f10:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004f1a:	4a04      	ldr	r2, [pc, #16]	; (8004f2c <RCC_SYSCLKConfig+0x34>)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6093      	str	r3, [r2, #8]
}
 8004f20:	3714      	adds	r7, #20
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	40023800 	.word	0x40023800

08004f30 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
  *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM32F446xx devices)
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8004f34:	4b05      	ldr	r3, [pc, #20]	; (8004f4c <RCC_GetSYSCLKSource+0x1c>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	f003 030c 	and.w	r3, r3, #12
 8004f3e:	b2db      	uxtb	r3, r3
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40023800 	.word	0x40023800

08004f50 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004f5c:	4b09      	ldr	r3, [pc, #36]	; (8004f84 <RCC_HCLKConfig+0x34>)
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f68:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004f72:	4a04      	ldr	r2, [pc, #16]	; (8004f84 <RCC_HCLKConfig+0x34>)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6093      	str	r3, [r2, #8]
}
 8004f78:	3714      	adds	r7, #20
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	40023800 	.word	0x40023800

08004f88 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004f90:	2300      	movs	r3, #0
 8004f92:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004f94:	4b09      	ldr	r3, [pc, #36]	; (8004fbc <RCC_PCLK1Config+0x34>)
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8004fa0:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004faa:	4a04      	ldr	r2, [pc, #16]	; (8004fbc <RCC_PCLK1Config+0x34>)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6093      	str	r3, [r2, #8]
}
 8004fb0:	3714      	adds	r7, #20
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	40023800 	.word	0x40023800

08004fc0 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b085      	sub	sp, #20
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004fcc:	4b09      	ldr	r3, [pc, #36]	; (8004ff4 <RCC_PCLK2Config+0x34>)
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004fd8:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	00db      	lsls	r3, r3, #3
 8004fde:	68fa      	ldr	r2, [r7, #12]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004fe4:	4a03      	ldr	r2, [pc, #12]	; (8004ff4 <RCC_PCLK2Config+0x34>)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6093      	str	r3, [r2, #8]
}
 8004fea:	3714      	adds	r7, #20
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	40023800 	.word	0x40023800

08004ff8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b089      	sub	sp, #36	; 0x24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8005000:	2300      	movs	r3, #0
 8005002:	61bb      	str	r3, [r7, #24]
 8005004:	2300      	movs	r3, #0
 8005006:	617b      	str	r3, [r7, #20]
 8005008:	2300      	movs	r3, #0
 800500a:	61fb      	str	r3, [r7, #28]
 800500c:	2302      	movs	r3, #2
 800500e:	613b      	str	r3, [r7, #16]
 8005010:	2300      	movs	r3, #0
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	2302      	movs	r3, #2
 8005016:	60bb      	str	r3, [r7, #8]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005018:	4b48      	ldr	r3, [pc, #288]	; (800513c <RCC_GetClocksFreq+0x144>)
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f003 030c 	and.w	r3, r3, #12
 8005020:	61bb      	str	r3, [r7, #24]
  
  switch (tmp)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	2b04      	cmp	r3, #4
 8005026:	d007      	beq.n	8005038 <RCC_GetClocksFreq+0x40>
 8005028:	2b08      	cmp	r3, #8
 800502a:	d009      	beq.n	8005040 <RCC_GetClocksFreq+0x48>
 800502c:	2b00      	cmp	r3, #0
 800502e:	d13f      	bne.n	80050b0 <RCC_GetClocksFreq+0xb8>
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a43      	ldr	r2, [pc, #268]	; (8005140 <RCC_GetClocksFreq+0x148>)
 8005034:	601a      	str	r2, [r3, #0]
    break;
 8005036:	e03f      	b.n	80050b8 <RCC_GetClocksFreq+0xc0>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a42      	ldr	r2, [pc, #264]	; (8005144 <RCC_GetClocksFreq+0x14c>)
 800503c:	601a      	str	r2, [r3, #0]
    break;
 800503e:	e03b      	b.n	80050b8 <RCC_GetClocksFreq+0xc0>
  case 0x08:  /* PLL P used as system clock  source */
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005040:	4b3e      	ldr	r3, [pc, #248]	; (800513c <RCC_GetClocksFreq+0x144>)
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005048:	0d9b      	lsrs	r3, r3, #22
 800504a:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800504c:	4b3b      	ldr	r3, [pc, #236]	; (800513c <RCC_GetClocksFreq+0x144>)
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005054:	60bb      	str	r3, [r7, #8]
    
    if (pllsource != 0)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00d      	beq.n	8005078 <RCC_GetClocksFreq+0x80>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800505c:	4a39      	ldr	r2, [pc, #228]	; (8005144 <RCC_GetClocksFreq+0x14c>)
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	fbb2 f2f3 	udiv	r2, r2, r3
 8005064:	4b35      	ldr	r3, [pc, #212]	; (800513c <RCC_GetClocksFreq+0x144>)
 8005066:	6859      	ldr	r1, [r3, #4]
 8005068:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800506c:	400b      	ands	r3, r1
 800506e:	099b      	lsrs	r3, r3, #6
 8005070:	fb03 f302 	mul.w	r3, r3, r2
 8005074:	61fb      	str	r3, [r7, #28]
 8005076:	e00c      	b.n	8005092 <RCC_GetClocksFreq+0x9a>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005078:	4a31      	ldr	r2, [pc, #196]	; (8005140 <RCC_GetClocksFreq+0x148>)
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005080:	4b2e      	ldr	r3, [pc, #184]	; (800513c <RCC_GetClocksFreq+0x144>)
 8005082:	6859      	ldr	r1, [r3, #4]
 8005084:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005088:	400b      	ands	r3, r1
 800508a:	099b      	lsrs	r3, r3, #6
 800508c:	fb03 f302 	mul.w	r3, r3, r2
 8005090:	61fb      	str	r3, [r7, #28]
    }
    
    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005092:	4b2a      	ldr	r3, [pc, #168]	; (800513c <RCC_GetClocksFreq+0x144>)
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800509a:	0c1b      	lsrs	r3, r3, #16
 800509c:	3301      	adds	r3, #1
 800509e:	005b      	lsls	r3, r3, #1
 80050a0:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80050a2:	69fa      	ldr	r2, [r7, #28]
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	601a      	str	r2, [r3, #0]
    break;
 80050ae:	e003      	b.n	80050b8 <RCC_GetClocksFreq+0xc0>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
    
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a23      	ldr	r2, [pc, #140]	; (8005140 <RCC_GetClocksFreq+0x148>)
 80050b4:	601a      	str	r2, [r3, #0]
    break;
 80050b6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80050b8:	4b20      	ldr	r3, [pc, #128]	; (800513c <RCC_GetClocksFreq+0x144>)
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050c0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	091b      	lsrs	r3, r3, #4
 80050c6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80050c8:	4a1f      	ldr	r2, [pc, #124]	; (8005148 <RCC_GetClocksFreq+0x150>)
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	4413      	add	r3, r2
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	40da      	lsrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80050e0:	4b16      	ldr	r3, [pc, #88]	; (800513c <RCC_GetClocksFreq+0x144>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80050e8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80050ea:	69bb      	ldr	r3, [r7, #24]
 80050ec:	0a9b      	lsrs	r3, r3, #10
 80050ee:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80050f0:	4a15      	ldr	r2, [pc, #84]	; (8005148 <RCC_GetClocksFreq+0x150>)
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	4413      	add	r3, r2
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685a      	ldr	r2, [r3, #4]
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	40da      	lsrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8005108:	4b0c      	ldr	r3, [pc, #48]	; (800513c <RCC_GetClocksFreq+0x144>)
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005110:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8005112:	69bb      	ldr	r3, [r7, #24]
 8005114:	0b5b      	lsrs	r3, r3, #13
 8005116:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8005118:	4a0b      	ldr	r2, [pc, #44]	; (8005148 <RCC_GetClocksFreq+0x150>)
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	4413      	add	r3, r2
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	b2db      	uxtb	r3, r3
 8005122:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685a      	ldr	r2, [r3, #4]
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	40da      	lsrs	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	60da      	str	r2, [r3, #12]
}
 8005130:	3724      	adds	r7, #36	; 0x24
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	40023800 	.word	0x40023800
 8005140:	00f42400 	.word	0x00f42400
 8005144:	007a1200 	.word	0x007a1200
 8005148:	2000005c 	.word	0x2000005c

0800514c <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005154:	2300      	movs	r3, #0
 8005156:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800515e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005162:	d111      	bne.n	8005188 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8005164:	4b0f      	ldr	r3, [pc, #60]	; (80051a4 <RCC_RTCCLKConfig+0x58>)
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005170:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	4313      	orrs	r3, r2
 8005180:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8005182:	4a08      	ldr	r2, [pc, #32]	; (80051a4 <RCC_RTCCLKConfig+0x58>)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8005188:	4906      	ldr	r1, [pc, #24]	; (80051a4 <RCC_RTCCLKConfig+0x58>)
 800518a:	4b06      	ldr	r3, [pc, #24]	; (80051a4 <RCC_RTCCLKConfig+0x58>)
 800518c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005194:	4313      	orrs	r3, r2
 8005196:	670b      	str	r3, [r1, #112]	; 0x70
}
 8005198:	3714      	adds	r7, #20
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	40023800 	.word	0x40023800

080051a8 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	4603      	mov	r3, r0
 80051b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80051b2:	4a04      	ldr	r2, [pc, #16]	; (80051c4 <RCC_RTCCLKCmd+0x1c>)
 80051b4:	79fb      	ldrb	r3, [r7, #7]
 80051b6:	6013      	str	r3, [r2, #0]
}
 80051b8:	370c      	adds	r7, #12
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	42470e3c 	.word	0x42470e3c

080051c8 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	4603      	mov	r3, r0
 80051d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80051d2:	4a04      	ldr	r2, [pc, #16]	; (80051e4 <RCC_BackupResetCmd+0x1c>)
 80051d4:	79fb      	ldrb	r3, [r7, #7]
 80051d6:	6013      	str	r3, [r2, #0]
}
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	42470e40 	.word	0x42470e40

080051e8 <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;  
 80051f0:	4a03      	ldr	r2, [pc, #12]	; (8005200 <RCC_I2SCLKConfig+0x18>)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6013      	str	r3, [r2, #0]
}
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr
 8005200:	4247015c 	.word	0x4247015c

08005204 <RCC_SAIBlockACLKConfig>:
  *            @arg RCC_SAIACLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 Block A clock
  * @retval None
  */
void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800520c:	2300      	movs	r3, #0
 800520e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
  
  tmpreg = RCC->DCKCFGR;
 8005210:	4b0a      	ldr	r3, [pc, #40]	; (800523c <RCC_SAIBlockACLKConfig+0x38>)
 8005212:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005216:	60fb      	str	r3, [r7, #12]

  /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800521e:	60fb      	str	r3, [r7, #12]

  /* Set SAI Block A source selection value */
  tmpreg |= RCC_SAIBlockACLKSource;
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4313      	orrs	r3, r2
 8005226:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8005228:	4a04      	ldr	r2, [pc, #16]	; (800523c <RCC_SAIBlockACLKConfig+0x38>)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8005230:	3714      	adds	r7, #20
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	40023800 	.word	0x40023800

08005240 <RCC_SAIBlockBCLKConfig>:
  *            @arg RCC_SAIBCLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 Block B clock
  * @retval None
  */
void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005248:	2300      	movs	r3, #0
 800524a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
  
  tmpreg = RCC->DCKCFGR;
 800524c:	4b0a      	ldr	r3, [pc, #40]	; (8005278 <RCC_SAIBlockBCLKConfig+0x38>)
 800524e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005252:	60fb      	str	r3, [r7, #12]

  /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800525a:	60fb      	str	r3, [r7, #12]

  /* Set SAI Block B source selection value */
  tmpreg |= RCC_SAIBlockBCLKSource;
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4313      	orrs	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8005264:	4a04      	ldr	r2, [pc, #16]	; (8005278 <RCC_SAIBlockBCLKConfig+0x38>)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 800526c:	3714      	adds	r7, #20
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	40023800 	.word	0x40023800

0800527c <RCC_SAIPLLI2SClkDivConfig>:
  *          SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ 
  *              
  * @retval None
  */
void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)  
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005284:	2300      	movs	r3, #0
 8005286:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;
 8005288:	4b0a      	ldr	r3, [pc, #40]	; (80052b4 <RCC_SAIPLLI2SClkDivConfig+0x38>)
 800528a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800528e:	60fb      	str	r3, [r7, #12]

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f023 031f 	bic.w	r3, r3, #31
 8005296:	60fb      	str	r3, [r7, #12]

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	3b01      	subs	r3, #1
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	4313      	orrs	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80052a2:	4a04      	ldr	r2, [pc, #16]	; (80052b4 <RCC_SAIPLLI2SClkDivConfig+0x38>)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 80052aa:	3714      	adds	r7, #20
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr
 80052b4:	40023800 	.word	0x40023800

080052b8 <RCC_SAIPLLSAIClkDivConfig>:
  *          SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ  
  *              
  * @retval None
  */
void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)  
{
 80052b8:	b480      	push	{r7}
 80052ba:	b085      	sub	sp, #20
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80052c0:	2300      	movs	r3, #0
 80052c2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;
 80052c4:	4b0b      	ldr	r3, [pc, #44]	; (80052f4 <RCC_SAIPLLSAIClkDivConfig+0x3c>)
 80052c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052ca:	60fb      	str	r3, [r7, #12]

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80052d2:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	3b01      	subs	r3, #1
 80052d8:	021b      	lsls	r3, r3, #8
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	4313      	orrs	r3, r2
 80052de:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80052e0:	4a04      	ldr	r2, [pc, #16]	; (80052f4 <RCC_SAIPLLSAIClkDivConfig+0x3c>)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 80052e8:	3714      	adds	r7, #20
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	40023800 	.word	0x40023800

080052f8 <RCC_LTDCCLKDivConfig>:
  *            @arg RCC_PLLSAIDivR_Div16: LTDC clock = f(PLLSAI_R)/16
  *            
  * @retval None
  */
void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b085      	sub	sp, #20
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005300:	2300      	movs	r3, #0
 8005302:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
 8005304:	4b0a      	ldr	r3, [pc, #40]	; (8005330 <RCC_LTDCCLKDivConfig+0x38>)
 8005306:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800530a:	60fb      	str	r3, [r7, #12]

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005312:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4313      	orrs	r3, r2
 800531a:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 800531c:	4a04      	ldr	r2, [pc, #16]	; (8005330 <RCC_LTDCCLKDivConfig+0x38>)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8005324:	3714      	adds	r7, #20
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	40023800 	.word	0x40023800

08005334 <RCC_TIMCLKPresConfig>:
  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
  *                 to division by 8 or more.
  * @retval None
  */
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 800533c:	4a03      	ldr	r2, [pc, #12]	; (800534c <RCC_TIMCLKPresConfig+0x18>)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6013      	str	r3, [r2, #0]
}
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	424711e0 	.word	0x424711e0

08005350 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800535c:	78fb      	ldrb	r3, [r7, #3]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d006      	beq.n	8005370 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8005362:	4909      	ldr	r1, [pc, #36]	; (8005388 <RCC_AHB1PeriphClockCmd+0x38>)
 8005364:	4b08      	ldr	r3, [pc, #32]	; (8005388 <RCC_AHB1PeriphClockCmd+0x38>)
 8005366:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4313      	orrs	r3, r2
 800536c:	630b      	str	r3, [r1, #48]	; 0x30
 800536e:	e006      	b.n	800537e <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8005370:	4905      	ldr	r1, [pc, #20]	; (8005388 <RCC_AHB1PeriphClockCmd+0x38>)
 8005372:	4b05      	ldr	r3, [pc, #20]	; (8005388 <RCC_AHB1PeriphClockCmd+0x38>)
 8005374:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	43db      	mvns	r3, r3
 800537a:	4013      	ands	r3, r2
 800537c:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr
 8005388:	40023800 	.word	0x40023800

0800538c <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	460b      	mov	r3, r1
 8005396:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005398:	78fb      	ldrb	r3, [r7, #3]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d006      	beq.n	80053ac <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 800539e:	4909      	ldr	r1, [pc, #36]	; (80053c4 <RCC_AHB2PeriphClockCmd+0x38>)
 80053a0:	4b08      	ldr	r3, [pc, #32]	; (80053c4 <RCC_AHB2PeriphClockCmd+0x38>)
 80053a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	634b      	str	r3, [r1, #52]	; 0x34
 80053aa:	e006      	b.n	80053ba <RCC_AHB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 80053ac:	4905      	ldr	r1, [pc, #20]	; (80053c4 <RCC_AHB2PeriphClockCmd+0x38>)
 80053ae:	4b05      	ldr	r3, [pc, #20]	; (80053c4 <RCC_AHB2PeriphClockCmd+0x38>)
 80053b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	43db      	mvns	r3, r3
 80053b6:	4013      	ands	r3, r2
 80053b8:	634b      	str	r3, [r1, #52]	; 0x34
  }
}
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr
 80053c4:	40023800 	.word	0x40023800

080053c8 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	460b      	mov	r3, r1
 80053d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80053d4:	78fb      	ldrb	r3, [r7, #3]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d006      	beq.n	80053e8 <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 80053da:	4909      	ldr	r1, [pc, #36]	; (8005400 <RCC_AHB3PeriphClockCmd+0x38>)
 80053dc:	4b08      	ldr	r3, [pc, #32]	; (8005400 <RCC_AHB3PeriphClockCmd+0x38>)
 80053de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	638b      	str	r3, [r1, #56]	; 0x38
 80053e6:	e006      	b.n	80053f6 <RCC_AHB3PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 80053e8:	4905      	ldr	r1, [pc, #20]	; (8005400 <RCC_AHB3PeriphClockCmd+0x38>)
 80053ea:	4b05      	ldr	r3, [pc, #20]	; (8005400 <RCC_AHB3PeriphClockCmd+0x38>)
 80053ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	43db      	mvns	r3, r3
 80053f2:	4013      	ands	r3, r2
 80053f4:	638b      	str	r3, [r1, #56]	; 0x38
  }
}
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr
 8005400:	40023800 	.word	0x40023800

08005404 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	460b      	mov	r3, r1
 800540e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005410:	78fb      	ldrb	r3, [r7, #3]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d006      	beq.n	8005424 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005416:	4909      	ldr	r1, [pc, #36]	; (800543c <RCC_APB1PeriphClockCmd+0x38>)
 8005418:	4b08      	ldr	r3, [pc, #32]	; (800543c <RCC_APB1PeriphClockCmd+0x38>)
 800541a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4313      	orrs	r3, r2
 8005420:	640b      	str	r3, [r1, #64]	; 0x40
 8005422:	e006      	b.n	8005432 <RCC_APB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8005424:	4905      	ldr	r1, [pc, #20]	; (800543c <RCC_APB1PeriphClockCmd+0x38>)
 8005426:	4b05      	ldr	r3, [pc, #20]	; (800543c <RCC_APB1PeriphClockCmd+0x38>)
 8005428:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	43db      	mvns	r3, r3
 800542e:	4013      	ands	r3, r2
 8005430:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr
 800543c:	40023800 	.word	0x40023800

08005440 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	460b      	mov	r3, r1
 800544a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800544c:	78fb      	ldrb	r3, [r7, #3]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d006      	beq.n	8005460 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005452:	4909      	ldr	r1, [pc, #36]	; (8005478 <RCC_APB2PeriphClockCmd+0x38>)
 8005454:	4b08      	ldr	r3, [pc, #32]	; (8005478 <RCC_APB2PeriphClockCmd+0x38>)
 8005456:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4313      	orrs	r3, r2
 800545c:	644b      	str	r3, [r1, #68]	; 0x44
 800545e:	e006      	b.n	800546e <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8005460:	4905      	ldr	r1, [pc, #20]	; (8005478 <RCC_APB2PeriphClockCmd+0x38>)
 8005462:	4b05      	ldr	r3, [pc, #20]	; (8005478 <RCC_APB2PeriphClockCmd+0x38>)
 8005464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	43db      	mvns	r3, r3
 800546a:	4013      	ands	r3, r2
 800546c:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 800546e:	370c      	adds	r7, #12
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr
 8005478:	40023800 	.word	0x40023800

0800547c <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	460b      	mov	r3, r1
 8005486:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005488:	78fb      	ldrb	r3, [r7, #3]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d006      	beq.n	800549c <RCC_AHB1PeriphResetCmd+0x20>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 800548e:	4909      	ldr	r1, [pc, #36]	; (80054b4 <RCC_AHB1PeriphResetCmd+0x38>)
 8005490:	4b08      	ldr	r3, [pc, #32]	; (80054b4 <RCC_AHB1PeriphResetCmd+0x38>)
 8005492:	691a      	ldr	r2, [r3, #16]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4313      	orrs	r3, r2
 8005498:	610b      	str	r3, [r1, #16]
 800549a:	e006      	b.n	80054aa <RCC_AHB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 800549c:	4905      	ldr	r1, [pc, #20]	; (80054b4 <RCC_AHB1PeriphResetCmd+0x38>)
 800549e:	4b05      	ldr	r3, [pc, #20]	; (80054b4 <RCC_AHB1PeriphResetCmd+0x38>)
 80054a0:	691a      	ldr	r2, [r3, #16]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	43db      	mvns	r3, r3
 80054a6:	4013      	ands	r3, r2
 80054a8:	610b      	str	r3, [r1, #16]
  }
}
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr
 80054b4:	40023800 	.word	0x40023800

080054b8 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	460b      	mov	r3, r1
 80054c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80054c4:	78fb      	ldrb	r3, [r7, #3]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d006      	beq.n	80054d8 <RCC_AHB2PeriphResetCmd+0x20>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80054ca:	4909      	ldr	r1, [pc, #36]	; (80054f0 <RCC_AHB2PeriphResetCmd+0x38>)
 80054cc:	4b08      	ldr	r3, [pc, #32]	; (80054f0 <RCC_AHB2PeriphResetCmd+0x38>)
 80054ce:	695a      	ldr	r2, [r3, #20]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	614b      	str	r3, [r1, #20]
 80054d6:	e006      	b.n	80054e6 <RCC_AHB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 80054d8:	4905      	ldr	r1, [pc, #20]	; (80054f0 <RCC_AHB2PeriphResetCmd+0x38>)
 80054da:	4b05      	ldr	r3, [pc, #20]	; (80054f0 <RCC_AHB2PeriphResetCmd+0x38>)
 80054dc:	695a      	ldr	r2, [r3, #20]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	43db      	mvns	r3, r3
 80054e2:	4013      	ands	r3, r2
 80054e4:	614b      	str	r3, [r1, #20]
  }
}
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	40023800 	.word	0x40023800

080054f4 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	460b      	mov	r3, r1
 80054fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005500:	78fb      	ldrb	r3, [r7, #3]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d006      	beq.n	8005514 <RCC_AHB3PeriphResetCmd+0x20>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8005506:	4909      	ldr	r1, [pc, #36]	; (800552c <RCC_AHB3PeriphResetCmd+0x38>)
 8005508:	4b08      	ldr	r3, [pc, #32]	; (800552c <RCC_AHB3PeriphResetCmd+0x38>)
 800550a:	699a      	ldr	r2, [r3, #24]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4313      	orrs	r3, r2
 8005510:	618b      	str	r3, [r1, #24]
 8005512:	e006      	b.n	8005522 <RCC_AHB3PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8005514:	4905      	ldr	r1, [pc, #20]	; (800552c <RCC_AHB3PeriphResetCmd+0x38>)
 8005516:	4b05      	ldr	r3, [pc, #20]	; (800552c <RCC_AHB3PeriphResetCmd+0x38>)
 8005518:	699a      	ldr	r2, [r3, #24]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	43db      	mvns	r3, r3
 800551e:	4013      	ands	r3, r2
 8005520:	618b      	str	r3, [r1, #24]
  }
}
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr
 800552c:	40023800 	.word	0x40023800

08005530 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8005530:	b480      	push	{r7}
 8005532:	b083      	sub	sp, #12
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	460b      	mov	r3, r1
 800553a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800553c:	78fb      	ldrb	r3, [r7, #3]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d006      	beq.n	8005550 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8005542:	4909      	ldr	r1, [pc, #36]	; (8005568 <RCC_APB1PeriphResetCmd+0x38>)
 8005544:	4b08      	ldr	r3, [pc, #32]	; (8005568 <RCC_APB1PeriphResetCmd+0x38>)
 8005546:	6a1a      	ldr	r2, [r3, #32]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4313      	orrs	r3, r2
 800554c:	620b      	str	r3, [r1, #32]
 800554e:	e006      	b.n	800555e <RCC_APB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8005550:	4905      	ldr	r1, [pc, #20]	; (8005568 <RCC_APB1PeriphResetCmd+0x38>)
 8005552:	4b05      	ldr	r3, [pc, #20]	; (8005568 <RCC_APB1PeriphResetCmd+0x38>)
 8005554:	6a1a      	ldr	r2, [r3, #32]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	43db      	mvns	r3, r3
 800555a:	4013      	ands	r3, r2
 800555c:	620b      	str	r3, [r1, #32]
  }
}
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr
 8005568:	40023800 	.word	0x40023800

0800556c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	460b      	mov	r3, r1
 8005576:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005578:	78fb      	ldrb	r3, [r7, #3]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d006      	beq.n	800558c <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800557e:	4909      	ldr	r1, [pc, #36]	; (80055a4 <RCC_APB2PeriphResetCmd+0x38>)
 8005580:	4b08      	ldr	r3, [pc, #32]	; (80055a4 <RCC_APB2PeriphResetCmd+0x38>)
 8005582:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4313      	orrs	r3, r2
 8005588:	624b      	str	r3, [r1, #36]	; 0x24
 800558a:	e006      	b.n	800559a <RCC_APB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800558c:	4905      	ldr	r1, [pc, #20]	; (80055a4 <RCC_APB2PeriphResetCmd+0x38>)
 800558e:	4b05      	ldr	r3, [pc, #20]	; (80055a4 <RCC_APB2PeriphResetCmd+0x38>)
 8005590:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	43db      	mvns	r3, r3
 8005596:	4013      	ands	r3, r2
 8005598:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr
 80055a4:	40023800 	.word	0x40023800

080055a8 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	460b      	mov	r3, r1
 80055b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80055b4:	78fb      	ldrb	r3, [r7, #3]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d006      	beq.n	80055c8 <RCC_AHB1PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 80055ba:	4909      	ldr	r1, [pc, #36]	; (80055e0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80055bc:	4b08      	ldr	r3, [pc, #32]	; (80055e0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80055be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	650b      	str	r3, [r1, #80]	; 0x50
 80055c6:	e006      	b.n	80055d6 <RCC_AHB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 80055c8:	4905      	ldr	r1, [pc, #20]	; (80055e0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80055ca:	4b05      	ldr	r3, [pc, #20]	; (80055e0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80055cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	43db      	mvns	r3, r3
 80055d2:	4013      	ands	r3, r2
 80055d4:	650b      	str	r3, [r1, #80]	; 0x50
  }
}
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr
 80055e0:	40023800 	.word	0x40023800

080055e4 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	460b      	mov	r3, r1
 80055ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80055f0:	78fb      	ldrb	r3, [r7, #3]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d006      	beq.n	8005604 <RCC_AHB2PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 80055f6:	4909      	ldr	r1, [pc, #36]	; (800561c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80055f8:	4b08      	ldr	r3, [pc, #32]	; (800561c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80055fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4313      	orrs	r3, r2
 8005600:	654b      	str	r3, [r1, #84]	; 0x54
 8005602:	e006      	b.n	8005612 <RCC_AHB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8005604:	4905      	ldr	r1, [pc, #20]	; (800561c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8005606:	4b05      	ldr	r3, [pc, #20]	; (800561c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8005608:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	43db      	mvns	r3, r3
 800560e:	4013      	ands	r3, r2
 8005610:	654b      	str	r3, [r1, #84]	; 0x54
  }
}
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr
 800561c:	40023800 	.word	0x40023800

08005620 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	460b      	mov	r3, r1
 800562a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800562c:	78fb      	ldrb	r3, [r7, #3]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d006      	beq.n	8005640 <RCC_AHB3PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8005632:	4909      	ldr	r1, [pc, #36]	; (8005658 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8005634:	4b08      	ldr	r3, [pc, #32]	; (8005658 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8005636:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4313      	orrs	r3, r2
 800563c:	658b      	str	r3, [r1, #88]	; 0x58
 800563e:	e006      	b.n	800564e <RCC_AHB3PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8005640:	4905      	ldr	r1, [pc, #20]	; (8005658 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8005642:	4b05      	ldr	r3, [pc, #20]	; (8005658 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8005644:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	43db      	mvns	r3, r3
 800564a:	4013      	ands	r3, r2
 800564c:	658b      	str	r3, [r1, #88]	; 0x58
  }
}
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr
 8005658:	40023800 	.word	0x40023800

0800565c <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	460b      	mov	r3, r1
 8005666:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005668:	78fb      	ldrb	r3, [r7, #3]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d006      	beq.n	800567c <RCC_APB1PeriphClockLPModeCmd+0x20>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 800566e:	4909      	ldr	r1, [pc, #36]	; (8005694 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8005670:	4b08      	ldr	r3, [pc, #32]	; (8005694 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8005672:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4313      	orrs	r3, r2
 8005678:	660b      	str	r3, [r1, #96]	; 0x60
 800567a:	e006      	b.n	800568a <RCC_APB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 800567c:	4905      	ldr	r1, [pc, #20]	; (8005694 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 800567e:	4b05      	ldr	r3, [pc, #20]	; (8005694 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8005680:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	43db      	mvns	r3, r3
 8005686:	4013      	ands	r3, r2
 8005688:	660b      	str	r3, [r1, #96]	; 0x60
  }
}
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr
 8005694:	40023800 	.word	0x40023800

08005698 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	460b      	mov	r3, r1
 80056a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056a4:	78fb      	ldrb	r3, [r7, #3]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d006      	beq.n	80056b8 <RCC_APB2PeriphClockLPModeCmd+0x20>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 80056aa:	4909      	ldr	r1, [pc, #36]	; (80056d0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80056ac:	4b08      	ldr	r3, [pc, #32]	; (80056d0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80056ae:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	664b      	str	r3, [r1, #100]	; 0x64
 80056b6:	e006      	b.n	80056c6 <RCC_APB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 80056b8:	4905      	ldr	r1, [pc, #20]	; (80056d0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80056ba:	4b05      	ldr	r3, [pc, #20]	; (80056d0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80056bc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	43db      	mvns	r3, r3
 80056c2:	4013      	ands	r3, r2
 80056c4:	664b      	str	r3, [r1, #100]	; 0x64
  }
}
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr
 80056d0:	40023800 	.word	0x40023800

080056d4 <RCC_LSEModeConfig>:
  *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode.
  *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode.
  * @retval None
  */
void RCC_LSEModeConfig(uint8_t RCC_Mode)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b083      	sub	sp, #12
 80056d8:	af00      	add	r7, sp, #0
 80056da:	4603      	mov	r3, r0
 80056dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(RCC_Mode));
  
  if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
 80056de:	79fb      	ldrb	r3, [r7, #7]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d106      	bne.n	80056f2 <RCC_LSEModeConfig+0x1e>
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 80056e4:	4a08      	ldr	r2, [pc, #32]	; (8005708 <RCC_LSEModeConfig+0x34>)
 80056e6:	4b08      	ldr	r3, [pc, #32]	; (8005708 <RCC_LSEModeConfig+0x34>)
 80056e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ea:	f043 0308 	orr.w	r3, r3, #8
 80056ee:	6713      	str	r3, [r2, #112]	; 0x70
 80056f0:	e005      	b.n	80056fe <RCC_LSEModeConfig+0x2a>
  }
  else
  {
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 80056f2:	4a05      	ldr	r2, [pc, #20]	; (8005708 <RCC_LSEModeConfig+0x34>)
 80056f4:	4b04      	ldr	r3, [pc, #16]	; (8005708 <RCC_LSEModeConfig+0x34>)
 80056f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056f8:	f023 0308 	bic.w	r3, r3, #8
 80056fc:	6713      	str	r3, [r2, #112]	; 0x70
  }
}
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr
 8005708:	40023800 	.word	0x40023800

0800570c <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	4603      	mov	r3, r0
 8005714:	460a      	mov	r2, r1
 8005716:	71fb      	strb	r3, [r7, #7]
 8005718:	4613      	mov	r3, r2
 800571a:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800571c:	79bb      	ldrb	r3, [r7, #6]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d008      	beq.n	8005734 <RCC_ITConfig+0x28>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8005722:	490c      	ldr	r1, [pc, #48]	; (8005754 <RCC_ITConfig+0x48>)
 8005724:	4b0b      	ldr	r3, [pc, #44]	; (8005754 <RCC_ITConfig+0x48>)
 8005726:	781b      	ldrb	r3, [r3, #0]
 8005728:	b2da      	uxtb	r2, r3
 800572a:	79fb      	ldrb	r3, [r7, #7]
 800572c:	4313      	orrs	r3, r2
 800572e:	b2db      	uxtb	r3, r3
 8005730:	700b      	strb	r3, [r1, #0]
 8005732:	e009      	b.n	8005748 <RCC_ITConfig+0x3c>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8005734:	4907      	ldr	r1, [pc, #28]	; (8005754 <RCC_ITConfig+0x48>)
 8005736:	4b07      	ldr	r3, [pc, #28]	; (8005754 <RCC_ITConfig+0x48>)
 8005738:	781b      	ldrb	r3, [r3, #0]
 800573a:	b2da      	uxtb	r2, r3
 800573c:	79fb      	ldrb	r3, [r7, #7]
 800573e:	43db      	mvns	r3, r3
 8005740:	b2db      	uxtb	r3, r3
 8005742:	4013      	ands	r3, r2
 8005744:	b2db      	uxtb	r3, r3
 8005746:	700b      	strb	r3, [r1, #0]
  }
}
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	4002380d 	.word	0x4002380d

08005758 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8005758:	b480      	push	{r7}
 800575a:	b087      	sub	sp, #28
 800575c:	af00      	add	r7, sp, #0
 800575e:	4603      	mov	r3, r0
 8005760:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8005762:	2300      	movs	r3, #0
 8005764:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8005766:	2300      	movs	r3, #0
 8005768:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800576a:	2300      	movs	r3, #0
 800576c:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800576e:	79fb      	ldrb	r3, [r7, #7]
 8005770:	095b      	lsrs	r3, r3, #5
 8005772:	b2db      	uxtb	r3, r3
 8005774:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2b01      	cmp	r3, #1
 800577a:	d103      	bne.n	8005784 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 800577c:	4b12      	ldr	r3, [pc, #72]	; (80057c8 <RCC_GetFlagStatus+0x70>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	617b      	str	r3, [r7, #20]
 8005782:	e009      	b.n	8005798 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2b02      	cmp	r3, #2
 8005788:	d103      	bne.n	8005792 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800578a:	4b0f      	ldr	r3, [pc, #60]	; (80057c8 <RCC_GetFlagStatus+0x70>)
 800578c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800578e:	617b      	str	r3, [r7, #20]
 8005790:	e002      	b.n	8005798 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8005792:	4b0d      	ldr	r3, [pc, #52]	; (80057c8 <RCC_GetFlagStatus+0x70>)
 8005794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005796:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8005798:	79fb      	ldrb	r3, [r7, #7]
 800579a:	f003 031f 	and.w	r3, r3, #31
 800579e:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	fa22 f303 	lsr.w	r3, r2, r3
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d002      	beq.n	80057b6 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80057b0:	2301      	movs	r3, #1
 80057b2:	74fb      	strb	r3, [r7, #19]
 80057b4:	e001      	b.n	80057ba <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 80057b6:	2300      	movs	r3, #0
 80057b8:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 80057ba:	7cfb      	ldrb	r3, [r7, #19]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	371c      	adds	r7, #28
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr
 80057c8:	40023800 	.word	0x40023800

080057cc <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 80057cc:	b480      	push	{r7}
 80057ce:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 80057d0:	4a04      	ldr	r2, [pc, #16]	; (80057e4 <RCC_ClearFlag+0x18>)
 80057d2:	4b04      	ldr	r3, [pc, #16]	; (80057e4 <RCC_ClearFlag+0x18>)
 80057d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80057da:	6753      	str	r3, [r2, #116]	; 0x74
}
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr
 80057e4:	40023800 	.word	0x40023800

080057e8 <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLSAIRDY: PLLSAI clock ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices)
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	4603      	mov	r3, r0
 80057f0:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 80057f2:	2300      	movs	r3, #0
 80057f4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 80057f6:	4b09      	ldr	r3, [pc, #36]	; (800581c <RCC_GetITStatus+0x34>)
 80057f8:	68da      	ldr	r2, [r3, #12]
 80057fa:	79fb      	ldrb	r3, [r7, #7]
 80057fc:	4013      	ands	r3, r2
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d002      	beq.n	8005808 <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
 8005802:	2301      	movs	r3, #1
 8005804:	73fb      	strb	r3, [r7, #15]
 8005806:	e001      	b.n	800580c <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8005808:	2300      	movs	r3, #0
 800580a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 800580c:	7bfb      	ldrb	r3, [r7, #15]
}
 800580e:	4618      	mov	r0, r3
 8005810:	3714      	adds	r7, #20
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	40023800 	.word	0x40023800

08005820 <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices) 
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	4603      	mov	r3, r0
 8005828:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 800582a:	4a04      	ldr	r2, [pc, #16]	; (800583c <RCC_ClearITPendingBit+0x1c>)
 800582c:	79fb      	ldrb	r3, [r7, #7]
 800582e:	7013      	strb	r3, [r2, #0]
}
 8005830:	370c      	adds	r7, #12
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
 800583a:	bf00      	nop
 800583c:	4002380e 	.word	0x4002380e

08005840 <RTC_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are deinitialized
  *          - ERROR: RTC registers are not deinitialized
  */
ErrorStatus RTC_DeInit(void)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
  __IO uint32_t wutcounter = 0x00;
 8005846:	2300      	movs	r3, #0
 8005848:	607b      	str	r3, [r7, #4]
  uint32_t wutwfstatus = 0x00;
 800584a:	2300      	movs	r3, #0
 800584c:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 800584e:	2300      	movs	r3, #0
 8005850:	73fb      	strb	r3, [r7, #15]
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8005852:	4b36      	ldr	r3, [pc, #216]	; (800592c <RTC_DeInit+0xec>)
 8005854:	22ca      	movs	r2, #202	; 0xca
 8005856:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8005858:	4b34      	ldr	r3, [pc, #208]	; (800592c <RTC_DeInit+0xec>)
 800585a:	2253      	movs	r2, #83	; 0x53
 800585c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 800585e:	f000 f8d1 	bl	8005a04 <RTC_EnterInitMode>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d102      	bne.n	800586e <RTC_DeInit+0x2e>
  {
    status = ERROR;
 8005868:	2300      	movs	r3, #0
 800586a:	73fb      	strb	r3, [r7, #15]
 800586c:	e055      	b.n	800591a <RTC_DeInit+0xda>
  }  
  else
  {
    /* Reset TR, DR and CR registers */
    RTC->TR = (uint32_t)0x00000000;
 800586e:	4b2f      	ldr	r3, [pc, #188]	; (800592c <RTC_DeInit+0xec>)
 8005870:	2200      	movs	r2, #0
 8005872:	601a      	str	r2, [r3, #0]
    RTC->DR = (uint32_t)0x00002101;
 8005874:	4b2d      	ldr	r3, [pc, #180]	; (800592c <RTC_DeInit+0xec>)
 8005876:	f242 1201 	movw	r2, #8449	; 0x2101
 800587a:	605a      	str	r2, [r3, #4]
    /* Reset All CR bits except CR[2:0] */
    RTC->CR &= (uint32_t)0x00000007;
 800587c:	4a2b      	ldr	r2, [pc, #172]	; (800592c <RTC_DeInit+0xec>)
 800587e:	4b2b      	ldr	r3, [pc, #172]	; (800592c <RTC_DeInit+0xec>)
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f003 0307 	and.w	r3, r3, #7
 8005886:	6093      	str	r3, [r2, #8]
  
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8005888:	4b28      	ldr	r3, [pc, #160]	; (800592c <RTC_DeInit+0xec>)
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	60bb      	str	r3, [r7, #8]
      wutcounter++;  
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	3301      	adds	r3, #1
 8005896:	607b      	str	r3, [r7, #4]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800589e:	d002      	beq.n	80058a6 <RTC_DeInit+0x66>
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d0f0      	beq.n	8005888 <RTC_DeInit+0x48>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 80058a6:	4b21      	ldr	r3, [pc, #132]	; (800592c <RTC_DeInit+0xec>)
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	f003 0304 	and.w	r3, r3, #4
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d102      	bne.n	80058b8 <RTC_DeInit+0x78>
    {
      status = ERROR;
 80058b2:	2300      	movs	r3, #0
 80058b4:	73fb      	strb	r3, [r7, #15]
 80058b6:	e030      	b.n	800591a <RTC_DeInit+0xda>
    }
    else
    {
      /* Reset all RTC CR register bits */
      RTC->CR &= (uint32_t)0x00000000;
 80058b8:	4b1c      	ldr	r3, [pc, #112]	; (800592c <RTC_DeInit+0xec>)
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	4b1b      	ldr	r3, [pc, #108]	; (800592c <RTC_DeInit+0xec>)
 80058be:	2200      	movs	r2, #0
 80058c0:	609a      	str	r2, [r3, #8]
      RTC->WUTR = (uint32_t)0x0000FFFF;
 80058c2:	4b1a      	ldr	r3, [pc, #104]	; (800592c <RTC_DeInit+0xec>)
 80058c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058c8:	615a      	str	r2, [r3, #20]
      RTC->PRER = (uint32_t)0x007F00FF;
 80058ca:	4b18      	ldr	r3, [pc, #96]	; (800592c <RTC_DeInit+0xec>)
 80058cc:	4a18      	ldr	r2, [pc, #96]	; (8005930 <RTC_DeInit+0xf0>)
 80058ce:	611a      	str	r2, [r3, #16]
      RTC->CALIBR = (uint32_t)0x00000000;
 80058d0:	4b16      	ldr	r3, [pc, #88]	; (800592c <RTC_DeInit+0xec>)
 80058d2:	2200      	movs	r2, #0
 80058d4:	619a      	str	r2, [r3, #24]
      RTC->ALRMAR = (uint32_t)0x00000000;        
 80058d6:	4b15      	ldr	r3, [pc, #84]	; (800592c <RTC_DeInit+0xec>)
 80058d8:	2200      	movs	r2, #0
 80058da:	61da      	str	r2, [r3, #28]
      RTC->ALRMBR = (uint32_t)0x00000000;
 80058dc:	4b13      	ldr	r3, [pc, #76]	; (800592c <RTC_DeInit+0xec>)
 80058de:	2200      	movs	r2, #0
 80058e0:	621a      	str	r2, [r3, #32]
      RTC->SHIFTR = (uint32_t)0x00000000;
 80058e2:	4b12      	ldr	r3, [pc, #72]	; (800592c <RTC_DeInit+0xec>)
 80058e4:	2200      	movs	r2, #0
 80058e6:	62da      	str	r2, [r3, #44]	; 0x2c
      RTC->CALR = (uint32_t)0x00000000;
 80058e8:	4b10      	ldr	r3, [pc, #64]	; (800592c <RTC_DeInit+0xec>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	63da      	str	r2, [r3, #60]	; 0x3c
      RTC->ALRMASSR = (uint32_t)0x00000000;
 80058ee:	4b0f      	ldr	r3, [pc, #60]	; (800592c <RTC_DeInit+0xec>)
 80058f0:	2200      	movs	r2, #0
 80058f2:	645a      	str	r2, [r3, #68]	; 0x44
      RTC->ALRMBSSR = (uint32_t)0x00000000;
 80058f4:	4b0d      	ldr	r3, [pc, #52]	; (800592c <RTC_DeInit+0xec>)
 80058f6:	2200      	movs	r2, #0
 80058f8:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Reset ISR register and exit initialization mode */
      RTC->ISR = (uint32_t)0x00000000;
 80058fa:	4b0c      	ldr	r3, [pc, #48]	; (800592c <RTC_DeInit+0xec>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	60da      	str	r2, [r3, #12]
      
      /* Reset Tamper and alternate functions configuration register */
      RTC->TAFCR = 0x00000000;
 8005900:	4b0a      	ldr	r3, [pc, #40]	; (800592c <RTC_DeInit+0xec>)
 8005902:	2200      	movs	r2, #0
 8005904:	641a      	str	r2, [r3, #64]	; 0x40
  
      if(RTC_WaitForSynchro() == ERROR)
 8005906:	f000 f8c5 	bl	8005a94 <RTC_WaitForSynchro>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d102      	bne.n	8005916 <RTC_DeInit+0xd6>
      {
        status = ERROR;
 8005910:	2300      	movs	r3, #0
 8005912:	73fb      	strb	r3, [r7, #15]
 8005914:	e001      	b.n	800591a <RTC_DeInit+0xda>
      }
      else
      {
        status = SUCCESS;      
 8005916:	2301      	movs	r3, #1
 8005918:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;  
 800591a:	4b04      	ldr	r3, [pc, #16]	; (800592c <RTC_DeInit+0xec>)
 800591c:	22ff      	movs	r2, #255	; 0xff
 800591e:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8005920:	7bfb      	ldrb	r3, [r7, #15]
}
 8005922:	4618      	mov	r0, r3
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop
 800592c:	40002800 	.word	0x40002800
 8005930:	007f00ff 	.word	0x007f00ff

08005934 <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 800593c:	2300      	movs	r3, #0
 800593e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8005940:	4b19      	ldr	r3, [pc, #100]	; (80059a8 <RTC_Init+0x74>)
 8005942:	22ca      	movs	r2, #202	; 0xca
 8005944:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8005946:	4b18      	ldr	r3, [pc, #96]	; (80059a8 <RTC_Init+0x74>)
 8005948:	2253      	movs	r2, #83	; 0x53
 800594a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 800594c:	f000 f85a 	bl	8005a04 <RTC_EnterInitMode>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d102      	bne.n	800595c <RTC_Init+0x28>
  {
    status = ERROR;
 8005956:	2300      	movs	r3, #0
 8005958:	73fb      	strb	r3, [r7, #15]
 800595a:	e01c      	b.n	8005996 <RTC_Init+0x62>
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 800595c:	4a12      	ldr	r2, [pc, #72]	; (80059a8 <RTC_Init+0x74>)
 800595e:	4b12      	ldr	r3, [pc, #72]	; (80059a8 <RTC_Init+0x74>)
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005966:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8005968:	490f      	ldr	r1, [pc, #60]	; (80059a8 <RTC_Init+0x74>)
 800596a:	4b0f      	ldr	r3, [pc, #60]	; (80059a8 <RTC_Init+0x74>)
 800596c:	689a      	ldr	r2, [r3, #8]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4313      	orrs	r3, r2
 8005974:	608b      	str	r3, [r1, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 8005976:	4a0c      	ldr	r2, [pc, #48]	; (80059a8 <RTC_Init+0x74>)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	6113      	str	r3, [r2, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 800597e:	490a      	ldr	r1, [pc, #40]	; (80059a8 <RTC_Init+0x74>)
 8005980:	4b09      	ldr	r3, [pc, #36]	; (80059a8 <RTC_Init+0x74>)
 8005982:	691a      	ldr	r2, [r3, #16]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	041b      	lsls	r3, r3, #16
 800598a:	4313      	orrs	r3, r2
 800598c:	610b      	str	r3, [r1, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 800598e:	f000 f873 	bl	8005a78 <RTC_ExitInitMode>

    status = SUCCESS;    
 8005992:	2301      	movs	r3, #1
 8005994:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8005996:	4b04      	ldr	r3, [pc, #16]	; (80059a8 <RTC_Init+0x74>)
 8005998:	22ff      	movs	r2, #255	; 0xff
 800599a:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 800599c:	7bfb      	ldrb	r3, [r7, #15]
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	40002800 	.word	0x40002800

080059ac <RTC_StructInit>:
  * @param  RTC_InitStruct: pointer to a RTC_InitTypeDef structure which will be 
  *         initialized.
  * @retval None
  */
void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  /* Initialize the RTC_HourFormat member */
  RTC_InitStruct->RTC_HourFormat = RTC_HourFormat_24;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	601a      	str	r2, [r3, #0]
    
  /* Initialize the RTC_AsynchPrediv member */
  RTC_InitStruct->RTC_AsynchPrediv = (uint32_t)0x7F;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	227f      	movs	r2, #127	; 0x7f
 80059be:	605a      	str	r2, [r3, #4]

  /* Initialize the RTC_SynchPrediv member */
  RTC_InitStruct->RTC_SynchPrediv = (uint32_t)0xFF; 
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	22ff      	movs	r2, #255	; 0xff
 80059c4:	609a      	str	r2, [r3, #8]
}
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	4603      	mov	r3, r0
 80059d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80059da:	79fb      	ldrb	r3, [r7, #7]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d003      	beq.n	80059e8 <RTC_WriteProtectionCmd+0x18>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 80059e0:	4b07      	ldr	r3, [pc, #28]	; (8005a00 <RTC_WriteProtectionCmd+0x30>)
 80059e2:	22ff      	movs	r2, #255	; 0xff
 80059e4:	625a      	str	r2, [r3, #36]	; 0x24
 80059e6:	e005      	b.n	80059f4 <RTC_WriteProtectionCmd+0x24>
  }
  else
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
 80059e8:	4b05      	ldr	r3, [pc, #20]	; (8005a00 <RTC_WriteProtectionCmd+0x30>)
 80059ea:	22ca      	movs	r2, #202	; 0xca
 80059ec:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 80059ee:	4b04      	ldr	r3, [pc, #16]	; (8005a00 <RTC_WriteProtectionCmd+0x30>)
 80059f0:	2253      	movs	r2, #83	; 0x53
 80059f2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	40002800 	.word	0x40002800

08005a04 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b085      	sub	sp, #20
 8005a08:	af00      	add	r7, sp, #0
  __IO uint32_t initcounter = 0x00;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	73fb      	strb	r3, [r7, #15]
  uint32_t initstatus = 0x00;
 8005a12:	2300      	movs	r3, #0
 8005a14:	60bb      	str	r3, [r7, #8]
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005a16:	4b17      	ldr	r3, [pc, #92]	; (8005a74 <RTC_EnterInitMode+0x70>)
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d11e      	bne.n	8005a60 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8005a22:	4b14      	ldr	r3, [pc, #80]	; (8005a74 <RTC_EnterInitMode+0x70>)
 8005a24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a28:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8005a2a:	4b12      	ldr	r3, [pc, #72]	; (8005a74 <RTC_EnterInitMode+0x70>)
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a32:	60bb      	str	r3, [r7, #8]
      initcounter++;  
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	3301      	adds	r3, #1
 8005a38:	607b      	str	r3, [r7, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a40:	d002      	beq.n	8005a48 <RTC_EnterInitMode+0x44>
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d0f0      	beq.n	8005a2a <RTC_EnterInitMode+0x26>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8005a48:	4b0a      	ldr	r3, [pc, #40]	; (8005a74 <RTC_EnterInitMode+0x70>)
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d002      	beq.n	8005a5a <RTC_EnterInitMode+0x56>
    {
      status = SUCCESS;
 8005a54:	2301      	movs	r3, #1
 8005a56:	73fb      	strb	r3, [r7, #15]
 8005a58:	e004      	b.n	8005a64 <RTC_EnterInitMode+0x60>
    }
    else
    {
      status = ERROR;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	73fb      	strb	r3, [r7, #15]
 8005a5e:	e001      	b.n	8005a64 <RTC_EnterInitMode+0x60>
    }        
  }
  else
  {
    status = SUCCESS;  
 8005a60:	2301      	movs	r3, #1
 8005a62:	73fb      	strb	r3, [r7, #15]
  } 
    
  return (status);  
 8005a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3714      	adds	r7, #20
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	40002800 	.word	0x40002800

08005a78 <RTC_ExitInitMode>:
  *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
  * @param  None
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
 8005a78:	b480      	push	{r7}
 8005a7a:	af00      	add	r7, sp, #0
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8005a7c:	4a04      	ldr	r2, [pc, #16]	; (8005a90 <RTC_ExitInitMode+0x18>)
 8005a7e:	4b04      	ldr	r3, [pc, #16]	; (8005a90 <RTC_ExitInitMode+0x18>)
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a86:	60d3      	str	r3, [r2, #12]
}
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr
 8005a90:	40002800 	.word	0x40002800

08005a94 <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
  __IO uint32_t synchrocounter = 0;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	73fb      	strb	r3, [r7, #15]
  uint32_t synchrostatus = 0x00;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	60bb      	str	r3, [r7, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8005aa6:	4b18      	ldr	r3, [pc, #96]	; (8005b08 <RTC_WaitForSynchro+0x74>)
 8005aa8:	22ca      	movs	r2, #202	; 0xca
 8005aaa:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8005aac:	4b16      	ldr	r3, [pc, #88]	; (8005b08 <RTC_WaitForSynchro+0x74>)
 8005aae:	2253      	movs	r2, #83	; 0x53
 8005ab0:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8005ab2:	4a15      	ldr	r2, [pc, #84]	; (8005b08 <RTC_WaitForSynchro+0x74>)
 8005ab4:	4b14      	ldr	r3, [pc, #80]	; (8005b08 <RTC_WaitForSynchro+0x74>)
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005abc:	60d3      	str	r3, [r2, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8005abe:	4b12      	ldr	r3, [pc, #72]	; (8005b08 <RTC_WaitForSynchro+0x74>)
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	f003 0320 	and.w	r3, r3, #32
 8005ac6:	60bb      	str	r3, [r7, #8]
    synchrocounter++;  
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	3301      	adds	r3, #1
 8005acc:	607b      	str	r3, [r7, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005ad4:	d002      	beq.n	8005adc <RTC_WaitForSynchro+0x48>
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d0f0      	beq.n	8005abe <RTC_WaitForSynchro+0x2a>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8005adc:	4b0a      	ldr	r3, [pc, #40]	; (8005b08 <RTC_WaitForSynchro+0x74>)
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f003 0320 	and.w	r3, r3, #32
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d002      	beq.n	8005aee <RTC_WaitForSynchro+0x5a>
  {
    status = SUCCESS;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	73fb      	strb	r3, [r7, #15]
 8005aec:	e001      	b.n	8005af2 <RTC_WaitForSynchro+0x5e>
  }
  else
  {
    status = ERROR;
 8005aee:	2300      	movs	r3, #0
 8005af0:	73fb      	strb	r3, [r7, #15]
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8005af2:	4b05      	ldr	r3, [pc, #20]	; (8005b08 <RTC_WaitForSynchro+0x74>)
 8005af4:	22ff      	movs	r2, #255	; 0xff
 8005af6:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
 8005af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3714      	adds	r7, #20
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	40002800 	.word	0x40002800

08005b0c <RTC_RefClockCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC reference clock detection is enabled
  *          - ERROR: RTC reference clock detection is disabled  
  */
ErrorStatus RTC_RefClockCmd(FunctionalState NewState)
{ 
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	4603      	mov	r3, r0
 8005b14:	71fb      	strb	r3, [r7, #7]
  ErrorStatus status = ERROR;
 8005b16:	2300      	movs	r3, #0
 8005b18:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8005b1a:	4b15      	ldr	r3, [pc, #84]	; (8005b70 <RTC_RefClockCmd+0x64>)
 8005b1c:	22ca      	movs	r2, #202	; 0xca
 8005b1e:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8005b20:	4b13      	ldr	r3, [pc, #76]	; (8005b70 <RTC_RefClockCmd+0x64>)
 8005b22:	2253      	movs	r2, #83	; 0x53
 8005b24:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8005b26:	f7ff ff6d 	bl	8005a04 <RTC_EnterInitMode>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d102      	bne.n	8005b36 <RTC_RefClockCmd+0x2a>
  {
    status = ERROR;
 8005b30:	2300      	movs	r3, #0
 8005b32:	73fb      	strb	r3, [r7, #15]
 8005b34:	e013      	b.n	8005b5e <RTC_RefClockCmd+0x52>
  } 
  else
  {  
    if (NewState != DISABLE)
 8005b36:	79fb      	ldrb	r3, [r7, #7]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d006      	beq.n	8005b4a <RTC_RefClockCmd+0x3e>
    {
      /* Enable the RTC reference clock detection */
      RTC->CR |= RTC_CR_REFCKON;   
 8005b3c:	4a0c      	ldr	r2, [pc, #48]	; (8005b70 <RTC_RefClockCmd+0x64>)
 8005b3e:	4b0c      	ldr	r3, [pc, #48]	; (8005b70 <RTC_RefClockCmd+0x64>)
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f043 0310 	orr.w	r3, r3, #16
 8005b46:	6093      	str	r3, [r2, #8]
 8005b48:	e005      	b.n	8005b56 <RTC_RefClockCmd+0x4a>
    }
    else
    {
      /* Disable the RTC reference clock detection */
      RTC->CR &= ~RTC_CR_REFCKON;    
 8005b4a:	4a09      	ldr	r2, [pc, #36]	; (8005b70 <RTC_RefClockCmd+0x64>)
 8005b4c:	4b08      	ldr	r3, [pc, #32]	; (8005b70 <RTC_RefClockCmd+0x64>)
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	f023 0310 	bic.w	r3, r3, #16
 8005b54:	6093      	str	r3, [r2, #8]
    }
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8005b56:	f7ff ff8f 	bl	8005a78 <RTC_ExitInitMode>
    
    status = SUCCESS;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;  
 8005b5e:	4b04      	ldr	r3, [pc, #16]	; (8005b70 <RTC_RefClockCmd+0x64>)
 8005b60:	22ff      	movs	r2, #255	; 0xff
 8005b62:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status; 
 8005b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3710      	adds	r7, #16
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	40002800 	.word	0x40002800

08005b74 <RTC_BypassShadowCmd>:
  * @param  NewState: new state of the Bypass Shadow feature.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
*/
void RTC_BypassShadowCmd(FunctionalState NewState)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8005b7e:	4b0f      	ldr	r3, [pc, #60]	; (8005bbc <RTC_BypassShadowCmd+0x48>)
 8005b80:	22ca      	movs	r2, #202	; 0xca
 8005b82:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8005b84:	4b0d      	ldr	r3, [pc, #52]	; (8005bbc <RTC_BypassShadowCmd+0x48>)
 8005b86:	2253      	movs	r2, #83	; 0x53
 8005b88:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (NewState != DISABLE)
 8005b8a:	79fb      	ldrb	r3, [r7, #7]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d006      	beq.n	8005b9e <RTC_BypassShadowCmd+0x2a>
  {
    /* Set the BYPSHAD bit */
    RTC->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8005b90:	4a0a      	ldr	r2, [pc, #40]	; (8005bbc <RTC_BypassShadowCmd+0x48>)
 8005b92:	4b0a      	ldr	r3, [pc, #40]	; (8005bbc <RTC_BypassShadowCmd+0x48>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f043 0320 	orr.w	r3, r3, #32
 8005b9a:	6093      	str	r3, [r2, #8]
 8005b9c:	e005      	b.n	8005baa <RTC_BypassShadowCmd+0x36>
  }
  else
  {
    /* Reset the BYPSHAD bit */
    RTC->CR &= (uint8_t)~RTC_CR_BYPSHAD;
 8005b9e:	4a07      	ldr	r2, [pc, #28]	; (8005bbc <RTC_BypassShadowCmd+0x48>)
 8005ba0:	4b06      	ldr	r3, [pc, #24]	; (8005bbc <RTC_BypassShadowCmd+0x48>)
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005ba8:	6093      	str	r3, [r2, #8]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8005baa:	4b04      	ldr	r3, [pc, #16]	; (8005bbc <RTC_BypassShadowCmd+0x48>)
 8005bac:	22ff      	movs	r2, #255	; 0xff
 8005bae:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005bb0:	370c      	adds	r7, #12
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	40002800 	.word	0x40002800

08005bc0 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8005bc0:	b590      	push	{r4, r7, lr}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	72fb      	strb	r3, [r7, #11]
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d109      	bne.n	8005bec <RTC_SetTime+0x2c>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005bd8:	4b3d      	ldr	r3, [pc, #244]	; (8005cd0 <RTC_SetTime+0x110>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d114      	bne.n	8005c0e <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	2200      	movs	r2, #0
 8005be8:	70da      	strb	r2, [r3, #3]
 8005bea:	e010      	b.n	8005c0e <RTC_SetTime+0x4e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005bec:	4b38      	ldr	r3, [pc, #224]	; (8005cd0 <RTC_SetTime+0x110>)
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d007      	beq.n	8005c08 <RTC_SetTime+0x48>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f001 f88d 	bl	8006d1c <RTC_Bcd2ToByte>
 8005c02:	4603      	mov	r3, r0
 8005c04:	60fb      	str	r3, [r7, #12]
 8005c06:	e002      	b.n	8005c0e <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	70da      	strb	r2, [r3, #3]
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d00f      	beq.n	8005c34 <RTC_SetTime+0x74>
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	041a      	lsls	r2, r3, #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	785b      	ldrb	r3, [r3, #1]
 8005c1e:	021b      	lsls	r3, r3, #8
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8005c20:	4313      	orrs	r3, r2
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 8005c22:	683a      	ldr	r2, [r7, #0]
 8005c24:	7892      	ldrb	r2, [r2, #2]
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8005c26:	431a      	orrs	r2, r3
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	78db      	ldrb	r3, [r3, #3]
 8005c2c:	041b      	lsls	r3, r3, #16
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	60fb      	str	r3, [r7, #12]
 8005c32:	e01b      	b.n	8005c6c <RTC_SetTime+0xac>
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f001 f851 	bl	8006ce0 <RTC_ByteToBcd2>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	041c      	lsls	r4, r3, #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	785b      	ldrb	r3, [r3, #1]
 8005c46:	4618      	mov	r0, r3
 8005c48:	f001 f84a 	bl	8006ce0 <RTC_ByteToBcd2>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	021b      	lsls	r3, r3, #8
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8005c50:	431c      	orrs	r4, r3
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	789b      	ldrb	r3, [r3, #2]
 8005c56:	4618      	mov	r0, r3
 8005c58:	f001 f842 	bl	8006ce0 <RTC_ByteToBcd2>
 8005c5c:	4603      	mov	r3, r0
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8005c5e:	ea44 0203 	orr.w	r2, r4, r3
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	78db      	ldrb	r3, [r3, #3]
 8005c66:	041b      	lsls	r3, r3, #16
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	60fb      	str	r3, [r7, #12]
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8005c6c:	4b18      	ldr	r3, [pc, #96]	; (8005cd0 <RTC_SetTime+0x110>)
 8005c6e:	22ca      	movs	r2, #202	; 0xca
 8005c70:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8005c72:	4b17      	ldr	r3, [pc, #92]	; (8005cd0 <RTC_SetTime+0x110>)
 8005c74:	2253      	movs	r2, #83	; 0x53
 8005c76:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8005c78:	f7ff fec4 	bl	8005a04 <RTC_EnterInitMode>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d102      	bne.n	8005c88 <RTC_SetTime+0xc8>
  {
    status = ERROR;
 8005c82:	2300      	movs	r3, #0
 8005c84:	72fb      	strb	r3, [r7, #11]
 8005c86:	e01b      	b.n	8005cc0 <RTC_SetTime+0x100>
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005c88:	4a11      	ldr	r2, [pc, #68]	; (8005cd0 <RTC_SetTime+0x110>)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005c90:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005c94:	6013      	str	r3, [r2, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8005c96:	f7ff feef 	bl	8005a78 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8005c9a:	4b0d      	ldr	r3, [pc, #52]	; (8005cd0 <RTC_SetTime+0x110>)
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f003 0320 	and.w	r3, r3, #32
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d10a      	bne.n	8005cbc <RTC_SetTime+0xfc>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8005ca6:	f7ff fef5 	bl	8005a94 <RTC_WaitForSynchro>
 8005caa:	4603      	mov	r3, r0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d102      	bne.n	8005cb6 <RTC_SetTime+0xf6>
    {
      status = ERROR;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	72fb      	strb	r3, [r7, #11]
 8005cb4:	e004      	b.n	8005cc0 <RTC_SetTime+0x100>
    }
    else
    {
      status = SUCCESS;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	72fb      	strb	r3, [r7, #11]
 8005cba:	e001      	b.n	8005cc0 <RTC_SetTime+0x100>
    }
  }
    else
    {
      status = SUCCESS;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8005cc0:	4b03      	ldr	r3, [pc, #12]	; (8005cd0 <RTC_SetTime+0x110>)
 8005cc2:	22ff      	movs	r2, #255	; 0xff
 8005cc4:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
 8005cc6:	7afb      	ldrb	r3, [r7, #11]
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3714      	adds	r7, #20
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd90      	pop	{r4, r7, pc}
 8005cd0:	40002800 	.word	0x40002800

08005cd4 <RTC_TimeStructInit>:
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure which will be 
  *         initialized.
  * @retval None
  */
void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  /* Time = 00h:00min:00sec */
  RTC_TimeStruct->RTC_H12 = RTC_H12_AM;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	70da      	strb	r2, [r3, #3]
  RTC_TimeStruct->RTC_Hours = 0;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct->RTC_Minutes = 0;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	705a      	strb	r2, [r3, #1]
  RTC_TimeStruct->RTC_Seconds = 0; 
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	709a      	strb	r2, [r3, #2]
}
 8005cf4:	370c      	adds	r7, #12
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop

08005d00 <RTC_GetTime>:
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 8005d0e:	4b22      	ldr	r3, [pc, #136]	; (8005d98 <RTC_GetTime+0x98>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005d16:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005d1a:	60fb      	str	r3, [r7, #12]
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8005d22:	0c1b      	lsrs	r3, r3, #16
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8005d30:	0a1b      	lsrs	r3, r3, #8
 8005d32:	b2da      	uxtb	r2, r3
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	705a      	strb	r2, [r3, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d40:	b2da      	uxtb	r2, r3
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d4c:	0c1b      	lsrs	r3, r3, #16
 8005d4e:	b2da      	uxtb	r2, r3
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d11a      	bne.n	8005d90 <RTC_GetTime+0x90>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	781b      	ldrb	r3, [r3, #0]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f000 ffdc 	bl	8006d1c <RTC_Bcd2ToByte>
 8005d64:	4603      	mov	r3, r0
 8005d66:	461a      	mov	r2, r3
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	701a      	strb	r2, [r3, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	785b      	ldrb	r3, [r3, #1]
 8005d70:	4618      	mov	r0, r3
 8005d72:	f000 ffd3 	bl	8006d1c <RTC_Bcd2ToByte>
 8005d76:	4603      	mov	r3, r0
 8005d78:	461a      	mov	r2, r3
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	705a      	strb	r2, [r3, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	789b      	ldrb	r3, [r3, #2]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f000 ffca 	bl	8006d1c <RTC_Bcd2ToByte>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	709a      	strb	r2, [r3, #2]
  }
}
 8005d90:	3710      	adds	r7, #16
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	40002800 	.word	0x40002800

08005d9c <RTC_GetSubSecond>:
  *         SSR register.
  * @param  None
  * @retval RTC current Calendar Sub seconds value.
  */
uint32_t RTC_GetSubSecond(void)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0;
 8005da2:	2300      	movs	r3, #0
 8005da4:	607b      	str	r3, [r7, #4]
  
  /* Get sub seconds values from the correspondent registers*/
  tmpreg = (uint32_t)(RTC->SSR);
 8005da6:	4b06      	ldr	r3, [pc, #24]	; (8005dc0 <RTC_GetSubSecond+0x24>)
 8005da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005daa:	607b      	str	r3, [r7, #4]
  
  /* Read DR register to unfroze calendar registers */
  (void) (RTC->DR);
 8005dac:	4b04      	ldr	r3, [pc, #16]	; (8005dc0 <RTC_GetSubSecond+0x24>)
 8005dae:	685b      	ldr	r3, [r3, #4]
  
  return (tmpreg);
 8005db0:	687b      	ldr	r3, [r7, #4]
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	370c      	adds	r7, #12
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	40002800 	.word	0x40002800

08005dc4 <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8005dc4:	b590      	push	{r4, r7, lr}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	72fb      	strb	r3, [r7, #11]
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d10e      	bne.n	8005dfa <RTC_SetDate+0x36>
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	785b      	ldrb	r3, [r3, #1]
 8005de0:	f003 0310 	and.w	r3, r3, #16
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d008      	beq.n	8005dfa <RTC_SetDate+0x36>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	785b      	ldrb	r3, [r3, #1]
 8005dec:	f023 0310 	bic.w	r3, r3, #16
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	330a      	adds	r3, #10
 8005df4:	b2da      	uxtb	r2, r3
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	705a      	strb	r2, [r3, #1]
  }  
  if (RTC_Format == RTC_Format_BIN)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d00d      	beq.n	8005e1c <RTC_SetDate+0x58>
    assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date));
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year)));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	785b      	ldrb	r3, [r3, #1]
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 ff89 	bl	8006d1c <RTC_Bcd2ToByte>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_MONTH(tmpreg));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	789b      	ldrb	r3, [r3, #2]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f000 ff82 	bl	8006d1c <RTC_Bcd2ToByte>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_DATE(tmpreg));
  }
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00f      	beq.n	8005e42 <RTC_SetDate+0x7e>
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	78db      	ldrb	r3, [r3, #3]
 8005e26:	041a      	lsls	r2, r3, #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	785b      	ldrb	r3, [r3, #1]
 8005e2c:	021b      	lsls	r3, r3, #8
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8005e2e:	4313      	orrs	r3, r2
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	7892      	ldrb	r2, [r2, #2]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8005e34:	431a      	orrs	r2, r3
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	035b      	lsls	r3, r3, #13
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]
 8005e40:	e01b      	b.n	8005e7a <RTC_SetDate+0xb6>
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	78db      	ldrb	r3, [r3, #3]
 8005e46:	4618      	mov	r0, r3
 8005e48:	f000 ff4a 	bl	8006ce0 <RTC_ByteToBcd2>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	785b      	ldrb	r3, [r3, #1]
 8005e54:	4618      	mov	r0, r3
 8005e56:	f000 ff43 	bl	8006ce0 <RTC_ByteToBcd2>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	021b      	lsls	r3, r3, #8
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8005e5e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	789b      	ldrb	r3, [r3, #2]
 8005e64:	4618      	mov	r0, r3
 8005e66:	f000 ff3b 	bl	8006ce0 <RTC_ByteToBcd2>
 8005e6a:	4603      	mov	r3, r0
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8005e6c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	035b      	lsls	r3, r3, #13
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8005e76:	4313      	orrs	r3, r2
 8005e78:	60fb      	str	r3, [r7, #12]
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8005e7a:	4b19      	ldr	r3, [pc, #100]	; (8005ee0 <RTC_SetDate+0x11c>)
 8005e7c:	22ca      	movs	r2, #202	; 0xca
 8005e7e:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8005e80:	4b17      	ldr	r3, [pc, #92]	; (8005ee0 <RTC_SetDate+0x11c>)
 8005e82:	2253      	movs	r2, #83	; 0x53
 8005e84:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8005e86:	f7ff fdbd 	bl	8005a04 <RTC_EnterInitMode>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d102      	bne.n	8005e96 <RTC_SetDate+0xd2>
  {
    status = ERROR;
 8005e90:	2300      	movs	r3, #0
 8005e92:	72fb      	strb	r3, [r7, #11]
 8005e94:	e01b      	b.n	8005ece <RTC_SetDate+0x10a>
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 8005e96:	4a12      	ldr	r2, [pc, #72]	; (8005ee0 <RTC_SetDate+0x11c>)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005e9e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005ea2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8005ea4:	f7ff fde8 	bl	8005a78 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8005ea8:	4b0d      	ldr	r3, [pc, #52]	; (8005ee0 <RTC_SetDate+0x11c>)
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f003 0320 	and.w	r3, r3, #32
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10a      	bne.n	8005eca <RTC_SetDate+0x106>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8005eb4:	f7ff fdee 	bl	8005a94 <RTC_WaitForSynchro>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d102      	bne.n	8005ec4 <RTC_SetDate+0x100>
    {
      status = ERROR;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	72fb      	strb	r3, [r7, #11]
 8005ec2:	e004      	b.n	8005ece <RTC_SetDate+0x10a>
    }
    else
    {
      status = SUCCESS;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	72fb      	strb	r3, [r7, #11]
 8005ec8:	e001      	b.n	8005ece <RTC_SetDate+0x10a>
    }
  }
    else
    {
      status = SUCCESS;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8005ece:	4b04      	ldr	r3, [pc, #16]	; (8005ee0 <RTC_SetDate+0x11c>)
 8005ed0:	22ff      	movs	r2, #255	; 0xff
 8005ed2:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8005ed4:	7afb      	ldrb	r3, [r7, #11]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3714      	adds	r7, #20
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd90      	pop	{r4, r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	40002800 	.word	0x40002800

08005ee4 <RTC_DateStructInit>:
  * @param  RTC_DateStruct: pointer to a RTC_DateTypeDef structure which will be 
  *         initialized.
  * @retval None
  */
void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  /* Monday, January 01 xx00 */
  RTC_DateStruct->RTC_WeekDay = RTC_Weekday_Monday;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	701a      	strb	r2, [r3, #0]
  RTC_DateStruct->RTC_Date = 1;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct->RTC_Month = RTC_Month_January;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct->RTC_Year = 0;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	70da      	strb	r2, [r3, #3]
}
 8005f04:	370c      	adds	r7, #12
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop

08005f10 <RTC_GetDate>:
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 8005f1e:	4b22      	ldr	r3, [pc, #136]	; (8005fa8 <RTC_GetDate+0x98>)
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005f26:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005f2a:	60fb      	str	r3, [r7, #12]

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005f32:	0c1b      	lsrs	r3, r3, #16
 8005f34:	b2da      	uxtb	r2, r3
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8005f40:	0a1b      	lsrs	r3, r3, #8
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f50:	b2da      	uxtb	r2, r3
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005f5c:	0b5b      	lsrs	r3, r3, #13
 8005f5e:	b2da      	uxtb	r2, r3
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d11a      	bne.n	8005fa0 <RTC_GetDate+0x90>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	78db      	ldrb	r3, [r3, #3]
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f000 fed4 	bl	8006d1c <RTC_Bcd2ToByte>
 8005f74:	4603      	mov	r3, r0
 8005f76:	461a      	mov	r2, r3
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	70da      	strb	r2, [r3, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	785b      	ldrb	r3, [r3, #1]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 fecb 	bl	8006d1c <RTC_Bcd2ToByte>
 8005f86:	4603      	mov	r3, r0
 8005f88:	461a      	mov	r2, r3
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	705a      	strb	r2, [r3, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	789b      	ldrb	r3, [r3, #2]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f000 fec2 	bl	8006d1c <RTC_Bcd2ToByte>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	709a      	strb	r2, [r3, #2]
  }
}
 8005fa0:	3710      	adds	r7, #16
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	40002800 	.word	0x40002800

08005fac <RTC_SetAlarm>:
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that 
  *                          contains the alarm configuration parameters.     
  * @retval None
  */
void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8005fac:	b590      	push	{r4, r7, lr}
 8005fae:	b087      	sub	sp, #28
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(RTC_Format));
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));

  if (RTC_Format == RTC_Format_BIN)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d109      	bne.n	8005fd6 <RTC_SetAlarm+0x2a>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005fc2:	4b47      	ldr	r3, [pc, #284]	; (80060e0 <RTC_SetAlarm+0x134>)
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d127      	bne.n	800601e <RTC_SetAlarm+0x72>
      assert_param(IS_RTC_HOUR12(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
      assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
    } 
    else
    {
      RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	70da      	strb	r2, [r3, #3]
 8005fd4:	e023      	b.n	800601e <RTC_SetAlarm+0x72>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_AlarmStruct->RTC_AlarmDateWeekDay));
    }
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005fd6:	4b42      	ldr	r3, [pc, #264]	; (80060e0 <RTC_SetAlarm+0x134>)
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d007      	beq.n	8005ff2 <RTC_SetAlarm+0x46>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f000 fe98 	bl	8006d1c <RTC_Bcd2ToByte>
 8005fec:	4603      	mov	r3, r0
 8005fee:	617b      	str	r3, [r7, #20]
 8005ff0:	e002      	b.n	8005ff8 <RTC_SetAlarm+0x4c>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
    } 
    else
    {
      RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	70da      	strb	r2, [r3, #3]
    }
    
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)));
    
    if(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel == RTC_AlarmDateWeekDaySel_Date)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d107      	bne.n	8006010 <RTC_SetAlarm+0x64>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	7b1b      	ldrb	r3, [r3, #12]
 8006004:	4618      	mov	r0, r3
 8006006:	f000 fe89 	bl	8006d1c <RTC_Bcd2ToByte>
 800600a:	4603      	mov	r3, r0
 800600c:	617b      	str	r3, [r7, #20]
 800600e:	e006      	b.n	800601e <RTC_SetAlarm+0x72>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));    
    }
    else
    {
      tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	7b1b      	ldrb	r3, [r3, #12]
 8006014:	4618      	mov	r0, r3
 8006016:	f000 fe81 	bl	8006d1c <RTC_Bcd2ToByte>
 800601a:	4603      	mov	r3, r0
 800601c:	617b      	str	r3, [r7, #20]
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));      
    }    
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d019      	beq.n	8006058 <RTC_SetAlarm+0xac>
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	781b      	ldrb	r3, [r3, #0]
 8006028:	041a      	lsls	r2, r3, #16
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	785b      	ldrb	r3, [r3, #1]
 800602e:	021b      	lsls	r3, r3, #8
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8006030:	4313      	orrs	r3, r2
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	7892      	ldrb	r2, [r2, #2]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8006036:	431a      	orrs	r2, r3
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	78db      	ldrb	r3, [r3, #3]
 800603c:	041b      	lsls	r3, r3, #16
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 800603e:	431a      	orrs	r2, r3
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	7b1b      	ldrb	r3, [r3, #12]
 8006044:	061b      	lsls	r3, r3, #24
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8006046:	431a      	orrs	r2, r3
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 800604c:	431a      	orrs	r2, r3
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	685b      	ldr	r3, [r3, #4]
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8006052:	4313      	orrs	r3, r2
 8006054:	617b      	str	r3, [r7, #20]
 8006056:	e02b      	b.n	80060b0 <RTC_SetAlarm+0x104>
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	4618      	mov	r0, r3
 800605e:	f000 fe3f 	bl	8006ce0 <RTC_ByteToBcd2>
 8006062:	4603      	mov	r3, r0
 8006064:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	785b      	ldrb	r3, [r3, #1]
 800606a:	4618      	mov	r0, r3
 800606c:	f000 fe38 	bl	8006ce0 <RTC_ByteToBcd2>
 8006070:	4603      	mov	r3, r0
 8006072:	021b      	lsls	r3, r3, #8
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8006074:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	789b      	ldrb	r3, [r3, #2]
 800607a:	4618      	mov	r0, r3
 800607c:	f000 fe30 	bl	8006ce0 <RTC_ByteToBcd2>
 8006080:	4603      	mov	r3, r0
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8006082:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	78db      	ldrb	r3, [r3, #3]
 800608a:	041b      	lsls	r3, r3, #16
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 800608c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	7b1b      	ldrb	r3, [r3, #12]
 8006094:	4618      	mov	r0, r3
 8006096:	f000 fe23 	bl	8006ce0 <RTC_ByteToBcd2>
 800609a:	4603      	mov	r3, r0
 800609c:	061b      	lsls	r3, r3, #24
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 800609e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	689b      	ldr	r3, [r3, #8]
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 80060a6:	431a      	orrs	r2, r3
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 80060ac:	4313      	orrs	r3, r2
 80060ae:	617b      	str	r3, [r7, #20]
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  } 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80060b0:	4b0b      	ldr	r3, [pc, #44]	; (80060e0 <RTC_SetAlarm+0x134>)
 80060b2:	22ca      	movs	r2, #202	; 0xca
 80060b4:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80060b6:	4b0a      	ldr	r3, [pc, #40]	; (80060e0 <RTC_SetAlarm+0x134>)
 80060b8:	2253      	movs	r2, #83	; 0x53
 80060ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (RTC_Alarm == RTC_Alarm_A)
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060c2:	d103      	bne.n	80060cc <RTC_SetAlarm+0x120>
  {
    RTC->ALRMAR = (uint32_t)tmpreg;
 80060c4:	4a06      	ldr	r2, [pc, #24]	; (80060e0 <RTC_SetAlarm+0x134>)
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	61d3      	str	r3, [r2, #28]
 80060ca:	e002      	b.n	80060d2 <RTC_SetAlarm+0x126>
  }
  else
  {
    RTC->ALRMBR = (uint32_t)tmpreg;
 80060cc:	4a04      	ldr	r2, [pc, #16]	; (80060e0 <RTC_SetAlarm+0x134>)
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	6213      	str	r3, [r2, #32]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 80060d2:	4b03      	ldr	r3, [pc, #12]	; (80060e0 <RTC_SetAlarm+0x134>)
 80060d4:	22ff      	movs	r2, #255	; 0xff
 80060d6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80060d8:	371c      	adds	r7, #28
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd90      	pop	{r4, r7, pc}
 80060de:	bf00      	nop
 80060e0:	40002800 	.word	0x40002800

080060e4 <RTC_AlarmStructInit>:
  * @param  RTC_AlarmStruct: pointer to a @ref RTC_AlarmTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  /* Alarm Time Settings : Time = 00h:00mn:00sec */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = RTC_H12_AM;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	70da      	strb	r2, [r3, #3]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = 0;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	701a      	strb	r2, [r3, #0]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	705a      	strb	r2, [r3, #1]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	709a      	strb	r2, [r3, #2]

  /* Alarm Date Settings : Date = 1st day of the month */
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	609a      	str	r2, [r3, #8]
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	731a      	strb	r2, [r3, #12]

  /* Alarm Masks Settings : Mask =  all fields are not masked */
  RTC_AlarmStruct->RTC_AlarmMask = RTC_AlarmMask_None;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	605a      	str	r2, [r3, #4]
}
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <RTC_GetAlarm>:
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that will 
  *                          contains the output alarm configuration values.     
  * @retval None
  */
void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800612c:	2300      	movs	r3, #0
 800612e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  assert_param(IS_RTC_ALARM(RTC_Alarm)); 

  /* Get the RTC_ALRMxR register */
  if (RTC_Alarm == RTC_Alarm_A)
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006136:	d103      	bne.n	8006140 <RTC_GetAlarm+0x20>
  {
    tmpreg = (uint32_t)(RTC->ALRMAR);
 8006138:	4b2e      	ldr	r3, [pc, #184]	; (80061f4 <RTC_GetAlarm+0xd4>)
 800613a:	69db      	ldr	r3, [r3, #28]
 800613c:	617b      	str	r3, [r7, #20]
 800613e:	e002      	b.n	8006146 <RTC_GetAlarm+0x26>
  }
  else
  {
    tmpreg = (uint32_t)(RTC->ALRMBR);
 8006140:	4b2c      	ldr	r3, [pc, #176]	; (80061f4 <RTC_GetAlarm+0xd4>)
 8006142:	6a1b      	ldr	r3, [r3, #32]
 8006144:	617b      	str	r3, [r7, #20]
  }

  /* Fill the structure with the read parameters */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800614c:	0c1b      	lsrs	r3, r3, #16
 800614e:	b2da      	uxtb	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	701a      	strb	r2, [r3, #0]
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800615a:	0a1b      	lsrs	r3, r3, #8
 800615c:	b2da      	uxtb	r2, r3
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	705a      	strb	r2, [r3, #1]
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	b2db      	uxtb	r3, r3
 8006166:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800616a:	b2da      	uxtb	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	709a      	strb	r2, [r3, #2]
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006176:	0c1b      	lsrs	r3, r3, #16
 8006178:	b2da      	uxtb	r2, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	70da      	strb	r2, [r3, #3]
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24);
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
 8006184:	0e1b      	lsrs	r3, r3, #24
 8006186:	b2da      	uxtb	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	731a      	strb	r2, [r3, #12]
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	609a      	str	r2, [r3, #8]
  RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	f003 3280 	and.w	r2, r3, #2155905152	; 0x80808080
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	605a      	str	r2, [r3, #4]

  if (RTC_Format == RTC_Format_BIN)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d123      	bne.n	80061ee <RTC_GetAlarm+0xce>
  {
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 fdb6 	bl	8006d1c <RTC_Bcd2ToByte>
 80061b0:	4603      	mov	r3, r0
 80061b2:	461a      	mov	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	701a      	strb	r2, [r3, #0]
                                                        RTC_AlarmTime.RTC_Hours);
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	785b      	ldrb	r3, [r3, #1]
 80061bc:	4618      	mov	r0, r3
 80061be:	f000 fdad 	bl	8006d1c <RTC_Bcd2ToByte>
 80061c2:	4603      	mov	r3, r0
 80061c4:	461a      	mov	r2, r3
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	705a      	strb	r2, [r3, #1]
                                                        RTC_AlarmTime.RTC_Minutes);
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	789b      	ldrb	r3, [r3, #2]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f000 fda4 	bl	8006d1c <RTC_Bcd2ToByte>
 80061d4:	4603      	mov	r3, r0
 80061d6:	461a      	mov	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	709a      	strb	r2, [r3, #2]
                                                        RTC_AlarmTime.RTC_Seconds);
    RTC_AlarmStruct->RTC_AlarmDateWeekDay = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	7b1b      	ldrb	r3, [r3, #12]
 80061e0:	4618      	mov	r0, r3
 80061e2:	f000 fd9b 	bl	8006d1c <RTC_Bcd2ToByte>
 80061e6:	4603      	mov	r3, r0
 80061e8:	461a      	mov	r2, r3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	731a      	strb	r2, [r3, #12]
  }  
}
 80061ee:	3718      	adds	r7, #24
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	40002800 	.word	0x40002800

080061f8 <RTC_AlarmCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Alarm is enabled/disabled
  *          - ERROR: RTC Alarm is not enabled/disabled  
  */
ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b087      	sub	sp, #28
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	460b      	mov	r3, r1
 8006202:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t alarmcounter = 0x00;
 8006204:	2300      	movs	r3, #0
 8006206:	60fb      	str	r3, [r7, #12]
  uint32_t alarmstatus = 0x00;
 8006208:	2300      	movs	r3, #0
 800620a:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
 800620c:	2300      	movs	r3, #0
 800620e:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_RTC_CMD_ALARM(RTC_Alarm));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8006210:	4b1f      	ldr	r3, [pc, #124]	; (8006290 <RTC_AlarmCmd+0x98>)
 8006212:	22ca      	movs	r2, #202	; 0xca
 8006214:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8006216:	4b1e      	ldr	r3, [pc, #120]	; (8006290 <RTC_AlarmCmd+0x98>)
 8006218:	2253      	movs	r2, #83	; 0x53
 800621a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm state */
  if (NewState != DISABLE)
 800621c:	78fb      	ldrb	r3, [r7, #3]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d008      	beq.n	8006234 <RTC_AlarmCmd+0x3c>
  {
    RTC->CR |= (uint32_t)RTC_Alarm;
 8006222:	491b      	ldr	r1, [pc, #108]	; (8006290 <RTC_AlarmCmd+0x98>)
 8006224:	4b1a      	ldr	r3, [pc, #104]	; (8006290 <RTC_AlarmCmd+0x98>)
 8006226:	689a      	ldr	r2, [r3, #8]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4313      	orrs	r3, r2
 800622c:	608b      	str	r3, [r1, #8]

    status = SUCCESS;    
 800622e:	2301      	movs	r3, #1
 8006230:	75fb      	strb	r3, [r7, #23]
 8006232:	e022      	b.n	800627a <RTC_AlarmCmd+0x82>
  }
  else
  { 
    /* Disable the Alarm in RTC_CR register */
    RTC->CR &= (uint32_t)~RTC_Alarm;
 8006234:	4916      	ldr	r1, [pc, #88]	; (8006290 <RTC_AlarmCmd+0x98>)
 8006236:	4b16      	ldr	r3, [pc, #88]	; (8006290 <RTC_AlarmCmd+0x98>)
 8006238:	689a      	ldr	r2, [r3, #8]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	43db      	mvns	r3, r3
 800623e:	4013      	ands	r3, r2
 8006240:	608b      	str	r3, [r1, #8]
   
    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    do
    {
      alarmstatus = RTC->ISR & (RTC_Alarm >> 8);
 8006242:	4b13      	ldr	r3, [pc, #76]	; (8006290 <RTC_AlarmCmd+0x98>)
 8006244:	68da      	ldr	r2, [r3, #12]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	0a1b      	lsrs	r3, r3, #8
 800624a:	4013      	ands	r3, r2
 800624c:	613b      	str	r3, [r7, #16]
      alarmcounter++;  
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	3301      	adds	r3, #1
 8006252:	60fb      	str	r3, [r7, #12]
    } while((alarmcounter != INITMODE_TIMEOUT) && (alarmstatus == 0x00));
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800625a:	d002      	beq.n	8006262 <RTC_AlarmCmd+0x6a>
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d0ef      	beq.n	8006242 <RTC_AlarmCmd+0x4a>
    
    if ((RTC->ISR & (RTC_Alarm >> 8)) == RESET)
 8006262:	4b0b      	ldr	r3, [pc, #44]	; (8006290 <RTC_AlarmCmd+0x98>)
 8006264:	68da      	ldr	r2, [r3, #12]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	0a1b      	lsrs	r3, r3, #8
 800626a:	4013      	ands	r3, r2
 800626c:	2b00      	cmp	r3, #0
 800626e:	d102      	bne.n	8006276 <RTC_AlarmCmd+0x7e>
    {
      status = ERROR;
 8006270:	2300      	movs	r3, #0
 8006272:	75fb      	strb	r3, [r7, #23]
 8006274:	e001      	b.n	800627a <RTC_AlarmCmd+0x82>
    } 
    else
    {
      status = SUCCESS;
 8006276:	2301      	movs	r3, #1
 8006278:	75fb      	strb	r3, [r7, #23]
    }        
  } 

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800627a:	4b05      	ldr	r3, [pc, #20]	; (8006290 <RTC_AlarmCmd+0x98>)
 800627c:	22ff      	movs	r2, #255	; 0xff
 800627e:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8006280:	7dfb      	ldrb	r3, [r7, #23]
}
 8006282:	4618      	mov	r0, r3
 8006284:	371c      	adds	r7, #28
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	40002800 	.word	0x40002800

08006294 <RTC_AlarmSubSecondConfig>:
  *     @arg RTC_AlarmSubSecondMask_None   : SS[14:0] are compared and must match
  *                                          to activate alarm
  * @retval None
  */
void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_AlarmSubSecondMask)
{
 8006294:	b480      	push	{r7}
 8006296:	b087      	sub	sp, #28
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80062a0:	2300      	movs	r3, #0
 80062a2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80062a4:	4b0e      	ldr	r3, [pc, #56]	; (80062e0 <RTC_AlarmSubSecondConfig+0x4c>)
 80062a6:	22ca      	movs	r2, #202	; 0xca
 80062a8:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80062aa:	4b0d      	ldr	r3, [pc, #52]	; (80062e0 <RTC_AlarmSubSecondConfig+0x4c>)
 80062ac:	2253      	movs	r2, #83	; 0x53
 80062ae:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Alarm A or Alarm B Sub Second registers */
  tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
 80062b0:	68ba      	ldr	r2, [r7, #8]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	617b      	str	r3, [r7, #20]
  
  if (RTC_Alarm == RTC_Alarm_A)
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062be:	d103      	bne.n	80062c8 <RTC_AlarmSubSecondConfig+0x34>
  {
    /* Configure the Alarm A Sub Second register */
    RTC->ALRMASSR = tmpreg;
 80062c0:	4a07      	ldr	r2, [pc, #28]	; (80062e0 <RTC_AlarmSubSecondConfig+0x4c>)
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	6453      	str	r3, [r2, #68]	; 0x44
 80062c6:	e002      	b.n	80062ce <RTC_AlarmSubSecondConfig+0x3a>
  }
  else
  {
    /* Configure the Alarm B Sub Second register */
    RTC->ALRMBSSR = tmpreg;
 80062c8:	4a05      	ldr	r2, [pc, #20]	; (80062e0 <RTC_AlarmSubSecondConfig+0x4c>)
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	6493      	str	r3, [r2, #72]	; 0x48
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 80062ce:	4b04      	ldr	r3, [pc, #16]	; (80062e0 <RTC_AlarmSubSecondConfig+0x4c>)
 80062d0:	22ff      	movs	r2, #255	; 0xff
 80062d2:	625a      	str	r2, [r3, #36]	; 0x24

}
 80062d4:	371c      	adds	r7, #28
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	40002800 	.word	0x40002800

080062e4 <RTC_GetAlarmSubSecond>:
  *     @arg RTC_Alarm_B: to select Alarm B
  * @param  None
  * @retval RTC Alarm Sub seconds value.
  */
uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80062ec:	2300      	movs	r3, #0
 80062ee:	60fb      	str	r3, [r7, #12]
  
  /* Get the RTC_ALRMxR register */
  if (RTC_Alarm == RTC_Alarm_A)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062f6:	d105      	bne.n	8006304 <RTC_GetAlarmSubSecond+0x20>
  {
    tmpreg = (uint32_t)((RTC->ALRMASSR) & RTC_ALRMASSR_SS);
 80062f8:	4b08      	ldr	r3, [pc, #32]	; (800631c <RTC_GetAlarmSubSecond+0x38>)
 80062fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062fc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006300:	60fb      	str	r3, [r7, #12]
 8006302:	e004      	b.n	800630e <RTC_GetAlarmSubSecond+0x2a>
  }
  else
  {
    tmpreg = (uint32_t)((RTC->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8006304:	4b05      	ldr	r3, [pc, #20]	; (800631c <RTC_GetAlarmSubSecond+0x38>)
 8006306:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006308:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800630c:	60fb      	str	r3, [r7, #12]
  } 
  
  return (tmpreg);
 800630e:	68fb      	ldr	r3, [r7, #12]
}
 8006310:	4618      	mov	r0, r3
 8006312:	3714      	adds	r7, #20
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr
 800631c:	40002800 	.word	0x40002800

08006320 <RTC_WakeUpClockConfig>:
  *            @arg RTC_WakeUpClock_CK_SPRE_16bits: RTC Wakeup Counter Clock = CK_SPRE
  *            @arg RTC_WakeUpClock_CK_SPRE_17bits: RTC Wakeup Counter Clock = CK_SPRE
  * @retval None
  */
void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8006328:	4b0c      	ldr	r3, [pc, #48]	; (800635c <RTC_WakeUpClockConfig+0x3c>)
 800632a:	22ca      	movs	r2, #202	; 0xca
 800632c:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800632e:	4b0b      	ldr	r3, [pc, #44]	; (800635c <RTC_WakeUpClockConfig+0x3c>)
 8006330:	2253      	movs	r2, #83	; 0x53
 8006332:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8006334:	4a09      	ldr	r2, [pc, #36]	; (800635c <RTC_WakeUpClockConfig+0x3c>)
 8006336:	4b09      	ldr	r3, [pc, #36]	; (800635c <RTC_WakeUpClockConfig+0x3c>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f023 0307 	bic.w	r3, r3, #7
 800633e:	6093      	str	r3, [r2, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 8006340:	4906      	ldr	r1, [pc, #24]	; (800635c <RTC_WakeUpClockConfig+0x3c>)
 8006342:	4b06      	ldr	r3, [pc, #24]	; (800635c <RTC_WakeUpClockConfig+0x3c>)
 8006344:	689a      	ldr	r2, [r3, #8]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4313      	orrs	r3, r2
 800634a:	608b      	str	r3, [r1, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800634c:	4b03      	ldr	r3, [pc, #12]	; (800635c <RTC_WakeUpClockConfig+0x3c>)
 800634e:	22ff      	movs	r2, #255	; 0xff
 8006350:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006352:	370c      	adds	r7, #12
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr
 800635c:	40002800 	.word	0x40002800

08006360 <RTC_SetWakeUpCounter>:
  * @param  RTC_WakeUpCounter: specifies the WakeUp counter.
  *          This parameter can be a value from 0x0000 to 0xFFFF. 
  * @retval None
  */
void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8006368:	4b08      	ldr	r3, [pc, #32]	; (800638c <RTC_SetWakeUpCounter+0x2c>)
 800636a:	22ca      	movs	r2, #202	; 0xca
 800636c:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800636e:	4b07      	ldr	r3, [pc, #28]	; (800638c <RTC_SetWakeUpCounter+0x2c>)
 8006370:	2253      	movs	r2, #83	; 0x53
 8006372:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 8006374:	4a05      	ldr	r2, [pc, #20]	; (800638c <RTC_SetWakeUpCounter+0x2c>)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6153      	str	r3, [r2, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800637a:	4b04      	ldr	r3, [pc, #16]	; (800638c <RTC_SetWakeUpCounter+0x2c>)
 800637c:	22ff      	movs	r2, #255	; 0xff
 800637e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006380:	370c      	adds	r7, #12
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	40002800 	.word	0x40002800

08006390 <RTC_GetWakeUpCounter>:
  * @brief  Returns the RTC WakeUp timer counter value.
  * @param  None
  * @retval The RTC WakeUp Counter value.
  */
uint32_t RTC_GetWakeUpCounter(void)
{
 8006390:	b480      	push	{r7}
 8006392:	af00      	add	r7, sp, #0
  /* Get the counter value */
  return ((uint32_t)(RTC->WUTR & RTC_WUTR_WUT));
 8006394:	4b03      	ldr	r3, [pc, #12]	; (80063a4 <RTC_GetWakeUpCounter+0x14>)
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	b29b      	uxth	r3, r3
}
 800639a:	4618      	mov	r0, r3
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr
 80063a4:	40002800 	.word	0x40002800

080063a8 <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	4603      	mov	r3, r0
 80063b0:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t wutcounter = 0x00;
 80063b2:	2300      	movs	r3, #0
 80063b4:	60fb      	str	r3, [r7, #12]
  uint32_t wutwfstatus = 0x00;
 80063b6:	2300      	movs	r3, #0
 80063b8:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
 80063ba:	2300      	movs	r3, #0
 80063bc:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80063be:	4b1e      	ldr	r3, [pc, #120]	; (8006438 <RTC_WakeUpCmd+0x90>)
 80063c0:	22ca      	movs	r2, #202	; 0xca
 80063c2:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80063c4:	4b1c      	ldr	r3, [pc, #112]	; (8006438 <RTC_WakeUpCmd+0x90>)
 80063c6:	2253      	movs	r2, #83	; 0x53
 80063c8:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 80063ca:	79fb      	ldrb	r3, [r7, #7]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d008      	beq.n	80063e2 <RTC_WakeUpCmd+0x3a>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 80063d0:	4a19      	ldr	r2, [pc, #100]	; (8006438 <RTC_WakeUpCmd+0x90>)
 80063d2:	4b19      	ldr	r3, [pc, #100]	; (8006438 <RTC_WakeUpCmd+0x90>)
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80063da:	6093      	str	r3, [r2, #8]
    status = SUCCESS;    
 80063dc:	2301      	movs	r3, #1
 80063de:	75fb      	strb	r3, [r7, #23]
 80063e0:	e01f      	b.n	8006422 <RTC_WakeUpCmd+0x7a>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 80063e2:	4a15      	ldr	r2, [pc, #84]	; (8006438 <RTC_WakeUpCmd+0x90>)
 80063e4:	4b14      	ldr	r3, [pc, #80]	; (8006438 <RTC_WakeUpCmd+0x90>)
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063ec:	6093      	str	r3, [r2, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 80063ee:	4b12      	ldr	r3, [pc, #72]	; (8006438 <RTC_WakeUpCmd+0x90>)
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	f003 0304 	and.w	r3, r3, #4
 80063f6:	613b      	str	r3, [r7, #16]
      wutcounter++;  
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	3301      	adds	r3, #1
 80063fc:	60fb      	str	r3, [r7, #12]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006404:	d002      	beq.n	800640c <RTC_WakeUpCmd+0x64>
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d0f0      	beq.n	80063ee <RTC_WakeUpCmd+0x46>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 800640c:	4b0a      	ldr	r3, [pc, #40]	; (8006438 <RTC_WakeUpCmd+0x90>)
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	f003 0304 	and.w	r3, r3, #4
 8006414:	2b00      	cmp	r3, #0
 8006416:	d102      	bne.n	800641e <RTC_WakeUpCmd+0x76>
    {
      status = ERROR;
 8006418:	2300      	movs	r3, #0
 800641a:	75fb      	strb	r3, [r7, #23]
 800641c:	e001      	b.n	8006422 <RTC_WakeUpCmd+0x7a>
    }
    else
    {
      status = SUCCESS;
 800641e:	2301      	movs	r3, #1
 8006420:	75fb      	strb	r3, [r7, #23]
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8006422:	4b05      	ldr	r3, [pc, #20]	; (8006438 <RTC_WakeUpCmd+0x90>)
 8006424:	22ff      	movs	r2, #255	; 0xff
 8006426:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8006428:	7dfb      	ldrb	r3, [r7, #23]
}
 800642a:	4618      	mov	r0, r3
 800642c:	371c      	adds	r7, #28
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	40002800 	.word	0x40002800

0800643c <RTC_DayLightSavingConfig>:
  *            @arg RTC_StoreOperation_Reset: BCK Bit Reset
  *            @arg RTC_StoreOperation_Set: BCK Bit Set
  * @retval None
  */
void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_DAYLIGHT_SAVING(RTC_DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(RTC_StoreOperation));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8006446:	4b0e      	ldr	r3, [pc, #56]	; (8006480 <RTC_DayLightSavingConfig+0x44>)
 8006448:	22ca      	movs	r2, #202	; 0xca
 800644a:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800644c:	4b0c      	ldr	r3, [pc, #48]	; (8006480 <RTC_DayLightSavingConfig+0x44>)
 800644e:	2253      	movs	r2, #83	; 0x53
 8006450:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the bits to be configured */
  RTC->CR &= (uint32_t)~(RTC_CR_BCK);
 8006452:	4a0b      	ldr	r2, [pc, #44]	; (8006480 <RTC_DayLightSavingConfig+0x44>)
 8006454:	4b0a      	ldr	r3, [pc, #40]	; (8006480 <RTC_DayLightSavingConfig+0x44>)
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800645c:	6093      	str	r3, [r2, #8]

  /* Configure the RTC_CR register */
  RTC->CR |= (uint32_t)(RTC_DayLightSaving | RTC_StoreOperation);
 800645e:	4808      	ldr	r0, [pc, #32]	; (8006480 <RTC_DayLightSavingConfig+0x44>)
 8006460:	4b07      	ldr	r3, [pc, #28]	; (8006480 <RTC_DayLightSavingConfig+0x44>)
 8006462:	689a      	ldr	r2, [r3, #8]
 8006464:	6879      	ldr	r1, [r7, #4]
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	430b      	orrs	r3, r1
 800646a:	4313      	orrs	r3, r2
 800646c:	6083      	str	r3, [r0, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800646e:	4b04      	ldr	r3, [pc, #16]	; (8006480 <RTC_DayLightSavingConfig+0x44>)
 8006470:	22ff      	movs	r2, #255	; 0xff
 8006472:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	40002800 	.word	0x40002800

08006484 <RTC_GetStoreOperation>:
  * @retval RTC Day Light Saving stored operation.
  *          - RTC_StoreOperation_Reset
  *          - RTC_StoreOperation_Set       
  */
uint32_t RTC_GetStoreOperation(void)
{
 8006484:	b480      	push	{r7}
 8006486:	af00      	add	r7, sp, #0
  return (RTC->CR & RTC_CR_BCK);
 8006488:	4b04      	ldr	r3, [pc, #16]	; (800649c <RTC_GetStoreOperation+0x18>)
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
}
 8006490:	4618      	mov	r0, r3
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	40002800 	.word	0x40002800

080064a0 <RTC_OutputConfig>:
  *            @arg RTC_OutputPolarity_Low: The output pin is low when the 
  *                                 ALRAF/ALRBF/WUTF is high (depending on OSEL)
  * @retval None
  */
void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_OUTPUT(RTC_Output));
  assert_param(IS_RTC_OUTPUT_POL(RTC_OutputPolarity));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80064aa:	4b0e      	ldr	r3, [pc, #56]	; (80064e4 <RTC_OutputConfig+0x44>)
 80064ac:	22ca      	movs	r2, #202	; 0xca
 80064ae:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80064b0:	4b0c      	ldr	r3, [pc, #48]	; (80064e4 <RTC_OutputConfig+0x44>)
 80064b2:	2253      	movs	r2, #83	; 0x53
 80064b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the bits to be configured */
  RTC->CR &= (uint32_t)~(RTC_CR_OSEL | RTC_CR_POL);
 80064b6:	4a0b      	ldr	r2, [pc, #44]	; (80064e4 <RTC_OutputConfig+0x44>)
 80064b8:	4b0a      	ldr	r3, [pc, #40]	; (80064e4 <RTC_OutputConfig+0x44>)
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80064c0:	6093      	str	r3, [r2, #8]

  /* Configure the output selection and polarity */
  RTC->CR |= (uint32_t)(RTC_Output | RTC_OutputPolarity);
 80064c2:	4808      	ldr	r0, [pc, #32]	; (80064e4 <RTC_OutputConfig+0x44>)
 80064c4:	4b07      	ldr	r3, [pc, #28]	; (80064e4 <RTC_OutputConfig+0x44>)
 80064c6:	689a      	ldr	r2, [r3, #8]
 80064c8:	6879      	ldr	r1, [r7, #4]
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	430b      	orrs	r3, r1
 80064ce:	4313      	orrs	r3, r2
 80064d0:	6083      	str	r3, [r0, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80064d2:	4b04      	ldr	r3, [pc, #16]	; (80064e4 <RTC_OutputConfig+0x44>)
 80064d4:	22ff      	movs	r2, #255	; 0xff
 80064d6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80064d8:	370c      	adds	r7, #12
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop
 80064e4:	40002800 	.word	0x40002800

080064e8 <RTC_CoarseCalibConfig>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are initialized
  *          - ERROR: RTC Coarse calibration are not initialized     
  */
ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80064f2:	2300      	movs	r3, #0
 80064f4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_SIGN(RTC_CalibSign));
  assert_param(IS_RTC_CALIB_VALUE(Value)); 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80064f6:	4b0f      	ldr	r3, [pc, #60]	; (8006534 <RTC_CoarseCalibConfig+0x4c>)
 80064f8:	22ca      	movs	r2, #202	; 0xca
 80064fa:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80064fc:	4b0d      	ldr	r3, [pc, #52]	; (8006534 <RTC_CoarseCalibConfig+0x4c>)
 80064fe:	2253      	movs	r2, #83	; 0x53
 8006500:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8006502:	f7ff fa7f 	bl	8005a04 <RTC_EnterInitMode>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d102      	bne.n	8006512 <RTC_CoarseCalibConfig+0x2a>
  {
    status = ERROR;
 800650c:	2300      	movs	r3, #0
 800650e:	73fb      	strb	r3, [r7, #15]
 8006510:	e008      	b.n	8006524 <RTC_CoarseCalibConfig+0x3c>
  } 
  else
  {
    /* Set the coarse calibration value */
    RTC->CALIBR = (uint32_t)(RTC_CalibSign | Value);
 8006512:	4908      	ldr	r1, [pc, #32]	; (8006534 <RTC_CoarseCalibConfig+0x4c>)
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	4313      	orrs	r3, r2
 800651a:	618b      	str	r3, [r1, #24]
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 800651c:	f7ff faac 	bl	8005a78 <RTC_ExitInitMode>
    
    status = SUCCESS;
 8006520:	2301      	movs	r3, #1
 8006522:	73fb      	strb	r3, [r7, #15]
  } 

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8006524:	4b03      	ldr	r3, [pc, #12]	; (8006534 <RTC_CoarseCalibConfig+0x4c>)
 8006526:	22ff      	movs	r2, #255	; 0xff
 8006528:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 800652a:	7bfb      	ldrb	r3, [r7, #15]
}
 800652c:	4618      	mov	r0, r3
 800652e:	3710      	adds	r7, #16
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}
 8006534:	40002800 	.word	0x40002800

08006538 <RTC_CoarseCalibCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are enabled/disabled
  *          - ERROR: RTC Coarse calibration are not enabled/disabled    
  */
ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	4603      	mov	r3, r0
 8006540:	71fb      	strb	r3, [r7, #7]
  ErrorStatus status = ERROR;
 8006542:	2300      	movs	r3, #0
 8006544:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8006546:	4b15      	ldr	r3, [pc, #84]	; (800659c <RTC_CoarseCalibCmd+0x64>)
 8006548:	22ca      	movs	r2, #202	; 0xca
 800654a:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800654c:	4b13      	ldr	r3, [pc, #76]	; (800659c <RTC_CoarseCalibCmd+0x64>)
 800654e:	2253      	movs	r2, #83	; 0x53
 8006550:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8006552:	f7ff fa57 	bl	8005a04 <RTC_EnterInitMode>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d102      	bne.n	8006562 <RTC_CoarseCalibCmd+0x2a>
  {
    status =  ERROR;
 800655c:	2300      	movs	r3, #0
 800655e:	73fb      	strb	r3, [r7, #15]
 8006560:	e013      	b.n	800658a <RTC_CoarseCalibCmd+0x52>
  }
  else
  {
    if (NewState != DISABLE)
 8006562:	79fb      	ldrb	r3, [r7, #7]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d006      	beq.n	8006576 <RTC_CoarseCalibCmd+0x3e>
    {
      /* Enable the Coarse Calibration */
      RTC->CR |= (uint32_t)RTC_CR_DCE;
 8006568:	4a0c      	ldr	r2, [pc, #48]	; (800659c <RTC_CoarseCalibCmd+0x64>)
 800656a:	4b0c      	ldr	r3, [pc, #48]	; (800659c <RTC_CoarseCalibCmd+0x64>)
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006572:	6093      	str	r3, [r2, #8]
 8006574:	e005      	b.n	8006582 <RTC_CoarseCalibCmd+0x4a>
    }
    else
    { 
      /* Disable the Coarse Calibration */
      RTC->CR &= (uint32_t)~RTC_CR_DCE;
 8006576:	4a09      	ldr	r2, [pc, #36]	; (800659c <RTC_CoarseCalibCmd+0x64>)
 8006578:	4b08      	ldr	r3, [pc, #32]	; (800659c <RTC_CoarseCalibCmd+0x64>)
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006580:	6093      	str	r3, [r2, #8]
    }
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8006582:	f7ff fa79 	bl	8005a78 <RTC_ExitInitMode>
    
    status = SUCCESS;
 8006586:	2301      	movs	r3, #1
 8006588:	73fb      	strb	r3, [r7, #15]
  } 
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800658a:	4b04      	ldr	r3, [pc, #16]	; (800659c <RTC_CoarseCalibCmd+0x64>)
 800658c:	22ff      	movs	r2, #255	; 0xff
 800658e:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8006590:	7bfb      	ldrb	r3, [r7, #15]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3710      	adds	r7, #16
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	40002800 	.word	0x40002800

080065a0 <RTC_CalibOutputCmd>:
  * @param  NewState: new state of the digital calibration Output.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_CalibOutputCmd(FunctionalState NewState)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	4603      	mov	r3, r0
 80065a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80065aa:	4b0f      	ldr	r3, [pc, #60]	; (80065e8 <RTC_CalibOutputCmd+0x48>)
 80065ac:	22ca      	movs	r2, #202	; 0xca
 80065ae:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80065b0:	4b0d      	ldr	r3, [pc, #52]	; (80065e8 <RTC_CalibOutputCmd+0x48>)
 80065b2:	2253      	movs	r2, #83	; 0x53
 80065b4:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (NewState != DISABLE)
 80065b6:	79fb      	ldrb	r3, [r7, #7]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d006      	beq.n	80065ca <RTC_CalibOutputCmd+0x2a>
  {
    /* Enable the RTC clock output */
    RTC->CR |= (uint32_t)RTC_CR_COE;
 80065bc:	4a0a      	ldr	r2, [pc, #40]	; (80065e8 <RTC_CalibOutputCmd+0x48>)
 80065be:	4b0a      	ldr	r3, [pc, #40]	; (80065e8 <RTC_CalibOutputCmd+0x48>)
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80065c6:	6093      	str	r3, [r2, #8]
 80065c8:	e005      	b.n	80065d6 <RTC_CalibOutputCmd+0x36>
  }
  else
  { 
    /* Disable the RTC clock output */
    RTC->CR &= (uint32_t)~RTC_CR_COE;
 80065ca:	4a07      	ldr	r2, [pc, #28]	; (80065e8 <RTC_CalibOutputCmd+0x48>)
 80065cc:	4b06      	ldr	r3, [pc, #24]	; (80065e8 <RTC_CalibOutputCmd+0x48>)
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80065d4:	6093      	str	r3, [r2, #8]
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80065d6:	4b04      	ldr	r3, [pc, #16]	; (80065e8 <RTC_CalibOutputCmd+0x48>)
 80065d8:	22ff      	movs	r2, #255	; 0xff
 80065da:	625a      	str	r2, [r3, #36]	; 0x24
}
 80065dc:	370c      	adds	r7, #12
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr
 80065e6:	bf00      	nop
 80065e8:	40002800 	.word	0x40002800

080065ec <RTC_CalibOutputConfig>:
  *     @arg RTC_CalibOutput_512Hz: A signal has a regular waveform at 512Hz. 
  *     @arg RTC_CalibOutput_1Hz  : A signal has a regular waveform at 1Hz.
  * @retval None
*/
void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(RTC_CalibOutput));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80065f4:	4b0c      	ldr	r3, [pc, #48]	; (8006628 <RTC_CalibOutputConfig+0x3c>)
 80065f6:	22ca      	movs	r2, #202	; 0xca
 80065f8:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80065fa:	4b0b      	ldr	r3, [pc, #44]	; (8006628 <RTC_CalibOutputConfig+0x3c>)
 80065fc:	2253      	movs	r2, #83	; 0x53
 80065fe:	625a      	str	r2, [r3, #36]	; 0x24
  
  /*clear flags before configuration */
  RTC->CR &= (uint32_t)~(RTC_CR_COSEL);
 8006600:	4a09      	ldr	r2, [pc, #36]	; (8006628 <RTC_CalibOutputConfig+0x3c>)
 8006602:	4b09      	ldr	r3, [pc, #36]	; (8006628 <RTC_CalibOutputConfig+0x3c>)
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800660a:	6093      	str	r3, [r2, #8]

  /* Configure the RTC_CR register */
  RTC->CR |= (uint32_t)RTC_CalibOutput;
 800660c:	4906      	ldr	r1, [pc, #24]	; (8006628 <RTC_CalibOutputConfig+0x3c>)
 800660e:	4b06      	ldr	r3, [pc, #24]	; (8006628 <RTC_CalibOutputConfig+0x3c>)
 8006610:	689a      	ldr	r2, [r3, #8]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4313      	orrs	r3, r2
 8006616:	608b      	str	r3, [r1, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8006618:	4b03      	ldr	r3, [pc, #12]	; (8006628 <RTC_CalibOutputConfig+0x3c>)
 800661a:	22ff      	movs	r2, #255	; 0xff
 800661c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800661e:	370c      	adds	r7, #12
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr
 8006628:	40002800 	.word	0x40002800

0800662c <RTC_SmoothCalibConfig>:
  *          - ERROR: RTC Calib registers are not configured
*/
ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,
                                  uint32_t RTC_SmoothCalibPlusPulses,
                                  uint32_t RTC_SmouthCalibMinusPulsesValue)
{
 800662c:	b480      	push	{r7}
 800662e:	b087      	sub	sp, #28
 8006630:	af00      	add	r7, sp, #0
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 8006638:	2300      	movs	r3, #0
 800663a:	75fb      	strb	r3, [r7, #23]
  uint32_t recalpfcount = 0;
 800663c:	2300      	movs	r3, #0
 800663e:	613b      	str	r3, [r7, #16]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(RTC_SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8006640:	4b1a      	ldr	r3, [pc, #104]	; (80066ac <RTC_SmoothCalibConfig+0x80>)
 8006642:	22ca      	movs	r2, #202	; 0xca
 8006644:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8006646:	4b19      	ldr	r3, [pc, #100]	; (80066ac <RTC_SmoothCalibConfig+0x80>)
 8006648:	2253      	movs	r2, #83	; 0x53
 800664a:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* check if a calibration is pending*/
  if ((RTC->ISR & RTC_ISR_RECALPF) != RESET)
 800664c:	4b17      	ldr	r3, [pc, #92]	; (80066ac <RTC_SmoothCalibConfig+0x80>)
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00d      	beq.n	8006674 <RTC_SmoothCalibConfig+0x48>
  {
    /* wait until the Calibration is completed*/
    while (((RTC->ISR & RTC_ISR_RECALPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT))
 8006658:	e002      	b.n	8006660 <RTC_SmoothCalibConfig+0x34>
    {
      recalpfcount++;
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	3301      	adds	r3, #1
 800665e:	613b      	str	r3, [r7, #16]
  
  /* check if a calibration is pending*/
  if ((RTC->ISR & RTC_ISR_RECALPF) != RESET)
  {
    /* wait until the Calibration is completed*/
    while (((RTC->ISR & RTC_ISR_RECALPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT))
 8006660:	4b12      	ldr	r3, [pc, #72]	; (80066ac <RTC_SmoothCalibConfig+0x80>)
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d003      	beq.n	8006674 <RTC_SmoothCalibConfig+0x48>
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006672:	d1f2      	bne.n	800665a <RTC_SmoothCalibConfig+0x2e>
      recalpfcount++;
    }
  }

  /* check if the calibration pending is completed or if there is no calibration operation at all*/
  if ((RTC->ISR & RTC_ISR_RECALPF) == RESET)
 8006674:	4b0d      	ldr	r3, [pc, #52]	; (80066ac <RTC_SmoothCalibConfig+0x80>)
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d109      	bne.n	8006694 <RTC_SmoothCalibConfig+0x68>
  {
    /* Configure the Smooth calibration settings */
    RTC->CALR = (uint32_t)((uint32_t)RTC_SmoothCalibPeriod | (uint32_t)RTC_SmoothCalibPlusPulses | (uint32_t)RTC_SmouthCalibMinusPulsesValue);
 8006680:	490a      	ldr	r1, [pc, #40]	; (80066ac <RTC_SmoothCalibConfig+0x80>)
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	431a      	orrs	r2, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4313      	orrs	r3, r2
 800668c:	63cb      	str	r3, [r1, #60]	; 0x3c

    status = SUCCESS;
 800668e:	2301      	movs	r3, #1
 8006690:	75fb      	strb	r3, [r7, #23]
 8006692:	e001      	b.n	8006698 <RTC_SmoothCalibConfig+0x6c>
  }
  else
  {
    status = ERROR;
 8006694:	2300      	movs	r3, #0
 8006696:	75fb      	strb	r3, [r7, #23]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8006698:	4b04      	ldr	r3, [pc, #16]	; (80066ac <RTC_SmoothCalibConfig+0x80>)
 800669a:	22ff      	movs	r2, #255	; 0xff
 800669c:	625a      	str	r2, [r3, #36]	; 0x24
  
  return (ErrorStatus)(status);
 800669e:	7dfb      	ldrb	r3, [r7, #23]
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	371c      	adds	r7, #28
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr
 80066ac:	40002800 	.word	0x40002800

080066b0 <RTC_TimeStampCmd>:
  * @param  NewState: new state of the TimeStamp.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	460b      	mov	r3, r1
 80066ba:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 80066bc:	2300      	movs	r3, #0
 80066be:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RTC_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(RTC->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80066c0:	4b12      	ldr	r3, [pc, #72]	; (800670c <RTC_TimeStampCmd+0x5c>)
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066c8:	f023 0308 	bic.w	r3, r3, #8
 80066cc:	60fb      	str	r3, [r7, #12]

  /* Get the new configuration */
  if (NewState != DISABLE)
 80066ce:	78fb      	ldrb	r3, [r7, #3]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d006      	beq.n	80066e2 <RTC_TimeStampCmd+0x32>
  {
    tmpreg |= (uint32_t)(RTC_TimeStampEdge | RTC_CR_TSE);
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	4313      	orrs	r3, r2
 80066da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80066de:	60fb      	str	r3, [r7, #12]
 80066e0:	e003      	b.n	80066ea <RTC_TimeStampCmd+0x3a>
  }
  else
  {
    tmpreg |= (uint32_t)(RTC_TimeStampEdge);
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4313      	orrs	r3, r2
 80066e8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80066ea:	4b08      	ldr	r3, [pc, #32]	; (800670c <RTC_TimeStampCmd+0x5c>)
 80066ec:	22ca      	movs	r2, #202	; 0xca
 80066ee:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80066f0:	4b06      	ldr	r3, [pc, #24]	; (800670c <RTC_TimeStampCmd+0x5c>)
 80066f2:	2253      	movs	r2, #83	; 0x53
 80066f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Time Stamp TSEDGE and Enable bits */
  RTC->CR = (uint32_t)tmpreg;
 80066f6:	4a05      	ldr	r2, [pc, #20]	; (800670c <RTC_TimeStampCmd+0x5c>)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80066fc:	4b03      	ldr	r3, [pc, #12]	; (800670c <RTC_TimeStampCmd+0x5c>)
 80066fe:	22ff      	movs	r2, #255	; 0xff
 8006700:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006702:	3714      	adds	r7, #20
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr
 800670c:	40002800 	.word	0x40002800

08006710 <RTC_GetTimeStamp>:
  *                             contains the TimeStamp date values.     
  * @retval None
  */
void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, 
                                      RTC_DateTypeDef* RTC_StampDateStruct)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af00      	add	r7, sp, #0
 8006716:	60f8      	str	r0, [r7, #12]
 8006718:	60b9      	str	r1, [r7, #8]
 800671a:	607a      	str	r2, [r7, #4]
  uint32_t tmptime = 0, tmpdate = 0;
 800671c:	2300      	movs	r3, #0
 800671e:	617b      	str	r3, [r7, #20]
 8006720:	2300      	movs	r3, #0
 8006722:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the TimeStamp time and date registers values */
  tmptime = (uint32_t)(RTC->TSTR & RTC_TR_RESERVED_MASK);
 8006724:	4b3e      	ldr	r3, [pc, #248]	; (8006820 <RTC_GetTimeStamp+0x110>)
 8006726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006728:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800672c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006730:	617b      	str	r3, [r7, #20]
  tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);
 8006732:	4b3b      	ldr	r3, [pc, #236]	; (8006820 <RTC_GetTimeStamp+0x110>)
 8006734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006736:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800673a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800673e:	613b      	str	r3, [r7, #16]

  /* Fill the Time structure fields with the read parameters */
  RTC_StampTimeStruct->RTC_Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8006746:	0c1b      	lsrs	r3, r3, #16
 8006748:	b2da      	uxtb	r2, r3
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	701a      	strb	r2, [r3, #0]
  RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8006754:	0a1b      	lsrs	r3, r3, #8
 8006756:	b2da      	uxtb	r2, r3
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	705a      	strb	r2, [r3, #1]
  RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	b2db      	uxtb	r3, r3
 8006760:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006764:	b2da      	uxtb	r2, r3
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	709a      	strb	r2, [r3, #2]
  RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006770:	0c1b      	lsrs	r3, r3, #16
 8006772:	b2da      	uxtb	r2, r3
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	70da      	strb	r2, [r3, #3]

  /* Fill the Date structure fields with the read parameters */
  RTC_StampDateStruct->RTC_Year = 0;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	70da      	strb	r2, [r3, #3]
  RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8006784:	0a1b      	lsrs	r3, r3, #8
 8006786:	b2da      	uxtb	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	705a      	strb	r2, [r3, #1]
  RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	b2db      	uxtb	r3, r3
 8006790:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006794:	b2da      	uxtb	r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	709a      	strb	r2, [r3, #2]
  RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80067a0:	0b5b      	lsrs	r3, r3, #13
 80067a2:	b2da      	uxtb	r2, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d135      	bne.n	800681a <RTC_GetTimeStamp+0x10a>
  {
    /* Convert the Time structure parameters to Binary format */
    RTC_StampTimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Hours);
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	4618      	mov	r0, r3
 80067b4:	f000 fab2 	bl	8006d1c <RTC_Bcd2ToByte>
 80067b8:	4603      	mov	r3, r0
 80067ba:	461a      	mov	r2, r3
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	701a      	strb	r2, [r3, #0]
    RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes);
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	785b      	ldrb	r3, [r3, #1]
 80067c4:	4618      	mov	r0, r3
 80067c6:	f000 faa9 	bl	8006d1c <RTC_Bcd2ToByte>
 80067ca:	4603      	mov	r3, r0
 80067cc:	461a      	mov	r2, r3
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	705a      	strb	r2, [r3, #1]
    RTC_StampTimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Seconds);
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	789b      	ldrb	r3, [r3, #2]
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 faa0 	bl	8006d1c <RTC_Bcd2ToByte>
 80067dc:	4603      	mov	r3, r0
 80067de:	461a      	mov	r2, r3
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	709a      	strb	r2, [r3, #2]

    /* Convert the Date structure parameters to Binary format */
    RTC_StampDateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Month);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	785b      	ldrb	r3, [r3, #1]
 80067e8:	4618      	mov	r0, r3
 80067ea:	f000 fa97 	bl	8006d1c <RTC_Bcd2ToByte>
 80067ee:	4603      	mov	r3, r0
 80067f0:	461a      	mov	r2, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	705a      	strb	r2, [r3, #1]
    RTC_StampDateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Date);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	789b      	ldrb	r3, [r3, #2]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f000 fa8e 	bl	8006d1c <RTC_Bcd2ToByte>
 8006800:	4603      	mov	r3, r0
 8006802:	461a      	mov	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	709a      	strb	r2, [r3, #2]
    RTC_StampDateStruct->RTC_WeekDay = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_WeekDay);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	4618      	mov	r0, r3
 800680e:	f000 fa85 	bl	8006d1c <RTC_Bcd2ToByte>
 8006812:	4603      	mov	r3, r0
 8006814:	461a      	mov	r2, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	701a      	strb	r2, [r3, #0]
  }
}
 800681a:	3718      	adds	r7, #24
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}
 8006820:	40002800 	.word	0x40002800

08006824 <RTC_GetTimeStampSubSecond>:
  * @brief  Get the RTC timestamp Sub seconds value.
  * @param  None
  * @retval RTC current timestamp Sub seconds value.
  */
uint32_t RTC_GetTimeStampSubSecond(void)
{
 8006824:	b480      	push	{r7}
 8006826:	af00      	add	r7, sp, #0
  /* Get timestamp sub seconds values from the correspondent registers */
  return (uint32_t)(RTC->TSSSR);
 8006828:	4b03      	ldr	r3, [pc, #12]	; (8006838 <RTC_GetTimeStampSubSecond+0x14>)
 800682a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800682c:	4618      	mov	r0, r3
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	40002800 	.word	0x40002800

0800683c <RTC_TamperTriggerConfig>:
  *     @arg RTC_TamperTrigger_LowLevel: Low Level of the tamper pin causes tamper event.
  *     @arg RTC_TamperTrigger_HighLevel: High Level of the tamper pin causes tamper event.
  * @retval None
  */
void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER(RTC_Tamper)); 
  assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger));
 
  if (RTC_TamperTrigger == RTC_TamperTrigger_RisingEdge)
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d108      	bne.n	800685e <RTC_TamperTriggerConfig+0x22>
  {  
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR &= (uint32_t)((uint32_t)~(RTC_Tamper << 1));	
 800684c:	490a      	ldr	r1, [pc, #40]	; (8006878 <RTC_TamperTriggerConfig+0x3c>)
 800684e:	4b0a      	ldr	r3, [pc, #40]	; (8006878 <RTC_TamperTriggerConfig+0x3c>)
 8006850:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	005b      	lsls	r3, r3, #1
 8006856:	43db      	mvns	r3, r3
 8006858:	4013      	ands	r3, r2
 800685a:	640b      	str	r3, [r1, #64]	; 0x40
 800685c:	e006      	b.n	800686c <RTC_TamperTriggerConfig+0x30>
  }
  else
  { 
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR |= (uint32_t)(RTC_Tamper << 1);  
 800685e:	4906      	ldr	r1, [pc, #24]	; (8006878 <RTC_TamperTriggerConfig+0x3c>)
 8006860:	4b05      	ldr	r3, [pc, #20]	; (8006878 <RTC_TamperTriggerConfig+0x3c>)
 8006862:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	005b      	lsls	r3, r3, #1
 8006868:	4313      	orrs	r3, r2
 800686a:	640b      	str	r3, [r1, #64]	; 0x40
  }  
}
 800686c:	370c      	adds	r7, #12
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	40002800 	.word	0x40002800

0800687c <RTC_TamperCmd>:
  * @param  NewState: new state of the tamper pin.
  *          This parameter can be: ENABLE or DISABLE.                   
  * @retval None
  */
void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	460b      	mov	r3, r1
 8006886:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER(RTC_Tamper));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006888:	78fb      	ldrb	r3, [r7, #3]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d006      	beq.n	800689c <RTC_TamperCmd+0x20>
  {
    /* Enable the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_Tamper;
 800688e:	4909      	ldr	r1, [pc, #36]	; (80068b4 <RTC_TamperCmd+0x38>)
 8006890:	4b08      	ldr	r3, [pc, #32]	; (80068b4 <RTC_TamperCmd+0x38>)
 8006892:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4313      	orrs	r3, r2
 8006898:	640b      	str	r3, [r1, #64]	; 0x40
 800689a:	e006      	b.n	80068aa <RTC_TamperCmd+0x2e>
  }
  else
  {
    /* Disable the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_Tamper;    
 800689c:	4905      	ldr	r1, [pc, #20]	; (80068b4 <RTC_TamperCmd+0x38>)
 800689e:	4b05      	ldr	r3, [pc, #20]	; (80068b4 <RTC_TamperCmd+0x38>)
 80068a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	43db      	mvns	r3, r3
 80068a6:	4013      	ands	r3, r2
 80068a8:	640b      	str	r3, [r1, #64]	; 0x40
  }  
}
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr
 80068b4:	40002800 	.word	0x40002800

080068b8 <RTC_TamperFilterConfig>:
  *     @arg RTC_TamperFilter_8Sample: Tamper is activated after 8 consecutive 
  *                                    samples at the active level 
  * @retval None
  */
void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b083      	sub	sp, #12
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_FILTER(RTC_TamperFilter));
   
  /* Clear TAMPFLT[1:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFLT);
 80068c0:	4a08      	ldr	r2, [pc, #32]	; (80068e4 <RTC_TamperFilterConfig+0x2c>)
 80068c2:	4b08      	ldr	r3, [pc, #32]	; (80068e4 <RTC_TamperFilterConfig+0x2c>)
 80068c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c6:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80068ca:	6413      	str	r3, [r2, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperFilter;
 80068cc:	4905      	ldr	r1, [pc, #20]	; (80068e4 <RTC_TamperFilterConfig+0x2c>)
 80068ce:	4b05      	ldr	r3, [pc, #20]	; (80068e4 <RTC_TamperFilterConfig+0x2c>)
 80068d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	640b      	str	r3, [r1, #64]	; 0x40
}
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	40002800 	.word	0x40002800

080068e8 <RTC_TamperSamplingFreqConfig>:
  *     @arg RTC_TamperSamplingFreq_RTCCLK_Div256: Each of the tamper inputs are sampled
  *                                           with a frequency =  RTCCLK / 256  
  * @retval None
  */
void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(RTC_TamperSamplingFreq));
 
  /* Clear TAMPFREQ[2:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFREQ);
 80068f0:	4a08      	ldr	r2, [pc, #32]	; (8006914 <RTC_TamperSamplingFreqConfig+0x2c>)
 80068f2:	4b08      	ldr	r3, [pc, #32]	; (8006914 <RTC_TamperSamplingFreqConfig+0x2c>)
 80068f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80068fa:	6413      	str	r3, [r2, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperSamplingFreq;
 80068fc:	4905      	ldr	r1, [pc, #20]	; (8006914 <RTC_TamperSamplingFreqConfig+0x2c>)
 80068fe:	4b05      	ldr	r3, [pc, #20]	; (8006914 <RTC_TamperSamplingFreqConfig+0x2c>)
 8006900:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4313      	orrs	r3, r2
 8006906:	640b      	str	r3, [r1, #64]	; 0x40
}
 8006908:	370c      	adds	r7, #12
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop
 8006914:	40002800 	.word	0x40002800

08006918 <RTC_TamperPinsPrechargeDuration>:
  *     @arg RTC_TamperPrechargeDuration_4RTCCLK: Tamper pins are precharged before sampling during 4 RTCCLK cycle    
  *     @arg RTC_TamperPrechargeDuration_8RTCCLK: Tamper pins are precharged before sampling during 8 RTCCLK cycle
  * @retval None
  */
void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(RTC_TamperPrechargeDuration));
   
  /* Clear TAMPPRCH[1:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPPRCH);
 8006920:	4a08      	ldr	r2, [pc, #32]	; (8006944 <RTC_TamperPinsPrechargeDuration+0x2c>)
 8006922:	4b08      	ldr	r3, [pc, #32]	; (8006944 <RTC_TamperPinsPrechargeDuration+0x2c>)
 8006924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006926:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 800692a:	6413      	str	r3, [r2, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperPrechargeDuration;
 800692c:	4905      	ldr	r1, [pc, #20]	; (8006944 <RTC_TamperPinsPrechargeDuration+0x2c>)
 800692e:	4b05      	ldr	r3, [pc, #20]	; (8006944 <RTC_TamperPinsPrechargeDuration+0x2c>)
 8006930:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4313      	orrs	r3, r2
 8006936:	640b      	str	r3, [r1, #64]	; 0x40
}
 8006938:	370c      	adds	r7, #12
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop
 8006944:	40002800 	.word	0x40002800

08006948 <RTC_TimeStampOnTamperDetectionCmd>:
  * @param  NewState: new state of the timestamp on tamper event.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)
{
 8006948:	b480      	push	{r7}
 800694a:	b083      	sub	sp, #12
 800694c:	af00      	add	r7, sp, #0
 800694e:	4603      	mov	r3, r0
 8006950:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
   
  if (NewState != DISABLE)
 8006952:	79fb      	ldrb	r3, [r7, #7]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d006      	beq.n	8006966 <RTC_TimeStampOnTamperDetectionCmd+0x1e>
  {
    /* Save timestamp on tamper detection event */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPTS;
 8006958:	4a08      	ldr	r2, [pc, #32]	; (800697c <RTC_TimeStampOnTamperDetectionCmd+0x34>)
 800695a:	4b08      	ldr	r3, [pc, #32]	; (800697c <RTC_TimeStampOnTamperDetectionCmd+0x34>)
 800695c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006962:	6413      	str	r3, [r2, #64]	; 0x40
 8006964:	e005      	b.n	8006972 <RTC_TimeStampOnTamperDetectionCmd+0x2a>
  }
  else
  {
    /* Tamper detection does not cause a timestamp to be saved */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPTS;    
 8006966:	4a05      	ldr	r2, [pc, #20]	; (800697c <RTC_TimeStampOnTamperDetectionCmd+0x34>)
 8006968:	4b04      	ldr	r3, [pc, #16]	; (800697c <RTC_TimeStampOnTamperDetectionCmd+0x34>)
 800696a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006970:	6413      	str	r3, [r2, #64]	; 0x40
  }
}
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr
 800697c:	40002800 	.word	0x40002800

08006980 <RTC_TamperPullUpCmd>:
  * @param  NewState: new state of tamper pull up.
  *   This parameter can be: ENABLE or DISABLE.                   
  * @retval None
  */
void RTC_TamperPullUpCmd(FunctionalState NewState)
{
 8006980:	b480      	push	{r7}
 8006982:	b083      	sub	sp, #12
 8006984:	af00      	add	r7, sp, #0
 8006986:	4603      	mov	r3, r0
 8006988:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
 if (NewState != DISABLE)
 800698a:	79fb      	ldrb	r3, [r7, #7]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d006      	beq.n	800699e <RTC_TamperPullUpCmd+0x1e>
  {
    /* Enable precharge of the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPPUDIS; 
 8006990:	4a08      	ldr	r2, [pc, #32]	; (80069b4 <RTC_TamperPullUpCmd+0x34>)
 8006992:	4b08      	ldr	r3, [pc, #32]	; (80069b4 <RTC_TamperPullUpCmd+0x34>)
 8006994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006996:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800699a:	6413      	str	r3, [r2, #64]	; 0x40
 800699c:	e005      	b.n	80069aa <RTC_TamperPullUpCmd+0x2a>
  }
  else
  {
    /* Disable precharge of the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPPUDIS;    
 800699e:	4a05      	ldr	r2, [pc, #20]	; (80069b4 <RTC_TamperPullUpCmd+0x34>)
 80069a0:	4b04      	ldr	r3, [pc, #16]	; (80069b4 <RTC_TamperPullUpCmd+0x34>)
 80069a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069a8:	6413      	str	r3, [r2, #64]	; 0x40
  } 
}
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr
 80069b4:	40002800 	.word	0x40002800

080069b8 <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 80069c2:	2300      	movs	r3, #0
 80069c4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 80069c6:	4b08      	ldr	r3, [pc, #32]	; (80069e8 <RTC_WriteBackupRegister+0x30>)
 80069c8:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	009a      	lsls	r2, r3, #2
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	4413      	add	r3, r2
 80069d2:	60fb      	str	r3, [r7, #12]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	461a      	mov	r2, r3
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	6013      	str	r3, [r2, #0]
}
 80069dc:	3714      	adds	r7, #20
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop
 80069e8:	40002850 	.word	0x40002850

080069ec <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 80069f4:	2300      	movs	r3, #0
 80069f6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 80069f8:	4b07      	ldr	r3, [pc, #28]	; (8006a18 <RTC_ReadBackupRegister+0x2c>)
 80069fa:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	009a      	lsls	r2, r3, #2
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	4413      	add	r3, r2
 8006a04:	60fb      	str	r3, [r7, #12]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3714      	adds	r7, #20
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	40002850 	.word	0x40002850

08006a1c <RTC_TamperPinSelection>:
  *            @arg RTC_TamperPin_Default: RTC_AF1 is used as RTC Tamper Pin.
  *            @arg RTC_TamperPin_Pos1: RTC_AF2 is selected as RTC Tamper Pin.    
  * @retval None
  */
void RTC_TamperPinSelection(uint32_t RTC_TamperPin)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_PIN(RTC_TamperPin));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPINSEL);
 8006a24:	4a08      	ldr	r2, [pc, #32]	; (8006a48 <RTC_TamperPinSelection+0x2c>)
 8006a26:	4b08      	ldr	r3, [pc, #32]	; (8006a48 <RTC_TamperPinSelection+0x2c>)
 8006a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a2e:	6413      	str	r3, [r2, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_TamperPin);  
 8006a30:	4905      	ldr	r1, [pc, #20]	; (8006a48 <RTC_TamperPinSelection+0x2c>)
 8006a32:	4b05      	ldr	r3, [pc, #20]	; (8006a48 <RTC_TamperPinSelection+0x2c>)
 8006a34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	640b      	str	r3, [r1, #64]	; 0x40
}
 8006a3c:	370c      	adds	r7, #12
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	40002800 	.word	0x40002800

08006a4c <RTC_TimeStampPinSelection>:
  *            @arg RTC_TimeStampPin_PC13: PC13 is selected as RTC TimeStamp Pin.
  *            @arg RTC_TimeStampPin_PI8: PI8 is selected as RTC TimeStamp Pin.    
  * @retval None
  */
void RTC_TimeStampPinSelection(uint32_t RTC_TimeStampPin)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TSINSEL);
 8006a54:	4a08      	ldr	r2, [pc, #32]	; (8006a78 <RTC_TimeStampPinSelection+0x2c>)
 8006a56:	4b08      	ldr	r3, [pc, #32]	; (8006a78 <RTC_TimeStampPinSelection+0x2c>)
 8006a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006a5e:	6413      	str	r3, [r2, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_TimeStampPin);  
 8006a60:	4905      	ldr	r1, [pc, #20]	; (8006a78 <RTC_TimeStampPinSelection+0x2c>)
 8006a62:	4b05      	ldr	r3, [pc, #20]	; (8006a78 <RTC_TimeStampPinSelection+0x2c>)
 8006a64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	640b      	str	r3, [r1, #64]	; 0x40
}
 8006a6c:	370c      	adds	r7, #12
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	40002800 	.word	0x40002800

08006a7c <RTC_OutputTypeConfig>:
  *            @arg RTC_OutputType_PushPull:  RTC Output (PC13) is configured in 
  *                                    Push Pull mode.    
  * @retval None
  */
void RTC_OutputTypeConfig(uint32_t RTC_OutputType)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_OUTPUT_TYPE(RTC_OutputType));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_ALARMOUTTYPE);
 8006a84:	4a08      	ldr	r2, [pc, #32]	; (8006aa8 <RTC_OutputTypeConfig+0x2c>)
 8006a86:	4b08      	ldr	r3, [pc, #32]	; (8006aa8 <RTC_OutputTypeConfig+0x2c>)
 8006a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a8e:	6413      	str	r3, [r2, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_OutputType);  
 8006a90:	4905      	ldr	r1, [pc, #20]	; (8006aa8 <RTC_OutputTypeConfig+0x2c>)
 8006a92:	4b05      	ldr	r3, [pc, #20]	; (8006aa8 <RTC_OutputTypeConfig+0x2c>)
 8006a94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	640b      	str	r3, [r1, #64]	; 0x40
}
 8006a9c:	370c      	adds	r7, #12
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr
 8006aa6:	bf00      	nop
 8006aa8:	40002800 	.word	0x40002800

08006aac <RTC_SynchroShiftConfig>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Shift registers are configured
  *          - ERROR: RTC Shift registers are not configured
*/
ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	73fb      	strb	r3, [r7, #15]
  uint32_t shpfcount = 0;
 8006aba:	2300      	movs	r3, #0
 8006abc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_RTC_SHIFT_ADD1S(RTC_ShiftAdd1S));
  assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8006abe:	4b21      	ldr	r3, [pc, #132]	; (8006b44 <RTC_SynchroShiftConfig+0x98>)
 8006ac0:	22ca      	movs	r2, #202	; 0xca
 8006ac2:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8006ac4:	4b1f      	ldr	r3, [pc, #124]	; (8006b44 <RTC_SynchroShiftConfig+0x98>)
 8006ac6:	2253      	movs	r2, #83	; 0x53
 8006ac8:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Check if a Shift is pending*/
  if ((RTC->ISR & RTC_ISR_SHPF) != RESET)
 8006aca:	4b1e      	ldr	r3, [pc, #120]	; (8006b44 <RTC_SynchroShiftConfig+0x98>)
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	f003 0308 	and.w	r3, r3, #8
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00d      	beq.n	8006af2 <RTC_SynchroShiftConfig+0x46>
  {
    /* Wait until the shift is completed*/
    while (((RTC->ISR & RTC_ISR_SHPF) != RESET) && (shpfcount != SHPF_TIMEOUT))
 8006ad6:	e002      	b.n	8006ade <RTC_SynchroShiftConfig+0x32>
    {
      shpfcount++;
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	3301      	adds	r3, #1
 8006adc:	60bb      	str	r3, [r7, #8]
  
  /* Check if a Shift is pending*/
  if ((RTC->ISR & RTC_ISR_SHPF) != RESET)
  {
    /* Wait until the shift is completed*/
    while (((RTC->ISR & RTC_ISR_SHPF) != RESET) && (shpfcount != SHPF_TIMEOUT))
 8006ade:	4b19      	ldr	r3, [pc, #100]	; (8006b44 <RTC_SynchroShiftConfig+0x98>)
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	f003 0308 	and.w	r3, r3, #8
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d003      	beq.n	8006af2 <RTC_SynchroShiftConfig+0x46>
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006af0:	d1f2      	bne.n	8006ad8 <RTC_SynchroShiftConfig+0x2c>
      shpfcount++;
    }
  }

  /* Check if the Shift pending is completed or if there is no Shift operation at all*/
  if ((RTC->ISR & RTC_ISR_SHPF) == RESET)
 8006af2:	4b14      	ldr	r3, [pc, #80]	; (8006b44 <RTC_SynchroShiftConfig+0x98>)
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	f003 0308 	and.w	r3, r3, #8
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d118      	bne.n	8006b30 <RTC_SynchroShiftConfig+0x84>
  {
    /* check if the reference clock detection is disabled */
    if((RTC->CR & RTC_CR_REFCKON) == RESET)
 8006afe:	4b11      	ldr	r3, [pc, #68]	; (8006b44 <RTC_SynchroShiftConfig+0x98>)
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	f003 0310 	and.w	r3, r3, #16
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d10f      	bne.n	8006b2a <RTC_SynchroShiftConfig+0x7e>
    {
      /* Configure the Shift settings */
      RTC->SHIFTR = (uint32_t)(uint32_t)(RTC_ShiftSubFS) | (uint32_t)(RTC_ShiftAdd1S);
 8006b0a:	490e      	ldr	r1, [pc, #56]	; (8006b44 <RTC_SynchroShiftConfig+0x98>)
 8006b0c:	683a      	ldr	r2, [r7, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	62cb      	str	r3, [r1, #44]	; 0x2c
    
      if(RTC_WaitForSynchro() == ERROR)
 8006b14:	f7fe ffbe 	bl	8005a94 <RTC_WaitForSynchro>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d102      	bne.n	8006b24 <RTC_SynchroShiftConfig+0x78>
      {
        status = ERROR;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	73fb      	strb	r3, [r7, #15]
 8006b22:	e007      	b.n	8006b34 <RTC_SynchroShiftConfig+0x88>
      }
      else
      {
        status = SUCCESS;
 8006b24:	2301      	movs	r3, #1
 8006b26:	73fb      	strb	r3, [r7, #15]
 8006b28:	e004      	b.n	8006b34 <RTC_SynchroShiftConfig+0x88>
      }
    }
    else
    {
      status = ERROR;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	73fb      	strb	r3, [r7, #15]
 8006b2e:	e001      	b.n	8006b34 <RTC_SynchroShiftConfig+0x88>
    }
  }
  else
  {
    status = ERROR;
 8006b30:	2300      	movs	r3, #0
 8006b32:	73fb      	strb	r3, [r7, #15]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8006b34:	4b03      	ldr	r3, [pc, #12]	; (8006b44 <RTC_SynchroShiftConfig+0x98>)
 8006b36:	22ff      	movs	r2, #255	; 0xff
 8006b38:	625a      	str	r2, [r3, #36]	; 0x24
  
  return (ErrorStatus)(status);
 8006b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3710      	adds	r7, #16
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	40002800 	.word	0x40002800

08006b48 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	460b      	mov	r3, r1
 8006b52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8006b54:	4b19      	ldr	r3, [pc, #100]	; (8006bbc <RTC_ITConfig+0x74>)
 8006b56:	22ca      	movs	r2, #202	; 0xca
 8006b58:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8006b5a:	4b18      	ldr	r3, [pc, #96]	; (8006bbc <RTC_ITConfig+0x74>)
 8006b5c:	2253      	movs	r2, #83	; 0x53
 8006b5e:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8006b60:	78fb      	ldrb	r3, [r7, #3]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d010      	beq.n	8006b88 <RTC_ITConfig+0x40>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 8006b66:	4915      	ldr	r1, [pc, #84]	; (8006bbc <RTC_ITConfig+0x74>)
 8006b68:	4b14      	ldr	r3, [pc, #80]	; (8006bbc <RTC_ITConfig+0x74>)
 8006b6a:	689a      	ldr	r2, [r3, #8]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f023 0304 	bic.w	r3, r3, #4
 8006b72:	4313      	orrs	r3, r2
 8006b74:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 8006b76:	4911      	ldr	r1, [pc, #68]	; (8006bbc <RTC_ITConfig+0x74>)
 8006b78:	4b10      	ldr	r3, [pc, #64]	; (8006bbc <RTC_ITConfig+0x74>)
 8006b7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f003 0304 	and.w	r3, r3, #4
 8006b82:	4313      	orrs	r3, r2
 8006b84:	640b      	str	r3, [r1, #64]	; 0x40
 8006b86:	e011      	b.n	8006bac <RTC_ITConfig+0x64>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 8006b88:	490c      	ldr	r1, [pc, #48]	; (8006bbc <RTC_ITConfig+0x74>)
 8006b8a:	4b0c      	ldr	r3, [pc, #48]	; (8006bbc <RTC_ITConfig+0x74>)
 8006b8c:	689a      	ldr	r2, [r3, #8]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f023 0304 	bic.w	r3, r3, #4
 8006b94:	43db      	mvns	r3, r3
 8006b96:	4013      	ands	r3, r2
 8006b98:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 8006b9a:	4908      	ldr	r1, [pc, #32]	; (8006bbc <RTC_ITConfig+0x74>)
 8006b9c:	4b07      	ldr	r3, [pc, #28]	; (8006bbc <RTC_ITConfig+0x74>)
 8006b9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f003 0304 	and.w	r3, r3, #4
 8006ba6:	43db      	mvns	r3, r3
 8006ba8:	4013      	ands	r3, r2
 8006baa:	640b      	str	r3, [r1, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8006bac:	4b03      	ldr	r3, [pc, #12]	; (8006bbc <RTC_ITConfig+0x74>)
 8006bae:	22ff      	movs	r2, #255	; 0xff
 8006bb0:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr
 8006bbc:	40002800 	.word	0x40002800

08006bc0 <RTC_GetFlagStatus>:
  *            @arg RTC_FLAG_ALRBWF: Alarm B Write flag
  *            @arg RTC_FLAG_ALRAWF: Alarm A write flag
  * @retval The new state of RTC_FLAG (SET or RESET).
  */
FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b085      	sub	sp, #20
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG));
  
  /* Get all the flags */
  tmpreg = (uint32_t)(RTC->ISR & RTC_FLAGS_MASK);
 8006bd0:	4b0a      	ldr	r3, [pc, #40]	; (8006bfc <RTC_GetFlagStatus+0x3c>)
 8006bd2:	68da      	ldr	r2, [r3, #12]
 8006bd4:	4b0a      	ldr	r3, [pc, #40]	; (8006c00 <RTC_GetFlagStatus+0x40>)
 8006bd6:	4013      	ands	r3, r2
 8006bd8:	60bb      	str	r3, [r7, #8]
  
  /* Return the status of the flag */
  if ((tmpreg & RTC_FLAG) != (uint32_t)RESET)
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4013      	ands	r3, r2
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d002      	beq.n	8006bea <RTC_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 8006be4:	2301      	movs	r3, #1
 8006be6:	73fb      	strb	r3, [r7, #15]
 8006be8:	e001      	b.n	8006bee <RTC_GetFlagStatus+0x2e>
  }
  else
  {
    bitstatus = RESET;
 8006bea:	2300      	movs	r3, #0
 8006bec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3714      	adds	r7, #20
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr
 8006bfc:	40002800 	.word	0x40002800
 8006c00:	00017f7f 	.word	0x00017f7f

08006c04 <RTC_ClearFlag>:
  *            @arg RTC_FLAG_ALRAF: Alarm A flag
  *            @arg RTC_FLAG_RSF: Registers Synchronized flag
  * @retval None
  */
void RTC_ClearFlag(uint32_t RTC_FLAG)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG));

  /* Clear the Flags in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((RTC_FLAG | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));  
 8006c0c:	4908      	ldr	r1, [pc, #32]	; (8006c30 <RTC_ClearFlag+0x2c>)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c16:	43da      	mvns	r2, r3
 8006c18:	4b05      	ldr	r3, [pc, #20]	; (8006c30 <RTC_ClearFlag+0x2c>)
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c20:	4313      	orrs	r3, r2
 8006c22:	60cb      	str	r3, [r1, #12]
}
 8006c24:	370c      	adds	r7, #12
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	40002800 	.word	0x40002800

08006c34 <RTC_GetITStatus>:
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt
  *            @arg RTC_IT_TAMP2: Tamper 2 event interrupt
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b087      	sub	sp, #28
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8006c40:	2300      	movs	r3, #0
 8006c42:	613b      	str	r3, [r7, #16]
 8006c44:	2300      	movs	r3, #0
 8006c46:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8006c48:	4b16      	ldr	r3, [pc, #88]	; (8006ca4 <RTC_GetITStatus+0x70>)
 8006c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4c:	f003 0304 	and.w	r3, r3, #4
 8006c50:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)) | (tmpreg & (RTC_IT >> 16)));
 8006c52:	4b14      	ldr	r3, [pc, #80]	; (8006ca4 <RTC_GetITStatus+0x70>)
 8006c54:	689a      	ldr	r2, [r3, #8]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	401a      	ands	r2, r3
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	0bd9      	lsrs	r1, r3, #15
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	400b      	ands	r3, r1
 8006c62:	431a      	orrs	r2, r3
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	0c19      	lsrs	r1, r3, #16
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	400b      	ands	r3, r1
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8006c70:	4b0c      	ldr	r3, [pc, #48]	; (8006ca4 <RTC_GetITStatus+0x70>)
 8006c72:	68da      	ldr	r2, [r3, #12]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	091b      	lsrs	r3, r3, #4
 8006c78:	4013      	ands	r3, r2
 8006c7a:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d006      	beq.n	8006c90 <RTC_GetITStatus+0x5c>
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d002      	beq.n	8006c90 <RTC_GetITStatus+0x5c>
  {
    bitstatus = SET;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	75fb      	strb	r3, [r7, #23]
 8006c8e:	e001      	b.n	8006c94 <RTC_GetITStatus+0x60>
  }
  else
  {
    bitstatus = RESET;
 8006c90:	2300      	movs	r3, #0
 8006c92:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 8006c94:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	371c      	adds	r7, #28
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	40002800 	.word	0x40002800

08006ca8 <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt
  *            @arg RTC_IT_TAMP2: Tamper 2 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b085      	sub	sp, #20
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	091b      	lsrs	r3, r3, #4
 8006cb8:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8006cba:	4908      	ldr	r1, [pc, #32]	; (8006cdc <RTC_ClearITPendingBit+0x34>)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cc4:	43da      	mvns	r2, r3
 8006cc6:	4b05      	ldr	r3, [pc, #20]	; (8006cdc <RTC_ClearITPendingBit+0x34>)
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	60cb      	str	r3, [r1, #12]
}
 8006cd2:	3714      	adds	r7, #20
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr
 8006cdc:	40002800 	.word	0x40002800

08006ce0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b085      	sub	sp, #20
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0;
 8006cea:	2300      	movs	r3, #0
 8006cec:	73fb      	strb	r3, [r7, #15]
  
  while (Value >= 10)
 8006cee:	e005      	b.n	8006cfc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006cf0:	7bfb      	ldrb	r3, [r7, #15]
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	73fb      	strb	r3, [r7, #15]
    Value -= 10;
 8006cf6:	79fb      	ldrb	r3, [r7, #7]
 8006cf8:	3b0a      	subs	r3, #10
 8006cfa:	71fb      	strb	r3, [r7, #7]
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint8_t bcdhigh = 0;
  
  while (Value >= 10)
 8006cfc:	79fb      	ldrb	r3, [r7, #7]
 8006cfe:	2b09      	cmp	r3, #9
 8006d00:	d8f6      	bhi.n	8006cf0 <RTC_ByteToBcd2+0x10>
  {
    bcdhigh++;
    Value -= 10;
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 8006d02:	7bfb      	ldrb	r3, [r7, #15]
 8006d04:	011b      	lsls	r3, r3, #4
 8006d06:	b2da      	uxtb	r2, r3
 8006d08:	79fb      	ldrb	r3, [r7, #7]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	b2db      	uxtb	r3, r3
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3714      	adds	r7, #20
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop

08006d1c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted.
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b085      	sub	sp, #20
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	4603      	mov	r3, r0
 8006d24:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0;
 8006d26:	2300      	movs	r3, #0
 8006d28:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006d2a:	79fb      	ldrb	r3, [r7, #7]
 8006d2c:	091b      	lsrs	r3, r3, #4
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	461a      	mov	r2, r3
 8006d32:	0092      	lsls	r2, r2, #2
 8006d34:	4413      	add	r3, r2
 8006d36:	005b      	lsls	r3, r3, #1
 8006d38:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & (uint8_t)0x0F));
 8006d3a:	79fb      	ldrb	r3, [r7, #7]
 8006d3c:	f003 030f 	and.w	r3, r3, #15
 8006d40:	b2da      	uxtb	r2, r3
 8006d42:	7bfb      	ldrb	r3, [r7, #15]
 8006d44:	4413      	add	r3, r2
 8006d46:	b2db      	uxtb	r3, r3
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <SYSCFG_DeInit>:
  *   registers to their default reset values.
  * @param  None
  * @retval None
  */
void SYSCFG_DeInit(void)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	af00      	add	r7, sp, #0
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8006d58:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006d5c:	2101      	movs	r1, #1
 8006d5e:	f7fe fc05 	bl	800556c <RCC_APB2PeriphResetCmd>
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 8006d62:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006d66:	2100      	movs	r1, #0
 8006d68:	f7fe fc00 	bl	800556c <RCC_APB2PeriphResetCmd>
}
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop

08006d70 <SYSCFG_MemoryRemapConfig>:
  *            @arg SYSCFG_MemoryRemap_SRAM:        Embedded SRAM (112kB) mapped at 0x00000000
  *            @arg SYSCFG_MemoryRemap_SDRAM:       FMC (External SDRAM)  mapped at 0x00000000 for STM32F42xxx/43xxx devices.            
  * @retval None
  */
void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	4603      	mov	r3, r0
 8006d78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));

  SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
 8006d7a:	4a04      	ldr	r2, [pc, #16]	; (8006d8c <SYSCFG_MemoryRemapConfig+0x1c>)
 8006d7c:	79fb      	ldrb	r3, [r7, #7]
 8006d7e:	6013      	str	r3, [r2, #0]
}
 8006d80:	370c      	adds	r7, #12
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr
 8006d8a:	bf00      	nop
 8006d8c:	40013800 	.word	0x40013800

08006d90 <SYSCFG_MemorySwappingBank>:
  *            @arg DISABLE:(the default state) Flash Bank1 mapped at 0x08000000 (and aliased @0x0000 0000) 
                            and Flash Bank2 mapped at 0x08100000 (and aliased at 0x00100000)  
  * @retval None
  */
void SYSCFG_MemorySwappingBank(FunctionalState NewState)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	4603      	mov	r3, r0
 8006d98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) UFB_MODE_BB = (uint32_t)NewState;
 8006d9a:	4a04      	ldr	r2, [pc, #16]	; (8006dac <SYSCFG_MemorySwappingBank+0x1c>)
 8006d9c:	79fb      	ldrb	r3, [r7, #7]
 8006d9e:	6013      	str	r3, [r2, #0]
}
 8006da0:	370c      	adds	r7, #12
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	42270020 	.word	0x42270020

08006db0 <SYSCFG_EXTILineConfig>:
  *           be (0..7) for STM32F42xxx/43xxx devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8006db0:	b490      	push	{r4, r7}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	4603      	mov	r3, r0
 8006db8:	460a      	mov	r2, r1
 8006dba:	71fb      	strb	r3, [r7, #7]
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8006dc4:	79bb      	ldrb	r3, [r7, #6]
 8006dc6:	f003 0303 	and.w	r3, r3, #3
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	220f      	movs	r2, #15
 8006dce:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd2:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8006dd4:	4916      	ldr	r1, [pc, #88]	; (8006e30 <SYSCFG_EXTILineConfig+0x80>)
 8006dd6:	79bb      	ldrb	r3, [r7, #6]
 8006dd8:	089b      	lsrs	r3, r3, #2
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	4618      	mov	r0, r3
 8006dde:	4a14      	ldr	r2, [pc, #80]	; (8006e30 <SYSCFG_EXTILineConfig+0x80>)
 8006de0:	79bb      	ldrb	r3, [r7, #6]
 8006de2:	089b      	lsrs	r3, r3, #2
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	3302      	adds	r3, #2
 8006de8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	43db      	mvns	r3, r3
 8006df0:	401a      	ands	r2, r3
 8006df2:	1c83      	adds	r3, r0, #2
 8006df4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8006df8:	480d      	ldr	r0, [pc, #52]	; (8006e30 <SYSCFG_EXTILineConfig+0x80>)
 8006dfa:	79bb      	ldrb	r3, [r7, #6]
 8006dfc:	089b      	lsrs	r3, r3, #2
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	461c      	mov	r4, r3
 8006e02:	4a0b      	ldr	r2, [pc, #44]	; (8006e30 <SYSCFG_EXTILineConfig+0x80>)
 8006e04:	79bb      	ldrb	r3, [r7, #6]
 8006e06:	089b      	lsrs	r3, r3, #2
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	3302      	adds	r3, #2
 8006e0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006e10:	79f9      	ldrb	r1, [r7, #7]
 8006e12:	79bb      	ldrb	r3, [r7, #6]
 8006e14:	f003 0303 	and.w	r3, r3, #3
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e1e:	431a      	orrs	r2, r3
 8006e20:	1ca3      	adds	r3, r4, #2
 8006e22:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bc90      	pop	{r4, r7}
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	40013800 	.word	0x40013800

08006e34 <SYSCFG_ETH_MediaInterfaceConfig>:
  *            @arg SYSCFG_ETH_MediaInterface_MII: MII mode selected
  *            @arg SYSCFG_ETH_MediaInterface_RMII: RMII mode selected 
  * @retval None 
  */
void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
{ 
 8006e34:	b480      	push	{r7}
 8006e36:	b083      	sub	sp, #12
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 8006e3c:	4a03      	ldr	r2, [pc, #12]	; (8006e4c <SYSCFG_ETH_MediaInterfaceConfig+0x18>)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6013      	str	r3, [r2, #0]
}
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr
 8006e4c:	422700dc 	.word	0x422700dc

08006e50 <SYSCFG_CompensationCellCmd>:
  *            @arg ENABLE: I/O compensation cell enabled  
  *            @arg DISABLE: I/O compensation cell power-down mode  
  * @retval None
  */
void SYSCFG_CompensationCellCmd(FunctionalState NewState)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	4603      	mov	r3, r0
 8006e58:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 8006e5a:	4a04      	ldr	r2, [pc, #16]	; (8006e6c <SYSCFG_CompensationCellCmd+0x1c>)
 8006e5c:	79fb      	ldrb	r3, [r7, #7]
 8006e5e:	6013      	str	r3, [r2, #0]
}
 8006e60:	370c      	adds	r7, #12
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	42270400 	.word	0x42270400

08006e70 <SYSCFG_GetCompensationCellStatus>:
  * @brief  Checks whether the I/O Compensation Cell ready flag is set or not.
  * @param  None
  * @retval The new state of the I/O Compensation Cell ready flag (SET or RESET)
  */
FlagStatus SYSCFG_GetCompensationCellStatus(void)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
  FlagStatus bitstatus = RESET;
 8006e76:	2300      	movs	r3, #0
 8006e78:	71fb      	strb	r3, [r7, #7]
    
  if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 8006e7a:	4b09      	ldr	r3, [pc, #36]	; (8006ea0 <SYSCFG_GetCompensationCellStatus+0x30>)
 8006e7c:	6a1b      	ldr	r3, [r3, #32]
 8006e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d002      	beq.n	8006e8c <SYSCFG_GetCompensationCellStatus+0x1c>
  {
    bitstatus = SET;
 8006e86:	2301      	movs	r3, #1
 8006e88:	71fb      	strb	r3, [r7, #7]
 8006e8a:	e001      	b.n	8006e90 <SYSCFG_GetCompensationCellStatus+0x20>
  }
  else
  {
    bitstatus = RESET;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	71fb      	strb	r3, [r7, #7]
  }
  return bitstatus;
 8006e90:	79fb      	ldrb	r3, [r7, #7]
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	370c      	adds	r7, #12
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	40013800 	.word	0x40013800

08006ea4 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b082      	sub	sp, #8
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4a5f      	ldr	r2, [pc, #380]	; (800702c <TIM_DeInit+0x188>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d108      	bne.n	8006ec6 <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8006eb4:	2001      	movs	r0, #1
 8006eb6:	2101      	movs	r1, #1
 8006eb8:	f7fe fb58 	bl	800556c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8006ebc:	2001      	movs	r0, #1
 8006ebe:	2100      	movs	r1, #0
 8006ec0:	f7fe fb54 	bl	800556c <RCC_APB2PeriphResetCmd>
 8006ec4:	e0af      	b.n	8007026 <TIM_DeInit+0x182>
  } 
  else if (TIMx == TIM2) 
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ecc:	d108      	bne.n	8006ee0 <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8006ece:	2001      	movs	r0, #1
 8006ed0:	2101      	movs	r1, #1
 8006ed2:	f7fe fb2d 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8006ed6:	2001      	movs	r0, #1
 8006ed8:	2100      	movs	r1, #0
 8006eda:	f7fe fb29 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8006ede:	e0a2      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM3)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	4a53      	ldr	r2, [pc, #332]	; (8007030 <TIM_DeInit+0x18c>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d108      	bne.n	8006efa <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8006ee8:	2002      	movs	r0, #2
 8006eea:	2101      	movs	r1, #1
 8006eec:	f7fe fb20 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8006ef0:	2002      	movs	r0, #2
 8006ef2:	2100      	movs	r1, #0
 8006ef4:	f7fe fb1c 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8006ef8:	e095      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM4)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a4d      	ldr	r2, [pc, #308]	; (8007034 <TIM_DeInit+0x190>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d108      	bne.n	8006f14 <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8006f02:	2004      	movs	r0, #4
 8006f04:	2101      	movs	r1, #1
 8006f06:	f7fe fb13 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8006f0a:	2004      	movs	r0, #4
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	f7fe fb0f 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8006f12:	e088      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM5)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4a48      	ldr	r2, [pc, #288]	; (8007038 <TIM_DeInit+0x194>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d108      	bne.n	8006f2e <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8006f1c:	2008      	movs	r0, #8
 8006f1e:	2101      	movs	r1, #1
 8006f20:	f7fe fb06 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8006f24:	2008      	movs	r0, #8
 8006f26:	2100      	movs	r1, #0
 8006f28:	f7fe fb02 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8006f2c:	e07b      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM6)  
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a42      	ldr	r2, [pc, #264]	; (800703c <TIM_DeInit+0x198>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d108      	bne.n	8006f48 <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8006f36:	2010      	movs	r0, #16
 8006f38:	2101      	movs	r1, #1
 8006f3a:	f7fe faf9 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8006f3e:	2010      	movs	r0, #16
 8006f40:	2100      	movs	r1, #0
 8006f42:	f7fe faf5 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8006f46:	e06e      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM7)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4a3d      	ldr	r2, [pc, #244]	; (8007040 <TIM_DeInit+0x19c>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d108      	bne.n	8006f62 <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8006f50:	2020      	movs	r0, #32
 8006f52:	2101      	movs	r1, #1
 8006f54:	f7fe faec 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8006f58:	2020      	movs	r0, #32
 8006f5a:	2100      	movs	r1, #0
 8006f5c:	f7fe fae8 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8006f60:	e061      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM8)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a37      	ldr	r2, [pc, #220]	; (8007044 <TIM_DeInit+0x1a0>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d108      	bne.n	8006f7c <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8006f6a:	2002      	movs	r0, #2
 8006f6c:	2101      	movs	r1, #1
 8006f6e:	f7fe fafd 	bl	800556c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8006f72:	2002      	movs	r0, #2
 8006f74:	2100      	movs	r1, #0
 8006f76:	f7fe faf9 	bl	800556c <RCC_APB2PeriphResetCmd>
 8006f7a:	e054      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM9)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a32      	ldr	r2, [pc, #200]	; (8007048 <TIM_DeInit+0x1a4>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d10a      	bne.n	8006f9a <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8006f84:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8006f88:	2101      	movs	r1, #1
 8006f8a:	f7fe faef 	bl	800556c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8006f8e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8006f92:	2100      	movs	r1, #0
 8006f94:	f7fe faea 	bl	800556c <RCC_APB2PeriphResetCmd>
 8006f98:	e045      	b.n	8007026 <TIM_DeInit+0x182>
   }  
  else if (TIMx == TIM10)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a2b      	ldr	r2, [pc, #172]	; (800704c <TIM_DeInit+0x1a8>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d10a      	bne.n	8006fb8 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8006fa2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006fa6:	2101      	movs	r1, #1
 8006fa8:	f7fe fae0 	bl	800556c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8006fac:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006fb0:	2100      	movs	r1, #0
 8006fb2:	f7fe fadb 	bl	800556c <RCC_APB2PeriphResetCmd>
 8006fb6:	e036      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM11) 
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a25      	ldr	r2, [pc, #148]	; (8007050 <TIM_DeInit+0x1ac>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d10a      	bne.n	8006fd6 <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8006fc0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006fc4:	2101      	movs	r1, #1
 8006fc6:	f7fe fad1 	bl	800556c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8006fca:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006fce:	2100      	movs	r1, #0
 8006fd0:	f7fe facc 	bl	800556c <RCC_APB2PeriphResetCmd>
 8006fd4:	e027      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM12)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	4a1e      	ldr	r2, [pc, #120]	; (8007054 <TIM_DeInit+0x1b0>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d108      	bne.n	8006ff0 <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8006fde:	2040      	movs	r0, #64	; 0x40
 8006fe0:	2101      	movs	r1, #1
 8006fe2:	f7fe faa5 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8006fe6:	2040      	movs	r0, #64	; 0x40
 8006fe8:	2100      	movs	r1, #0
 8006fea:	f7fe faa1 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8006fee:	e01a      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM13) 
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a19      	ldr	r2, [pc, #100]	; (8007058 <TIM_DeInit+0x1b4>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d108      	bne.n	800700a <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8006ff8:	2080      	movs	r0, #128	; 0x80
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	f7fe fa98 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8007000:	2080      	movs	r0, #128	; 0x80
 8007002:	2100      	movs	r1, #0
 8007004:	f7fe fa94 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8007008:	e00d      	b.n	8007026 <TIM_DeInit+0x182>
  }  
  else
  { 
    if (TIMx == TIM14) 
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a13      	ldr	r2, [pc, #76]	; (800705c <TIM_DeInit+0x1b8>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d109      	bne.n	8007026 <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8007012:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007016:	2101      	movs	r1, #1
 8007018:	f7fe fa8a 	bl	8005530 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 800701c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007020:	2100      	movs	r1, #0
 8007022:	f7fe fa85 	bl	8005530 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 8007026:	3708      	adds	r7, #8
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	40010000 	.word	0x40010000
 8007030:	40000400 	.word	0x40000400
 8007034:	40000800 	.word	0x40000800
 8007038:	40000c00 	.word	0x40000c00
 800703c:	40001000 	.word	0x40001000
 8007040:	40001400 	.word	0x40001400
 8007044:	40010400 	.word	0x40010400
 8007048:	40014000 	.word	0x40014000
 800704c:	40014400 	.word	0x40014400
 8007050:	40014800 	.word	0x40014800
 8007054:	40001800 	.word	0x40001800
 8007058:	40001c00 	.word	0x40001c00
 800705c:	40002000 	.word	0x40002000

08007060 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8007060:	b480      	push	{r7}
 8007062:	b085      	sub	sp, #20
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800706a:	2300      	movs	r3, #0
 800706c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	881b      	ldrh	r3, [r3, #0]
 8007072:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	4a28      	ldr	r2, [pc, #160]	; (8007118 <TIM_TimeBaseInit+0xb8>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d013      	beq.n	80070a4 <TIM_TimeBaseInit+0x44>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	4a27      	ldr	r2, [pc, #156]	; (800711c <TIM_TimeBaseInit+0xbc>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d00f      	beq.n	80070a4 <TIM_TimeBaseInit+0x44>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800708a:	d00b      	beq.n	80070a4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	4a24      	ldr	r2, [pc, #144]	; (8007120 <TIM_TimeBaseInit+0xc0>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d007      	beq.n	80070a4 <TIM_TimeBaseInit+0x44>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	4a23      	ldr	r2, [pc, #140]	; (8007124 <TIM_TimeBaseInit+0xc4>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d003      	beq.n	80070a4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a22      	ldr	r2, [pc, #136]	; (8007128 <TIM_TimeBaseInit+0xc8>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d108      	bne.n	80070b6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80070a4:	89fb      	ldrh	r3, [r7, #14]
 80070a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070aa:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	885a      	ldrh	r2, [r3, #2]
 80070b0:	89fb      	ldrh	r3, [r7, #14]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	4a1c      	ldr	r2, [pc, #112]	; (800712c <TIM_TimeBaseInit+0xcc>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d00c      	beq.n	80070d8 <TIM_TimeBaseInit+0x78>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4a1b      	ldr	r2, [pc, #108]	; (8007130 <TIM_TimeBaseInit+0xd0>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d008      	beq.n	80070d8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80070c6:	89fb      	ldrh	r3, [r7, #14]
 80070c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070cc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	891a      	ldrh	r2, [r3, #8]
 80070d2:	89fb      	ldrh	r3, [r7, #14]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	89fa      	ldrh	r2, [r7, #14]
 80070dc:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	685a      	ldr	r2, [r3, #4]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	881a      	ldrh	r2, [r3, #0]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4a09      	ldr	r2, [pc, #36]	; (8007118 <TIM_TimeBaseInit+0xb8>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d003      	beq.n	80070fe <TIM_TimeBaseInit+0x9e>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a08      	ldr	r2, [pc, #32]	; (800711c <TIM_TimeBaseInit+0xbc>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d104      	bne.n	8007108 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	7a9b      	ldrb	r3, [r3, #10]
 8007102:	b29a      	uxth	r2, r3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	829a      	strh	r2, [r3, #20]
}
 800710e:	3714      	adds	r7, #20
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr
 8007118:	40010000 	.word	0x40010000
 800711c:	40010400 	.word	0x40010400
 8007120:	40000400 	.word	0x40000400
 8007124:	40000800 	.word	0x40000800
 8007128:	40000c00 	.word	0x40000c00
 800712c:	40001000 	.word	0x40001000
 8007130:	40001400 	.word	0x40001400

08007134 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007142:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2200      	movs	r2, #0
 8007148:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	729a      	strb	r2, [r3, #10]
}
 800715c:	370c      	adds	r7, #12
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr
 8007166:	bf00      	nop

08007168 <TIM_PrescalerConfig>:
  *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	460b      	mov	r3, r1
 8007172:	807b      	strh	r3, [r7, #2]
 8007174:	4613      	mov	r3, r2
 8007176:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	887a      	ldrh	r2, [r7, #2]
 800717c:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	883a      	ldrh	r2, [r7, #0]
 8007182:	829a      	strh	r2, [r3, #20]
}
 8007184:	370c      	adds	r7, #12
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop

08007190 <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8007190:	b480      	push	{r7}
 8007192:	b085      	sub	sp, #20
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	460b      	mov	r3, r1
 800719a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 800719c:	2300      	movs	r3, #0
 800719e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	881b      	ldrh	r3, [r3, #0]
 80071a4:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071a6:	89fb      	ldrh	r3, [r7, #14]
 80071a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ac:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80071ae:	89fa      	ldrh	r2, [r7, #14]
 80071b0:	887b      	ldrh	r3, [r7, #2]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	89fa      	ldrh	r2, [r7, #14]
 80071ba:	801a      	strh	r2, [r3, #0]
}
 80071bc:	3714      	adds	r7, #20
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr
 80071c6:	bf00      	nop

080071c8 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	683a      	ldr	r2, [r7, #0]
 80071d6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80071d8:	370c      	adds	r7, #12
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr
 80071e2:	bf00      	nop

080071e4 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	683a      	ldr	r2, [r7, #0]
 80071f2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80071f4:	370c      	adds	r7, #12
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop

08007200 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800720c:	4618      	mov	r0, r3
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007224:	b29b      	uxth	r3, r3
}
 8007226:	4618      	mov	r0, r3
 8007228:	370c      	adds	r7, #12
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop

08007234 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	460b      	mov	r3, r1
 800723e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007240:	78fb      	ldrb	r3, [r7, #3]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d008      	beq.n	8007258 <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	881b      	ldrh	r3, [r3, #0]
 800724a:	b29b      	uxth	r3, r3
 800724c:	f043 0302 	orr.w	r3, r3, #2
 8007250:	b29a      	uxth	r2, r3
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	801a      	strh	r2, [r3, #0]
 8007256:	e007      	b.n	8007268 <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	881b      	ldrh	r3, [r3, #0]
 800725c:	b29b      	uxth	r3, r3
 800725e:	f023 0302 	bic.w	r3, r3, #2
 8007262:	b29a      	uxth	r2, r3
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	801a      	strh	r2, [r3, #0]
  }
}
 8007268:	370c      	adds	r7, #12
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop

08007274 <TIM_UpdateRequestConfig>:
  *                 generation through the slave mode controller.
  *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	460b      	mov	r3, r1
 800727e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8007280:	887b      	ldrh	r3, [r7, #2]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d008      	beq.n	8007298 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	881b      	ldrh	r3, [r3, #0]
 800728a:	b29b      	uxth	r3, r3
 800728c:	f043 0304 	orr.w	r3, r3, #4
 8007290:	b29a      	uxth	r2, r3
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	801a      	strh	r2, [r3, #0]
 8007296:	e007      	b.n	80072a8 <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	881b      	ldrh	r3, [r3, #0]
 800729c:	b29b      	uxth	r3, r3
 800729e:	f023 0304 	bic.w	r3, r3, #4
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	801a      	strh	r2, [r3, #0]
  }
}
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr
 80072b2:	bf00      	nop

080072b4 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	460b      	mov	r3, r1
 80072be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80072c0:	78fb      	ldrb	r3, [r7, #3]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d008      	beq.n	80072d8 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	881b      	ldrh	r3, [r3, #0]
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072d0:	b29a      	uxth	r2, r3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	801a      	strh	r2, [r3, #0]
 80072d6:	e007      	b.n	80072e8 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	881b      	ldrh	r3, [r3, #0]
 80072dc:	b29b      	uxth	r3, r3
 80072de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072e2:	b29a      	uxth	r2, r3
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	801a      	strh	r2, [r3, #0]
  }
}
 80072e8:	370c      	adds	r7, #12
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop

080072f4 <TIM_SelectOnePulseMode>:
  *            @arg TIM_OPMode_Single
  *            @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	460b      	mov	r3, r1
 80072fe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	881b      	ldrh	r3, [r3, #0]
 8007304:	b29b      	uxth	r3, r3
 8007306:	f023 0308 	bic.w	r3, r3, #8
 800730a:	b29a      	uxth	r2, r3
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	801a      	strh	r2, [r3, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	881b      	ldrh	r3, [r3, #0]
 8007314:	b29a      	uxth	r2, r3
 8007316:	887b      	ldrh	r3, [r7, #2]
 8007318:	4313      	orrs	r3, r2
 800731a:	b29a      	uxth	r2, r3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	801a      	strh	r2, [r3, #0]
}
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop

0800732c <TIM_SetClockDivision>:
  *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	460b      	mov	r3, r1
 8007336:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	881b      	ldrh	r3, [r3, #0]
 800733c:	b29b      	uxth	r3, r3
 800733e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007342:	b29a      	uxth	r2, r3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	801a      	strh	r2, [r3, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	881b      	ldrh	r3, [r3, #0]
 800734c:	b29a      	uxth	r2, r3
 800734e:	887b      	ldrh	r3, [r7, #2]
 8007350:	4313      	orrs	r3, r2
 8007352:	b29a      	uxth	r2, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	801a      	strh	r2, [r3, #0]
}
 8007358:	370c      	adds	r7, #12
 800735a:	46bd      	mov	sp, r7
 800735c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007360:	4770      	bx	lr
 8007362:	bf00      	nop

08007364 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	460b      	mov	r3, r1
 800736e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007370:	78fb      	ldrb	r3, [r7, #3]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d008      	beq.n	8007388 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	881b      	ldrh	r3, [r3, #0]
 800737a:	b29b      	uxth	r3, r3
 800737c:	f043 0301 	orr.w	r3, r3, #1
 8007380:	b29a      	uxth	r2, r3
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	801a      	strh	r2, [r3, #0]
 8007386:	e007      	b.n	8007398 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	881b      	ldrh	r3, [r3, #0]
 800738c:	b29b      	uxth	r3, r3
 800738e:	f023 0301 	bic.w	r3, r3, #1
 8007392:	b29a      	uxth	r2, r3
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	801a      	strh	r2, [r3, #0]
  }
}
 8007398:	370c      	adds	r7, #12
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop

080073a4 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b085      	sub	sp, #20
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80073ae:	2300      	movs	r3, #0
 80073b0:	817b      	strh	r3, [r7, #10]
 80073b2:	2300      	movs	r3, #0
 80073b4:	81fb      	strh	r3, [r7, #14]
 80073b6:	2300      	movs	r3, #0
 80073b8:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	8c1b      	ldrh	r3, [r3, #32]
 80073be:	b29b      	uxth	r3, r3
 80073c0:	f023 0301 	bic.w	r3, r3, #1
 80073c4:	b29a      	uxth	r2, r3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	8c1b      	ldrh	r3, [r3, #32]
 80073ce:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	889b      	ldrh	r3, [r3, #4]
 80073d4:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	8b1b      	ldrh	r3, [r3, #24]
 80073da:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 80073dc:	897b      	ldrh	r3, [r7, #10]
 80073de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073e2:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 80073e4:	897b      	ldrh	r3, [r7, #10]
 80073e6:	f023 0303 	bic.w	r3, r3, #3
 80073ea:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	881a      	ldrh	r2, [r3, #0]
 80073f0:	897b      	ldrh	r3, [r7, #10]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 80073f6:	89fb      	ldrh	r3, [r7, #14]
 80073f8:	f023 0302 	bic.w	r3, r3, #2
 80073fc:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	899a      	ldrh	r2, [r3, #12]
 8007402:	89fb      	ldrh	r3, [r7, #14]
 8007404:	4313      	orrs	r3, r2
 8007406:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	885a      	ldrh	r2, [r3, #2]
 800740c:	89fb      	ldrh	r3, [r7, #14]
 800740e:	4313      	orrs	r3, r2
 8007410:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a1e      	ldr	r2, [pc, #120]	; (8007490 <TIM_OC1Init+0xec>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d003      	beq.n	8007422 <TIM_OC1Init+0x7e>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a1d      	ldr	r2, [pc, #116]	; (8007494 <TIM_OC1Init+0xf0>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d123      	bne.n	800746a <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8007422:	89fb      	ldrh	r3, [r7, #14]
 8007424:	f023 0308 	bic.w	r3, r3, #8
 8007428:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	89da      	ldrh	r2, [r3, #14]
 800742e:	89fb      	ldrh	r3, [r7, #14]
 8007430:	4313      	orrs	r3, r2
 8007432:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8007434:	89fb      	ldrh	r3, [r7, #14]
 8007436:	f023 0304 	bic.w	r3, r3, #4
 800743a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	889a      	ldrh	r2, [r3, #4]
 8007440:	89fb      	ldrh	r3, [r7, #14]
 8007442:	4313      	orrs	r3, r2
 8007444:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8007446:	89bb      	ldrh	r3, [r7, #12]
 8007448:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800744c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 800744e:	89bb      	ldrh	r3, [r7, #12]
 8007450:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007454:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	8a1a      	ldrh	r2, [r3, #16]
 800745a:	89bb      	ldrh	r3, [r7, #12]
 800745c:	4313      	orrs	r3, r2
 800745e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	8a5a      	ldrh	r2, [r3, #18]
 8007464:	89bb      	ldrh	r3, [r7, #12]
 8007466:	4313      	orrs	r3, r2
 8007468:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	89ba      	ldrh	r2, [r7, #12]
 800746e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	897a      	ldrh	r2, [r7, #10]
 8007474:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	689a      	ldr	r2, [r3, #8]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	89fa      	ldrh	r2, [r7, #14]
 8007482:	841a      	strh	r2, [r3, #32]
}
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	40010000 	.word	0x40010000
 8007494:	40010400 	.word	0x40010400

08007498 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8007498:	b480      	push	{r7}
 800749a:	b085      	sub	sp, #20
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80074a2:	2300      	movs	r3, #0
 80074a4:	817b      	strh	r3, [r7, #10]
 80074a6:	2300      	movs	r3, #0
 80074a8:	81fb      	strh	r3, [r7, #14]
 80074aa:	2300      	movs	r3, #0
 80074ac:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	8c1b      	ldrh	r3, [r3, #32]
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	f023 0310 	bic.w	r3, r3, #16
 80074b8:	b29a      	uxth	r2, r3
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	8c1b      	ldrh	r3, [r3, #32]
 80074c2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	889b      	ldrh	r3, [r3, #4]
 80074c8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	8b1b      	ldrh	r3, [r3, #24]
 80074ce:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80074d0:	897b      	ldrh	r3, [r7, #10]
 80074d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074d6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80074d8:	897b      	ldrh	r3, [r7, #10]
 80074da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074de:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	881b      	ldrh	r3, [r3, #0]
 80074e4:	021b      	lsls	r3, r3, #8
 80074e6:	b29a      	uxth	r2, r3
 80074e8:	897b      	ldrh	r3, [r7, #10]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 80074ee:	89fb      	ldrh	r3, [r7, #14]
 80074f0:	f023 0320 	bic.w	r3, r3, #32
 80074f4:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	899b      	ldrh	r3, [r3, #12]
 80074fa:	011b      	lsls	r3, r3, #4
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	89fb      	ldrh	r3, [r7, #14]
 8007500:	4313      	orrs	r3, r2
 8007502:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	885b      	ldrh	r3, [r3, #2]
 8007508:	011b      	lsls	r3, r3, #4
 800750a:	b29a      	uxth	r2, r3
 800750c:	89fb      	ldrh	r3, [r7, #14]
 800750e:	4313      	orrs	r3, r2
 8007510:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a22      	ldr	r2, [pc, #136]	; (80075a0 <TIM_OC2Init+0x108>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d003      	beq.n	8007522 <TIM_OC2Init+0x8a>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a21      	ldr	r2, [pc, #132]	; (80075a4 <TIM_OC2Init+0x10c>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d12b      	bne.n	800757a <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8007522:	89fb      	ldrh	r3, [r7, #14]
 8007524:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007528:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	89db      	ldrh	r3, [r3, #14]
 800752e:	011b      	lsls	r3, r3, #4
 8007530:	b29a      	uxth	r2, r3
 8007532:	89fb      	ldrh	r3, [r7, #14]
 8007534:	4313      	orrs	r3, r2
 8007536:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8007538:	89fb      	ldrh	r3, [r7, #14]
 800753a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800753e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	889b      	ldrh	r3, [r3, #4]
 8007544:	011b      	lsls	r3, r3, #4
 8007546:	b29a      	uxth	r2, r3
 8007548:	89fb      	ldrh	r3, [r7, #14]
 800754a:	4313      	orrs	r3, r2
 800754c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 800754e:	89bb      	ldrh	r3, [r7, #12]
 8007550:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007554:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8007556:	89bb      	ldrh	r3, [r7, #12]
 8007558:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800755c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	8a1b      	ldrh	r3, [r3, #16]
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	b29a      	uxth	r2, r3
 8007566:	89bb      	ldrh	r3, [r7, #12]
 8007568:	4313      	orrs	r3, r2
 800756a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	8a5b      	ldrh	r3, [r3, #18]
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	b29a      	uxth	r2, r3
 8007574:	89bb      	ldrh	r3, [r7, #12]
 8007576:	4313      	orrs	r3, r2
 8007578:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	89ba      	ldrh	r2, [r7, #12]
 800757e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	897a      	ldrh	r2, [r7, #10]
 8007584:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	689a      	ldr	r2, [r3, #8]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	89fa      	ldrh	r2, [r7, #14]
 8007592:	841a      	strh	r2, [r3, #32]
}
 8007594:	3714      	adds	r7, #20
 8007596:	46bd      	mov	sp, r7
 8007598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759c:	4770      	bx	lr
 800759e:	bf00      	nop
 80075a0:	40010000 	.word	0x40010000
 80075a4:	40010400 	.word	0x40010400

080075a8 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b085      	sub	sp, #20
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80075b2:	2300      	movs	r3, #0
 80075b4:	817b      	strh	r3, [r7, #10]
 80075b6:	2300      	movs	r3, #0
 80075b8:	81fb      	strh	r3, [r7, #14]
 80075ba:	2300      	movs	r3, #0
 80075bc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	8c1b      	ldrh	r3, [r3, #32]
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075c8:	b29a      	uxth	r2, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	8c1b      	ldrh	r3, [r3, #32]
 80075d2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	889b      	ldrh	r3, [r3, #4]
 80075d8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	8b9b      	ldrh	r3, [r3, #28]
 80075de:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 80075e0:	897b      	ldrh	r3, [r7, #10]
 80075e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075e6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 80075e8:	897b      	ldrh	r3, [r7, #10]
 80075ea:	f023 0303 	bic.w	r3, r3, #3
 80075ee:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	881a      	ldrh	r2, [r3, #0]
 80075f4:	897b      	ldrh	r3, [r7, #10]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80075fa:	89fb      	ldrh	r3, [r7, #14]
 80075fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007600:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	899b      	ldrh	r3, [r3, #12]
 8007606:	021b      	lsls	r3, r3, #8
 8007608:	b29a      	uxth	r2, r3
 800760a:	89fb      	ldrh	r3, [r7, #14]
 800760c:	4313      	orrs	r3, r2
 800760e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	885b      	ldrh	r3, [r3, #2]
 8007614:	021b      	lsls	r3, r3, #8
 8007616:	b29a      	uxth	r2, r3
 8007618:	89fb      	ldrh	r3, [r7, #14]
 800761a:	4313      	orrs	r3, r2
 800761c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a22      	ldr	r2, [pc, #136]	; (80076ac <TIM_OC3Init+0x104>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d003      	beq.n	800762e <TIM_OC3Init+0x86>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a21      	ldr	r2, [pc, #132]	; (80076b0 <TIM_OC3Init+0x108>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d12b      	bne.n	8007686 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800762e:	89fb      	ldrh	r3, [r7, #14]
 8007630:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007634:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	89db      	ldrh	r3, [r3, #14]
 800763a:	021b      	lsls	r3, r3, #8
 800763c:	b29a      	uxth	r2, r3
 800763e:	89fb      	ldrh	r3, [r7, #14]
 8007640:	4313      	orrs	r3, r2
 8007642:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8007644:	89fb      	ldrh	r3, [r7, #14]
 8007646:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800764a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	889b      	ldrh	r3, [r3, #4]
 8007650:	021b      	lsls	r3, r3, #8
 8007652:	b29a      	uxth	r2, r3
 8007654:	89fb      	ldrh	r3, [r7, #14]
 8007656:	4313      	orrs	r3, r2
 8007658:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800765a:	89bb      	ldrh	r3, [r7, #12]
 800765c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007660:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8007662:	89bb      	ldrh	r3, [r7, #12]
 8007664:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007668:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	8a1b      	ldrh	r3, [r3, #16]
 800766e:	011b      	lsls	r3, r3, #4
 8007670:	b29a      	uxth	r2, r3
 8007672:	89bb      	ldrh	r3, [r7, #12]
 8007674:	4313      	orrs	r3, r2
 8007676:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	8a5b      	ldrh	r3, [r3, #18]
 800767c:	011b      	lsls	r3, r3, #4
 800767e:	b29a      	uxth	r2, r3
 8007680:	89bb      	ldrh	r3, [r7, #12]
 8007682:	4313      	orrs	r3, r2
 8007684:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	89ba      	ldrh	r2, [r7, #12]
 800768a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	897a      	ldrh	r2, [r7, #10]
 8007690:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	689a      	ldr	r2, [r3, #8]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	89fa      	ldrh	r2, [r7, #14]
 800769e:	841a      	strh	r2, [r3, #32]
}
 80076a0:	3714      	adds	r7, #20
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	40010000 	.word	0x40010000
 80076b0:	40010400 	.word	0x40010400

080076b4 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80076be:	2300      	movs	r3, #0
 80076c0:	81bb      	strh	r3, [r7, #12]
 80076c2:	2300      	movs	r3, #0
 80076c4:	817b      	strh	r3, [r7, #10]
 80076c6:	2300      	movs	r3, #0
 80076c8:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	8c1b      	ldrh	r3, [r3, #32]
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80076d4:	b29a      	uxth	r2, r3
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	8c1b      	ldrh	r3, [r3, #32]
 80076de:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	889b      	ldrh	r3, [r3, #4]
 80076e4:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	8b9b      	ldrh	r3, [r3, #28]
 80076ea:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 80076ec:	89bb      	ldrh	r3, [r7, #12]
 80076ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076f2:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80076f4:	89bb      	ldrh	r3, [r7, #12]
 80076f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076fa:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	881b      	ldrh	r3, [r3, #0]
 8007700:	021b      	lsls	r3, r3, #8
 8007702:	b29a      	uxth	r2, r3
 8007704:	89bb      	ldrh	r3, [r7, #12]
 8007706:	4313      	orrs	r3, r2
 8007708:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800770a:	897b      	ldrh	r3, [r7, #10]
 800770c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007710:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	899b      	ldrh	r3, [r3, #12]
 8007716:	031b      	lsls	r3, r3, #12
 8007718:	b29a      	uxth	r2, r3
 800771a:	897b      	ldrh	r3, [r7, #10]
 800771c:	4313      	orrs	r3, r2
 800771e:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	885b      	ldrh	r3, [r3, #2]
 8007724:	031b      	lsls	r3, r3, #12
 8007726:	b29a      	uxth	r2, r3
 8007728:	897b      	ldrh	r3, [r7, #10]
 800772a:	4313      	orrs	r3, r2
 800772c:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a11      	ldr	r2, [pc, #68]	; (8007778 <TIM_OC4Init+0xc4>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d003      	beq.n	800773e <TIM_OC4Init+0x8a>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a10      	ldr	r2, [pc, #64]	; (800777c <TIM_OC4Init+0xc8>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d10a      	bne.n	8007754 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 800773e:	89fb      	ldrh	r3, [r7, #14]
 8007740:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007744:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	8a1b      	ldrh	r3, [r3, #16]
 800774a:	019b      	lsls	r3, r3, #6
 800774c:	b29a      	uxth	r2, r3
 800774e:	89fb      	ldrh	r3, [r7, #14]
 8007750:	4313      	orrs	r3, r2
 8007752:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	89fa      	ldrh	r2, [r7, #14]
 8007758:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	89ba      	ldrh	r2, [r7, #12]
 800775e:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	689a      	ldr	r2, [r3, #8]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	897a      	ldrh	r2, [r7, #10]
 800776c:	841a      	strh	r2, [r3, #32]
}
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr
 8007778:	40010000 	.word	0x40010000
 800777c:	40010400 	.word	0x40010400

08007780 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	825a      	strh	r2, [r3, #18]
}
 80077b8:	370c      	adds	r7, #12
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr
 80077c2:	bf00      	nop

080077c4 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	460b      	mov	r3, r1
 80077ce:	807b      	strh	r3, [r7, #2]
 80077d0:	4613      	mov	r3, r2
 80077d2:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 80077d4:	2300      	movs	r3, #0
 80077d6:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 80077d8:	2300      	movs	r3, #0
 80077da:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_OFFSET;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	3318      	adds	r3, #24
 80077e4:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 80077e6:	887b      	ldrh	r3, [r7, #2]
 80077e8:	2201      	movs	r2, #1
 80077ea:	fa02 f303 	lsl.w	r3, r2, r3
 80077ee:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	8c1b      	ldrh	r3, [r3, #32]
 80077f4:	b29a      	uxth	r2, r3
 80077f6:	897b      	ldrh	r3, [r7, #10]
 80077f8:	43db      	mvns	r3, r3
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	4013      	ands	r3, r2
 80077fe:	b29a      	uxth	r2, r3
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8007804:	887b      	ldrh	r3, [r7, #2]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d002      	beq.n	8007810 <TIM_SelectOCxM+0x4c>
 800780a:	887b      	ldrh	r3, [r7, #2]
 800780c:	2b08      	cmp	r3, #8
 800780e:	d114      	bne.n	800783a <TIM_SelectOCxM+0x76>
  {
    tmp += (TIM_Channel>>1);
 8007810:	887b      	ldrh	r3, [r7, #2]
 8007812:	085b      	lsrs	r3, r3, #1
 8007814:	b29b      	uxth	r3, r3
 8007816:	461a      	mov	r2, r3
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	4413      	add	r3, r2
 800781c:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6819      	ldr	r1, [r3, #0]
 8007824:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8007828:	400b      	ands	r3, r1
 800782a:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	6811      	ldr	r1, [r2, #0]
 8007832:	883a      	ldrh	r2, [r7, #0]
 8007834:	430a      	orrs	r2, r1
 8007836:	601a      	str	r2, [r3, #0]
 8007838:	e017      	b.n	800786a <TIM_SelectOCxM+0xa6>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 800783a:	887b      	ldrh	r3, [r7, #2]
 800783c:	3b04      	subs	r3, #4
 800783e:	b29b      	uxth	r3, r3
 8007840:	085b      	lsrs	r3, r3, #1
 8007842:	b29b      	uxth	r3, r3
 8007844:	461a      	mov	r2, r3
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	4413      	add	r3, r2
 800784a:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 800784c:	68fa      	ldr	r2, [r7, #12]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6819      	ldr	r1, [r3, #0]
 8007852:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8007856:	400b      	ands	r3, r1
 8007858:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	68fa      	ldr	r2, [r7, #12]
 800785e:	6812      	ldr	r2, [r2, #0]
 8007860:	8839      	ldrh	r1, [r7, #0]
 8007862:	0209      	lsls	r1, r1, #8
 8007864:	b289      	uxth	r1, r1
 8007866:	430a      	orrs	r2, r1
 8007868:	601a      	str	r2, [r3, #0]
  }
}
 800786a:	3714      	adds	r7, #20
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	683a      	ldr	r2, [r7, #0]
 8007882:	635a      	str	r2, [r3, #52]	; 0x34
}
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop

08007890 <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	683a      	ldr	r2, [r7, #0]
 800789e:	639a      	str	r2, [r3, #56]	; 0x38
}
 80078a0:	370c      	adds	r7, #12
 80078a2:	46bd      	mov	sp, r7
 80078a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a8:	4770      	bx	lr
 80078aa:	bf00      	nop

080078ac <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	683a      	ldr	r2, [r7, #0]
 80078ba:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80078bc:	370c      	adds	r7, #12
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop

080078c8 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	683a      	ldr	r2, [r7, #0]
 80078d6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80078d8:	370c      	adds	r7, #12
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr
 80078e2:	bf00      	nop

080078e4 <TIM_ForcedOC1Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b085      	sub	sp, #20
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	460b      	mov	r3, r1
 80078ee:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80078f0:	2300      	movs	r3, #0
 80078f2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	8b1b      	ldrh	r3, [r3, #24]
 80078f8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 80078fa:	89fb      	ldrh	r3, [r7, #14]
 80078fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007900:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8007902:	89fa      	ldrh	r2, [r7, #14]
 8007904:	887b      	ldrh	r3, [r7, #2]
 8007906:	4313      	orrs	r3, r2
 8007908:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	89fa      	ldrh	r2, [r7, #14]
 800790e:	831a      	strh	r2, [r3, #24]
}
 8007910:	3714      	adds	r7, #20
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr
 800791a:	bf00      	nop

0800791c <TIM_ForcedOC2Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 800791c:	b480      	push	{r7}
 800791e:	b085      	sub	sp, #20
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	460b      	mov	r3, r1
 8007926:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8007928:	2300      	movs	r3, #0
 800792a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	8b1b      	ldrh	r3, [r3, #24]
 8007930:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 8007932:	89fb      	ldrh	r3, [r7, #14]
 8007934:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007938:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 800793a:	887b      	ldrh	r3, [r7, #2]
 800793c:	021b      	lsls	r3, r3, #8
 800793e:	b29a      	uxth	r2, r3
 8007940:	89fb      	ldrh	r3, [r7, #14]
 8007942:	4313      	orrs	r3, r2
 8007944:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	89fa      	ldrh	r2, [r7, #14]
 800794a:	831a      	strh	r2, [r3, #24]
}
 800794c:	3714      	adds	r7, #20
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop

08007958 <TIM_ForcedOC3Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8007958:	b480      	push	{r7}
 800795a:	b085      	sub	sp, #20
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
 8007960:	460b      	mov	r3, r1
 8007962:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8007964:	2300      	movs	r3, #0
 8007966:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	8b9b      	ldrh	r3, [r3, #28]
 800796c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 800796e:	89fb      	ldrh	r3, [r7, #14]
 8007970:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007974:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8007976:	89fa      	ldrh	r2, [r7, #14]
 8007978:	887b      	ldrh	r3, [r7, #2]
 800797a:	4313      	orrs	r3, r2
 800797c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	89fa      	ldrh	r2, [r7, #14]
 8007982:	839a      	strh	r2, [r3, #28]
}
 8007984:	3714      	adds	r7, #20
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop

08007990 <TIM_ForcedOC4Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	460b      	mov	r3, r1
 800799a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800799c:	2300      	movs	r3, #0
 800799e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	8b9b      	ldrh	r3, [r3, #28]
 80079a4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 80079a6:	89fb      	ldrh	r3, [r7, #14]
 80079a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079ac:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 80079ae:	887b      	ldrh	r3, [r7, #2]
 80079b0:	021b      	lsls	r3, r3, #8
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	89fb      	ldrh	r3, [r7, #14]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	89fa      	ldrh	r2, [r7, #14]
 80079be:	839a      	strh	r2, [r3, #28]
}
 80079c0:	3714      	adds	r7, #20
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop

080079cc <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	460b      	mov	r3, r1
 80079d6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80079d8:	2300      	movs	r3, #0
 80079da:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	8b1b      	ldrh	r3, [r3, #24]
 80079e0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 80079e2:	89fb      	ldrh	r3, [r7, #14]
 80079e4:	f023 0308 	bic.w	r3, r3, #8
 80079e8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80079ea:	89fa      	ldrh	r2, [r7, #14]
 80079ec:	887b      	ldrh	r3, [r7, #2]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	89fa      	ldrh	r2, [r7, #14]
 80079f6:	831a      	strh	r2, [r3, #24]
}
 80079f8:	3714      	adds	r7, #20
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop

08007a04 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b085      	sub	sp, #20
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8007a10:	2300      	movs	r3, #0
 8007a12:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	8b1b      	ldrh	r3, [r3, #24]
 8007a18:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8007a1a:	89fb      	ldrh	r3, [r7, #14]
 8007a1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a20:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8007a22:	887b      	ldrh	r3, [r7, #2]
 8007a24:	021b      	lsls	r3, r3, #8
 8007a26:	b29a      	uxth	r2, r3
 8007a28:	89fb      	ldrh	r3, [r7, #14]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	89fa      	ldrh	r2, [r7, #14]
 8007a32:	831a      	strh	r2, [r3, #24]
}
 8007a34:	3714      	adds	r7, #20
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr
 8007a3e:	bf00      	nop

08007a40 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b085      	sub	sp, #20
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	460b      	mov	r3, r1
 8007a4a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	8b9b      	ldrh	r3, [r3, #28]
 8007a54:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8007a56:	89fb      	ldrh	r3, [r7, #14]
 8007a58:	f023 0308 	bic.w	r3, r3, #8
 8007a5c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8007a5e:	89fa      	ldrh	r2, [r7, #14]
 8007a60:	887b      	ldrh	r3, [r7, #2]
 8007a62:	4313      	orrs	r3, r2
 8007a64:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	89fa      	ldrh	r2, [r7, #14]
 8007a6a:	839a      	strh	r2, [r3, #28]
}
 8007a6c:	3714      	adds	r7, #20
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop

08007a78 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	460b      	mov	r3, r1
 8007a82:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8007a84:	2300      	movs	r3, #0
 8007a86:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	8b9b      	ldrh	r3, [r3, #28]
 8007a8c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8007a8e:	89fb      	ldrh	r3, [r7, #14]
 8007a90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a94:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8007a96:	887b      	ldrh	r3, [r7, #2]
 8007a98:	021b      	lsls	r3, r3, #8
 8007a9a:	b29a      	uxth	r2, r3
 8007a9c:	89fb      	ldrh	r3, [r7, #14]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	89fa      	ldrh	r2, [r7, #14]
 8007aa6:	839a      	strh	r2, [r3, #28]
}
 8007aa8:	3714      	adds	r7, #20
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop

08007ab4 <TIM_OC1FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b085      	sub	sp, #20
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
 8007abc:	460b      	mov	r3, r1
 8007abe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	8b1b      	ldrh	r3, [r3, #24]
 8007ac8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 8007aca:	89fb      	ldrh	r3, [r7, #14]
 8007acc:	f023 0304 	bic.w	r3, r3, #4
 8007ad0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8007ad2:	89fa      	ldrh	r2, [r7, #14]
 8007ad4:	887b      	ldrh	r3, [r7, #2]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	89fa      	ldrh	r2, [r7, #14]
 8007ade:	831a      	strh	r2, [r3, #24]
}
 8007ae0:	3714      	adds	r7, #20
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr
 8007aea:	bf00      	nop

08007aec <TIM_OC2FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b085      	sub	sp, #20
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	460b      	mov	r3, r1
 8007af6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8007af8:	2300      	movs	r3, #0
 8007afa:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	8b1b      	ldrh	r3, [r3, #24]
 8007b00:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8007b02:	89fb      	ldrh	r3, [r7, #14]
 8007b04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b08:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8007b0a:	887b      	ldrh	r3, [r7, #2]
 8007b0c:	021b      	lsls	r3, r3, #8
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	89fb      	ldrh	r3, [r7, #14]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	89fa      	ldrh	r2, [r7, #14]
 8007b1a:	831a      	strh	r2, [r3, #24]
}
 8007b1c:	3714      	adds	r7, #20
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop

08007b28 <TIM_OC3FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	460b      	mov	r3, r1
 8007b32:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8007b34:	2300      	movs	r3, #0
 8007b36:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	8b9b      	ldrh	r3, [r3, #28]
 8007b3c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 8007b3e:	89fb      	ldrh	r3, [r7, #14]
 8007b40:	f023 0304 	bic.w	r3, r3, #4
 8007b44:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8007b46:	89fa      	ldrh	r2, [r7, #14]
 8007b48:	887b      	ldrh	r3, [r7, #2]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	89fa      	ldrh	r2, [r7, #14]
 8007b52:	839a      	strh	r2, [r3, #28]
}
 8007b54:	3714      	adds	r7, #20
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop

08007b60 <TIM_OC4FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b085      	sub	sp, #20
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	460b      	mov	r3, r1
 8007b6a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	8b9b      	ldrh	r3, [r3, #28]
 8007b74:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 8007b76:	89fb      	ldrh	r3, [r7, #14]
 8007b78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b7c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8007b7e:	887b      	ldrh	r3, [r7, #2]
 8007b80:	021b      	lsls	r3, r3, #8
 8007b82:	b29a      	uxth	r2, r3
 8007b84:	89fb      	ldrh	r3, [r7, #14]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	89fa      	ldrh	r2, [r7, #14]
 8007b8e:	839a      	strh	r2, [r3, #28]
}
 8007b90:	3714      	adds	r7, #20
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr
 8007b9a:	bf00      	nop

08007b9c <TIM_ClearOC1Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	8b1b      	ldrh	r3, [r3, #24]
 8007bb0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 8007bb2:	89fb      	ldrh	r3, [r7, #14]
 8007bb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bb8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8007bba:	89fa      	ldrh	r2, [r7, #14]
 8007bbc:	887b      	ldrh	r3, [r7, #2]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	89fa      	ldrh	r2, [r7, #14]
 8007bc6:	831a      	strh	r2, [r3, #24]
}
 8007bc8:	3714      	adds	r7, #20
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr
 8007bd2:	bf00      	nop

08007bd4 <TIM_ClearOC2Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	460b      	mov	r3, r1
 8007bde:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8007be0:	2300      	movs	r3, #0
 8007be2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	8b1b      	ldrh	r3, [r3, #24]
 8007be8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 8007bea:	89fb      	ldrh	r3, [r7, #14]
 8007bec:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007bf0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8007bf2:	887b      	ldrh	r3, [r7, #2]
 8007bf4:	021b      	lsls	r3, r3, #8
 8007bf6:	b29a      	uxth	r2, r3
 8007bf8:	89fb      	ldrh	r3, [r7, #14]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	89fa      	ldrh	r2, [r7, #14]
 8007c02:	831a      	strh	r2, [r3, #24]
}
 8007c04:	3714      	adds	r7, #20
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr
 8007c0e:	bf00      	nop

08007c10 <TIM_ClearOC3Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b085      	sub	sp, #20
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
 8007c18:	460b      	mov	r3, r1
 8007c1a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	8b9b      	ldrh	r3, [r3, #28]
 8007c24:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 8007c26:	89fb      	ldrh	r3, [r7, #14]
 8007c28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c2c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8007c2e:	89fa      	ldrh	r2, [r7, #14]
 8007c30:	887b      	ldrh	r3, [r7, #2]
 8007c32:	4313      	orrs	r3, r2
 8007c34:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	89fa      	ldrh	r2, [r7, #14]
 8007c3a:	839a      	strh	r2, [r3, #28]
}
 8007c3c:	3714      	adds	r7, #20
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c44:	4770      	bx	lr
 8007c46:	bf00      	nop

08007c48 <TIM_ClearOC4Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b085      	sub	sp, #20
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	460b      	mov	r3, r1
 8007c52:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8007c54:	2300      	movs	r3, #0
 8007c56:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	8b9b      	ldrh	r3, [r3, #28]
 8007c5c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 8007c5e:	89fb      	ldrh	r3, [r7, #14]
 8007c60:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007c64:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8007c66:	887b      	ldrh	r3, [r7, #2]
 8007c68:	021b      	lsls	r3, r3, #8
 8007c6a:	b29a      	uxth	r2, r3
 8007c6c:	89fb      	ldrh	r3, [r7, #14]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	89fa      	ldrh	r2, [r7, #14]
 8007c76:	839a      	strh	r2, [r3, #28]
}
 8007c78:	3714      	adds	r7, #20
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr
 8007c82:	bf00      	nop

08007c84 <TIM_OC1PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8007c90:	2300      	movs	r3, #0
 8007c92:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	8c1b      	ldrh	r3, [r3, #32]
 8007c98:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 8007c9a:	89fb      	ldrh	r3, [r7, #14]
 8007c9c:	f023 0302 	bic.w	r3, r3, #2
 8007ca0:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 8007ca2:	89fa      	ldrh	r2, [r7, #14]
 8007ca4:	887b      	ldrh	r3, [r7, #2]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	89fa      	ldrh	r2, [r7, #14]
 8007cae:	841a      	strh	r2, [r3, #32]
}
 8007cb0:	3714      	adds	r7, #20
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop

08007cbc <TIM_OC1NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b085      	sub	sp, #20
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	460b      	mov	r3, r1
 8007cc6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	8c1b      	ldrh	r3, [r3, #32]
 8007cd0:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8007cd2:	89fb      	ldrh	r3, [r7, #14]
 8007cd4:	f023 0308 	bic.w	r3, r3, #8
 8007cd8:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 8007cda:	89fa      	ldrh	r2, [r7, #14]
 8007cdc:	887b      	ldrh	r3, [r7, #2]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	89fa      	ldrh	r2, [r7, #14]
 8007ce6:	841a      	strh	r2, [r3, #32]
}
 8007ce8:	3714      	adds	r7, #20
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop

08007cf4 <TIM_OC2PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b085      	sub	sp, #20
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	460b      	mov	r3, r1
 8007cfe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8007d00:	2300      	movs	r3, #0
 8007d02:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	8c1b      	ldrh	r3, [r3, #32]
 8007d08:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 8007d0a:	89fb      	ldrh	r3, [r7, #14]
 8007d0c:	f023 0320 	bic.w	r3, r3, #32
 8007d10:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8007d12:	887b      	ldrh	r3, [r7, #2]
 8007d14:	011b      	lsls	r3, r3, #4
 8007d16:	b29a      	uxth	r2, r3
 8007d18:	89fb      	ldrh	r3, [r7, #14]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	89fa      	ldrh	r2, [r7, #14]
 8007d22:	841a      	strh	r2, [r3, #32]
}
 8007d24:	3714      	adds	r7, #20
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop

08007d30 <TIM_OC2NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b085      	sub	sp, #20
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	460b      	mov	r3, r1
 8007d3a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	8c1b      	ldrh	r3, [r3, #32]
 8007d44:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8007d46:	89fb      	ldrh	r3, [r7, #14]
 8007d48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d4c:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8007d4e:	887b      	ldrh	r3, [r7, #2]
 8007d50:	011b      	lsls	r3, r3, #4
 8007d52:	b29a      	uxth	r2, r3
 8007d54:	89fb      	ldrh	r3, [r7, #14]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	89fa      	ldrh	r2, [r7, #14]
 8007d5e:	841a      	strh	r2, [r3, #32]
}
 8007d60:	3714      	adds	r7, #20
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop

08007d6c <TIM_OC3PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	460b      	mov	r3, r1
 8007d76:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	8c1b      	ldrh	r3, [r3, #32]
 8007d80:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8007d82:	89fb      	ldrh	r3, [r7, #14]
 8007d84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d88:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8007d8a:	887b      	ldrh	r3, [r7, #2]
 8007d8c:	021b      	lsls	r3, r3, #8
 8007d8e:	b29a      	uxth	r2, r3
 8007d90:	89fb      	ldrh	r3, [r7, #14]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	89fa      	ldrh	r2, [r7, #14]
 8007d9a:	841a      	strh	r2, [r3, #32]
}
 8007d9c:	3714      	adds	r7, #20
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr
 8007da6:	bf00      	nop

08007da8 <TIM_OC3NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b085      	sub	sp, #20
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	460b      	mov	r3, r1
 8007db2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8007db4:	2300      	movs	r3, #0
 8007db6:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	8c1b      	ldrh	r3, [r3, #32]
 8007dbc:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8007dbe:	89fb      	ldrh	r3, [r7, #14]
 8007dc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007dc4:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8007dc6:	887b      	ldrh	r3, [r7, #2]
 8007dc8:	021b      	lsls	r3, r3, #8
 8007dca:	b29a      	uxth	r2, r3
 8007dcc:	89fb      	ldrh	r3, [r7, #14]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	89fa      	ldrh	r2, [r7, #14]
 8007dd6:	841a      	strh	r2, [r3, #32]
}
 8007dd8:	3714      	adds	r7, #20
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr
 8007de2:	bf00      	nop

08007de4 <TIM_OC4PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b085      	sub	sp, #20
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	460b      	mov	r3, r1
 8007dee:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8007df0:	2300      	movs	r3, #0
 8007df2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	8c1b      	ldrh	r3, [r3, #32]
 8007df8:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8007dfa:	89fb      	ldrh	r3, [r7, #14]
 8007dfc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e00:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8007e02:	887b      	ldrh	r3, [r7, #2]
 8007e04:	031b      	lsls	r3, r3, #12
 8007e06:	b29a      	uxth	r2, r3
 8007e08:	89fb      	ldrh	r3, [r7, #14]
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	89fa      	ldrh	r2, [r7, #14]
 8007e12:	841a      	strh	r2, [r3, #32]
}
 8007e14:	3714      	adds	r7, #20
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr
 8007e1e:	bf00      	nop

08007e20 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	460b      	mov	r3, r1
 8007e2a:	807b      	strh	r3, [r7, #2]
 8007e2c:	4613      	mov	r3, r2
 8007e2e:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8007e30:	2300      	movs	r3, #0
 8007e32:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 8007e34:	887b      	ldrh	r3, [r7, #2]
 8007e36:	2201      	movs	r2, #1
 8007e38:	fa02 f303 	lsl.w	r3, r2, r3
 8007e3c:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	8c1b      	ldrh	r3, [r3, #32]
 8007e42:	b29a      	uxth	r2, r3
 8007e44:	89fb      	ldrh	r3, [r7, #14]
 8007e46:	43db      	mvns	r3, r3
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	b29a      	uxth	r2, r3
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	8c1b      	ldrh	r3, [r3, #32]
 8007e56:	b29a      	uxth	r2, r3
 8007e58:	8839      	ldrh	r1, [r7, #0]
 8007e5a:	887b      	ldrh	r3, [r7, #2]
 8007e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	4313      	orrs	r3, r2
 8007e64:	b29a      	uxth	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	841a      	strh	r2, [r3, #32]
}
 8007e6a:	3714      	adds	r7, #20
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b085      	sub	sp, #20
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	460b      	mov	r3, r1
 8007e7e:	807b      	strh	r3, [r7, #2]
 8007e80:	4613      	mov	r3, r2
 8007e82:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8007e84:	2300      	movs	r3, #0
 8007e86:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8007e88:	887b      	ldrh	r3, [r7, #2]
 8007e8a:	2204      	movs	r2, #4
 8007e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e90:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	8c1b      	ldrh	r3, [r3, #32]
 8007e96:	b29a      	uxth	r2, r3
 8007e98:	89fb      	ldrh	r3, [r7, #14]
 8007e9a:	43db      	mvns	r3, r3
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	b29a      	uxth	r2, r3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	8c1b      	ldrh	r3, [r3, #32]
 8007eaa:	b29a      	uxth	r2, r3
 8007eac:	8839      	ldrh	r1, [r7, #0]
 8007eae:	887b      	ldrh	r3, [r7, #2]
 8007eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	841a      	strh	r2, [r3, #32]
}
 8007ebe:	3714      	adds	r7, #20
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr

08007ec8 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b082      	sub	sp, #8
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	881b      	ldrh	r3, [r3, #0]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d10f      	bne.n	8007efa <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	8859      	ldrh	r1, [r3, #2]
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	889a      	ldrh	r2, [r3, #4]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	891b      	ldrh	r3, [r3, #8]
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 fcb0 	bl	800884c <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	88db      	ldrh	r3, [r3, #6]
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	f000 f8e0 	bl	80080b8 <TIM_SetIC1Prescaler>
 8007ef8:	e036      	b.n	8007f68 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	881b      	ldrh	r3, [r3, #0]
 8007efe:	2b04      	cmp	r3, #4
 8007f00:	d10f      	bne.n	8007f22 <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	8859      	ldrh	r1, [r3, #2]
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	889a      	ldrh	r2, [r3, #4]
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	891b      	ldrh	r3, [r3, #8]
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 fcde 	bl	80088d0 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	88db      	ldrh	r3, [r3, #6]
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	f000 f8e8 	bl	80080f0 <TIM_SetIC2Prescaler>
 8007f20:	e022      	b.n	8007f68 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	881b      	ldrh	r3, [r3, #0]
 8007f26:	2b08      	cmp	r3, #8
 8007f28:	d10f      	bne.n	8007f4a <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	8859      	ldrh	r1, [r3, #2]
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	889a      	ldrh	r2, [r3, #4]
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	891b      	ldrh	r3, [r3, #8]
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f000 fd16 	bl	8008968 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	88db      	ldrh	r3, [r3, #6]
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	4619      	mov	r1, r3
 8007f44:	f000 f8f2 	bl	800812c <TIM_SetIC3Prescaler>
 8007f48:	e00e      	b.n	8007f68 <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	8859      	ldrh	r1, [r3, #2]
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	889a      	ldrh	r2, [r3, #4]
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	891b      	ldrh	r3, [r3, #8]
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 fd4e 	bl	80089f8 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	88db      	ldrh	r3, [r3, #6]
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	4619      	mov	r1, r3
 8007f64:	f000 f8fe 	bl	8008164 <TIM_SetIC4Prescaler>
  }
}
 8007f68:	3708      	adds	r7, #8
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
 8007f6e:	bf00      	nop

08007f70 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b083      	sub	sp, #12
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	811a      	strh	r2, [r3, #8]
}
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b084      	sub	sp, #16
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 8007faa:	2300      	movs	r3, #0
 8007fac:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	81bb      	strh	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	885b      	ldrh	r3, [r3, #2]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d102      	bne.n	8007fc0 <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 8007fba:	2302      	movs	r3, #2
 8007fbc:	81fb      	strh	r3, [r7, #14]
 8007fbe:	e001      	b.n	8007fc4 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	889b      	ldrh	r3, [r3, #4]
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d102      	bne.n	8007fd2 <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8007fcc:	2302      	movs	r3, #2
 8007fce:	81bb      	strh	r3, [r7, #12]
 8007fd0:	e001      	b.n	8007fd6 <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	881b      	ldrh	r3, [r3, #0]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d11c      	bne.n	8008018 <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	8859      	ldrh	r1, [r3, #2]
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	889a      	ldrh	r2, [r3, #4]
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	891b      	ldrh	r3, [r3, #8]
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 fc2e 	bl	800884c <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	88db      	ldrh	r3, [r3, #6]
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	f000 f85e 	bl	80080b8 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	891b      	ldrh	r3, [r3, #8]
 8008000:	89f9      	ldrh	r1, [r7, #14]
 8008002:	89ba      	ldrh	r2, [r7, #12]
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 fc63 	bl	80088d0 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	88db      	ldrh	r3, [r3, #6]
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	4619      	mov	r1, r3
 8008012:	f000 f86d 	bl	80080f0 <TIM_SetIC2Prescaler>
 8008016:	e01b      	b.n	8008050 <TIM_PWMIConfig+0xb0>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	8859      	ldrh	r1, [r3, #2]
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	889a      	ldrh	r2, [r3, #4]
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	891b      	ldrh	r3, [r3, #8]
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 fc53 	bl	80088d0 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	88db      	ldrh	r3, [r3, #6]
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	4619      	mov	r1, r3
 8008032:	f000 f85d 	bl	80080f0 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	891b      	ldrh	r3, [r3, #8]
 800803a:	89f9      	ldrh	r1, [r7, #14]
 800803c:	89ba      	ldrh	r2, [r7, #12]
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 fc04 	bl	800884c <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	88db      	ldrh	r3, [r3, #6]
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	4619      	mov	r1, r3
 800804c:	f000 f834 	bl	80080b8 <TIM_SetIC1Prescaler>
  }
}
 8008050:	3710      	adds	r7, #16
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}
 8008056:	bf00      	nop

08008058 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8008058:	b480      	push	{r7}
 800805a:	b083      	sub	sp, #12
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8008064:	4618      	mov	r0, r3
 8008066:	370c      	adds	r7, #12
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8008070:	b480      	push	{r7}
 8008072:	b083      	sub	sp, #12
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800807c:	4618      	mov	r0, r3
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8008094:	4618      	mov	r0, r3
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b083      	sub	sp, #12
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	370c      	adds	r7, #12
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b083      	sub	sp, #12
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	460b      	mov	r3, r1
 80080c2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	8b1b      	ldrh	r3, [r3, #24]
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	f023 030c 	bic.w	r3, r3, #12
 80080ce:	b29a      	uxth	r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	831a      	strh	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	8b1b      	ldrh	r3, [r3, #24]
 80080d8:	b29a      	uxth	r2, r3
 80080da:	887b      	ldrh	r3, [r7, #2]
 80080dc:	4313      	orrs	r3, r2
 80080de:	b29a      	uxth	r2, r3
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	831a      	strh	r2, [r3, #24]
}
 80080e4:	370c      	adds	r7, #12
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b083      	sub	sp, #12
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	460b      	mov	r3, r1
 80080fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	8b1b      	ldrh	r3, [r3, #24]
 8008100:	b29b      	uxth	r3, r3
 8008102:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008106:	b29a      	uxth	r2, r3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	831a      	strh	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	8b1b      	ldrh	r3, [r3, #24]
 8008110:	b29a      	uxth	r2, r3
 8008112:	887b      	ldrh	r3, [r7, #2]
 8008114:	021b      	lsls	r3, r3, #8
 8008116:	b29b      	uxth	r3, r3
 8008118:	4313      	orrs	r3, r2
 800811a:	b29a      	uxth	r2, r3
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	831a      	strh	r2, [r3, #24]
}
 8008120:	370c      	adds	r7, #12
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr
 800812a:	bf00      	nop

0800812c <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	460b      	mov	r3, r1
 8008136:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	8b9b      	ldrh	r3, [r3, #28]
 800813c:	b29b      	uxth	r3, r3
 800813e:	f023 030c 	bic.w	r3, r3, #12
 8008142:	b29a      	uxth	r2, r3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	839a      	strh	r2, [r3, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	8b9b      	ldrh	r3, [r3, #28]
 800814c:	b29a      	uxth	r2, r3
 800814e:	887b      	ldrh	r3, [r7, #2]
 8008150:	4313      	orrs	r3, r2
 8008152:	b29a      	uxth	r2, r3
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	839a      	strh	r2, [r3, #28]
}
 8008158:	370c      	adds	r7, #12
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop

08008164 <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8008164:	b480      	push	{r7}
 8008166:	b083      	sub	sp, #12
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	460b      	mov	r3, r1
 800816e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	8b9b      	ldrh	r3, [r3, #28]
 8008174:	b29b      	uxth	r3, r3
 8008176:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800817a:	b29a      	uxth	r2, r3
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	839a      	strh	r2, [r3, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	8b9b      	ldrh	r3, [r3, #28]
 8008184:	b29a      	uxth	r2, r3
 8008186:	887b      	ldrh	r3, [r7, #2]
 8008188:	021b      	lsls	r3, r3, #8
 800818a:	b29b      	uxth	r3, r3
 800818c:	4313      	orrs	r3, r2
 800818e:	b29a      	uxth	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	839a      	strh	r2, [r3, #28]
}
 8008194:	370c      	adds	r7, #12
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr
 800819e:	bf00      	nop

080081a0 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b083      	sub	sp, #12
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	881a      	ldrh	r2, [r3, #0]
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	885b      	ldrh	r3, [r3, #2]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80081ba:	4313      	orrs	r3, r2
 80081bc:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80081c2:	4313      	orrs	r3, r2
 80081c4:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80081ca:	4313      	orrs	r3, r2
 80081cc:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80081d2:	4313      	orrs	r3, r2
 80081d4:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80081da:	4313      	orrs	r3, r2
 80081dc:	b29a      	uxth	r2, r3
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 80081e4:	370c      	adds	r7, #12
 80081e6:	46bd      	mov	sp, r7
 80081e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ec:	4770      	bx	lr
 80081ee:	bf00      	nop

080081f0 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b083      	sub	sp, #12
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2200      	movs	r2, #0
 80081fc:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2200      	movs	r2, #0
 8008202:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2200      	movs	r2, #0
 8008214:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	819a      	strh	r2, [r3, #12]
}
 8008222:	370c      	adds	r7, #12
 8008224:	46bd      	mov	sp, r7
 8008226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822a:	4770      	bx	lr

0800822c <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	460b      	mov	r3, r1
 8008236:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008238:	78fb      	ldrb	r3, [r7, #3]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00c      	beq.n	8008258 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008244:	b29b      	uxth	r3, r3
 8008246:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800824a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800824e:	b29a      	uxth	r2, r3
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8008256:	e009      	b.n	800826c <TIM_CtrlPWMOutputs+0x40>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800825e:	b29b      	uxth	r3, r3
 8008260:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008264:	b29a      	uxth	r2, r3
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 800826c:	370c      	adds	r7, #12
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr
 8008276:	bf00      	nop

08008278 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	460b      	mov	r3, r1
 8008282:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008284:	78fb      	ldrb	r3, [r7, #3]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d008      	beq.n	800829c <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	889b      	ldrh	r3, [r3, #4]
 800828e:	b29b      	uxth	r3, r3
 8008290:	f043 0304 	orr.w	r3, r3, #4
 8008294:	b29a      	uxth	r2, r3
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	809a      	strh	r2, [r3, #4]
 800829a:	e007      	b.n	80082ac <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	889b      	ldrh	r3, [r3, #4]
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	f023 0304 	bic.w	r3, r3, #4
 80082a6:	b29a      	uxth	r2, r3
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	809a      	strh	r2, [r3, #4]
  }
}
 80082ac:	370c      	adds	r7, #12
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop

080082b8 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
 80082c0:	460b      	mov	r3, r1
 80082c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80082c4:	78fb      	ldrb	r3, [r7, #3]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d008      	beq.n	80082dc <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	889b      	ldrh	r3, [r3, #4]
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	f043 0301 	orr.w	r3, r3, #1
 80082d4:	b29a      	uxth	r2, r3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	809a      	strh	r2, [r3, #4]
 80082da:	e007      	b.n	80082ec <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	889b      	ldrh	r3, [r3, #4]
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	f023 0301 	bic.w	r3, r3, #1
 80082e6:	b29a      	uxth	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	809a      	strh	r2, [r3, #4]
  }
}
 80082ec:	370c      	adds	r7, #12
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop

080082f8 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	460b      	mov	r3, r1
 8008302:	807b      	strh	r3, [r7, #2]
 8008304:	4613      	mov	r3, r2
 8008306:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8008308:	787b      	ldrb	r3, [r7, #1]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d008      	beq.n	8008320 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	899b      	ldrh	r3, [r3, #12]
 8008312:	b29a      	uxth	r2, r3
 8008314:	887b      	ldrh	r3, [r7, #2]
 8008316:	4313      	orrs	r3, r2
 8008318:	b29a      	uxth	r2, r3
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	819a      	strh	r2, [r3, #12]
 800831e:	e009      	b.n	8008334 <TIM_ITConfig+0x3c>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	899b      	ldrh	r3, [r3, #12]
 8008324:	b29a      	uxth	r2, r3
 8008326:	887b      	ldrh	r3, [r7, #2]
 8008328:	43db      	mvns	r3, r3
 800832a:	b29b      	uxth	r3, r3
 800832c:	4013      	ands	r3, r2
 800832e:	b29a      	uxth	r2, r3
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	819a      	strh	r2, [r3, #12]
  }
}
 8008334:	370c      	adds	r7, #12
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop

08008340 <TIM_GenerateEvent>:
  * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
  *        
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	460b      	mov	r3, r1
 800834a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	887a      	ldrh	r2, [r7, #2]
 8008350:	829a      	strh	r2, [r3, #20]
}
 8008352:	370c      	adds	r7, #12
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr

0800835c <TIM_GetFlagStatus>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  *
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 800835c:	b480      	push	{r7}
 800835e:	b085      	sub	sp, #20
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
 8008364:	460b      	mov	r3, r1
 8008366:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8008368:	2300      	movs	r3, #0
 800836a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	8a1b      	ldrh	r3, [r3, #16]
 8008370:	b29a      	uxth	r2, r3
 8008372:	887b      	ldrh	r3, [r7, #2]
 8008374:	4013      	ands	r3, r2
 8008376:	b29b      	uxth	r3, r3
 8008378:	2b00      	cmp	r3, #0
 800837a:	d002      	beq.n	8008382 <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 800837c:	2301      	movs	r3, #1
 800837e:	73fb      	strb	r3, [r7, #15]
 8008380:	e001      	b.n	8008386 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8008382:	2300      	movs	r3, #0
 8008384:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008386:	7bfb      	ldrb	r3, [r7, #15]
}
 8008388:	4618      	mov	r0, r3
 800838a:	3714      	adds	r7, #20
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <TIM_ClearFlag>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	460b      	mov	r3, r1
 800839e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 80083a0:	887b      	ldrh	r3, [r7, #2]
 80083a2:	43db      	mvns	r3, r3
 80083a4:	b29a      	uxth	r2, r3
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	821a      	strh	r2, [r3, #16]
}
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	460b      	mov	r3, r1
 80083be:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80083c0:	2300      	movs	r3, #0
 80083c2:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80083c4:	2300      	movs	r3, #0
 80083c6:	81bb      	strh	r3, [r7, #12]
 80083c8:	2300      	movs	r3, #0
 80083ca:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	8a1b      	ldrh	r3, [r3, #16]
 80083d0:	b29a      	uxth	r2, r3
 80083d2:	887b      	ldrh	r3, [r7, #2]
 80083d4:	4013      	ands	r3, r2
 80083d6:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	899b      	ldrh	r3, [r3, #12]
 80083dc:	b29a      	uxth	r2, r3
 80083de:	887b      	ldrh	r3, [r7, #2]
 80083e0:	4013      	ands	r3, r2
 80083e2:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80083e4:	89bb      	ldrh	r3, [r7, #12]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d005      	beq.n	80083f6 <TIM_GetITStatus+0x42>
 80083ea:	897b      	ldrh	r3, [r7, #10]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d002      	beq.n	80083f6 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80083f0:	2301      	movs	r3, #1
 80083f2:	73fb      	strb	r3, [r7, #15]
 80083f4:	e001      	b.n	80083fa <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80083f6:	2300      	movs	r3, #0
 80083f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80083fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3714      	adds	r7, #20
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr

08008408 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8008408:	b480      	push	{r7}
 800840a:	b083      	sub	sp, #12
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	460b      	mov	r3, r1
 8008412:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8008414:	887b      	ldrh	r3, [r7, #2]
 8008416:	43db      	mvns	r3, r3
 8008418:	b29a      	uxth	r2, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	821a      	strh	r2, [r3, #16]
}
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <TIM_DMAConfig>:
  * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
  *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
 8008430:	460b      	mov	r3, r1
 8008432:	807b      	strh	r3, [r7, #2]
 8008434:	4613      	mov	r3, r2
 8008436:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8008438:	887a      	ldrh	r2, [r7, #2]
 800843a:	883b      	ldrh	r3, [r7, #0]
 800843c:	4313      	orrs	r3, r2
 800843e:	b29a      	uxth	r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8008450:	b480      	push	{r7}
 8008452:	b083      	sub	sp, #12
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	460b      	mov	r3, r1
 800845a:	807b      	strh	r3, [r7, #2]
 800845c:	4613      	mov	r3, r2
 800845e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8008460:	787b      	ldrb	r3, [r7, #1]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d008      	beq.n	8008478 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	899b      	ldrh	r3, [r3, #12]
 800846a:	b29a      	uxth	r2, r3
 800846c:	887b      	ldrh	r3, [r7, #2]
 800846e:	4313      	orrs	r3, r2
 8008470:	b29a      	uxth	r2, r3
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	819a      	strh	r2, [r3, #12]
 8008476:	e009      	b.n	800848c <TIM_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	899b      	ldrh	r3, [r3, #12]
 800847c:	b29a      	uxth	r2, r3
 800847e:	887b      	ldrh	r3, [r7, #2]
 8008480:	43db      	mvns	r3, r3
 8008482:	b29b      	uxth	r3, r3
 8008484:	4013      	ands	r3, r2
 8008486:	b29a      	uxth	r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	819a      	strh	r2, [r3, #12]
  }
}
 800848c:	370c      	adds	r7, #12
 800848e:	46bd      	mov	sp, r7
 8008490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008494:	4770      	bx	lr
 8008496:	bf00      	nop

08008498 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	460b      	mov	r3, r1
 80084a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80084a4:	78fb      	ldrb	r3, [r7, #3]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d008      	beq.n	80084bc <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	889b      	ldrh	r3, [r3, #4]
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	f043 0308 	orr.w	r3, r3, #8
 80084b4:	b29a      	uxth	r2, r3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	809a      	strh	r2, [r3, #4]
 80084ba:	e007      	b.n	80084cc <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	889b      	ldrh	r3, [r3, #4]
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	f023 0308 	bic.w	r3, r3, #8
 80084c6:	b29a      	uxth	r2, r3
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	809a      	strh	r2, [r3, #4]
  }
}
 80084cc:	370c      	adds	r7, #12
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop

080084d8 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 80084d8:	b480      	push	{r7}
 80084da:	b083      	sub	sp, #12
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	891b      	ldrh	r3, [r3, #8]
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	f023 0307 	bic.w	r3, r3, #7
 80084ea:	b29a      	uxth	r2, r3
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	811a      	strh	r2, [r3, #8]
}
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop

080084fc <TIM_ITRxExternalClockConfig>:
  *            @arg TIM_TS_ITR2: Internal Trigger 2
  *            @arg TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b082      	sub	sp, #8
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	460b      	mov	r3, r1
 8008506:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 8008508:	887b      	ldrh	r3, [r7, #2]
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	4619      	mov	r1, r3
 800850e:	f000 f887 	bl	8008620 <TIM_SelectInputTrigger>

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	891b      	ldrh	r3, [r3, #8]
 8008516:	b29b      	uxth	r3, r3
 8008518:	f043 0307 	orr.w	r3, r3, #7
 800851c:	b29a      	uxth	r2, r3
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	811a      	strh	r2, [r3, #8]
}
 8008522:	3708      	adds	r7, #8
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	4608      	mov	r0, r1
 8008532:	4611      	mov	r1, r2
 8008534:	461a      	mov	r2, r3
 8008536:	4603      	mov	r3, r0
 8008538:	817b      	strh	r3, [r7, #10]
 800853a:	460b      	mov	r3, r1
 800853c:	813b      	strh	r3, [r7, #8]
 800853e:	4613      	mov	r3, r2
 8008540:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8008542:	897b      	ldrh	r3, [r7, #10]
 8008544:	2b60      	cmp	r3, #96	; 0x60
 8008546:	d107      	bne.n	8008558 <TIM_TIxExternalClockConfig+0x30>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8008548:	893a      	ldrh	r2, [r7, #8]
 800854a:	88fb      	ldrh	r3, [r7, #6]
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	4611      	mov	r1, r2
 8008550:	2201      	movs	r2, #1
 8008552:	f000 f9bd 	bl	80088d0 <TI2_Config>
 8008556:	e006      	b.n	8008566 <TIM_TIxExternalClockConfig+0x3e>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8008558:	893a      	ldrh	r2, [r7, #8]
 800855a:	88fb      	ldrh	r3, [r7, #6]
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	4611      	mov	r1, r2
 8008560:	2201      	movs	r2, #1
 8008562:	f000 f973 	bl	800884c <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 8008566:	897b      	ldrh	r3, [r7, #10]
 8008568:	68f8      	ldr	r0, [r7, #12]
 800856a:	4619      	mov	r1, r3
 800856c:	f000 f858 	bl	8008620 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	891b      	ldrh	r3, [r3, #8]
 8008574:	b29b      	uxth	r3, r3
 8008576:	f043 0307 	orr.w	r3, r3, #7
 800857a:	b29a      	uxth	r2, r3
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	811a      	strh	r2, [r3, #8]
}
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop

08008588 <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b086      	sub	sp, #24
 800858c:	af00      	add	r7, sp, #0
 800858e:	60f8      	str	r0, [r7, #12]
 8008590:	4608      	mov	r0, r1
 8008592:	4611      	mov	r1, r2
 8008594:	461a      	mov	r2, r3
 8008596:	4603      	mov	r3, r0
 8008598:	817b      	strh	r3, [r7, #10]
 800859a:	460b      	mov	r3, r1
 800859c:	813b      	strh	r3, [r7, #8]
 800859e:	4613      	mov	r3, r2
 80085a0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 80085a2:	2300      	movs	r3, #0
 80085a4:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80085a6:	8979      	ldrh	r1, [r7, #10]
 80085a8:	893a      	ldrh	r2, [r7, #8]
 80085aa:	88fb      	ldrh	r3, [r7, #6]
 80085ac:	68f8      	ldr	r0, [r7, #12]
 80085ae:	f000 f8a7 	bl	8008700 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	891b      	ldrh	r3, [r3, #8]
 80085b6:	82fb      	strh	r3, [r7, #22]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 80085b8:	8afb      	ldrh	r3, [r7, #22]
 80085ba:	f023 0307 	bic.w	r3, r3, #7
 80085be:	82fb      	strh	r3, [r7, #22]

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 80085c0:	8afb      	ldrh	r3, [r7, #22]
 80085c2:	f043 0307 	orr.w	r3, r3, #7
 80085c6:	82fb      	strh	r3, [r7, #22]

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 80085c8:	8afb      	ldrh	r3, [r7, #22]
 80085ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085ce:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 80085d0:	8afb      	ldrh	r3, [r7, #22]
 80085d2:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80085d6:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	8afa      	ldrh	r2, [r7, #22]
 80085dc:	811a      	strh	r2, [r3, #8]
}
 80085de:	3718      	adds	r7, #24
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	60f8      	str	r0, [r7, #12]
 80085ec:	4608      	mov	r0, r1
 80085ee:	4611      	mov	r1, r2
 80085f0:	461a      	mov	r2, r3
 80085f2:	4603      	mov	r3, r0
 80085f4:	817b      	strh	r3, [r7, #10]
 80085f6:	460b      	mov	r3, r1
 80085f8:	813b      	strh	r3, [r7, #8]
 80085fa:	4613      	mov	r3, r2
 80085fc:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80085fe:	8979      	ldrh	r1, [r7, #10]
 8008600:	893a      	ldrh	r2, [r7, #8]
 8008602:	88fb      	ldrh	r3, [r7, #6]
 8008604:	68f8      	ldr	r0, [r7, #12]
 8008606:	f000 f87b 	bl	8008700 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	891b      	ldrh	r3, [r3, #8]
 800860e:	b29b      	uxth	r3, r3
 8008610:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008614:	b29a      	uxth	r2, r3
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	811a      	strh	r2, [r3, #8]
}
 800861a:	3710      	adds	r7, #16
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <TIM_SelectInputTrigger>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8008620:	b480      	push	{r7}
 8008622:	b085      	sub	sp, #20
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	460b      	mov	r3, r1
 800862a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 800862c:	2300      	movs	r3, #0
 800862e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	891b      	ldrh	r3, [r3, #8]
 8008634:	81fb      	strh	r3, [r7, #14]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8008636:	89fb      	ldrh	r3, [r7, #14]
 8008638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800863c:	81fb      	strh	r3, [r7, #14]

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800863e:	89fa      	ldrh	r2, [r7, #14]
 8008640:	887b      	ldrh	r3, [r7, #2]
 8008642:	4313      	orrs	r3, r2
 8008644:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	89fa      	ldrh	r2, [r7, #14]
 800864a:	811a      	strh	r2, [r3, #8]
}
 800864c:	3714      	adds	r7, #20
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr
 8008656:	bf00      	nop

08008658 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8008658:	b480      	push	{r7}
 800865a:	b083      	sub	sp, #12
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	460b      	mov	r3, r1
 8008662:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	889b      	ldrh	r3, [r3, #4]
 8008668:	b29b      	uxth	r3, r3
 800866a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800866e:	b29a      	uxth	r2, r3
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	889b      	ldrh	r3, [r3, #4]
 8008678:	b29a      	uxth	r2, r3
 800867a:	887b      	ldrh	r3, [r7, #2]
 800867c:	4313      	orrs	r3, r2
 800867e:	b29a      	uxth	r2, r3
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	809a      	strh	r2, [r3, #4]
}
 8008684:	370c      	adds	r7, #12
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop

08008690 <TIM_SelectSlaveMode>:
  *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI
  *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	460b      	mov	r3, r1
 800869a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	891b      	ldrh	r3, [r3, #8]
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	f023 0307 	bic.w	r3, r3, #7
 80086a6:	b29a      	uxth	r2, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	811a      	strh	r2, [r3, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	891b      	ldrh	r3, [r3, #8]
 80086b0:	b29a      	uxth	r2, r3
 80086b2:	887b      	ldrh	r3, [r7, #2]
 80086b4:	4313      	orrs	r3, r2
 80086b6:	b29a      	uxth	r2, r3
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	811a      	strh	r2, [r3, #8]
}
 80086bc:	370c      	adds	r7, #12
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr
 80086c6:	bf00      	nop

080086c8 <TIM_SelectMasterSlaveMode>:
  *                                             and its slaves (through TRGO)
  *            @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b083      	sub	sp, #12
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	460b      	mov	r3, r1
 80086d2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	891b      	ldrh	r3, [r3, #8]
 80086d8:	b29b      	uxth	r3, r3
 80086da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80086de:	b29a      	uxth	r2, r3
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	891b      	ldrh	r3, [r3, #8]
 80086e8:	b29a      	uxth	r2, r3
 80086ea:	887b      	ldrh	r3, [r7, #2]
 80086ec:	4313      	orrs	r3, r2
 80086ee:	b29a      	uxth	r2, r3
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	811a      	strh	r2, [r3, #8]
}
 80086f4:	370c      	adds	r7, #12
 80086f6:	46bd      	mov	sp, r7
 80086f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fc:	4770      	bx	lr
 80086fe:	bf00      	nop

08008700 <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8008700:	b480      	push	{r7}
 8008702:	b087      	sub	sp, #28
 8008704:	af00      	add	r7, sp, #0
 8008706:	60f8      	str	r0, [r7, #12]
 8008708:	4608      	mov	r0, r1
 800870a:	4611      	mov	r1, r2
 800870c:	461a      	mov	r2, r3
 800870e:	4603      	mov	r3, r0
 8008710:	817b      	strh	r3, [r7, #10]
 8008712:	460b      	mov	r3, r1
 8008714:	813b      	strh	r3, [r7, #8]
 8008716:	4613      	mov	r3, r2
 8008718:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800871a:	2300      	movs	r3, #0
 800871c:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	891b      	ldrh	r3, [r3, #8]
 8008722:	82fb      	strh	r3, [r7, #22]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 8008724:	8afb      	ldrh	r3, [r7, #22]
 8008726:	b2db      	uxtb	r3, r3
 8008728:	82fb      	strh	r3, [r7, #22]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 800872a:	88fb      	ldrh	r3, [r7, #6]
 800872c:	021b      	lsls	r3, r3, #8
 800872e:	b29a      	uxth	r2, r3
 8008730:	893b      	ldrh	r3, [r7, #8]
 8008732:	4313      	orrs	r3, r2
 8008734:	b29a      	uxth	r2, r3
 8008736:	897b      	ldrh	r3, [r7, #10]
 8008738:	4313      	orrs	r3, r2
 800873a:	b29a      	uxth	r2, r3
 800873c:	8afb      	ldrh	r3, [r7, #22]
 800873e:	4313      	orrs	r3, r2
 8008740:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	8afa      	ldrh	r2, [r7, #22]
 8008746:	811a      	strh	r2, [r3, #8]
}
 8008748:	371c      	adds	r7, #28
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr
 8008752:	bf00      	nop

08008754 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8008754:	b480      	push	{r7}
 8008756:	b087      	sub	sp, #28
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	4608      	mov	r0, r1
 800875e:	4611      	mov	r1, r2
 8008760:	461a      	mov	r2, r3
 8008762:	4603      	mov	r3, r0
 8008764:	817b      	strh	r3, [r7, #10]
 8008766:	460b      	mov	r3, r1
 8008768:	813b      	strh	r3, [r7, #8]
 800876a:	4613      	mov	r3, r2
 800876c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800876e:	2300      	movs	r3, #0
 8008770:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8008772:	2300      	movs	r3, #0
 8008774:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8008776:	2300      	movs	r3, #0
 8008778:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	891b      	ldrh	r3, [r3, #8]
 800877e:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	8b1b      	ldrh	r3, [r3, #24]
 8008784:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	8c1b      	ldrh	r3, [r3, #32]
 800878a:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800878c:	8afb      	ldrh	r3, [r7, #22]
 800878e:	f023 0307 	bic.w	r3, r3, #7
 8008792:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8008794:	8afa      	ldrh	r2, [r7, #22]
 8008796:	897b      	ldrh	r3, [r7, #10]
 8008798:	4313      	orrs	r3, r2
 800879a:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 800879c:	8abb      	ldrh	r3, [r7, #20]
 800879e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087a2:	f023 0303 	bic.w	r3, r3, #3
 80087a6:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80087a8:	8abb      	ldrh	r3, [r7, #20]
 80087aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087ae:	f043 0301 	orr.w	r3, r3, #1
 80087b2:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 80087b4:	8a7b      	ldrh	r3, [r7, #18]
 80087b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80087ba:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80087bc:	88fb      	ldrh	r3, [r7, #6]
 80087be:	011b      	lsls	r3, r3, #4
 80087c0:	b29a      	uxth	r2, r3
 80087c2:	893b      	ldrh	r3, [r7, #8]
 80087c4:	4313      	orrs	r3, r2
 80087c6:	b29a      	uxth	r2, r3
 80087c8:	8a7b      	ldrh	r3, [r7, #18]
 80087ca:	4313      	orrs	r3, r2
 80087cc:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	8afa      	ldrh	r2, [r7, #22]
 80087d2:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	8aba      	ldrh	r2, [r7, #20]
 80087d8:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	8a7a      	ldrh	r2, [r7, #18]
 80087de:	841a      	strh	r2, [r3, #32]
}
 80087e0:	371c      	adds	r7, #28
 80087e2:	46bd      	mov	sp, r7
 80087e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop

080087ec <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b083      	sub	sp, #12
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	460b      	mov	r3, r1
 80087f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80087f8:	78fb      	ldrb	r3, [r7, #3]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d008      	beq.n	8008810 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	889b      	ldrh	r3, [r3, #4]
 8008802:	b29b      	uxth	r3, r3
 8008804:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008808:	b29a      	uxth	r2, r3
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	809a      	strh	r2, [r3, #4]
 800880e:	e007      	b.n	8008820 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	889b      	ldrh	r3, [r3, #4]
 8008814:	b29b      	uxth	r3, r3
 8008816:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800881a:	b29a      	uxth	r2, r3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	809a      	strh	r2, [r3, #4]
  }
}
 8008820:	370c      	adds	r7, #12
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop

0800882c <TIM_RemapConfig>:
  *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
  *                                 (HSE divided by a programmable prescaler)  
  * @retval None
  */
void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
{
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	460b      	mov	r3, r1
 8008836:	807b      	strh	r3, [r7, #2]
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	887a      	ldrh	r2, [r7, #2]
 800883c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 8008840:	370c      	adds	r7, #12
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr
 800884a:	bf00      	nop

0800884c <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800884c:	b480      	push	{r7}
 800884e:	b087      	sub	sp, #28
 8008850:	af00      	add	r7, sp, #0
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	4608      	mov	r0, r1
 8008856:	4611      	mov	r1, r2
 8008858:	461a      	mov	r2, r3
 800885a:	4603      	mov	r3, r0
 800885c:	817b      	strh	r3, [r7, #10]
 800885e:	460b      	mov	r3, r1
 8008860:	813b      	strh	r3, [r7, #8]
 8008862:	4613      	mov	r3, r2
 8008864:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8008866:	2300      	movs	r3, #0
 8008868:	82fb      	strh	r3, [r7, #22]
 800886a:	2300      	movs	r3, #0
 800886c:	82bb      	strh	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	8c1b      	ldrh	r3, [r3, #32]
 8008872:	b29b      	uxth	r3, r3
 8008874:	f023 0301 	bic.w	r3, r3, #1
 8008878:	b29a      	uxth	r2, r3
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	8b1b      	ldrh	r3, [r3, #24]
 8008882:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	8c1b      	ldrh	r3, [r3, #32]
 8008888:	82bb      	strh	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 800888a:	8afb      	ldrh	r3, [r7, #22]
 800888c:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8008890:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8008892:	88fb      	ldrh	r3, [r7, #6]
 8008894:	011b      	lsls	r3, r3, #4
 8008896:	b29a      	uxth	r2, r3
 8008898:	893b      	ldrh	r3, [r7, #8]
 800889a:	4313      	orrs	r3, r2
 800889c:	b29a      	uxth	r2, r3
 800889e:	8afb      	ldrh	r3, [r7, #22]
 80088a0:	4313      	orrs	r3, r2
 80088a2:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80088a4:	8abb      	ldrh	r3, [r7, #20]
 80088a6:	f023 030a 	bic.w	r3, r3, #10
 80088aa:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80088ac:	897a      	ldrh	r2, [r7, #10]
 80088ae:	8abb      	ldrh	r3, [r7, #20]
 80088b0:	4313      	orrs	r3, r2
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	f043 0301 	orr.w	r3, r3, #1
 80088b8:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	8afa      	ldrh	r2, [r7, #22]
 80088be:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	8aba      	ldrh	r2, [r7, #20]
 80088c4:	841a      	strh	r2, [r3, #32]
}
 80088c6:	371c      	adds	r7, #28
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr

080088d0 <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b087      	sub	sp, #28
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	60f8      	str	r0, [r7, #12]
 80088d8:	4608      	mov	r0, r1
 80088da:	4611      	mov	r1, r2
 80088dc:	461a      	mov	r2, r3
 80088de:	4603      	mov	r3, r0
 80088e0:	817b      	strh	r3, [r7, #10]
 80088e2:	460b      	mov	r3, r1
 80088e4:	813b      	strh	r3, [r7, #8]
 80088e6:	4613      	mov	r3, r2
 80088e8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 80088ea:	2300      	movs	r3, #0
 80088ec:	82fb      	strh	r3, [r7, #22]
 80088ee:	2300      	movs	r3, #0
 80088f0:	82bb      	strh	r3, [r7, #20]
 80088f2:	2300      	movs	r3, #0
 80088f4:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	8c1b      	ldrh	r3, [r3, #32]
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	f023 0310 	bic.w	r3, r3, #16
 8008900:	b29a      	uxth	r2, r3
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	8b1b      	ldrh	r3, [r3, #24]
 800890a:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	8c1b      	ldrh	r3, [r3, #32]
 8008910:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8008912:	897b      	ldrh	r3, [r7, #10]
 8008914:	011b      	lsls	r3, r3, #4
 8008916:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8008918:	8afb      	ldrh	r3, [r7, #22]
 800891a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800891e:	051b      	lsls	r3, r3, #20
 8008920:	0d1b      	lsrs	r3, r3, #20
 8008922:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8008924:	88fb      	ldrh	r3, [r7, #6]
 8008926:	031b      	lsls	r3, r3, #12
 8008928:	b29a      	uxth	r2, r3
 800892a:	8afb      	ldrh	r3, [r7, #22]
 800892c:	4313      	orrs	r3, r2
 800892e:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8008930:	893b      	ldrh	r3, [r7, #8]
 8008932:	021b      	lsls	r3, r3, #8
 8008934:	b29a      	uxth	r2, r3
 8008936:	8afb      	ldrh	r3, [r7, #22]
 8008938:	4313      	orrs	r3, r2
 800893a:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800893c:	8abb      	ldrh	r3, [r7, #20]
 800893e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008942:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8008944:	8a7a      	ldrh	r2, [r7, #18]
 8008946:	8abb      	ldrh	r3, [r7, #20]
 8008948:	4313      	orrs	r3, r2
 800894a:	b29b      	uxth	r3, r3
 800894c:	f043 0310 	orr.w	r3, r3, #16
 8008950:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	8afa      	ldrh	r2, [r7, #22]
 8008956:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	8aba      	ldrh	r2, [r7, #20]
 800895c:	841a      	strh	r2, [r3, #32]
}
 800895e:	371c      	adds	r7, #28
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr

08008968 <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8008968:	b480      	push	{r7}
 800896a:	b087      	sub	sp, #28
 800896c:	af00      	add	r7, sp, #0
 800896e:	60f8      	str	r0, [r7, #12]
 8008970:	4608      	mov	r0, r1
 8008972:	4611      	mov	r1, r2
 8008974:	461a      	mov	r2, r3
 8008976:	4603      	mov	r3, r0
 8008978:	817b      	strh	r3, [r7, #10]
 800897a:	460b      	mov	r3, r1
 800897c:	813b      	strh	r3, [r7, #8]
 800897e:	4613      	mov	r3, r2
 8008980:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8008982:	2300      	movs	r3, #0
 8008984:	82fb      	strh	r3, [r7, #22]
 8008986:	2300      	movs	r3, #0
 8008988:	82bb      	strh	r3, [r7, #20]
 800898a:	2300      	movs	r3, #0
 800898c:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	8c1b      	ldrh	r3, [r3, #32]
 8008992:	b29b      	uxth	r3, r3
 8008994:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008998:	b29a      	uxth	r2, r3
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	8b9b      	ldrh	r3, [r3, #28]
 80089a2:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	8c1b      	ldrh	r3, [r3, #32]
 80089a8:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 80089aa:	897b      	ldrh	r3, [r7, #10]
 80089ac:	021b      	lsls	r3, r3, #8
 80089ae:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 80089b0:	8afb      	ldrh	r3, [r7, #22]
 80089b2:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80089b6:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80089b8:	88fb      	ldrh	r3, [r7, #6]
 80089ba:	011b      	lsls	r3, r3, #4
 80089bc:	b29a      	uxth	r2, r3
 80089be:	893b      	ldrh	r3, [r7, #8]
 80089c0:	4313      	orrs	r3, r2
 80089c2:	b29a      	uxth	r2, r3
 80089c4:	8afb      	ldrh	r3, [r7, #22]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80089ca:	8abb      	ldrh	r3, [r7, #20]
 80089cc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80089d0:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80089d2:	8a7a      	ldrh	r2, [r7, #18]
 80089d4:	8abb      	ldrh	r3, [r7, #20]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	b29b      	uxth	r3, r3
 80089da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089de:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	8afa      	ldrh	r2, [r7, #22]
 80089e4:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	8aba      	ldrh	r2, [r7, #20]
 80089ea:	841a      	strh	r2, [r3, #32]
}
 80089ec:	371c      	adds	r7, #28
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop

080089f8 <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b087      	sub	sp, #28
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	4608      	mov	r0, r1
 8008a02:	4611      	mov	r1, r2
 8008a04:	461a      	mov	r2, r3
 8008a06:	4603      	mov	r3, r0
 8008a08:	817b      	strh	r3, [r7, #10]
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	813b      	strh	r3, [r7, #8]
 8008a0e:	4613      	mov	r3, r2
 8008a10:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8008a12:	2300      	movs	r3, #0
 8008a14:	82fb      	strh	r3, [r7, #22]
 8008a16:	2300      	movs	r3, #0
 8008a18:	82bb      	strh	r3, [r7, #20]
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	8c1b      	ldrh	r3, [r3, #32]
 8008a22:	b29b      	uxth	r3, r3
 8008a24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a28:	b29a      	uxth	r2, r3
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	8b9b      	ldrh	r3, [r3, #28]
 8008a32:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	8c1b      	ldrh	r3, [r3, #32]
 8008a38:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8008a3a:	897b      	ldrh	r3, [r7, #10]
 8008a3c:	031b      	lsls	r3, r3, #12
 8008a3e:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8008a40:	8afb      	ldrh	r3, [r7, #22]
 8008a42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a46:	051b      	lsls	r3, r3, #20
 8008a48:	0d1b      	lsrs	r3, r3, #20
 8008a4a:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8008a4c:	893b      	ldrh	r3, [r7, #8]
 8008a4e:	021b      	lsls	r3, r3, #8
 8008a50:	b29a      	uxth	r2, r3
 8008a52:	8afb      	ldrh	r3, [r7, #22]
 8008a54:	4313      	orrs	r3, r2
 8008a56:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8008a58:	88fb      	ldrh	r3, [r7, #6]
 8008a5a:	031b      	lsls	r3, r3, #12
 8008a5c:	b29a      	uxth	r2, r3
 8008a5e:	8afb      	ldrh	r3, [r7, #22]
 8008a60:	4313      	orrs	r3, r2
 8008a62:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008a64:	8abb      	ldrh	r3, [r7, #20]
 8008a66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a6a:	045b      	lsls	r3, r3, #17
 8008a6c:	0c5b      	lsrs	r3, r3, #17
 8008a6e:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8008a70:	8a7a      	ldrh	r2, [r7, #18]
 8008a72:	8abb      	ldrh	r3, [r7, #20]
 8008a74:	4313      	orrs	r3, r2
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008a7c:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	8afa      	ldrh	r2, [r7, #22]
 8008a82:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	8aba      	ldrh	r2, [r7, #20]
 8008a88:	841a      	strh	r2, [r3, #32]
}
 8008a8a:	371c      	adds	r7, #28
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	4a3a      	ldr	r2, [pc, #232]	; (8008b88 <USART_DeInit+0xf4>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d108      	bne.n	8008ab6 <USART_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8008aa4:	2010      	movs	r0, #16
 8008aa6:	2101      	movs	r1, #1
 8008aa8:	f7fc fd60 	bl	800556c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8008aac:	2010      	movs	r0, #16
 8008aae:	2100      	movs	r1, #0
 8008ab0:	f7fc fd5c 	bl	800556c <RCC_APB2PeriphResetCmd>
 8008ab4:	e065      	b.n	8008b82 <USART_DeInit+0xee>
  }
  else if (USARTx == USART2)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	4a34      	ldr	r2, [pc, #208]	; (8008b8c <USART_DeInit+0xf8>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d10a      	bne.n	8008ad4 <USART_DeInit+0x40>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8008abe:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8008ac2:	2101      	movs	r1, #1
 8008ac4:	f7fc fd34 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8008ac8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8008acc:	2100      	movs	r1, #0
 8008ace:	f7fc fd2f 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8008ad2:	e056      	b.n	8008b82 <USART_DeInit+0xee>
  }
  else if (USARTx == USART3)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	4a2e      	ldr	r2, [pc, #184]	; (8008b90 <USART_DeInit+0xfc>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d10a      	bne.n	8008af2 <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8008adc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8008ae0:	2101      	movs	r1, #1
 8008ae2:	f7fc fd25 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8008ae6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8008aea:	2100      	movs	r1, #0
 8008aec:	f7fc fd20 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8008af0:	e047      	b.n	8008b82 <USART_DeInit+0xee>
  }    
  else if (USARTx == UART4)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	4a27      	ldr	r2, [pc, #156]	; (8008b94 <USART_DeInit+0x100>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d10a      	bne.n	8008b10 <USART_DeInit+0x7c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8008afa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8008afe:	2101      	movs	r1, #1
 8008b00:	f7fc fd16 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8008b04:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8008b08:	2100      	movs	r1, #0
 8008b0a:	f7fc fd11 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8008b0e:	e038      	b.n	8008b82 <USART_DeInit+0xee>
  }
  else if (USARTx == UART5)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	4a21      	ldr	r2, [pc, #132]	; (8008b98 <USART_DeInit+0x104>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d10a      	bne.n	8008b2e <USART_DeInit+0x9a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8008b18:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8008b1c:	2101      	movs	r1, #1
 8008b1e:	f7fc fd07 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8008b22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8008b26:	2100      	movs	r1, #0
 8008b28:	f7fc fd02 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8008b2c:	e029      	b.n	8008b82 <USART_DeInit+0xee>
  }  
  else if (USARTx == USART6)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	4a1a      	ldr	r2, [pc, #104]	; (8008b9c <USART_DeInit+0x108>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d108      	bne.n	8008b48 <USART_DeInit+0xb4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 8008b36:	2020      	movs	r0, #32
 8008b38:	2101      	movs	r1, #1
 8008b3a:	f7fc fd17 	bl	800556c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8008b3e:	2020      	movs	r0, #32
 8008b40:	2100      	movs	r1, #0
 8008b42:	f7fc fd13 	bl	800556c <RCC_APB2PeriphResetCmd>
 8008b46:	e01c      	b.n	8008b82 <USART_DeInit+0xee>
  }
  else if (USARTx == UART7)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	4a15      	ldr	r2, [pc, #84]	; (8008ba0 <USART_DeInit+0x10c>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d10a      	bne.n	8008b66 <USART_DeInit+0xd2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
 8008b50:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8008b54:	2101      	movs	r1, #1
 8008b56:	f7fc fceb 	bl	8005530 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
 8008b5a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8008b5e:	2100      	movs	r1, #0
 8008b60:	f7fc fce6 	bl	8005530 <RCC_APB1PeriphResetCmd>
 8008b64:	e00d      	b.n	8008b82 <USART_DeInit+0xee>
  }     
  else
  {
    if (USARTx == UART8)
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	4a0e      	ldr	r2, [pc, #56]	; (8008ba4 <USART_DeInit+0x110>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d109      	bne.n	8008b82 <USART_DeInit+0xee>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
 8008b6e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8008b72:	2101      	movs	r1, #1
 8008b74:	f7fc fcdc 	bl	8005530 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
 8008b78:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8008b7c:	2100      	movs	r1, #0
 8008b7e:	f7fc fcd7 	bl	8005530 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8008b82:	3708      	adds	r7, #8
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}
 8008b88:	40011000 	.word	0x40011000
 8008b8c:	40004400 	.word	0x40004400
 8008b90:	40004800 	.word	0x40004800
 8008b94:	40004c00 	.word	0x40004c00
 8008b98:	40005000 	.word	0x40005000
 8008b9c:	40011400 	.word	0x40011400
 8008ba0:	40007800 	.word	0x40007800
 8008ba4:	40007c00 	.word	0x40007c00

08008ba8 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b08a      	sub	sp, #40	; 0x28
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	627b      	str	r3, [r7, #36]	; 0x24
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	8a1b      	ldrh	r3, [r3, #16]
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8008bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bcc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008bd0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	88db      	ldrh	r3, [r3, #6]
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8008bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be0:	b29a      	uxth	r2, r3
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	899b      	ldrh	r3, [r3, #12]
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8008bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf0:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008bf4:	f023 030c 	bic.w	r3, r3, #12
 8008bf8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	889a      	ldrh	r2, [r3, #4]
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	891b      	ldrh	r3, [r3, #8]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	461a      	mov	r2, r3
 8008c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c12:	4313      	orrs	r3, r2
 8008c14:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8008c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c18:	b29a      	uxth	r2, r3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	8a9b      	ldrh	r3, [r3, #20]
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8008c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c2c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	899b      	ldrh	r3, [r3, #12]
 8008c32:	461a      	mov	r2, r3
 8008c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c36:	4313      	orrs	r3, r2
 8008c38:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8008c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3c:	b29a      	uxth	r2, r3
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8008c42:	f107 0308 	add.w	r3, r7, #8
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7fc f9d6 	bl	8004ff8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4a31      	ldr	r2, [pc, #196]	; (8008d14 <USART_Init+0x16c>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d003      	beq.n	8008c5c <USART_Init+0xb4>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4a30      	ldr	r2, [pc, #192]	; (8008d18 <USART_Init+0x170>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d102      	bne.n	8008c62 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	623b      	str	r3, [r7, #32]
 8008c60:	e001      	b.n	8008c66 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	899b      	ldrh	r3, [r3, #12]
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	b21b      	sxth	r3, r3
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	da0c      	bge.n	8008c8e <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8008c74:	6a3a      	ldr	r2, [r7, #32]
 8008c76:	4613      	mov	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	4413      	add	r3, r2
 8008c7c:	009a      	lsls	r2, r3, #2
 8008c7e:	441a      	add	r2, r3
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	005b      	lsls	r3, r3, #1
 8008c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c8a:	61fb      	str	r3, [r7, #28]
 8008c8c:	e00b      	b.n	8008ca6 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8008c8e:	6a3a      	ldr	r2, [r7, #32]
 8008c90:	4613      	mov	r3, r2
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	4413      	add	r3, r2
 8008c96:	009a      	lsls	r2, r3, #2
 8008c98:	441a      	add	r2, r3
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ca4:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	4a1c      	ldr	r2, [pc, #112]	; (8008d1c <USART_Init+0x174>)
 8008caa:	fba2 2303 	umull	r2, r3, r2, r3
 8008cae:	095b      	lsrs	r3, r3, #5
 8008cb0:	011b      	lsls	r3, r3, #4
 8008cb2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8008cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb6:	091b      	lsrs	r3, r3, #4
 8008cb8:	2264      	movs	r2, #100	; 0x64
 8008cba:	fb02 f303 	mul.w	r3, r2, r3
 8008cbe:	69fa      	ldr	r2, [r7, #28]
 8008cc0:	1ad3      	subs	r3, r2, r3
 8008cc2:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	899b      	ldrh	r3, [r3, #12]
 8008cc8:	b29b      	uxth	r3, r3
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	b21b      	sxth	r3, r3
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	da0c      	bge.n	8008cec <USART_Init+0x144>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8008cd2:	69bb      	ldr	r3, [r7, #24]
 8008cd4:	00db      	lsls	r3, r3, #3
 8008cd6:	3332      	adds	r3, #50	; 0x32
 8008cd8:	4a10      	ldr	r2, [pc, #64]	; (8008d1c <USART_Init+0x174>)
 8008cda:	fba2 2303 	umull	r2, r3, r2, r3
 8008cde:	095b      	lsrs	r3, r3, #5
 8008ce0:	f003 0307 	and.w	r3, r3, #7
 8008ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8008cea:	e00b      	b.n	8008d04 <USART_Init+0x15c>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8008cec:	69bb      	ldr	r3, [r7, #24]
 8008cee:	011b      	lsls	r3, r3, #4
 8008cf0:	3332      	adds	r3, #50	; 0x32
 8008cf2:	4a0a      	ldr	r2, [pc, #40]	; (8008d1c <USART_Init+0x174>)
 8008cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf8:	095b      	lsrs	r3, r3, #5
 8008cfa:	f003 030f 	and.w	r3, r3, #15
 8008cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d00:	4313      	orrs	r3, r2
 8008d02:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8008d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	811a      	strh	r2, [r3, #8]
}
 8008d0c:	3728      	adds	r7, #40	; 0x28
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
 8008d12:	bf00      	nop
 8008d14:	40011000 	.word	0x40011000
 8008d18:	40011400 	.word	0x40011400
 8008d1c:	51eb851f 	.word	0x51eb851f

08008d20 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8008d2e:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	220c      	movs	r2, #12
 8008d46:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	819a      	strh	r2, [r3, #12]
}
 8008d4e:	370c      	adds	r7, #12
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b085      	sub	sp, #20
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 8008d62:	2300      	movs	r3, #0
 8008d64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	8a1b      	ldrh	r3, [r3, #16]
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008d74:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	881a      	ldrh	r2, [r3, #0]
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	b29a      	uxth	r2, r3
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	889b      	ldrh	r3, [r3, #4]
 8008d86:	4313      	orrs	r3, r2
 8008d88:	b29a      	uxth	r2, r3
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	88db      	ldrh	r3, [r3, #6]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	461a      	mov	r2, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	4313      	orrs	r3, r2
 8008d98:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	b29a      	uxth	r2, r3
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	821a      	strh	r2, [r3, #16]
}
 8008da2:	3714      	adds	r7, #20
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	80da      	strh	r2, [r3, #6]
}
 8008dcc:	370c      	adds	r7, #12
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd4:	4770      	bx	lr
 8008dd6:	bf00      	nop

08008dd8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	460b      	mov	r3, r1
 8008de2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8008de4:	78fb      	ldrb	r3, [r7, #3]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d008      	beq.n	8008dfc <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	899b      	ldrh	r3, [r3, #12]
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008df4:	b29a      	uxth	r2, r3
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	819a      	strh	r2, [r3, #12]
 8008dfa:	e007      	b.n	8008e0c <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	899b      	ldrh	r3, [r3, #12]
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008e06:	b29a      	uxth	r2, r3
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	819a      	strh	r2, [r3, #12]
  }
}
 8008e0c:	370c      	adds	r7, #12
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr
 8008e16:	bf00      	nop

08008e18 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock. 
  * @note   The function is used for IrDA mode with UART4 and UART5.   
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 8008e18:	b480      	push	{r7}
 8008e1a:	b083      	sub	sp, #12
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	460b      	mov	r3, r1
 8008e22:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	8b1b      	ldrh	r3, [r3, #24]
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008e2e:	b29a      	uxth	r2, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	8b1b      	ldrh	r3, [r3, #24]
 8008e38:	b29a      	uxth	r2, r3
 8008e3a:	78fb      	ldrb	r3, [r7, #3]
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	b29a      	uxth	r2, r3
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	831a      	strh	r2, [r3, #24]
}
 8008e46:	370c      	adds	r7, #12
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr

08008e50 <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	460b      	mov	r3, r1
 8008e5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8008e5c:	78fb      	ldrb	r3, [r7, #3]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d00a      	beq.n	8008e78 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	899b      	ldrh	r3, [r3, #12]
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e70:	b29a      	uxth	r2, r3
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	819a      	strh	r2, [r3, #12]
 8008e76:	e007      	b.n	8008e88 <USART_OverSampling8Cmd+0x38>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	899b      	ldrh	r3, [r3, #12]
 8008e7c:	b29b      	uxth	r3, r3
 8008e7e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008e82:	b29a      	uxth	r2, r3
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	819a      	strh	r2, [r3, #12]
  }
}  
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
 8008e92:	bf00      	nop

08008e94 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8008ea0:	78fb      	ldrb	r3, [r7, #3]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d008      	beq.n	8008eb8 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	8a9b      	ldrh	r3, [r3, #20]
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008eb0:	b29a      	uxth	r2, r3
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	829a      	strh	r2, [r3, #20]
 8008eb6:	e007      	b.n	8008ec8 <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	8a9b      	ldrh	r3, [r3, #20]
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ec2:	b29a      	uxth	r2, r3
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	829a      	strh	r2, [r3, #20]
  }
}
 8008ec8:	370c      	adds	r7, #12
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop

08008ed4 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b083      	sub	sp, #12
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	460b      	mov	r3, r1
 8008ede:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8008ee0:	887b      	ldrh	r3, [r7, #2]
 8008ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ee6:	b29a      	uxth	r2, r3
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	809a      	strh	r2, [r3, #4]
}
 8008eec:	370c      	adds	r7, #12
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr
 8008ef6:	bf00      	nop

08008ef8 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b083      	sub	sp, #12
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	889b      	ldrh	r3, [r3, #4]
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f0a:	b29b      	uxth	r3, r3
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <USART_SetAddress>:
  *         UART peripheral.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b083      	sub	sp, #12
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	460b      	mov	r3, r1
 8008f22:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	8a1b      	ldrh	r3, [r3, #16]
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	f023 030f 	bic.w	r3, r3, #15
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	8a1b      	ldrh	r3, [r3, #16]
 8008f38:	b29a      	uxth	r2, r3
 8008f3a:	78fb      	ldrb	r3, [r7, #3]
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	b29a      	uxth	r2, r3
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	821a      	strh	r2, [r3, #16]
}
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	460b      	mov	r3, r1
 8008f5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8008f5c:	78fb      	ldrb	r3, [r7, #3]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d008      	beq.n	8008f74 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	899b      	ldrh	r3, [r3, #12]
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	f043 0302 	orr.w	r3, r3, #2
 8008f6c:	b29a      	uxth	r2, r3
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	819a      	strh	r2, [r3, #12]
 8008f72:	e007      	b.n	8008f84 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	899b      	ldrh	r3, [r3, #12]
 8008f78:	b29b      	uxth	r3, r3
 8008f7a:	f023 0302 	bic.w	r3, r3, #2
 8008f7e:	b29a      	uxth	r2, r3
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	819a      	strh	r2, [r3, #12]
  }
}
 8008f84:	370c      	adds	r7, #12
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr
 8008f8e:	bf00      	nop

08008f90 <USART_WakeUpConfig>:
  *            @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *            @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b083      	sub	sp, #12
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	460b      	mov	r3, r1
 8008f9a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	899b      	ldrh	r3, [r3, #12]
 8008fa0:	b29b      	uxth	r3, r3
 8008fa2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008fa6:	b29a      	uxth	r2, r3
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	899b      	ldrh	r3, [r3, #12]
 8008fb0:	b29a      	uxth	r2, r3
 8008fb2:	887b      	ldrh	r3, [r7, #2]
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	b29a      	uxth	r2, r3
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	819a      	strh	r2, [r3, #12]
}
 8008fbc:	370c      	adds	r7, #12
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr
 8008fc6:	bf00      	nop

08008fc8 <USART_LINBreakDetectLengthConfig>:
  *            @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *            @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	460b      	mov	r3, r1
 8008fd2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	8a1b      	ldrh	r3, [r3, #16]
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	f023 0320 	bic.w	r3, r3, #32
 8008fde:	b29a      	uxth	r2, r3
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	8a1b      	ldrh	r3, [r3, #16]
 8008fe8:	b29a      	uxth	r2, r3
 8008fea:	887b      	ldrh	r3, [r7, #2]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	b29a      	uxth	r2, r3
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	821a      	strh	r2, [r3, #16]
}
 8008ff4:	370c      	adds	r7, #12
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr
 8008ffe:	bf00      	nop

08009000 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8009000:	b480      	push	{r7}
 8009002:	b083      	sub	sp, #12
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	460b      	mov	r3, r1
 800900a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800900c:	78fb      	ldrb	r3, [r7, #3]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d008      	beq.n	8009024 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	8a1b      	ldrh	r3, [r3, #16]
 8009016:	b29b      	uxth	r3, r3
 8009018:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800901c:	b29a      	uxth	r2, r3
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	821a      	strh	r2, [r3, #16]
 8009022:	e007      	b.n	8009034 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	8a1b      	ldrh	r3, [r3, #16]
 8009028:	b29b      	uxth	r3, r3
 800902a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800902e:	b29a      	uxth	r2, r3
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	821a      	strh	r2, [r3, #16]
  }
}
 8009034:	370c      	adds	r7, #12
 8009036:	46bd      	mov	sp, r7
 8009038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903c:	4770      	bx	lr
 800903e:	bf00      	nop

08009040 <USART_SendBreak>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 8009040:	b480      	push	{r7}
 8009042:	b083      	sub	sp, #12
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	899b      	ldrh	r3, [r3, #12]
 800904c:	b29b      	uxth	r3, r3
 800904e:	f043 0301 	orr.w	r3, r3, #1
 8009052:	b29a      	uxth	r2, r3
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	819a      	strh	r2, [r3, #12]
}
 8009058:	370c      	adds	r7, #12
 800905a:	46bd      	mov	sp, r7
 800905c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009060:	4770      	bx	lr
 8009062:	bf00      	nop

08009064 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8009064:	b480      	push	{r7}
 8009066:	b083      	sub	sp, #12
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	460b      	mov	r3, r1
 800906e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009070:	78fb      	ldrb	r3, [r7, #3]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d008      	beq.n	8009088 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	8a9b      	ldrh	r3, [r3, #20]
 800907a:	b29b      	uxth	r3, r3
 800907c:	f043 0308 	orr.w	r3, r3, #8
 8009080:	b29a      	uxth	r2, r3
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	829a      	strh	r2, [r3, #20]
 8009086:	e007      	b.n	8009098 <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	8a9b      	ldrh	r3, [r3, #20]
 800908c:	b29b      	uxth	r3, r3
 800908e:	f023 0308 	bic.w	r3, r3, #8
 8009092:	b29a      	uxth	r2, r3
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	829a      	strh	r2, [r3, #20]
  }
}
 8009098:	370c      	adds	r7, #12
 800909a:	46bd      	mov	sp, r7
 800909c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop

080090a4 <USART_SetGuardTime>:
  *         UART peripheral.
  * @param  USART_GuardTime: specifies the guard time.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 80090a4:	b480      	push	{r7}
 80090a6:	b083      	sub	sp, #12
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	460b      	mov	r3, r1
 80090ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	8b1b      	ldrh	r3, [r3, #24]
 80090b4:	b29b      	uxth	r3, r3
 80090b6:	b2db      	uxtb	r3, r3
 80090b8:	b29a      	uxth	r2, r3
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	8b1b      	ldrh	r3, [r3, #24]
 80090c2:	b29a      	uxth	r2, r3
 80090c4:	78fb      	ldrb	r3, [r7, #3]
 80090c6:	b29b      	uxth	r3, r3
 80090c8:	021b      	lsls	r3, r3, #8
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	4313      	orrs	r3, r2
 80090ce:	b29a      	uxth	r2, r3
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	831a      	strh	r2, [r3, #24]
}
 80090d4:	370c      	adds	r7, #12
 80090d6:	46bd      	mov	sp, r7
 80090d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090dc:	4770      	bx	lr
 80090de:	bf00      	nop

080090e0 <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *          This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	460b      	mov	r3, r1
 80090ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80090ec:	78fb      	ldrb	r3, [r7, #3]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d008      	beq.n	8009104 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	8a9b      	ldrh	r3, [r3, #20]
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	f043 0320 	orr.w	r3, r3, #32
 80090fc:	b29a      	uxth	r2, r3
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	829a      	strh	r2, [r3, #20]
 8009102:	e007      	b.n	8009114 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	8a9b      	ldrh	r3, [r3, #20]
 8009108:	b29b      	uxth	r3, r3
 800910a:	f023 0320 	bic.w	r3, r3, #32
 800910e:	b29a      	uxth	r2, r3
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	829a      	strh	r2, [r3, #20]
  }
}
 8009114:	370c      	adds	r7, #12
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr
 800911e:	bf00      	nop

08009120 <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8009120:	b480      	push	{r7}
 8009122:	b083      	sub	sp, #12
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	460b      	mov	r3, r1
 800912a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800912c:	78fb      	ldrb	r3, [r7, #3]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d008      	beq.n	8009144 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	8a9b      	ldrh	r3, [r3, #20]
 8009136:	b29b      	uxth	r3, r3
 8009138:	f043 0310 	orr.w	r3, r3, #16
 800913c:	b29a      	uxth	r2, r3
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	829a      	strh	r2, [r3, #20]
 8009142:	e007      	b.n	8009154 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	8a9b      	ldrh	r3, [r3, #20]
 8009148:	b29b      	uxth	r3, r3
 800914a:	f023 0310 	bic.w	r3, r3, #16
 800914e:	b29a      	uxth	r2, r3
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	829a      	strh	r2, [r3, #20]
  }
}
 8009154:	370c      	adds	r7, #12
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop

08009160 <USART_IrDAConfig>:
  *            @arg USART_IrDAMode_LowPower
  *            @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	460b      	mov	r3, r1
 800916a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	8a9b      	ldrh	r3, [r3, #20]
 8009170:	b29b      	uxth	r3, r3
 8009172:	f023 0304 	bic.w	r3, r3, #4
 8009176:	b29a      	uxth	r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	8a9b      	ldrh	r3, [r3, #20]
 8009180:	b29a      	uxth	r2, r3
 8009182:	887b      	ldrh	r3, [r7, #2]
 8009184:	4313      	orrs	r3, r2
 8009186:	b29a      	uxth	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	829a      	strh	r2, [r3, #20]
}
 800918c:	370c      	adds	r7, #12
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop

08009198 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8009198:	b480      	push	{r7}
 800919a:	b083      	sub	sp, #12
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	460b      	mov	r3, r1
 80091a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80091a4:	78fb      	ldrb	r3, [r7, #3]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d008      	beq.n	80091bc <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	8a9b      	ldrh	r3, [r3, #20]
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	f043 0302 	orr.w	r3, r3, #2
 80091b4:	b29a      	uxth	r2, r3
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	829a      	strh	r2, [r3, #20]
 80091ba:	e007      	b.n	80091cc <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	8a9b      	ldrh	r3, [r3, #20]
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	f023 0302 	bic.w	r3, r3, #2
 80091c6:	b29a      	uxth	r2, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	829a      	strh	r2, [r3, #20]
  }
}
 80091cc:	370c      	adds	r7, #12
 80091ce:	46bd      	mov	sp, r7
 80091d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d4:	4770      	bx	lr
 80091d6:	bf00      	nop

080091d8 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 80091d8:	b480      	push	{r7}
 80091da:	b083      	sub	sp, #12
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	460b      	mov	r3, r1
 80091e2:	807b      	strh	r3, [r7, #2]
 80091e4:	4613      	mov	r3, r2
 80091e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 80091e8:	787b      	ldrb	r3, [r7, #1]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d008      	beq.n	8009200 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	8a9b      	ldrh	r3, [r3, #20]
 80091f2:	b29a      	uxth	r2, r3
 80091f4:	887b      	ldrh	r3, [r7, #2]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	b29a      	uxth	r2, r3
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	829a      	strh	r2, [r3, #20]
 80091fe:	e009      	b.n	8009214 <USART_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	8a9b      	ldrh	r3, [r3, #20]
 8009204:	b29a      	uxth	r2, r3
 8009206:	887b      	ldrh	r3, [r7, #2]
 8009208:	43db      	mvns	r3, r3
 800920a:	b29b      	uxth	r3, r3
 800920c:	4013      	ands	r3, r2
 800920e:	b29a      	uxth	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	829a      	strh	r2, [r3, #20]
  }
}
 8009214:	370c      	adds	r7, #12
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr
 800921e:	bf00      	nop

08009220 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8009220:	b480      	push	{r7}
 8009222:	b087      	sub	sp, #28
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
 8009228:	460b      	mov	r3, r1
 800922a:	807b      	strh	r3, [r7, #2]
 800922c:	4613      	mov	r3, r2
 800922e:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8009230:	2300      	movs	r3, #0
 8009232:	613b      	str	r3, [r7, #16]
 8009234:	2300      	movs	r3, #0
 8009236:	60fb      	str	r3, [r7, #12]
 8009238:	2300      	movs	r3, #0
 800923a:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800923c:	2300      	movs	r3, #0
 800923e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8009244:	887b      	ldrh	r3, [r7, #2]
 8009246:	b2db      	uxtb	r3, r3
 8009248:	095b      	lsrs	r3, r3, #5
 800924a:	b2db      	uxtb	r3, r3
 800924c:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800924e:	887b      	ldrh	r3, [r7, #2]
 8009250:	f003 031f 	and.w	r3, r3, #31
 8009254:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2201      	movs	r2, #1
 800925a:	fa02 f303 	lsl.w	r3, r2, r3
 800925e:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	2b01      	cmp	r3, #1
 8009264:	d103      	bne.n	800926e <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	330c      	adds	r3, #12
 800926a:	617b      	str	r3, [r7, #20]
 800926c:	e009      	b.n	8009282 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800926e:	693b      	ldr	r3, [r7, #16]
 8009270:	2b02      	cmp	r3, #2
 8009272:	d103      	bne.n	800927c <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	3310      	adds	r3, #16
 8009278:	617b      	str	r3, [r7, #20]
 800927a:	e002      	b.n	8009282 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	3314      	adds	r3, #20
 8009280:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8009282:	787b      	ldrb	r3, [r7, #1]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d006      	beq.n	8009296 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	697a      	ldr	r2, [r7, #20]
 800928c:	6811      	ldr	r1, [r2, #0]
 800928e:	68ba      	ldr	r2, [r7, #8]
 8009290:	430a      	orrs	r2, r1
 8009292:	601a      	str	r2, [r3, #0]
 8009294:	e006      	b.n	80092a4 <USART_ITConfig+0x84>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	697a      	ldr	r2, [r7, #20]
 800929a:	6811      	ldr	r1, [r2, #0]
 800929c:	68ba      	ldr	r2, [r7, #8]
 800929e:	43d2      	mvns	r2, r2
 80092a0:	400a      	ands	r2, r1
 80092a2:	601a      	str	r2, [r3, #0]
  }
}
 80092a4:	371c      	adds	r7, #28
 80092a6:	46bd      	mov	sp, r7
 80092a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ac:	4770      	bx	lr
 80092ae:	bf00      	nop

080092b0 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b085      	sub	sp, #20
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
 80092b8:	460b      	mov	r3, r1
 80092ba:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80092bc:	2300      	movs	r3, #0
 80092be:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	881b      	ldrh	r3, [r3, #0]
 80092c4:	b29a      	uxth	r2, r3
 80092c6:	887b      	ldrh	r3, [r7, #2]
 80092c8:	4013      	ands	r3, r2
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d002      	beq.n	80092d6 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80092d0:	2301      	movs	r3, #1
 80092d2:	73fb      	strb	r3, [r7, #15]
 80092d4:	e001      	b.n	80092da <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80092d6:	2300      	movs	r3, #0
 80092d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80092da:	7bfb      	ldrb	r3, [r7, #15]
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3714      	adds	r7, #20
 80092e0:	46bd      	mov	sp, r7
 80092e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e6:	4770      	bx	lr

080092e8 <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	460b      	mov	r3, r1
 80092f2:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 80092f4:	887b      	ldrh	r3, [r7, #2]
 80092f6:	43db      	mvns	r3, r3
 80092f8:	b29a      	uxth	r2, r3
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	801a      	strh	r2, [r3, #0]
}
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8009308:	b480      	push	{r7}
 800930a:	b087      	sub	sp, #28
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	460b      	mov	r3, r1
 8009312:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8009314:	2300      	movs	r3, #0
 8009316:	60fb      	str	r3, [r7, #12]
 8009318:	2300      	movs	r3, #0
 800931a:	617b      	str	r3, [r7, #20]
 800931c:	2300      	movs	r3, #0
 800931e:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8009320:	2300      	movs	r3, #0
 8009322:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8009324:	887b      	ldrh	r3, [r7, #2]
 8009326:	b2db      	uxtb	r3, r3
 8009328:	095b      	lsrs	r3, r3, #5
 800932a:	b2db      	uxtb	r3, r3
 800932c:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800932e:	887b      	ldrh	r3, [r7, #2]
 8009330:	f003 031f 	and.w	r3, r3, #31
 8009334:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	2201      	movs	r2, #1
 800933a:	fa02 f303 	lsl.w	r3, r2, r3
 800933e:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	2b01      	cmp	r3, #1
 8009344:	d107      	bne.n	8009356 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	899b      	ldrh	r3, [r3, #12]
 800934a:	b29b      	uxth	r3, r3
 800934c:	461a      	mov	r2, r3
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	4013      	ands	r3, r2
 8009352:	617b      	str	r3, [r7, #20]
 8009354:	e011      	b.n	800937a <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	2b02      	cmp	r3, #2
 800935a:	d107      	bne.n	800936c <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	8a1b      	ldrh	r3, [r3, #16]
 8009360:	b29b      	uxth	r3, r3
 8009362:	461a      	mov	r2, r3
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	4013      	ands	r3, r2
 8009368:	617b      	str	r3, [r7, #20]
 800936a:	e006      	b.n	800937a <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	8a9b      	ldrh	r3, [r3, #20]
 8009370:	b29b      	uxth	r3, r3
 8009372:	461a      	mov	r2, r3
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	4013      	ands	r3, r2
 8009378:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800937a:	887b      	ldrh	r3, [r7, #2]
 800937c:	0a1b      	lsrs	r3, r3, #8
 800937e:	b29b      	uxth	r3, r3
 8009380:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2201      	movs	r2, #1
 8009386:	fa02 f303 	lsl.w	r3, r2, r3
 800938a:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	881b      	ldrh	r3, [r3, #0]
 8009390:	b29b      	uxth	r3, r3
 8009392:	461a      	mov	r2, r3
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	4013      	ands	r3, r2
 8009398:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d005      	beq.n	80093ac <USART_GetITStatus+0xa4>
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d002      	beq.n	80093ac <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80093a6:	2301      	movs	r3, #1
 80093a8:	74fb      	strb	r3, [r7, #19]
 80093aa:	e001      	b.n	80093b0 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80093ac:	2300      	movs	r3, #0
 80093ae:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80093b0:	7cfb      	ldrb	r3, [r7, #19]
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	371c      	adds	r7, #28
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop

080093c0 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b085      	sub	sp, #20
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	460b      	mov	r3, r1
 80093ca:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 80093cc:	2300      	movs	r3, #0
 80093ce:	81fb      	strh	r3, [r7, #14]
 80093d0:	2300      	movs	r3, #0
 80093d2:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 80093d4:	887b      	ldrh	r3, [r7, #2]
 80093d6:	0a1b      	lsrs	r3, r3, #8
 80093d8:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80093da:	89fb      	ldrh	r3, [r7, #14]
 80093dc:	2201      	movs	r2, #1
 80093de:	fa02 f303 	lsl.w	r3, r2, r3
 80093e2:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 80093e4:	89bb      	ldrh	r3, [r7, #12]
 80093e6:	43db      	mvns	r3, r3
 80093e8:	b29a      	uxth	r2, r3
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	801a      	strh	r2, [r3, #0]
}
 80093ee:	3714      	adds	r7, #20
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <__aeabi_frsub>:
 80093f8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80093fc:	e002      	b.n	8009404 <__addsf3>
 80093fe:	bf00      	nop

08009400 <__aeabi_fsub>:
 8009400:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08009404 <__addsf3>:
 8009404:	0042      	lsls	r2, r0, #1
 8009406:	bf1f      	itttt	ne
 8009408:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800940c:	ea92 0f03 	teqne	r2, r3
 8009410:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8009414:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8009418:	d06a      	beq.n	80094f0 <__addsf3+0xec>
 800941a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800941e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8009422:	bfc1      	itttt	gt
 8009424:	18d2      	addgt	r2, r2, r3
 8009426:	4041      	eorgt	r1, r0
 8009428:	4048      	eorgt	r0, r1
 800942a:	4041      	eorgt	r1, r0
 800942c:	bfb8      	it	lt
 800942e:	425b      	neglt	r3, r3
 8009430:	2b19      	cmp	r3, #25
 8009432:	bf88      	it	hi
 8009434:	4770      	bxhi	lr
 8009436:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800943a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800943e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8009442:	bf18      	it	ne
 8009444:	4240      	negne	r0, r0
 8009446:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800944a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800944e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8009452:	bf18      	it	ne
 8009454:	4249      	negne	r1, r1
 8009456:	ea92 0f03 	teq	r2, r3
 800945a:	d03f      	beq.n	80094dc <__addsf3+0xd8>
 800945c:	f1a2 0201 	sub.w	r2, r2, #1
 8009460:	fa41 fc03 	asr.w	ip, r1, r3
 8009464:	eb10 000c 	adds.w	r0, r0, ip
 8009468:	f1c3 0320 	rsb	r3, r3, #32
 800946c:	fa01 f103 	lsl.w	r1, r1, r3
 8009470:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8009474:	d502      	bpl.n	800947c <__addsf3+0x78>
 8009476:	4249      	negs	r1, r1
 8009478:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800947c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8009480:	d313      	bcc.n	80094aa <__addsf3+0xa6>
 8009482:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8009486:	d306      	bcc.n	8009496 <__addsf3+0x92>
 8009488:	0840      	lsrs	r0, r0, #1
 800948a:	ea4f 0131 	mov.w	r1, r1, rrx
 800948e:	f102 0201 	add.w	r2, r2, #1
 8009492:	2afe      	cmp	r2, #254	; 0xfe
 8009494:	d251      	bcs.n	800953a <__addsf3+0x136>
 8009496:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800949a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800949e:	bf08      	it	eq
 80094a0:	f020 0001 	biceq.w	r0, r0, #1
 80094a4:	ea40 0003 	orr.w	r0, r0, r3
 80094a8:	4770      	bx	lr
 80094aa:	0049      	lsls	r1, r1, #1
 80094ac:	eb40 0000 	adc.w	r0, r0, r0
 80094b0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80094b4:	f1a2 0201 	sub.w	r2, r2, #1
 80094b8:	d1ed      	bne.n	8009496 <__addsf3+0x92>
 80094ba:	fab0 fc80 	clz	ip, r0
 80094be:	f1ac 0c08 	sub.w	ip, ip, #8
 80094c2:	ebb2 020c 	subs.w	r2, r2, ip
 80094c6:	fa00 f00c 	lsl.w	r0, r0, ip
 80094ca:	bfaa      	itet	ge
 80094cc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80094d0:	4252      	neglt	r2, r2
 80094d2:	4318      	orrge	r0, r3
 80094d4:	bfbc      	itt	lt
 80094d6:	40d0      	lsrlt	r0, r2
 80094d8:	4318      	orrlt	r0, r3
 80094da:	4770      	bx	lr
 80094dc:	f092 0f00 	teq	r2, #0
 80094e0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80094e4:	bf06      	itte	eq
 80094e6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80094ea:	3201      	addeq	r2, #1
 80094ec:	3b01      	subne	r3, #1
 80094ee:	e7b5      	b.n	800945c <__addsf3+0x58>
 80094f0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80094f4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80094f8:	bf18      	it	ne
 80094fa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80094fe:	d021      	beq.n	8009544 <__addsf3+0x140>
 8009500:	ea92 0f03 	teq	r2, r3
 8009504:	d004      	beq.n	8009510 <__addsf3+0x10c>
 8009506:	f092 0f00 	teq	r2, #0
 800950a:	bf08      	it	eq
 800950c:	4608      	moveq	r0, r1
 800950e:	4770      	bx	lr
 8009510:	ea90 0f01 	teq	r0, r1
 8009514:	bf1c      	itt	ne
 8009516:	2000      	movne	r0, #0
 8009518:	4770      	bxne	lr
 800951a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800951e:	d104      	bne.n	800952a <__addsf3+0x126>
 8009520:	0040      	lsls	r0, r0, #1
 8009522:	bf28      	it	cs
 8009524:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8009528:	4770      	bx	lr
 800952a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800952e:	bf3c      	itt	cc
 8009530:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8009534:	4770      	bxcc	lr
 8009536:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800953a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800953e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009542:	4770      	bx	lr
 8009544:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8009548:	bf16      	itet	ne
 800954a:	4608      	movne	r0, r1
 800954c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8009550:	4601      	movne	r1, r0
 8009552:	0242      	lsls	r2, r0, #9
 8009554:	bf06      	itte	eq
 8009556:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800955a:	ea90 0f01 	teqeq	r0, r1
 800955e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8009562:	4770      	bx	lr

08009564 <__aeabi_ui2f>:
 8009564:	f04f 0300 	mov.w	r3, #0
 8009568:	e004      	b.n	8009574 <__aeabi_i2f+0x8>
 800956a:	bf00      	nop

0800956c <__aeabi_i2f>:
 800956c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8009570:	bf48      	it	mi
 8009572:	4240      	negmi	r0, r0
 8009574:	ea5f 0c00 	movs.w	ip, r0
 8009578:	bf08      	it	eq
 800957a:	4770      	bxeq	lr
 800957c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8009580:	4601      	mov	r1, r0
 8009582:	f04f 0000 	mov.w	r0, #0
 8009586:	e01c      	b.n	80095c2 <__aeabi_l2f+0x2a>

08009588 <__aeabi_ul2f>:
 8009588:	ea50 0201 	orrs.w	r2, r0, r1
 800958c:	bf08      	it	eq
 800958e:	4770      	bxeq	lr
 8009590:	f04f 0300 	mov.w	r3, #0
 8009594:	e00a      	b.n	80095ac <__aeabi_l2f+0x14>
 8009596:	bf00      	nop

08009598 <__aeabi_l2f>:
 8009598:	ea50 0201 	orrs.w	r2, r0, r1
 800959c:	bf08      	it	eq
 800959e:	4770      	bxeq	lr
 80095a0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80095a4:	d502      	bpl.n	80095ac <__aeabi_l2f+0x14>
 80095a6:	4240      	negs	r0, r0
 80095a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80095ac:	ea5f 0c01 	movs.w	ip, r1
 80095b0:	bf02      	ittt	eq
 80095b2:	4684      	moveq	ip, r0
 80095b4:	4601      	moveq	r1, r0
 80095b6:	2000      	moveq	r0, #0
 80095b8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80095bc:	bf08      	it	eq
 80095be:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80095c2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80095c6:	fabc f28c 	clz	r2, ip
 80095ca:	3a08      	subs	r2, #8
 80095cc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80095d0:	db10      	blt.n	80095f4 <__aeabi_l2f+0x5c>
 80095d2:	fa01 fc02 	lsl.w	ip, r1, r2
 80095d6:	4463      	add	r3, ip
 80095d8:	fa00 fc02 	lsl.w	ip, r0, r2
 80095dc:	f1c2 0220 	rsb	r2, r2, #32
 80095e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80095e4:	fa20 f202 	lsr.w	r2, r0, r2
 80095e8:	eb43 0002 	adc.w	r0, r3, r2
 80095ec:	bf08      	it	eq
 80095ee:	f020 0001 	biceq.w	r0, r0, #1
 80095f2:	4770      	bx	lr
 80095f4:	f102 0220 	add.w	r2, r2, #32
 80095f8:	fa01 fc02 	lsl.w	ip, r1, r2
 80095fc:	f1c2 0220 	rsb	r2, r2, #32
 8009600:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8009604:	fa21 f202 	lsr.w	r2, r1, r2
 8009608:	eb43 0002 	adc.w	r0, r3, r2
 800960c:	bf08      	it	eq
 800960e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8009612:	4770      	bx	lr

08009614 <__aeabi_fmul>:
 8009614:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8009618:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800961c:	bf1e      	ittt	ne
 800961e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8009622:	ea92 0f0c 	teqne	r2, ip
 8009626:	ea93 0f0c 	teqne	r3, ip
 800962a:	d06f      	beq.n	800970c <__aeabi_fmul+0xf8>
 800962c:	441a      	add	r2, r3
 800962e:	ea80 0c01 	eor.w	ip, r0, r1
 8009632:	0240      	lsls	r0, r0, #9
 8009634:	bf18      	it	ne
 8009636:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800963a:	d01e      	beq.n	800967a <__aeabi_fmul+0x66>
 800963c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009640:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8009644:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8009648:	fba0 3101 	umull	r3, r1, r0, r1
 800964c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8009650:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8009654:	bf3e      	ittt	cc
 8009656:	0049      	lslcc	r1, r1, #1
 8009658:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800965c:	005b      	lslcc	r3, r3, #1
 800965e:	ea40 0001 	orr.w	r0, r0, r1
 8009662:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8009666:	2afd      	cmp	r2, #253	; 0xfd
 8009668:	d81d      	bhi.n	80096a6 <__aeabi_fmul+0x92>
 800966a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800966e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8009672:	bf08      	it	eq
 8009674:	f020 0001 	biceq.w	r0, r0, #1
 8009678:	4770      	bx	lr
 800967a:	f090 0f00 	teq	r0, #0
 800967e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8009682:	bf08      	it	eq
 8009684:	0249      	lsleq	r1, r1, #9
 8009686:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800968a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800968e:	3a7f      	subs	r2, #127	; 0x7f
 8009690:	bfc2      	ittt	gt
 8009692:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8009696:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800969a:	4770      	bxgt	lr
 800969c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80096a0:	f04f 0300 	mov.w	r3, #0
 80096a4:	3a01      	subs	r2, #1
 80096a6:	dc5d      	bgt.n	8009764 <__aeabi_fmul+0x150>
 80096a8:	f112 0f19 	cmn.w	r2, #25
 80096ac:	bfdc      	itt	le
 80096ae:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80096b2:	4770      	bxle	lr
 80096b4:	f1c2 0200 	rsb	r2, r2, #0
 80096b8:	0041      	lsls	r1, r0, #1
 80096ba:	fa21 f102 	lsr.w	r1, r1, r2
 80096be:	f1c2 0220 	rsb	r2, r2, #32
 80096c2:	fa00 fc02 	lsl.w	ip, r0, r2
 80096c6:	ea5f 0031 	movs.w	r0, r1, rrx
 80096ca:	f140 0000 	adc.w	r0, r0, #0
 80096ce:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80096d2:	bf08      	it	eq
 80096d4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80096d8:	4770      	bx	lr
 80096da:	f092 0f00 	teq	r2, #0
 80096de:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80096e2:	bf02      	ittt	eq
 80096e4:	0040      	lsleq	r0, r0, #1
 80096e6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80096ea:	3a01      	subeq	r2, #1
 80096ec:	d0f9      	beq.n	80096e2 <__aeabi_fmul+0xce>
 80096ee:	ea40 000c 	orr.w	r0, r0, ip
 80096f2:	f093 0f00 	teq	r3, #0
 80096f6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80096fa:	bf02      	ittt	eq
 80096fc:	0049      	lsleq	r1, r1, #1
 80096fe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8009702:	3b01      	subeq	r3, #1
 8009704:	d0f9      	beq.n	80096fa <__aeabi_fmul+0xe6>
 8009706:	ea41 010c 	orr.w	r1, r1, ip
 800970a:	e78f      	b.n	800962c <__aeabi_fmul+0x18>
 800970c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8009710:	ea92 0f0c 	teq	r2, ip
 8009714:	bf18      	it	ne
 8009716:	ea93 0f0c 	teqne	r3, ip
 800971a:	d00a      	beq.n	8009732 <__aeabi_fmul+0x11e>
 800971c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8009720:	bf18      	it	ne
 8009722:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8009726:	d1d8      	bne.n	80096da <__aeabi_fmul+0xc6>
 8009728:	ea80 0001 	eor.w	r0, r0, r1
 800972c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8009730:	4770      	bx	lr
 8009732:	f090 0f00 	teq	r0, #0
 8009736:	bf17      	itett	ne
 8009738:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800973c:	4608      	moveq	r0, r1
 800973e:	f091 0f00 	teqne	r1, #0
 8009742:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8009746:	d014      	beq.n	8009772 <__aeabi_fmul+0x15e>
 8009748:	ea92 0f0c 	teq	r2, ip
 800974c:	d101      	bne.n	8009752 <__aeabi_fmul+0x13e>
 800974e:	0242      	lsls	r2, r0, #9
 8009750:	d10f      	bne.n	8009772 <__aeabi_fmul+0x15e>
 8009752:	ea93 0f0c 	teq	r3, ip
 8009756:	d103      	bne.n	8009760 <__aeabi_fmul+0x14c>
 8009758:	024b      	lsls	r3, r1, #9
 800975a:	bf18      	it	ne
 800975c:	4608      	movne	r0, r1
 800975e:	d108      	bne.n	8009772 <__aeabi_fmul+0x15e>
 8009760:	ea80 0001 	eor.w	r0, r0, r1
 8009764:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8009768:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800976c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009770:	4770      	bx	lr
 8009772:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8009776:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800977a:	4770      	bx	lr

0800977c <__aeabi_fdiv>:
 800977c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8009780:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8009784:	bf1e      	ittt	ne
 8009786:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800978a:	ea92 0f0c 	teqne	r2, ip
 800978e:	ea93 0f0c 	teqne	r3, ip
 8009792:	d069      	beq.n	8009868 <__aeabi_fdiv+0xec>
 8009794:	eba2 0203 	sub.w	r2, r2, r3
 8009798:	ea80 0c01 	eor.w	ip, r0, r1
 800979c:	0249      	lsls	r1, r1, #9
 800979e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80097a2:	d037      	beq.n	8009814 <__aeabi_fdiv+0x98>
 80097a4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80097a8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80097ac:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80097b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80097b4:	428b      	cmp	r3, r1
 80097b6:	bf38      	it	cc
 80097b8:	005b      	lslcc	r3, r3, #1
 80097ba:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80097be:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80097c2:	428b      	cmp	r3, r1
 80097c4:	bf24      	itt	cs
 80097c6:	1a5b      	subcs	r3, r3, r1
 80097c8:	ea40 000c 	orrcs.w	r0, r0, ip
 80097cc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80097d0:	bf24      	itt	cs
 80097d2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80097d6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80097da:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80097de:	bf24      	itt	cs
 80097e0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80097e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80097e8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80097ec:	bf24      	itt	cs
 80097ee:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80097f2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80097f6:	011b      	lsls	r3, r3, #4
 80097f8:	bf18      	it	ne
 80097fa:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80097fe:	d1e0      	bne.n	80097c2 <__aeabi_fdiv+0x46>
 8009800:	2afd      	cmp	r2, #253	; 0xfd
 8009802:	f63f af50 	bhi.w	80096a6 <__aeabi_fmul+0x92>
 8009806:	428b      	cmp	r3, r1
 8009808:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800980c:	bf08      	it	eq
 800980e:	f020 0001 	biceq.w	r0, r0, #1
 8009812:	4770      	bx	lr
 8009814:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8009818:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800981c:	327f      	adds	r2, #127	; 0x7f
 800981e:	bfc2      	ittt	gt
 8009820:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8009824:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8009828:	4770      	bxgt	lr
 800982a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800982e:	f04f 0300 	mov.w	r3, #0
 8009832:	3a01      	subs	r2, #1
 8009834:	e737      	b.n	80096a6 <__aeabi_fmul+0x92>
 8009836:	f092 0f00 	teq	r2, #0
 800983a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800983e:	bf02      	ittt	eq
 8009840:	0040      	lsleq	r0, r0, #1
 8009842:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8009846:	3a01      	subeq	r2, #1
 8009848:	d0f9      	beq.n	800983e <__aeabi_fdiv+0xc2>
 800984a:	ea40 000c 	orr.w	r0, r0, ip
 800984e:	f093 0f00 	teq	r3, #0
 8009852:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8009856:	bf02      	ittt	eq
 8009858:	0049      	lsleq	r1, r1, #1
 800985a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800985e:	3b01      	subeq	r3, #1
 8009860:	d0f9      	beq.n	8009856 <__aeabi_fdiv+0xda>
 8009862:	ea41 010c 	orr.w	r1, r1, ip
 8009866:	e795      	b.n	8009794 <__aeabi_fdiv+0x18>
 8009868:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800986c:	ea92 0f0c 	teq	r2, ip
 8009870:	d108      	bne.n	8009884 <__aeabi_fdiv+0x108>
 8009872:	0242      	lsls	r2, r0, #9
 8009874:	f47f af7d 	bne.w	8009772 <__aeabi_fmul+0x15e>
 8009878:	ea93 0f0c 	teq	r3, ip
 800987c:	f47f af70 	bne.w	8009760 <__aeabi_fmul+0x14c>
 8009880:	4608      	mov	r0, r1
 8009882:	e776      	b.n	8009772 <__aeabi_fmul+0x15e>
 8009884:	ea93 0f0c 	teq	r3, ip
 8009888:	d104      	bne.n	8009894 <__aeabi_fdiv+0x118>
 800988a:	024b      	lsls	r3, r1, #9
 800988c:	f43f af4c 	beq.w	8009728 <__aeabi_fmul+0x114>
 8009890:	4608      	mov	r0, r1
 8009892:	e76e      	b.n	8009772 <__aeabi_fmul+0x15e>
 8009894:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8009898:	bf18      	it	ne
 800989a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800989e:	d1ca      	bne.n	8009836 <__aeabi_fdiv+0xba>
 80098a0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80098a4:	f47f af5c 	bne.w	8009760 <__aeabi_fmul+0x14c>
 80098a8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80098ac:	f47f af3c 	bne.w	8009728 <__aeabi_fmul+0x114>
 80098b0:	e75f      	b.n	8009772 <__aeabi_fmul+0x15e>
 80098b2:	bf00      	nop

080098b4 <__gesf2>:
 80098b4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80098b8:	e006      	b.n	80098c8 <__cmpsf2+0x4>
 80098ba:	bf00      	nop

080098bc <__lesf2>:
 80098bc:	f04f 0c01 	mov.w	ip, #1
 80098c0:	e002      	b.n	80098c8 <__cmpsf2+0x4>
 80098c2:	bf00      	nop

080098c4 <__cmpsf2>:
 80098c4:	f04f 0c01 	mov.w	ip, #1
 80098c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80098cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80098d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80098d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80098d8:	bf18      	it	ne
 80098da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80098de:	d011      	beq.n	8009904 <__cmpsf2+0x40>
 80098e0:	b001      	add	sp, #4
 80098e2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80098e6:	bf18      	it	ne
 80098e8:	ea90 0f01 	teqne	r0, r1
 80098ec:	bf58      	it	pl
 80098ee:	ebb2 0003 	subspl.w	r0, r2, r3
 80098f2:	bf88      	it	hi
 80098f4:	17c8      	asrhi	r0, r1, #31
 80098f6:	bf38      	it	cc
 80098f8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80098fc:	bf18      	it	ne
 80098fe:	f040 0001 	orrne.w	r0, r0, #1
 8009902:	4770      	bx	lr
 8009904:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8009908:	d102      	bne.n	8009910 <__cmpsf2+0x4c>
 800990a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800990e:	d105      	bne.n	800991c <__cmpsf2+0x58>
 8009910:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8009914:	d1e4      	bne.n	80098e0 <__cmpsf2+0x1c>
 8009916:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800991a:	d0e1      	beq.n	80098e0 <__cmpsf2+0x1c>
 800991c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009920:	4770      	bx	lr
 8009922:	bf00      	nop

08009924 <__aeabi_cfrcmple>:
 8009924:	4684      	mov	ip, r0
 8009926:	4608      	mov	r0, r1
 8009928:	4661      	mov	r1, ip
 800992a:	e7ff      	b.n	800992c <__aeabi_cfcmpeq>

0800992c <__aeabi_cfcmpeq>:
 800992c:	b50f      	push	{r0, r1, r2, r3, lr}
 800992e:	f7ff ffc9 	bl	80098c4 <__cmpsf2>
 8009932:	2800      	cmp	r0, #0
 8009934:	bf48      	it	mi
 8009936:	f110 0f00 	cmnmi.w	r0, #0
 800993a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800993c <__aeabi_fcmpeq>:
 800993c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009940:	f7ff fff4 	bl	800992c <__aeabi_cfcmpeq>
 8009944:	bf0c      	ite	eq
 8009946:	2001      	moveq	r0, #1
 8009948:	2000      	movne	r0, #0
 800994a:	f85d fb08 	ldr.w	pc, [sp], #8
 800994e:	bf00      	nop

08009950 <__aeabi_fcmplt>:
 8009950:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009954:	f7ff ffea 	bl	800992c <__aeabi_cfcmpeq>
 8009958:	bf34      	ite	cc
 800995a:	2001      	movcc	r0, #1
 800995c:	2000      	movcs	r0, #0
 800995e:	f85d fb08 	ldr.w	pc, [sp], #8
 8009962:	bf00      	nop

08009964 <__aeabi_fcmple>:
 8009964:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009968:	f7ff ffe0 	bl	800992c <__aeabi_cfcmpeq>
 800996c:	bf94      	ite	ls
 800996e:	2001      	movls	r0, #1
 8009970:	2000      	movhi	r0, #0
 8009972:	f85d fb08 	ldr.w	pc, [sp], #8
 8009976:	bf00      	nop

08009978 <__aeabi_fcmpge>:
 8009978:	f84d ed08 	str.w	lr, [sp, #-8]!
 800997c:	f7ff ffd2 	bl	8009924 <__aeabi_cfrcmple>
 8009980:	bf94      	ite	ls
 8009982:	2001      	movls	r0, #1
 8009984:	2000      	movhi	r0, #0
 8009986:	f85d fb08 	ldr.w	pc, [sp], #8
 800998a:	bf00      	nop

0800998c <__aeabi_fcmpgt>:
 800998c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009990:	f7ff ffc8 	bl	8009924 <__aeabi_cfrcmple>
 8009994:	bf34      	ite	cc
 8009996:	2001      	movcc	r0, #1
 8009998:	2000      	movcs	r0, #0
 800999a:	f85d fb08 	ldr.w	pc, [sp], #8
 800999e:	bf00      	nop

080099a0 <__aeabi_f2uiz>:
 80099a0:	0042      	lsls	r2, r0, #1
 80099a2:	d20e      	bcs.n	80099c2 <__aeabi_f2uiz+0x22>
 80099a4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80099a8:	d30b      	bcc.n	80099c2 <__aeabi_f2uiz+0x22>
 80099aa:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80099ae:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80099b2:	d409      	bmi.n	80099c8 <__aeabi_f2uiz+0x28>
 80099b4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80099b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80099bc:	fa23 f002 	lsr.w	r0, r3, r2
 80099c0:	4770      	bx	lr
 80099c2:	f04f 0000 	mov.w	r0, #0
 80099c6:	4770      	bx	lr
 80099c8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80099cc:	d101      	bne.n	80099d2 <__aeabi_f2uiz+0x32>
 80099ce:	0242      	lsls	r2, r0, #9
 80099d0:	d102      	bne.n	80099d8 <__aeabi_f2uiz+0x38>
 80099d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80099d6:	4770      	bx	lr
 80099d8:	f04f 0000 	mov.w	r0, #0
 80099dc:	4770      	bx	lr
 80099de:	bf00      	nop

080099e0 <memcpy>:
 80099e0:	4684      	mov	ip, r0
 80099e2:	ea41 0300 	orr.w	r3, r1, r0
 80099e6:	f013 0303 	ands.w	r3, r3, #3
 80099ea:	d16d      	bne.n	8009ac8 <memcpy+0xe8>
 80099ec:	3a40      	subs	r2, #64	; 0x40
 80099ee:	d341      	bcc.n	8009a74 <memcpy+0x94>
 80099f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80099f4:	f840 3b04 	str.w	r3, [r0], #4
 80099f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80099fc:	f840 3b04 	str.w	r3, [r0], #4
 8009a00:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a04:	f840 3b04 	str.w	r3, [r0], #4
 8009a08:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a0c:	f840 3b04 	str.w	r3, [r0], #4
 8009a10:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a14:	f840 3b04 	str.w	r3, [r0], #4
 8009a18:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a1c:	f840 3b04 	str.w	r3, [r0], #4
 8009a20:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a24:	f840 3b04 	str.w	r3, [r0], #4
 8009a28:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a2c:	f840 3b04 	str.w	r3, [r0], #4
 8009a30:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a34:	f840 3b04 	str.w	r3, [r0], #4
 8009a38:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a3c:	f840 3b04 	str.w	r3, [r0], #4
 8009a40:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a44:	f840 3b04 	str.w	r3, [r0], #4
 8009a48:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a4c:	f840 3b04 	str.w	r3, [r0], #4
 8009a50:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a54:	f840 3b04 	str.w	r3, [r0], #4
 8009a58:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a5c:	f840 3b04 	str.w	r3, [r0], #4
 8009a60:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a64:	f840 3b04 	str.w	r3, [r0], #4
 8009a68:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a6c:	f840 3b04 	str.w	r3, [r0], #4
 8009a70:	3a40      	subs	r2, #64	; 0x40
 8009a72:	d2bd      	bcs.n	80099f0 <memcpy+0x10>
 8009a74:	3230      	adds	r2, #48	; 0x30
 8009a76:	d311      	bcc.n	8009a9c <memcpy+0xbc>
 8009a78:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a7c:	f840 3b04 	str.w	r3, [r0], #4
 8009a80:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a84:	f840 3b04 	str.w	r3, [r0], #4
 8009a88:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a8c:	f840 3b04 	str.w	r3, [r0], #4
 8009a90:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a94:	f840 3b04 	str.w	r3, [r0], #4
 8009a98:	3a10      	subs	r2, #16
 8009a9a:	d2ed      	bcs.n	8009a78 <memcpy+0x98>
 8009a9c:	320c      	adds	r2, #12
 8009a9e:	d305      	bcc.n	8009aac <memcpy+0xcc>
 8009aa0:	f851 3b04 	ldr.w	r3, [r1], #4
 8009aa4:	f840 3b04 	str.w	r3, [r0], #4
 8009aa8:	3a04      	subs	r2, #4
 8009aaa:	d2f9      	bcs.n	8009aa0 <memcpy+0xc0>
 8009aac:	3204      	adds	r2, #4
 8009aae:	d008      	beq.n	8009ac2 <memcpy+0xe2>
 8009ab0:	07d2      	lsls	r2, r2, #31
 8009ab2:	bf1c      	itt	ne
 8009ab4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8009ab8:	f800 3b01 	strbne.w	r3, [r0], #1
 8009abc:	d301      	bcc.n	8009ac2 <memcpy+0xe2>
 8009abe:	880b      	ldrh	r3, [r1, #0]
 8009ac0:	8003      	strh	r3, [r0, #0]
 8009ac2:	4660      	mov	r0, ip
 8009ac4:	4770      	bx	lr
 8009ac6:	bf00      	nop
 8009ac8:	2a08      	cmp	r2, #8
 8009aca:	d313      	bcc.n	8009af4 <memcpy+0x114>
 8009acc:	078b      	lsls	r3, r1, #30
 8009ace:	d08d      	beq.n	80099ec <memcpy+0xc>
 8009ad0:	f010 0303 	ands.w	r3, r0, #3
 8009ad4:	d08a      	beq.n	80099ec <memcpy+0xc>
 8009ad6:	f1c3 0304 	rsb	r3, r3, #4
 8009ada:	1ad2      	subs	r2, r2, r3
 8009adc:	07db      	lsls	r3, r3, #31
 8009ade:	bf1c      	itt	ne
 8009ae0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8009ae4:	f800 3b01 	strbne.w	r3, [r0], #1
 8009ae8:	d380      	bcc.n	80099ec <memcpy+0xc>
 8009aea:	f831 3b02 	ldrh.w	r3, [r1], #2
 8009aee:	f820 3b02 	strh.w	r3, [r0], #2
 8009af2:	e77b      	b.n	80099ec <memcpy+0xc>
 8009af4:	3a04      	subs	r2, #4
 8009af6:	d3d9      	bcc.n	8009aac <memcpy+0xcc>
 8009af8:	3a01      	subs	r2, #1
 8009afa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009afe:	f800 3b01 	strb.w	r3, [r0], #1
 8009b02:	d2f9      	bcs.n	8009af8 <memcpy+0x118>
 8009b04:	780b      	ldrb	r3, [r1, #0]
 8009b06:	7003      	strb	r3, [r0, #0]
 8009b08:	784b      	ldrb	r3, [r1, #1]
 8009b0a:	7043      	strb	r3, [r0, #1]
 8009b0c:	788b      	ldrb	r3, [r1, #2]
 8009b0e:	7083      	strb	r3, [r0, #2]
 8009b10:	4660      	mov	r0, ip
 8009b12:	4770      	bx	lr

08009b14 <__aeabi_drsub>:
 8009b14:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8009b18:	e002      	b.n	8009b20 <__adddf3>
 8009b1a:	bf00      	nop

08009b1c <__aeabi_dsub>:
 8009b1c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08009b20 <__adddf3>:
 8009b20:	b530      	push	{r4, r5, lr}
 8009b22:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8009b26:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8009b2a:	ea94 0f05 	teq	r4, r5
 8009b2e:	bf08      	it	eq
 8009b30:	ea90 0f02 	teqeq	r0, r2
 8009b34:	bf1f      	itttt	ne
 8009b36:	ea54 0c00 	orrsne.w	ip, r4, r0
 8009b3a:	ea55 0c02 	orrsne.w	ip, r5, r2
 8009b3e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8009b42:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009b46:	f000 80e2 	beq.w	8009d0e <__adddf3+0x1ee>
 8009b4a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8009b4e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8009b52:	bfb8      	it	lt
 8009b54:	426d      	neglt	r5, r5
 8009b56:	dd0c      	ble.n	8009b72 <__adddf3+0x52>
 8009b58:	442c      	add	r4, r5
 8009b5a:	ea80 0202 	eor.w	r2, r0, r2
 8009b5e:	ea81 0303 	eor.w	r3, r1, r3
 8009b62:	ea82 0000 	eor.w	r0, r2, r0
 8009b66:	ea83 0101 	eor.w	r1, r3, r1
 8009b6a:	ea80 0202 	eor.w	r2, r0, r2
 8009b6e:	ea81 0303 	eor.w	r3, r1, r3
 8009b72:	2d36      	cmp	r5, #54	; 0x36
 8009b74:	bf88      	it	hi
 8009b76:	bd30      	pophi	{r4, r5, pc}
 8009b78:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009b7c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009b80:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8009b84:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8009b88:	d002      	beq.n	8009b90 <__adddf3+0x70>
 8009b8a:	4240      	negs	r0, r0
 8009b8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009b90:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8009b94:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009b98:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8009b9c:	d002      	beq.n	8009ba4 <__adddf3+0x84>
 8009b9e:	4252      	negs	r2, r2
 8009ba0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009ba4:	ea94 0f05 	teq	r4, r5
 8009ba8:	f000 80a7 	beq.w	8009cfa <__adddf3+0x1da>
 8009bac:	f1a4 0401 	sub.w	r4, r4, #1
 8009bb0:	f1d5 0e20 	rsbs	lr, r5, #32
 8009bb4:	db0d      	blt.n	8009bd2 <__adddf3+0xb2>
 8009bb6:	fa02 fc0e 	lsl.w	ip, r2, lr
 8009bba:	fa22 f205 	lsr.w	r2, r2, r5
 8009bbe:	1880      	adds	r0, r0, r2
 8009bc0:	f141 0100 	adc.w	r1, r1, #0
 8009bc4:	fa03 f20e 	lsl.w	r2, r3, lr
 8009bc8:	1880      	adds	r0, r0, r2
 8009bca:	fa43 f305 	asr.w	r3, r3, r5
 8009bce:	4159      	adcs	r1, r3
 8009bd0:	e00e      	b.n	8009bf0 <__adddf3+0xd0>
 8009bd2:	f1a5 0520 	sub.w	r5, r5, #32
 8009bd6:	f10e 0e20 	add.w	lr, lr, #32
 8009bda:	2a01      	cmp	r2, #1
 8009bdc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8009be0:	bf28      	it	cs
 8009be2:	f04c 0c02 	orrcs.w	ip, ip, #2
 8009be6:	fa43 f305 	asr.w	r3, r3, r5
 8009bea:	18c0      	adds	r0, r0, r3
 8009bec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8009bf0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009bf4:	d507      	bpl.n	8009c06 <__adddf3+0xe6>
 8009bf6:	f04f 0e00 	mov.w	lr, #0
 8009bfa:	f1dc 0c00 	rsbs	ip, ip, #0
 8009bfe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8009c02:	eb6e 0101 	sbc.w	r1, lr, r1
 8009c06:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8009c0a:	d31b      	bcc.n	8009c44 <__adddf3+0x124>
 8009c0c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009c10:	d30c      	bcc.n	8009c2c <__adddf3+0x10c>
 8009c12:	0849      	lsrs	r1, r1, #1
 8009c14:	ea5f 0030 	movs.w	r0, r0, rrx
 8009c18:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8009c1c:	f104 0401 	add.w	r4, r4, #1
 8009c20:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8009c24:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8009c28:	f080 809a 	bcs.w	8009d60 <__adddf3+0x240>
 8009c2c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009c30:	bf08      	it	eq
 8009c32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009c36:	f150 0000 	adcs.w	r0, r0, #0
 8009c3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009c3e:	ea41 0105 	orr.w	r1, r1, r5
 8009c42:	bd30      	pop	{r4, r5, pc}
 8009c44:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009c48:	4140      	adcs	r0, r0
 8009c4a:	eb41 0101 	adc.w	r1, r1, r1
 8009c4e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009c52:	f1a4 0401 	sub.w	r4, r4, #1
 8009c56:	d1e9      	bne.n	8009c2c <__adddf3+0x10c>
 8009c58:	f091 0f00 	teq	r1, #0
 8009c5c:	bf04      	itt	eq
 8009c5e:	4601      	moveq	r1, r0
 8009c60:	2000      	moveq	r0, #0
 8009c62:	fab1 f381 	clz	r3, r1
 8009c66:	bf08      	it	eq
 8009c68:	3320      	addeq	r3, #32
 8009c6a:	f1a3 030b 	sub.w	r3, r3, #11
 8009c6e:	f1b3 0220 	subs.w	r2, r3, #32
 8009c72:	da0c      	bge.n	8009c8e <__adddf3+0x16e>
 8009c74:	320c      	adds	r2, #12
 8009c76:	dd08      	ble.n	8009c8a <__adddf3+0x16a>
 8009c78:	f102 0c14 	add.w	ip, r2, #20
 8009c7c:	f1c2 020c 	rsb	r2, r2, #12
 8009c80:	fa01 f00c 	lsl.w	r0, r1, ip
 8009c84:	fa21 f102 	lsr.w	r1, r1, r2
 8009c88:	e00c      	b.n	8009ca4 <__adddf3+0x184>
 8009c8a:	f102 0214 	add.w	r2, r2, #20
 8009c8e:	bfd8      	it	le
 8009c90:	f1c2 0c20 	rsble	ip, r2, #32
 8009c94:	fa01 f102 	lsl.w	r1, r1, r2
 8009c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8009c9c:	bfdc      	itt	le
 8009c9e:	ea41 010c 	orrle.w	r1, r1, ip
 8009ca2:	4090      	lslle	r0, r2
 8009ca4:	1ae4      	subs	r4, r4, r3
 8009ca6:	bfa2      	ittt	ge
 8009ca8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8009cac:	4329      	orrge	r1, r5
 8009cae:	bd30      	popge	{r4, r5, pc}
 8009cb0:	ea6f 0404 	mvn.w	r4, r4
 8009cb4:	3c1f      	subs	r4, #31
 8009cb6:	da1c      	bge.n	8009cf2 <__adddf3+0x1d2>
 8009cb8:	340c      	adds	r4, #12
 8009cba:	dc0e      	bgt.n	8009cda <__adddf3+0x1ba>
 8009cbc:	f104 0414 	add.w	r4, r4, #20
 8009cc0:	f1c4 0220 	rsb	r2, r4, #32
 8009cc4:	fa20 f004 	lsr.w	r0, r0, r4
 8009cc8:	fa01 f302 	lsl.w	r3, r1, r2
 8009ccc:	ea40 0003 	orr.w	r0, r0, r3
 8009cd0:	fa21 f304 	lsr.w	r3, r1, r4
 8009cd4:	ea45 0103 	orr.w	r1, r5, r3
 8009cd8:	bd30      	pop	{r4, r5, pc}
 8009cda:	f1c4 040c 	rsb	r4, r4, #12
 8009cde:	f1c4 0220 	rsb	r2, r4, #32
 8009ce2:	fa20 f002 	lsr.w	r0, r0, r2
 8009ce6:	fa01 f304 	lsl.w	r3, r1, r4
 8009cea:	ea40 0003 	orr.w	r0, r0, r3
 8009cee:	4629      	mov	r1, r5
 8009cf0:	bd30      	pop	{r4, r5, pc}
 8009cf2:	fa21 f004 	lsr.w	r0, r1, r4
 8009cf6:	4629      	mov	r1, r5
 8009cf8:	bd30      	pop	{r4, r5, pc}
 8009cfa:	f094 0f00 	teq	r4, #0
 8009cfe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8009d02:	bf06      	itte	eq
 8009d04:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8009d08:	3401      	addeq	r4, #1
 8009d0a:	3d01      	subne	r5, #1
 8009d0c:	e74e      	b.n	8009bac <__adddf3+0x8c>
 8009d0e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8009d12:	bf18      	it	ne
 8009d14:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009d18:	d029      	beq.n	8009d6e <__adddf3+0x24e>
 8009d1a:	ea94 0f05 	teq	r4, r5
 8009d1e:	bf08      	it	eq
 8009d20:	ea90 0f02 	teqeq	r0, r2
 8009d24:	d005      	beq.n	8009d32 <__adddf3+0x212>
 8009d26:	ea54 0c00 	orrs.w	ip, r4, r0
 8009d2a:	bf04      	itt	eq
 8009d2c:	4619      	moveq	r1, r3
 8009d2e:	4610      	moveq	r0, r2
 8009d30:	bd30      	pop	{r4, r5, pc}
 8009d32:	ea91 0f03 	teq	r1, r3
 8009d36:	bf1e      	ittt	ne
 8009d38:	2100      	movne	r1, #0
 8009d3a:	2000      	movne	r0, #0
 8009d3c:	bd30      	popne	{r4, r5, pc}
 8009d3e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8009d42:	d105      	bne.n	8009d50 <__adddf3+0x230>
 8009d44:	0040      	lsls	r0, r0, #1
 8009d46:	4149      	adcs	r1, r1
 8009d48:	bf28      	it	cs
 8009d4a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8009d4e:	bd30      	pop	{r4, r5, pc}
 8009d50:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8009d54:	bf3c      	itt	cc
 8009d56:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8009d5a:	bd30      	popcc	{r4, r5, pc}
 8009d5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009d60:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8009d64:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009d68:	f04f 0000 	mov.w	r0, #0
 8009d6c:	bd30      	pop	{r4, r5, pc}
 8009d6e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8009d72:	bf1a      	itte	ne
 8009d74:	4619      	movne	r1, r3
 8009d76:	4610      	movne	r0, r2
 8009d78:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8009d7c:	bf1c      	itt	ne
 8009d7e:	460b      	movne	r3, r1
 8009d80:	4602      	movne	r2, r0
 8009d82:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009d86:	bf06      	itte	eq
 8009d88:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8009d8c:	ea91 0f03 	teqeq	r1, r3
 8009d90:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8009d94:	bd30      	pop	{r4, r5, pc}
 8009d96:	bf00      	nop

08009d98 <__aeabi_ui2d>:
 8009d98:	f090 0f00 	teq	r0, #0
 8009d9c:	bf04      	itt	eq
 8009d9e:	2100      	moveq	r1, #0
 8009da0:	4770      	bxeq	lr
 8009da2:	b530      	push	{r4, r5, lr}
 8009da4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009da8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009dac:	f04f 0500 	mov.w	r5, #0
 8009db0:	f04f 0100 	mov.w	r1, #0
 8009db4:	e750      	b.n	8009c58 <__adddf3+0x138>
 8009db6:	bf00      	nop

08009db8 <__aeabi_i2d>:
 8009db8:	f090 0f00 	teq	r0, #0
 8009dbc:	bf04      	itt	eq
 8009dbe:	2100      	moveq	r1, #0
 8009dc0:	4770      	bxeq	lr
 8009dc2:	b530      	push	{r4, r5, lr}
 8009dc4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009dc8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009dcc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8009dd0:	bf48      	it	mi
 8009dd2:	4240      	negmi	r0, r0
 8009dd4:	f04f 0100 	mov.w	r1, #0
 8009dd8:	e73e      	b.n	8009c58 <__adddf3+0x138>
 8009dda:	bf00      	nop

08009ddc <__aeabi_f2d>:
 8009ddc:	0042      	lsls	r2, r0, #1
 8009dde:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8009de2:	ea4f 0131 	mov.w	r1, r1, rrx
 8009de6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8009dea:	bf1f      	itttt	ne
 8009dec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8009df0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8009df4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8009df8:	4770      	bxne	lr
 8009dfa:	f092 0f00 	teq	r2, #0
 8009dfe:	bf14      	ite	ne
 8009e00:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8009e04:	4770      	bxeq	lr
 8009e06:	b530      	push	{r4, r5, lr}
 8009e08:	f44f 7460 	mov.w	r4, #896	; 0x380
 8009e0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009e10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009e14:	e720      	b.n	8009c58 <__adddf3+0x138>
 8009e16:	bf00      	nop

08009e18 <__aeabi_ul2d>:
 8009e18:	ea50 0201 	orrs.w	r2, r0, r1
 8009e1c:	bf08      	it	eq
 8009e1e:	4770      	bxeq	lr
 8009e20:	b530      	push	{r4, r5, lr}
 8009e22:	f04f 0500 	mov.w	r5, #0
 8009e26:	e00a      	b.n	8009e3e <__aeabi_l2d+0x16>

08009e28 <__aeabi_l2d>:
 8009e28:	ea50 0201 	orrs.w	r2, r0, r1
 8009e2c:	bf08      	it	eq
 8009e2e:	4770      	bxeq	lr
 8009e30:	b530      	push	{r4, r5, lr}
 8009e32:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8009e36:	d502      	bpl.n	8009e3e <__aeabi_l2d+0x16>
 8009e38:	4240      	negs	r0, r0
 8009e3a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009e3e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009e42:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009e46:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8009e4a:	f43f aedc 	beq.w	8009c06 <__adddf3+0xe6>
 8009e4e:	f04f 0203 	mov.w	r2, #3
 8009e52:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009e56:	bf18      	it	ne
 8009e58:	3203      	addne	r2, #3
 8009e5a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009e5e:	bf18      	it	ne
 8009e60:	3203      	addne	r2, #3
 8009e62:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8009e66:	f1c2 0320 	rsb	r3, r2, #32
 8009e6a:	fa00 fc03 	lsl.w	ip, r0, r3
 8009e6e:	fa20 f002 	lsr.w	r0, r0, r2
 8009e72:	fa01 fe03 	lsl.w	lr, r1, r3
 8009e76:	ea40 000e 	orr.w	r0, r0, lr
 8009e7a:	fa21 f102 	lsr.w	r1, r1, r2
 8009e7e:	4414      	add	r4, r2
 8009e80:	e6c1      	b.n	8009c06 <__adddf3+0xe6>
 8009e82:	bf00      	nop

08009e84 <__aeabi_dmul>:
 8009e84:	b570      	push	{r4, r5, r6, lr}
 8009e86:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8009e8a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8009e8e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8009e92:	bf1d      	ittte	ne
 8009e94:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8009e98:	ea94 0f0c 	teqne	r4, ip
 8009e9c:	ea95 0f0c 	teqne	r5, ip
 8009ea0:	f000 f8de 	bleq	800a060 <__aeabi_dmul+0x1dc>
 8009ea4:	442c      	add	r4, r5
 8009ea6:	ea81 0603 	eor.w	r6, r1, r3
 8009eaa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8009eae:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8009eb2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8009eb6:	bf18      	it	ne
 8009eb8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8009ebc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009ec0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ec4:	d038      	beq.n	8009f38 <__aeabi_dmul+0xb4>
 8009ec6:	fba0 ce02 	umull	ip, lr, r0, r2
 8009eca:	f04f 0500 	mov.w	r5, #0
 8009ece:	fbe1 e502 	umlal	lr, r5, r1, r2
 8009ed2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8009ed6:	fbe0 e503 	umlal	lr, r5, r0, r3
 8009eda:	f04f 0600 	mov.w	r6, #0
 8009ede:	fbe1 5603 	umlal	r5, r6, r1, r3
 8009ee2:	f09c 0f00 	teq	ip, #0
 8009ee6:	bf18      	it	ne
 8009ee8:	f04e 0e01 	orrne.w	lr, lr, #1
 8009eec:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8009ef0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8009ef4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8009ef8:	d204      	bcs.n	8009f04 <__aeabi_dmul+0x80>
 8009efa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8009efe:	416d      	adcs	r5, r5
 8009f00:	eb46 0606 	adc.w	r6, r6, r6
 8009f04:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8009f08:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8009f0c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8009f10:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8009f14:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8009f18:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009f1c:	bf88      	it	hi
 8009f1e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009f22:	d81e      	bhi.n	8009f62 <__aeabi_dmul+0xde>
 8009f24:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8009f28:	bf08      	it	eq
 8009f2a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8009f2e:	f150 0000 	adcs.w	r0, r0, #0
 8009f32:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009f36:	bd70      	pop	{r4, r5, r6, pc}
 8009f38:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8009f3c:	ea46 0101 	orr.w	r1, r6, r1
 8009f40:	ea40 0002 	orr.w	r0, r0, r2
 8009f44:	ea81 0103 	eor.w	r1, r1, r3
 8009f48:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8009f4c:	bfc2      	ittt	gt
 8009f4e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009f52:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009f56:	bd70      	popgt	{r4, r5, r6, pc}
 8009f58:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009f5c:	f04f 0e00 	mov.w	lr, #0
 8009f60:	3c01      	subs	r4, #1
 8009f62:	f300 80ab 	bgt.w	800a0bc <__aeabi_dmul+0x238>
 8009f66:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8009f6a:	bfde      	ittt	le
 8009f6c:	2000      	movle	r0, #0
 8009f6e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8009f72:	bd70      	pople	{r4, r5, r6, pc}
 8009f74:	f1c4 0400 	rsb	r4, r4, #0
 8009f78:	3c20      	subs	r4, #32
 8009f7a:	da35      	bge.n	8009fe8 <__aeabi_dmul+0x164>
 8009f7c:	340c      	adds	r4, #12
 8009f7e:	dc1b      	bgt.n	8009fb8 <__aeabi_dmul+0x134>
 8009f80:	f104 0414 	add.w	r4, r4, #20
 8009f84:	f1c4 0520 	rsb	r5, r4, #32
 8009f88:	fa00 f305 	lsl.w	r3, r0, r5
 8009f8c:	fa20 f004 	lsr.w	r0, r0, r4
 8009f90:	fa01 f205 	lsl.w	r2, r1, r5
 8009f94:	ea40 0002 	orr.w	r0, r0, r2
 8009f98:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8009f9c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009fa0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8009fa4:	fa21 f604 	lsr.w	r6, r1, r4
 8009fa8:	eb42 0106 	adc.w	r1, r2, r6
 8009fac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009fb0:	bf08      	it	eq
 8009fb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009fb6:	bd70      	pop	{r4, r5, r6, pc}
 8009fb8:	f1c4 040c 	rsb	r4, r4, #12
 8009fbc:	f1c4 0520 	rsb	r5, r4, #32
 8009fc0:	fa00 f304 	lsl.w	r3, r0, r4
 8009fc4:	fa20 f005 	lsr.w	r0, r0, r5
 8009fc8:	fa01 f204 	lsl.w	r2, r1, r4
 8009fcc:	ea40 0002 	orr.w	r0, r0, r2
 8009fd0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009fd4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8009fd8:	f141 0100 	adc.w	r1, r1, #0
 8009fdc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009fe0:	bf08      	it	eq
 8009fe2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009fe6:	bd70      	pop	{r4, r5, r6, pc}
 8009fe8:	f1c4 0520 	rsb	r5, r4, #32
 8009fec:	fa00 f205 	lsl.w	r2, r0, r5
 8009ff0:	ea4e 0e02 	orr.w	lr, lr, r2
 8009ff4:	fa20 f304 	lsr.w	r3, r0, r4
 8009ff8:	fa01 f205 	lsl.w	r2, r1, r5
 8009ffc:	ea43 0302 	orr.w	r3, r3, r2
 800a000:	fa21 f004 	lsr.w	r0, r1, r4
 800a004:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a008:	fa21 f204 	lsr.w	r2, r1, r4
 800a00c:	ea20 0002 	bic.w	r0, r0, r2
 800a010:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800a014:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800a018:	bf08      	it	eq
 800a01a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800a01e:	bd70      	pop	{r4, r5, r6, pc}
 800a020:	f094 0f00 	teq	r4, #0
 800a024:	d10f      	bne.n	800a046 <__aeabi_dmul+0x1c2>
 800a026:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800a02a:	0040      	lsls	r0, r0, #1
 800a02c:	eb41 0101 	adc.w	r1, r1, r1
 800a030:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a034:	bf08      	it	eq
 800a036:	3c01      	subeq	r4, #1
 800a038:	d0f7      	beq.n	800a02a <__aeabi_dmul+0x1a6>
 800a03a:	ea41 0106 	orr.w	r1, r1, r6
 800a03e:	f095 0f00 	teq	r5, #0
 800a042:	bf18      	it	ne
 800a044:	4770      	bxne	lr
 800a046:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800a04a:	0052      	lsls	r2, r2, #1
 800a04c:	eb43 0303 	adc.w	r3, r3, r3
 800a050:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800a054:	bf08      	it	eq
 800a056:	3d01      	subeq	r5, #1
 800a058:	d0f7      	beq.n	800a04a <__aeabi_dmul+0x1c6>
 800a05a:	ea43 0306 	orr.w	r3, r3, r6
 800a05e:	4770      	bx	lr
 800a060:	ea94 0f0c 	teq	r4, ip
 800a064:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800a068:	bf18      	it	ne
 800a06a:	ea95 0f0c 	teqne	r5, ip
 800a06e:	d00c      	beq.n	800a08a <__aeabi_dmul+0x206>
 800a070:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a074:	bf18      	it	ne
 800a076:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a07a:	d1d1      	bne.n	800a020 <__aeabi_dmul+0x19c>
 800a07c:	ea81 0103 	eor.w	r1, r1, r3
 800a080:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a084:	f04f 0000 	mov.w	r0, #0
 800a088:	bd70      	pop	{r4, r5, r6, pc}
 800a08a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a08e:	bf06      	itte	eq
 800a090:	4610      	moveq	r0, r2
 800a092:	4619      	moveq	r1, r3
 800a094:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a098:	d019      	beq.n	800a0ce <__aeabi_dmul+0x24a>
 800a09a:	ea94 0f0c 	teq	r4, ip
 800a09e:	d102      	bne.n	800a0a6 <__aeabi_dmul+0x222>
 800a0a0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800a0a4:	d113      	bne.n	800a0ce <__aeabi_dmul+0x24a>
 800a0a6:	ea95 0f0c 	teq	r5, ip
 800a0aa:	d105      	bne.n	800a0b8 <__aeabi_dmul+0x234>
 800a0ac:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800a0b0:	bf1c      	itt	ne
 800a0b2:	4610      	movne	r0, r2
 800a0b4:	4619      	movne	r1, r3
 800a0b6:	d10a      	bne.n	800a0ce <__aeabi_dmul+0x24a>
 800a0b8:	ea81 0103 	eor.w	r1, r1, r3
 800a0bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a0c0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800a0c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a0c8:	f04f 0000 	mov.w	r0, #0
 800a0cc:	bd70      	pop	{r4, r5, r6, pc}
 800a0ce:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800a0d2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800a0d6:	bd70      	pop	{r4, r5, r6, pc}

0800a0d8 <__aeabi_ddiv>:
 800a0d8:	b570      	push	{r4, r5, r6, lr}
 800a0da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800a0de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800a0e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800a0e6:	bf1d      	ittte	ne
 800a0e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800a0ec:	ea94 0f0c 	teqne	r4, ip
 800a0f0:	ea95 0f0c 	teqne	r5, ip
 800a0f4:	f000 f8a7 	bleq	800a246 <__aeabi_ddiv+0x16e>
 800a0f8:	eba4 0405 	sub.w	r4, r4, r5
 800a0fc:	ea81 0e03 	eor.w	lr, r1, r3
 800a100:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800a104:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800a108:	f000 8088 	beq.w	800a21c <__aeabi_ddiv+0x144>
 800a10c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a110:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800a114:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800a118:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800a11c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800a120:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800a124:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800a128:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800a12c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800a130:	429d      	cmp	r5, r3
 800a132:	bf08      	it	eq
 800a134:	4296      	cmpeq	r6, r2
 800a136:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800a13a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800a13e:	d202      	bcs.n	800a146 <__aeabi_ddiv+0x6e>
 800a140:	085b      	lsrs	r3, r3, #1
 800a142:	ea4f 0232 	mov.w	r2, r2, rrx
 800a146:	1ab6      	subs	r6, r6, r2
 800a148:	eb65 0503 	sbc.w	r5, r5, r3
 800a14c:	085b      	lsrs	r3, r3, #1
 800a14e:	ea4f 0232 	mov.w	r2, r2, rrx
 800a152:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800a156:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800a15a:	ebb6 0e02 	subs.w	lr, r6, r2
 800a15e:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a162:	bf22      	ittt	cs
 800a164:	1ab6      	subcs	r6, r6, r2
 800a166:	4675      	movcs	r5, lr
 800a168:	ea40 000c 	orrcs.w	r0, r0, ip
 800a16c:	085b      	lsrs	r3, r3, #1
 800a16e:	ea4f 0232 	mov.w	r2, r2, rrx
 800a172:	ebb6 0e02 	subs.w	lr, r6, r2
 800a176:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a17a:	bf22      	ittt	cs
 800a17c:	1ab6      	subcs	r6, r6, r2
 800a17e:	4675      	movcs	r5, lr
 800a180:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800a184:	085b      	lsrs	r3, r3, #1
 800a186:	ea4f 0232 	mov.w	r2, r2, rrx
 800a18a:	ebb6 0e02 	subs.w	lr, r6, r2
 800a18e:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a192:	bf22      	ittt	cs
 800a194:	1ab6      	subcs	r6, r6, r2
 800a196:	4675      	movcs	r5, lr
 800a198:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800a19c:	085b      	lsrs	r3, r3, #1
 800a19e:	ea4f 0232 	mov.w	r2, r2, rrx
 800a1a2:	ebb6 0e02 	subs.w	lr, r6, r2
 800a1a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a1aa:	bf22      	ittt	cs
 800a1ac:	1ab6      	subcs	r6, r6, r2
 800a1ae:	4675      	movcs	r5, lr
 800a1b0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800a1b4:	ea55 0e06 	orrs.w	lr, r5, r6
 800a1b8:	d018      	beq.n	800a1ec <__aeabi_ddiv+0x114>
 800a1ba:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800a1be:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800a1c2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800a1c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800a1ca:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800a1ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800a1d2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800a1d6:	d1c0      	bne.n	800a15a <__aeabi_ddiv+0x82>
 800a1d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a1dc:	d10b      	bne.n	800a1f6 <__aeabi_ddiv+0x11e>
 800a1de:	ea41 0100 	orr.w	r1, r1, r0
 800a1e2:	f04f 0000 	mov.w	r0, #0
 800a1e6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800a1ea:	e7b6      	b.n	800a15a <__aeabi_ddiv+0x82>
 800a1ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a1f0:	bf04      	itt	eq
 800a1f2:	4301      	orreq	r1, r0
 800a1f4:	2000      	moveq	r0, #0
 800a1f6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800a1fa:	bf88      	it	hi
 800a1fc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800a200:	f63f aeaf 	bhi.w	8009f62 <__aeabi_dmul+0xde>
 800a204:	ebb5 0c03 	subs.w	ip, r5, r3
 800a208:	bf04      	itt	eq
 800a20a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800a20e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800a212:	f150 0000 	adcs.w	r0, r0, #0
 800a216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800a21a:	bd70      	pop	{r4, r5, r6, pc}
 800a21c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800a220:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800a224:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800a228:	bfc2      	ittt	gt
 800a22a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800a22e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800a232:	bd70      	popgt	{r4, r5, r6, pc}
 800a234:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a238:	f04f 0e00 	mov.w	lr, #0
 800a23c:	3c01      	subs	r4, #1
 800a23e:	e690      	b.n	8009f62 <__aeabi_dmul+0xde>
 800a240:	ea45 0e06 	orr.w	lr, r5, r6
 800a244:	e68d      	b.n	8009f62 <__aeabi_dmul+0xde>
 800a246:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800a24a:	ea94 0f0c 	teq	r4, ip
 800a24e:	bf08      	it	eq
 800a250:	ea95 0f0c 	teqeq	r5, ip
 800a254:	f43f af3b 	beq.w	800a0ce <__aeabi_dmul+0x24a>
 800a258:	ea94 0f0c 	teq	r4, ip
 800a25c:	d10a      	bne.n	800a274 <__aeabi_ddiv+0x19c>
 800a25e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800a262:	f47f af34 	bne.w	800a0ce <__aeabi_dmul+0x24a>
 800a266:	ea95 0f0c 	teq	r5, ip
 800a26a:	f47f af25 	bne.w	800a0b8 <__aeabi_dmul+0x234>
 800a26e:	4610      	mov	r0, r2
 800a270:	4619      	mov	r1, r3
 800a272:	e72c      	b.n	800a0ce <__aeabi_dmul+0x24a>
 800a274:	ea95 0f0c 	teq	r5, ip
 800a278:	d106      	bne.n	800a288 <__aeabi_ddiv+0x1b0>
 800a27a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800a27e:	f43f aefd 	beq.w	800a07c <__aeabi_dmul+0x1f8>
 800a282:	4610      	mov	r0, r2
 800a284:	4619      	mov	r1, r3
 800a286:	e722      	b.n	800a0ce <__aeabi_dmul+0x24a>
 800a288:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a28c:	bf18      	it	ne
 800a28e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a292:	f47f aec5 	bne.w	800a020 <__aeabi_dmul+0x19c>
 800a296:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800a29a:	f47f af0d 	bne.w	800a0b8 <__aeabi_dmul+0x234>
 800a29e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800a2a2:	f47f aeeb 	bne.w	800a07c <__aeabi_dmul+0x1f8>
 800a2a6:	e712      	b.n	800a0ce <__aeabi_dmul+0x24a>

0800a2a8 <__gedf2>:
 800a2a8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800a2ac:	e006      	b.n	800a2bc <__cmpdf2+0x4>
 800a2ae:	bf00      	nop

0800a2b0 <__ledf2>:
 800a2b0:	f04f 0c01 	mov.w	ip, #1
 800a2b4:	e002      	b.n	800a2bc <__cmpdf2+0x4>
 800a2b6:	bf00      	nop

0800a2b8 <__cmpdf2>:
 800a2b8:	f04f 0c01 	mov.w	ip, #1
 800a2bc:	f84d cd04 	str.w	ip, [sp, #-4]!
 800a2c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800a2c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800a2c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a2cc:	bf18      	it	ne
 800a2ce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800a2d2:	d01b      	beq.n	800a30c <__cmpdf2+0x54>
 800a2d4:	b001      	add	sp, #4
 800a2d6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800a2da:	bf0c      	ite	eq
 800a2dc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800a2e0:	ea91 0f03 	teqne	r1, r3
 800a2e4:	bf02      	ittt	eq
 800a2e6:	ea90 0f02 	teqeq	r0, r2
 800a2ea:	2000      	moveq	r0, #0
 800a2ec:	4770      	bxeq	lr
 800a2ee:	f110 0f00 	cmn.w	r0, #0
 800a2f2:	ea91 0f03 	teq	r1, r3
 800a2f6:	bf58      	it	pl
 800a2f8:	4299      	cmppl	r1, r3
 800a2fa:	bf08      	it	eq
 800a2fc:	4290      	cmpeq	r0, r2
 800a2fe:	bf2c      	ite	cs
 800a300:	17d8      	asrcs	r0, r3, #31
 800a302:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800a306:	f040 0001 	orr.w	r0, r0, #1
 800a30a:	4770      	bx	lr
 800a30c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800a310:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800a314:	d102      	bne.n	800a31c <__cmpdf2+0x64>
 800a316:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800a31a:	d107      	bne.n	800a32c <__cmpdf2+0x74>
 800a31c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a320:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800a324:	d1d6      	bne.n	800a2d4 <__cmpdf2+0x1c>
 800a326:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800a32a:	d0d3      	beq.n	800a2d4 <__cmpdf2+0x1c>
 800a32c:	f85d 0b04 	ldr.w	r0, [sp], #4
 800a330:	4770      	bx	lr
 800a332:	bf00      	nop

0800a334 <__aeabi_cdrcmple>:
 800a334:	4684      	mov	ip, r0
 800a336:	4610      	mov	r0, r2
 800a338:	4662      	mov	r2, ip
 800a33a:	468c      	mov	ip, r1
 800a33c:	4619      	mov	r1, r3
 800a33e:	4663      	mov	r3, ip
 800a340:	e000      	b.n	800a344 <__aeabi_cdcmpeq>
 800a342:	bf00      	nop

0800a344 <__aeabi_cdcmpeq>:
 800a344:	b501      	push	{r0, lr}
 800a346:	f7ff ffb7 	bl	800a2b8 <__cmpdf2>
 800a34a:	2800      	cmp	r0, #0
 800a34c:	bf48      	it	mi
 800a34e:	f110 0f00 	cmnmi.w	r0, #0
 800a352:	bd01      	pop	{r0, pc}

0800a354 <__aeabi_dcmpeq>:
 800a354:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a358:	f7ff fff4 	bl	800a344 <__aeabi_cdcmpeq>
 800a35c:	bf0c      	ite	eq
 800a35e:	2001      	moveq	r0, #1
 800a360:	2000      	movne	r0, #0
 800a362:	f85d fb08 	ldr.w	pc, [sp], #8
 800a366:	bf00      	nop

0800a368 <__aeabi_dcmplt>:
 800a368:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a36c:	f7ff ffea 	bl	800a344 <__aeabi_cdcmpeq>
 800a370:	bf34      	ite	cc
 800a372:	2001      	movcc	r0, #1
 800a374:	2000      	movcs	r0, #0
 800a376:	f85d fb08 	ldr.w	pc, [sp], #8
 800a37a:	bf00      	nop

0800a37c <__aeabi_dcmple>:
 800a37c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a380:	f7ff ffe0 	bl	800a344 <__aeabi_cdcmpeq>
 800a384:	bf94      	ite	ls
 800a386:	2001      	movls	r0, #1
 800a388:	2000      	movhi	r0, #0
 800a38a:	f85d fb08 	ldr.w	pc, [sp], #8
 800a38e:	bf00      	nop

0800a390 <__aeabi_dcmpge>:
 800a390:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a394:	f7ff ffce 	bl	800a334 <__aeabi_cdrcmple>
 800a398:	bf94      	ite	ls
 800a39a:	2001      	movls	r0, #1
 800a39c:	2000      	movhi	r0, #0
 800a39e:	f85d fb08 	ldr.w	pc, [sp], #8
 800a3a2:	bf00      	nop

0800a3a4 <__aeabi_dcmpgt>:
 800a3a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a3a8:	f7ff ffc4 	bl	800a334 <__aeabi_cdrcmple>
 800a3ac:	bf34      	ite	cc
 800a3ae:	2001      	movcc	r0, #1
 800a3b0:	2000      	movcs	r0, #0
 800a3b2:	f85d fb08 	ldr.w	pc, [sp], #8
 800a3b6:	bf00      	nop

0800a3b8 <__aeabi_d2iz>:
 800a3b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800a3bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800a3c0:	d215      	bcs.n	800a3ee <__aeabi_d2iz+0x36>
 800a3c2:	d511      	bpl.n	800a3e8 <__aeabi_d2iz+0x30>
 800a3c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800a3c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800a3cc:	d912      	bls.n	800a3f4 <__aeabi_d2iz+0x3c>
 800a3ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800a3d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a3d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800a3da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800a3de:	fa23 f002 	lsr.w	r0, r3, r2
 800a3e2:	bf18      	it	ne
 800a3e4:	4240      	negne	r0, r0
 800a3e6:	4770      	bx	lr
 800a3e8:	f04f 0000 	mov.w	r0, #0
 800a3ec:	4770      	bx	lr
 800a3ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800a3f2:	d105      	bne.n	800a400 <__aeabi_d2iz+0x48>
 800a3f4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800a3f8:	bf08      	it	eq
 800a3fa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800a3fe:	4770      	bx	lr
 800a400:	f04f 0000 	mov.w	r0, #0
 800a404:	4770      	bx	lr
 800a406:	bf00      	nop

0800a408 <__aeabi_uldivmod>:
 800a408:	b953      	cbnz	r3, 800a420 <__aeabi_uldivmod+0x18>
 800a40a:	b94a      	cbnz	r2, 800a420 <__aeabi_uldivmod+0x18>
 800a40c:	2900      	cmp	r1, #0
 800a40e:	bf08      	it	eq
 800a410:	2800      	cmpeq	r0, #0
 800a412:	bf1c      	itt	ne
 800a414:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800a418:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800a41c:	f000 b83c 	b.w	800a498 <__aeabi_idiv0>
 800a420:	b082      	sub	sp, #8
 800a422:	46ec      	mov	ip, sp
 800a424:	e92d 5000 	stmdb	sp!, {ip, lr}
 800a428:	f000 f81e 	bl	800a468 <__gnu_uldivmod_helper>
 800a42c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800a430:	b002      	add	sp, #8
 800a432:	bc0c      	pop	{r2, r3}
 800a434:	4770      	bx	lr
 800a436:	bf00      	nop

0800a438 <__gnu_ldivmod_helper>:
 800a438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a43c:	9c06      	ldr	r4, [sp, #24]
 800a43e:	4615      	mov	r5, r2
 800a440:	4606      	mov	r6, r0
 800a442:	460f      	mov	r7, r1
 800a444:	4698      	mov	r8, r3
 800a446:	f000 f829 	bl	800a49c <__divdi3>
 800a44a:	fb05 f301 	mul.w	r3, r5, r1
 800a44e:	fb00 3808 	mla	r8, r0, r8, r3
 800a452:	fba5 2300 	umull	r2, r3, r5, r0
 800a456:	1ab2      	subs	r2, r6, r2
 800a458:	4443      	add	r3, r8
 800a45a:	eb67 0303 	sbc.w	r3, r7, r3
 800a45e:	e9c4 2300 	strd	r2, r3, [r4]
 800a462:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a466:	bf00      	nop

0800a468 <__gnu_uldivmod_helper>:
 800a468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a46c:	9c06      	ldr	r4, [sp, #24]
 800a46e:	4690      	mov	r8, r2
 800a470:	4606      	mov	r6, r0
 800a472:	460f      	mov	r7, r1
 800a474:	461d      	mov	r5, r3
 800a476:	f000 f95f 	bl	800a738 <__udivdi3>
 800a47a:	fb00 f505 	mul.w	r5, r0, r5
 800a47e:	fba0 2308 	umull	r2, r3, r0, r8
 800a482:	fb08 5501 	mla	r5, r8, r1, r5
 800a486:	1ab2      	subs	r2, r6, r2
 800a488:	442b      	add	r3, r5
 800a48a:	eb67 0303 	sbc.w	r3, r7, r3
 800a48e:	e9c4 2300 	strd	r2, r3, [r4]
 800a492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a496:	bf00      	nop

0800a498 <__aeabi_idiv0>:
 800a498:	4770      	bx	lr
 800a49a:	bf00      	nop

0800a49c <__divdi3>:
 800a49c:	2900      	cmp	r1, #0
 800a49e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a4a2:	f2c0 80a6 	blt.w	800a5f2 <__divdi3+0x156>
 800a4a6:	2600      	movs	r6, #0
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	f2c0 809c 	blt.w	800a5e6 <__divdi3+0x14a>
 800a4ae:	4688      	mov	r8, r1
 800a4b0:	4694      	mov	ip, r2
 800a4b2:	469e      	mov	lr, r3
 800a4b4:	4615      	mov	r5, r2
 800a4b6:	4604      	mov	r4, r0
 800a4b8:	460f      	mov	r7, r1
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d13d      	bne.n	800a53a <__divdi3+0x9e>
 800a4be:	428a      	cmp	r2, r1
 800a4c0:	d959      	bls.n	800a576 <__divdi3+0xda>
 800a4c2:	fab2 f382 	clz	r3, r2
 800a4c6:	b13b      	cbz	r3, 800a4d8 <__divdi3+0x3c>
 800a4c8:	f1c3 0220 	rsb	r2, r3, #32
 800a4cc:	409f      	lsls	r7, r3
 800a4ce:	fa20 f202 	lsr.w	r2, r0, r2
 800a4d2:	409d      	lsls	r5, r3
 800a4d4:	4317      	orrs	r7, r2
 800a4d6:	409c      	lsls	r4, r3
 800a4d8:	0c29      	lsrs	r1, r5, #16
 800a4da:	0c22      	lsrs	r2, r4, #16
 800a4dc:	fbb7 fef1 	udiv	lr, r7, r1
 800a4e0:	b2a8      	uxth	r0, r5
 800a4e2:	fb01 771e 	mls	r7, r1, lr, r7
 800a4e6:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800a4ea:	fb00 f30e 	mul.w	r3, r0, lr
 800a4ee:	42bb      	cmp	r3, r7
 800a4f0:	d90a      	bls.n	800a508 <__divdi3+0x6c>
 800a4f2:	197f      	adds	r7, r7, r5
 800a4f4:	f10e 32ff 	add.w	r2, lr, #4294967295	; 0xffffffff
 800a4f8:	f080 8105 	bcs.w	800a706 <__divdi3+0x26a>
 800a4fc:	42bb      	cmp	r3, r7
 800a4fe:	f240 8102 	bls.w	800a706 <__divdi3+0x26a>
 800a502:	f1ae 0e02 	sub.w	lr, lr, #2
 800a506:	442f      	add	r7, r5
 800a508:	1aff      	subs	r7, r7, r3
 800a50a:	b2a4      	uxth	r4, r4
 800a50c:	fbb7 f3f1 	udiv	r3, r7, r1
 800a510:	fb01 7713 	mls	r7, r1, r3, r7
 800a514:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800a518:	fb00 f003 	mul.w	r0, r0, r3
 800a51c:	42b8      	cmp	r0, r7
 800a51e:	d908      	bls.n	800a532 <__divdi3+0x96>
 800a520:	197f      	adds	r7, r7, r5
 800a522:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800a526:	f080 80f0 	bcs.w	800a70a <__divdi3+0x26e>
 800a52a:	42b8      	cmp	r0, r7
 800a52c:	f240 80ed 	bls.w	800a70a <__divdi3+0x26e>
 800a530:	3b02      	subs	r3, #2
 800a532:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800a536:	2200      	movs	r2, #0
 800a538:	e003      	b.n	800a542 <__divdi3+0xa6>
 800a53a:	428b      	cmp	r3, r1
 800a53c:	d90f      	bls.n	800a55e <__divdi3+0xc2>
 800a53e:	2200      	movs	r2, #0
 800a540:	4613      	mov	r3, r2
 800a542:	1c34      	adds	r4, r6, #0
 800a544:	bf18      	it	ne
 800a546:	2401      	movne	r4, #1
 800a548:	4260      	negs	r0, r4
 800a54a:	f04f 0500 	mov.w	r5, #0
 800a54e:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 800a552:	4058      	eors	r0, r3
 800a554:	4051      	eors	r1, r2
 800a556:	1900      	adds	r0, r0, r4
 800a558:	4169      	adcs	r1, r5
 800a55a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a55e:	fab3 f283 	clz	r2, r3
 800a562:	2a00      	cmp	r2, #0
 800a564:	f040 8086 	bne.w	800a674 <__divdi3+0x1d8>
 800a568:	428b      	cmp	r3, r1
 800a56a:	d302      	bcc.n	800a572 <__divdi3+0xd6>
 800a56c:	4584      	cmp	ip, r0
 800a56e:	f200 80db 	bhi.w	800a728 <__divdi3+0x28c>
 800a572:	2301      	movs	r3, #1
 800a574:	e7e5      	b.n	800a542 <__divdi3+0xa6>
 800a576:	b912      	cbnz	r2, 800a57e <__divdi3+0xe2>
 800a578:	2301      	movs	r3, #1
 800a57a:	fbb3 f5f2 	udiv	r5, r3, r2
 800a57e:	fab5 f085 	clz	r0, r5
 800a582:	2800      	cmp	r0, #0
 800a584:	d13b      	bne.n	800a5fe <__divdi3+0x162>
 800a586:	1b78      	subs	r0, r7, r5
 800a588:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800a58c:	fa1f fc85 	uxth.w	ip, r5
 800a590:	2201      	movs	r2, #1
 800a592:	fbb0 f8fe 	udiv	r8, r0, lr
 800a596:	0c21      	lsrs	r1, r4, #16
 800a598:	fb0e 0718 	mls	r7, lr, r8, r0
 800a59c:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 800a5a0:	fb0c f308 	mul.w	r3, ip, r8
 800a5a4:	42bb      	cmp	r3, r7
 800a5a6:	d907      	bls.n	800a5b8 <__divdi3+0x11c>
 800a5a8:	197f      	adds	r7, r7, r5
 800a5aa:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 800a5ae:	d202      	bcs.n	800a5b6 <__divdi3+0x11a>
 800a5b0:	42bb      	cmp	r3, r7
 800a5b2:	f200 80bd 	bhi.w	800a730 <__divdi3+0x294>
 800a5b6:	4688      	mov	r8, r1
 800a5b8:	1aff      	subs	r7, r7, r3
 800a5ba:	b2a4      	uxth	r4, r4
 800a5bc:	fbb7 f3fe 	udiv	r3, r7, lr
 800a5c0:	fb0e 7713 	mls	r7, lr, r3, r7
 800a5c4:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800a5c8:	fb0c fc03 	mul.w	ip, ip, r3
 800a5cc:	45bc      	cmp	ip, r7
 800a5ce:	d907      	bls.n	800a5e0 <__divdi3+0x144>
 800a5d0:	197f      	adds	r7, r7, r5
 800a5d2:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 800a5d6:	d202      	bcs.n	800a5de <__divdi3+0x142>
 800a5d8:	45bc      	cmp	ip, r7
 800a5da:	f200 80a7 	bhi.w	800a72c <__divdi3+0x290>
 800a5de:	460b      	mov	r3, r1
 800a5e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800a5e4:	e7ad      	b.n	800a542 <__divdi3+0xa6>
 800a5e6:	4252      	negs	r2, r2
 800a5e8:	ea6f 0606 	mvn.w	r6, r6
 800a5ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800a5f0:	e75d      	b.n	800a4ae <__divdi3+0x12>
 800a5f2:	4240      	negs	r0, r0
 800a5f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a5f8:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800a5fc:	e754      	b.n	800a4a8 <__divdi3+0xc>
 800a5fe:	f1c0 0220 	rsb	r2, r0, #32
 800a602:	fa24 f102 	lsr.w	r1, r4, r2
 800a606:	fa07 f300 	lsl.w	r3, r7, r0
 800a60a:	4085      	lsls	r5, r0
 800a60c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800a610:	40d7      	lsrs	r7, r2
 800a612:	4319      	orrs	r1, r3
 800a614:	fbb7 f2fe 	udiv	r2, r7, lr
 800a618:	0c0b      	lsrs	r3, r1, #16
 800a61a:	fb0e 7712 	mls	r7, lr, r2, r7
 800a61e:	fa1f fc85 	uxth.w	ip, r5
 800a622:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a626:	fb0c f702 	mul.w	r7, ip, r2
 800a62a:	429f      	cmp	r7, r3
 800a62c:	fa04 f400 	lsl.w	r4, r4, r0
 800a630:	d907      	bls.n	800a642 <__divdi3+0x1a6>
 800a632:	195b      	adds	r3, r3, r5
 800a634:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 800a638:	d274      	bcs.n	800a724 <__divdi3+0x288>
 800a63a:	429f      	cmp	r7, r3
 800a63c:	d972      	bls.n	800a724 <__divdi3+0x288>
 800a63e:	3a02      	subs	r2, #2
 800a640:	442b      	add	r3, r5
 800a642:	1bdf      	subs	r7, r3, r7
 800a644:	b289      	uxth	r1, r1
 800a646:	fbb7 f8fe 	udiv	r8, r7, lr
 800a64a:	fb0e 7318 	mls	r3, lr, r8, r7
 800a64e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a652:	fb0c f708 	mul.w	r7, ip, r8
 800a656:	429f      	cmp	r7, r3
 800a658:	d908      	bls.n	800a66c <__divdi3+0x1d0>
 800a65a:	195b      	adds	r3, r3, r5
 800a65c:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 800a660:	d25c      	bcs.n	800a71c <__divdi3+0x280>
 800a662:	429f      	cmp	r7, r3
 800a664:	d95a      	bls.n	800a71c <__divdi3+0x280>
 800a666:	f1a8 0802 	sub.w	r8, r8, #2
 800a66a:	442b      	add	r3, r5
 800a66c:	1bd8      	subs	r0, r3, r7
 800a66e:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 800a672:	e78e      	b.n	800a592 <__divdi3+0xf6>
 800a674:	f1c2 0320 	rsb	r3, r2, #32
 800a678:	fa2c f103 	lsr.w	r1, ip, r3
 800a67c:	fa0e fe02 	lsl.w	lr, lr, r2
 800a680:	fa20 f703 	lsr.w	r7, r0, r3
 800a684:	ea41 0e0e 	orr.w	lr, r1, lr
 800a688:	fa08 f002 	lsl.w	r0, r8, r2
 800a68c:	fa28 f103 	lsr.w	r1, r8, r3
 800a690:	ea4f 451e 	mov.w	r5, lr, lsr #16
 800a694:	4338      	orrs	r0, r7
 800a696:	fbb1 f8f5 	udiv	r8, r1, r5
 800a69a:	0c03      	lsrs	r3, r0, #16
 800a69c:	fb05 1118 	mls	r1, r5, r8, r1
 800a6a0:	fa1f f78e 	uxth.w	r7, lr
 800a6a4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a6a8:	fb07 f308 	mul.w	r3, r7, r8
 800a6ac:	428b      	cmp	r3, r1
 800a6ae:	fa0c fc02 	lsl.w	ip, ip, r2
 800a6b2:	d909      	bls.n	800a6c8 <__divdi3+0x22c>
 800a6b4:	eb11 010e 	adds.w	r1, r1, lr
 800a6b8:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
 800a6bc:	d230      	bcs.n	800a720 <__divdi3+0x284>
 800a6be:	428b      	cmp	r3, r1
 800a6c0:	d92e      	bls.n	800a720 <__divdi3+0x284>
 800a6c2:	f1a8 0802 	sub.w	r8, r8, #2
 800a6c6:	4471      	add	r1, lr
 800a6c8:	1ac9      	subs	r1, r1, r3
 800a6ca:	b280      	uxth	r0, r0
 800a6cc:	fbb1 f3f5 	udiv	r3, r1, r5
 800a6d0:	fb05 1113 	mls	r1, r5, r3, r1
 800a6d4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800a6d8:	fb07 f703 	mul.w	r7, r7, r3
 800a6dc:	428f      	cmp	r7, r1
 800a6de:	d908      	bls.n	800a6f2 <__divdi3+0x256>
 800a6e0:	eb11 010e 	adds.w	r1, r1, lr
 800a6e4:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 800a6e8:	d216      	bcs.n	800a718 <__divdi3+0x27c>
 800a6ea:	428f      	cmp	r7, r1
 800a6ec:	d914      	bls.n	800a718 <__divdi3+0x27c>
 800a6ee:	3b02      	subs	r3, #2
 800a6f0:	4471      	add	r1, lr
 800a6f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800a6f6:	1bc9      	subs	r1, r1, r7
 800a6f8:	fba3 890c 	umull	r8, r9, r3, ip
 800a6fc:	4549      	cmp	r1, r9
 800a6fe:	d309      	bcc.n	800a714 <__divdi3+0x278>
 800a700:	d005      	beq.n	800a70e <__divdi3+0x272>
 800a702:	2200      	movs	r2, #0
 800a704:	e71d      	b.n	800a542 <__divdi3+0xa6>
 800a706:	4696      	mov	lr, r2
 800a708:	e6fe      	b.n	800a508 <__divdi3+0x6c>
 800a70a:	4613      	mov	r3, r2
 800a70c:	e711      	b.n	800a532 <__divdi3+0x96>
 800a70e:	4094      	lsls	r4, r2
 800a710:	4544      	cmp	r4, r8
 800a712:	d2f6      	bcs.n	800a702 <__divdi3+0x266>
 800a714:	3b01      	subs	r3, #1
 800a716:	e7f4      	b.n	800a702 <__divdi3+0x266>
 800a718:	4603      	mov	r3, r0
 800a71a:	e7ea      	b.n	800a6f2 <__divdi3+0x256>
 800a71c:	4688      	mov	r8, r1
 800a71e:	e7a5      	b.n	800a66c <__divdi3+0x1d0>
 800a720:	46c8      	mov	r8, r9
 800a722:	e7d1      	b.n	800a6c8 <__divdi3+0x22c>
 800a724:	4602      	mov	r2, r0
 800a726:	e78c      	b.n	800a642 <__divdi3+0x1a6>
 800a728:	4613      	mov	r3, r2
 800a72a:	e70a      	b.n	800a542 <__divdi3+0xa6>
 800a72c:	3b02      	subs	r3, #2
 800a72e:	e757      	b.n	800a5e0 <__divdi3+0x144>
 800a730:	f1a8 0802 	sub.w	r8, r8, #2
 800a734:	442f      	add	r7, r5
 800a736:	e73f      	b.n	800a5b8 <__divdi3+0x11c>

0800a738 <__udivdi3>:
 800a738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d144      	bne.n	800a7ca <__udivdi3+0x92>
 800a740:	428a      	cmp	r2, r1
 800a742:	4615      	mov	r5, r2
 800a744:	4604      	mov	r4, r0
 800a746:	d94f      	bls.n	800a7e8 <__udivdi3+0xb0>
 800a748:	fab2 f782 	clz	r7, r2
 800a74c:	460e      	mov	r6, r1
 800a74e:	b14f      	cbz	r7, 800a764 <__udivdi3+0x2c>
 800a750:	f1c7 0320 	rsb	r3, r7, #32
 800a754:	40b9      	lsls	r1, r7
 800a756:	fa20 f603 	lsr.w	r6, r0, r3
 800a75a:	fa02 f507 	lsl.w	r5, r2, r7
 800a75e:	430e      	orrs	r6, r1
 800a760:	fa00 f407 	lsl.w	r4, r0, r7
 800a764:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800a768:	0c23      	lsrs	r3, r4, #16
 800a76a:	fbb6 f0fe 	udiv	r0, r6, lr
 800a76e:	b2af      	uxth	r7, r5
 800a770:	fb0e 6110 	mls	r1, lr, r0, r6
 800a774:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800a778:	fb07 f100 	mul.w	r1, r7, r0
 800a77c:	4299      	cmp	r1, r3
 800a77e:	d909      	bls.n	800a794 <__udivdi3+0x5c>
 800a780:	195b      	adds	r3, r3, r5
 800a782:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800a786:	f080 80ec 	bcs.w	800a962 <__udivdi3+0x22a>
 800a78a:	4299      	cmp	r1, r3
 800a78c:	f240 80e9 	bls.w	800a962 <__udivdi3+0x22a>
 800a790:	3802      	subs	r0, #2
 800a792:	442b      	add	r3, r5
 800a794:	1a5a      	subs	r2, r3, r1
 800a796:	b2a4      	uxth	r4, r4
 800a798:	fbb2 f3fe 	udiv	r3, r2, lr
 800a79c:	fb0e 2213 	mls	r2, lr, r3, r2
 800a7a0:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800a7a4:	fb07 f703 	mul.w	r7, r7, r3
 800a7a8:	4297      	cmp	r7, r2
 800a7aa:	d908      	bls.n	800a7be <__udivdi3+0x86>
 800a7ac:	1952      	adds	r2, r2, r5
 800a7ae:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 800a7b2:	f080 80d8 	bcs.w	800a966 <__udivdi3+0x22e>
 800a7b6:	4297      	cmp	r7, r2
 800a7b8:	f240 80d5 	bls.w	800a966 <__udivdi3+0x22e>
 800a7bc:	3b02      	subs	r3, #2
 800a7be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800a7c2:	2600      	movs	r6, #0
 800a7c4:	4631      	mov	r1, r6
 800a7c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7ca:	428b      	cmp	r3, r1
 800a7cc:	d847      	bhi.n	800a85e <__udivdi3+0x126>
 800a7ce:	fab3 f683 	clz	r6, r3
 800a7d2:	2e00      	cmp	r6, #0
 800a7d4:	d148      	bne.n	800a868 <__udivdi3+0x130>
 800a7d6:	428b      	cmp	r3, r1
 800a7d8:	d302      	bcc.n	800a7e0 <__udivdi3+0xa8>
 800a7da:	4282      	cmp	r2, r0
 800a7dc:	f200 80cd 	bhi.w	800a97a <__udivdi3+0x242>
 800a7e0:	2001      	movs	r0, #1
 800a7e2:	4631      	mov	r1, r6
 800a7e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7e8:	b912      	cbnz	r2, 800a7f0 <__udivdi3+0xb8>
 800a7ea:	2501      	movs	r5, #1
 800a7ec:	fbb5 f5f2 	udiv	r5, r5, r2
 800a7f0:	fab5 f885 	clz	r8, r5
 800a7f4:	f1b8 0f00 	cmp.w	r8, #0
 800a7f8:	d177      	bne.n	800a8ea <__udivdi3+0x1b2>
 800a7fa:	1b4a      	subs	r2, r1, r5
 800a7fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800a800:	b2af      	uxth	r7, r5
 800a802:	2601      	movs	r6, #1
 800a804:	fbb2 f0fe 	udiv	r0, r2, lr
 800a808:	0c23      	lsrs	r3, r4, #16
 800a80a:	fb0e 2110 	mls	r1, lr, r0, r2
 800a80e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a812:	fb07 f300 	mul.w	r3, r7, r0
 800a816:	428b      	cmp	r3, r1
 800a818:	d907      	bls.n	800a82a <__udivdi3+0xf2>
 800a81a:	1949      	adds	r1, r1, r5
 800a81c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800a820:	d202      	bcs.n	800a828 <__udivdi3+0xf0>
 800a822:	428b      	cmp	r3, r1
 800a824:	f200 80ba 	bhi.w	800a99c <__udivdi3+0x264>
 800a828:	4610      	mov	r0, r2
 800a82a:	1ac9      	subs	r1, r1, r3
 800a82c:	b2a4      	uxth	r4, r4
 800a82e:	fbb1 f3fe 	udiv	r3, r1, lr
 800a832:	fb0e 1113 	mls	r1, lr, r3, r1
 800a836:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800a83a:	fb07 f703 	mul.w	r7, r7, r3
 800a83e:	42a7      	cmp	r7, r4
 800a840:	d908      	bls.n	800a854 <__udivdi3+0x11c>
 800a842:	1964      	adds	r4, r4, r5
 800a844:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800a848:	f080 808f 	bcs.w	800a96a <__udivdi3+0x232>
 800a84c:	42a7      	cmp	r7, r4
 800a84e:	f240 808c 	bls.w	800a96a <__udivdi3+0x232>
 800a852:	3b02      	subs	r3, #2
 800a854:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800a858:	4631      	mov	r1, r6
 800a85a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a85e:	2600      	movs	r6, #0
 800a860:	4630      	mov	r0, r6
 800a862:	4631      	mov	r1, r6
 800a864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a868:	f1c6 0420 	rsb	r4, r6, #32
 800a86c:	fa22 f504 	lsr.w	r5, r2, r4
 800a870:	40b3      	lsls	r3, r6
 800a872:	432b      	orrs	r3, r5
 800a874:	fa20 fc04 	lsr.w	ip, r0, r4
 800a878:	fa01 f706 	lsl.w	r7, r1, r6
 800a87c:	fa21 f504 	lsr.w	r5, r1, r4
 800a880:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a884:	ea4c 0707 	orr.w	r7, ip, r7
 800a888:	fbb5 f8fe 	udiv	r8, r5, lr
 800a88c:	0c39      	lsrs	r1, r7, #16
 800a88e:	fb0e 5518 	mls	r5, lr, r8, r5
 800a892:	fa1f fc83 	uxth.w	ip, r3
 800a896:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800a89a:	fb0c f108 	mul.w	r1, ip, r8
 800a89e:	42a9      	cmp	r1, r5
 800a8a0:	fa02 f206 	lsl.w	r2, r2, r6
 800a8a4:	d904      	bls.n	800a8b0 <__udivdi3+0x178>
 800a8a6:	18ed      	adds	r5, r5, r3
 800a8a8:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 800a8ac:	d367      	bcc.n	800a97e <__udivdi3+0x246>
 800a8ae:	46a0      	mov	r8, r4
 800a8b0:	1a6d      	subs	r5, r5, r1
 800a8b2:	b2bf      	uxth	r7, r7
 800a8b4:	fbb5 f4fe 	udiv	r4, r5, lr
 800a8b8:	fb0e 5514 	mls	r5, lr, r4, r5
 800a8bc:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 800a8c0:	fb0c fc04 	mul.w	ip, ip, r4
 800a8c4:	458c      	cmp	ip, r1
 800a8c6:	d904      	bls.n	800a8d2 <__udivdi3+0x19a>
 800a8c8:	18c9      	adds	r1, r1, r3
 800a8ca:	f104 35ff 	add.w	r5, r4, #4294967295	; 0xffffffff
 800a8ce:	d35c      	bcc.n	800a98a <__udivdi3+0x252>
 800a8d0:	462c      	mov	r4, r5
 800a8d2:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800a8d6:	ebcc 0101 	rsb	r1, ip, r1
 800a8da:	fba4 2302 	umull	r2, r3, r4, r2
 800a8de:	4299      	cmp	r1, r3
 800a8e0:	d348      	bcc.n	800a974 <__udivdi3+0x23c>
 800a8e2:	d044      	beq.n	800a96e <__udivdi3+0x236>
 800a8e4:	4620      	mov	r0, r4
 800a8e6:	2600      	movs	r6, #0
 800a8e8:	e76c      	b.n	800a7c4 <__udivdi3+0x8c>
 800a8ea:	f1c8 0420 	rsb	r4, r8, #32
 800a8ee:	fa01 f308 	lsl.w	r3, r1, r8
 800a8f2:	fa05 f508 	lsl.w	r5, r5, r8
 800a8f6:	fa20 f704 	lsr.w	r7, r0, r4
 800a8fa:	40e1      	lsrs	r1, r4
 800a8fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800a900:	431f      	orrs	r7, r3
 800a902:	fbb1 f6fe 	udiv	r6, r1, lr
 800a906:	0c3a      	lsrs	r2, r7, #16
 800a908:	fb0e 1116 	mls	r1, lr, r6, r1
 800a90c:	fa1f fc85 	uxth.w	ip, r5
 800a910:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 800a914:	fb0c f206 	mul.w	r2, ip, r6
 800a918:	429a      	cmp	r2, r3
 800a91a:	fa00 f408 	lsl.w	r4, r0, r8
 800a91e:	d907      	bls.n	800a930 <__udivdi3+0x1f8>
 800a920:	195b      	adds	r3, r3, r5
 800a922:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 800a926:	d237      	bcs.n	800a998 <__udivdi3+0x260>
 800a928:	429a      	cmp	r2, r3
 800a92a:	d935      	bls.n	800a998 <__udivdi3+0x260>
 800a92c:	3e02      	subs	r6, #2
 800a92e:	442b      	add	r3, r5
 800a930:	1a9b      	subs	r3, r3, r2
 800a932:	b2bf      	uxth	r7, r7
 800a934:	fbb3 f0fe 	udiv	r0, r3, lr
 800a938:	fb0e 3310 	mls	r3, lr, r0, r3
 800a93c:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800a940:	fb0c f100 	mul.w	r1, ip, r0
 800a944:	4299      	cmp	r1, r3
 800a946:	d907      	bls.n	800a958 <__udivdi3+0x220>
 800a948:	195b      	adds	r3, r3, r5
 800a94a:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800a94e:	d221      	bcs.n	800a994 <__udivdi3+0x25c>
 800a950:	4299      	cmp	r1, r3
 800a952:	d91f      	bls.n	800a994 <__udivdi3+0x25c>
 800a954:	3802      	subs	r0, #2
 800a956:	442b      	add	r3, r5
 800a958:	1a5a      	subs	r2, r3, r1
 800a95a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800a95e:	4667      	mov	r7, ip
 800a960:	e750      	b.n	800a804 <__udivdi3+0xcc>
 800a962:	4610      	mov	r0, r2
 800a964:	e716      	b.n	800a794 <__udivdi3+0x5c>
 800a966:	460b      	mov	r3, r1
 800a968:	e729      	b.n	800a7be <__udivdi3+0x86>
 800a96a:	4613      	mov	r3, r2
 800a96c:	e772      	b.n	800a854 <__udivdi3+0x11c>
 800a96e:	40b0      	lsls	r0, r6
 800a970:	4290      	cmp	r0, r2
 800a972:	d2b7      	bcs.n	800a8e4 <__udivdi3+0x1ac>
 800a974:	1e60      	subs	r0, r4, #1
 800a976:	2600      	movs	r6, #0
 800a978:	e724      	b.n	800a7c4 <__udivdi3+0x8c>
 800a97a:	4630      	mov	r0, r6
 800a97c:	e722      	b.n	800a7c4 <__udivdi3+0x8c>
 800a97e:	42a9      	cmp	r1, r5
 800a980:	d995      	bls.n	800a8ae <__udivdi3+0x176>
 800a982:	f1a8 0802 	sub.w	r8, r8, #2
 800a986:	441d      	add	r5, r3
 800a988:	e792      	b.n	800a8b0 <__udivdi3+0x178>
 800a98a:	458c      	cmp	ip, r1
 800a98c:	d9a0      	bls.n	800a8d0 <__udivdi3+0x198>
 800a98e:	3c02      	subs	r4, #2
 800a990:	4419      	add	r1, r3
 800a992:	e79e      	b.n	800a8d2 <__udivdi3+0x19a>
 800a994:	4610      	mov	r0, r2
 800a996:	e7df      	b.n	800a958 <__udivdi3+0x220>
 800a998:	460e      	mov	r6, r1
 800a99a:	e7c9      	b.n	800a930 <__udivdi3+0x1f8>
 800a99c:	3802      	subs	r0, #2
 800a99e:	4429      	add	r1, r5
 800a9a0:	e743      	b.n	800a82a <__udivdi3+0xf2>
 800a9a2:	bf00      	nop

0800a9a4 <printf>:
 800a9a4:	b40f      	push	{r0, r1, r2, r3}
 800a9a6:	b500      	push	{lr}
 800a9a8:	4907      	ldr	r1, [pc, #28]	; (800a9c8 <printf+0x24>)
 800a9aa:	b083      	sub	sp, #12
 800a9ac:	ab04      	add	r3, sp, #16
 800a9ae:	6808      	ldr	r0, [r1, #0]
 800a9b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9b4:	6881      	ldr	r1, [r0, #8]
 800a9b6:	9301      	str	r3, [sp, #4]
 800a9b8:	f001 fae0 	bl	800bf7c <_vfprintf_r>
 800a9bc:	b003      	add	sp, #12
 800a9be:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9c2:	b004      	add	sp, #16
 800a9c4:	4770      	bx	lr
 800a9c6:	bf00      	nop
 800a9c8:	20000498 	.word	0x20000498

0800a9cc <_puts_r>:
 800a9cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9ce:	4605      	mov	r5, r0
 800a9d0:	b089      	sub	sp, #36	; 0x24
 800a9d2:	4608      	mov	r0, r1
 800a9d4:	460c      	mov	r4, r1
 800a9d6:	f000 f859 	bl	800aa8c <strlen>
 800a9da:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800a9dc:	4f13      	ldr	r7, [pc, #76]	; (800aa2c <_puts_r+0x60>)
 800a9de:	9404      	str	r4, [sp, #16]
 800a9e0:	2601      	movs	r6, #1
 800a9e2:	1c44      	adds	r4, r0, #1
 800a9e4:	a904      	add	r1, sp, #16
 800a9e6:	2202      	movs	r2, #2
 800a9e8:	9403      	str	r4, [sp, #12]
 800a9ea:	9005      	str	r0, [sp, #20]
 800a9ec:	68ac      	ldr	r4, [r5, #8]
 800a9ee:	9706      	str	r7, [sp, #24]
 800a9f0:	9607      	str	r6, [sp, #28]
 800a9f2:	9101      	str	r1, [sp, #4]
 800a9f4:	9202      	str	r2, [sp, #8]
 800a9f6:	b1ab      	cbz	r3, 800aa24 <_puts_r+0x58>
 800a9f8:	89a3      	ldrh	r3, [r4, #12]
 800a9fa:	049a      	lsls	r2, r3, #18
 800a9fc:	d406      	bmi.n	800aa0c <_puts_r+0x40>
 800a9fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa00:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800aa04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aa08:	81a3      	strh	r3, [r4, #12]
 800aa0a:	6662      	str	r2, [r4, #100]	; 0x64
 800aa0c:	4628      	mov	r0, r5
 800aa0e:	4621      	mov	r1, r4
 800aa10:	aa01      	add	r2, sp, #4
 800aa12:	f003 ff97 	bl	800e944 <__sfvwrite_r>
 800aa16:	2800      	cmp	r0, #0
 800aa18:	bf14      	ite	ne
 800aa1a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800aa1e:	200a      	moveq	r0, #10
 800aa20:	b009      	add	sp, #36	; 0x24
 800aa22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa24:	4628      	mov	r0, r5
 800aa26:	f003 fe5d 	bl	800e6e4 <__sinit>
 800aa2a:	e7e5      	b.n	800a9f8 <_puts_r+0x2c>
 800aa2c:	08011de8 	.word	0x08011de8

0800aa30 <puts>:
 800aa30:	4b02      	ldr	r3, [pc, #8]	; (800aa3c <puts+0xc>)
 800aa32:	4601      	mov	r1, r0
 800aa34:	6818      	ldr	r0, [r3, #0]
 800aa36:	f7ff bfc9 	b.w	800a9cc <_puts_r>
 800aa3a:	bf00      	nop
 800aa3c:	20000498 	.word	0x20000498

0800aa40 <sprintf>:
 800aa40:	b40e      	push	{r1, r2, r3}
 800aa42:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa44:	b09c      	sub	sp, #112	; 0x70
 800aa46:	ab21      	add	r3, sp, #132	; 0x84
 800aa48:	490f      	ldr	r1, [pc, #60]	; (800aa88 <sprintf+0x48>)
 800aa4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa4e:	9301      	str	r3, [sp, #4]
 800aa50:	4605      	mov	r5, r0
 800aa52:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 800aa56:	6808      	ldr	r0, [r1, #0]
 800aa58:	9502      	str	r5, [sp, #8]
 800aa5a:	f44f 7702 	mov.w	r7, #520	; 0x208
 800aa5e:	f64f 76ff 	movw	r6, #65535	; 0xffff
 800aa62:	a902      	add	r1, sp, #8
 800aa64:	9506      	str	r5, [sp, #24]
 800aa66:	f8ad 7014 	strh.w	r7, [sp, #20]
 800aa6a:	9404      	str	r4, [sp, #16]
 800aa6c:	9407      	str	r4, [sp, #28]
 800aa6e:	f8ad 6016 	strh.w	r6, [sp, #22]
 800aa72:	f000 f839 	bl	800aae8 <_svfprintf_r>
 800aa76:	9b02      	ldr	r3, [sp, #8]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	701a      	strb	r2, [r3, #0]
 800aa7c:	b01c      	add	sp, #112	; 0x70
 800aa7e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800aa82:	b003      	add	sp, #12
 800aa84:	4770      	bx	lr
 800aa86:	bf00      	nop
 800aa88:	20000498 	.word	0x20000498

0800aa8c <strlen>:
 800aa8c:	f020 0103 	bic.w	r1, r0, #3
 800aa90:	f010 0003 	ands.w	r0, r0, #3
 800aa94:	f1c0 0000 	rsb	r0, r0, #0
 800aa98:	f851 3b04 	ldr.w	r3, [r1], #4
 800aa9c:	f100 0c04 	add.w	ip, r0, #4
 800aaa0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800aaa4:	f06f 0200 	mvn.w	r2, #0
 800aaa8:	bf1c      	itt	ne
 800aaaa:	fa22 f20c 	lsrne.w	r2, r2, ip
 800aaae:	4313      	orrne	r3, r2
 800aab0:	f04f 0c01 	mov.w	ip, #1
 800aab4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 800aab8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800aabc:	eba3 020c 	sub.w	r2, r3, ip
 800aac0:	ea22 0203 	bic.w	r2, r2, r3
 800aac4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 800aac8:	bf04      	itt	eq
 800aaca:	f851 3b04 	ldreq.w	r3, [r1], #4
 800aace:	3004      	addeq	r0, #4
 800aad0:	d0f4      	beq.n	800aabc <strlen+0x30>
 800aad2:	f1c2 0100 	rsb	r1, r2, #0
 800aad6:	ea02 0201 	and.w	r2, r2, r1
 800aada:	fab2 f282 	clz	r2, r2
 800aade:	f1c2 021f 	rsb	r2, r2, #31
 800aae2:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 800aae6:	4770      	bx	lr

0800aae8 <_svfprintf_r>:
 800aae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaec:	b0c1      	sub	sp, #260	; 0x104
 800aaee:	4689      	mov	r9, r1
 800aaf0:	920a      	str	r2, [sp, #40]	; 0x28
 800aaf2:	930e      	str	r3, [sp, #56]	; 0x38
 800aaf4:	9008      	str	r0, [sp, #32]
 800aaf6:	f004 f8e5 	bl	800ecc4 <_localeconv_r>
 800aafa:	6803      	ldr	r3, [r0, #0]
 800aafc:	9317      	str	r3, [sp, #92]	; 0x5c
 800aafe:	4618      	mov	r0, r3
 800ab00:	f7ff ffc4 	bl	800aa8c <strlen>
 800ab04:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800ab08:	9018      	str	r0, [sp, #96]	; 0x60
 800ab0a:	061a      	lsls	r2, r3, #24
 800ab0c:	d504      	bpl.n	800ab18 <_svfprintf_r+0x30>
 800ab0e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	f001 808c 	beq.w	800bc30 <_svfprintf_r+0x1148>
 800ab18:	2300      	movs	r3, #0
 800ab1a:	af30      	add	r7, sp, #192	; 0xc0
 800ab1c:	9313      	str	r3, [sp, #76]	; 0x4c
 800ab1e:	9325      	str	r3, [sp, #148]	; 0x94
 800ab20:	9324      	str	r3, [sp, #144]	; 0x90
 800ab22:	9316      	str	r3, [sp, #88]	; 0x58
 800ab24:	9319      	str	r3, [sp, #100]	; 0x64
 800ab26:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab28:	9723      	str	r7, [sp, #140]	; 0x8c
 800ab2a:	9314      	str	r3, [sp, #80]	; 0x50
 800ab2c:	9315      	str	r3, [sp, #84]	; 0x54
 800ab2e:	463c      	mov	r4, r7
 800ab30:	464e      	mov	r6, r9
 800ab32:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800ab34:	782b      	ldrb	r3, [r5, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	f000 80a9 	beq.w	800ac8e <_svfprintf_r+0x1a6>
 800ab3c:	2b25      	cmp	r3, #37	; 0x25
 800ab3e:	d102      	bne.n	800ab46 <_svfprintf_r+0x5e>
 800ab40:	e0a5      	b.n	800ac8e <_svfprintf_r+0x1a6>
 800ab42:	2b25      	cmp	r3, #37	; 0x25
 800ab44:	d003      	beq.n	800ab4e <_svfprintf_r+0x66>
 800ab46:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d1f9      	bne.n	800ab42 <_svfprintf_r+0x5a>
 800ab4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab50:	1aeb      	subs	r3, r5, r3
 800ab52:	b173      	cbz	r3, 800ab72 <_svfprintf_r+0x8a>
 800ab54:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ab56:	9925      	ldr	r1, [sp, #148]	; 0x94
 800ab58:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ab5a:	6020      	str	r0, [r4, #0]
 800ab5c:	3201      	adds	r2, #1
 800ab5e:	4419      	add	r1, r3
 800ab60:	2a07      	cmp	r2, #7
 800ab62:	6063      	str	r3, [r4, #4]
 800ab64:	9125      	str	r1, [sp, #148]	; 0x94
 800ab66:	9224      	str	r2, [sp, #144]	; 0x90
 800ab68:	dc72      	bgt.n	800ac50 <_svfprintf_r+0x168>
 800ab6a:	3408      	adds	r4, #8
 800ab6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab6e:	441a      	add	r2, r3
 800ab70:	920b      	str	r2, [sp, #44]	; 0x2c
 800ab72:	782b      	ldrb	r3, [r5, #0]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	f000 87b5 	beq.w	800bae4 <_svfprintf_r+0xffc>
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	1c69      	adds	r1, r5, #1
 800ab7e:	786d      	ldrb	r5, [r5, #1]
 800ab80:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800ab84:	461a      	mov	r2, r3
 800ab86:	930c      	str	r3, [sp, #48]	; 0x30
 800ab88:	9307      	str	r3, [sp, #28]
 800ab8a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800ab8e:	1c4b      	adds	r3, r1, #1
 800ab90:	f1a5 0120 	sub.w	r1, r5, #32
 800ab94:	2958      	cmp	r1, #88	; 0x58
 800ab96:	f200 83d9 	bhi.w	800b34c <_svfprintf_r+0x864>
 800ab9a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800ab9e:	0270      	.short	0x0270
 800aba0:	03d703d7 	.word	0x03d703d7
 800aba4:	03d70374 	.word	0x03d70374
 800aba8:	03d703d7 	.word	0x03d703d7
 800abac:	03d703d7 	.word	0x03d703d7
 800abb0:	02f003d7 	.word	0x02f003d7
 800abb4:	03d7020d 	.word	0x03d7020d
 800abb8:	021101f4 	.word	0x021101f4
 800abbc:	037b03d7 	.word	0x037b03d7
 800abc0:	02ba02ba 	.word	0x02ba02ba
 800abc4:	02ba02ba 	.word	0x02ba02ba
 800abc8:	02ba02ba 	.word	0x02ba02ba
 800abcc:	02ba02ba 	.word	0x02ba02ba
 800abd0:	03d702ba 	.word	0x03d702ba
 800abd4:	03d703d7 	.word	0x03d703d7
 800abd8:	03d703d7 	.word	0x03d703d7
 800abdc:	03d703d7 	.word	0x03d703d7
 800abe0:	03d703d7 	.word	0x03d703d7
 800abe4:	02c903d7 	.word	0x02c903d7
 800abe8:	03d7038b 	.word	0x03d7038b
 800abec:	03d7038b 	.word	0x03d7038b
 800abf0:	03d703d7 	.word	0x03d703d7
 800abf4:	036d03d7 	.word	0x036d03d7
 800abf8:	03d703d7 	.word	0x03d703d7
 800abfc:	03d70305 	.word	0x03d70305
 800ac00:	03d703d7 	.word	0x03d703d7
 800ac04:	03d703d7 	.word	0x03d703d7
 800ac08:	03d70323 	.word	0x03d70323
 800ac0c:	033d03d7 	.word	0x033d03d7
 800ac10:	03d703d7 	.word	0x03d703d7
 800ac14:	03d703d7 	.word	0x03d703d7
 800ac18:	03d703d7 	.word	0x03d703d7
 800ac1c:	03d703d7 	.word	0x03d703d7
 800ac20:	03d703d7 	.word	0x03d703d7
 800ac24:	022c0358 	.word	0x022c0358
 800ac28:	038b038b 	.word	0x038b038b
 800ac2c:	02fe038b 	.word	0x02fe038b
 800ac30:	03d7022c 	.word	0x03d7022c
 800ac34:	02e603d7 	.word	0x02e603d7
 800ac38:	027e03d7 	.word	0x027e03d7
 800ac3c:	03c001fb 	.word	0x03c001fb
 800ac40:	03d70277 	.word	0x03d70277
 800ac44:	03d70292 	.word	0x03d70292
 800ac48:	03d7007a 	.word	0x03d7007a
 800ac4c:	024a03d7 	.word	0x024a03d7
 800ac50:	9808      	ldr	r0, [sp, #32]
 800ac52:	9307      	str	r3, [sp, #28]
 800ac54:	4631      	mov	r1, r6
 800ac56:	aa23      	add	r2, sp, #140	; 0x8c
 800ac58:	f005 f9a4 	bl	800ffa4 <__ssprint_r>
 800ac5c:	b950      	cbnz	r0, 800ac74 <_svfprintf_r+0x18c>
 800ac5e:	463c      	mov	r4, r7
 800ac60:	9b07      	ldr	r3, [sp, #28]
 800ac62:	e783      	b.n	800ab6c <_svfprintf_r+0x84>
 800ac64:	9808      	ldr	r0, [sp, #32]
 800ac66:	4631      	mov	r1, r6
 800ac68:	aa23      	add	r2, sp, #140	; 0x8c
 800ac6a:	f005 f99b 	bl	800ffa4 <__ssprint_r>
 800ac6e:	2800      	cmp	r0, #0
 800ac70:	f000 8185 	beq.w	800af7e <_svfprintf_r+0x496>
 800ac74:	46b1      	mov	r9, r6
 800ac76:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800ac7a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800ac7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac80:	bf18      	it	ne
 800ac82:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 800ac86:	4618      	mov	r0, r3
 800ac88:	b041      	add	sp, #260	; 0x104
 800ac8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800ac90:	e76f      	b.n	800ab72 <_svfprintf_r+0x8a>
 800ac92:	930a      	str	r3, [sp, #40]	; 0x28
 800ac94:	9b07      	ldr	r3, [sp, #28]
 800ac96:	0698      	lsls	r0, r3, #26
 800ac98:	f140 82ad 	bpl.w	800b1f6 <_svfprintf_r+0x70e>
 800ac9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac9e:	f103 0907 	add.w	r9, r3, #7
 800aca2:	f029 0307 	bic.w	r3, r9, #7
 800aca6:	f103 0208 	add.w	r2, r3, #8
 800acaa:	e9d3 8900 	ldrd	r8, r9, [r3]
 800acae:	920e      	str	r2, [sp, #56]	; 0x38
 800acb0:	2301      	movs	r3, #1
 800acb2:	f04f 0c00 	mov.w	ip, #0
 800acb6:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
 800acba:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800acbe:	f1ba 0f00 	cmp.w	sl, #0
 800acc2:	db03      	blt.n	800accc <_svfprintf_r+0x1e4>
 800acc4:	9a07      	ldr	r2, [sp, #28]
 800acc6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800acca:	9207      	str	r2, [sp, #28]
 800accc:	ea58 0209 	orrs.w	r2, r8, r9
 800acd0:	f040 834c 	bne.w	800b36c <_svfprintf_r+0x884>
 800acd4:	f1ba 0f00 	cmp.w	sl, #0
 800acd8:	f000 8451 	beq.w	800b57e <_svfprintf_r+0xa96>
 800acdc:	2b01      	cmp	r3, #1
 800acde:	f000 834f 	beq.w	800b380 <_svfprintf_r+0x898>
 800ace2:	2b02      	cmp	r3, #2
 800ace4:	f000 8490 	beq.w	800b608 <_svfprintf_r+0xb20>
 800ace8:	4639      	mov	r1, r7
 800acea:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 800acee:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
 800acf2:	ea4f 00d9 	mov.w	r0, r9, lsr #3
 800acf6:	f008 0307 	and.w	r3, r8, #7
 800acfa:	4681      	mov	r9, r0
 800acfc:	4690      	mov	r8, r2
 800acfe:	3330      	adds	r3, #48	; 0x30
 800ad00:	ea58 0209 	orrs.w	r2, r8, r9
 800ad04:	f801 3d01 	strb.w	r3, [r1, #-1]!
 800ad08:	d1ef      	bne.n	800acea <_svfprintf_r+0x202>
 800ad0a:	9a07      	ldr	r2, [sp, #28]
 800ad0c:	9110      	str	r1, [sp, #64]	; 0x40
 800ad0e:	07d2      	lsls	r2, r2, #31
 800ad10:	f100 8544 	bmi.w	800b79c <_svfprintf_r+0xcb4>
 800ad14:	1a7b      	subs	r3, r7, r1
 800ad16:	930d      	str	r3, [sp, #52]	; 0x34
 800ad18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ad1a:	4592      	cmp	sl, r2
 800ad1c:	4653      	mov	r3, sl
 800ad1e:	bfb8      	it	lt
 800ad20:	4613      	movlt	r3, r2
 800ad22:	9309      	str	r3, [sp, #36]	; 0x24
 800ad24:	2300      	movs	r3, #0
 800ad26:	9312      	str	r3, [sp, #72]	; 0x48
 800ad28:	f1bc 0f00 	cmp.w	ip, #0
 800ad2c:	d002      	beq.n	800ad34 <_svfprintf_r+0x24c>
 800ad2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad30:	3301      	adds	r3, #1
 800ad32:	9309      	str	r3, [sp, #36]	; 0x24
 800ad34:	9b07      	ldr	r3, [sp, #28]
 800ad36:	f013 0302 	ands.w	r3, r3, #2
 800ad3a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad3c:	d002      	beq.n	800ad44 <_svfprintf_r+0x25c>
 800ad3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad40:	3302      	adds	r3, #2
 800ad42:	9309      	str	r3, [sp, #36]	; 0x24
 800ad44:	9b07      	ldr	r3, [sp, #28]
 800ad46:	f013 0984 	ands.w	r9, r3, #132	; 0x84
 800ad4a:	f040 830c 	bne.w	800b366 <_svfprintf_r+0x87e>
 800ad4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad52:	ebc2 0803 	rsb	r8, r2, r3
 800ad56:	f1b8 0f00 	cmp.w	r8, #0
 800ad5a:	f340 8304 	ble.w	800b366 <_svfprintf_r+0x87e>
 800ad5e:	f1b8 0f10 	cmp.w	r8, #16
 800ad62:	9925      	ldr	r1, [sp, #148]	; 0x94
 800ad64:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ad66:	f8df a544 	ldr.w	sl, [pc, #1348]	; 800b2ac <_svfprintf_r+0x7c4>
 800ad6a:	dd29      	ble.n	800adc0 <_svfprintf_r+0x2d8>
 800ad6c:	4653      	mov	r3, sl
 800ad6e:	f04f 0b10 	mov.w	fp, #16
 800ad72:	46c2      	mov	sl, r8
 800ad74:	46a8      	mov	r8, r5
 800ad76:	461d      	mov	r5, r3
 800ad78:	e006      	b.n	800ad88 <_svfprintf_r+0x2a0>
 800ad7a:	f1aa 0a10 	sub.w	sl, sl, #16
 800ad7e:	f1ba 0f10 	cmp.w	sl, #16
 800ad82:	f104 0408 	add.w	r4, r4, #8
 800ad86:	dd17      	ble.n	800adb8 <_svfprintf_r+0x2d0>
 800ad88:	3201      	adds	r2, #1
 800ad8a:	3110      	adds	r1, #16
 800ad8c:	2a07      	cmp	r2, #7
 800ad8e:	9125      	str	r1, [sp, #148]	; 0x94
 800ad90:	9224      	str	r2, [sp, #144]	; 0x90
 800ad92:	e884 0820 	stmia.w	r4, {r5, fp}
 800ad96:	ddf0      	ble.n	800ad7a <_svfprintf_r+0x292>
 800ad98:	9808      	ldr	r0, [sp, #32]
 800ad9a:	4631      	mov	r1, r6
 800ad9c:	aa23      	add	r2, sp, #140	; 0x8c
 800ad9e:	f005 f901 	bl	800ffa4 <__ssprint_r>
 800ada2:	2800      	cmp	r0, #0
 800ada4:	f47f af66 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800ada8:	f1aa 0a10 	sub.w	sl, sl, #16
 800adac:	f1ba 0f10 	cmp.w	sl, #16
 800adb0:	9925      	ldr	r1, [sp, #148]	; 0x94
 800adb2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800adb4:	463c      	mov	r4, r7
 800adb6:	dce7      	bgt.n	800ad88 <_svfprintf_r+0x2a0>
 800adb8:	462b      	mov	r3, r5
 800adba:	4645      	mov	r5, r8
 800adbc:	46d0      	mov	r8, sl
 800adbe:	469a      	mov	sl, r3
 800adc0:	3201      	adds	r2, #1
 800adc2:	eb08 0b01 	add.w	fp, r8, r1
 800adc6:	2a07      	cmp	r2, #7
 800adc8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800adcc:	9224      	str	r2, [sp, #144]	; 0x90
 800adce:	f8c4 a000 	str.w	sl, [r4]
 800add2:	f8c4 8004 	str.w	r8, [r4, #4]
 800add6:	f300 847b 	bgt.w	800b6d0 <_svfprintf_r+0xbe8>
 800adda:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
 800adde:	3408      	adds	r4, #8
 800ade0:	f1bc 0f00 	cmp.w	ip, #0
 800ade4:	d00f      	beq.n	800ae06 <_svfprintf_r+0x31e>
 800ade6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ade8:	3301      	adds	r3, #1
 800adea:	f10b 0b01 	add.w	fp, fp, #1
 800adee:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
 800adf2:	2201      	movs	r2, #1
 800adf4:	2b07      	cmp	r3, #7
 800adf6:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800adfa:	9324      	str	r3, [sp, #144]	; 0x90
 800adfc:	e884 0006 	stmia.w	r4, {r1, r2}
 800ae00:	f300 83da 	bgt.w	800b5b8 <_svfprintf_r+0xad0>
 800ae04:	3408      	adds	r4, #8
 800ae06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae08:	b173      	cbz	r3, 800ae28 <_svfprintf_r+0x340>
 800ae0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ae0c:	3301      	adds	r3, #1
 800ae0e:	f10b 0b02 	add.w	fp, fp, #2
 800ae12:	a91c      	add	r1, sp, #112	; 0x70
 800ae14:	2202      	movs	r2, #2
 800ae16:	2b07      	cmp	r3, #7
 800ae18:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800ae1c:	9324      	str	r3, [sp, #144]	; 0x90
 800ae1e:	e884 0006 	stmia.w	r4, {r1, r2}
 800ae22:	f300 83d5 	bgt.w	800b5d0 <_svfprintf_r+0xae8>
 800ae26:	3408      	adds	r4, #8
 800ae28:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 800ae2c:	f000 8311 	beq.w	800b452 <_svfprintf_r+0x96a>
 800ae30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ae32:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae34:	ebc2 0a03 	rsb	sl, r2, r3
 800ae38:	f1ba 0f00 	cmp.w	sl, #0
 800ae3c:	dd3c      	ble.n	800aeb8 <_svfprintf_r+0x3d0>
 800ae3e:	f1ba 0f10 	cmp.w	sl, #16
 800ae42:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ae44:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 800b2b0 <_svfprintf_r+0x7c8>
 800ae48:	dd2b      	ble.n	800aea2 <_svfprintf_r+0x3ba>
 800ae4a:	4649      	mov	r1, r9
 800ae4c:	465b      	mov	r3, fp
 800ae4e:	46a9      	mov	r9, r5
 800ae50:	f04f 0810 	mov.w	r8, #16
 800ae54:	f8dd b020 	ldr.w	fp, [sp, #32]
 800ae58:	460d      	mov	r5, r1
 800ae5a:	e006      	b.n	800ae6a <_svfprintf_r+0x382>
 800ae5c:	f1aa 0a10 	sub.w	sl, sl, #16
 800ae60:	f1ba 0f10 	cmp.w	sl, #16
 800ae64:	f104 0408 	add.w	r4, r4, #8
 800ae68:	dd17      	ble.n	800ae9a <_svfprintf_r+0x3b2>
 800ae6a:	3201      	adds	r2, #1
 800ae6c:	3310      	adds	r3, #16
 800ae6e:	2a07      	cmp	r2, #7
 800ae70:	9325      	str	r3, [sp, #148]	; 0x94
 800ae72:	9224      	str	r2, [sp, #144]	; 0x90
 800ae74:	e884 0120 	stmia.w	r4, {r5, r8}
 800ae78:	ddf0      	ble.n	800ae5c <_svfprintf_r+0x374>
 800ae7a:	4658      	mov	r0, fp
 800ae7c:	4631      	mov	r1, r6
 800ae7e:	aa23      	add	r2, sp, #140	; 0x8c
 800ae80:	f005 f890 	bl	800ffa4 <__ssprint_r>
 800ae84:	2800      	cmp	r0, #0
 800ae86:	f47f aef5 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800ae8a:	f1aa 0a10 	sub.w	sl, sl, #16
 800ae8e:	f1ba 0f10 	cmp.w	sl, #16
 800ae92:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800ae94:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ae96:	463c      	mov	r4, r7
 800ae98:	dce7      	bgt.n	800ae6a <_svfprintf_r+0x382>
 800ae9a:	469b      	mov	fp, r3
 800ae9c:	462b      	mov	r3, r5
 800ae9e:	464d      	mov	r5, r9
 800aea0:	4699      	mov	r9, r3
 800aea2:	3201      	adds	r2, #1
 800aea4:	44d3      	add	fp, sl
 800aea6:	2a07      	cmp	r2, #7
 800aea8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800aeac:	9224      	str	r2, [sp, #144]	; 0x90
 800aeae:	e884 0600 	stmia.w	r4, {r9, sl}
 800aeb2:	f300 8375 	bgt.w	800b5a0 <_svfprintf_r+0xab8>
 800aeb6:	3408      	adds	r4, #8
 800aeb8:	9b07      	ldr	r3, [sp, #28]
 800aeba:	05d9      	lsls	r1, r3, #23
 800aebc:	f100 826c 	bmi.w	800b398 <_svfprintf_r+0x8b0>
 800aec0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aec2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800aec4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aec6:	6022      	str	r2, [r4, #0]
 800aec8:	3301      	adds	r3, #1
 800aeca:	448b      	add	fp, r1
 800aecc:	2b07      	cmp	r3, #7
 800aece:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800aed2:	6061      	str	r1, [r4, #4]
 800aed4:	9324      	str	r3, [sp, #144]	; 0x90
 800aed6:	f300 8346 	bgt.w	800b566 <_svfprintf_r+0xa7e>
 800aeda:	3408      	adds	r4, #8
 800aedc:	9b07      	ldr	r3, [sp, #28]
 800aede:	075a      	lsls	r2, r3, #29
 800aee0:	d541      	bpl.n	800af66 <_svfprintf_r+0x47e>
 800aee2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aee4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aee6:	1a9d      	subs	r5, r3, r2
 800aee8:	2d00      	cmp	r5, #0
 800aeea:	dd3c      	ble.n	800af66 <_svfprintf_r+0x47e>
 800aeec:	2d10      	cmp	r5, #16
 800aeee:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aef0:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 800b2ac <_svfprintf_r+0x7c4>
 800aef4:	dd23      	ble.n	800af3e <_svfprintf_r+0x456>
 800aef6:	f04f 0810 	mov.w	r8, #16
 800aefa:	465a      	mov	r2, fp
 800aefc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800af00:	e004      	b.n	800af0c <_svfprintf_r+0x424>
 800af02:	3d10      	subs	r5, #16
 800af04:	2d10      	cmp	r5, #16
 800af06:	f104 0408 	add.w	r4, r4, #8
 800af0a:	dd17      	ble.n	800af3c <_svfprintf_r+0x454>
 800af0c:	3301      	adds	r3, #1
 800af0e:	3210      	adds	r2, #16
 800af10:	2b07      	cmp	r3, #7
 800af12:	9225      	str	r2, [sp, #148]	; 0x94
 800af14:	9324      	str	r3, [sp, #144]	; 0x90
 800af16:	f8c4 a000 	str.w	sl, [r4]
 800af1a:	f8c4 8004 	str.w	r8, [r4, #4]
 800af1e:	ddf0      	ble.n	800af02 <_svfprintf_r+0x41a>
 800af20:	4648      	mov	r0, r9
 800af22:	4631      	mov	r1, r6
 800af24:	aa23      	add	r2, sp, #140	; 0x8c
 800af26:	f005 f83d 	bl	800ffa4 <__ssprint_r>
 800af2a:	2800      	cmp	r0, #0
 800af2c:	f47f aea2 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800af30:	3d10      	subs	r5, #16
 800af32:	2d10      	cmp	r5, #16
 800af34:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800af36:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800af38:	463c      	mov	r4, r7
 800af3a:	dce7      	bgt.n	800af0c <_svfprintf_r+0x424>
 800af3c:	4693      	mov	fp, r2
 800af3e:	3301      	adds	r3, #1
 800af40:	44ab      	add	fp, r5
 800af42:	2b07      	cmp	r3, #7
 800af44:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800af48:	9324      	str	r3, [sp, #144]	; 0x90
 800af4a:	f8c4 a000 	str.w	sl, [r4]
 800af4e:	6065      	str	r5, [r4, #4]
 800af50:	dd09      	ble.n	800af66 <_svfprintf_r+0x47e>
 800af52:	9808      	ldr	r0, [sp, #32]
 800af54:	4631      	mov	r1, r6
 800af56:	aa23      	add	r2, sp, #140	; 0x8c
 800af58:	f005 f824 	bl	800ffa4 <__ssprint_r>
 800af5c:	2800      	cmp	r0, #0
 800af5e:	f47f ae89 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800af62:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800af66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800af6c:	428a      	cmp	r2, r1
 800af6e:	bfac      	ite	ge
 800af70:	189b      	addge	r3, r3, r2
 800af72:	185b      	addlt	r3, r3, r1
 800af74:	930b      	str	r3, [sp, #44]	; 0x2c
 800af76:	f1bb 0f00 	cmp.w	fp, #0
 800af7a:	f47f ae73 	bne.w	800ac64 <_svfprintf_r+0x17c>
 800af7e:	2300      	movs	r3, #0
 800af80:	9324      	str	r3, [sp, #144]	; 0x90
 800af82:	463c      	mov	r4, r7
 800af84:	e5d5      	b.n	800ab32 <_svfprintf_r+0x4a>
 800af86:	4619      	mov	r1, r3
 800af88:	9807      	ldr	r0, [sp, #28]
 800af8a:	781d      	ldrb	r5, [r3, #0]
 800af8c:	f040 0004 	orr.w	r0, r0, #4
 800af90:	9007      	str	r0, [sp, #28]
 800af92:	e5fc      	b.n	800ab8e <_svfprintf_r+0xa6>
 800af94:	930a      	str	r3, [sp, #40]	; 0x28
 800af96:	9b07      	ldr	r3, [sp, #28]
 800af98:	f013 0320 	ands.w	r3, r3, #32
 800af9c:	f000 810e 	beq.w	800b1bc <_svfprintf_r+0x6d4>
 800afa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800afa2:	f103 0907 	add.w	r9, r3, #7
 800afa6:	f029 0307 	bic.w	r3, r9, #7
 800afaa:	f103 0208 	add.w	r2, r3, #8
 800afae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800afb2:	920e      	str	r2, [sp, #56]	; 0x38
 800afb4:	2300      	movs	r3, #0
 800afb6:	e67c      	b.n	800acb2 <_svfprintf_r+0x1ca>
 800afb8:	781d      	ldrb	r5, [r3, #0]
 800afba:	4619      	mov	r1, r3
 800afbc:	222b      	movs	r2, #43	; 0x2b
 800afbe:	e5e6      	b.n	800ab8e <_svfprintf_r+0xa6>
 800afc0:	781d      	ldrb	r5, [r3, #0]
 800afc2:	2d2a      	cmp	r5, #42	; 0x2a
 800afc4:	f103 0101 	add.w	r1, r3, #1
 800afc8:	f000 87ad 	beq.w	800bf26 <_svfprintf_r+0x143e>
 800afcc:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 800afd0:	2809      	cmp	r0, #9
 800afd2:	460b      	mov	r3, r1
 800afd4:	f04f 0a00 	mov.w	sl, #0
 800afd8:	f63f adda 	bhi.w	800ab90 <_svfprintf_r+0xa8>
 800afdc:	f813 5b01 	ldrb.w	r5, [r3], #1
 800afe0:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
 800afe4:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
 800afe8:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 800afec:	2809      	cmp	r0, #9
 800afee:	d9f5      	bls.n	800afdc <_svfprintf_r+0x4f4>
 800aff0:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
 800aff4:	e5cc      	b.n	800ab90 <_svfprintf_r+0xa8>
 800aff6:	930a      	str	r3, [sp, #40]	; 0x28
 800aff8:	9b07      	ldr	r3, [sp, #28]
 800affa:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 800affe:	069b      	lsls	r3, r3, #26
 800b000:	f140 80a1 	bpl.w	800b146 <_svfprintf_r+0x65e>
 800b004:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b006:	f103 0907 	add.w	r9, r3, #7
 800b00a:	f029 0907 	bic.w	r9, r9, #7
 800b00e:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b012:	f109 0108 	add.w	r1, r9, #8
 800b016:	910e      	str	r1, [sp, #56]	; 0x38
 800b018:	4690      	mov	r8, r2
 800b01a:	4699      	mov	r9, r3
 800b01c:	2a00      	cmp	r2, #0
 800b01e:	f173 0300 	sbcs.w	r3, r3, #0
 800b022:	f2c0 840b 	blt.w	800b83c <_svfprintf_r+0xd54>
 800b026:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
 800b02a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800b02e:	2301      	movs	r3, #1
 800b030:	e645      	b.n	800acbe <_svfprintf_r+0x1d6>
 800b032:	930a      	str	r3, [sp, #40]	; 0x28
 800b034:	4b9b      	ldr	r3, [pc, #620]	; (800b2a4 <_svfprintf_r+0x7bc>)
 800b036:	9316      	str	r3, [sp, #88]	; 0x58
 800b038:	9b07      	ldr	r3, [sp, #28]
 800b03a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 800b03e:	069b      	lsls	r3, r3, #26
 800b040:	f140 80f3 	bpl.w	800b22a <_svfprintf_r+0x742>
 800b044:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b046:	f103 0907 	add.w	r9, r3, #7
 800b04a:	f029 0307 	bic.w	r3, r9, #7
 800b04e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b052:	f103 0208 	add.w	r2, r3, #8
 800b056:	920e      	str	r2, [sp, #56]	; 0x38
 800b058:	9b07      	ldr	r3, [sp, #28]
 800b05a:	07d9      	lsls	r1, r3, #31
 800b05c:	f140 80f5 	bpl.w	800b24a <_svfprintf_r+0x762>
 800b060:	ea58 0309 	orrs.w	r3, r8, r9
 800b064:	f000 80f1 	beq.w	800b24a <_svfprintf_r+0x762>
 800b068:	9a07      	ldr	r2, [sp, #28]
 800b06a:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
 800b06e:	2330      	movs	r3, #48	; 0x30
 800b070:	f042 0202 	orr.w	r2, r2, #2
 800b074:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 800b078:	9207      	str	r2, [sp, #28]
 800b07a:	2302      	movs	r3, #2
 800b07c:	e619      	b.n	800acb2 <_svfprintf_r+0x1ca>
 800b07e:	781d      	ldrb	r5, [r3, #0]
 800b080:	4619      	mov	r1, r3
 800b082:	2a00      	cmp	r2, #0
 800b084:	f47f ad83 	bne.w	800ab8e <_svfprintf_r+0xa6>
 800b088:	2220      	movs	r2, #32
 800b08a:	e580      	b.n	800ab8e <_svfprintf_r+0xa6>
 800b08c:	9907      	ldr	r1, [sp, #28]
 800b08e:	f041 0120 	orr.w	r1, r1, #32
 800b092:	9107      	str	r1, [sp, #28]
 800b094:	781d      	ldrb	r5, [r3, #0]
 800b096:	4619      	mov	r1, r3
 800b098:	e579      	b.n	800ab8e <_svfprintf_r+0xa6>
 800b09a:	930a      	str	r3, [sp, #40]	; 0x28
 800b09c:	9b07      	ldr	r3, [sp, #28]
 800b09e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 800b0a2:	069a      	lsls	r2, r3, #26
 800b0a4:	f140 84a1 	bpl.w	800b9ea <_svfprintf_r+0xf02>
 800b0a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b0ac:	ea4f 79e1 	mov.w	r9, r1, asr #31
 800b0b0:	6813      	ldr	r3, [r2, #0]
 800b0b2:	4608      	mov	r0, r1
 800b0b4:	4688      	mov	r8, r1
 800b0b6:	3204      	adds	r2, #4
 800b0b8:	4649      	mov	r1, r9
 800b0ba:	920e      	str	r2, [sp, #56]	; 0x38
 800b0bc:	e9c3 0100 	strd	r0, r1, [r3]
 800b0c0:	e537      	b.n	800ab32 <_svfprintf_r+0x4a>
 800b0c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b0c4:	930a      	str	r3, [sp, #40]	; 0x28
 800b0c6:	6813      	ldr	r3, [r2, #0]
 800b0c8:	9310      	str	r3, [sp, #64]	; 0x40
 800b0ca:	f04f 0b00 	mov.w	fp, #0
 800b0ce:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
 800b0d2:	f102 0904 	add.w	r9, r2, #4
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	f000 863b 	beq.w	800bd52 <_svfprintf_r+0x126a>
 800b0dc:	f1ba 0f00 	cmp.w	sl, #0
 800b0e0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b0e2:	f2c0 85e9 	blt.w	800bcb8 <_svfprintf_r+0x11d0>
 800b0e6:	4659      	mov	r1, fp
 800b0e8:	4652      	mov	r2, sl
 800b0ea:	f004 f8f1 	bl	800f2d0 <memchr>
 800b0ee:	2800      	cmp	r0, #0
 800b0f0:	f000 866c 	beq.w	800bdcc <_svfprintf_r+0x12e4>
 800b0f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0f6:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800b0fa:	1ac3      	subs	r3, r0, r3
 800b0fc:	930d      	str	r3, [sp, #52]	; 0x34
 800b0fe:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b102:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b106:	9309      	str	r3, [sp, #36]	; 0x24
 800b108:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
 800b10c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
 800b110:	e60a      	b.n	800ad28 <_svfprintf_r+0x240>
 800b112:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 800b116:	2100      	movs	r1, #0
 800b118:	f813 5b01 	ldrb.w	r5, [r3], #1
 800b11c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800b120:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 800b124:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 800b128:	2809      	cmp	r0, #9
 800b12a:	d9f5      	bls.n	800b118 <_svfprintf_r+0x630>
 800b12c:	910c      	str	r1, [sp, #48]	; 0x30
 800b12e:	e52f      	b.n	800ab90 <_svfprintf_r+0xa8>
 800b130:	930a      	str	r3, [sp, #40]	; 0x28
 800b132:	9b07      	ldr	r3, [sp, #28]
 800b134:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 800b138:	f043 0310 	orr.w	r3, r3, #16
 800b13c:	9307      	str	r3, [sp, #28]
 800b13e:	9b07      	ldr	r3, [sp, #28]
 800b140:	069b      	lsls	r3, r3, #26
 800b142:	f53f af5f 	bmi.w	800b004 <_svfprintf_r+0x51c>
 800b146:	9b07      	ldr	r3, [sp, #28]
 800b148:	06d8      	lsls	r0, r3, #27
 800b14a:	f100 8368 	bmi.w	800b81e <_svfprintf_r+0xd36>
 800b14e:	9b07      	ldr	r3, [sp, #28]
 800b150:	0659      	lsls	r1, r3, #25
 800b152:	f140 8364 	bpl.w	800b81e <_svfprintf_r+0xd36>
 800b156:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b158:	f9b1 8000 	ldrsh.w	r8, [r1]
 800b15c:	3104      	adds	r1, #4
 800b15e:	ea4f 79e8 	mov.w	r9, r8, asr #31
 800b162:	4642      	mov	r2, r8
 800b164:	464b      	mov	r3, r9
 800b166:	910e      	str	r1, [sp, #56]	; 0x38
 800b168:	e758      	b.n	800b01c <_svfprintf_r+0x534>
 800b16a:	781d      	ldrb	r5, [r3, #0]
 800b16c:	9907      	ldr	r1, [sp, #28]
 800b16e:	2d6c      	cmp	r5, #108	; 0x6c
 800b170:	f000 84cb 	beq.w	800bb0a <_svfprintf_r+0x1022>
 800b174:	f041 0110 	orr.w	r1, r1, #16
 800b178:	9107      	str	r1, [sp, #28]
 800b17a:	4619      	mov	r1, r3
 800b17c:	e507      	b.n	800ab8e <_svfprintf_r+0xa6>
 800b17e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800b180:	6829      	ldr	r1, [r5, #0]
 800b182:	910c      	str	r1, [sp, #48]	; 0x30
 800b184:	4608      	mov	r0, r1
 800b186:	2800      	cmp	r0, #0
 800b188:	4629      	mov	r1, r5
 800b18a:	f101 0104 	add.w	r1, r1, #4
 800b18e:	f2c0 84b5 	blt.w	800bafc <_svfprintf_r+0x1014>
 800b192:	910e      	str	r1, [sp, #56]	; 0x38
 800b194:	781d      	ldrb	r5, [r3, #0]
 800b196:	4619      	mov	r1, r3
 800b198:	e4f9      	b.n	800ab8e <_svfprintf_r+0xa6>
 800b19a:	9907      	ldr	r1, [sp, #28]
 800b19c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800b1a0:	9107      	str	r1, [sp, #28]
 800b1a2:	781d      	ldrb	r5, [r3, #0]
 800b1a4:	4619      	mov	r1, r3
 800b1a6:	e4f2      	b.n	800ab8e <_svfprintf_r+0xa6>
 800b1a8:	930a      	str	r3, [sp, #40]	; 0x28
 800b1aa:	9b07      	ldr	r3, [sp, #28]
 800b1ac:	f043 0310 	orr.w	r3, r3, #16
 800b1b0:	9307      	str	r3, [sp, #28]
 800b1b2:	9b07      	ldr	r3, [sp, #28]
 800b1b4:	f013 0320 	ands.w	r3, r3, #32
 800b1b8:	f47f aef2 	bne.w	800afa0 <_svfprintf_r+0x4b8>
 800b1bc:	9a07      	ldr	r2, [sp, #28]
 800b1be:	f012 0210 	ands.w	r2, r2, #16
 800b1c2:	f040 8319 	bne.w	800b7f8 <_svfprintf_r+0xd10>
 800b1c6:	9b07      	ldr	r3, [sp, #28]
 800b1c8:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800b1cc:	f000 8314 	beq.w	800b7f8 <_svfprintf_r+0xd10>
 800b1d0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b1d2:	4613      	mov	r3, r2
 800b1d4:	460a      	mov	r2, r1
 800b1d6:	3204      	adds	r2, #4
 800b1d8:	f8b1 8000 	ldrh.w	r8, [r1]
 800b1dc:	920e      	str	r2, [sp, #56]	; 0x38
 800b1de:	f04f 0900 	mov.w	r9, #0
 800b1e2:	e566      	b.n	800acb2 <_svfprintf_r+0x1ca>
 800b1e4:	930a      	str	r3, [sp, #40]	; 0x28
 800b1e6:	9b07      	ldr	r3, [sp, #28]
 800b1e8:	f043 0310 	orr.w	r3, r3, #16
 800b1ec:	9307      	str	r3, [sp, #28]
 800b1ee:	9b07      	ldr	r3, [sp, #28]
 800b1f0:	0698      	lsls	r0, r3, #26
 800b1f2:	f53f ad53 	bmi.w	800ac9c <_svfprintf_r+0x1b4>
 800b1f6:	9b07      	ldr	r3, [sp, #28]
 800b1f8:	06d9      	lsls	r1, r3, #27
 800b1fa:	f100 8306 	bmi.w	800b80a <_svfprintf_r+0xd22>
 800b1fe:	9b07      	ldr	r3, [sp, #28]
 800b200:	065a      	lsls	r2, r3, #25
 800b202:	f140 8302 	bpl.w	800b80a <_svfprintf_r+0xd22>
 800b206:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b208:	f8b2 8000 	ldrh.w	r8, [r2]
 800b20c:	3204      	adds	r2, #4
 800b20e:	f04f 0900 	mov.w	r9, #0
 800b212:	2301      	movs	r3, #1
 800b214:	920e      	str	r2, [sp, #56]	; 0x38
 800b216:	e54c      	b.n	800acb2 <_svfprintf_r+0x1ca>
 800b218:	930a      	str	r3, [sp, #40]	; 0x28
 800b21a:	4b23      	ldr	r3, [pc, #140]	; (800b2a8 <_svfprintf_r+0x7c0>)
 800b21c:	9316      	str	r3, [sp, #88]	; 0x58
 800b21e:	9b07      	ldr	r3, [sp, #28]
 800b220:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 800b224:	069b      	lsls	r3, r3, #26
 800b226:	f53f af0d 	bmi.w	800b044 <_svfprintf_r+0x55c>
 800b22a:	9b07      	ldr	r3, [sp, #28]
 800b22c:	06d8      	lsls	r0, r3, #27
 800b22e:	f140 83cd 	bpl.w	800b9cc <_svfprintf_r+0xee4>
 800b232:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b234:	4613      	mov	r3, r2
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	4698      	mov	r8, r3
 800b23a:	9b07      	ldr	r3, [sp, #28]
 800b23c:	3204      	adds	r2, #4
 800b23e:	07d9      	lsls	r1, r3, #31
 800b240:	920e      	str	r2, [sp, #56]	; 0x38
 800b242:	f04f 0900 	mov.w	r9, #0
 800b246:	f53f af0b 	bmi.w	800b060 <_svfprintf_r+0x578>
 800b24a:	2302      	movs	r3, #2
 800b24c:	e531      	b.n	800acb2 <_svfprintf_r+0x1ca>
 800b24e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b250:	930a      	str	r3, [sp, #40]	; 0x28
 800b252:	680a      	ldr	r2, [r1, #0]
 800b254:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 800b258:	2300      	movs	r3, #0
 800b25a:	2201      	movs	r2, #1
 800b25c:	3104      	adds	r1, #4
 800b25e:	469c      	mov	ip, r3
 800b260:	9209      	str	r2, [sp, #36]	; 0x24
 800b262:	910e      	str	r1, [sp, #56]	; 0x38
 800b264:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800b268:	ab26      	add	r3, sp, #152	; 0x98
 800b26a:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
 800b26e:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 800b272:	920d      	str	r2, [sp, #52]	; 0x34
 800b274:	9310      	str	r3, [sp, #64]	; 0x40
 800b276:	e55d      	b.n	800ad34 <_svfprintf_r+0x24c>
 800b278:	9907      	ldr	r1, [sp, #28]
 800b27a:	f041 0108 	orr.w	r1, r1, #8
 800b27e:	9107      	str	r1, [sp, #28]
 800b280:	781d      	ldrb	r5, [r3, #0]
 800b282:	4619      	mov	r1, r3
 800b284:	e483      	b.n	800ab8e <_svfprintf_r+0xa6>
 800b286:	9907      	ldr	r1, [sp, #28]
 800b288:	f041 0101 	orr.w	r1, r1, #1
 800b28c:	9107      	str	r1, [sp, #28]
 800b28e:	781d      	ldrb	r5, [r3, #0]
 800b290:	4619      	mov	r1, r3
 800b292:	e47c      	b.n	800ab8e <_svfprintf_r+0xa6>
 800b294:	9907      	ldr	r1, [sp, #28]
 800b296:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800b29a:	9107      	str	r1, [sp, #28]
 800b29c:	781d      	ldrb	r5, [r3, #0]
 800b29e:	4619      	mov	r1, r3
 800b2a0:	e475      	b.n	800ab8e <_svfprintf_r+0xa6>
 800b2a2:	bf00      	nop
 800b2a4:	08011e30 	.word	0x08011e30
 800b2a8:	08011e1c 	.word	0x08011e1c
 800b2ac:	08011dfc 	.word	0x08011dfc
 800b2b0:	08011dec 	.word	0x08011dec
 800b2b4:	930a      	str	r3, [sp, #40]	; 0x28
 800b2b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b2b8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 800b2bc:	f103 0907 	add.w	r9, r3, #7
 800b2c0:	f029 0307 	bic.w	r3, r9, #7
 800b2c4:	f103 0208 	add.w	r2, r3, #8
 800b2c8:	920e      	str	r2, [sp, #56]	; 0x38
 800b2ca:	681a      	ldr	r2, [r3, #0]
 800b2cc:	9214      	str	r2, [sp, #80]	; 0x50
 800b2ce:	685b      	ldr	r3, [r3, #4]
 800b2d0:	9315      	str	r3, [sp, #84]	; 0x54
 800b2d2:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b2d4:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b2d6:	f004 fde5 	bl	800fea4 <__fpclassifyd>
 800b2da:	2801      	cmp	r0, #1
 800b2dc:	46d3      	mov	fp, sl
 800b2de:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b2e0:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b2e2:	f040 8359 	bne.w	800b998 <_svfprintf_r+0xeb0>
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	f7ff f83d 	bl	800a368 <__aeabi_dcmplt>
 800b2ee:	2800      	cmp	r0, #0
 800b2f0:	f040 8564 	bne.w	800bdbc <_svfprintf_r+0x12d4>
 800b2f4:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
 800b2f8:	9b07      	ldr	r3, [sp, #28]
 800b2fa:	4abe      	ldr	r2, [pc, #760]	; (800b5f4 <_svfprintf_r+0xb0c>)
 800b2fc:	f8df e300 	ldr.w	lr, [pc, #768]	; 800b600 <_svfprintf_r+0xb18>
 800b300:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b304:	9307      	str	r3, [sp, #28]
 800b306:	4613      	mov	r3, r2
 800b308:	2103      	movs	r1, #3
 800b30a:	2000      	movs	r0, #0
 800b30c:	2d47      	cmp	r5, #71	; 0x47
 800b30e:	bfd8      	it	le
 800b310:	4673      	movle	r3, lr
 800b312:	9109      	str	r1, [sp, #36]	; 0x24
 800b314:	9011      	str	r0, [sp, #68]	; 0x44
 800b316:	9310      	str	r3, [sp, #64]	; 0x40
 800b318:	910d      	str	r1, [sp, #52]	; 0x34
 800b31a:	9012      	str	r0, [sp, #72]	; 0x48
 800b31c:	e504      	b.n	800ad28 <_svfprintf_r+0x240>
 800b31e:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b320:	9907      	ldr	r1, [sp, #28]
 800b322:	930a      	str	r3, [sp, #40]	; 0x28
 800b324:	2230      	movs	r2, #48	; 0x30
 800b326:	6803      	ldr	r3, [r0, #0]
 800b328:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
 800b32c:	4602      	mov	r2, r0
 800b32e:	2578      	movs	r5, #120	; 0x78
 800b330:	f041 0102 	orr.w	r1, r1, #2
 800b334:	3204      	adds	r2, #4
 800b336:	4698      	mov	r8, r3
 800b338:	4baf      	ldr	r3, [pc, #700]	; (800b5f8 <_svfprintf_r+0xb10>)
 800b33a:	9316      	str	r3, [sp, #88]	; 0x58
 800b33c:	9107      	str	r1, [sp, #28]
 800b33e:	920e      	str	r2, [sp, #56]	; 0x38
 800b340:	f04f 0900 	mov.w	r9, #0
 800b344:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
 800b348:	2302      	movs	r3, #2
 800b34a:	e4b2      	b.n	800acb2 <_svfprintf_r+0x1ca>
 800b34c:	930a      	str	r3, [sp, #40]	; 0x28
 800b34e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 800b352:	2d00      	cmp	r5, #0
 800b354:	f000 83c6 	beq.w	800bae4 <_svfprintf_r+0xffc>
 800b358:	2300      	movs	r3, #0
 800b35a:	2201      	movs	r2, #1
 800b35c:	469c      	mov	ip, r3
 800b35e:	9209      	str	r2, [sp, #36]	; 0x24
 800b360:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
 800b364:	e77e      	b.n	800b264 <_svfprintf_r+0x77c>
 800b366:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800b36a:	e539      	b.n	800ade0 <_svfprintf_r+0x2f8>
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	f47f acb8 	bne.w	800ace2 <_svfprintf_r+0x1fa>
 800b372:	f1b9 0f00 	cmp.w	r9, #0
 800b376:	bf08      	it	eq
 800b378:	f1b8 0f0a 	cmpeq.w	r8, #10
 800b37c:	f080 821c 	bcs.w	800b7b8 <_svfprintf_r+0xcd0>
 800b380:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
 800b384:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800b388:	f80b 8d41 	strb.w	r8, [fp, #-65]!
 800b38c:	ebcb 0307 	rsb	r3, fp, r7
 800b390:	930d      	str	r3, [sp, #52]	; 0x34
 800b392:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
 800b396:	e4bf      	b.n	800ad18 <_svfprintf_r+0x230>
 800b398:	2d65      	cmp	r5, #101	; 0x65
 800b39a:	f340 80a0 	ble.w	800b4de <_svfprintf_r+0x9f6>
 800b39e:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b3a0:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	f7fe ffd5 	bl	800a354 <__aeabi_dcmpeq>
 800b3aa:	2800      	cmp	r0, #0
 800b3ac:	f000 8145 	beq.w	800b63a <_svfprintf_r+0xb52>
 800b3b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b3b2:	4a92      	ldr	r2, [pc, #584]	; (800b5fc <_svfprintf_r+0xb14>)
 800b3b4:	6022      	str	r2, [r4, #0]
 800b3b6:	3301      	adds	r3, #1
 800b3b8:	f10b 0b01 	add.w	fp, fp, #1
 800b3bc:	2201      	movs	r2, #1
 800b3be:	2b07      	cmp	r3, #7
 800b3c0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b3c4:	9324      	str	r3, [sp, #144]	; 0x90
 800b3c6:	6062      	str	r2, [r4, #4]
 800b3c8:	f300 8334 	bgt.w	800ba34 <_svfprintf_r+0xf4c>
 800b3cc:	3408      	adds	r4, #8
 800b3ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b3d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b3d2:	4293      	cmp	r3, r2
 800b3d4:	db03      	blt.n	800b3de <_svfprintf_r+0x8f6>
 800b3d6:	9b07      	ldr	r3, [sp, #28]
 800b3d8:	07da      	lsls	r2, r3, #31
 800b3da:	f57f ad7f 	bpl.w	800aedc <_svfprintf_r+0x3f4>
 800b3de:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b3e0:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b3e2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b3e4:	6022      	str	r2, [r4, #0]
 800b3e6:	3301      	adds	r3, #1
 800b3e8:	448b      	add	fp, r1
 800b3ea:	2b07      	cmp	r3, #7
 800b3ec:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b3f0:	6061      	str	r1, [r4, #4]
 800b3f2:	9324      	str	r3, [sp, #144]	; 0x90
 800b3f4:	f300 8390 	bgt.w	800bb18 <_svfprintf_r+0x1030>
 800b3f8:	3408      	adds	r4, #8
 800b3fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b3fc:	1e5d      	subs	r5, r3, #1
 800b3fe:	2d00      	cmp	r5, #0
 800b400:	f77f ad6c 	ble.w	800aedc <_svfprintf_r+0x3f4>
 800b404:	2d10      	cmp	r5, #16
 800b406:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b408:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 800b604 <_svfprintf_r+0xb1c>
 800b40c:	f340 81ba 	ble.w	800b784 <_svfprintf_r+0xc9c>
 800b410:	f04f 0810 	mov.w	r8, #16
 800b414:	465a      	mov	r2, fp
 800b416:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b41a:	e004      	b.n	800b426 <_svfprintf_r+0x93e>
 800b41c:	3408      	adds	r4, #8
 800b41e:	3d10      	subs	r5, #16
 800b420:	2d10      	cmp	r5, #16
 800b422:	f340 81ae 	ble.w	800b782 <_svfprintf_r+0xc9a>
 800b426:	3301      	adds	r3, #1
 800b428:	3210      	adds	r2, #16
 800b42a:	2b07      	cmp	r3, #7
 800b42c:	9225      	str	r2, [sp, #148]	; 0x94
 800b42e:	9324      	str	r3, [sp, #144]	; 0x90
 800b430:	f8c4 9000 	str.w	r9, [r4]
 800b434:	f8c4 8004 	str.w	r8, [r4, #4]
 800b438:	ddf0      	ble.n	800b41c <_svfprintf_r+0x934>
 800b43a:	4650      	mov	r0, sl
 800b43c:	4631      	mov	r1, r6
 800b43e:	aa23      	add	r2, sp, #140	; 0x8c
 800b440:	f004 fdb0 	bl	800ffa4 <__ssprint_r>
 800b444:	2800      	cmp	r0, #0
 800b446:	f47f ac15 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b44a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b44c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b44e:	463c      	mov	r4, r7
 800b450:	e7e5      	b.n	800b41e <_svfprintf_r+0x936>
 800b452:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b454:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b456:	ebc2 0a03 	rsb	sl, r2, r3
 800b45a:	f1ba 0f00 	cmp.w	sl, #0
 800b45e:	f77f ace7 	ble.w	800ae30 <_svfprintf_r+0x348>
 800b462:	f1ba 0f10 	cmp.w	sl, #16
 800b466:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b468:	f8df 9198 	ldr.w	r9, [pc, #408]	; 800b604 <_svfprintf_r+0xb1c>
 800b46c:	dd2b      	ble.n	800b4c6 <_svfprintf_r+0x9de>
 800b46e:	4649      	mov	r1, r9
 800b470:	465b      	mov	r3, fp
 800b472:	46a9      	mov	r9, r5
 800b474:	f04f 0810 	mov.w	r8, #16
 800b478:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b47c:	460d      	mov	r5, r1
 800b47e:	e006      	b.n	800b48e <_svfprintf_r+0x9a6>
 800b480:	f1aa 0a10 	sub.w	sl, sl, #16
 800b484:	f1ba 0f10 	cmp.w	sl, #16
 800b488:	f104 0408 	add.w	r4, r4, #8
 800b48c:	dd17      	ble.n	800b4be <_svfprintf_r+0x9d6>
 800b48e:	3201      	adds	r2, #1
 800b490:	3310      	adds	r3, #16
 800b492:	2a07      	cmp	r2, #7
 800b494:	9325      	str	r3, [sp, #148]	; 0x94
 800b496:	9224      	str	r2, [sp, #144]	; 0x90
 800b498:	e884 0120 	stmia.w	r4, {r5, r8}
 800b49c:	ddf0      	ble.n	800b480 <_svfprintf_r+0x998>
 800b49e:	4658      	mov	r0, fp
 800b4a0:	4631      	mov	r1, r6
 800b4a2:	aa23      	add	r2, sp, #140	; 0x8c
 800b4a4:	f004 fd7e 	bl	800ffa4 <__ssprint_r>
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	f47f abe3 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b4ae:	f1aa 0a10 	sub.w	sl, sl, #16
 800b4b2:	f1ba 0f10 	cmp.w	sl, #16
 800b4b6:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800b4b8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b4ba:	463c      	mov	r4, r7
 800b4bc:	dce7      	bgt.n	800b48e <_svfprintf_r+0x9a6>
 800b4be:	469b      	mov	fp, r3
 800b4c0:	462b      	mov	r3, r5
 800b4c2:	464d      	mov	r5, r9
 800b4c4:	4699      	mov	r9, r3
 800b4c6:	3201      	adds	r2, #1
 800b4c8:	44d3      	add	fp, sl
 800b4ca:	2a07      	cmp	r2, #7
 800b4cc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b4d0:	9224      	str	r2, [sp, #144]	; 0x90
 800b4d2:	e884 0600 	stmia.w	r4, {r9, sl}
 800b4d6:	f300 8252 	bgt.w	800b97e <_svfprintf_r+0xe96>
 800b4da:	3408      	adds	r4, #8
 800b4dc:	e4a8      	b.n	800ae30 <_svfprintf_r+0x348>
 800b4de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b4e0:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800b4e2:	2b01      	cmp	r3, #1
 800b4e4:	f340 8220 	ble.w	800b928 <_svfprintf_r+0xe40>
 800b4e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b4ea:	6023      	str	r3, [r4, #0]
 800b4ec:	3501      	adds	r5, #1
 800b4ee:	f10b 0301 	add.w	r3, fp, #1
 800b4f2:	2201      	movs	r2, #1
 800b4f4:	2d07      	cmp	r5, #7
 800b4f6:	9325      	str	r3, [sp, #148]	; 0x94
 800b4f8:	9524      	str	r5, [sp, #144]	; 0x90
 800b4fa:	6062      	str	r2, [r4, #4]
 800b4fc:	f300 8226 	bgt.w	800b94c <_svfprintf_r+0xe64>
 800b500:	3408      	adds	r4, #8
 800b502:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b504:	6061      	str	r1, [r4, #4]
 800b506:	3501      	adds	r5, #1
 800b508:	eb03 0b01 	add.w	fp, r3, r1
 800b50c:	2d07      	cmp	r5, #7
 800b50e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b510:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b514:	9524      	str	r5, [sp, #144]	; 0x90
 800b516:	6023      	str	r3, [r4, #0]
 800b518:	f300 8224 	bgt.w	800b964 <_svfprintf_r+0xe7c>
 800b51c:	3408      	adds	r4, #8
 800b51e:	2300      	movs	r3, #0
 800b520:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b522:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b524:	2200      	movs	r2, #0
 800b526:	f7fe ff15 	bl	800a354 <__aeabi_dcmpeq>
 800b52a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b52c:	2800      	cmp	r0, #0
 800b52e:	f040 80de 	bne.w	800b6ee <_svfprintf_r+0xc06>
 800b532:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b534:	3b01      	subs	r3, #1
 800b536:	3501      	adds	r5, #1
 800b538:	3201      	adds	r2, #1
 800b53a:	449b      	add	fp, r3
 800b53c:	2d07      	cmp	r5, #7
 800b53e:	9524      	str	r5, [sp, #144]	; 0x90
 800b540:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b544:	6022      	str	r2, [r4, #0]
 800b546:	6063      	str	r3, [r4, #4]
 800b548:	f300 810e 	bgt.w	800b768 <_svfprintf_r+0xc80>
 800b54c:	3408      	adds	r4, #8
 800b54e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b550:	6062      	str	r2, [r4, #4]
 800b552:	3501      	adds	r5, #1
 800b554:	4493      	add	fp, r2
 800b556:	ab1f      	add	r3, sp, #124	; 0x7c
 800b558:	2d07      	cmp	r5, #7
 800b55a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b55e:	9524      	str	r5, [sp, #144]	; 0x90
 800b560:	6023      	str	r3, [r4, #0]
 800b562:	f77f acba 	ble.w	800aeda <_svfprintf_r+0x3f2>
 800b566:	9808      	ldr	r0, [sp, #32]
 800b568:	4631      	mov	r1, r6
 800b56a:	aa23      	add	r2, sp, #140	; 0x8c
 800b56c:	f004 fd1a 	bl	800ffa4 <__ssprint_r>
 800b570:	2800      	cmp	r0, #0
 800b572:	f47f ab7f 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b576:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800b57a:	463c      	mov	r4, r7
 800b57c:	e4ae      	b.n	800aedc <_svfprintf_r+0x3f4>
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d132      	bne.n	800b5e8 <_svfprintf_r+0xb00>
 800b582:	9b07      	ldr	r3, [sp, #28]
 800b584:	07d8      	lsls	r0, r3, #31
 800b586:	d52f      	bpl.n	800b5e8 <_svfprintf_r+0xb00>
 800b588:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
 800b58c:	2330      	movs	r3, #48	; 0x30
 800b58e:	f80b 3d41 	strb.w	r3, [fp, #-65]!
 800b592:	ebcb 0307 	rsb	r3, fp, r7
 800b596:	930d      	str	r3, [sp, #52]	; 0x34
 800b598:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
 800b59c:	f7ff bbbc 	b.w	800ad18 <_svfprintf_r+0x230>
 800b5a0:	9808      	ldr	r0, [sp, #32]
 800b5a2:	4631      	mov	r1, r6
 800b5a4:	aa23      	add	r2, sp, #140	; 0x8c
 800b5a6:	f004 fcfd 	bl	800ffa4 <__ssprint_r>
 800b5aa:	2800      	cmp	r0, #0
 800b5ac:	f47f ab62 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b5b0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800b5b4:	463c      	mov	r4, r7
 800b5b6:	e47f      	b.n	800aeb8 <_svfprintf_r+0x3d0>
 800b5b8:	9808      	ldr	r0, [sp, #32]
 800b5ba:	4631      	mov	r1, r6
 800b5bc:	aa23      	add	r2, sp, #140	; 0x8c
 800b5be:	f004 fcf1 	bl	800ffa4 <__ssprint_r>
 800b5c2:	2800      	cmp	r0, #0
 800b5c4:	f47f ab56 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b5c8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800b5cc:	463c      	mov	r4, r7
 800b5ce:	e41a      	b.n	800ae06 <_svfprintf_r+0x31e>
 800b5d0:	9808      	ldr	r0, [sp, #32]
 800b5d2:	4631      	mov	r1, r6
 800b5d4:	aa23      	add	r2, sp, #140	; 0x8c
 800b5d6:	f004 fce5 	bl	800ffa4 <__ssprint_r>
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	f47f ab4a 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b5e0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800b5e4:	463c      	mov	r4, r7
 800b5e6:	e41f      	b.n	800ae28 <_svfprintf_r+0x340>
 800b5e8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b5ec:	9710      	str	r7, [sp, #64]	; 0x40
 800b5ee:	f7ff bb93 	b.w	800ad18 <_svfprintf_r+0x230>
 800b5f2:	bf00      	nop
 800b5f4:	08011e10 	.word	0x08011e10
 800b5f8:	08011e30 	.word	0x08011e30
 800b5fc:	08011e4c 	.word	0x08011e4c
 800b600:	08011e0c 	.word	0x08011e0c
 800b604:	08011dec 	.word	0x08011dec
 800b608:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b60a:	46bb      	mov	fp, r7
 800b60c:	ea4f 1318 	mov.w	r3, r8, lsr #4
 800b610:	f008 010f 	and.w	r1, r8, #15
 800b614:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
 800b618:	ea4f 1219 	mov.w	r2, r9, lsr #4
 800b61c:	4698      	mov	r8, r3
 800b61e:	4691      	mov	r9, r2
 800b620:	5c43      	ldrb	r3, [r0, r1]
 800b622:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 800b626:	ea58 0309 	orrs.w	r3, r8, r9
 800b62a:	d1ef      	bne.n	800b60c <_svfprintf_r+0xb24>
 800b62c:	465b      	mov	r3, fp
 800b62e:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
 800b632:	1afb      	subs	r3, r7, r3
 800b634:	930d      	str	r3, [sp, #52]	; 0x34
 800b636:	f7ff bb6f 	b.w	800ad18 <_svfprintf_r+0x230>
 800b63a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800b63c:	2d00      	cmp	r5, #0
 800b63e:	f340 8205 	ble.w	800ba4c <_svfprintf_r+0xf64>
 800b642:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b644:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b646:	428a      	cmp	r2, r1
 800b648:	4613      	mov	r3, r2
 800b64a:	bfa8      	it	ge
 800b64c:	460b      	movge	r3, r1
 800b64e:	461d      	mov	r5, r3
 800b650:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b652:	2d00      	cmp	r5, #0
 800b654:	eb01 0a02 	add.w	sl, r1, r2
 800b658:	dd0b      	ble.n	800b672 <_svfprintf_r+0xb8a>
 800b65a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b65c:	6021      	str	r1, [r4, #0]
 800b65e:	3301      	adds	r3, #1
 800b660:	44ab      	add	fp, r5
 800b662:	2b07      	cmp	r3, #7
 800b664:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b668:	6065      	str	r5, [r4, #4]
 800b66a:	9324      	str	r3, [sp, #144]	; 0x90
 800b66c:	f300 834d 	bgt.w	800bd0a <_svfprintf_r+0x1222>
 800b670:	3408      	adds	r4, #8
 800b672:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b674:	2d00      	cmp	r5, #0
 800b676:	bfa8      	it	ge
 800b678:	1b5b      	subge	r3, r3, r5
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	461d      	mov	r5, r3
 800b67e:	f340 80f5 	ble.w	800b86c <_svfprintf_r+0xd84>
 800b682:	2d10      	cmp	r5, #16
 800b684:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b686:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 800bc7c <_svfprintf_r+0x1194>
 800b68a:	f340 81c6 	ble.w	800ba1a <_svfprintf_r+0xf32>
 800b68e:	465a      	mov	r2, fp
 800b690:	f04f 0810 	mov.w	r8, #16
 800b694:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b698:	e004      	b.n	800b6a4 <_svfprintf_r+0xbbc>
 800b69a:	3408      	adds	r4, #8
 800b69c:	3d10      	subs	r5, #16
 800b69e:	2d10      	cmp	r5, #16
 800b6a0:	f340 81ba 	ble.w	800ba18 <_svfprintf_r+0xf30>
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	3210      	adds	r2, #16
 800b6a8:	2b07      	cmp	r3, #7
 800b6aa:	9225      	str	r2, [sp, #148]	; 0x94
 800b6ac:	9324      	str	r3, [sp, #144]	; 0x90
 800b6ae:	f8c4 9000 	str.w	r9, [r4]
 800b6b2:	f8c4 8004 	str.w	r8, [r4, #4]
 800b6b6:	ddf0      	ble.n	800b69a <_svfprintf_r+0xbb2>
 800b6b8:	4658      	mov	r0, fp
 800b6ba:	4631      	mov	r1, r6
 800b6bc:	aa23      	add	r2, sp, #140	; 0x8c
 800b6be:	f004 fc71 	bl	800ffa4 <__ssprint_r>
 800b6c2:	2800      	cmp	r0, #0
 800b6c4:	f47f aad6 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b6c8:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b6ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b6cc:	463c      	mov	r4, r7
 800b6ce:	e7e5      	b.n	800b69c <_svfprintf_r+0xbb4>
 800b6d0:	9808      	ldr	r0, [sp, #32]
 800b6d2:	4631      	mov	r1, r6
 800b6d4:	aa23      	add	r2, sp, #140	; 0x8c
 800b6d6:	f004 fc65 	bl	800ffa4 <__ssprint_r>
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	f47f aaca 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b6e0:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
 800b6e4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800b6e8:	463c      	mov	r4, r7
 800b6ea:	f7ff bb79 	b.w	800ade0 <_svfprintf_r+0x2f8>
 800b6ee:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800b6f2:	f1b8 0f00 	cmp.w	r8, #0
 800b6f6:	f77f af2a 	ble.w	800b54e <_svfprintf_r+0xa66>
 800b6fa:	f1b8 0f10 	cmp.w	r8, #16
 800b6fe:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 800bc7c <_svfprintf_r+0x1194>
 800b702:	dd25      	ble.n	800b750 <_svfprintf_r+0xc68>
 800b704:	465b      	mov	r3, fp
 800b706:	f04f 0a10 	mov.w	sl, #16
 800b70a:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b70e:	e006      	b.n	800b71e <_svfprintf_r+0xc36>
 800b710:	f1a8 0810 	sub.w	r8, r8, #16
 800b714:	f1b8 0f10 	cmp.w	r8, #16
 800b718:	f104 0408 	add.w	r4, r4, #8
 800b71c:	dd17      	ble.n	800b74e <_svfprintf_r+0xc66>
 800b71e:	3501      	adds	r5, #1
 800b720:	3310      	adds	r3, #16
 800b722:	2d07      	cmp	r5, #7
 800b724:	9325      	str	r3, [sp, #148]	; 0x94
 800b726:	9524      	str	r5, [sp, #144]	; 0x90
 800b728:	e884 0600 	stmia.w	r4, {r9, sl}
 800b72c:	ddf0      	ble.n	800b710 <_svfprintf_r+0xc28>
 800b72e:	4658      	mov	r0, fp
 800b730:	4631      	mov	r1, r6
 800b732:	aa23      	add	r2, sp, #140	; 0x8c
 800b734:	f004 fc36 	bl	800ffa4 <__ssprint_r>
 800b738:	2800      	cmp	r0, #0
 800b73a:	f47f aa9b 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b73e:	f1a8 0810 	sub.w	r8, r8, #16
 800b742:	f1b8 0f10 	cmp.w	r8, #16
 800b746:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800b748:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800b74a:	463c      	mov	r4, r7
 800b74c:	dce7      	bgt.n	800b71e <_svfprintf_r+0xc36>
 800b74e:	469b      	mov	fp, r3
 800b750:	3501      	adds	r5, #1
 800b752:	44c3      	add	fp, r8
 800b754:	2d07      	cmp	r5, #7
 800b756:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b75a:	9524      	str	r5, [sp, #144]	; 0x90
 800b75c:	f8c4 9000 	str.w	r9, [r4]
 800b760:	f8c4 8004 	str.w	r8, [r4, #4]
 800b764:	f77f aef2 	ble.w	800b54c <_svfprintf_r+0xa64>
 800b768:	9808      	ldr	r0, [sp, #32]
 800b76a:	4631      	mov	r1, r6
 800b76c:	aa23      	add	r2, sp, #140	; 0x8c
 800b76e:	f004 fc19 	bl	800ffa4 <__ssprint_r>
 800b772:	2800      	cmp	r0, #0
 800b774:	f47f aa7e 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b778:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800b77c:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800b77e:	463c      	mov	r4, r7
 800b780:	e6e5      	b.n	800b54e <_svfprintf_r+0xa66>
 800b782:	4693      	mov	fp, r2
 800b784:	3301      	adds	r3, #1
 800b786:	44ab      	add	fp, r5
 800b788:	2b07      	cmp	r3, #7
 800b78a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b78e:	9324      	str	r3, [sp, #144]	; 0x90
 800b790:	f8c4 9000 	str.w	r9, [r4]
 800b794:	6065      	str	r5, [r4, #4]
 800b796:	f77f aba0 	ble.w	800aeda <_svfprintf_r+0x3f2>
 800b79a:	e6e4      	b.n	800b566 <_svfprintf_r+0xa7e>
 800b79c:	2b30      	cmp	r3, #48	; 0x30
 800b79e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b7a0:	f43f af47 	beq.w	800b632 <_svfprintf_r+0xb4a>
 800b7a4:	3b01      	subs	r3, #1
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	9310      	str	r3, [sp, #64]	; 0x40
 800b7aa:	1aba      	subs	r2, r7, r2
 800b7ac:	2330      	movs	r3, #48	; 0x30
 800b7ae:	920d      	str	r2, [sp, #52]	; 0x34
 800b7b0:	f801 3c01 	strb.w	r3, [r1, #-1]
 800b7b4:	f7ff bab0 	b.w	800ad18 <_svfprintf_r+0x230>
 800b7b8:	46bb      	mov	fp, r7
 800b7ba:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800b7be:	4640      	mov	r0, r8
 800b7c0:	4649      	mov	r1, r9
 800b7c2:	220a      	movs	r2, #10
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	f7fe fe1f 	bl	800a408 <__aeabi_uldivmod>
 800b7ca:	3230      	adds	r2, #48	; 0x30
 800b7cc:	4640      	mov	r0, r8
 800b7ce:	4649      	mov	r1, r9
 800b7d0:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	220a      	movs	r2, #10
 800b7d8:	f7fe fe16 	bl	800a408 <__aeabi_uldivmod>
 800b7dc:	4680      	mov	r8, r0
 800b7de:	4689      	mov	r9, r1
 800b7e0:	ea58 0309 	orrs.w	r3, r8, r9
 800b7e4:	d1eb      	bne.n	800b7be <_svfprintf_r+0xcd6>
 800b7e6:	465b      	mov	r3, fp
 800b7e8:	1afb      	subs	r3, r7, r3
 800b7ea:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800b7ee:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
 800b7f2:	930d      	str	r3, [sp, #52]	; 0x34
 800b7f4:	f7ff ba90 	b.w	800ad18 <_svfprintf_r+0x230>
 800b7f8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b7fa:	680a      	ldr	r2, [r1, #0]
 800b7fc:	3104      	adds	r1, #4
 800b7fe:	910e      	str	r1, [sp, #56]	; 0x38
 800b800:	4690      	mov	r8, r2
 800b802:	f04f 0900 	mov.w	r9, #0
 800b806:	f7ff ba54 	b.w	800acb2 <_svfprintf_r+0x1ca>
 800b80a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b80c:	680a      	ldr	r2, [r1, #0]
 800b80e:	3104      	adds	r1, #4
 800b810:	2301      	movs	r3, #1
 800b812:	910e      	str	r1, [sp, #56]	; 0x38
 800b814:	4690      	mov	r8, r2
 800b816:	f04f 0900 	mov.w	r9, #0
 800b81a:	f7ff ba4a 	b.w	800acb2 <_svfprintf_r+0x1ca>
 800b81e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b820:	6813      	ldr	r3, [r2, #0]
 800b822:	4698      	mov	r8, r3
 800b824:	ea4f 79e3 	mov.w	r9, r3, asr #31
 800b828:	4613      	mov	r3, r2
 800b82a:	3304      	adds	r3, #4
 800b82c:	4642      	mov	r2, r8
 800b82e:	930e      	str	r3, [sp, #56]	; 0x38
 800b830:	2a00      	cmp	r2, #0
 800b832:	464b      	mov	r3, r9
 800b834:	f173 0300 	sbcs.w	r3, r3, #0
 800b838:	f6bf abf5 	bge.w	800b026 <_svfprintf_r+0x53e>
 800b83c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800b840:	f1d8 0800 	rsbs	r8, r8, #0
 800b844:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
 800b848:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
 800b84c:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800b850:	2301      	movs	r3, #1
 800b852:	f7ff ba34 	b.w	800acbe <_svfprintf_r+0x1d6>
 800b856:	9808      	ldr	r0, [sp, #32]
 800b858:	4631      	mov	r1, r6
 800b85a:	aa23      	add	r2, sp, #140	; 0x8c
 800b85c:	f004 fba2 	bl	800ffa4 <__ssprint_r>
 800b860:	2800      	cmp	r0, #0
 800b862:	f47f aa07 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b866:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800b86a:	463c      	mov	r4, r7
 800b86c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b86e:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b870:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b872:	440a      	add	r2, r1
 800b874:	4690      	mov	r8, r2
 800b876:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b878:	4293      	cmp	r3, r2
 800b87a:	db46      	blt.n	800b90a <_svfprintf_r+0xe22>
 800b87c:	9a07      	ldr	r2, [sp, #28]
 800b87e:	07d0      	lsls	r0, r2, #31
 800b880:	d443      	bmi.n	800b90a <_svfprintf_r+0xe22>
 800b882:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b884:	ebc8 050a 	rsb	r5, r8, sl
 800b888:	1ad3      	subs	r3, r2, r3
 800b88a:	429d      	cmp	r5, r3
 800b88c:	bfa8      	it	ge
 800b88e:	461d      	movge	r5, r3
 800b890:	2d00      	cmp	r5, #0
 800b892:	dd0c      	ble.n	800b8ae <_svfprintf_r+0xdc6>
 800b894:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b896:	f8c4 8000 	str.w	r8, [r4]
 800b89a:	3201      	adds	r2, #1
 800b89c:	44ab      	add	fp, r5
 800b89e:	2a07      	cmp	r2, #7
 800b8a0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b8a4:	6065      	str	r5, [r4, #4]
 800b8a6:	9224      	str	r2, [sp, #144]	; 0x90
 800b8a8:	f300 8267 	bgt.w	800bd7a <_svfprintf_r+0x1292>
 800b8ac:	3408      	adds	r4, #8
 800b8ae:	2d00      	cmp	r5, #0
 800b8b0:	bfac      	ite	ge
 800b8b2:	1b5d      	subge	r5, r3, r5
 800b8b4:	461d      	movlt	r5, r3
 800b8b6:	2d00      	cmp	r5, #0
 800b8b8:	f77f ab10 	ble.w	800aedc <_svfprintf_r+0x3f4>
 800b8bc:	2d10      	cmp	r5, #16
 800b8be:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b8c0:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 800bc7c <_svfprintf_r+0x1194>
 800b8c4:	f77f af5e 	ble.w	800b784 <_svfprintf_r+0xc9c>
 800b8c8:	f04f 0810 	mov.w	r8, #16
 800b8cc:	465a      	mov	r2, fp
 800b8ce:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b8d2:	e004      	b.n	800b8de <_svfprintf_r+0xdf6>
 800b8d4:	3408      	adds	r4, #8
 800b8d6:	3d10      	subs	r5, #16
 800b8d8:	2d10      	cmp	r5, #16
 800b8da:	f77f af52 	ble.w	800b782 <_svfprintf_r+0xc9a>
 800b8de:	3301      	adds	r3, #1
 800b8e0:	3210      	adds	r2, #16
 800b8e2:	2b07      	cmp	r3, #7
 800b8e4:	9225      	str	r2, [sp, #148]	; 0x94
 800b8e6:	9324      	str	r3, [sp, #144]	; 0x90
 800b8e8:	f8c4 9000 	str.w	r9, [r4]
 800b8ec:	f8c4 8004 	str.w	r8, [r4, #4]
 800b8f0:	ddf0      	ble.n	800b8d4 <_svfprintf_r+0xdec>
 800b8f2:	4650      	mov	r0, sl
 800b8f4:	4631      	mov	r1, r6
 800b8f6:	aa23      	add	r2, sp, #140	; 0x8c
 800b8f8:	f004 fb54 	bl	800ffa4 <__ssprint_r>
 800b8fc:	2800      	cmp	r0, #0
 800b8fe:	f47f a9b9 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b902:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b904:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b906:	463c      	mov	r4, r7
 800b908:	e7e5      	b.n	800b8d6 <_svfprintf_r+0xdee>
 800b90a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b90c:	9818      	ldr	r0, [sp, #96]	; 0x60
 800b90e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800b910:	6021      	str	r1, [r4, #0]
 800b912:	3201      	adds	r2, #1
 800b914:	4483      	add	fp, r0
 800b916:	2a07      	cmp	r2, #7
 800b918:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b91c:	6060      	str	r0, [r4, #4]
 800b91e:	9224      	str	r2, [sp, #144]	; 0x90
 800b920:	f300 820a 	bgt.w	800bd38 <_svfprintf_r+0x1250>
 800b924:	3408      	adds	r4, #8
 800b926:	e7ac      	b.n	800b882 <_svfprintf_r+0xd9a>
 800b928:	9b07      	ldr	r3, [sp, #28]
 800b92a:	07d9      	lsls	r1, r3, #31
 800b92c:	f53f addc 	bmi.w	800b4e8 <_svfprintf_r+0xa00>
 800b930:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b932:	6023      	str	r3, [r4, #0]
 800b934:	3501      	adds	r5, #1
 800b936:	f10b 0b01 	add.w	fp, fp, #1
 800b93a:	2301      	movs	r3, #1
 800b93c:	2d07      	cmp	r5, #7
 800b93e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800b942:	9524      	str	r5, [sp, #144]	; 0x90
 800b944:	6063      	str	r3, [r4, #4]
 800b946:	f77f ae01 	ble.w	800b54c <_svfprintf_r+0xa64>
 800b94a:	e70d      	b.n	800b768 <_svfprintf_r+0xc80>
 800b94c:	9808      	ldr	r0, [sp, #32]
 800b94e:	4631      	mov	r1, r6
 800b950:	aa23      	add	r2, sp, #140	; 0x8c
 800b952:	f004 fb27 	bl	800ffa4 <__ssprint_r>
 800b956:	2800      	cmp	r0, #0
 800b958:	f47f a98c 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b95c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800b95e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800b960:	463c      	mov	r4, r7
 800b962:	e5ce      	b.n	800b502 <_svfprintf_r+0xa1a>
 800b964:	9808      	ldr	r0, [sp, #32]
 800b966:	4631      	mov	r1, r6
 800b968:	aa23      	add	r2, sp, #140	; 0x8c
 800b96a:	f004 fb1b 	bl	800ffa4 <__ssprint_r>
 800b96e:	2800      	cmp	r0, #0
 800b970:	f47f a980 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b974:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800b978:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800b97a:	463c      	mov	r4, r7
 800b97c:	e5cf      	b.n	800b51e <_svfprintf_r+0xa36>
 800b97e:	9808      	ldr	r0, [sp, #32]
 800b980:	4631      	mov	r1, r6
 800b982:	aa23      	add	r2, sp, #140	; 0x8c
 800b984:	f004 fb0e 	bl	800ffa4 <__ssprint_r>
 800b988:	2800      	cmp	r0, #0
 800b98a:	f47f a973 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800b98e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800b992:	463c      	mov	r4, r7
 800b994:	f7ff ba4c 	b.w	800ae30 <_svfprintf_r+0x348>
 800b998:	f004 fa84 	bl	800fea4 <__fpclassifyd>
 800b99c:	2800      	cmp	r0, #0
 800b99e:	f040 80c7 	bne.w	800bb30 <_svfprintf_r+0x1048>
 800b9a2:	4686      	mov	lr, r0
 800b9a4:	4ab2      	ldr	r2, [pc, #712]	; (800bc70 <_svfprintf_r+0x1188>)
 800b9a6:	4bb3      	ldr	r3, [pc, #716]	; (800bc74 <_svfprintf_r+0x118c>)
 800b9a8:	9011      	str	r0, [sp, #68]	; 0x44
 800b9aa:	9807      	ldr	r0, [sp, #28]
 800b9ac:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
 800b9b0:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
 800b9b4:	2103      	movs	r1, #3
 800b9b6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800b9ba:	2d47      	cmp	r5, #71	; 0x47
 800b9bc:	bfd8      	it	le
 800b9be:	461a      	movle	r2, r3
 800b9c0:	9109      	str	r1, [sp, #36]	; 0x24
 800b9c2:	9007      	str	r0, [sp, #28]
 800b9c4:	9210      	str	r2, [sp, #64]	; 0x40
 800b9c6:	910d      	str	r1, [sp, #52]	; 0x34
 800b9c8:	f7ff b9ae 	b.w	800ad28 <_svfprintf_r+0x240>
 800b9cc:	9b07      	ldr	r3, [sp, #28]
 800b9ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b9d0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b9d4:	4613      	mov	r3, r2
 800b9d6:	f43f ac2e 	beq.w	800b236 <_svfprintf_r+0x74e>
 800b9da:	3304      	adds	r3, #4
 800b9dc:	f8b2 8000 	ldrh.w	r8, [r2]
 800b9e0:	930e      	str	r3, [sp, #56]	; 0x38
 800b9e2:	f04f 0900 	mov.w	r9, #0
 800b9e6:	f7ff bb37 	b.w	800b058 <_svfprintf_r+0x570>
 800b9ea:	9b07      	ldr	r3, [sp, #28]
 800b9ec:	06db      	lsls	r3, r3, #27
 800b9ee:	d40b      	bmi.n	800ba08 <_svfprintf_r+0xf20>
 800b9f0:	9b07      	ldr	r3, [sp, #28]
 800b9f2:	065d      	lsls	r5, r3, #25
 800b9f4:	d508      	bpl.n	800ba08 <_svfprintf_r+0xf20>
 800b9f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b9f8:	6813      	ldr	r3, [r2, #0]
 800b9fa:	3204      	adds	r2, #4
 800b9fc:	920e      	str	r2, [sp, #56]	; 0x38
 800b9fe:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 800ba02:	801a      	strh	r2, [r3, #0]
 800ba04:	f7ff b895 	b.w	800ab32 <_svfprintf_r+0x4a>
 800ba08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ba0a:	6813      	ldr	r3, [r2, #0]
 800ba0c:	3204      	adds	r2, #4
 800ba0e:	920e      	str	r2, [sp, #56]	; 0x38
 800ba10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ba12:	601a      	str	r2, [r3, #0]
 800ba14:	f7ff b88d 	b.w	800ab32 <_svfprintf_r+0x4a>
 800ba18:	4693      	mov	fp, r2
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	44ab      	add	fp, r5
 800ba1e:	2b07      	cmp	r3, #7
 800ba20:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800ba24:	9324      	str	r3, [sp, #144]	; 0x90
 800ba26:	f8c4 9000 	str.w	r9, [r4]
 800ba2a:	6065      	str	r5, [r4, #4]
 800ba2c:	f73f af13 	bgt.w	800b856 <_svfprintf_r+0xd6e>
 800ba30:	3408      	adds	r4, #8
 800ba32:	e71b      	b.n	800b86c <_svfprintf_r+0xd84>
 800ba34:	9808      	ldr	r0, [sp, #32]
 800ba36:	4631      	mov	r1, r6
 800ba38:	aa23      	add	r2, sp, #140	; 0x8c
 800ba3a:	f004 fab3 	bl	800ffa4 <__ssprint_r>
 800ba3e:	2800      	cmp	r0, #0
 800ba40:	f47f a918 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800ba44:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800ba48:	463c      	mov	r4, r7
 800ba4a:	e4c0      	b.n	800b3ce <_svfprintf_r+0x8e6>
 800ba4c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ba4e:	4a8a      	ldr	r2, [pc, #552]	; (800bc78 <_svfprintf_r+0x1190>)
 800ba50:	6022      	str	r2, [r4, #0]
 800ba52:	3301      	adds	r3, #1
 800ba54:	f10b 0b01 	add.w	fp, fp, #1
 800ba58:	2201      	movs	r2, #1
 800ba5a:	2b07      	cmp	r3, #7
 800ba5c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800ba60:	9324      	str	r3, [sp, #144]	; 0x90
 800ba62:	6062      	str	r2, [r4, #4]
 800ba64:	f300 80f4 	bgt.w	800bc50 <_svfprintf_r+0x1168>
 800ba68:	3408      	adds	r4, #8
 800ba6a:	b92d      	cbnz	r5, 800ba78 <_svfprintf_r+0xf90>
 800ba6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ba6e:	b91b      	cbnz	r3, 800ba78 <_svfprintf_r+0xf90>
 800ba70:	9b07      	ldr	r3, [sp, #28]
 800ba72:	07db      	lsls	r3, r3, #31
 800ba74:	f57f aa32 	bpl.w	800aedc <_svfprintf_r+0x3f4>
 800ba78:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ba7a:	9818      	ldr	r0, [sp, #96]	; 0x60
 800ba7c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ba7e:	6022      	str	r2, [r4, #0]
 800ba80:	3301      	adds	r3, #1
 800ba82:	eb0b 0100 	add.w	r1, fp, r0
 800ba86:	2b07      	cmp	r3, #7
 800ba88:	9125      	str	r1, [sp, #148]	; 0x94
 800ba8a:	6060      	str	r0, [r4, #4]
 800ba8c:	9324      	str	r3, [sp, #144]	; 0x90
 800ba8e:	f300 81f3 	bgt.w	800be78 <_svfprintf_r+0x1390>
 800ba92:	f104 0208 	add.w	r2, r4, #8
 800ba96:	426d      	negs	r5, r5
 800ba98:	2d00      	cmp	r5, #0
 800ba9a:	f340 80fc 	ble.w	800bc96 <_svfprintf_r+0x11ae>
 800ba9e:	2d10      	cmp	r5, #16
 800baa0:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 800bc7c <_svfprintf_r+0x1194>
 800baa4:	f340 813d 	ble.w	800bd22 <_svfprintf_r+0x123a>
 800baa8:	2410      	movs	r4, #16
 800baaa:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800baae:	e004      	b.n	800baba <_svfprintf_r+0xfd2>
 800bab0:	3208      	adds	r2, #8
 800bab2:	3d10      	subs	r5, #16
 800bab4:	2d10      	cmp	r5, #16
 800bab6:	f340 8134 	ble.w	800bd22 <_svfprintf_r+0x123a>
 800baba:	3301      	adds	r3, #1
 800babc:	3110      	adds	r1, #16
 800babe:	2b07      	cmp	r3, #7
 800bac0:	9125      	str	r1, [sp, #148]	; 0x94
 800bac2:	9324      	str	r3, [sp, #144]	; 0x90
 800bac4:	f8c2 9000 	str.w	r9, [r2]
 800bac8:	6054      	str	r4, [r2, #4]
 800baca:	ddf1      	ble.n	800bab0 <_svfprintf_r+0xfc8>
 800bacc:	4640      	mov	r0, r8
 800bace:	4631      	mov	r1, r6
 800bad0:	aa23      	add	r2, sp, #140	; 0x8c
 800bad2:	f004 fa67 	bl	800ffa4 <__ssprint_r>
 800bad6:	2800      	cmp	r0, #0
 800bad8:	f47f a8cc 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800badc:	9925      	ldr	r1, [sp, #148]	; 0x94
 800bade:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bae0:	463a      	mov	r2, r7
 800bae2:	e7e6      	b.n	800bab2 <_svfprintf_r+0xfca>
 800bae4:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800bae6:	46b1      	mov	r9, r6
 800bae8:	2b00      	cmp	r3, #0
 800baea:	f43f a8c4 	beq.w	800ac76 <_svfprintf_r+0x18e>
 800baee:	9808      	ldr	r0, [sp, #32]
 800baf0:	4631      	mov	r1, r6
 800baf2:	aa23      	add	r2, sp, #140	; 0x8c
 800baf4:	f004 fa56 	bl	800ffa4 <__ssprint_r>
 800baf8:	f7ff b8bd 	b.w	800ac76 <_svfprintf_r+0x18e>
 800bafc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bafe:	910e      	str	r1, [sp, #56]	; 0x38
 800bb00:	4240      	negs	r0, r0
 800bb02:	900c      	str	r0, [sp, #48]	; 0x30
 800bb04:	4619      	mov	r1, r3
 800bb06:	f7ff ba3f 	b.w	800af88 <_svfprintf_r+0x4a0>
 800bb0a:	f041 0120 	orr.w	r1, r1, #32
 800bb0e:	9107      	str	r1, [sp, #28]
 800bb10:	785d      	ldrb	r5, [r3, #1]
 800bb12:	1c59      	adds	r1, r3, #1
 800bb14:	f7ff b83b 	b.w	800ab8e <_svfprintf_r+0xa6>
 800bb18:	9808      	ldr	r0, [sp, #32]
 800bb1a:	4631      	mov	r1, r6
 800bb1c:	aa23      	add	r2, sp, #140	; 0x8c
 800bb1e:	f004 fa41 	bl	800ffa4 <__ssprint_r>
 800bb22:	2800      	cmp	r0, #0
 800bb24:	f47f a8a6 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800bb28:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800bb2c:	463c      	mov	r4, r7
 800bb2e:	e464      	b.n	800b3fa <_svfprintf_r+0x912>
 800bb30:	f025 0320 	bic.w	r3, r5, #32
 800bb34:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800bb38:	930d      	str	r3, [sp, #52]	; 0x34
 800bb3a:	f000 8096 	beq.w	800bc6a <_svfprintf_r+0x1182>
 800bb3e:	2b47      	cmp	r3, #71	; 0x47
 800bb40:	d105      	bne.n	800bb4e <_svfprintf_r+0x1066>
 800bb42:	f1ba 0f00 	cmp.w	sl, #0
 800bb46:	bf14      	ite	ne
 800bb48:	46d3      	movne	fp, sl
 800bb4a:	f04f 0b01 	moveq.w	fp, #1
 800bb4e:	9b07      	ldr	r3, [sp, #28]
 800bb50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bb54:	9311      	str	r3, [sp, #68]	; 0x44
 800bb56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bb58:	f1b3 0a00 	subs.w	sl, r3, #0
 800bb5c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bb5e:	9309      	str	r3, [sp, #36]	; 0x24
 800bb60:	bfbb      	ittet	lt
 800bb62:	4653      	movlt	r3, sl
 800bb64:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
 800bb68:	2300      	movge	r3, #0
 800bb6a:	232d      	movlt	r3, #45	; 0x2d
 800bb6c:	2d66      	cmp	r5, #102	; 0x66
 800bb6e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb70:	f000 80ac 	beq.w	800bccc <_svfprintf_r+0x11e4>
 800bb74:	2d46      	cmp	r5, #70	; 0x46
 800bb76:	f000 80a9 	beq.w	800bccc <_svfprintf_r+0x11e4>
 800bb7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb7e:	2b45      	cmp	r3, #69	; 0x45
 800bb80:	bf0c      	ite	eq
 800bb82:	f10b 0901 	addeq.w	r9, fp, #1
 800bb86:	46d9      	movne	r9, fp
 800bb88:	2002      	movs	r0, #2
 800bb8a:	a91d      	add	r1, sp, #116	; 0x74
 800bb8c:	e88d 0201 	stmia.w	sp, {r0, r9}
 800bb90:	9102      	str	r1, [sp, #8]
 800bb92:	a81e      	add	r0, sp, #120	; 0x78
 800bb94:	a921      	add	r1, sp, #132	; 0x84
 800bb96:	9003      	str	r0, [sp, #12]
 800bb98:	4653      	mov	r3, sl
 800bb9a:	9104      	str	r1, [sp, #16]
 800bb9c:	9808      	ldr	r0, [sp, #32]
 800bb9e:	f001 fd17 	bl	800d5d0 <_dtoa_r>
 800bba2:	2d67      	cmp	r5, #103	; 0x67
 800bba4:	9010      	str	r0, [sp, #64]	; 0x40
 800bba6:	d002      	beq.n	800bbae <_svfprintf_r+0x10c6>
 800bba8:	2d47      	cmp	r5, #71	; 0x47
 800bbaa:	f040 809f 	bne.w	800bcec <_svfprintf_r+0x1204>
 800bbae:	9b07      	ldr	r3, [sp, #28]
 800bbb0:	07db      	lsls	r3, r3, #31
 800bbb2:	f140 8189 	bpl.w	800bec8 <_svfprintf_r+0x13e0>
 800bbb6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bbb8:	eb03 0809 	add.w	r8, r3, r9
 800bbbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bbbe:	4651      	mov	r1, sl
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	f7fe fbc6 	bl	800a354 <__aeabi_dcmpeq>
 800bbc8:	2800      	cmp	r0, #0
 800bbca:	f040 80fd 	bne.w	800bdc8 <_svfprintf_r+0x12e0>
 800bbce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bbd0:	4598      	cmp	r8, r3
 800bbd2:	d906      	bls.n	800bbe2 <_svfprintf_r+0x10fa>
 800bbd4:	2130      	movs	r1, #48	; 0x30
 800bbd6:	1c5a      	adds	r2, r3, #1
 800bbd8:	9221      	str	r2, [sp, #132]	; 0x84
 800bbda:	7019      	strb	r1, [r3, #0]
 800bbdc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bbde:	4598      	cmp	r8, r3
 800bbe0:	d8f9      	bhi.n	800bbd6 <_svfprintf_r+0x10ee>
 800bbe2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bbe4:	1a9b      	subs	r3, r3, r2
 800bbe6:	9313      	str	r3, [sp, #76]	; 0x4c
 800bbe8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bbea:	2b47      	cmp	r3, #71	; 0x47
 800bbec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bbee:	f000 80de 	beq.w	800bdae <_svfprintf_r+0x12c6>
 800bbf2:	2d65      	cmp	r5, #101	; 0x65
 800bbf4:	f340 80f8 	ble.w	800bde8 <_svfprintf_r+0x1300>
 800bbf8:	2d66      	cmp	r5, #102	; 0x66
 800bbfa:	9312      	str	r3, [sp, #72]	; 0x48
 800bbfc:	f000 8157 	beq.w	800beae <_svfprintf_r+0x13c6>
 800bc00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bc02:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bc04:	4293      	cmp	r3, r2
 800bc06:	f300 8144 	bgt.w	800be92 <_svfprintf_r+0x13aa>
 800bc0a:	9b07      	ldr	r3, [sp, #28]
 800bc0c:	07d9      	lsls	r1, r3, #31
 800bc0e:	f100 8173 	bmi.w	800bef8 <_svfprintf_r+0x1410>
 800bc12:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bc16:	920d      	str	r2, [sp, #52]	; 0x34
 800bc18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bc1a:	2a00      	cmp	r2, #0
 800bc1c:	f040 80bc 	bne.w	800bd98 <_svfprintf_r+0x12b0>
 800bc20:	9309      	str	r3, [sp, #36]	; 0x24
 800bc22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bc24:	9307      	str	r3, [sp, #28]
 800bc26:	9211      	str	r2, [sp, #68]	; 0x44
 800bc28:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
 800bc2c:	f7ff b87c 	b.w	800ad28 <_svfprintf_r+0x240>
 800bc30:	9808      	ldr	r0, [sp, #32]
 800bc32:	2140      	movs	r1, #64	; 0x40
 800bc34:	f003 f8ba 	bl	800edac <_malloc_r>
 800bc38:	f8c9 0000 	str.w	r0, [r9]
 800bc3c:	f8c9 0010 	str.w	r0, [r9, #16]
 800bc40:	2800      	cmp	r0, #0
 800bc42:	f000 818c 	beq.w	800bf5e <_svfprintf_r+0x1476>
 800bc46:	2340      	movs	r3, #64	; 0x40
 800bc48:	f8c9 3014 	str.w	r3, [r9, #20]
 800bc4c:	f7fe bf64 	b.w	800ab18 <_svfprintf_r+0x30>
 800bc50:	9808      	ldr	r0, [sp, #32]
 800bc52:	4631      	mov	r1, r6
 800bc54:	aa23      	add	r2, sp, #140	; 0x8c
 800bc56:	f004 f9a5 	bl	800ffa4 <__ssprint_r>
 800bc5a:	2800      	cmp	r0, #0
 800bc5c:	f47f a80a 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800bc60:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800bc62:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800bc66:	463c      	mov	r4, r7
 800bc68:	e6ff      	b.n	800ba6a <_svfprintf_r+0xf82>
 800bc6a:	f04f 0b06 	mov.w	fp, #6
 800bc6e:	e76e      	b.n	800bb4e <_svfprintf_r+0x1066>
 800bc70:	08011e18 	.word	0x08011e18
 800bc74:	08011e14 	.word	0x08011e14
 800bc78:	08011e4c 	.word	0x08011e4c
 800bc7c:	08011dec 	.word	0x08011dec
 800bc80:	9808      	ldr	r0, [sp, #32]
 800bc82:	4631      	mov	r1, r6
 800bc84:	aa23      	add	r2, sp, #140	; 0x8c
 800bc86:	f004 f98d 	bl	800ffa4 <__ssprint_r>
 800bc8a:	2800      	cmp	r0, #0
 800bc8c:	f47e aff2 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800bc90:	9925      	ldr	r1, [sp, #148]	; 0x94
 800bc92:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bc94:	463a      	mov	r2, r7
 800bc96:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800bc98:	6054      	str	r4, [r2, #4]
 800bc9a:	3301      	adds	r3, #1
 800bc9c:	eb01 0b04 	add.w	fp, r1, r4
 800bca0:	2b07      	cmp	r3, #7
 800bca2:	9910      	ldr	r1, [sp, #64]	; 0x40
 800bca4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
 800bca8:	9324      	str	r3, [sp, #144]	; 0x90
 800bcaa:	6011      	str	r1, [r2, #0]
 800bcac:	f73f ac5b 	bgt.w	800b566 <_svfprintf_r+0xa7e>
 800bcb0:	f102 0408 	add.w	r4, r2, #8
 800bcb4:	f7ff b912 	b.w	800aedc <_svfprintf_r+0x3f4>
 800bcb8:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800bcbc:	f7fe fee6 	bl	800aa8c <strlen>
 800bcc0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800bcc4:	900d      	str	r0, [sp, #52]	; 0x34
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	f7ff ba1b 	b.w	800b102 <_svfprintf_r+0x61a>
 800bccc:	2003      	movs	r0, #3
 800bcce:	a91d      	add	r1, sp, #116	; 0x74
 800bcd0:	e88d 0801 	stmia.w	sp, {r0, fp}
 800bcd4:	9102      	str	r1, [sp, #8]
 800bcd6:	a81e      	add	r0, sp, #120	; 0x78
 800bcd8:	a921      	add	r1, sp, #132	; 0x84
 800bcda:	9003      	str	r0, [sp, #12]
 800bcdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bcde:	9104      	str	r1, [sp, #16]
 800bce0:	4653      	mov	r3, sl
 800bce2:	9808      	ldr	r0, [sp, #32]
 800bce4:	f001 fc74 	bl	800d5d0 <_dtoa_r>
 800bce8:	46d9      	mov	r9, fp
 800bcea:	9010      	str	r0, [sp, #64]	; 0x40
 800bcec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bcee:	eb03 0809 	add.w	r8, r3, r9
 800bcf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bcf4:	2b46      	cmp	r3, #70	; 0x46
 800bcf6:	f47f af61 	bne.w	800bbbc <_svfprintf_r+0x10d4>
 800bcfa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	2b30      	cmp	r3, #48	; 0x30
 800bd00:	f000 80e4 	beq.w	800becc <_svfprintf_r+0x13e4>
 800bd04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bd06:	4498      	add	r8, r3
 800bd08:	e758      	b.n	800bbbc <_svfprintf_r+0x10d4>
 800bd0a:	9808      	ldr	r0, [sp, #32]
 800bd0c:	4631      	mov	r1, r6
 800bd0e:	aa23      	add	r2, sp, #140	; 0x8c
 800bd10:	f004 f948 	bl	800ffa4 <__ssprint_r>
 800bd14:	2800      	cmp	r0, #0
 800bd16:	f47e afad 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800bd1a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800bd1e:	463c      	mov	r4, r7
 800bd20:	e4a7      	b.n	800b672 <_svfprintf_r+0xb8a>
 800bd22:	3301      	adds	r3, #1
 800bd24:	4429      	add	r1, r5
 800bd26:	2b07      	cmp	r3, #7
 800bd28:	9125      	str	r1, [sp, #148]	; 0x94
 800bd2a:	9324      	str	r3, [sp, #144]	; 0x90
 800bd2c:	f8c2 9000 	str.w	r9, [r2]
 800bd30:	6055      	str	r5, [r2, #4]
 800bd32:	dca5      	bgt.n	800bc80 <_svfprintf_r+0x1198>
 800bd34:	3208      	adds	r2, #8
 800bd36:	e7ae      	b.n	800bc96 <_svfprintf_r+0x11ae>
 800bd38:	9808      	ldr	r0, [sp, #32]
 800bd3a:	4631      	mov	r1, r6
 800bd3c:	aa23      	add	r2, sp, #140	; 0x8c
 800bd3e:	f004 f931 	bl	800ffa4 <__ssprint_r>
 800bd42:	2800      	cmp	r0, #0
 800bd44:	f47e af96 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800bd48:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bd4a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800bd4e:	463c      	mov	r4, r7
 800bd50:	e597      	b.n	800b882 <_svfprintf_r+0xd9a>
 800bd52:	4653      	mov	r3, sl
 800bd54:	2b06      	cmp	r3, #6
 800bd56:	bf28      	it	cs
 800bd58:	2306      	movcs	r3, #6
 800bd5a:	930d      	str	r3, [sp, #52]	; 0x34
 800bd5c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bd60:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
 800bd64:	9309      	str	r3, [sp, #36]	; 0x24
 800bd66:	4b83      	ldr	r3, [pc, #524]	; (800bf74 <_svfprintf_r+0x148c>)
 800bd68:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800bd6c:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
 800bd70:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 800bd74:	9310      	str	r3, [sp, #64]	; 0x40
 800bd76:	f7fe bfd7 	b.w	800ad28 <_svfprintf_r+0x240>
 800bd7a:	9808      	ldr	r0, [sp, #32]
 800bd7c:	4631      	mov	r1, r6
 800bd7e:	aa23      	add	r2, sp, #140	; 0x8c
 800bd80:	f004 f910 	bl	800ffa4 <__ssprint_r>
 800bd84:	2800      	cmp	r0, #0
 800bd86:	f47e af75 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800bd8a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bd8c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bd8e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 800bd92:	1ad3      	subs	r3, r2, r3
 800bd94:	463c      	mov	r4, r7
 800bd96:	e58a      	b.n	800b8ae <_svfprintf_r+0xdc6>
 800bd98:	9309      	str	r3, [sp, #36]	; 0x24
 800bd9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bd9c:	9307      	str	r3, [sp, #28]
 800bd9e:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800bda2:	2300      	movs	r3, #0
 800bda4:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
 800bda8:	9311      	str	r3, [sp, #68]	; 0x44
 800bdaa:	f7fe bfc0 	b.w	800ad2e <_svfprintf_r+0x246>
 800bdae:	1cda      	adds	r2, r3, #3
 800bdb0:	db19      	blt.n	800bde6 <_svfprintf_r+0x12fe>
 800bdb2:	459b      	cmp	fp, r3
 800bdb4:	db17      	blt.n	800bde6 <_svfprintf_r+0x12fe>
 800bdb6:	9312      	str	r3, [sp, #72]	; 0x48
 800bdb8:	2567      	movs	r5, #103	; 0x67
 800bdba:	e721      	b.n	800bc00 <_svfprintf_r+0x1118>
 800bdbc:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800bdc0:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
 800bdc4:	f7ff ba98 	b.w	800b2f8 <_svfprintf_r+0x810>
 800bdc8:	4643      	mov	r3, r8
 800bdca:	e70a      	b.n	800bbe2 <_svfprintf_r+0x10fa>
 800bdcc:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 800bdd0:	9011      	str	r0, [sp, #68]	; 0x44
 800bdd2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800bdd6:	9012      	str	r0, [sp, #72]	; 0x48
 800bdd8:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
 800bddc:	9309      	str	r3, [sp, #36]	; 0x24
 800bdde:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800bde2:	f7fe bfa1 	b.w	800ad28 <_svfprintf_r+0x240>
 800bde6:	3d02      	subs	r5, #2
 800bde8:	3b01      	subs	r3, #1
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	931d      	str	r3, [sp, #116]	; 0x74
 800bdee:	bfba      	itte	lt
 800bdf0:	425b      	neglt	r3, r3
 800bdf2:	222d      	movlt	r2, #45	; 0x2d
 800bdf4:	222b      	movge	r2, #43	; 0x2b
 800bdf6:	2b09      	cmp	r3, #9
 800bdf8:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
 800bdfc:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 800be00:	dd72      	ble.n	800bee8 <_svfprintf_r+0x1400>
 800be02:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
 800be06:	4670      	mov	r0, lr
 800be08:	4a5b      	ldr	r2, [pc, #364]	; (800bf78 <_svfprintf_r+0x1490>)
 800be0a:	fb82 2103 	smull	r2, r1, r2, r3
 800be0e:	17da      	asrs	r2, r3, #31
 800be10:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800be14:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800be18:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 800be1c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800be20:	2a09      	cmp	r2, #9
 800be22:	4613      	mov	r3, r2
 800be24:	f800 1d01 	strb.w	r1, [r0, #-1]!
 800be28:	dcee      	bgt.n	800be08 <_svfprintf_r+0x1320>
 800be2a:	4602      	mov	r2, r0
 800be2c:	3330      	adds	r3, #48	; 0x30
 800be2e:	b2d9      	uxtb	r1, r3
 800be30:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800be34:	4596      	cmp	lr, r2
 800be36:	f240 8099 	bls.w	800bf6c <_svfprintf_r+0x1484>
 800be3a:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
 800be3e:	4603      	mov	r3, r0
 800be40:	e001      	b.n	800be46 <_svfprintf_r+0x135e>
 800be42:	f813 1b01 	ldrb.w	r1, [r3], #1
 800be46:	f802 1b01 	strb.w	r1, [r2], #1
 800be4a:	4573      	cmp	r3, lr
 800be4c:	d1f9      	bne.n	800be42 <_svfprintf_r+0x135a>
 800be4e:	ab23      	add	r3, sp, #140	; 0x8c
 800be50:	1a1b      	subs	r3, r3, r0
 800be52:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
 800be56:	4413      	add	r3, r2
 800be58:	aa1f      	add	r2, sp, #124	; 0x7c
 800be5a:	1a9b      	subs	r3, r3, r2
 800be5c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800be5e:	9319      	str	r3, [sp, #100]	; 0x64
 800be60:	2a01      	cmp	r2, #1
 800be62:	4413      	add	r3, r2
 800be64:	930d      	str	r3, [sp, #52]	; 0x34
 800be66:	dd6b      	ble.n	800bf40 <_svfprintf_r+0x1458>
 800be68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be6a:	2200      	movs	r2, #0
 800be6c:	3301      	adds	r3, #1
 800be6e:	930d      	str	r3, [sp, #52]	; 0x34
 800be70:	9212      	str	r2, [sp, #72]	; 0x48
 800be72:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800be76:	e6cf      	b.n	800bc18 <_svfprintf_r+0x1130>
 800be78:	9808      	ldr	r0, [sp, #32]
 800be7a:	4631      	mov	r1, r6
 800be7c:	aa23      	add	r2, sp, #140	; 0x8c
 800be7e:	f004 f891 	bl	800ffa4 <__ssprint_r>
 800be82:	2800      	cmp	r0, #0
 800be84:	f47e aef6 	bne.w	800ac74 <_svfprintf_r+0x18c>
 800be88:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800be8a:	9925      	ldr	r1, [sp, #148]	; 0x94
 800be8c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800be8e:	463a      	mov	r2, r7
 800be90:	e601      	b.n	800ba96 <_svfprintf_r+0xfae>
 800be92:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800be94:	2b00      	cmp	r3, #0
 800be96:	bfd8      	it	le
 800be98:	f1c3 0802 	rsble	r8, r3, #2
 800be9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800be9e:	bfc8      	it	gt
 800bea0:	f04f 0801 	movgt.w	r8, #1
 800bea4:	4443      	add	r3, r8
 800bea6:	930d      	str	r3, [sp, #52]	; 0x34
 800bea8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800beac:	e6b4      	b.n	800bc18 <_svfprintf_r+0x1130>
 800beae:	2b00      	cmp	r3, #0
 800beb0:	dd30      	ble.n	800bf14 <_svfprintf_r+0x142c>
 800beb2:	f1bb 0f00 	cmp.w	fp, #0
 800beb6:	d125      	bne.n	800bf04 <_svfprintf_r+0x141c>
 800beb8:	9b07      	ldr	r3, [sp, #28]
 800beba:	07db      	lsls	r3, r3, #31
 800bebc:	d422      	bmi.n	800bf04 <_svfprintf_r+0x141c>
 800bebe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bec0:	920d      	str	r2, [sp, #52]	; 0x34
 800bec2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bec6:	e6a7      	b.n	800bc18 <_svfprintf_r+0x1130>
 800bec8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800beca:	e68a      	b.n	800bbe2 <_svfprintf_r+0x10fa>
 800becc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bece:	4651      	mov	r1, sl
 800bed0:	2200      	movs	r2, #0
 800bed2:	2300      	movs	r3, #0
 800bed4:	f7fe fa3e 	bl	800a354 <__aeabi_dcmpeq>
 800bed8:	2800      	cmp	r0, #0
 800beda:	f47f af13 	bne.w	800bd04 <_svfprintf_r+0x121c>
 800bede:	f1c9 0301 	rsb	r3, r9, #1
 800bee2:	931d      	str	r3, [sp, #116]	; 0x74
 800bee4:	4498      	add	r8, r3
 800bee6:	e669      	b.n	800bbbc <_svfprintf_r+0x10d4>
 800bee8:	3330      	adds	r3, #48	; 0x30
 800beea:	2230      	movs	r2, #48	; 0x30
 800beec:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800bef0:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
 800bef4:	ab20      	add	r3, sp, #128	; 0x80
 800bef6:	e7af      	b.n	800be58 <_svfprintf_r+0x1370>
 800bef8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800befa:	3301      	adds	r3, #1
 800befc:	930d      	str	r3, [sp, #52]	; 0x34
 800befe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bf02:	e689      	b.n	800bc18 <_svfprintf_r+0x1130>
 800bf04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bf06:	f10b 0801 	add.w	r8, fp, #1
 800bf0a:	4443      	add	r3, r8
 800bf0c:	930d      	str	r3, [sp, #52]	; 0x34
 800bf0e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bf12:	e681      	b.n	800bc18 <_svfprintf_r+0x1130>
 800bf14:	f1bb 0f00 	cmp.w	fp, #0
 800bf18:	d11b      	bne.n	800bf52 <_svfprintf_r+0x146a>
 800bf1a:	9b07      	ldr	r3, [sp, #28]
 800bf1c:	07d8      	lsls	r0, r3, #31
 800bf1e:	d418      	bmi.n	800bf52 <_svfprintf_r+0x146a>
 800bf20:	2301      	movs	r3, #1
 800bf22:	930d      	str	r3, [sp, #52]	; 0x34
 800bf24:	e678      	b.n	800bc18 <_svfprintf_r+0x1130>
 800bf26:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800bf28:	f8d5 a000 	ldr.w	sl, [r5]
 800bf2c:	4628      	mov	r0, r5
 800bf2e:	3004      	adds	r0, #4
 800bf30:	f1ba 0f00 	cmp.w	sl, #0
 800bf34:	785d      	ldrb	r5, [r3, #1]
 800bf36:	900e      	str	r0, [sp, #56]	; 0x38
 800bf38:	f6be ae29 	bge.w	800ab8e <_svfprintf_r+0xa6>
 800bf3c:	f7fe be25 	b.w	800ab8a <_svfprintf_r+0xa2>
 800bf40:	9b07      	ldr	r3, [sp, #28]
 800bf42:	f013 0301 	ands.w	r3, r3, #1
 800bf46:	d18f      	bne.n	800be68 <_svfprintf_r+0x1380>
 800bf48:	9312      	str	r3, [sp, #72]	; 0x48
 800bf4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bf4c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bf50:	e662      	b.n	800bc18 <_svfprintf_r+0x1130>
 800bf52:	f10b 0302 	add.w	r3, fp, #2
 800bf56:	930d      	str	r3, [sp, #52]	; 0x34
 800bf58:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bf5c:	e65c      	b.n	800bc18 <_svfprintf_r+0x1130>
 800bf5e:	9a08      	ldr	r2, [sp, #32]
 800bf60:	230c      	movs	r3, #12
 800bf62:	6013      	str	r3, [r2, #0]
 800bf64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf68:	f7fe be8e 	b.w	800ac88 <_svfprintf_r+0x1a0>
 800bf6c:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
 800bf70:	e772      	b.n	800be58 <_svfprintf_r+0x1370>
 800bf72:	bf00      	nop
 800bf74:	08011e44 	.word	0x08011e44
 800bf78:	66666667 	.word	0x66666667

0800bf7c <_vfprintf_r>:
 800bf7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf80:	b0bf      	sub	sp, #252	; 0xfc
 800bf82:	461c      	mov	r4, r3
 800bf84:	4689      	mov	r9, r1
 800bf86:	9208      	str	r2, [sp, #32]
 800bf88:	4607      	mov	r7, r0
 800bf8a:	f002 fe9b 	bl	800ecc4 <_localeconv_r>
 800bf8e:	6803      	ldr	r3, [r0, #0]
 800bf90:	9315      	str	r3, [sp, #84]	; 0x54
 800bf92:	4618      	mov	r0, r3
 800bf94:	f7fe fd7a 	bl	800aa8c <strlen>
 800bf98:	940c      	str	r4, [sp, #48]	; 0x30
 800bf9a:	9016      	str	r0, [sp, #88]	; 0x58
 800bf9c:	b11f      	cbz	r7, 800bfa6 <_vfprintf_r+0x2a>
 800bf9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	f000 80f3 	beq.w	800c18c <_vfprintf_r+0x210>
 800bfa6:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 800bfaa:	b293      	uxth	r3, r2
 800bfac:	049d      	lsls	r5, r3, #18
 800bfae:	d40a      	bmi.n	800bfc6 <_vfprintf_r+0x4a>
 800bfb0:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
 800bfb4:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 800bfb8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800bfbc:	f8a9 300c 	strh.w	r3, [r9, #12]
 800bfc0:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
 800bfc4:	b29b      	uxth	r3, r3
 800bfc6:	0718      	lsls	r0, r3, #28
 800bfc8:	f140 80aa 	bpl.w	800c120 <_vfprintf_r+0x1a4>
 800bfcc:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800bfd0:	2a00      	cmp	r2, #0
 800bfd2:	f000 80a5 	beq.w	800c120 <_vfprintf_r+0x1a4>
 800bfd6:	f003 031a 	and.w	r3, r3, #26
 800bfda:	2b0a      	cmp	r3, #10
 800bfdc:	f000 80ac 	beq.w	800c138 <_vfprintf_r+0x1bc>
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	461a      	mov	r2, r3
 800bfe4:	9311      	str	r3, [sp, #68]	; 0x44
 800bfe6:	9323      	str	r3, [sp, #140]	; 0x8c
 800bfe8:	9322      	str	r3, [sp, #136]	; 0x88
 800bfea:	9314      	str	r3, [sp, #80]	; 0x50
 800bfec:	9317      	str	r3, [sp, #92]	; 0x5c
 800bfee:	9309      	str	r3, [sp, #36]	; 0x24
 800bff0:	ab2e      	add	r3, sp, #184	; 0xb8
 800bff2:	469c      	mov	ip, r3
 800bff4:	9321      	str	r3, [sp, #132]	; 0x84
 800bff6:	9212      	str	r2, [sp, #72]	; 0x48
 800bff8:	9213      	str	r2, [sp, #76]	; 0x4c
 800bffa:	4664      	mov	r4, ip
 800bffc:	46b8      	mov	r8, r7
 800bffe:	9d08      	ldr	r5, [sp, #32]
 800c000:	782b      	ldrb	r3, [r5, #0]
 800c002:	2b00      	cmp	r3, #0
 800c004:	f000 80c6 	beq.w	800c194 <_vfprintf_r+0x218>
 800c008:	2b25      	cmp	r3, #37	; 0x25
 800c00a:	d102      	bne.n	800c012 <_vfprintf_r+0x96>
 800c00c:	e0c2      	b.n	800c194 <_vfprintf_r+0x218>
 800c00e:	2b25      	cmp	r3, #37	; 0x25
 800c010:	d003      	beq.n	800c01a <_vfprintf_r+0x9e>
 800c012:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 800c016:	2b00      	cmp	r3, #0
 800c018:	d1f9      	bne.n	800c00e <_vfprintf_r+0x92>
 800c01a:	9b08      	ldr	r3, [sp, #32]
 800c01c:	1aee      	subs	r6, r5, r3
 800c01e:	b17e      	cbz	r6, 800c040 <_vfprintf_r+0xc4>
 800c020:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c022:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800c024:	9908      	ldr	r1, [sp, #32]
 800c026:	6021      	str	r1, [r4, #0]
 800c028:	3301      	adds	r3, #1
 800c02a:	4432      	add	r2, r6
 800c02c:	2b07      	cmp	r3, #7
 800c02e:	6066      	str	r6, [r4, #4]
 800c030:	9223      	str	r2, [sp, #140]	; 0x8c
 800c032:	9322      	str	r3, [sp, #136]	; 0x88
 800c034:	f300 8093 	bgt.w	800c15e <_vfprintf_r+0x1e2>
 800c038:	3408      	adds	r4, #8
 800c03a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c03c:	4433      	add	r3, r6
 800c03e:	9309      	str	r3, [sp, #36]	; 0x24
 800c040:	782b      	ldrb	r3, [r5, #0]
 800c042:	2b00      	cmp	r3, #0
 800c044:	f000 8093 	beq.w	800c16e <_vfprintf_r+0x1f2>
 800c048:	2300      	movs	r3, #0
 800c04a:	1c69      	adds	r1, r5, #1
 800c04c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c050:	786d      	ldrb	r5, [r5, #1]
 800c052:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800c056:	461a      	mov	r2, r3
 800c058:	930a      	str	r3, [sp, #40]	; 0x28
 800c05a:	9306      	str	r3, [sp, #24]
 800c05c:	4656      	mov	r6, sl
 800c05e:	1c4b      	adds	r3, r1, #1
 800c060:	f1a5 0120 	sub.w	r1, r5, #32
 800c064:	2958      	cmp	r1, #88	; 0x58
 800c066:	f200 83c1 	bhi.w	800c7ec <_vfprintf_r+0x870>
 800c06a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c06e:	0256      	.short	0x0256
 800c070:	03bf03bf 	.word	0x03bf03bf
 800c074:	03bf02f6 	.word	0x03bf02f6
 800c078:	03bf03bf 	.word	0x03bf03bf
 800c07c:	03bf03bf 	.word	0x03bf03bf
 800c080:	02fd03bf 	.word	0x02fd03bf
 800c084:	03bf02c6 	.word	0x03bf02c6
 800c088:	034701f2 	.word	0x034701f2
 800c08c:	02ca03bf 	.word	0x02ca03bf
 800c090:	02d102d1 	.word	0x02d102d1
 800c094:	02d102d1 	.word	0x02d102d1
 800c098:	02d102d1 	.word	0x02d102d1
 800c09c:	02d102d1 	.word	0x02d102d1
 800c0a0:	03bf02d1 	.word	0x03bf02d1
 800c0a4:	03bf03bf 	.word	0x03bf03bf
 800c0a8:	03bf03bf 	.word	0x03bf03bf
 800c0ac:	03bf03bf 	.word	0x03bf03bf
 800c0b0:	03bf03bf 	.word	0x03bf03bf
 800c0b4:	026b03bf 	.word	0x026b03bf
 800c0b8:	03bf028d 	.word	0x03bf028d
 800c0bc:	03bf028d 	.word	0x03bf028d
 800c0c0:	03bf03bf 	.word	0x03bf03bf
 800c0c4:	02bf03bf 	.word	0x02bf03bf
 800c0c8:	03bf03bf 	.word	0x03bf03bf
 800c0cc:	03bf0362 	.word	0x03bf0362
 800c0d0:	03bf03bf 	.word	0x03bf03bf
 800c0d4:	03bf03bf 	.word	0x03bf03bf
 800c0d8:	03bf03a9 	.word	0x03bf03a9
 800c0dc:	037f03bf 	.word	0x037f03bf
 800c0e0:	03bf03bf 	.word	0x03bf03bf
 800c0e4:	03bf03bf 	.word	0x03bf03bf
 800c0e8:	03bf03bf 	.word	0x03bf03bf
 800c0ec:	03bf03bf 	.word	0x03bf03bf
 800c0f0:	03bf03bf 	.word	0x03bf03bf
 800c0f4:	030b0394 	.word	0x030b0394
 800c0f8:	028d028d 	.word	0x028d028d
 800c0fc:	0324028d 	.word	0x0324028d
 800c100:	03bf030b 	.word	0x03bf030b
 800c104:	032b03bf 	.word	0x032b03bf
 800c108:	033503bf 	.word	0x033503bf
 800c10c:	02e001f9 	.word	0x02e001f9
 800c110:	03bf025d 	.word	0x03bf025d
 800c114:	03bf020b 	.word	0x03bf020b
 800c118:	03bf0095 	.word	0x03bf0095
 800c11c:	023003bf 	.word	0x023003bf
 800c120:	4638      	mov	r0, r7
 800c122:	4649      	mov	r1, r9
 800c124:	f001 f95a 	bl	800d3dc <__swsetup_r>
 800c128:	b9a0      	cbnz	r0, 800c154 <_vfprintf_r+0x1d8>
 800c12a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800c12e:	f003 031a 	and.w	r3, r3, #26
 800c132:	2b0a      	cmp	r3, #10
 800c134:	f47f af54 	bne.w	800bfe0 <_vfprintf_r+0x64>
 800c138:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	f6ff af4f 	blt.w	800bfe0 <_vfprintf_r+0x64>
 800c142:	4638      	mov	r0, r7
 800c144:	4649      	mov	r1, r9
 800c146:	9a08      	ldr	r2, [sp, #32]
 800c148:	4623      	mov	r3, r4
 800c14a:	f001 f90b 	bl	800d364 <__sbprintf>
 800c14e:	b03f      	add	sp, #252	; 0xfc
 800c150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c154:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c158:	b03f      	add	sp, #252	; 0xfc
 800c15a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c15e:	4640      	mov	r0, r8
 800c160:	4649      	mov	r1, r9
 800c162:	aa21      	add	r2, sp, #132	; 0x84
 800c164:	f003 ffdc 	bl	8010120 <__sprint_r>
 800c168:	b940      	cbnz	r0, 800c17c <_vfprintf_r+0x200>
 800c16a:	ac2e      	add	r4, sp, #184	; 0xb8
 800c16c:	e765      	b.n	800c03a <_vfprintf_r+0xbe>
 800c16e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c170:	b123      	cbz	r3, 800c17c <_vfprintf_r+0x200>
 800c172:	4640      	mov	r0, r8
 800c174:	4649      	mov	r1, r9
 800c176:	aa21      	add	r2, sp, #132	; 0x84
 800c178:	f003 ffd2 	bl	8010120 <__sprint_r>
 800c17c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800c180:	065a      	lsls	r2, r3, #25
 800c182:	d4e7      	bmi.n	800c154 <_vfprintf_r+0x1d8>
 800c184:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c186:	b03f      	add	sp, #252	; 0xfc
 800c188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c18c:	4638      	mov	r0, r7
 800c18e:	f002 faa9 	bl	800e6e4 <__sinit>
 800c192:	e708      	b.n	800bfa6 <_vfprintf_r+0x2a>
 800c194:	9d08      	ldr	r5, [sp, #32]
 800c196:	e753      	b.n	800c040 <_vfprintf_r+0xc4>
 800c198:	9308      	str	r3, [sp, #32]
 800c19a:	9b06      	ldr	r3, [sp, #24]
 800c19c:	46b2      	mov	sl, r6
 800c19e:	069e      	lsls	r6, r3, #26
 800c1a0:	f140 8318 	bpl.w	800c7d4 <_vfprintf_r+0x858>
 800c1a4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800c1a6:	3707      	adds	r7, #7
 800c1a8:	f027 0307 	bic.w	r3, r7, #7
 800c1ac:	f103 0208 	add.w	r2, r3, #8
 800c1b0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c1b4:	920c      	str	r2, [sp, #48]	; 0x30
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	f04f 0c00 	mov.w	ip, #0
 800c1bc:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 800c1c0:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
 800c1c4:	f1ba 0f00 	cmp.w	sl, #0
 800c1c8:	db03      	blt.n	800c1d2 <_vfprintf_r+0x256>
 800c1ca:	9a06      	ldr	r2, [sp, #24]
 800c1cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c1d0:	9206      	str	r2, [sp, #24]
 800c1d2:	ea56 0207 	orrs.w	r2, r6, r7
 800c1d6:	f040 8319 	bne.w	800c80c <_vfprintf_r+0x890>
 800c1da:	f1ba 0f00 	cmp.w	sl, #0
 800c1de:	f000 8416 	beq.w	800ca0e <_vfprintf_r+0xa92>
 800c1e2:	2b01      	cmp	r3, #1
 800c1e4:	f000 831a 	beq.w	800c81c <_vfprintf_r+0x8a0>
 800c1e8:	2b02      	cmp	r3, #2
 800c1ea:	f000 844c 	beq.w	800ca86 <_vfprintf_r+0xb0a>
 800c1ee:	a92e      	add	r1, sp, #184	; 0xb8
 800c1f0:	08f2      	lsrs	r2, r6, #3
 800c1f2:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800c1f6:	08f8      	lsrs	r0, r7, #3
 800c1f8:	f006 0307 	and.w	r3, r6, #7
 800c1fc:	4607      	mov	r7, r0
 800c1fe:	4616      	mov	r6, r2
 800c200:	3330      	adds	r3, #48	; 0x30
 800c202:	ea56 0207 	orrs.w	r2, r6, r7
 800c206:	f801 3d01 	strb.w	r3, [r1, #-1]!
 800c20a:	d1f1      	bne.n	800c1f0 <_vfprintf_r+0x274>
 800c20c:	9a06      	ldr	r2, [sp, #24]
 800c20e:	910e      	str	r1, [sp, #56]	; 0x38
 800c210:	07d0      	lsls	r0, r2, #31
 800c212:	f100 850d 	bmi.w	800cc30 <_vfprintf_r+0xcb4>
 800c216:	ab2e      	add	r3, sp, #184	; 0xb8
 800c218:	1a5b      	subs	r3, r3, r1
 800c21a:	930b      	str	r3, [sp, #44]	; 0x2c
 800c21c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c21e:	4592      	cmp	sl, r2
 800c220:	4653      	mov	r3, sl
 800c222:	bfb8      	it	lt
 800c224:	4613      	movlt	r3, r2
 800c226:	9307      	str	r3, [sp, #28]
 800c228:	2300      	movs	r3, #0
 800c22a:	9310      	str	r3, [sp, #64]	; 0x40
 800c22c:	f1bc 0f00 	cmp.w	ip, #0
 800c230:	d002      	beq.n	800c238 <_vfprintf_r+0x2bc>
 800c232:	9b07      	ldr	r3, [sp, #28]
 800c234:	3301      	adds	r3, #1
 800c236:	9307      	str	r3, [sp, #28]
 800c238:	9b06      	ldr	r3, [sp, #24]
 800c23a:	f013 0302 	ands.w	r3, r3, #2
 800c23e:	930d      	str	r3, [sp, #52]	; 0x34
 800c240:	d002      	beq.n	800c248 <_vfprintf_r+0x2cc>
 800c242:	9b07      	ldr	r3, [sp, #28]
 800c244:	3302      	adds	r3, #2
 800c246:	9307      	str	r3, [sp, #28]
 800c248:	9b06      	ldr	r3, [sp, #24]
 800c24a:	f013 0684 	ands.w	r6, r3, #132	; 0x84
 800c24e:	f040 82da 	bne.w	800c806 <_vfprintf_r+0x88a>
 800c252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c254:	9a07      	ldr	r2, [sp, #28]
 800c256:	ebc2 0a03 	rsb	sl, r2, r3
 800c25a:	f1ba 0f00 	cmp.w	sl, #0
 800c25e:	f340 82d2 	ble.w	800c806 <_vfprintf_r+0x88a>
 800c262:	f1ba 0f10 	cmp.w	sl, #16
 800c266:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800c268:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c26a:	4fb3      	ldr	r7, [pc, #716]	; (800c538 <_vfprintf_r+0x5bc>)
 800c26c:	bfc8      	it	gt
 800c26e:	f04f 0b10 	movgt.w	fp, #16
 800c272:	dc07      	bgt.n	800c284 <_vfprintf_r+0x308>
 800c274:	e01e      	b.n	800c2b4 <_vfprintf_r+0x338>
 800c276:	f1aa 0a10 	sub.w	sl, sl, #16
 800c27a:	f1ba 0f10 	cmp.w	sl, #16
 800c27e:	f104 0408 	add.w	r4, r4, #8
 800c282:	dd17      	ble.n	800c2b4 <_vfprintf_r+0x338>
 800c284:	3201      	adds	r2, #1
 800c286:	3110      	adds	r1, #16
 800c288:	2a07      	cmp	r2, #7
 800c28a:	9123      	str	r1, [sp, #140]	; 0x8c
 800c28c:	9222      	str	r2, [sp, #136]	; 0x88
 800c28e:	e884 0880 	stmia.w	r4, {r7, fp}
 800c292:	ddf0      	ble.n	800c276 <_vfprintf_r+0x2fa>
 800c294:	4640      	mov	r0, r8
 800c296:	4649      	mov	r1, r9
 800c298:	aa21      	add	r2, sp, #132	; 0x84
 800c29a:	f003 ff41 	bl	8010120 <__sprint_r>
 800c29e:	2800      	cmp	r0, #0
 800c2a0:	f47f af6c 	bne.w	800c17c <_vfprintf_r+0x200>
 800c2a4:	f1aa 0a10 	sub.w	sl, sl, #16
 800c2a8:	f1ba 0f10 	cmp.w	sl, #16
 800c2ac:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800c2ae:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c2b0:	ac2e      	add	r4, sp, #184	; 0xb8
 800c2b2:	dce7      	bgt.n	800c284 <_vfprintf_r+0x308>
 800c2b4:	3201      	adds	r2, #1
 800c2b6:	eb0a 0b01 	add.w	fp, sl, r1
 800c2ba:	2a07      	cmp	r2, #7
 800c2bc:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c2c0:	9222      	str	r2, [sp, #136]	; 0x88
 800c2c2:	e884 0480 	stmia.w	r4, {r7, sl}
 800c2c6:	f300 8443 	bgt.w	800cb50 <_vfprintf_r+0xbd4>
 800c2ca:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800c2ce:	3408      	adds	r4, #8
 800c2d0:	f1bc 0f00 	cmp.w	ip, #0
 800c2d4:	d00f      	beq.n	800c2f6 <_vfprintf_r+0x37a>
 800c2d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c2d8:	3301      	adds	r3, #1
 800c2da:	f10b 0b01 	add.w	fp, fp, #1
 800c2de:	f10d 0167 	add.w	r1, sp, #103	; 0x67
 800c2e2:	2201      	movs	r2, #1
 800c2e4:	2b07      	cmp	r3, #7
 800c2e6:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c2ea:	9322      	str	r3, [sp, #136]	; 0x88
 800c2ec:	e884 0006 	stmia.w	r4, {r1, r2}
 800c2f0:	f300 83b7 	bgt.w	800ca62 <_vfprintf_r+0xae6>
 800c2f4:	3408      	adds	r4, #8
 800c2f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2f8:	b173      	cbz	r3, 800c318 <_vfprintf_r+0x39c>
 800c2fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c2fc:	3301      	adds	r3, #1
 800c2fe:	f10b 0b02 	add.w	fp, fp, #2
 800c302:	a91a      	add	r1, sp, #104	; 0x68
 800c304:	2202      	movs	r2, #2
 800c306:	2b07      	cmp	r3, #7
 800c308:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c30c:	9322      	str	r3, [sp, #136]	; 0x88
 800c30e:	e884 0006 	stmia.w	r4, {r1, r2}
 800c312:	f300 839a 	bgt.w	800ca4a <_vfprintf_r+0xace>
 800c316:	3408      	adds	r4, #8
 800c318:	2e80      	cmp	r6, #128	; 0x80
 800c31a:	f000 82ea 	beq.w	800c8f2 <_vfprintf_r+0x976>
 800c31e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c320:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c322:	ebc2 0a03 	rsb	sl, r2, r3
 800c326:	f1ba 0f00 	cmp.w	sl, #0
 800c32a:	dd32      	ble.n	800c392 <_vfprintf_r+0x416>
 800c32c:	f1ba 0f10 	cmp.w	sl, #16
 800c330:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c332:	4f82      	ldr	r7, [pc, #520]	; (800c53c <_vfprintf_r+0x5c0>)
 800c334:	dd22      	ble.n	800c37c <_vfprintf_r+0x400>
 800c336:	2610      	movs	r6, #16
 800c338:	465b      	mov	r3, fp
 800c33a:	e006      	b.n	800c34a <_vfprintf_r+0x3ce>
 800c33c:	f1aa 0a10 	sub.w	sl, sl, #16
 800c340:	f1ba 0f10 	cmp.w	sl, #16
 800c344:	f104 0408 	add.w	r4, r4, #8
 800c348:	dd17      	ble.n	800c37a <_vfprintf_r+0x3fe>
 800c34a:	3201      	adds	r2, #1
 800c34c:	3310      	adds	r3, #16
 800c34e:	2a07      	cmp	r2, #7
 800c350:	9323      	str	r3, [sp, #140]	; 0x8c
 800c352:	9222      	str	r2, [sp, #136]	; 0x88
 800c354:	6027      	str	r7, [r4, #0]
 800c356:	6066      	str	r6, [r4, #4]
 800c358:	ddf0      	ble.n	800c33c <_vfprintf_r+0x3c0>
 800c35a:	4640      	mov	r0, r8
 800c35c:	4649      	mov	r1, r9
 800c35e:	aa21      	add	r2, sp, #132	; 0x84
 800c360:	f003 fede 	bl	8010120 <__sprint_r>
 800c364:	2800      	cmp	r0, #0
 800c366:	f47f af09 	bne.w	800c17c <_vfprintf_r+0x200>
 800c36a:	f1aa 0a10 	sub.w	sl, sl, #16
 800c36e:	f1ba 0f10 	cmp.w	sl, #16
 800c372:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c374:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c376:	ac2e      	add	r4, sp, #184	; 0xb8
 800c378:	dce7      	bgt.n	800c34a <_vfprintf_r+0x3ce>
 800c37a:	469b      	mov	fp, r3
 800c37c:	3201      	adds	r2, #1
 800c37e:	44d3      	add	fp, sl
 800c380:	2a07      	cmp	r2, #7
 800c382:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c386:	9222      	str	r2, [sp, #136]	; 0x88
 800c388:	e884 0480 	stmia.w	r4, {r7, sl}
 800c38c:	f300 8351 	bgt.w	800ca32 <_vfprintf_r+0xab6>
 800c390:	3408      	adds	r4, #8
 800c392:	9b06      	ldr	r3, [sp, #24]
 800c394:	05db      	lsls	r3, r3, #23
 800c396:	f100 8255 	bmi.w	800c844 <_vfprintf_r+0x8c8>
 800c39a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c39c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c39e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c3a0:	6022      	str	r2, [r4, #0]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	448b      	add	fp, r1
 800c3a6:	2b07      	cmp	r3, #7
 800c3a8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c3ac:	6061      	str	r1, [r4, #4]
 800c3ae:	9322      	str	r3, [sp, #136]	; 0x88
 800c3b0:	f300 8317 	bgt.w	800c9e2 <_vfprintf_r+0xa66>
 800c3b4:	3408      	adds	r4, #8
 800c3b6:	9b06      	ldr	r3, [sp, #24]
 800c3b8:	0759      	lsls	r1, r3, #29
 800c3ba:	d53a      	bpl.n	800c432 <_vfprintf_r+0x4b6>
 800c3bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3be:	9a07      	ldr	r2, [sp, #28]
 800c3c0:	1a9d      	subs	r5, r3, r2
 800c3c2:	2d00      	cmp	r5, #0
 800c3c4:	dd35      	ble.n	800c432 <_vfprintf_r+0x4b6>
 800c3c6:	2d10      	cmp	r5, #16
 800c3c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c3ca:	4f5b      	ldr	r7, [pc, #364]	; (800c538 <_vfprintf_r+0x5bc>)
 800c3cc:	dd1e      	ble.n	800c40c <_vfprintf_r+0x490>
 800c3ce:	2610      	movs	r6, #16
 800c3d0:	465a      	mov	r2, fp
 800c3d2:	e004      	b.n	800c3de <_vfprintf_r+0x462>
 800c3d4:	3d10      	subs	r5, #16
 800c3d6:	2d10      	cmp	r5, #16
 800c3d8:	f104 0408 	add.w	r4, r4, #8
 800c3dc:	dd15      	ble.n	800c40a <_vfprintf_r+0x48e>
 800c3de:	3301      	adds	r3, #1
 800c3e0:	3210      	adds	r2, #16
 800c3e2:	2b07      	cmp	r3, #7
 800c3e4:	9223      	str	r2, [sp, #140]	; 0x8c
 800c3e6:	9322      	str	r3, [sp, #136]	; 0x88
 800c3e8:	6027      	str	r7, [r4, #0]
 800c3ea:	6066      	str	r6, [r4, #4]
 800c3ec:	ddf2      	ble.n	800c3d4 <_vfprintf_r+0x458>
 800c3ee:	4640      	mov	r0, r8
 800c3f0:	4649      	mov	r1, r9
 800c3f2:	aa21      	add	r2, sp, #132	; 0x84
 800c3f4:	f003 fe94 	bl	8010120 <__sprint_r>
 800c3f8:	2800      	cmp	r0, #0
 800c3fa:	f47f aebf 	bne.w	800c17c <_vfprintf_r+0x200>
 800c3fe:	3d10      	subs	r5, #16
 800c400:	2d10      	cmp	r5, #16
 800c402:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800c404:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c406:	ac2e      	add	r4, sp, #184	; 0xb8
 800c408:	dce9      	bgt.n	800c3de <_vfprintf_r+0x462>
 800c40a:	4693      	mov	fp, r2
 800c40c:	3301      	adds	r3, #1
 800c40e:	44ab      	add	fp, r5
 800c410:	2b07      	cmp	r3, #7
 800c412:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c416:	9322      	str	r3, [sp, #136]	; 0x88
 800c418:	6027      	str	r7, [r4, #0]
 800c41a:	6065      	str	r5, [r4, #4]
 800c41c:	dd09      	ble.n	800c432 <_vfprintf_r+0x4b6>
 800c41e:	4640      	mov	r0, r8
 800c420:	4649      	mov	r1, r9
 800c422:	aa21      	add	r2, sp, #132	; 0x84
 800c424:	f003 fe7c 	bl	8010120 <__sprint_r>
 800c428:	2800      	cmp	r0, #0
 800c42a:	f47f aea7 	bne.w	800c17c <_vfprintf_r+0x200>
 800c42e:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800c432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c434:	9a07      	ldr	r2, [sp, #28]
 800c436:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c438:	428a      	cmp	r2, r1
 800c43a:	bfac      	ite	ge
 800c43c:	189b      	addge	r3, r3, r2
 800c43e:	185b      	addlt	r3, r3, r1
 800c440:	9309      	str	r3, [sp, #36]	; 0x24
 800c442:	f1bb 0f00 	cmp.w	fp, #0
 800c446:	f040 82d8 	bne.w	800c9fa <_vfprintf_r+0xa7e>
 800c44a:	2300      	movs	r3, #0
 800c44c:	9322      	str	r3, [sp, #136]	; 0x88
 800c44e:	ac2e      	add	r4, sp, #184	; 0xb8
 800c450:	e5d5      	b.n	800bffe <_vfprintf_r+0x82>
 800c452:	4619      	mov	r1, r3
 800c454:	9806      	ldr	r0, [sp, #24]
 800c456:	781d      	ldrb	r5, [r3, #0]
 800c458:	f040 0004 	orr.w	r0, r0, #4
 800c45c:	9006      	str	r0, [sp, #24]
 800c45e:	e5fe      	b.n	800c05e <_vfprintf_r+0xe2>
 800c460:	9308      	str	r3, [sp, #32]
 800c462:	9b06      	ldr	r3, [sp, #24]
 800c464:	f013 0320 	ands.w	r3, r3, #32
 800c468:	46b2      	mov	sl, r6
 800c46a:	f000 816d 	beq.w	800c748 <_vfprintf_r+0x7cc>
 800c46e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800c470:	3707      	adds	r7, #7
 800c472:	f027 0307 	bic.w	r3, r7, #7
 800c476:	f103 0208 	add.w	r2, r3, #8
 800c47a:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c47e:	920c      	str	r2, [sp, #48]	; 0x30
 800c480:	2300      	movs	r3, #0
 800c482:	e699      	b.n	800c1b8 <_vfprintf_r+0x23c>
 800c484:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c486:	9308      	str	r3, [sp, #32]
 800c488:	6813      	ldr	r3, [r2, #0]
 800c48a:	930e      	str	r3, [sp, #56]	; 0x38
 800c48c:	f04f 0b00 	mov.w	fp, #0
 800c490:	f88d b067 	strb.w	fp, [sp, #103]	; 0x67
 800c494:	1d17      	adds	r7, r2, #4
 800c496:	2b00      	cmp	r3, #0
 800c498:	f000 864f 	beq.w	800d13a <_vfprintf_r+0x11be>
 800c49c:	2e00      	cmp	r6, #0
 800c49e:	980e      	ldr	r0, [sp, #56]	; 0x38
 800c4a0:	f2c0 8601 	blt.w	800d0a6 <_vfprintf_r+0x112a>
 800c4a4:	4659      	mov	r1, fp
 800c4a6:	4632      	mov	r2, r6
 800c4a8:	f002 ff12 	bl	800f2d0 <memchr>
 800c4ac:	2800      	cmp	r0, #0
 800c4ae:	f000 8680 	beq.w	800d1b2 <_vfprintf_r+0x1236>
 800c4b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4b4:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800c4b8:	1ac3      	subs	r3, r0, r3
 800c4ba:	930b      	str	r3, [sp, #44]	; 0x2c
 800c4bc:	970c      	str	r7, [sp, #48]	; 0x30
 800c4be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c4c2:	9307      	str	r3, [sp, #28]
 800c4c4:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
 800c4c8:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800c4cc:	e6ae      	b.n	800c22c <_vfprintf_r+0x2b0>
 800c4ce:	9308      	str	r3, [sp, #32]
 800c4d0:	4b1b      	ldr	r3, [pc, #108]	; (800c540 <_vfprintf_r+0x5c4>)
 800c4d2:	9314      	str	r3, [sp, #80]	; 0x50
 800c4d4:	9b06      	ldr	r3, [sp, #24]
 800c4d6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800c4da:	0699      	lsls	r1, r3, #26
 800c4dc:	46b2      	mov	sl, r6
 800c4de:	f140 814f 	bpl.w	800c780 <_vfprintf_r+0x804>
 800c4e2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800c4e4:	3707      	adds	r7, #7
 800c4e6:	f027 0307 	bic.w	r3, r7, #7
 800c4ea:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c4ee:	f103 0208 	add.w	r2, r3, #8
 800c4f2:	920c      	str	r2, [sp, #48]	; 0x30
 800c4f4:	9b06      	ldr	r3, [sp, #24]
 800c4f6:	07db      	lsls	r3, r3, #31
 800c4f8:	f140 82de 	bpl.w	800cab8 <_vfprintf_r+0xb3c>
 800c4fc:	ea56 0307 	orrs.w	r3, r6, r7
 800c500:	f000 82da 	beq.w	800cab8 <_vfprintf_r+0xb3c>
 800c504:	9a06      	ldr	r2, [sp, #24]
 800c506:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
 800c50a:	2330      	movs	r3, #48	; 0x30
 800c50c:	f042 0202 	orr.w	r2, r2, #2
 800c510:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800c514:	9206      	str	r2, [sp, #24]
 800c516:	2302      	movs	r3, #2
 800c518:	e64e      	b.n	800c1b8 <_vfprintf_r+0x23c>
 800c51a:	781d      	ldrb	r5, [r3, #0]
 800c51c:	4619      	mov	r1, r3
 800c51e:	2a00      	cmp	r2, #0
 800c520:	f47f ad9d 	bne.w	800c05e <_vfprintf_r+0xe2>
 800c524:	2220      	movs	r2, #32
 800c526:	e59a      	b.n	800c05e <_vfprintf_r+0xe2>
 800c528:	9906      	ldr	r1, [sp, #24]
 800c52a:	f041 0120 	orr.w	r1, r1, #32
 800c52e:	9106      	str	r1, [sp, #24]
 800c530:	781d      	ldrb	r5, [r3, #0]
 800c532:	4619      	mov	r1, r3
 800c534:	e593      	b.n	800c05e <_vfprintf_r+0xe2>
 800c536:	bf00      	nop
 800c538:	08011e60 	.word	0x08011e60
 800c53c:	08011e50 	.word	0x08011e50
 800c540:	08011e30 	.word	0x08011e30
 800c544:	9308      	str	r3, [sp, #32]
 800c546:	9b06      	ldr	r3, [sp, #24]
 800c548:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800c54c:	f043 0310 	orr.w	r3, r3, #16
 800c550:	9306      	str	r3, [sp, #24]
 800c552:	9b06      	ldr	r3, [sp, #24]
 800c554:	0699      	lsls	r1, r3, #26
 800c556:	46b2      	mov	sl, r6
 800c558:	f140 809c 	bpl.w	800c694 <_vfprintf_r+0x718>
 800c55c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800c55e:	3707      	adds	r7, #7
 800c560:	f027 0707 	bic.w	r7, r7, #7
 800c564:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c568:	f107 0108 	add.w	r1, r7, #8
 800c56c:	910c      	str	r1, [sp, #48]	; 0x30
 800c56e:	4616      	mov	r6, r2
 800c570:	461f      	mov	r7, r3
 800c572:	2a00      	cmp	r2, #0
 800c574:	f173 0300 	sbcs.w	r3, r3, #0
 800c578:	f2c0 8415 	blt.w	800cda6 <_vfprintf_r+0xe2a>
 800c57c:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800c580:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
 800c584:	2301      	movs	r3, #1
 800c586:	e61d      	b.n	800c1c4 <_vfprintf_r+0x248>
 800c588:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800c58a:	9308      	str	r3, [sp, #32]
 800c58c:	3707      	adds	r7, #7
 800c58e:	f027 0307 	bic.w	r3, r7, #7
 800c592:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800c596:	f103 0208 	add.w	r2, r3, #8
 800c59a:	920c      	str	r2, [sp, #48]	; 0x30
 800c59c:	681a      	ldr	r2, [r3, #0]
 800c59e:	9212      	str	r2, [sp, #72]	; 0x48
 800c5a0:	685b      	ldr	r3, [r3, #4]
 800c5a2:	9313      	str	r3, [sp, #76]	; 0x4c
 800c5a4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c5a6:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c5a8:	f003 fc7c 	bl	800fea4 <__fpclassifyd>
 800c5ac:	2801      	cmp	r0, #1
 800c5ae:	46b3      	mov	fp, r6
 800c5b0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c5b2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c5b4:	f040 8406 	bne.w	800cdc4 <_vfprintf_r+0xe48>
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	f7fd fed4 	bl	800a368 <__aeabi_dcmplt>
 800c5c0:	2800      	cmp	r0, #0
 800c5c2:	f040 85ee 	bne.w	800d1a2 <_vfprintf_r+0x1226>
 800c5c6:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800c5ca:	9e06      	ldr	r6, [sp, #24]
 800c5cc:	4a99      	ldr	r2, [pc, #612]	; (800c834 <_vfprintf_r+0x8b8>)
 800c5ce:	4b9a      	ldr	r3, [pc, #616]	; (800c838 <_vfprintf_r+0x8bc>)
 800c5d0:	2103      	movs	r1, #3
 800c5d2:	2000      	movs	r0, #0
 800c5d4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 800c5d8:	2d47      	cmp	r5, #71	; 0x47
 800c5da:	bfd8      	it	le
 800c5dc:	461a      	movle	r2, r3
 800c5de:	9107      	str	r1, [sp, #28]
 800c5e0:	900f      	str	r0, [sp, #60]	; 0x3c
 800c5e2:	9606      	str	r6, [sp, #24]
 800c5e4:	920e      	str	r2, [sp, #56]	; 0x38
 800c5e6:	910b      	str	r1, [sp, #44]	; 0x2c
 800c5e8:	9010      	str	r0, [sp, #64]	; 0x40
 800c5ea:	e61f      	b.n	800c22c <_vfprintf_r+0x2b0>
 800c5ec:	9906      	ldr	r1, [sp, #24]
 800c5ee:	f041 0108 	orr.w	r1, r1, #8
 800c5f2:	9106      	str	r1, [sp, #24]
 800c5f4:	781d      	ldrb	r5, [r3, #0]
 800c5f6:	4619      	mov	r1, r3
 800c5f8:	e531      	b.n	800c05e <_vfprintf_r+0xe2>
 800c5fa:	781d      	ldrb	r5, [r3, #0]
 800c5fc:	4619      	mov	r1, r3
 800c5fe:	222b      	movs	r2, #43	; 0x2b
 800c600:	e52d      	b.n	800c05e <_vfprintf_r+0xe2>
 800c602:	9906      	ldr	r1, [sp, #24]
 800c604:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800c608:	9106      	str	r1, [sp, #24]
 800c60a:	781d      	ldrb	r5, [r3, #0]
 800c60c:	4619      	mov	r1, r3
 800c60e:	e526      	b.n	800c05e <_vfprintf_r+0xe2>
 800c610:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 800c614:	2100      	movs	r1, #0
 800c616:	f813 5b01 	ldrb.w	r5, [r3], #1
 800c61a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c61e:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 800c622:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 800c626:	2809      	cmp	r0, #9
 800c628:	d9f5      	bls.n	800c616 <_vfprintf_r+0x69a>
 800c62a:	910a      	str	r1, [sp, #40]	; 0x28
 800c62c:	e518      	b.n	800c060 <_vfprintf_r+0xe4>
 800c62e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c630:	9308      	str	r3, [sp, #32]
 800c632:	2330      	movs	r3, #48	; 0x30
 800c634:	9a06      	ldr	r2, [sp, #24]
 800c636:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800c63a:	460b      	mov	r3, r1
 800c63c:	3304      	adds	r3, #4
 800c63e:	2578      	movs	r5, #120	; 0x78
 800c640:	f042 0202 	orr.w	r2, r2, #2
 800c644:	930c      	str	r3, [sp, #48]	; 0x30
 800c646:	4b7d      	ldr	r3, [pc, #500]	; (800c83c <_vfprintf_r+0x8c0>)
 800c648:	9314      	str	r3, [sp, #80]	; 0x50
 800c64a:	46b2      	mov	sl, r6
 800c64c:	9206      	str	r2, [sp, #24]
 800c64e:	680e      	ldr	r6, [r1, #0]
 800c650:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
 800c654:	2700      	movs	r7, #0
 800c656:	2302      	movs	r3, #2
 800c658:	e5ae      	b.n	800c1b8 <_vfprintf_r+0x23c>
 800c65a:	9906      	ldr	r1, [sp, #24]
 800c65c:	f041 0101 	orr.w	r1, r1, #1
 800c660:	9106      	str	r1, [sp, #24]
 800c662:	781d      	ldrb	r5, [r3, #0]
 800c664:	4619      	mov	r1, r3
 800c666:	e4fa      	b.n	800c05e <_vfprintf_r+0xe2>
 800c668:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c66a:	6829      	ldr	r1, [r5, #0]
 800c66c:	910a      	str	r1, [sp, #40]	; 0x28
 800c66e:	4608      	mov	r0, r1
 800c670:	2800      	cmp	r0, #0
 800c672:	4629      	mov	r1, r5
 800c674:	f101 0104 	add.w	r1, r1, #4
 800c678:	f2c0 84e3 	blt.w	800d042 <_vfprintf_r+0x10c6>
 800c67c:	910c      	str	r1, [sp, #48]	; 0x30
 800c67e:	781d      	ldrb	r5, [r3, #0]
 800c680:	4619      	mov	r1, r3
 800c682:	e4ec      	b.n	800c05e <_vfprintf_r+0xe2>
 800c684:	9308      	str	r3, [sp, #32]
 800c686:	9b06      	ldr	r3, [sp, #24]
 800c688:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800c68c:	0699      	lsls	r1, r3, #26
 800c68e:	46b2      	mov	sl, r6
 800c690:	f53f af64 	bmi.w	800c55c <_vfprintf_r+0x5e0>
 800c694:	9b06      	ldr	r3, [sp, #24]
 800c696:	06da      	lsls	r2, r3, #27
 800c698:	f100 8292 	bmi.w	800cbc0 <_vfprintf_r+0xc44>
 800c69c:	9b06      	ldr	r3, [sp, #24]
 800c69e:	065b      	lsls	r3, r3, #25
 800c6a0:	f140 828e 	bpl.w	800cbc0 <_vfprintf_r+0xc44>
 800c6a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c6a6:	f9b1 6000 	ldrsh.w	r6, [r1]
 800c6aa:	3104      	adds	r1, #4
 800c6ac:	17f7      	asrs	r7, r6, #31
 800c6ae:	4632      	mov	r2, r6
 800c6b0:	463b      	mov	r3, r7
 800c6b2:	910c      	str	r1, [sp, #48]	; 0x30
 800c6b4:	e75d      	b.n	800c572 <_vfprintf_r+0x5f6>
 800c6b6:	9906      	ldr	r1, [sp, #24]
 800c6b8:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800c6bc:	9106      	str	r1, [sp, #24]
 800c6be:	781d      	ldrb	r5, [r3, #0]
 800c6c0:	4619      	mov	r1, r3
 800c6c2:	e4cc      	b.n	800c05e <_vfprintf_r+0xe2>
 800c6c4:	781d      	ldrb	r5, [r3, #0]
 800c6c6:	9906      	ldr	r1, [sp, #24]
 800c6c8:	2d6c      	cmp	r5, #108	; 0x6c
 800c6ca:	f000 84b3 	beq.w	800d034 <_vfprintf_r+0x10b8>
 800c6ce:	f041 0110 	orr.w	r1, r1, #16
 800c6d2:	9106      	str	r1, [sp, #24]
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	e4c2      	b.n	800c05e <_vfprintf_r+0xe2>
 800c6d8:	9308      	str	r3, [sp, #32]
 800c6da:	9b06      	ldr	r3, [sp, #24]
 800c6dc:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800c6e0:	069a      	lsls	r2, r3, #26
 800c6e2:	f140 8400 	bpl.w	800cee6 <_vfprintf_r+0xf6a>
 800c6e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c6e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c6ea:	6813      	ldr	r3, [r2, #0]
 800c6ec:	17cf      	asrs	r7, r1, #31
 800c6ee:	4608      	mov	r0, r1
 800c6f0:	3204      	adds	r2, #4
 800c6f2:	4639      	mov	r1, r7
 800c6f4:	920c      	str	r2, [sp, #48]	; 0x30
 800c6f6:	e9c3 0100 	strd	r0, r1, [r3]
 800c6fa:	e480      	b.n	800bffe <_vfprintf_r+0x82>
 800c6fc:	781d      	ldrb	r5, [r3, #0]
 800c6fe:	2d2a      	cmp	r5, #42	; 0x2a
 800c700:	f103 0101 	add.w	r1, r3, #1
 800c704:	f000 860e 	beq.w	800d324 <_vfprintf_r+0x13a8>
 800c708:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 800c70c:	2809      	cmp	r0, #9
 800c70e:	460b      	mov	r3, r1
 800c710:	f04f 0600 	mov.w	r6, #0
 800c714:	f63f aca4 	bhi.w	800c060 <_vfprintf_r+0xe4>
 800c718:	f813 5b01 	ldrb.w	r5, [r3], #1
 800c71c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800c720:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 800c724:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 800c728:	2809      	cmp	r0, #9
 800c72a:	d9f5      	bls.n	800c718 <_vfprintf_r+0x79c>
 800c72c:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800c730:	e496      	b.n	800c060 <_vfprintf_r+0xe4>
 800c732:	9308      	str	r3, [sp, #32]
 800c734:	9b06      	ldr	r3, [sp, #24]
 800c736:	f043 0310 	orr.w	r3, r3, #16
 800c73a:	9306      	str	r3, [sp, #24]
 800c73c:	9b06      	ldr	r3, [sp, #24]
 800c73e:	f013 0320 	ands.w	r3, r3, #32
 800c742:	46b2      	mov	sl, r6
 800c744:	f47f ae93 	bne.w	800c46e <_vfprintf_r+0x4f2>
 800c748:	9a06      	ldr	r2, [sp, #24]
 800c74a:	f012 0210 	ands.w	r2, r2, #16
 800c74e:	f040 8240 	bne.w	800cbd2 <_vfprintf_r+0xc56>
 800c752:	9b06      	ldr	r3, [sp, #24]
 800c754:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800c758:	f000 823b 	beq.w	800cbd2 <_vfprintf_r+0xc56>
 800c75c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c75e:	4613      	mov	r3, r2
 800c760:	460a      	mov	r2, r1
 800c762:	3204      	adds	r2, #4
 800c764:	880e      	ldrh	r6, [r1, #0]
 800c766:	920c      	str	r2, [sp, #48]	; 0x30
 800c768:	2700      	movs	r7, #0
 800c76a:	e525      	b.n	800c1b8 <_vfprintf_r+0x23c>
 800c76c:	9308      	str	r3, [sp, #32]
 800c76e:	4b34      	ldr	r3, [pc, #208]	; (800c840 <_vfprintf_r+0x8c4>)
 800c770:	9314      	str	r3, [sp, #80]	; 0x50
 800c772:	9b06      	ldr	r3, [sp, #24]
 800c774:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800c778:	0699      	lsls	r1, r3, #26
 800c77a:	46b2      	mov	sl, r6
 800c77c:	f53f aeb1 	bmi.w	800c4e2 <_vfprintf_r+0x566>
 800c780:	9b06      	ldr	r3, [sp, #24]
 800c782:	06da      	lsls	r2, r3, #27
 800c784:	f140 83c6 	bpl.w	800cf14 <_vfprintf_r+0xf98>
 800c788:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c78a:	4613      	mov	r3, r2
 800c78c:	3304      	adds	r3, #4
 800c78e:	6816      	ldr	r6, [r2, #0]
 800c790:	930c      	str	r3, [sp, #48]	; 0x30
 800c792:	2700      	movs	r7, #0
 800c794:	e6ae      	b.n	800c4f4 <_vfprintf_r+0x578>
 800c796:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c798:	9308      	str	r3, [sp, #32]
 800c79a:	680a      	ldr	r2, [r1, #0]
 800c79c:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	2201      	movs	r2, #1
 800c7a4:	3104      	adds	r1, #4
 800c7a6:	469c      	mov	ip, r3
 800c7a8:	9207      	str	r2, [sp, #28]
 800c7aa:	910c      	str	r1, [sp, #48]	; 0x30
 800c7ac:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800c7b0:	ab24      	add	r3, sp, #144	; 0x90
 800c7b2:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800c7b6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
 800c7ba:	920b      	str	r2, [sp, #44]	; 0x2c
 800c7bc:	930e      	str	r3, [sp, #56]	; 0x38
 800c7be:	e53b      	b.n	800c238 <_vfprintf_r+0x2bc>
 800c7c0:	9308      	str	r3, [sp, #32]
 800c7c2:	9b06      	ldr	r3, [sp, #24]
 800c7c4:	f043 0310 	orr.w	r3, r3, #16
 800c7c8:	9306      	str	r3, [sp, #24]
 800c7ca:	9b06      	ldr	r3, [sp, #24]
 800c7cc:	46b2      	mov	sl, r6
 800c7ce:	069e      	lsls	r6, r3, #26
 800c7d0:	f53f ace8 	bmi.w	800c1a4 <_vfprintf_r+0x228>
 800c7d4:	9b06      	ldr	r3, [sp, #24]
 800c7d6:	06d8      	lsls	r0, r3, #27
 800c7d8:	f140 8377 	bpl.w	800ceca <_vfprintf_r+0xf4e>
 800c7dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c7de:	4613      	mov	r3, r2
 800c7e0:	3204      	adds	r2, #4
 800c7e2:	681e      	ldr	r6, [r3, #0]
 800c7e4:	920c      	str	r2, [sp, #48]	; 0x30
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	2700      	movs	r7, #0
 800c7ea:	e4e5      	b.n	800c1b8 <_vfprintf_r+0x23c>
 800c7ec:	9308      	str	r3, [sp, #32]
 800c7ee:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800c7f2:	2d00      	cmp	r5, #0
 800c7f4:	f43f acbb 	beq.w	800c16e <_vfprintf_r+0x1f2>
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	2201      	movs	r2, #1
 800c7fc:	469c      	mov	ip, r3
 800c7fe:	9207      	str	r2, [sp, #28]
 800c800:	f88d 5090 	strb.w	r5, [sp, #144]	; 0x90
 800c804:	e7d2      	b.n	800c7ac <_vfprintf_r+0x830>
 800c806:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800c80a:	e561      	b.n	800c2d0 <_vfprintf_r+0x354>
 800c80c:	2b01      	cmp	r3, #1
 800c80e:	f47f aceb 	bne.w	800c1e8 <_vfprintf_r+0x26c>
 800c812:	2f00      	cmp	r7, #0
 800c814:	bf08      	it	eq
 800c816:	2e0a      	cmpeq	r6, #10
 800c818:	f080 81ef 	bcs.w	800cbfa <_vfprintf_r+0xc7e>
 800c81c:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
 800c820:	3630      	adds	r6, #48	; 0x30
 800c822:	f80b 6d41 	strb.w	r6, [fp, #-65]!
 800c826:	ab2e      	add	r3, sp, #184	; 0xb8
 800c828:	ebcb 0303 	rsb	r3, fp, r3
 800c82c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c82e:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800c832:	e4f3      	b.n	800c21c <_vfprintf_r+0x2a0>
 800c834:	08011e10 	.word	0x08011e10
 800c838:	08011e0c 	.word	0x08011e0c
 800c83c:	08011e30 	.word	0x08011e30
 800c840:	08011e1c 	.word	0x08011e1c
 800c844:	2d65      	cmp	r5, #101	; 0x65
 800c846:	f340 808a 	ble.w	800c95e <_vfprintf_r+0x9e2>
 800c84a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c84c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c84e:	2200      	movs	r2, #0
 800c850:	2300      	movs	r3, #0
 800c852:	f7fd fd7f 	bl	800a354 <__aeabi_dcmpeq>
 800c856:	2800      	cmp	r0, #0
 800c858:	f000 8131 	beq.w	800cabe <_vfprintf_r+0xb42>
 800c85c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c85e:	4aba      	ldr	r2, [pc, #744]	; (800cb48 <_vfprintf_r+0xbcc>)
 800c860:	6022      	str	r2, [r4, #0]
 800c862:	3301      	adds	r3, #1
 800c864:	f10b 0b01 	add.w	fp, fp, #1
 800c868:	2201      	movs	r2, #1
 800c86a:	2b07      	cmp	r3, #7
 800c86c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c870:	9322      	str	r3, [sp, #136]	; 0x88
 800c872:	6062      	str	r2, [r4, #4]
 800c874:	f300 8367 	bgt.w	800cf46 <_vfprintf_r+0xfca>
 800c878:	3408      	adds	r4, #8
 800c87a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c87c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c87e:	4293      	cmp	r3, r2
 800c880:	db03      	blt.n	800c88a <_vfprintf_r+0x90e>
 800c882:	9b06      	ldr	r3, [sp, #24]
 800c884:	07df      	lsls	r7, r3, #31
 800c886:	f57f ad96 	bpl.w	800c3b6 <_vfprintf_r+0x43a>
 800c88a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c88c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c88e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c890:	6022      	str	r2, [r4, #0]
 800c892:	3301      	adds	r3, #1
 800c894:	448b      	add	fp, r1
 800c896:	2b07      	cmp	r3, #7
 800c898:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c89c:	6061      	str	r1, [r4, #4]
 800c89e:	9322      	str	r3, [sp, #136]	; 0x88
 800c8a0:	f300 83d6 	bgt.w	800d050 <_vfprintf_r+0x10d4>
 800c8a4:	3408      	adds	r4, #8
 800c8a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c8a8:	1e5d      	subs	r5, r3, #1
 800c8aa:	2d00      	cmp	r5, #0
 800c8ac:	f77f ad83 	ble.w	800c3b6 <_vfprintf_r+0x43a>
 800c8b0:	2d10      	cmp	r5, #16
 800c8b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c8b4:	4fa5      	ldr	r7, [pc, #660]	; (800cb4c <_vfprintf_r+0xbd0>)
 800c8b6:	f340 8195 	ble.w	800cbe4 <_vfprintf_r+0xc68>
 800c8ba:	2610      	movs	r6, #16
 800c8bc:	465a      	mov	r2, fp
 800c8be:	e004      	b.n	800c8ca <_vfprintf_r+0x94e>
 800c8c0:	3408      	adds	r4, #8
 800c8c2:	3d10      	subs	r5, #16
 800c8c4:	2d10      	cmp	r5, #16
 800c8c6:	f340 818c 	ble.w	800cbe2 <_vfprintf_r+0xc66>
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	3210      	adds	r2, #16
 800c8ce:	2b07      	cmp	r3, #7
 800c8d0:	9223      	str	r2, [sp, #140]	; 0x8c
 800c8d2:	9322      	str	r3, [sp, #136]	; 0x88
 800c8d4:	6027      	str	r7, [r4, #0]
 800c8d6:	6066      	str	r6, [r4, #4]
 800c8d8:	ddf2      	ble.n	800c8c0 <_vfprintf_r+0x944>
 800c8da:	4640      	mov	r0, r8
 800c8dc:	4649      	mov	r1, r9
 800c8de:	aa21      	add	r2, sp, #132	; 0x84
 800c8e0:	f003 fc1e 	bl	8010120 <__sprint_r>
 800c8e4:	2800      	cmp	r0, #0
 800c8e6:	f47f ac49 	bne.w	800c17c <_vfprintf_r+0x200>
 800c8ea:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800c8ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c8ee:	ac2e      	add	r4, sp, #184	; 0xb8
 800c8f0:	e7e7      	b.n	800c8c2 <_vfprintf_r+0x946>
 800c8f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8f4:	9a07      	ldr	r2, [sp, #28]
 800c8f6:	1a9e      	subs	r6, r3, r2
 800c8f8:	2e00      	cmp	r6, #0
 800c8fa:	f77f ad10 	ble.w	800c31e <_vfprintf_r+0x3a2>
 800c8fe:	2e10      	cmp	r6, #16
 800c900:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c902:	4f92      	ldr	r7, [pc, #584]	; (800cb4c <_vfprintf_r+0xbd0>)
 800c904:	dd1f      	ble.n	800c946 <_vfprintf_r+0x9ca>
 800c906:	f04f 0a10 	mov.w	sl, #16
 800c90a:	465b      	mov	r3, fp
 800c90c:	e004      	b.n	800c918 <_vfprintf_r+0x99c>
 800c90e:	3e10      	subs	r6, #16
 800c910:	2e10      	cmp	r6, #16
 800c912:	f104 0408 	add.w	r4, r4, #8
 800c916:	dd15      	ble.n	800c944 <_vfprintf_r+0x9c8>
 800c918:	3201      	adds	r2, #1
 800c91a:	3310      	adds	r3, #16
 800c91c:	2a07      	cmp	r2, #7
 800c91e:	9323      	str	r3, [sp, #140]	; 0x8c
 800c920:	9222      	str	r2, [sp, #136]	; 0x88
 800c922:	e884 0480 	stmia.w	r4, {r7, sl}
 800c926:	ddf2      	ble.n	800c90e <_vfprintf_r+0x992>
 800c928:	4640      	mov	r0, r8
 800c92a:	4649      	mov	r1, r9
 800c92c:	aa21      	add	r2, sp, #132	; 0x84
 800c92e:	f003 fbf7 	bl	8010120 <__sprint_r>
 800c932:	2800      	cmp	r0, #0
 800c934:	f47f ac22 	bne.w	800c17c <_vfprintf_r+0x200>
 800c938:	3e10      	subs	r6, #16
 800c93a:	2e10      	cmp	r6, #16
 800c93c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c93e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c940:	ac2e      	add	r4, sp, #184	; 0xb8
 800c942:	dce9      	bgt.n	800c918 <_vfprintf_r+0x99c>
 800c944:	469b      	mov	fp, r3
 800c946:	3201      	adds	r2, #1
 800c948:	44b3      	add	fp, r6
 800c94a:	2a07      	cmp	r2, #7
 800c94c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c950:	9222      	str	r2, [sp, #136]	; 0x88
 800c952:	6027      	str	r7, [r4, #0]
 800c954:	6066      	str	r6, [r4, #4]
 800c956:	f300 8219 	bgt.w	800cd8c <_vfprintf_r+0xe10>
 800c95a:	3408      	adds	r4, #8
 800c95c:	e4df      	b.n	800c31e <_vfprintf_r+0x3a2>
 800c95e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c960:	9d22      	ldr	r5, [sp, #136]	; 0x88
 800c962:	2b01      	cmp	r3, #1
 800c964:	f340 81d4 	ble.w	800cd10 <_vfprintf_r+0xd94>
 800c968:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c96a:	6023      	str	r3, [r4, #0]
 800c96c:	3501      	adds	r5, #1
 800c96e:	f10b 0601 	add.w	r6, fp, #1
 800c972:	2301      	movs	r3, #1
 800c974:	2d07      	cmp	r5, #7
 800c976:	9623      	str	r6, [sp, #140]	; 0x8c
 800c978:	9522      	str	r5, [sp, #136]	; 0x88
 800c97a:	6063      	str	r3, [r4, #4]
 800c97c:	f300 81e4 	bgt.w	800cd48 <_vfprintf_r+0xdcc>
 800c980:	3408      	adds	r4, #8
 800c982:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c984:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c986:	6023      	str	r3, [r4, #0]
 800c988:	3501      	adds	r5, #1
 800c98a:	4416      	add	r6, r2
 800c98c:	2d07      	cmp	r5, #7
 800c98e:	9623      	str	r6, [sp, #140]	; 0x8c
 800c990:	9522      	str	r5, [sp, #136]	; 0x88
 800c992:	6062      	str	r2, [r4, #4]
 800c994:	f300 81e4 	bgt.w	800cd60 <_vfprintf_r+0xde4>
 800c998:	3408      	adds	r4, #8
 800c99a:	2300      	movs	r3, #0
 800c99c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c99e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	f7fd fcd7 	bl	800a354 <__aeabi_dcmpeq>
 800c9a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c9a8:	2800      	cmp	r0, #0
 800c9aa:	f040 80e0 	bne.w	800cb6e <_vfprintf_r+0xbf2>
 800c9ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c9b0:	3b01      	subs	r3, #1
 800c9b2:	3501      	adds	r5, #1
 800c9b4:	3201      	adds	r2, #1
 800c9b6:	441e      	add	r6, r3
 800c9b8:	2d07      	cmp	r5, #7
 800c9ba:	9522      	str	r5, [sp, #136]	; 0x88
 800c9bc:	9623      	str	r6, [sp, #140]	; 0x8c
 800c9be:	6022      	str	r2, [r4, #0]
 800c9c0:	6063      	str	r3, [r4, #4]
 800c9c2:	f300 81b5 	bgt.w	800cd30 <_vfprintf_r+0xdb4>
 800c9c6:	3408      	adds	r4, #8
 800c9c8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c9ca:	6062      	str	r2, [r4, #4]
 800c9cc:	3501      	adds	r5, #1
 800c9ce:	eb06 0b02 	add.w	fp, r6, r2
 800c9d2:	ab1d      	add	r3, sp, #116	; 0x74
 800c9d4:	2d07      	cmp	r5, #7
 800c9d6:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c9da:	9522      	str	r5, [sp, #136]	; 0x88
 800c9dc:	6023      	str	r3, [r4, #0]
 800c9de:	f77f ace9 	ble.w	800c3b4 <_vfprintf_r+0x438>
 800c9e2:	4640      	mov	r0, r8
 800c9e4:	4649      	mov	r1, r9
 800c9e6:	aa21      	add	r2, sp, #132	; 0x84
 800c9e8:	f003 fb9a 	bl	8010120 <__sprint_r>
 800c9ec:	2800      	cmp	r0, #0
 800c9ee:	f47f abc5 	bne.w	800c17c <_vfprintf_r+0x200>
 800c9f2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800c9f6:	ac2e      	add	r4, sp, #184	; 0xb8
 800c9f8:	e4dd      	b.n	800c3b6 <_vfprintf_r+0x43a>
 800c9fa:	4640      	mov	r0, r8
 800c9fc:	4649      	mov	r1, r9
 800c9fe:	aa21      	add	r2, sp, #132	; 0x84
 800ca00:	f003 fb8e 	bl	8010120 <__sprint_r>
 800ca04:	2800      	cmp	r0, #0
 800ca06:	f43f ad20 	beq.w	800c44a <_vfprintf_r+0x4ce>
 800ca0a:	f7ff bbb7 	b.w	800c17c <_vfprintf_r+0x200>
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d133      	bne.n	800ca7a <_vfprintf_r+0xafe>
 800ca12:	9b06      	ldr	r3, [sp, #24]
 800ca14:	07da      	lsls	r2, r3, #31
 800ca16:	d530      	bpl.n	800ca7a <_vfprintf_r+0xafe>
 800ca18:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
 800ca1c:	2330      	movs	r3, #48	; 0x30
 800ca1e:	f80b 3d41 	strb.w	r3, [fp, #-65]!
 800ca22:	ab2e      	add	r3, sp, #184	; 0xb8
 800ca24:	ebcb 0303 	rsb	r3, fp, r3
 800ca28:	930b      	str	r3, [sp, #44]	; 0x2c
 800ca2a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800ca2e:	f7ff bbf5 	b.w	800c21c <_vfprintf_r+0x2a0>
 800ca32:	4640      	mov	r0, r8
 800ca34:	4649      	mov	r1, r9
 800ca36:	aa21      	add	r2, sp, #132	; 0x84
 800ca38:	f003 fb72 	bl	8010120 <__sprint_r>
 800ca3c:	2800      	cmp	r0, #0
 800ca3e:	f47f ab9d 	bne.w	800c17c <_vfprintf_r+0x200>
 800ca42:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800ca46:	ac2e      	add	r4, sp, #184	; 0xb8
 800ca48:	e4a3      	b.n	800c392 <_vfprintf_r+0x416>
 800ca4a:	4640      	mov	r0, r8
 800ca4c:	4649      	mov	r1, r9
 800ca4e:	aa21      	add	r2, sp, #132	; 0x84
 800ca50:	f003 fb66 	bl	8010120 <__sprint_r>
 800ca54:	2800      	cmp	r0, #0
 800ca56:	f47f ab91 	bne.w	800c17c <_vfprintf_r+0x200>
 800ca5a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800ca5e:	ac2e      	add	r4, sp, #184	; 0xb8
 800ca60:	e45a      	b.n	800c318 <_vfprintf_r+0x39c>
 800ca62:	4640      	mov	r0, r8
 800ca64:	4649      	mov	r1, r9
 800ca66:	aa21      	add	r2, sp, #132	; 0x84
 800ca68:	f003 fb5a 	bl	8010120 <__sprint_r>
 800ca6c:	2800      	cmp	r0, #0
 800ca6e:	f47f ab85 	bne.w	800c17c <_vfprintf_r+0x200>
 800ca72:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800ca76:	ac2e      	add	r4, sp, #184	; 0xb8
 800ca78:	e43d      	b.n	800c2f6 <_vfprintf_r+0x37a>
 800ca7a:	ab2e      	add	r3, sp, #184	; 0xb8
 800ca7c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 800ca80:	930e      	str	r3, [sp, #56]	; 0x38
 800ca82:	f7ff bbcb 	b.w	800c21c <_vfprintf_r+0x2a0>
 800ca86:	9814      	ldr	r0, [sp, #80]	; 0x50
 800ca88:	f10d 0bb8 	add.w	fp, sp, #184	; 0xb8
 800ca8c:	0933      	lsrs	r3, r6, #4
 800ca8e:	f006 010f 	and.w	r1, r6, #15
 800ca92:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800ca96:	093a      	lsrs	r2, r7, #4
 800ca98:	461e      	mov	r6, r3
 800ca9a:	4617      	mov	r7, r2
 800ca9c:	5c43      	ldrb	r3, [r0, r1]
 800ca9e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 800caa2:	ea56 0307 	orrs.w	r3, r6, r7
 800caa6:	d1f1      	bne.n	800ca8c <_vfprintf_r+0xb10>
 800caa8:	465a      	mov	r2, fp
 800caaa:	ab2e      	add	r3, sp, #184	; 0xb8
 800caac:	1a9b      	subs	r3, r3, r2
 800caae:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800cab2:	930b      	str	r3, [sp, #44]	; 0x2c
 800cab4:	f7ff bbb2 	b.w	800c21c <_vfprintf_r+0x2a0>
 800cab8:	2302      	movs	r3, #2
 800caba:	f7ff bb7d 	b.w	800c1b8 <_vfprintf_r+0x23c>
 800cabe:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800cac0:	2d00      	cmp	r5, #0
 800cac2:	f340 824c 	ble.w	800cf5e <_vfprintf_r+0xfe2>
 800cac6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cac8:	9910      	ldr	r1, [sp, #64]	; 0x40
 800caca:	428a      	cmp	r2, r1
 800cacc:	4613      	mov	r3, r2
 800cace:	bfa8      	it	ge
 800cad0:	460b      	movge	r3, r1
 800cad2:	461d      	mov	r5, r3
 800cad4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800cad6:	2d00      	cmp	r5, #0
 800cad8:	eb01 0a02 	add.w	sl, r1, r2
 800cadc:	dd0b      	ble.n	800caf6 <_vfprintf_r+0xb7a>
 800cade:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cae0:	6021      	str	r1, [r4, #0]
 800cae2:	3301      	adds	r3, #1
 800cae4:	44ab      	add	fp, r5
 800cae6:	2b07      	cmp	r3, #7
 800cae8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800caec:	6065      	str	r5, [r4, #4]
 800caee:	9322      	str	r3, [sp, #136]	; 0x88
 800caf0:	f300 8300 	bgt.w	800d0f4 <_vfprintf_r+0x1178>
 800caf4:	3408      	adds	r4, #8
 800caf6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800caf8:	2d00      	cmp	r5, #0
 800cafa:	bfa8      	it	ge
 800cafc:	1b5b      	subge	r3, r3, r5
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	461d      	mov	r5, r3
 800cb02:	f340 80af 	ble.w	800cc64 <_vfprintf_r+0xce8>
 800cb06:	2d10      	cmp	r5, #16
 800cb08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cb0a:	4f10      	ldr	r7, [pc, #64]	; (800cb4c <_vfprintf_r+0xbd0>)
 800cb0c:	f340 820f 	ble.w	800cf2e <_vfprintf_r+0xfb2>
 800cb10:	2610      	movs	r6, #16
 800cb12:	465a      	mov	r2, fp
 800cb14:	e004      	b.n	800cb20 <_vfprintf_r+0xba4>
 800cb16:	3408      	adds	r4, #8
 800cb18:	3d10      	subs	r5, #16
 800cb1a:	2d10      	cmp	r5, #16
 800cb1c:	f340 8206 	ble.w	800cf2c <_vfprintf_r+0xfb0>
 800cb20:	3301      	adds	r3, #1
 800cb22:	3210      	adds	r2, #16
 800cb24:	2b07      	cmp	r3, #7
 800cb26:	9223      	str	r2, [sp, #140]	; 0x8c
 800cb28:	9322      	str	r3, [sp, #136]	; 0x88
 800cb2a:	6027      	str	r7, [r4, #0]
 800cb2c:	6066      	str	r6, [r4, #4]
 800cb2e:	ddf2      	ble.n	800cb16 <_vfprintf_r+0xb9a>
 800cb30:	4640      	mov	r0, r8
 800cb32:	4649      	mov	r1, r9
 800cb34:	aa21      	add	r2, sp, #132	; 0x84
 800cb36:	f003 faf3 	bl	8010120 <__sprint_r>
 800cb3a:	2800      	cmp	r0, #0
 800cb3c:	f47f ab1e 	bne.w	800c17c <_vfprintf_r+0x200>
 800cb40:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800cb42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cb44:	ac2e      	add	r4, sp, #184	; 0xb8
 800cb46:	e7e7      	b.n	800cb18 <_vfprintf_r+0xb9c>
 800cb48:	08011e4c 	.word	0x08011e4c
 800cb4c:	08011e50 	.word	0x08011e50
 800cb50:	4640      	mov	r0, r8
 800cb52:	4649      	mov	r1, r9
 800cb54:	aa21      	add	r2, sp, #132	; 0x84
 800cb56:	f003 fae3 	bl	8010120 <__sprint_r>
 800cb5a:	2800      	cmp	r0, #0
 800cb5c:	f47f ab0e 	bne.w	800c17c <_vfprintf_r+0x200>
 800cb60:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800cb64:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800cb68:	ac2e      	add	r4, sp, #184	; 0xb8
 800cb6a:	f7ff bbb1 	b.w	800c2d0 <_vfprintf_r+0x354>
 800cb6e:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800cb72:	f1ba 0f00 	cmp.w	sl, #0
 800cb76:	f77f af27 	ble.w	800c9c8 <_vfprintf_r+0xa4c>
 800cb7a:	f1ba 0f10 	cmp.w	sl, #16
 800cb7e:	4f90      	ldr	r7, [pc, #576]	; (800cdc0 <_vfprintf_r+0xe44>)
 800cb80:	bfc8      	it	gt
 800cb82:	f04f 0b10 	movgt.w	fp, #16
 800cb86:	dc07      	bgt.n	800cb98 <_vfprintf_r+0xc1c>
 800cb88:	e0f6      	b.n	800cd78 <_vfprintf_r+0xdfc>
 800cb8a:	3408      	adds	r4, #8
 800cb8c:	f1aa 0a10 	sub.w	sl, sl, #16
 800cb90:	f1ba 0f10 	cmp.w	sl, #16
 800cb94:	f340 80f0 	ble.w	800cd78 <_vfprintf_r+0xdfc>
 800cb98:	3501      	adds	r5, #1
 800cb9a:	3610      	adds	r6, #16
 800cb9c:	2d07      	cmp	r5, #7
 800cb9e:	9623      	str	r6, [sp, #140]	; 0x8c
 800cba0:	9522      	str	r5, [sp, #136]	; 0x88
 800cba2:	e884 0880 	stmia.w	r4, {r7, fp}
 800cba6:	ddf0      	ble.n	800cb8a <_vfprintf_r+0xc0e>
 800cba8:	4640      	mov	r0, r8
 800cbaa:	4649      	mov	r1, r9
 800cbac:	aa21      	add	r2, sp, #132	; 0x84
 800cbae:	f003 fab7 	bl	8010120 <__sprint_r>
 800cbb2:	2800      	cmp	r0, #0
 800cbb4:	f47f aae2 	bne.w	800c17c <_vfprintf_r+0x200>
 800cbb8:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800cbba:	9d22      	ldr	r5, [sp, #136]	; 0x88
 800cbbc:	ac2e      	add	r4, sp, #184	; 0xb8
 800cbbe:	e7e5      	b.n	800cb8c <_vfprintf_r+0xc10>
 800cbc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cbc2:	6816      	ldr	r6, [r2, #0]
 800cbc4:	4613      	mov	r3, r2
 800cbc6:	3304      	adds	r3, #4
 800cbc8:	17f7      	asrs	r7, r6, #31
 800cbca:	930c      	str	r3, [sp, #48]	; 0x30
 800cbcc:	4632      	mov	r2, r6
 800cbce:	463b      	mov	r3, r7
 800cbd0:	e4cf      	b.n	800c572 <_vfprintf_r+0x5f6>
 800cbd2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cbd4:	460a      	mov	r2, r1
 800cbd6:	3204      	adds	r2, #4
 800cbd8:	680e      	ldr	r6, [r1, #0]
 800cbda:	920c      	str	r2, [sp, #48]	; 0x30
 800cbdc:	2700      	movs	r7, #0
 800cbde:	f7ff baeb 	b.w	800c1b8 <_vfprintf_r+0x23c>
 800cbe2:	4693      	mov	fp, r2
 800cbe4:	3301      	adds	r3, #1
 800cbe6:	44ab      	add	fp, r5
 800cbe8:	2b07      	cmp	r3, #7
 800cbea:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800cbee:	9322      	str	r3, [sp, #136]	; 0x88
 800cbf0:	6027      	str	r7, [r4, #0]
 800cbf2:	6065      	str	r5, [r4, #4]
 800cbf4:	f77f abde 	ble.w	800c3b4 <_vfprintf_r+0x438>
 800cbf8:	e6f3      	b.n	800c9e2 <_vfprintf_r+0xa66>
 800cbfa:	f10d 0bb8 	add.w	fp, sp, #184	; 0xb8
 800cbfe:	f8cd c01c 	str.w	ip, [sp, #28]
 800cc02:	4630      	mov	r0, r6
 800cc04:	4639      	mov	r1, r7
 800cc06:	220a      	movs	r2, #10
 800cc08:	2300      	movs	r3, #0
 800cc0a:	f7fd fbfd 	bl	800a408 <__aeabi_uldivmod>
 800cc0e:	3230      	adds	r2, #48	; 0x30
 800cc10:	4630      	mov	r0, r6
 800cc12:	4639      	mov	r1, r7
 800cc14:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 800cc18:	2300      	movs	r3, #0
 800cc1a:	220a      	movs	r2, #10
 800cc1c:	f7fd fbf4 	bl	800a408 <__aeabi_uldivmod>
 800cc20:	4606      	mov	r6, r0
 800cc22:	460f      	mov	r7, r1
 800cc24:	ea56 0307 	orrs.w	r3, r6, r7
 800cc28:	d1eb      	bne.n	800cc02 <_vfprintf_r+0xc86>
 800cc2a:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800cc2e:	e73b      	b.n	800caa8 <_vfprintf_r+0xb2c>
 800cc30:	2b30      	cmp	r3, #48	; 0x30
 800cc32:	f000 8219 	beq.w	800d068 <_vfprintf_r+0x10ec>
 800cc36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cc38:	3b01      	subs	r3, #1
 800cc3a:	461a      	mov	r2, r3
 800cc3c:	a82e      	add	r0, sp, #184	; 0xb8
 800cc3e:	930e      	str	r3, [sp, #56]	; 0x38
 800cc40:	1a82      	subs	r2, r0, r2
 800cc42:	2330      	movs	r3, #48	; 0x30
 800cc44:	920b      	str	r2, [sp, #44]	; 0x2c
 800cc46:	f801 3c01 	strb.w	r3, [r1, #-1]
 800cc4a:	f7ff bae7 	b.w	800c21c <_vfprintf_r+0x2a0>
 800cc4e:	4640      	mov	r0, r8
 800cc50:	4649      	mov	r1, r9
 800cc52:	aa21      	add	r2, sp, #132	; 0x84
 800cc54:	f003 fa64 	bl	8010120 <__sprint_r>
 800cc58:	2800      	cmp	r0, #0
 800cc5a:	f47f aa8f 	bne.w	800c17c <_vfprintf_r+0x200>
 800cc5e:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800cc62:	ac2e      	add	r4, sp, #184	; 0xb8
 800cc64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc66:	9910      	ldr	r1, [sp, #64]	; 0x40
 800cc68:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cc6a:	440a      	add	r2, r1
 800cc6c:	4616      	mov	r6, r2
 800cc6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cc70:	4293      	cmp	r3, r2
 800cc72:	db3e      	blt.n	800ccf2 <_vfprintf_r+0xd76>
 800cc74:	9a06      	ldr	r2, [sp, #24]
 800cc76:	07d5      	lsls	r5, r2, #31
 800cc78:	d43b      	bmi.n	800ccf2 <_vfprintf_r+0xd76>
 800cc7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cc7c:	ebc6 050a 	rsb	r5, r6, sl
 800cc80:	1ad3      	subs	r3, r2, r3
 800cc82:	429d      	cmp	r5, r3
 800cc84:	bfa8      	it	ge
 800cc86:	461d      	movge	r5, r3
 800cc88:	2d00      	cmp	r5, #0
 800cc8a:	462f      	mov	r7, r5
 800cc8c:	dd0b      	ble.n	800cca6 <_vfprintf_r+0xd2a>
 800cc8e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800cc90:	6026      	str	r6, [r4, #0]
 800cc92:	3201      	adds	r2, #1
 800cc94:	44ab      	add	fp, r5
 800cc96:	2a07      	cmp	r2, #7
 800cc98:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800cc9c:	6065      	str	r5, [r4, #4]
 800cc9e:	9222      	str	r2, [sp, #136]	; 0x88
 800cca0:	f300 825e 	bgt.w	800d160 <_vfprintf_r+0x11e4>
 800cca4:	3408      	adds	r4, #8
 800cca6:	2f00      	cmp	r7, #0
 800cca8:	bfac      	ite	ge
 800ccaa:	1bdd      	subge	r5, r3, r7
 800ccac:	461d      	movlt	r5, r3
 800ccae:	2d00      	cmp	r5, #0
 800ccb0:	f77f ab81 	ble.w	800c3b6 <_vfprintf_r+0x43a>
 800ccb4:	2d10      	cmp	r5, #16
 800ccb6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ccb8:	4f41      	ldr	r7, [pc, #260]	; (800cdc0 <_vfprintf_r+0xe44>)
 800ccba:	dd93      	ble.n	800cbe4 <_vfprintf_r+0xc68>
 800ccbc:	2610      	movs	r6, #16
 800ccbe:	465a      	mov	r2, fp
 800ccc0:	e003      	b.n	800ccca <_vfprintf_r+0xd4e>
 800ccc2:	3408      	adds	r4, #8
 800ccc4:	3d10      	subs	r5, #16
 800ccc6:	2d10      	cmp	r5, #16
 800ccc8:	dd8b      	ble.n	800cbe2 <_vfprintf_r+0xc66>
 800ccca:	3301      	adds	r3, #1
 800cccc:	3210      	adds	r2, #16
 800ccce:	2b07      	cmp	r3, #7
 800ccd0:	9223      	str	r2, [sp, #140]	; 0x8c
 800ccd2:	9322      	str	r3, [sp, #136]	; 0x88
 800ccd4:	6027      	str	r7, [r4, #0]
 800ccd6:	6066      	str	r6, [r4, #4]
 800ccd8:	ddf3      	ble.n	800ccc2 <_vfprintf_r+0xd46>
 800ccda:	4640      	mov	r0, r8
 800ccdc:	4649      	mov	r1, r9
 800ccde:	aa21      	add	r2, sp, #132	; 0x84
 800cce0:	f003 fa1e 	bl	8010120 <__sprint_r>
 800cce4:	2800      	cmp	r0, #0
 800cce6:	f47f aa49 	bne.w	800c17c <_vfprintf_r+0x200>
 800ccea:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800ccec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ccee:	ac2e      	add	r4, sp, #184	; 0xb8
 800ccf0:	e7e8      	b.n	800ccc4 <_vfprintf_r+0xd48>
 800ccf2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ccf4:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ccf6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ccf8:	6021      	str	r1, [r4, #0]
 800ccfa:	3201      	adds	r2, #1
 800ccfc:	4483      	add	fp, r0
 800ccfe:	2a07      	cmp	r2, #7
 800cd00:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800cd04:	6060      	str	r0, [r4, #4]
 800cd06:	9222      	str	r2, [sp, #136]	; 0x88
 800cd08:	f300 820a 	bgt.w	800d120 <_vfprintf_r+0x11a4>
 800cd0c:	3408      	adds	r4, #8
 800cd0e:	e7b4      	b.n	800cc7a <_vfprintf_r+0xcfe>
 800cd10:	9b06      	ldr	r3, [sp, #24]
 800cd12:	07d8      	lsls	r0, r3, #31
 800cd14:	f53f ae28 	bmi.w	800c968 <_vfprintf_r+0x9ec>
 800cd18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd1a:	6023      	str	r3, [r4, #0]
 800cd1c:	3501      	adds	r5, #1
 800cd1e:	f10b 0601 	add.w	r6, fp, #1
 800cd22:	2301      	movs	r3, #1
 800cd24:	2d07      	cmp	r5, #7
 800cd26:	9623      	str	r6, [sp, #140]	; 0x8c
 800cd28:	9522      	str	r5, [sp, #136]	; 0x88
 800cd2a:	6063      	str	r3, [r4, #4]
 800cd2c:	f77f ae4b 	ble.w	800c9c6 <_vfprintf_r+0xa4a>
 800cd30:	4640      	mov	r0, r8
 800cd32:	4649      	mov	r1, r9
 800cd34:	aa21      	add	r2, sp, #132	; 0x84
 800cd36:	f003 f9f3 	bl	8010120 <__sprint_r>
 800cd3a:	2800      	cmp	r0, #0
 800cd3c:	f47f aa1e 	bne.w	800c17c <_vfprintf_r+0x200>
 800cd40:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800cd42:	9d22      	ldr	r5, [sp, #136]	; 0x88
 800cd44:	ac2e      	add	r4, sp, #184	; 0xb8
 800cd46:	e63f      	b.n	800c9c8 <_vfprintf_r+0xa4c>
 800cd48:	4640      	mov	r0, r8
 800cd4a:	4649      	mov	r1, r9
 800cd4c:	aa21      	add	r2, sp, #132	; 0x84
 800cd4e:	f003 f9e7 	bl	8010120 <__sprint_r>
 800cd52:	2800      	cmp	r0, #0
 800cd54:	f47f aa12 	bne.w	800c17c <_vfprintf_r+0x200>
 800cd58:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800cd5a:	9d22      	ldr	r5, [sp, #136]	; 0x88
 800cd5c:	ac2e      	add	r4, sp, #184	; 0xb8
 800cd5e:	e610      	b.n	800c982 <_vfprintf_r+0xa06>
 800cd60:	4640      	mov	r0, r8
 800cd62:	4649      	mov	r1, r9
 800cd64:	aa21      	add	r2, sp, #132	; 0x84
 800cd66:	f003 f9db 	bl	8010120 <__sprint_r>
 800cd6a:	2800      	cmp	r0, #0
 800cd6c:	f47f aa06 	bne.w	800c17c <_vfprintf_r+0x200>
 800cd70:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800cd72:	9d22      	ldr	r5, [sp, #136]	; 0x88
 800cd74:	ac2e      	add	r4, sp, #184	; 0xb8
 800cd76:	e610      	b.n	800c99a <_vfprintf_r+0xa1e>
 800cd78:	3501      	adds	r5, #1
 800cd7a:	4456      	add	r6, sl
 800cd7c:	2d07      	cmp	r5, #7
 800cd7e:	9623      	str	r6, [sp, #140]	; 0x8c
 800cd80:	9522      	str	r5, [sp, #136]	; 0x88
 800cd82:	e884 0480 	stmia.w	r4, {r7, sl}
 800cd86:	f77f ae1e 	ble.w	800c9c6 <_vfprintf_r+0xa4a>
 800cd8a:	e7d1      	b.n	800cd30 <_vfprintf_r+0xdb4>
 800cd8c:	4640      	mov	r0, r8
 800cd8e:	4649      	mov	r1, r9
 800cd90:	aa21      	add	r2, sp, #132	; 0x84
 800cd92:	f003 f9c5 	bl	8010120 <__sprint_r>
 800cd96:	2800      	cmp	r0, #0
 800cd98:	f47f a9f0 	bne.w	800c17c <_vfprintf_r+0x200>
 800cd9c:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800cda0:	ac2e      	add	r4, sp, #184	; 0xb8
 800cda2:	f7ff babc 	b.w	800c31e <_vfprintf_r+0x3a2>
 800cda6:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800cdaa:	4276      	negs	r6, r6
 800cdac:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800cdb0:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 800cdb4:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
 800cdb8:	2301      	movs	r3, #1
 800cdba:	f7ff ba03 	b.w	800c1c4 <_vfprintf_r+0x248>
 800cdbe:	bf00      	nop
 800cdc0:	08011e50 	.word	0x08011e50
 800cdc4:	f003 f86e 	bl	800fea4 <__fpclassifyd>
 800cdc8:	2800      	cmp	r0, #0
 800cdca:	f000 810d 	beq.w	800cfe8 <_vfprintf_r+0x106c>
 800cdce:	f025 0320 	bic.w	r3, r5, #32
 800cdd2:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 800cdd6:	930b      	str	r3, [sp, #44]	; 0x2c
 800cdd8:	f000 8258 	beq.w	800d28c <_vfprintf_r+0x1310>
 800cddc:	2b47      	cmp	r3, #71	; 0x47
 800cdde:	d104      	bne.n	800cdea <_vfprintf_r+0xe6e>
 800cde0:	2e00      	cmp	r6, #0
 800cde2:	bf14      	ite	ne
 800cde4:	46b3      	movne	fp, r6
 800cde6:	f04f 0b01 	moveq.w	fp, #1
 800cdea:	9b06      	ldr	r3, [sp, #24]
 800cdec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cdf0:	930f      	str	r3, [sp, #60]	; 0x3c
 800cdf2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cdf4:	f1b3 0a00 	subs.w	sl, r3, #0
 800cdf8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cdfa:	9307      	str	r3, [sp, #28]
 800cdfc:	bfbb      	ittet	lt
 800cdfe:	4653      	movlt	r3, sl
 800ce00:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
 800ce04:	2300      	movge	r3, #0
 800ce06:	232d      	movlt	r3, #45	; 0x2d
 800ce08:	2d66      	cmp	r5, #102	; 0x66
 800ce0a:	930d      	str	r3, [sp, #52]	; 0x34
 800ce0c:	f000 8154 	beq.w	800d0b8 <_vfprintf_r+0x113c>
 800ce10:	2d46      	cmp	r5, #70	; 0x46
 800ce12:	f000 8151 	beq.w	800d0b8 <_vfprintf_r+0x113c>
 800ce16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce18:	9a07      	ldr	r2, [sp, #28]
 800ce1a:	2b45      	cmp	r3, #69	; 0x45
 800ce1c:	bf0c      	ite	eq
 800ce1e:	f10b 0701 	addeq.w	r7, fp, #1
 800ce22:	465f      	movne	r7, fp
 800ce24:	2002      	movs	r0, #2
 800ce26:	a91b      	add	r1, sp, #108	; 0x6c
 800ce28:	e88d 0081 	stmia.w	sp, {r0, r7}
 800ce2c:	9102      	str	r1, [sp, #8]
 800ce2e:	a81c      	add	r0, sp, #112	; 0x70
 800ce30:	a91f      	add	r1, sp, #124	; 0x7c
 800ce32:	9003      	str	r0, [sp, #12]
 800ce34:	4653      	mov	r3, sl
 800ce36:	9104      	str	r1, [sp, #16]
 800ce38:	4640      	mov	r0, r8
 800ce3a:	f000 fbc9 	bl	800d5d0 <_dtoa_r>
 800ce3e:	2d67      	cmp	r5, #103	; 0x67
 800ce40:	900e      	str	r0, [sp, #56]	; 0x38
 800ce42:	d002      	beq.n	800ce4a <_vfprintf_r+0xece>
 800ce44:	2d47      	cmp	r5, #71	; 0x47
 800ce46:	f040 8147 	bne.w	800d0d8 <_vfprintf_r+0x115c>
 800ce4a:	9b06      	ldr	r3, [sp, #24]
 800ce4c:	07db      	lsls	r3, r3, #31
 800ce4e:	f140 823a 	bpl.w	800d2c6 <_vfprintf_r+0x134a>
 800ce52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce54:	19de      	adds	r6, r3, r7
 800ce56:	9807      	ldr	r0, [sp, #28]
 800ce58:	4651      	mov	r1, sl
 800ce5a:	2200      	movs	r2, #0
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	f7fd fa79 	bl	800a354 <__aeabi_dcmpeq>
 800ce62:	2800      	cmp	r0, #0
 800ce64:	f040 81a3 	bne.w	800d1ae <_vfprintf_r+0x1232>
 800ce68:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ce6a:	429e      	cmp	r6, r3
 800ce6c:	d906      	bls.n	800ce7c <_vfprintf_r+0xf00>
 800ce6e:	2130      	movs	r1, #48	; 0x30
 800ce70:	1c5a      	adds	r2, r3, #1
 800ce72:	921f      	str	r2, [sp, #124]	; 0x7c
 800ce74:	7019      	strb	r1, [r3, #0]
 800ce76:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ce78:	429e      	cmp	r6, r3
 800ce7a:	d8f9      	bhi.n	800ce70 <_vfprintf_r+0xef4>
 800ce7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce7e:	1a9b      	subs	r3, r3, r2
 800ce80:	9311      	str	r3, [sp, #68]	; 0x44
 800ce82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce84:	2b47      	cmp	r3, #71	; 0x47
 800ce86:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ce88:	f000 8179 	beq.w	800d17e <_vfprintf_r+0x1202>
 800ce8c:	2d65      	cmp	r5, #101	; 0x65
 800ce8e:	f340 819c 	ble.w	800d1ca <_vfprintf_r+0x124e>
 800ce92:	2d66      	cmp	r5, #102	; 0x66
 800ce94:	9310      	str	r3, [sp, #64]	; 0x40
 800ce96:	f000 8209 	beq.w	800d2ac <_vfprintf_r+0x1330>
 800ce9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ce9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ce9e:	4293      	cmp	r3, r2
 800cea0:	f300 81f7 	bgt.w	800d292 <_vfprintf_r+0x1316>
 800cea4:	9b06      	ldr	r3, [sp, #24]
 800cea6:	07d9      	lsls	r1, r3, #31
 800cea8:	f100 8217 	bmi.w	800d2da <_vfprintf_r+0x135e>
 800ceac:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ceb0:	920b      	str	r2, [sp, #44]	; 0x2c
 800ceb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ceb4:	2a00      	cmp	r2, #0
 800ceb6:	f040 8169 	bne.w	800d18c <_vfprintf_r+0x1210>
 800ceba:	9307      	str	r3, [sp, #28]
 800cebc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cebe:	9306      	str	r3, [sp, #24]
 800cec0:	920f      	str	r2, [sp, #60]	; 0x3c
 800cec2:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800cec6:	f7ff b9b1 	b.w	800c22c <_vfprintf_r+0x2b0>
 800ceca:	9b06      	ldr	r3, [sp, #24]
 800cecc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cece:	f013 0f40 	tst.w	r3, #64	; 0x40
 800ced2:	4613      	mov	r3, r2
 800ced4:	f43f ac84 	beq.w	800c7e0 <_vfprintf_r+0x864>
 800ced8:	8816      	ldrh	r6, [r2, #0]
 800ceda:	3204      	adds	r2, #4
 800cedc:	2700      	movs	r7, #0
 800cede:	2301      	movs	r3, #1
 800cee0:	920c      	str	r2, [sp, #48]	; 0x30
 800cee2:	f7ff b969 	b.w	800c1b8 <_vfprintf_r+0x23c>
 800cee6:	9b06      	ldr	r3, [sp, #24]
 800cee8:	06db      	lsls	r3, r3, #27
 800ceea:	d40b      	bmi.n	800cf04 <_vfprintf_r+0xf88>
 800ceec:	9b06      	ldr	r3, [sp, #24]
 800ceee:	065f      	lsls	r7, r3, #25
 800cef0:	d508      	bpl.n	800cf04 <_vfprintf_r+0xf88>
 800cef2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cef4:	6813      	ldr	r3, [r2, #0]
 800cef6:	3204      	adds	r2, #4
 800cef8:	920c      	str	r2, [sp, #48]	; 0x30
 800cefa:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800cefe:	801a      	strh	r2, [r3, #0]
 800cf00:	f7ff b87d 	b.w	800bffe <_vfprintf_r+0x82>
 800cf04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cf06:	6813      	ldr	r3, [r2, #0]
 800cf08:	3204      	adds	r2, #4
 800cf0a:	920c      	str	r2, [sp, #48]	; 0x30
 800cf0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf0e:	601a      	str	r2, [r3, #0]
 800cf10:	f7ff b875 	b.w	800bffe <_vfprintf_r+0x82>
 800cf14:	9b06      	ldr	r3, [sp, #24]
 800cf16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cf18:	f013 0f40 	tst.w	r3, #64	; 0x40
 800cf1c:	4613      	mov	r3, r2
 800cf1e:	d076      	beq.n	800d00e <_vfprintf_r+0x1092>
 800cf20:	3304      	adds	r3, #4
 800cf22:	8816      	ldrh	r6, [r2, #0]
 800cf24:	930c      	str	r3, [sp, #48]	; 0x30
 800cf26:	2700      	movs	r7, #0
 800cf28:	f7ff bae4 	b.w	800c4f4 <_vfprintf_r+0x578>
 800cf2c:	4693      	mov	fp, r2
 800cf2e:	3301      	adds	r3, #1
 800cf30:	44ab      	add	fp, r5
 800cf32:	2b07      	cmp	r3, #7
 800cf34:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800cf38:	9322      	str	r3, [sp, #136]	; 0x88
 800cf3a:	6027      	str	r7, [r4, #0]
 800cf3c:	6065      	str	r5, [r4, #4]
 800cf3e:	f73f ae86 	bgt.w	800cc4e <_vfprintf_r+0xcd2>
 800cf42:	3408      	adds	r4, #8
 800cf44:	e68e      	b.n	800cc64 <_vfprintf_r+0xce8>
 800cf46:	4640      	mov	r0, r8
 800cf48:	4649      	mov	r1, r9
 800cf4a:	aa21      	add	r2, sp, #132	; 0x84
 800cf4c:	f003 f8e8 	bl	8010120 <__sprint_r>
 800cf50:	2800      	cmp	r0, #0
 800cf52:	f47f a913 	bne.w	800c17c <_vfprintf_r+0x200>
 800cf56:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800cf5a:	ac2e      	add	r4, sp, #184	; 0xb8
 800cf5c:	e48d      	b.n	800c87a <_vfprintf_r+0x8fe>
 800cf5e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cf60:	4ab0      	ldr	r2, [pc, #704]	; (800d224 <_vfprintf_r+0x12a8>)
 800cf62:	6022      	str	r2, [r4, #0]
 800cf64:	3301      	adds	r3, #1
 800cf66:	f10b 0b01 	add.w	fp, fp, #1
 800cf6a:	2201      	movs	r2, #1
 800cf6c:	2b07      	cmp	r3, #7
 800cf6e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800cf72:	9322      	str	r3, [sp, #136]	; 0x88
 800cf74:	6062      	str	r2, [r4, #4]
 800cf76:	dc50      	bgt.n	800d01a <_vfprintf_r+0x109e>
 800cf78:	3408      	adds	r4, #8
 800cf7a:	b92d      	cbnz	r5, 800cf88 <_vfprintf_r+0x100c>
 800cf7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cf7e:	b91b      	cbnz	r3, 800cf88 <_vfprintf_r+0x100c>
 800cf80:	9b06      	ldr	r3, [sp, #24]
 800cf82:	07de      	lsls	r6, r3, #31
 800cf84:	f57f aa17 	bpl.w	800c3b6 <_vfprintf_r+0x43a>
 800cf88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cf8a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800cf8c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800cf8e:	6022      	str	r2, [r4, #0]
 800cf90:	3301      	adds	r3, #1
 800cf92:	eb0b 0201 	add.w	r2, fp, r1
 800cf96:	2b07      	cmp	r3, #7
 800cf98:	9223      	str	r2, [sp, #140]	; 0x8c
 800cf9a:	6061      	str	r1, [r4, #4]
 800cf9c:	9322      	str	r3, [sp, #136]	; 0x88
 800cf9e:	f300 8168 	bgt.w	800d272 <_vfprintf_r+0x12f6>
 800cfa2:	3408      	adds	r4, #8
 800cfa4:	426d      	negs	r5, r5
 800cfa6:	2d00      	cmp	r5, #0
 800cfa8:	dd6f      	ble.n	800d08a <_vfprintf_r+0x110e>
 800cfaa:	2d10      	cmp	r5, #16
 800cfac:	4f9e      	ldr	r7, [pc, #632]	; (800d228 <_vfprintf_r+0x12ac>)
 800cfae:	bfc8      	it	gt
 800cfb0:	2610      	movgt	r6, #16
 800cfb2:	dc05      	bgt.n	800cfc0 <_vfprintf_r+0x1044>
 800cfb4:	e0aa      	b.n	800d10c <_vfprintf_r+0x1190>
 800cfb6:	3408      	adds	r4, #8
 800cfb8:	3d10      	subs	r5, #16
 800cfba:	2d10      	cmp	r5, #16
 800cfbc:	f340 80a6 	ble.w	800d10c <_vfprintf_r+0x1190>
 800cfc0:	3301      	adds	r3, #1
 800cfc2:	3210      	adds	r2, #16
 800cfc4:	2b07      	cmp	r3, #7
 800cfc6:	9223      	str	r2, [sp, #140]	; 0x8c
 800cfc8:	9322      	str	r3, [sp, #136]	; 0x88
 800cfca:	6027      	str	r7, [r4, #0]
 800cfcc:	6066      	str	r6, [r4, #4]
 800cfce:	ddf2      	ble.n	800cfb6 <_vfprintf_r+0x103a>
 800cfd0:	4640      	mov	r0, r8
 800cfd2:	4649      	mov	r1, r9
 800cfd4:	aa21      	add	r2, sp, #132	; 0x84
 800cfd6:	f003 f8a3 	bl	8010120 <__sprint_r>
 800cfda:	2800      	cmp	r0, #0
 800cfdc:	f47f a8ce 	bne.w	800c17c <_vfprintf_r+0x200>
 800cfe0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800cfe2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cfe4:	ac2e      	add	r4, sp, #184	; 0xb8
 800cfe6:	e7e7      	b.n	800cfb8 <_vfprintf_r+0x103c>
 800cfe8:	9e06      	ldr	r6, [sp, #24]
 800cfea:	4a90      	ldr	r2, [pc, #576]	; (800d22c <_vfprintf_r+0x12b0>)
 800cfec:	4b90      	ldr	r3, [pc, #576]	; (800d230 <_vfprintf_r+0x12b4>)
 800cfee:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800cff2:	900f      	str	r0, [sp, #60]	; 0x3c
 800cff4:	2103      	movs	r1, #3
 800cff6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 800cffa:	2d47      	cmp	r5, #71	; 0x47
 800cffc:	bfd8      	it	le
 800cffe:	461a      	movle	r2, r3
 800d000:	9107      	str	r1, [sp, #28]
 800d002:	9606      	str	r6, [sp, #24]
 800d004:	9010      	str	r0, [sp, #64]	; 0x40
 800d006:	920e      	str	r2, [sp, #56]	; 0x38
 800d008:	910b      	str	r1, [sp, #44]	; 0x2c
 800d00a:	f7ff b90f 	b.w	800c22c <_vfprintf_r+0x2b0>
 800d00e:	3304      	adds	r3, #4
 800d010:	6816      	ldr	r6, [r2, #0]
 800d012:	930c      	str	r3, [sp, #48]	; 0x30
 800d014:	2700      	movs	r7, #0
 800d016:	f7ff ba6d 	b.w	800c4f4 <_vfprintf_r+0x578>
 800d01a:	4640      	mov	r0, r8
 800d01c:	4649      	mov	r1, r9
 800d01e:	aa21      	add	r2, sp, #132	; 0x84
 800d020:	f003 f87e 	bl	8010120 <__sprint_r>
 800d024:	2800      	cmp	r0, #0
 800d026:	f47f a8a9 	bne.w	800c17c <_vfprintf_r+0x200>
 800d02a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800d02c:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800d030:	ac2e      	add	r4, sp, #184	; 0xb8
 800d032:	e7a2      	b.n	800cf7a <_vfprintf_r+0xffe>
 800d034:	f041 0120 	orr.w	r1, r1, #32
 800d038:	9106      	str	r1, [sp, #24]
 800d03a:	785d      	ldrb	r5, [r3, #1]
 800d03c:	1c59      	adds	r1, r3, #1
 800d03e:	f7ff b80e 	b.w	800c05e <_vfprintf_r+0xe2>
 800d042:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d044:	910c      	str	r1, [sp, #48]	; 0x30
 800d046:	4240      	negs	r0, r0
 800d048:	900a      	str	r0, [sp, #40]	; 0x28
 800d04a:	4619      	mov	r1, r3
 800d04c:	f7ff ba02 	b.w	800c454 <_vfprintf_r+0x4d8>
 800d050:	4640      	mov	r0, r8
 800d052:	4649      	mov	r1, r9
 800d054:	aa21      	add	r2, sp, #132	; 0x84
 800d056:	f003 f863 	bl	8010120 <__sprint_r>
 800d05a:	2800      	cmp	r0, #0
 800d05c:	f47f a88e 	bne.w	800c17c <_vfprintf_r+0x200>
 800d060:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800d064:	ac2e      	add	r4, sp, #184	; 0xb8
 800d066:	e41e      	b.n	800c8a6 <_vfprintf_r+0x92a>
 800d068:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d06a:	ab2e      	add	r3, sp, #184	; 0xb8
 800d06c:	1a9b      	subs	r3, r3, r2
 800d06e:	930b      	str	r3, [sp, #44]	; 0x2c
 800d070:	f7ff b8d4 	b.w	800c21c <_vfprintf_r+0x2a0>
 800d074:	4640      	mov	r0, r8
 800d076:	4649      	mov	r1, r9
 800d078:	aa21      	add	r2, sp, #132	; 0x84
 800d07a:	f003 f851 	bl	8010120 <__sprint_r>
 800d07e:	2800      	cmp	r0, #0
 800d080:	f47f a87c 	bne.w	800c17c <_vfprintf_r+0x200>
 800d084:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800d086:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d088:	ac2e      	add	r4, sp, #184	; 0xb8
 800d08a:	9811      	ldr	r0, [sp, #68]	; 0x44
 800d08c:	6060      	str	r0, [r4, #4]
 800d08e:	3301      	adds	r3, #1
 800d090:	eb02 0b00 	add.w	fp, r2, r0
 800d094:	2b07      	cmp	r3, #7
 800d096:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d098:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800d09c:	9322      	str	r3, [sp, #136]	; 0x88
 800d09e:	6022      	str	r2, [r4, #0]
 800d0a0:	f77f a988 	ble.w	800c3b4 <_vfprintf_r+0x438>
 800d0a4:	e49d      	b.n	800c9e2 <_vfprintf_r+0xa66>
 800d0a6:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800d0aa:	f7fd fcef 	bl	800aa8c <strlen>
 800d0ae:	970c      	str	r7, [sp, #48]	; 0x30
 800d0b0:	900b      	str	r0, [sp, #44]	; 0x2c
 800d0b2:	4603      	mov	r3, r0
 800d0b4:	f7ff ba03 	b.w	800c4be <_vfprintf_r+0x542>
 800d0b8:	2003      	movs	r0, #3
 800d0ba:	a91b      	add	r1, sp, #108	; 0x6c
 800d0bc:	e88d 0801 	stmia.w	sp, {r0, fp}
 800d0c0:	9102      	str	r1, [sp, #8]
 800d0c2:	a81c      	add	r0, sp, #112	; 0x70
 800d0c4:	a91f      	add	r1, sp, #124	; 0x7c
 800d0c6:	9003      	str	r0, [sp, #12]
 800d0c8:	9a07      	ldr	r2, [sp, #28]
 800d0ca:	9104      	str	r1, [sp, #16]
 800d0cc:	4653      	mov	r3, sl
 800d0ce:	4640      	mov	r0, r8
 800d0d0:	f000 fa7e 	bl	800d5d0 <_dtoa_r>
 800d0d4:	465f      	mov	r7, fp
 800d0d6:	900e      	str	r0, [sp, #56]	; 0x38
 800d0d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d0da:	19de      	adds	r6, r3, r7
 800d0dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0de:	2b46      	cmp	r3, #70	; 0x46
 800d0e0:	f47f aeb9 	bne.w	800ce56 <_vfprintf_r+0xeda>
 800d0e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d0e6:	781b      	ldrb	r3, [r3, #0]
 800d0e8:	2b30      	cmp	r3, #48	; 0x30
 800d0ea:	f000 80fc 	beq.w	800d2e6 <_vfprintf_r+0x136a>
 800d0ee:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800d0f0:	443e      	add	r6, r7
 800d0f2:	e6b0      	b.n	800ce56 <_vfprintf_r+0xeda>
 800d0f4:	4640      	mov	r0, r8
 800d0f6:	4649      	mov	r1, r9
 800d0f8:	aa21      	add	r2, sp, #132	; 0x84
 800d0fa:	f003 f811 	bl	8010120 <__sprint_r>
 800d0fe:	2800      	cmp	r0, #0
 800d100:	f47f a83c 	bne.w	800c17c <_vfprintf_r+0x200>
 800d104:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800d108:	ac2e      	add	r4, sp, #184	; 0xb8
 800d10a:	e4f4      	b.n	800caf6 <_vfprintf_r+0xb7a>
 800d10c:	3301      	adds	r3, #1
 800d10e:	442a      	add	r2, r5
 800d110:	2b07      	cmp	r3, #7
 800d112:	9223      	str	r2, [sp, #140]	; 0x8c
 800d114:	9322      	str	r3, [sp, #136]	; 0x88
 800d116:	6027      	str	r7, [r4, #0]
 800d118:	6065      	str	r5, [r4, #4]
 800d11a:	dcab      	bgt.n	800d074 <_vfprintf_r+0x10f8>
 800d11c:	3408      	adds	r4, #8
 800d11e:	e7b4      	b.n	800d08a <_vfprintf_r+0x110e>
 800d120:	4640      	mov	r0, r8
 800d122:	4649      	mov	r1, r9
 800d124:	aa21      	add	r2, sp, #132	; 0x84
 800d126:	f002 fffb 	bl	8010120 <__sprint_r>
 800d12a:	2800      	cmp	r0, #0
 800d12c:	f47f a826 	bne.w	800c17c <_vfprintf_r+0x200>
 800d130:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d132:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800d136:	ac2e      	add	r4, sp, #184	; 0xb8
 800d138:	e59f      	b.n	800cc7a <_vfprintf_r+0xcfe>
 800d13a:	2e06      	cmp	r6, #6
 800d13c:	4633      	mov	r3, r6
 800d13e:	bf28      	it	cs
 800d140:	2306      	movcs	r3, #6
 800d142:	930b      	str	r3, [sp, #44]	; 0x2c
 800d144:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d148:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800d14c:	9307      	str	r3, [sp, #28]
 800d14e:	4b39      	ldr	r3, [pc, #228]	; (800d234 <_vfprintf_r+0x12b8>)
 800d150:	970c      	str	r7, [sp, #48]	; 0x30
 800d152:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800d156:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
 800d15a:	930e      	str	r3, [sp, #56]	; 0x38
 800d15c:	f7ff b866 	b.w	800c22c <_vfprintf_r+0x2b0>
 800d160:	4640      	mov	r0, r8
 800d162:	4649      	mov	r1, r9
 800d164:	aa21      	add	r2, sp, #132	; 0x84
 800d166:	f002 ffdb 	bl	8010120 <__sprint_r>
 800d16a:	2800      	cmp	r0, #0
 800d16c:	f47f a806 	bne.w	800c17c <_vfprintf_r+0x200>
 800d170:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d172:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d174:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800d178:	1ad3      	subs	r3, r2, r3
 800d17a:	ac2e      	add	r4, sp, #184	; 0xb8
 800d17c:	e593      	b.n	800cca6 <_vfprintf_r+0xd2a>
 800d17e:	1cdf      	adds	r7, r3, #3
 800d180:	db22      	blt.n	800d1c8 <_vfprintf_r+0x124c>
 800d182:	459b      	cmp	fp, r3
 800d184:	db20      	blt.n	800d1c8 <_vfprintf_r+0x124c>
 800d186:	9310      	str	r3, [sp, #64]	; 0x40
 800d188:	2567      	movs	r5, #103	; 0x67
 800d18a:	e686      	b.n	800ce9a <_vfprintf_r+0xf1e>
 800d18c:	9307      	str	r3, [sp, #28]
 800d18e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d190:	9306      	str	r3, [sp, #24]
 800d192:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800d196:	2300      	movs	r3, #0
 800d198:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 800d19c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d19e:	f7ff b848 	b.w	800c232 <_vfprintf_r+0x2b6>
 800d1a2:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800d1a6:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 800d1aa:	f7ff ba0e 	b.w	800c5ca <_vfprintf_r+0x64e>
 800d1ae:	4633      	mov	r3, r6
 800d1b0:	e664      	b.n	800ce7c <_vfprintf_r+0xf00>
 800d1b2:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
 800d1b6:	900f      	str	r0, [sp, #60]	; 0x3c
 800d1b8:	970c      	str	r7, [sp, #48]	; 0x30
 800d1ba:	9010      	str	r0, [sp, #64]	; 0x40
 800d1bc:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800d1c0:	9307      	str	r3, [sp, #28]
 800d1c2:	960b      	str	r6, [sp, #44]	; 0x2c
 800d1c4:	f7ff b832 	b.w	800c22c <_vfprintf_r+0x2b0>
 800d1c8:	3d02      	subs	r5, #2
 800d1ca:	3b01      	subs	r3, #1
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	931b      	str	r3, [sp, #108]	; 0x6c
 800d1d0:	bfba      	itte	lt
 800d1d2:	425b      	neglt	r3, r3
 800d1d4:	222d      	movlt	r2, #45	; 0x2d
 800d1d6:	222b      	movge	r2, #43	; 0x2b
 800d1d8:	2b09      	cmp	r3, #9
 800d1da:	f88d 5074 	strb.w	r5, [sp, #116]	; 0x74
 800d1de:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 800d1e2:	dd72      	ble.n	800d2ca <_vfprintf_r+0x134e>
 800d1e4:	f10d 0683 	add.w	r6, sp, #131	; 0x83
 800d1e8:	4630      	mov	r0, r6
 800d1ea:	4a13      	ldr	r2, [pc, #76]	; (800d238 <_vfprintf_r+0x12bc>)
 800d1ec:	fb82 2103 	smull	r2, r1, r2, r3
 800d1f0:	17da      	asrs	r2, r3, #31
 800d1f2:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800d1f6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800d1fa:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 800d1fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d202:	2a09      	cmp	r2, #9
 800d204:	4613      	mov	r3, r2
 800d206:	f800 1d01 	strb.w	r1, [r0, #-1]!
 800d20a:	dcee      	bgt.n	800d1ea <_vfprintf_r+0x126e>
 800d20c:	4602      	mov	r2, r0
 800d20e:	3330      	adds	r3, #48	; 0x30
 800d210:	b2d9      	uxtb	r1, r3
 800d212:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800d216:	4296      	cmp	r6, r2
 800d218:	f240 80a0 	bls.w	800d35c <_vfprintf_r+0x13e0>
 800d21c:	f10d 0276 	add.w	r2, sp, #118	; 0x76
 800d220:	4603      	mov	r3, r0
 800d222:	e00d      	b.n	800d240 <_vfprintf_r+0x12c4>
 800d224:	08011e4c 	.word	0x08011e4c
 800d228:	08011e50 	.word	0x08011e50
 800d22c:	08011e18 	.word	0x08011e18
 800d230:	08011e14 	.word	0x08011e14
 800d234:	08011e44 	.word	0x08011e44
 800d238:	66666667 	.word	0x66666667
 800d23c:	f813 1b01 	ldrb.w	r1, [r3], #1
 800d240:	f802 1b01 	strb.w	r1, [r2], #1
 800d244:	42b3      	cmp	r3, r6
 800d246:	d1f9      	bne.n	800d23c <_vfprintf_r+0x12c0>
 800d248:	ab21      	add	r3, sp, #132	; 0x84
 800d24a:	1a1b      	subs	r3, r3, r0
 800d24c:	f10d 0276 	add.w	r2, sp, #118	; 0x76
 800d250:	4413      	add	r3, r2
 800d252:	aa1d      	add	r2, sp, #116	; 0x74
 800d254:	1a9b      	subs	r3, r3, r2
 800d256:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d258:	9317      	str	r3, [sp, #92]	; 0x5c
 800d25a:	2a01      	cmp	r2, #1
 800d25c:	4413      	add	r3, r2
 800d25e:	930b      	str	r3, [sp, #44]	; 0x2c
 800d260:	dd6d      	ble.n	800d33e <_vfprintf_r+0x13c2>
 800d262:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d264:	2200      	movs	r2, #0
 800d266:	3301      	adds	r3, #1
 800d268:	930b      	str	r3, [sp, #44]	; 0x2c
 800d26a:	9210      	str	r2, [sp, #64]	; 0x40
 800d26c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d270:	e61f      	b.n	800ceb2 <_vfprintf_r+0xf36>
 800d272:	4640      	mov	r0, r8
 800d274:	4649      	mov	r1, r9
 800d276:	aa21      	add	r2, sp, #132	; 0x84
 800d278:	f002 ff52 	bl	8010120 <__sprint_r>
 800d27c:	2800      	cmp	r0, #0
 800d27e:	f47e af7d 	bne.w	800c17c <_vfprintf_r+0x200>
 800d282:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800d284:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800d286:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d288:	ac2e      	add	r4, sp, #184	; 0xb8
 800d28a:	e68b      	b.n	800cfa4 <_vfprintf_r+0x1028>
 800d28c:	f04f 0b06 	mov.w	fp, #6
 800d290:	e5ab      	b.n	800cdea <_vfprintf_r+0xe6e>
 800d292:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d294:	2b00      	cmp	r3, #0
 800d296:	bfd8      	it	le
 800d298:	f1c3 0602 	rsble	r6, r3, #2
 800d29c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d29e:	bfc8      	it	gt
 800d2a0:	2601      	movgt	r6, #1
 800d2a2:	18f3      	adds	r3, r6, r3
 800d2a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800d2a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d2aa:	e602      	b.n	800ceb2 <_vfprintf_r+0xf36>
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	dd30      	ble.n	800d312 <_vfprintf_r+0x1396>
 800d2b0:	f1bb 0f00 	cmp.w	fp, #0
 800d2b4:	d125      	bne.n	800d302 <_vfprintf_r+0x1386>
 800d2b6:	9b06      	ldr	r3, [sp, #24]
 800d2b8:	07de      	lsls	r6, r3, #31
 800d2ba:	d422      	bmi.n	800d302 <_vfprintf_r+0x1386>
 800d2bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d2be:	920b      	str	r2, [sp, #44]	; 0x2c
 800d2c0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d2c4:	e5f5      	b.n	800ceb2 <_vfprintf_r+0xf36>
 800d2c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d2c8:	e5d8      	b.n	800ce7c <_vfprintf_r+0xf00>
 800d2ca:	3330      	adds	r3, #48	; 0x30
 800d2cc:	2230      	movs	r2, #48	; 0x30
 800d2ce:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800d2d2:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 800d2d6:	ab1e      	add	r3, sp, #120	; 0x78
 800d2d8:	e7bb      	b.n	800d252 <_vfprintf_r+0x12d6>
 800d2da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2dc:	3301      	adds	r3, #1
 800d2de:	930b      	str	r3, [sp, #44]	; 0x2c
 800d2e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d2e4:	e5e5      	b.n	800ceb2 <_vfprintf_r+0xf36>
 800d2e6:	9807      	ldr	r0, [sp, #28]
 800d2e8:	4651      	mov	r1, sl
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	f7fd f831 	bl	800a354 <__aeabi_dcmpeq>
 800d2f2:	2800      	cmp	r0, #0
 800d2f4:	f47f aefb 	bne.w	800d0ee <_vfprintf_r+0x1172>
 800d2f8:	f1c7 0701 	rsb	r7, r7, #1
 800d2fc:	971b      	str	r7, [sp, #108]	; 0x6c
 800d2fe:	443e      	add	r6, r7
 800d300:	e5a9      	b.n	800ce56 <_vfprintf_r+0xeda>
 800d302:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d304:	f10b 0601 	add.w	r6, fp, #1
 800d308:	4433      	add	r3, r6
 800d30a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d30c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d310:	e5cf      	b.n	800ceb2 <_vfprintf_r+0xf36>
 800d312:	f1bb 0f00 	cmp.w	fp, #0
 800d316:	d11b      	bne.n	800d350 <_vfprintf_r+0x13d4>
 800d318:	9b06      	ldr	r3, [sp, #24]
 800d31a:	07d8      	lsls	r0, r3, #31
 800d31c:	d418      	bmi.n	800d350 <_vfprintf_r+0x13d4>
 800d31e:	2301      	movs	r3, #1
 800d320:	930b      	str	r3, [sp, #44]	; 0x2c
 800d322:	e5c6      	b.n	800ceb2 <_vfprintf_r+0xf36>
 800d324:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d326:	682e      	ldr	r6, [r5, #0]
 800d328:	4628      	mov	r0, r5
 800d32a:	3004      	adds	r0, #4
 800d32c:	2e00      	cmp	r6, #0
 800d32e:	785d      	ldrb	r5, [r3, #1]
 800d330:	900c      	str	r0, [sp, #48]	; 0x30
 800d332:	f6be ae94 	bge.w	800c05e <_vfprintf_r+0xe2>
 800d336:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800d33a:	f7fe be90 	b.w	800c05e <_vfprintf_r+0xe2>
 800d33e:	9b06      	ldr	r3, [sp, #24]
 800d340:	f013 0301 	ands.w	r3, r3, #1
 800d344:	d18d      	bne.n	800d262 <_vfprintf_r+0x12e6>
 800d346:	9310      	str	r3, [sp, #64]	; 0x40
 800d348:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d34a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d34e:	e5b0      	b.n	800ceb2 <_vfprintf_r+0xf36>
 800d350:	f10b 0302 	add.w	r3, fp, #2
 800d354:	930b      	str	r3, [sp, #44]	; 0x2c
 800d356:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d35a:	e5aa      	b.n	800ceb2 <_vfprintf_r+0xf36>
 800d35c:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 800d360:	e777      	b.n	800d252 <_vfprintf_r+0x12d6>
 800d362:	bf00      	nop

0800d364 <__sbprintf>:
 800d364:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 800d368:	460c      	mov	r4, r1
 800d36a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 800d36e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 800d372:	69e7      	ldr	r7, [r4, #28]
 800d374:	6e49      	ldr	r1, [r1, #100]	; 0x64
 800d376:	f8b4 900e 	ldrh.w	r9, [r4, #14]
 800d37a:	9119      	str	r1, [sp, #100]	; 0x64
 800d37c:	ad1a      	add	r5, sp, #104	; 0x68
 800d37e:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800d382:	f02e 0e02 	bic.w	lr, lr, #2
 800d386:	f04f 0c00 	mov.w	ip, #0
 800d38a:	9707      	str	r7, [sp, #28]
 800d38c:	4669      	mov	r1, sp
 800d38e:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800d390:	9500      	str	r5, [sp, #0]
 800d392:	9504      	str	r5, [sp, #16]
 800d394:	9602      	str	r6, [sp, #8]
 800d396:	9605      	str	r6, [sp, #20]
 800d398:	f8ad e00c 	strh.w	lr, [sp, #12]
 800d39c:	f8ad 900e 	strh.w	r9, [sp, #14]
 800d3a0:	9709      	str	r7, [sp, #36]	; 0x24
 800d3a2:	f8cd c018 	str.w	ip, [sp, #24]
 800d3a6:	4606      	mov	r6, r0
 800d3a8:	f7fe fde8 	bl	800bf7c <_vfprintf_r>
 800d3ac:	1e05      	subs	r5, r0, #0
 800d3ae:	db07      	blt.n	800d3c0 <__sbprintf+0x5c>
 800d3b0:	4630      	mov	r0, r6
 800d3b2:	4669      	mov	r1, sp
 800d3b4:	f001 f902 	bl	800e5bc <_fflush_r>
 800d3b8:	2800      	cmp	r0, #0
 800d3ba:	bf18      	it	ne
 800d3bc:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800d3c0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800d3c4:	065b      	lsls	r3, r3, #25
 800d3c6:	d503      	bpl.n	800d3d0 <__sbprintf+0x6c>
 800d3c8:	89a3      	ldrh	r3, [r4, #12]
 800d3ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3ce:	81a3      	strh	r3, [r4, #12]
 800d3d0:	4628      	mov	r0, r5
 800d3d2:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 800d3d6:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 800d3da:	bf00      	nop

0800d3dc <__swsetup_r>:
 800d3dc:	b538      	push	{r3, r4, r5, lr}
 800d3de:	4b2f      	ldr	r3, [pc, #188]	; (800d49c <__swsetup_r+0xc0>)
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	4605      	mov	r5, r0
 800d3e4:	460c      	mov	r4, r1
 800d3e6:	b113      	cbz	r3, 800d3ee <__swsetup_r+0x12>
 800d3e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d3ea:	2a00      	cmp	r2, #0
 800d3ec:	d036      	beq.n	800d45c <__swsetup_r+0x80>
 800d3ee:	89a2      	ldrh	r2, [r4, #12]
 800d3f0:	b293      	uxth	r3, r2
 800d3f2:	0718      	lsls	r0, r3, #28
 800d3f4:	d50c      	bpl.n	800d410 <__swsetup_r+0x34>
 800d3f6:	6920      	ldr	r0, [r4, #16]
 800d3f8:	b1a8      	cbz	r0, 800d426 <__swsetup_r+0x4a>
 800d3fa:	f013 0201 	ands.w	r2, r3, #1
 800d3fe:	d01e      	beq.n	800d43e <__swsetup_r+0x62>
 800d400:	6963      	ldr	r3, [r4, #20]
 800d402:	2200      	movs	r2, #0
 800d404:	425b      	negs	r3, r3
 800d406:	61a3      	str	r3, [r4, #24]
 800d408:	60a2      	str	r2, [r4, #8]
 800d40a:	b1f0      	cbz	r0, 800d44a <__swsetup_r+0x6e>
 800d40c:	2000      	movs	r0, #0
 800d40e:	bd38      	pop	{r3, r4, r5, pc}
 800d410:	06d9      	lsls	r1, r3, #27
 800d412:	d53b      	bpl.n	800d48c <__swsetup_r+0xb0>
 800d414:	0758      	lsls	r0, r3, #29
 800d416:	d425      	bmi.n	800d464 <__swsetup_r+0x88>
 800d418:	6920      	ldr	r0, [r4, #16]
 800d41a:	f042 0308 	orr.w	r3, r2, #8
 800d41e:	81a3      	strh	r3, [r4, #12]
 800d420:	b29b      	uxth	r3, r3
 800d422:	2800      	cmp	r0, #0
 800d424:	d1e9      	bne.n	800d3fa <__swsetup_r+0x1e>
 800d426:	f403 7220 	and.w	r2, r3, #640	; 0x280
 800d42a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800d42e:	d0e4      	beq.n	800d3fa <__swsetup_r+0x1e>
 800d430:	4628      	mov	r0, r5
 800d432:	4621      	mov	r1, r4
 800d434:	f001 fc4a 	bl	800eccc <__smakebuf_r>
 800d438:	89a3      	ldrh	r3, [r4, #12]
 800d43a:	6920      	ldr	r0, [r4, #16]
 800d43c:	e7dd      	b.n	800d3fa <__swsetup_r+0x1e>
 800d43e:	0799      	lsls	r1, r3, #30
 800d440:	bf58      	it	pl
 800d442:	6962      	ldrpl	r2, [r4, #20]
 800d444:	60a2      	str	r2, [r4, #8]
 800d446:	2800      	cmp	r0, #0
 800d448:	d1e0      	bne.n	800d40c <__swsetup_r+0x30>
 800d44a:	89a3      	ldrh	r3, [r4, #12]
 800d44c:	061a      	lsls	r2, r3, #24
 800d44e:	d5de      	bpl.n	800d40e <__swsetup_r+0x32>
 800d450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d454:	81a3      	strh	r3, [r4, #12]
 800d456:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d45a:	bd38      	pop	{r3, r4, r5, pc}
 800d45c:	4618      	mov	r0, r3
 800d45e:	f001 f941 	bl	800e6e4 <__sinit>
 800d462:	e7c4      	b.n	800d3ee <__swsetup_r+0x12>
 800d464:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d466:	b149      	cbz	r1, 800d47c <__swsetup_r+0xa0>
 800d468:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d46c:	4299      	cmp	r1, r3
 800d46e:	d003      	beq.n	800d478 <__swsetup_r+0x9c>
 800d470:	4628      	mov	r0, r5
 800d472:	f001 f98f 	bl	800e794 <_free_r>
 800d476:	89a2      	ldrh	r2, [r4, #12]
 800d478:	2300      	movs	r3, #0
 800d47a:	6323      	str	r3, [r4, #48]	; 0x30
 800d47c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 800d480:	2300      	movs	r3, #0
 800d482:	6920      	ldr	r0, [r4, #16]
 800d484:	6063      	str	r3, [r4, #4]
 800d486:	b292      	uxth	r2, r2
 800d488:	6020      	str	r0, [r4, #0]
 800d48a:	e7c6      	b.n	800d41a <__swsetup_r+0x3e>
 800d48c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d490:	2309      	movs	r3, #9
 800d492:	602b      	str	r3, [r5, #0]
 800d494:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d498:	81a2      	strh	r2, [r4, #12]
 800d49a:	bd38      	pop	{r3, r4, r5, pc}
 800d49c:	20000498 	.word	0x20000498

0800d4a0 <quorem>:
 800d4a0:	6902      	ldr	r2, [r0, #16]
 800d4a2:	690b      	ldr	r3, [r1, #16]
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	f300 808f 	bgt.w	800d5c8 <quorem+0x128>
 800d4aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4ae:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800d4b2:	f101 0714 	add.w	r7, r1, #20
 800d4b6:	f100 0b14 	add.w	fp, r0, #20
 800d4ba:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 800d4be:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 800d4c2:	ea4f 0488 	mov.w	r4, r8, lsl #2
 800d4c6:	b083      	sub	sp, #12
 800d4c8:	3201      	adds	r2, #1
 800d4ca:	fbb3 f9f2 	udiv	r9, r3, r2
 800d4ce:	eb0b 0304 	add.w	r3, fp, r4
 800d4d2:	9400      	str	r4, [sp, #0]
 800d4d4:	eb07 0a04 	add.w	sl, r7, r4
 800d4d8:	9301      	str	r3, [sp, #4]
 800d4da:	f1b9 0f00 	cmp.w	r9, #0
 800d4de:	d03b      	beq.n	800d558 <quorem+0xb8>
 800d4e0:	2600      	movs	r6, #0
 800d4e2:	4632      	mov	r2, r6
 800d4e4:	46bc      	mov	ip, r7
 800d4e6:	46de      	mov	lr, fp
 800d4e8:	4634      	mov	r4, r6
 800d4ea:	f85c 6b04 	ldr.w	r6, [ip], #4
 800d4ee:	f8de 5000 	ldr.w	r5, [lr]
 800d4f2:	b2b3      	uxth	r3, r6
 800d4f4:	0c36      	lsrs	r6, r6, #16
 800d4f6:	fb03 4409 	mla	r4, r3, r9, r4
 800d4fa:	fb06 f609 	mul.w	r6, r6, r9
 800d4fe:	eb06 4614 	add.w	r6, r6, r4, lsr #16
 800d502:	b2a3      	uxth	r3, r4
 800d504:	1ad3      	subs	r3, r2, r3
 800d506:	b2b4      	uxth	r4, r6
 800d508:	fa13 f385 	uxtah	r3, r3, r5
 800d50c:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
 800d510:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800d514:	b29b      	uxth	r3, r3
 800d516:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d51a:	45e2      	cmp	sl, ip
 800d51c:	ea4f 4224 	mov.w	r2, r4, asr #16
 800d520:	f84e 3b04 	str.w	r3, [lr], #4
 800d524:	ea4f 4416 	mov.w	r4, r6, lsr #16
 800d528:	d2df      	bcs.n	800d4ea <quorem+0x4a>
 800d52a:	9b00      	ldr	r3, [sp, #0]
 800d52c:	f85b 3003 	ldr.w	r3, [fp, r3]
 800d530:	b993      	cbnz	r3, 800d558 <quorem+0xb8>
 800d532:	9c01      	ldr	r4, [sp, #4]
 800d534:	1f23      	subs	r3, r4, #4
 800d536:	459b      	cmp	fp, r3
 800d538:	d20c      	bcs.n	800d554 <quorem+0xb4>
 800d53a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d53e:	b94b      	cbnz	r3, 800d554 <quorem+0xb4>
 800d540:	f1a4 0308 	sub.w	r3, r4, #8
 800d544:	e002      	b.n	800d54c <quorem+0xac>
 800d546:	681a      	ldr	r2, [r3, #0]
 800d548:	3b04      	subs	r3, #4
 800d54a:	b91a      	cbnz	r2, 800d554 <quorem+0xb4>
 800d54c:	459b      	cmp	fp, r3
 800d54e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d552:	d3f8      	bcc.n	800d546 <quorem+0xa6>
 800d554:	f8c0 8010 	str.w	r8, [r0, #16]
 800d558:	4604      	mov	r4, r0
 800d55a:	f002 f9c3 	bl	800f8e4 <__mcmp>
 800d55e:	2800      	cmp	r0, #0
 800d560:	db2e      	blt.n	800d5c0 <quorem+0x120>
 800d562:	f109 0901 	add.w	r9, r9, #1
 800d566:	465d      	mov	r5, fp
 800d568:	2300      	movs	r3, #0
 800d56a:	f857 1b04 	ldr.w	r1, [r7], #4
 800d56e:	6828      	ldr	r0, [r5, #0]
 800d570:	b28a      	uxth	r2, r1
 800d572:	1a9a      	subs	r2, r3, r2
 800d574:	0c09      	lsrs	r1, r1, #16
 800d576:	fa12 f280 	uxtah	r2, r2, r0
 800d57a:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 800d57e:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800d582:	b291      	uxth	r1, r2
 800d584:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800d588:	45ba      	cmp	sl, r7
 800d58a:	f845 1b04 	str.w	r1, [r5], #4
 800d58e:	ea4f 4323 	mov.w	r3, r3, asr #16
 800d592:	d2ea      	bcs.n	800d56a <quorem+0xca>
 800d594:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 800d598:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 800d59c:	b982      	cbnz	r2, 800d5c0 <quorem+0x120>
 800d59e:	1f1a      	subs	r2, r3, #4
 800d5a0:	4593      	cmp	fp, r2
 800d5a2:	d20b      	bcs.n	800d5bc <quorem+0x11c>
 800d5a4:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800d5a8:	b942      	cbnz	r2, 800d5bc <quorem+0x11c>
 800d5aa:	3b08      	subs	r3, #8
 800d5ac:	e002      	b.n	800d5b4 <quorem+0x114>
 800d5ae:	681a      	ldr	r2, [r3, #0]
 800d5b0:	3b04      	subs	r3, #4
 800d5b2:	b91a      	cbnz	r2, 800d5bc <quorem+0x11c>
 800d5b4:	459b      	cmp	fp, r3
 800d5b6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d5ba:	d3f8      	bcc.n	800d5ae <quorem+0x10e>
 800d5bc:	f8c4 8010 	str.w	r8, [r4, #16]
 800d5c0:	4648      	mov	r0, r9
 800d5c2:	b003      	add	sp, #12
 800d5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5c8:	2000      	movs	r0, #0
 800d5ca:	4770      	bx	lr
 800d5cc:	0000      	movs	r0, r0
	...

0800d5d0 <_dtoa_r>:
 800d5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5d4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800d5d6:	b097      	sub	sp, #92	; 0x5c
 800d5d8:	4604      	mov	r4, r0
 800d5da:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 800d5dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d5e0:	b141      	cbz	r1, 800d5f4 <_dtoa_r+0x24>
 800d5e2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d5e4:	604a      	str	r2, [r1, #4]
 800d5e6:	2301      	movs	r3, #1
 800d5e8:	4093      	lsls	r3, r2
 800d5ea:	608b      	str	r3, [r1, #8]
 800d5ec:	f001 ff96 	bl	800f51c <_Bfree>
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	6423      	str	r3, [r4, #64]	; 0x40
 800d5f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	4699      	mov	r9, r3
 800d5fc:	db36      	blt.n	800d66c <_dtoa_r+0x9c>
 800d5fe:	2300      	movs	r3, #0
 800d600:	602b      	str	r3, [r5, #0]
 800d602:	4ba5      	ldr	r3, [pc, #660]	; (800d898 <_dtoa_r+0x2c8>)
 800d604:	461a      	mov	r2, r3
 800d606:	ea09 0303 	and.w	r3, r9, r3
 800d60a:	4293      	cmp	r3, r2
 800d60c:	d017      	beq.n	800d63e <_dtoa_r+0x6e>
 800d60e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d612:	2200      	movs	r2, #0
 800d614:	4630      	mov	r0, r6
 800d616:	4639      	mov	r1, r7
 800d618:	2300      	movs	r3, #0
 800d61a:	f7fc fe9b 	bl	800a354 <__aeabi_dcmpeq>
 800d61e:	4680      	mov	r8, r0
 800d620:	2800      	cmp	r0, #0
 800d622:	d02b      	beq.n	800d67c <_dtoa_r+0xac>
 800d624:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d626:	2301      	movs	r3, #1
 800d628:	6013      	str	r3, [r2, #0]
 800d62a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	f000 80cb 	beq.w	800d7c8 <_dtoa_r+0x1f8>
 800d632:	489a      	ldr	r0, [pc, #616]	; (800d89c <_dtoa_r+0x2cc>)
 800d634:	6018      	str	r0, [r3, #0]
 800d636:	3801      	subs	r0, #1
 800d638:	b017      	add	sp, #92	; 0x5c
 800d63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d63e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d640:	f242 730f 	movw	r3, #9999	; 0x270f
 800d644:	6013      	str	r3, [r2, #0]
 800d646:	9b02      	ldr	r3, [sp, #8]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	f000 80a6 	beq.w	800d79a <_dtoa_r+0x1ca>
 800d64e:	4894      	ldr	r0, [pc, #592]	; (800d8a0 <_dtoa_r+0x2d0>)
 800d650:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800d652:	2b00      	cmp	r3, #0
 800d654:	d0f0      	beq.n	800d638 <_dtoa_r+0x68>
 800d656:	78c3      	ldrb	r3, [r0, #3]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	f000 80b7 	beq.w	800d7cc <_dtoa_r+0x1fc>
 800d65e:	f100 0308 	add.w	r3, r0, #8
 800d662:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d664:	6013      	str	r3, [r2, #0]
 800d666:	b017      	add	sp, #92	; 0x5c
 800d668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d66c:	9a03      	ldr	r2, [sp, #12]
 800d66e:	2301      	movs	r3, #1
 800d670:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
 800d674:	602b      	str	r3, [r5, #0]
 800d676:	f8cd 900c 	str.w	r9, [sp, #12]
 800d67a:	e7c2      	b.n	800d602 <_dtoa_r+0x32>
 800d67c:	aa15      	add	r2, sp, #84	; 0x54
 800d67e:	ab14      	add	r3, sp, #80	; 0x50
 800d680:	e88d 000c 	stmia.w	sp, {r2, r3}
 800d684:	4620      	mov	r0, r4
 800d686:	4632      	mov	r2, r6
 800d688:	463b      	mov	r3, r7
 800d68a:	f002 f9b9 	bl	800fa00 <__d2b>
 800d68e:	ea5f 5519 	movs.w	r5, r9, lsr #20
 800d692:	4683      	mov	fp, r0
 800d694:	f040 808a 	bne.w	800d7ac <_dtoa_r+0x1dc>
 800d698:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800d69c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800d69e:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800d6a2:	4445      	add	r5, r8
 800d6a4:	429d      	cmp	r5, r3
 800d6a6:	f2c0 8297 	blt.w	800dbd8 <_dtoa_r+0x608>
 800d6aa:	4a7e      	ldr	r2, [pc, #504]	; (800d8a4 <_dtoa_r+0x2d4>)
 800d6ac:	1b52      	subs	r2, r2, r5
 800d6ae:	fa09 f902 	lsl.w	r9, r9, r2
 800d6b2:	9a02      	ldr	r2, [sp, #8]
 800d6b4:	f205 4312 	addw	r3, r5, #1042	; 0x412
 800d6b8:	fa22 f003 	lsr.w	r0, r2, r3
 800d6bc:	ea49 0000 	orr.w	r0, r9, r0
 800d6c0:	f7fc fb6a 	bl	8009d98 <__aeabi_ui2d>
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	3d01      	subs	r5, #1
 800d6c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800d6cc:	930d      	str	r3, [sp, #52]	; 0x34
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	4b75      	ldr	r3, [pc, #468]	; (800d8a8 <_dtoa_r+0x2d8>)
 800d6d2:	f7fc fa23 	bl	8009b1c <__aeabi_dsub>
 800d6d6:	a36a      	add	r3, pc, #424	; (adr r3, 800d880 <_dtoa_r+0x2b0>)
 800d6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6dc:	f7fc fbd2 	bl	8009e84 <__aeabi_dmul>
 800d6e0:	a369      	add	r3, pc, #420	; (adr r3, 800d888 <_dtoa_r+0x2b8>)
 800d6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e6:	f7fc fa1b 	bl	8009b20 <__adddf3>
 800d6ea:	4606      	mov	r6, r0
 800d6ec:	4628      	mov	r0, r5
 800d6ee:	460f      	mov	r7, r1
 800d6f0:	f7fc fb62 	bl	8009db8 <__aeabi_i2d>
 800d6f4:	a366      	add	r3, pc, #408	; (adr r3, 800d890 <_dtoa_r+0x2c0>)
 800d6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6fa:	f7fc fbc3 	bl	8009e84 <__aeabi_dmul>
 800d6fe:	4602      	mov	r2, r0
 800d700:	460b      	mov	r3, r1
 800d702:	4630      	mov	r0, r6
 800d704:	4639      	mov	r1, r7
 800d706:	f7fc fa0b 	bl	8009b20 <__adddf3>
 800d70a:	4606      	mov	r6, r0
 800d70c:	460f      	mov	r7, r1
 800d70e:	f7fc fe53 	bl	800a3b8 <__aeabi_d2iz>
 800d712:	4639      	mov	r1, r7
 800d714:	9004      	str	r0, [sp, #16]
 800d716:	2200      	movs	r2, #0
 800d718:	4630      	mov	r0, r6
 800d71a:	2300      	movs	r3, #0
 800d71c:	f7fc fe24 	bl	800a368 <__aeabi_dcmplt>
 800d720:	2800      	cmp	r0, #0
 800d722:	f040 81a6 	bne.w	800da72 <_dtoa_r+0x4a2>
 800d726:	9b04      	ldr	r3, [sp, #16]
 800d728:	2b16      	cmp	r3, #22
 800d72a:	f200 819f 	bhi.w	800da6c <_dtoa_r+0x49c>
 800d72e:	9a04      	ldr	r2, [sp, #16]
 800d730:	4b5e      	ldr	r3, [pc, #376]	; (800d8ac <_dtoa_r+0x2dc>)
 800d732:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d736:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d73a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d73e:	f7fc fe31 	bl	800a3a4 <__aeabi_dcmpgt>
 800d742:	2800      	cmp	r0, #0
 800d744:	f000 824e 	beq.w	800dbe4 <_dtoa_r+0x614>
 800d748:	9b04      	ldr	r3, [sp, #16]
 800d74a:	3b01      	subs	r3, #1
 800d74c:	9304      	str	r3, [sp, #16]
 800d74e:	2300      	movs	r3, #0
 800d750:	930b      	str	r3, [sp, #44]	; 0x2c
 800d752:	ebc5 0508 	rsb	r5, r5, r8
 800d756:	f1b5 0a01 	subs.w	sl, r5, #1
 800d75a:	f100 81a1 	bmi.w	800daa0 <_dtoa_r+0x4d0>
 800d75e:	2300      	movs	r3, #0
 800d760:	9305      	str	r3, [sp, #20]
 800d762:	9b04      	ldr	r3, [sp, #16]
 800d764:	2b00      	cmp	r3, #0
 800d766:	f2c0 8192 	blt.w	800da8e <_dtoa_r+0x4be>
 800d76a:	449a      	add	sl, r3
 800d76c:	930a      	str	r3, [sp, #40]	; 0x28
 800d76e:	2300      	movs	r3, #0
 800d770:	9308      	str	r3, [sp, #32]
 800d772:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d774:	2b09      	cmp	r3, #9
 800d776:	d82b      	bhi.n	800d7d0 <_dtoa_r+0x200>
 800d778:	2b05      	cmp	r3, #5
 800d77a:	f340 8670 	ble.w	800e45e <_dtoa_r+0xe8e>
 800d77e:	3b04      	subs	r3, #4
 800d780:	9320      	str	r3, [sp, #128]	; 0x80
 800d782:	2500      	movs	r5, #0
 800d784:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d786:	3b02      	subs	r3, #2
 800d788:	2b03      	cmp	r3, #3
 800d78a:	f200 864e 	bhi.w	800e42a <_dtoa_r+0xe5a>
 800d78e:	e8df f013 	tbh	[pc, r3, lsl #1]
 800d792:	03cc      	.short	0x03cc
 800d794:	02b203be 	.word	0x02b203be
 800d798:	0663      	.short	0x0663
 800d79a:	4b41      	ldr	r3, [pc, #260]	; (800d8a0 <_dtoa_r+0x2d0>)
 800d79c:	4a44      	ldr	r2, [pc, #272]	; (800d8b0 <_dtoa_r+0x2e0>)
 800d79e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800d7a2:	2800      	cmp	r0, #0
 800d7a4:	bf14      	ite	ne
 800d7a6:	4618      	movne	r0, r3
 800d7a8:	4610      	moveq	r0, r2
 800d7aa:	e751      	b.n	800d650 <_dtoa_r+0x80>
 800d7ac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d7b0:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d7b4:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800d7b8:	4630      	mov	r0, r6
 800d7ba:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d7be:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d7c2:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800d7c6:	e782      	b.n	800d6ce <_dtoa_r+0xfe>
 800d7c8:	483a      	ldr	r0, [pc, #232]	; (800d8b4 <_dtoa_r+0x2e4>)
 800d7ca:	e735      	b.n	800d638 <_dtoa_r+0x68>
 800d7cc:	1cc3      	adds	r3, r0, #3
 800d7ce:	e748      	b.n	800d662 <_dtoa_r+0x92>
 800d7d0:	2100      	movs	r1, #0
 800d7d2:	6461      	str	r1, [r4, #68]	; 0x44
 800d7d4:	4620      	mov	r0, r4
 800d7d6:	9120      	str	r1, [sp, #128]	; 0x80
 800d7d8:	f001 fe7a 	bl	800f4d0 <_Balloc>
 800d7dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d7e0:	9306      	str	r3, [sp, #24]
 800d7e2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d7e4:	930c      	str	r3, [sp, #48]	; 0x30
 800d7e6:	2301      	movs	r3, #1
 800d7e8:	9007      	str	r0, [sp, #28]
 800d7ea:	9221      	str	r2, [sp, #132]	; 0x84
 800d7ec:	6420      	str	r0, [r4, #64]	; 0x40
 800d7ee:	9309      	str	r3, [sp, #36]	; 0x24
 800d7f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	f2c0 80d2 	blt.w	800d99c <_dtoa_r+0x3cc>
 800d7f8:	9a04      	ldr	r2, [sp, #16]
 800d7fa:	2a0e      	cmp	r2, #14
 800d7fc:	f300 80ce 	bgt.w	800d99c <_dtoa_r+0x3cc>
 800d800:	4b2a      	ldr	r3, [pc, #168]	; (800d8ac <_dtoa_r+0x2dc>)
 800d802:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d806:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d80a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	f2c0 838f 	blt.w	800df30 <_dtoa_r+0x960>
 800d812:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d816:	4642      	mov	r2, r8
 800d818:	464b      	mov	r3, r9
 800d81a:	4630      	mov	r0, r6
 800d81c:	4639      	mov	r1, r7
 800d81e:	f7fc fc5b 	bl	800a0d8 <__aeabi_ddiv>
 800d822:	f7fc fdc9 	bl	800a3b8 <__aeabi_d2iz>
 800d826:	4682      	mov	sl, r0
 800d828:	f7fc fac6 	bl	8009db8 <__aeabi_i2d>
 800d82c:	4642      	mov	r2, r8
 800d82e:	464b      	mov	r3, r9
 800d830:	f7fc fb28 	bl	8009e84 <__aeabi_dmul>
 800d834:	460b      	mov	r3, r1
 800d836:	4602      	mov	r2, r0
 800d838:	4639      	mov	r1, r7
 800d83a:	4630      	mov	r0, r6
 800d83c:	f7fc f96e 	bl	8009b1c <__aeabi_dsub>
 800d840:	9d07      	ldr	r5, [sp, #28]
 800d842:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 800d846:	702b      	strb	r3, [r5, #0]
 800d848:	9b06      	ldr	r3, [sp, #24]
 800d84a:	2b01      	cmp	r3, #1
 800d84c:	4606      	mov	r6, r0
 800d84e:	460f      	mov	r7, r1
 800d850:	f105 0501 	add.w	r5, r5, #1
 800d854:	d062      	beq.n	800d91c <_dtoa_r+0x34c>
 800d856:	2200      	movs	r2, #0
 800d858:	4b17      	ldr	r3, [pc, #92]	; (800d8b8 <_dtoa_r+0x2e8>)
 800d85a:	f7fc fb13 	bl	8009e84 <__aeabi_dmul>
 800d85e:	2200      	movs	r2, #0
 800d860:	2300      	movs	r3, #0
 800d862:	4606      	mov	r6, r0
 800d864:	460f      	mov	r7, r1
 800d866:	f7fc fd75 	bl	800a354 <__aeabi_dcmpeq>
 800d86a:	2800      	cmp	r0, #0
 800d86c:	f040 8083 	bne.w	800d976 <_dtoa_r+0x3a6>
 800d870:	f8cd b008 	str.w	fp, [sp, #8]
 800d874:	9405      	str	r4, [sp, #20]
 800d876:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800d87a:	9c06      	ldr	r4, [sp, #24]
 800d87c:	e029      	b.n	800d8d2 <_dtoa_r+0x302>
 800d87e:	bf00      	nop
 800d880:	636f4361 	.word	0x636f4361
 800d884:	3fd287a7 	.word	0x3fd287a7
 800d888:	8b60c8b3 	.word	0x8b60c8b3
 800d88c:	3fc68a28 	.word	0x3fc68a28
 800d890:	509f79fb 	.word	0x509f79fb
 800d894:	3fd34413 	.word	0x3fd34413
 800d898:	7ff00000 	.word	0x7ff00000
 800d89c:	08011e4d 	.word	0x08011e4d
 800d8a0:	08011e7c 	.word	0x08011e7c
 800d8a4:	fffffc0e 	.word	0xfffffc0e
 800d8a8:	3ff80000 	.word	0x3ff80000
 800d8ac:	08011e90 	.word	0x08011e90
 800d8b0:	08011e70 	.word	0x08011e70
 800d8b4:	08011e4c 	.word	0x08011e4c
 800d8b8:	40240000 	.word	0x40240000
 800d8bc:	f7fc fae2 	bl	8009e84 <__aeabi_dmul>
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	4606      	mov	r6, r0
 800d8c6:	460f      	mov	r7, r1
 800d8c8:	f7fc fd44 	bl	800a354 <__aeabi_dcmpeq>
 800d8cc:	2800      	cmp	r0, #0
 800d8ce:	f040 83de 	bne.w	800e08e <_dtoa_r+0xabe>
 800d8d2:	4642      	mov	r2, r8
 800d8d4:	464b      	mov	r3, r9
 800d8d6:	4630      	mov	r0, r6
 800d8d8:	4639      	mov	r1, r7
 800d8da:	f7fc fbfd 	bl	800a0d8 <__aeabi_ddiv>
 800d8de:	f7fc fd6b 	bl	800a3b8 <__aeabi_d2iz>
 800d8e2:	4682      	mov	sl, r0
 800d8e4:	f7fc fa68 	bl	8009db8 <__aeabi_i2d>
 800d8e8:	4642      	mov	r2, r8
 800d8ea:	464b      	mov	r3, r9
 800d8ec:	f7fc faca 	bl	8009e84 <__aeabi_dmul>
 800d8f0:	4602      	mov	r2, r0
 800d8f2:	460b      	mov	r3, r1
 800d8f4:	4630      	mov	r0, r6
 800d8f6:	4639      	mov	r1, r7
 800d8f8:	f7fc f910 	bl	8009b1c <__aeabi_dsub>
 800d8fc:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
 800d900:	f805 eb01 	strb.w	lr, [r5], #1
 800d904:	ebcb 0e05 	rsb	lr, fp, r5
 800d908:	4574      	cmp	r4, lr
 800d90a:	4606      	mov	r6, r0
 800d90c:	460f      	mov	r7, r1
 800d90e:	f04f 0200 	mov.w	r2, #0
 800d912:	4bb5      	ldr	r3, [pc, #724]	; (800dbe8 <_dtoa_r+0x618>)
 800d914:	d1d2      	bne.n	800d8bc <_dtoa_r+0x2ec>
 800d916:	f8dd b008 	ldr.w	fp, [sp, #8]
 800d91a:	9c05      	ldr	r4, [sp, #20]
 800d91c:	4632      	mov	r2, r6
 800d91e:	463b      	mov	r3, r7
 800d920:	4630      	mov	r0, r6
 800d922:	4639      	mov	r1, r7
 800d924:	f7fc f8fc 	bl	8009b20 <__adddf3>
 800d928:	4606      	mov	r6, r0
 800d92a:	460f      	mov	r7, r1
 800d92c:	4640      	mov	r0, r8
 800d92e:	4649      	mov	r1, r9
 800d930:	4632      	mov	r2, r6
 800d932:	463b      	mov	r3, r7
 800d934:	f7fc fd18 	bl	800a368 <__aeabi_dcmplt>
 800d938:	b948      	cbnz	r0, 800d94e <_dtoa_r+0x37e>
 800d93a:	4640      	mov	r0, r8
 800d93c:	4649      	mov	r1, r9
 800d93e:	4632      	mov	r2, r6
 800d940:	463b      	mov	r3, r7
 800d942:	f7fc fd07 	bl	800a354 <__aeabi_dcmpeq>
 800d946:	b1b0      	cbz	r0, 800d976 <_dtoa_r+0x3a6>
 800d948:	f01a 0f01 	tst.w	sl, #1
 800d94c:	d013      	beq.n	800d976 <_dtoa_r+0x3a6>
 800d94e:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 800d952:	9907      	ldr	r1, [sp, #28]
 800d954:	1e6b      	subs	r3, r5, #1
 800d956:	e004      	b.n	800d962 <_dtoa_r+0x392>
 800d958:	428b      	cmp	r3, r1
 800d95a:	f000 8440 	beq.w	800e1de <_dtoa_r+0xc0e>
 800d95e:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
 800d962:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d966:	f103 0501 	add.w	r5, r3, #1
 800d96a:	461a      	mov	r2, r3
 800d96c:	d0f4      	beq.n	800d958 <_dtoa_r+0x388>
 800d96e:	f108 0301 	add.w	r3, r8, #1
 800d972:	b2db      	uxtb	r3, r3
 800d974:	7013      	strb	r3, [r2, #0]
 800d976:	4620      	mov	r0, r4
 800d978:	4659      	mov	r1, fp
 800d97a:	f001 fdcf 	bl	800f51c <_Bfree>
 800d97e:	2200      	movs	r2, #0
 800d980:	9b04      	ldr	r3, [sp, #16]
 800d982:	702a      	strb	r2, [r5, #0]
 800d984:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d986:	3301      	adds	r3, #1
 800d988:	6013      	str	r3, [r2, #0]
 800d98a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	f000 8345 	beq.w	800e01c <_dtoa_r+0xa4c>
 800d992:	9807      	ldr	r0, [sp, #28]
 800d994:	601d      	str	r5, [r3, #0]
 800d996:	b017      	add	sp, #92	; 0x5c
 800d998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d99c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d99e:	2a00      	cmp	r2, #0
 800d9a0:	f000 8084 	beq.w	800daac <_dtoa_r+0x4dc>
 800d9a4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d9a6:	2a01      	cmp	r2, #1
 800d9a8:	f340 8304 	ble.w	800dfb4 <_dtoa_r+0x9e4>
 800d9ac:	9b06      	ldr	r3, [sp, #24]
 800d9ae:	1e5f      	subs	r7, r3, #1
 800d9b0:	9b08      	ldr	r3, [sp, #32]
 800d9b2:	42bb      	cmp	r3, r7
 800d9b4:	f2c0 83a9 	blt.w	800e10a <_dtoa_r+0xb3a>
 800d9b8:	1bdf      	subs	r7, r3, r7
 800d9ba:	9b06      	ldr	r3, [sp, #24]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	f2c0 849c 	blt.w	800e2fa <_dtoa_r+0xd2a>
 800d9c2:	9d05      	ldr	r5, [sp, #20]
 800d9c4:	9b06      	ldr	r3, [sp, #24]
 800d9c6:	9a05      	ldr	r2, [sp, #20]
 800d9c8:	4620      	mov	r0, r4
 800d9ca:	441a      	add	r2, r3
 800d9cc:	2101      	movs	r1, #1
 800d9ce:	9205      	str	r2, [sp, #20]
 800d9d0:	449a      	add	sl, r3
 800d9d2:	f001 fe3d 	bl	800f650 <__i2b>
 800d9d6:	4606      	mov	r6, r0
 800d9d8:	b165      	cbz	r5, 800d9f4 <_dtoa_r+0x424>
 800d9da:	f1ba 0f00 	cmp.w	sl, #0
 800d9de:	dd09      	ble.n	800d9f4 <_dtoa_r+0x424>
 800d9e0:	45aa      	cmp	sl, r5
 800d9e2:	9a05      	ldr	r2, [sp, #20]
 800d9e4:	4653      	mov	r3, sl
 800d9e6:	bfa8      	it	ge
 800d9e8:	462b      	movge	r3, r5
 800d9ea:	1ad2      	subs	r2, r2, r3
 800d9ec:	9205      	str	r2, [sp, #20]
 800d9ee:	1aed      	subs	r5, r5, r3
 800d9f0:	ebc3 0a0a 	rsb	sl, r3, sl
 800d9f4:	9b08      	ldr	r3, [sp, #32]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	dd1a      	ble.n	800da30 <_dtoa_r+0x460>
 800d9fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	f000 837d 	beq.w	800e0fc <_dtoa_r+0xb2c>
 800da02:	2f00      	cmp	r7, #0
 800da04:	dd10      	ble.n	800da28 <_dtoa_r+0x458>
 800da06:	4631      	mov	r1, r6
 800da08:	463a      	mov	r2, r7
 800da0a:	4620      	mov	r0, r4
 800da0c:	f001 fec4 	bl	800f798 <__pow5mult>
 800da10:	4606      	mov	r6, r0
 800da12:	465a      	mov	r2, fp
 800da14:	4631      	mov	r1, r6
 800da16:	4620      	mov	r0, r4
 800da18:	f001 fe24 	bl	800f664 <__multiply>
 800da1c:	4659      	mov	r1, fp
 800da1e:	4680      	mov	r8, r0
 800da20:	4620      	mov	r0, r4
 800da22:	f001 fd7b 	bl	800f51c <_Bfree>
 800da26:	46c3      	mov	fp, r8
 800da28:	9b08      	ldr	r3, [sp, #32]
 800da2a:	1bda      	subs	r2, r3, r7
 800da2c:	f040 82a2 	bne.w	800df74 <_dtoa_r+0x9a4>
 800da30:	4620      	mov	r0, r4
 800da32:	2101      	movs	r1, #1
 800da34:	f001 fe0c 	bl	800f650 <__i2b>
 800da38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	4680      	mov	r8, r0
 800da3e:	dd39      	ble.n	800dab4 <_dtoa_r+0x4e4>
 800da40:	4601      	mov	r1, r0
 800da42:	461a      	mov	r2, r3
 800da44:	4620      	mov	r0, r4
 800da46:	f001 fea7 	bl	800f798 <__pow5mult>
 800da4a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800da4c:	2b01      	cmp	r3, #1
 800da4e:	4680      	mov	r8, r0
 800da50:	f340 8296 	ble.w	800df80 <_dtoa_r+0x9b0>
 800da54:	f04f 0900 	mov.w	r9, #0
 800da58:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800da5c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800da60:	6918      	ldr	r0, [r3, #16]
 800da62:	f001 fda7 	bl	800f5b4 <__hi0bits>
 800da66:	f1c0 0020 	rsb	r0, r0, #32
 800da6a:	e02d      	b.n	800dac8 <_dtoa_r+0x4f8>
 800da6c:	2301      	movs	r3, #1
 800da6e:	930b      	str	r3, [sp, #44]	; 0x2c
 800da70:	e66f      	b.n	800d752 <_dtoa_r+0x182>
 800da72:	9804      	ldr	r0, [sp, #16]
 800da74:	f7fc f9a0 	bl	8009db8 <__aeabi_i2d>
 800da78:	4632      	mov	r2, r6
 800da7a:	463b      	mov	r3, r7
 800da7c:	f7fc fc6a 	bl	800a354 <__aeabi_dcmpeq>
 800da80:	2800      	cmp	r0, #0
 800da82:	f47f ae50 	bne.w	800d726 <_dtoa_r+0x156>
 800da86:	9b04      	ldr	r3, [sp, #16]
 800da88:	3b01      	subs	r3, #1
 800da8a:	9304      	str	r3, [sp, #16]
 800da8c:	e64b      	b.n	800d726 <_dtoa_r+0x156>
 800da8e:	9a05      	ldr	r2, [sp, #20]
 800da90:	9b04      	ldr	r3, [sp, #16]
 800da92:	1ad2      	subs	r2, r2, r3
 800da94:	425b      	negs	r3, r3
 800da96:	9308      	str	r3, [sp, #32]
 800da98:	2300      	movs	r3, #0
 800da9a:	9205      	str	r2, [sp, #20]
 800da9c:	930a      	str	r3, [sp, #40]	; 0x28
 800da9e:	e668      	b.n	800d772 <_dtoa_r+0x1a2>
 800daa0:	f1ca 0300 	rsb	r3, sl, #0
 800daa4:	9305      	str	r3, [sp, #20]
 800daa6:	f04f 0a00 	mov.w	sl, #0
 800daaa:	e65a      	b.n	800d762 <_dtoa_r+0x192>
 800daac:	9f08      	ldr	r7, [sp, #32]
 800daae:	9d05      	ldr	r5, [sp, #20]
 800dab0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800dab2:	e791      	b.n	800d9d8 <_dtoa_r+0x408>
 800dab4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800dab6:	2b01      	cmp	r3, #1
 800dab8:	f340 82b3 	ble.w	800e022 <_dtoa_r+0xa52>
 800dabc:	f04f 0900 	mov.w	r9, #0
 800dac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d1c8      	bne.n	800da58 <_dtoa_r+0x488>
 800dac6:	2001      	movs	r0, #1
 800dac8:	4450      	add	r0, sl
 800daca:	f010 001f 	ands.w	r0, r0, #31
 800dace:	f000 8081 	beq.w	800dbd4 <_dtoa_r+0x604>
 800dad2:	f1c0 0320 	rsb	r3, r0, #32
 800dad6:	2b04      	cmp	r3, #4
 800dad8:	f340 84b8 	ble.w	800e44c <_dtoa_r+0xe7c>
 800dadc:	f1c0 001c 	rsb	r0, r0, #28
 800dae0:	9b05      	ldr	r3, [sp, #20]
 800dae2:	4403      	add	r3, r0
 800dae4:	9305      	str	r3, [sp, #20]
 800dae6:	4405      	add	r5, r0
 800dae8:	4482      	add	sl, r0
 800daea:	9b05      	ldr	r3, [sp, #20]
 800daec:	2b00      	cmp	r3, #0
 800daee:	dd05      	ble.n	800dafc <_dtoa_r+0x52c>
 800daf0:	4659      	mov	r1, fp
 800daf2:	461a      	mov	r2, r3
 800daf4:	4620      	mov	r0, r4
 800daf6:	f001 fe9f 	bl	800f838 <__lshift>
 800dafa:	4683      	mov	fp, r0
 800dafc:	f1ba 0f00 	cmp.w	sl, #0
 800db00:	dd05      	ble.n	800db0e <_dtoa_r+0x53e>
 800db02:	4641      	mov	r1, r8
 800db04:	4652      	mov	r2, sl
 800db06:	4620      	mov	r0, r4
 800db08:	f001 fe96 	bl	800f838 <__lshift>
 800db0c:	4680      	mov	r8, r0
 800db0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db10:	2b00      	cmp	r3, #0
 800db12:	f040 8268 	bne.w	800dfe6 <_dtoa_r+0xa16>
 800db16:	9b06      	ldr	r3, [sp, #24]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	f340 8295 	ble.w	800e048 <_dtoa_r+0xa78>
 800db1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db20:	2b00      	cmp	r3, #0
 800db22:	d171      	bne.n	800dc08 <_dtoa_r+0x638>
 800db24:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800db28:	9f06      	ldr	r7, [sp, #24]
 800db2a:	464d      	mov	r5, r9
 800db2c:	e002      	b.n	800db34 <_dtoa_r+0x564>
 800db2e:	f001 fcff 	bl	800f530 <__multadd>
 800db32:	4683      	mov	fp, r0
 800db34:	4641      	mov	r1, r8
 800db36:	4658      	mov	r0, fp
 800db38:	f7ff fcb2 	bl	800d4a0 <quorem>
 800db3c:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 800db40:	f805 cb01 	strb.w	ip, [r5], #1
 800db44:	ebc9 0305 	rsb	r3, r9, r5
 800db48:	42bb      	cmp	r3, r7
 800db4a:	4620      	mov	r0, r4
 800db4c:	4659      	mov	r1, fp
 800db4e:	f04f 020a 	mov.w	r2, #10
 800db52:	f04f 0300 	mov.w	r3, #0
 800db56:	dbea      	blt.n	800db2e <_dtoa_r+0x55e>
 800db58:	9b07      	ldr	r3, [sp, #28]
 800db5a:	9a06      	ldr	r2, [sp, #24]
 800db5c:	2a01      	cmp	r2, #1
 800db5e:	bfac      	ite	ge
 800db60:	189b      	addge	r3, r3, r2
 800db62:	3301      	addlt	r3, #1
 800db64:	461d      	mov	r5, r3
 800db66:	f04f 0a00 	mov.w	sl, #0
 800db6a:	4659      	mov	r1, fp
 800db6c:	2201      	movs	r2, #1
 800db6e:	4620      	mov	r0, r4
 800db70:	f8cd c008 	str.w	ip, [sp, #8]
 800db74:	f001 fe60 	bl	800f838 <__lshift>
 800db78:	4641      	mov	r1, r8
 800db7a:	4683      	mov	fp, r0
 800db7c:	f001 feb2 	bl	800f8e4 <__mcmp>
 800db80:	2800      	cmp	r0, #0
 800db82:	f8dd c008 	ldr.w	ip, [sp, #8]
 800db86:	f340 82f6 	ble.w	800e176 <_dtoa_r+0xba6>
 800db8a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800db8e:	9907      	ldr	r1, [sp, #28]
 800db90:	1e6b      	subs	r3, r5, #1
 800db92:	e004      	b.n	800db9e <_dtoa_r+0x5ce>
 800db94:	428b      	cmp	r3, r1
 800db96:	f000 8273 	beq.w	800e080 <_dtoa_r+0xab0>
 800db9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800db9e:	2a39      	cmp	r2, #57	; 0x39
 800dba0:	f103 0501 	add.w	r5, r3, #1
 800dba4:	d0f6      	beq.n	800db94 <_dtoa_r+0x5c4>
 800dba6:	3201      	adds	r2, #1
 800dba8:	701a      	strb	r2, [r3, #0]
 800dbaa:	4641      	mov	r1, r8
 800dbac:	4620      	mov	r0, r4
 800dbae:	f001 fcb5 	bl	800f51c <_Bfree>
 800dbb2:	2e00      	cmp	r6, #0
 800dbb4:	f43f aedf 	beq.w	800d976 <_dtoa_r+0x3a6>
 800dbb8:	f1ba 0f00 	cmp.w	sl, #0
 800dbbc:	d005      	beq.n	800dbca <_dtoa_r+0x5fa>
 800dbbe:	45b2      	cmp	sl, r6
 800dbc0:	d003      	beq.n	800dbca <_dtoa_r+0x5fa>
 800dbc2:	4651      	mov	r1, sl
 800dbc4:	4620      	mov	r0, r4
 800dbc6:	f001 fca9 	bl	800f51c <_Bfree>
 800dbca:	4631      	mov	r1, r6
 800dbcc:	4620      	mov	r0, r4
 800dbce:	f001 fca5 	bl	800f51c <_Bfree>
 800dbd2:	e6d0      	b.n	800d976 <_dtoa_r+0x3a6>
 800dbd4:	201c      	movs	r0, #28
 800dbd6:	e783      	b.n	800dae0 <_dtoa_r+0x510>
 800dbd8:	4b04      	ldr	r3, [pc, #16]	; (800dbec <_dtoa_r+0x61c>)
 800dbda:	9a02      	ldr	r2, [sp, #8]
 800dbdc:	1b5b      	subs	r3, r3, r5
 800dbde:	fa02 f003 	lsl.w	r0, r2, r3
 800dbe2:	e56d      	b.n	800d6c0 <_dtoa_r+0xf0>
 800dbe4:	900b      	str	r0, [sp, #44]	; 0x2c
 800dbe6:	e5b4      	b.n	800d752 <_dtoa_r+0x182>
 800dbe8:	40240000 	.word	0x40240000
 800dbec:	fffffbee 	.word	0xfffffbee
 800dbf0:	4631      	mov	r1, r6
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	4620      	mov	r0, r4
 800dbf6:	220a      	movs	r2, #10
 800dbf8:	f001 fc9a 	bl	800f530 <__multadd>
 800dbfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	4606      	mov	r6, r0
 800dc02:	f340 840c 	ble.w	800e41e <_dtoa_r+0xe4e>
 800dc06:	9306      	str	r3, [sp, #24]
 800dc08:	2d00      	cmp	r5, #0
 800dc0a:	dd05      	ble.n	800dc18 <_dtoa_r+0x648>
 800dc0c:	4631      	mov	r1, r6
 800dc0e:	462a      	mov	r2, r5
 800dc10:	4620      	mov	r0, r4
 800dc12:	f001 fe11 	bl	800f838 <__lshift>
 800dc16:	4606      	mov	r6, r0
 800dc18:	f1b9 0f00 	cmp.w	r9, #0
 800dc1c:	f040 82e9 	bne.w	800e1f2 <_dtoa_r+0xc22>
 800dc20:	46b1      	mov	r9, r6
 800dc22:	9b06      	ldr	r3, [sp, #24]
 800dc24:	9a07      	ldr	r2, [sp, #28]
 800dc26:	3b01      	subs	r3, #1
 800dc28:	18d3      	adds	r3, r2, r3
 800dc2a:	9308      	str	r3, [sp, #32]
 800dc2c:	9b02      	ldr	r3, [sp, #8]
 800dc2e:	f003 0301 	and.w	r3, r3, #1
 800dc32:	9309      	str	r3, [sp, #36]	; 0x24
 800dc34:	4617      	mov	r7, r2
 800dc36:	4641      	mov	r1, r8
 800dc38:	4658      	mov	r0, fp
 800dc3a:	f7ff fc31 	bl	800d4a0 <quorem>
 800dc3e:	4631      	mov	r1, r6
 800dc40:	4605      	mov	r5, r0
 800dc42:	4658      	mov	r0, fp
 800dc44:	f001 fe4e 	bl	800f8e4 <__mcmp>
 800dc48:	464a      	mov	r2, r9
 800dc4a:	4682      	mov	sl, r0
 800dc4c:	4641      	mov	r1, r8
 800dc4e:	4620      	mov	r0, r4
 800dc50:	f001 fe6c 	bl	800f92c <__mdiff>
 800dc54:	68c2      	ldr	r2, [r0, #12]
 800dc56:	4603      	mov	r3, r0
 800dc58:	f105 0c30 	add.w	ip, r5, #48	; 0x30
 800dc5c:	2a00      	cmp	r2, #0
 800dc5e:	f040 81b8 	bne.w	800dfd2 <_dtoa_r+0xa02>
 800dc62:	4619      	mov	r1, r3
 800dc64:	4658      	mov	r0, fp
 800dc66:	f8cd c018 	str.w	ip, [sp, #24]
 800dc6a:	9305      	str	r3, [sp, #20]
 800dc6c:	f001 fe3a 	bl	800f8e4 <__mcmp>
 800dc70:	9b05      	ldr	r3, [sp, #20]
 800dc72:	9002      	str	r0, [sp, #8]
 800dc74:	4619      	mov	r1, r3
 800dc76:	4620      	mov	r0, r4
 800dc78:	f001 fc50 	bl	800f51c <_Bfree>
 800dc7c:	9a02      	ldr	r2, [sp, #8]
 800dc7e:	f8dd c018 	ldr.w	ip, [sp, #24]
 800dc82:	b92a      	cbnz	r2, 800dc90 <_dtoa_r+0x6c0>
 800dc84:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800dc86:	b91b      	cbnz	r3, 800dc90 <_dtoa_r+0x6c0>
 800dc88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	f000 83a7 	beq.w	800e3de <_dtoa_r+0xe0e>
 800dc90:	f1ba 0f00 	cmp.w	sl, #0
 800dc94:	f2c0 8251 	blt.w	800e13a <_dtoa_r+0xb6a>
 800dc98:	d105      	bne.n	800dca6 <_dtoa_r+0x6d6>
 800dc9a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800dc9c:	b91b      	cbnz	r3, 800dca6 <_dtoa_r+0x6d6>
 800dc9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	f000 824a 	beq.w	800e13a <_dtoa_r+0xb6a>
 800dca6:	2a00      	cmp	r2, #0
 800dca8:	f300 82b7 	bgt.w	800e21a <_dtoa_r+0xc4a>
 800dcac:	9b08      	ldr	r3, [sp, #32]
 800dcae:	f887 c000 	strb.w	ip, [r7]
 800dcb2:	f107 0a01 	add.w	sl, r7, #1
 800dcb6:	429f      	cmp	r7, r3
 800dcb8:	4655      	mov	r5, sl
 800dcba:	f000 82ba 	beq.w	800e232 <_dtoa_r+0xc62>
 800dcbe:	4659      	mov	r1, fp
 800dcc0:	220a      	movs	r2, #10
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	4620      	mov	r0, r4
 800dcc6:	f001 fc33 	bl	800f530 <__multadd>
 800dcca:	454e      	cmp	r6, r9
 800dccc:	4683      	mov	fp, r0
 800dcce:	4631      	mov	r1, r6
 800dcd0:	4620      	mov	r0, r4
 800dcd2:	f04f 020a 	mov.w	r2, #10
 800dcd6:	f04f 0300 	mov.w	r3, #0
 800dcda:	f000 8174 	beq.w	800dfc6 <_dtoa_r+0x9f6>
 800dcde:	f001 fc27 	bl	800f530 <__multadd>
 800dce2:	4649      	mov	r1, r9
 800dce4:	4606      	mov	r6, r0
 800dce6:	220a      	movs	r2, #10
 800dce8:	4620      	mov	r0, r4
 800dcea:	2300      	movs	r3, #0
 800dcec:	f001 fc20 	bl	800f530 <__multadd>
 800dcf0:	4657      	mov	r7, sl
 800dcf2:	4681      	mov	r9, r0
 800dcf4:	e79f      	b.n	800dc36 <_dtoa_r+0x666>
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	9309      	str	r3, [sp, #36]	; 0x24
 800dcfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	f340 8213 	ble.w	800e128 <_dtoa_r+0xb58>
 800dd02:	461f      	mov	r7, r3
 800dd04:	461e      	mov	r6, r3
 800dd06:	930c      	str	r3, [sp, #48]	; 0x30
 800dd08:	9306      	str	r3, [sp, #24]
 800dd0a:	2100      	movs	r1, #0
 800dd0c:	2f17      	cmp	r7, #23
 800dd0e:	6461      	str	r1, [r4, #68]	; 0x44
 800dd10:	d90a      	bls.n	800dd28 <_dtoa_r+0x758>
 800dd12:	2201      	movs	r2, #1
 800dd14:	2304      	movs	r3, #4
 800dd16:	005b      	lsls	r3, r3, #1
 800dd18:	f103 0014 	add.w	r0, r3, #20
 800dd1c:	4287      	cmp	r7, r0
 800dd1e:	4611      	mov	r1, r2
 800dd20:	f102 0201 	add.w	r2, r2, #1
 800dd24:	d2f7      	bcs.n	800dd16 <_dtoa_r+0x746>
 800dd26:	6461      	str	r1, [r4, #68]	; 0x44
 800dd28:	4620      	mov	r0, r4
 800dd2a:	f001 fbd1 	bl	800f4d0 <_Balloc>
 800dd2e:	2e0e      	cmp	r6, #14
 800dd30:	9007      	str	r0, [sp, #28]
 800dd32:	6420      	str	r0, [r4, #64]	; 0x40
 800dd34:	f63f ad5c 	bhi.w	800d7f0 <_dtoa_r+0x220>
 800dd38:	2d00      	cmp	r5, #0
 800dd3a:	f43f ad59 	beq.w	800d7f0 <_dtoa_r+0x220>
 800dd3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dd42:	9904      	ldr	r1, [sp, #16]
 800dd44:	2900      	cmp	r1, #0
 800dd46:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800dd4a:	f340 8221 	ble.w	800e190 <_dtoa_r+0xbc0>
 800dd4e:	4bb7      	ldr	r3, [pc, #732]	; (800e02c <_dtoa_r+0xa5c>)
 800dd50:	f001 020f 	and.w	r2, r1, #15
 800dd54:	110d      	asrs	r5, r1, #4
 800dd56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd5a:	06e9      	lsls	r1, r5, #27
 800dd5c:	e9d3 6700 	ldrd	r6, r7, [r3]
 800dd60:	f140 81db 	bpl.w	800e11a <_dtoa_r+0xb4a>
 800dd64:	4bb2      	ldr	r3, [pc, #712]	; (800e030 <_dtoa_r+0xa60>)
 800dd66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800dd6a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dd6e:	f7fc f9b3 	bl	800a0d8 <__aeabi_ddiv>
 800dd72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dd76:	f005 050f 	and.w	r5, r5, #15
 800dd7a:	f04f 0803 	mov.w	r8, #3
 800dd7e:	b18d      	cbz	r5, 800dda4 <_dtoa_r+0x7d4>
 800dd80:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 800e030 <_dtoa_r+0xa60>
 800dd84:	4630      	mov	r0, r6
 800dd86:	4639      	mov	r1, r7
 800dd88:	07ea      	lsls	r2, r5, #31
 800dd8a:	d505      	bpl.n	800dd98 <_dtoa_r+0x7c8>
 800dd8c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800dd90:	f108 0801 	add.w	r8, r8, #1
 800dd94:	f7fc f876 	bl	8009e84 <__aeabi_dmul>
 800dd98:	106d      	asrs	r5, r5, #1
 800dd9a:	f109 0908 	add.w	r9, r9, #8
 800dd9e:	d1f3      	bne.n	800dd88 <_dtoa_r+0x7b8>
 800dda0:	4606      	mov	r6, r0
 800dda2:	460f      	mov	r7, r1
 800dda4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dda8:	4632      	mov	r2, r6
 800ddaa:	463b      	mov	r3, r7
 800ddac:	f7fc f994 	bl	800a0d8 <__aeabi_ddiv>
 800ddb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ddb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ddb6:	b143      	cbz	r3, 800ddca <_dtoa_r+0x7fa>
 800ddb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	4b9d      	ldr	r3, [pc, #628]	; (800e034 <_dtoa_r+0xa64>)
 800ddc0:	f7fc fad2 	bl	800a368 <__aeabi_dcmplt>
 800ddc4:	2800      	cmp	r0, #0
 800ddc6:	f040 82ac 	bne.w	800e322 <_dtoa_r+0xd52>
 800ddca:	4640      	mov	r0, r8
 800ddcc:	f7fb fff4 	bl	8009db8 <__aeabi_i2d>
 800ddd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ddd4:	f7fc f856 	bl	8009e84 <__aeabi_dmul>
 800ddd8:	4b97      	ldr	r3, [pc, #604]	; (800e038 <_dtoa_r+0xa68>)
 800ddda:	2200      	movs	r2, #0
 800dddc:	f7fb fea0 	bl	8009b20 <__adddf3>
 800dde0:	9b06      	ldr	r3, [sp, #24]
 800dde2:	4606      	mov	r6, r0
 800dde4:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	f000 8162 	beq.w	800e0b2 <_dtoa_r+0xae2>
 800ddee:	9b04      	ldr	r3, [sp, #16]
 800ddf0:	f8dd 9018 	ldr.w	r9, [sp, #24]
 800ddf4:	9312      	str	r3, [sp, #72]	; 0x48
 800ddf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	f000 8221 	beq.w	800e240 <_dtoa_r+0xc70>
 800ddfe:	4b8b      	ldr	r3, [pc, #556]	; (800e02c <_dtoa_r+0xa5c>)
 800de00:	498e      	ldr	r1, [pc, #568]	; (800e03c <_dtoa_r+0xa6c>)
 800de02:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800de06:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800de0a:	2000      	movs	r0, #0
 800de0c:	f7fc f964 	bl	800a0d8 <__aeabi_ddiv>
 800de10:	4632      	mov	r2, r6
 800de12:	463b      	mov	r3, r7
 800de14:	f7fb fe82 	bl	8009b1c <__aeabi_dsub>
 800de18:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800de1c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800de20:	4639      	mov	r1, r7
 800de22:	4630      	mov	r0, r6
 800de24:	f7fc fac8 	bl	800a3b8 <__aeabi_d2iz>
 800de28:	4605      	mov	r5, r0
 800de2a:	f7fb ffc5 	bl	8009db8 <__aeabi_i2d>
 800de2e:	3530      	adds	r5, #48	; 0x30
 800de30:	4602      	mov	r2, r0
 800de32:	460b      	mov	r3, r1
 800de34:	4630      	mov	r0, r6
 800de36:	4639      	mov	r1, r7
 800de38:	f7fb fe70 	bl	8009b1c <__aeabi_dsub>
 800de3c:	fa5f f885 	uxtb.w	r8, r5
 800de40:	9d07      	ldr	r5, [sp, #28]
 800de42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800de46:	f885 8000 	strb.w	r8, [r5]
 800de4a:	4606      	mov	r6, r0
 800de4c:	460f      	mov	r7, r1
 800de4e:	3501      	adds	r5, #1
 800de50:	f7fc fa8a 	bl	800a368 <__aeabi_dcmplt>
 800de54:	2800      	cmp	r0, #0
 800de56:	f040 82b2 	bne.w	800e3be <_dtoa_r+0xdee>
 800de5a:	4632      	mov	r2, r6
 800de5c:	463b      	mov	r3, r7
 800de5e:	2000      	movs	r0, #0
 800de60:	4974      	ldr	r1, [pc, #464]	; (800e034 <_dtoa_r+0xa64>)
 800de62:	f7fb fe5b 	bl	8009b1c <__aeabi_dsub>
 800de66:	4602      	mov	r2, r0
 800de68:	460b      	mov	r3, r1
 800de6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800de6e:	f7fc fa99 	bl	800a3a4 <__aeabi_dcmpgt>
 800de72:	2800      	cmp	r0, #0
 800de74:	f040 82ac 	bne.w	800e3d0 <_dtoa_r+0xe00>
 800de78:	f1b9 0f01 	cmp.w	r9, #1
 800de7c:	f340 8138 	ble.w	800e0f0 <_dtoa_r+0xb20>
 800de80:	9b07      	ldr	r3, [sp, #28]
 800de82:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
 800de86:	f8cd b008 	str.w	fp, [sp, #8]
 800de8a:	4499      	add	r9, r3
 800de8c:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
 800de90:	46a0      	mov	r8, r4
 800de92:	e00d      	b.n	800deb0 <_dtoa_r+0x8e0>
 800de94:	2000      	movs	r0, #0
 800de96:	4967      	ldr	r1, [pc, #412]	; (800e034 <_dtoa_r+0xa64>)
 800de98:	f7fb fe40 	bl	8009b1c <__aeabi_dsub>
 800de9c:	4652      	mov	r2, sl
 800de9e:	465b      	mov	r3, fp
 800dea0:	f7fc fa62 	bl	800a368 <__aeabi_dcmplt>
 800dea4:	2800      	cmp	r0, #0
 800dea6:	f040 828e 	bne.w	800e3c6 <_dtoa_r+0xdf6>
 800deaa:	454d      	cmp	r5, r9
 800deac:	f000 811b 	beq.w	800e0e6 <_dtoa_r+0xb16>
 800deb0:	4650      	mov	r0, sl
 800deb2:	4659      	mov	r1, fp
 800deb4:	2200      	movs	r2, #0
 800deb6:	4b62      	ldr	r3, [pc, #392]	; (800e040 <_dtoa_r+0xa70>)
 800deb8:	f7fb ffe4 	bl	8009e84 <__aeabi_dmul>
 800debc:	2200      	movs	r2, #0
 800debe:	4b60      	ldr	r3, [pc, #384]	; (800e040 <_dtoa_r+0xa70>)
 800dec0:	4682      	mov	sl, r0
 800dec2:	468b      	mov	fp, r1
 800dec4:	4630      	mov	r0, r6
 800dec6:	4639      	mov	r1, r7
 800dec8:	f7fb ffdc 	bl	8009e84 <__aeabi_dmul>
 800decc:	460f      	mov	r7, r1
 800dece:	4606      	mov	r6, r0
 800ded0:	f7fc fa72 	bl	800a3b8 <__aeabi_d2iz>
 800ded4:	4604      	mov	r4, r0
 800ded6:	f7fb ff6f 	bl	8009db8 <__aeabi_i2d>
 800deda:	4602      	mov	r2, r0
 800dedc:	460b      	mov	r3, r1
 800dede:	4630      	mov	r0, r6
 800dee0:	4639      	mov	r1, r7
 800dee2:	f7fb fe1b 	bl	8009b1c <__aeabi_dsub>
 800dee6:	3430      	adds	r4, #48	; 0x30
 800dee8:	b2e4      	uxtb	r4, r4
 800deea:	4652      	mov	r2, sl
 800deec:	465b      	mov	r3, fp
 800deee:	f805 4b01 	strb.w	r4, [r5], #1
 800def2:	4606      	mov	r6, r0
 800def4:	460f      	mov	r7, r1
 800def6:	f7fc fa37 	bl	800a368 <__aeabi_dcmplt>
 800defa:	4632      	mov	r2, r6
 800defc:	463b      	mov	r3, r7
 800defe:	2800      	cmp	r0, #0
 800df00:	d0c8      	beq.n	800de94 <_dtoa_r+0x8c4>
 800df02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df04:	f8dd b008 	ldr.w	fp, [sp, #8]
 800df08:	9304      	str	r3, [sp, #16]
 800df0a:	4644      	mov	r4, r8
 800df0c:	e533      	b.n	800d976 <_dtoa_r+0x3a6>
 800df0e:	2300      	movs	r3, #0
 800df10:	9309      	str	r3, [sp, #36]	; 0x24
 800df12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800df14:	9a04      	ldr	r2, [sp, #16]
 800df16:	4413      	add	r3, r2
 800df18:	930c      	str	r3, [sp, #48]	; 0x30
 800df1a:	3301      	adds	r3, #1
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	9306      	str	r3, [sp, #24]
 800df20:	f340 8109 	ble.w	800e136 <_dtoa_r+0xb66>
 800df24:	9e06      	ldr	r6, [sp, #24]
 800df26:	4637      	mov	r7, r6
 800df28:	e6ef      	b.n	800dd0a <_dtoa_r+0x73a>
 800df2a:	2300      	movs	r3, #0
 800df2c:	9309      	str	r3, [sp, #36]	; 0x24
 800df2e:	e6e4      	b.n	800dcfa <_dtoa_r+0x72a>
 800df30:	9b06      	ldr	r3, [sp, #24]
 800df32:	2b00      	cmp	r3, #0
 800df34:	f73f ac6d 	bgt.w	800d812 <_dtoa_r+0x242>
 800df38:	f040 8262 	bne.w	800e400 <_dtoa_r+0xe30>
 800df3c:	4640      	mov	r0, r8
 800df3e:	2200      	movs	r2, #0
 800df40:	4b40      	ldr	r3, [pc, #256]	; (800e044 <_dtoa_r+0xa74>)
 800df42:	4649      	mov	r1, r9
 800df44:	f7fb ff9e 	bl	8009e84 <__aeabi_dmul>
 800df48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800df4c:	f7fc fa20 	bl	800a390 <__aeabi_dcmpge>
 800df50:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800df54:	4646      	mov	r6, r8
 800df56:	2800      	cmp	r0, #0
 800df58:	f000 808a 	beq.w	800e070 <_dtoa_r+0xaa0>
 800df5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800df5e:	9d07      	ldr	r5, [sp, #28]
 800df60:	43db      	mvns	r3, r3
 800df62:	9304      	str	r3, [sp, #16]
 800df64:	4641      	mov	r1, r8
 800df66:	4620      	mov	r0, r4
 800df68:	f001 fad8 	bl	800f51c <_Bfree>
 800df6c:	2e00      	cmp	r6, #0
 800df6e:	f47f ae2c 	bne.w	800dbca <_dtoa_r+0x5fa>
 800df72:	e500      	b.n	800d976 <_dtoa_r+0x3a6>
 800df74:	4659      	mov	r1, fp
 800df76:	4620      	mov	r0, r4
 800df78:	f001 fc0e 	bl	800f798 <__pow5mult>
 800df7c:	4683      	mov	fp, r0
 800df7e:	e557      	b.n	800da30 <_dtoa_r+0x460>
 800df80:	9b02      	ldr	r3, [sp, #8]
 800df82:	2b00      	cmp	r3, #0
 800df84:	f47f ad66 	bne.w	800da54 <_dtoa_r+0x484>
 800df88:	9b03      	ldr	r3, [sp, #12]
 800df8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df8e:	2b00      	cmp	r3, #0
 800df90:	f47f ad94 	bne.w	800dabc <_dtoa_r+0x4ec>
 800df94:	9b03      	ldr	r3, [sp, #12]
 800df96:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800df9a:	0d3f      	lsrs	r7, r7, #20
 800df9c:	053f      	lsls	r7, r7, #20
 800df9e:	2f00      	cmp	r7, #0
 800dfa0:	f000 821a 	beq.w	800e3d8 <_dtoa_r+0xe08>
 800dfa4:	9b05      	ldr	r3, [sp, #20]
 800dfa6:	3301      	adds	r3, #1
 800dfa8:	9305      	str	r3, [sp, #20]
 800dfaa:	f10a 0a01 	add.w	sl, sl, #1
 800dfae:	f04f 0901 	mov.w	r9, #1
 800dfb2:	e585      	b.n	800dac0 <_dtoa_r+0x4f0>
 800dfb4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dfb6:	2a00      	cmp	r2, #0
 800dfb8:	f000 81a5 	beq.w	800e306 <_dtoa_r+0xd36>
 800dfbc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dfc0:	9f08      	ldr	r7, [sp, #32]
 800dfc2:	9d05      	ldr	r5, [sp, #20]
 800dfc4:	e4ff      	b.n	800d9c6 <_dtoa_r+0x3f6>
 800dfc6:	f001 fab3 	bl	800f530 <__multadd>
 800dfca:	4657      	mov	r7, sl
 800dfcc:	4606      	mov	r6, r0
 800dfce:	4681      	mov	r9, r0
 800dfd0:	e631      	b.n	800dc36 <_dtoa_r+0x666>
 800dfd2:	4601      	mov	r1, r0
 800dfd4:	4620      	mov	r0, r4
 800dfd6:	f8cd c008 	str.w	ip, [sp, #8]
 800dfda:	f001 fa9f 	bl	800f51c <_Bfree>
 800dfde:	2201      	movs	r2, #1
 800dfe0:	f8dd c008 	ldr.w	ip, [sp, #8]
 800dfe4:	e654      	b.n	800dc90 <_dtoa_r+0x6c0>
 800dfe6:	4658      	mov	r0, fp
 800dfe8:	4641      	mov	r1, r8
 800dfea:	f001 fc7b 	bl	800f8e4 <__mcmp>
 800dfee:	2800      	cmp	r0, #0
 800dff0:	f6bf ad91 	bge.w	800db16 <_dtoa_r+0x546>
 800dff4:	9f04      	ldr	r7, [sp, #16]
 800dff6:	4659      	mov	r1, fp
 800dff8:	2300      	movs	r3, #0
 800dffa:	4620      	mov	r0, r4
 800dffc:	220a      	movs	r2, #10
 800dffe:	3f01      	subs	r7, #1
 800e000:	9704      	str	r7, [sp, #16]
 800e002:	f001 fa95 	bl	800f530 <__multadd>
 800e006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e008:	4683      	mov	fp, r0
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	f47f adf0 	bne.w	800dbf0 <_dtoa_r+0x620>
 800e010:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e012:	2b00      	cmp	r3, #0
 800e014:	f340 81f8 	ble.w	800e408 <_dtoa_r+0xe38>
 800e018:	9306      	str	r3, [sp, #24]
 800e01a:	e583      	b.n	800db24 <_dtoa_r+0x554>
 800e01c:	9807      	ldr	r0, [sp, #28]
 800e01e:	f7ff bb0b 	b.w	800d638 <_dtoa_r+0x68>
 800e022:	9b02      	ldr	r3, [sp, #8]
 800e024:	2b00      	cmp	r3, #0
 800e026:	f47f ad49 	bne.w	800dabc <_dtoa_r+0x4ec>
 800e02a:	e7ad      	b.n	800df88 <_dtoa_r+0x9b8>
 800e02c:	08011e90 	.word	0x08011e90
 800e030:	08011f68 	.word	0x08011f68
 800e034:	3ff00000 	.word	0x3ff00000
 800e038:	401c0000 	.word	0x401c0000
 800e03c:	3fe00000 	.word	0x3fe00000
 800e040:	40240000 	.word	0x40240000
 800e044:	40140000 	.word	0x40140000
 800e048:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e04a:	2b02      	cmp	r3, #2
 800e04c:	f77f ad67 	ble.w	800db1e <_dtoa_r+0x54e>
 800e050:	9b06      	ldr	r3, [sp, #24]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d182      	bne.n	800df5c <_dtoa_r+0x98c>
 800e056:	4641      	mov	r1, r8
 800e058:	2205      	movs	r2, #5
 800e05a:	4620      	mov	r0, r4
 800e05c:	f001 fa68 	bl	800f530 <__multadd>
 800e060:	4680      	mov	r8, r0
 800e062:	4641      	mov	r1, r8
 800e064:	4658      	mov	r0, fp
 800e066:	f001 fc3d 	bl	800f8e4 <__mcmp>
 800e06a:	2800      	cmp	r0, #0
 800e06c:	f77f af76 	ble.w	800df5c <_dtoa_r+0x98c>
 800e070:	9a04      	ldr	r2, [sp, #16]
 800e072:	9907      	ldr	r1, [sp, #28]
 800e074:	2331      	movs	r3, #49	; 0x31
 800e076:	3201      	adds	r2, #1
 800e078:	9204      	str	r2, [sp, #16]
 800e07a:	700b      	strb	r3, [r1, #0]
 800e07c:	1c4d      	adds	r5, r1, #1
 800e07e:	e771      	b.n	800df64 <_dtoa_r+0x994>
 800e080:	9a04      	ldr	r2, [sp, #16]
 800e082:	3201      	adds	r2, #1
 800e084:	9204      	str	r2, [sp, #16]
 800e086:	9a07      	ldr	r2, [sp, #28]
 800e088:	2331      	movs	r3, #49	; 0x31
 800e08a:	7013      	strb	r3, [r2, #0]
 800e08c:	e58d      	b.n	800dbaa <_dtoa_r+0x5da>
 800e08e:	f8dd b008 	ldr.w	fp, [sp, #8]
 800e092:	9c05      	ldr	r4, [sp, #20]
 800e094:	e46f      	b.n	800d976 <_dtoa_r+0x3a6>
 800e096:	4640      	mov	r0, r8
 800e098:	f7fb fe8e 	bl	8009db8 <__aeabi_i2d>
 800e09c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e0a0:	f7fb fef0 	bl	8009e84 <__aeabi_dmul>
 800e0a4:	2200      	movs	r2, #0
 800e0a6:	4bbc      	ldr	r3, [pc, #752]	; (800e398 <_dtoa_r+0xdc8>)
 800e0a8:	f7fb fd3a 	bl	8009b20 <__adddf3>
 800e0ac:	4606      	mov	r6, r0
 800e0ae:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800e0b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	4bb8      	ldr	r3, [pc, #736]	; (800e39c <_dtoa_r+0xdcc>)
 800e0ba:	f7fb fd2f 	bl	8009b1c <__aeabi_dsub>
 800e0be:	4632      	mov	r2, r6
 800e0c0:	463b      	mov	r3, r7
 800e0c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e0c6:	f7fc f96d 	bl	800a3a4 <__aeabi_dcmpgt>
 800e0ca:	4680      	mov	r8, r0
 800e0cc:	2800      	cmp	r0, #0
 800e0ce:	f040 80b3 	bne.w	800e238 <_dtoa_r+0xc68>
 800e0d2:	4632      	mov	r2, r6
 800e0d4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800e0d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0dc:	f7fc f944 	bl	800a368 <__aeabi_dcmplt>
 800e0e0:	b130      	cbz	r0, 800e0f0 <_dtoa_r+0xb20>
 800e0e2:	4646      	mov	r6, r8
 800e0e4:	e73a      	b.n	800df5c <_dtoa_r+0x98c>
 800e0e6:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800e0ea:	f8dd b008 	ldr.w	fp, [sp, #8]
 800e0ee:	4644      	mov	r4, r8
 800e0f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800e0f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e0f8:	f7ff bb7a 	b.w	800d7f0 <_dtoa_r+0x220>
 800e0fc:	4659      	mov	r1, fp
 800e0fe:	9a08      	ldr	r2, [sp, #32]
 800e100:	4620      	mov	r0, r4
 800e102:	f001 fb49 	bl	800f798 <__pow5mult>
 800e106:	4683      	mov	fp, r0
 800e108:	e492      	b.n	800da30 <_dtoa_r+0x460>
 800e10a:	9b08      	ldr	r3, [sp, #32]
 800e10c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e10e:	9708      	str	r7, [sp, #32]
 800e110:	1afb      	subs	r3, r7, r3
 800e112:	441a      	add	r2, r3
 800e114:	920a      	str	r2, [sp, #40]	; 0x28
 800e116:	2700      	movs	r7, #0
 800e118:	e44f      	b.n	800d9ba <_dtoa_r+0x3ea>
 800e11a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800e11e:	f04f 0802 	mov.w	r8, #2
 800e122:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e126:	e62a      	b.n	800dd7e <_dtoa_r+0x7ae>
 800e128:	2601      	movs	r6, #1
 800e12a:	9621      	str	r6, [sp, #132]	; 0x84
 800e12c:	960c      	str	r6, [sp, #48]	; 0x30
 800e12e:	9606      	str	r6, [sp, #24]
 800e130:	2100      	movs	r1, #0
 800e132:	6461      	str	r1, [r4, #68]	; 0x44
 800e134:	e5f8      	b.n	800dd28 <_dtoa_r+0x758>
 800e136:	461e      	mov	r6, r3
 800e138:	e7fa      	b.n	800e130 <_dtoa_r+0xb60>
 800e13a:	2a00      	cmp	r2, #0
 800e13c:	dd15      	ble.n	800e16a <_dtoa_r+0xb9a>
 800e13e:	4659      	mov	r1, fp
 800e140:	2201      	movs	r2, #1
 800e142:	4620      	mov	r0, r4
 800e144:	f8cd c008 	str.w	ip, [sp, #8]
 800e148:	f001 fb76 	bl	800f838 <__lshift>
 800e14c:	4641      	mov	r1, r8
 800e14e:	4683      	mov	fp, r0
 800e150:	f001 fbc8 	bl	800f8e4 <__mcmp>
 800e154:	2800      	cmp	r0, #0
 800e156:	f8dd c008 	ldr.w	ip, [sp, #8]
 800e15a:	f340 814a 	ble.w	800e3f2 <_dtoa_r+0xe22>
 800e15e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800e162:	f000 8106 	beq.w	800e372 <_dtoa_r+0xda2>
 800e166:	f10c 0c01 	add.w	ip, ip, #1
 800e16a:	46b2      	mov	sl, r6
 800e16c:	f887 c000 	strb.w	ip, [r7]
 800e170:	1c7d      	adds	r5, r7, #1
 800e172:	464e      	mov	r6, r9
 800e174:	e519      	b.n	800dbaa <_dtoa_r+0x5da>
 800e176:	d104      	bne.n	800e182 <_dtoa_r+0xbb2>
 800e178:	f01c 0f01 	tst.w	ip, #1
 800e17c:	d001      	beq.n	800e182 <_dtoa_r+0xbb2>
 800e17e:	e504      	b.n	800db8a <_dtoa_r+0x5ba>
 800e180:	4615      	mov	r5, r2
 800e182:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e186:	2b30      	cmp	r3, #48	; 0x30
 800e188:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800e18c:	d0f8      	beq.n	800e180 <_dtoa_r+0xbb0>
 800e18e:	e50c      	b.n	800dbaa <_dtoa_r+0x5da>
 800e190:	9b04      	ldr	r3, [sp, #16]
 800e192:	425d      	negs	r5, r3
 800e194:	2d00      	cmp	r5, #0
 800e196:	f000 80bd 	beq.w	800e314 <_dtoa_r+0xd44>
 800e19a:	4b81      	ldr	r3, [pc, #516]	; (800e3a0 <_dtoa_r+0xdd0>)
 800e19c:	f005 020f 	and.w	r2, r5, #15
 800e1a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1a8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e1ac:	f7fb fe6a 	bl	8009e84 <__aeabi_dmul>
 800e1b0:	112d      	asrs	r5, r5, #4
 800e1b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e1b6:	f000 812c 	beq.w	800e412 <_dtoa_r+0xe42>
 800e1ba:	4e7a      	ldr	r6, [pc, #488]	; (800e3a4 <_dtoa_r+0xdd4>)
 800e1bc:	f04f 0802 	mov.w	r8, #2
 800e1c0:	07eb      	lsls	r3, r5, #31
 800e1c2:	d505      	bpl.n	800e1d0 <_dtoa_r+0xc00>
 800e1c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e1c8:	f108 0801 	add.w	r8, r8, #1
 800e1cc:	f7fb fe5a 	bl	8009e84 <__aeabi_dmul>
 800e1d0:	106d      	asrs	r5, r5, #1
 800e1d2:	f106 0608 	add.w	r6, r6, #8
 800e1d6:	d1f3      	bne.n	800e1c0 <_dtoa_r+0xbf0>
 800e1d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e1dc:	e5ea      	b.n	800ddb4 <_dtoa_r+0x7e4>
 800e1de:	9a04      	ldr	r2, [sp, #16]
 800e1e0:	3201      	adds	r2, #1
 800e1e2:	9204      	str	r2, [sp, #16]
 800e1e4:	9a07      	ldr	r2, [sp, #28]
 800e1e6:	2330      	movs	r3, #48	; 0x30
 800e1e8:	7013      	strb	r3, [r2, #0]
 800e1ea:	2331      	movs	r3, #49	; 0x31
 800e1ec:	7013      	strb	r3, [r2, #0]
 800e1ee:	f7ff bbc2 	b.w	800d976 <_dtoa_r+0x3a6>
 800e1f2:	6871      	ldr	r1, [r6, #4]
 800e1f4:	4620      	mov	r0, r4
 800e1f6:	f001 f96b 	bl	800f4d0 <_Balloc>
 800e1fa:	6933      	ldr	r3, [r6, #16]
 800e1fc:	1c9a      	adds	r2, r3, #2
 800e1fe:	4605      	mov	r5, r0
 800e200:	0092      	lsls	r2, r2, #2
 800e202:	f106 010c 	add.w	r1, r6, #12
 800e206:	300c      	adds	r0, #12
 800e208:	f7fb fbea 	bl	80099e0 <memcpy>
 800e20c:	4620      	mov	r0, r4
 800e20e:	4629      	mov	r1, r5
 800e210:	2201      	movs	r2, #1
 800e212:	f001 fb11 	bl	800f838 <__lshift>
 800e216:	4681      	mov	r9, r0
 800e218:	e503      	b.n	800dc22 <_dtoa_r+0x652>
 800e21a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800e21e:	f000 80a8 	beq.w	800e372 <_dtoa_r+0xda2>
 800e222:	f10c 0c01 	add.w	ip, ip, #1
 800e226:	46b2      	mov	sl, r6
 800e228:	f887 c000 	strb.w	ip, [r7]
 800e22c:	1c7d      	adds	r5, r7, #1
 800e22e:	464e      	mov	r6, r9
 800e230:	e4bb      	b.n	800dbaa <_dtoa_r+0x5da>
 800e232:	46b2      	mov	sl, r6
 800e234:	464e      	mov	r6, r9
 800e236:	e498      	b.n	800db6a <_dtoa_r+0x59a>
 800e238:	f04f 0800 	mov.w	r8, #0
 800e23c:	4646      	mov	r6, r8
 800e23e:	e717      	b.n	800e070 <_dtoa_r+0xaa0>
 800e240:	4957      	ldr	r1, [pc, #348]	; (800e3a0 <_dtoa_r+0xdd0>)
 800e242:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 800e246:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e24a:	4632      	mov	r2, r6
 800e24c:	9313      	str	r3, [sp, #76]	; 0x4c
 800e24e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e252:	463b      	mov	r3, r7
 800e254:	f7fb fe16 	bl	8009e84 <__aeabi_dmul>
 800e258:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e25c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e260:	4639      	mov	r1, r7
 800e262:	4630      	mov	r0, r6
 800e264:	f7fc f8a8 	bl	800a3b8 <__aeabi_d2iz>
 800e268:	4605      	mov	r5, r0
 800e26a:	f7fb fda5 	bl	8009db8 <__aeabi_i2d>
 800e26e:	4602      	mov	r2, r0
 800e270:	460b      	mov	r3, r1
 800e272:	4630      	mov	r0, r6
 800e274:	4639      	mov	r1, r7
 800e276:	f7fb fc51 	bl	8009b1c <__aeabi_dsub>
 800e27a:	9a07      	ldr	r2, [sp, #28]
 800e27c:	3530      	adds	r5, #48	; 0x30
 800e27e:	f1b9 0f01 	cmp.w	r9, #1
 800e282:	7015      	strb	r5, [r2, #0]
 800e284:	4606      	mov	r6, r0
 800e286:	460f      	mov	r7, r1
 800e288:	f102 0501 	add.w	r5, r2, #1
 800e28c:	d023      	beq.n	800e2d6 <_dtoa_r+0xd06>
 800e28e:	9b07      	ldr	r3, [sp, #28]
 800e290:	f8cd a008 	str.w	sl, [sp, #8]
 800e294:	444b      	add	r3, r9
 800e296:	465e      	mov	r6, fp
 800e298:	469a      	mov	sl, r3
 800e29a:	46ab      	mov	fp, r5
 800e29c:	2200      	movs	r2, #0
 800e29e:	4b42      	ldr	r3, [pc, #264]	; (800e3a8 <_dtoa_r+0xdd8>)
 800e2a0:	f7fb fdf0 	bl	8009e84 <__aeabi_dmul>
 800e2a4:	4689      	mov	r9, r1
 800e2a6:	4680      	mov	r8, r0
 800e2a8:	f7fc f886 	bl	800a3b8 <__aeabi_d2iz>
 800e2ac:	4607      	mov	r7, r0
 800e2ae:	f7fb fd83 	bl	8009db8 <__aeabi_i2d>
 800e2b2:	3730      	adds	r7, #48	; 0x30
 800e2b4:	4602      	mov	r2, r0
 800e2b6:	460b      	mov	r3, r1
 800e2b8:	4640      	mov	r0, r8
 800e2ba:	4649      	mov	r1, r9
 800e2bc:	f7fb fc2e 	bl	8009b1c <__aeabi_dsub>
 800e2c0:	f80b 7b01 	strb.w	r7, [fp], #1
 800e2c4:	45d3      	cmp	fp, sl
 800e2c6:	d1e9      	bne.n	800e29c <_dtoa_r+0xccc>
 800e2c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e2ca:	f8dd a008 	ldr.w	sl, [sp, #8]
 800e2ce:	46b3      	mov	fp, r6
 800e2d0:	460f      	mov	r7, r1
 800e2d2:	4606      	mov	r6, r0
 800e2d4:	441d      	add	r5, r3
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	4b34      	ldr	r3, [pc, #208]	; (800e3ac <_dtoa_r+0xddc>)
 800e2da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e2de:	f7fb fc1f 	bl	8009b20 <__adddf3>
 800e2e2:	4632      	mov	r2, r6
 800e2e4:	463b      	mov	r3, r7
 800e2e6:	f7fc f83f 	bl	800a368 <__aeabi_dcmplt>
 800e2ea:	2800      	cmp	r0, #0
 800e2ec:	d047      	beq.n	800e37e <_dtoa_r+0xdae>
 800e2ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e2f0:	9304      	str	r3, [sp, #16]
 800e2f2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 800e2f6:	f7ff bb2c 	b.w	800d952 <_dtoa_r+0x382>
 800e2fa:	9b05      	ldr	r3, [sp, #20]
 800e2fc:	9a06      	ldr	r2, [sp, #24]
 800e2fe:	1a9d      	subs	r5, r3, r2
 800e300:	2300      	movs	r3, #0
 800e302:	f7ff bb60 	b.w	800d9c6 <_dtoa_r+0x3f6>
 800e306:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e308:	9f08      	ldr	r7, [sp, #32]
 800e30a:	9d05      	ldr	r5, [sp, #20]
 800e30c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e310:	f7ff bb59 	b.w	800d9c6 <_dtoa_r+0x3f6>
 800e314:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800e318:	f04f 0802 	mov.w	r8, #2
 800e31c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e320:	e548      	b.n	800ddb4 <_dtoa_r+0x7e4>
 800e322:	9b06      	ldr	r3, [sp, #24]
 800e324:	2b00      	cmp	r3, #0
 800e326:	f43f aeb6 	beq.w	800e096 <_dtoa_r+0xac6>
 800e32a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e32c:	2d00      	cmp	r5, #0
 800e32e:	f77f aedf 	ble.w	800e0f0 <_dtoa_r+0xb20>
 800e332:	2200      	movs	r2, #0
 800e334:	4b1c      	ldr	r3, [pc, #112]	; (800e3a8 <_dtoa_r+0xdd8>)
 800e336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e33a:	f7fb fda3 	bl	8009e84 <__aeabi_dmul>
 800e33e:	4606      	mov	r6, r0
 800e340:	460f      	mov	r7, r1
 800e342:	f108 0001 	add.w	r0, r8, #1
 800e346:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800e34a:	f7fb fd35 	bl	8009db8 <__aeabi_i2d>
 800e34e:	4602      	mov	r2, r0
 800e350:	460b      	mov	r3, r1
 800e352:	4630      	mov	r0, r6
 800e354:	4639      	mov	r1, r7
 800e356:	f7fb fd95 	bl	8009e84 <__aeabi_dmul>
 800e35a:	4b0f      	ldr	r3, [pc, #60]	; (800e398 <_dtoa_r+0xdc8>)
 800e35c:	2200      	movs	r2, #0
 800e35e:	f7fb fbdf 	bl	8009b20 <__adddf3>
 800e362:	9b04      	ldr	r3, [sp, #16]
 800e364:	3b01      	subs	r3, #1
 800e366:	4606      	mov	r6, r0
 800e368:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800e36c:	9312      	str	r3, [sp, #72]	; 0x48
 800e36e:	46a9      	mov	r9, r5
 800e370:	e541      	b.n	800ddf6 <_dtoa_r+0x826>
 800e372:	2239      	movs	r2, #57	; 0x39
 800e374:	46b2      	mov	sl, r6
 800e376:	703a      	strb	r2, [r7, #0]
 800e378:	464e      	mov	r6, r9
 800e37a:	1c7d      	adds	r5, r7, #1
 800e37c:	e407      	b.n	800db8e <_dtoa_r+0x5be>
 800e37e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e382:	2000      	movs	r0, #0
 800e384:	4909      	ldr	r1, [pc, #36]	; (800e3ac <_dtoa_r+0xddc>)
 800e386:	f7fb fbc9 	bl	8009b1c <__aeabi_dsub>
 800e38a:	4632      	mov	r2, r6
 800e38c:	463b      	mov	r3, r7
 800e38e:	f7fc f809 	bl	800a3a4 <__aeabi_dcmpgt>
 800e392:	b970      	cbnz	r0, 800e3b2 <_dtoa_r+0xde2>
 800e394:	e6ac      	b.n	800e0f0 <_dtoa_r+0xb20>
 800e396:	bf00      	nop
 800e398:	401c0000 	.word	0x401c0000
 800e39c:	40140000 	.word	0x40140000
 800e3a0:	08011e90 	.word	0x08011e90
 800e3a4:	08011f68 	.word	0x08011f68
 800e3a8:	40240000 	.word	0x40240000
 800e3ac:	3fe00000 	.word	0x3fe00000
 800e3b0:	4615      	mov	r5, r2
 800e3b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e3b6:	2b30      	cmp	r3, #48	; 0x30
 800e3b8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800e3bc:	d0f8      	beq.n	800e3b0 <_dtoa_r+0xde0>
 800e3be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e3c0:	9304      	str	r3, [sp, #16]
 800e3c2:	f7ff bad8 	b.w	800d976 <_dtoa_r+0x3a6>
 800e3c6:	4643      	mov	r3, r8
 800e3c8:	f8dd b008 	ldr.w	fp, [sp, #8]
 800e3cc:	46a0      	mov	r8, r4
 800e3ce:	461c      	mov	r4, r3
 800e3d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e3d2:	9304      	str	r3, [sp, #16]
 800e3d4:	f7ff babd 	b.w	800d952 <_dtoa_r+0x382>
 800e3d8:	46b9      	mov	r9, r7
 800e3da:	f7ff bb71 	b.w	800dac0 <_dtoa_r+0x4f0>
 800e3de:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800e3e2:	d0c6      	beq.n	800e372 <_dtoa_r+0xda2>
 800e3e4:	f1ba 0f00 	cmp.w	sl, #0
 800e3e8:	f77f aebf 	ble.w	800e16a <_dtoa_r+0xb9a>
 800e3ec:	f105 0c31 	add.w	ip, r5, #49	; 0x31
 800e3f0:	e6bb      	b.n	800e16a <_dtoa_r+0xb9a>
 800e3f2:	f47f aeba 	bne.w	800e16a <_dtoa_r+0xb9a>
 800e3f6:	f01c 0f01 	tst.w	ip, #1
 800e3fa:	f43f aeb6 	beq.w	800e16a <_dtoa_r+0xb9a>
 800e3fe:	e6ae      	b.n	800e15e <_dtoa_r+0xb8e>
 800e400:	f04f 0800 	mov.w	r8, #0
 800e404:	4646      	mov	r6, r8
 800e406:	e5a9      	b.n	800df5c <_dtoa_r+0x98c>
 800e408:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e40a:	2b02      	cmp	r3, #2
 800e40c:	dc04      	bgt.n	800e418 <_dtoa_r+0xe48>
 800e40e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e410:	e602      	b.n	800e018 <_dtoa_r+0xa48>
 800e412:	f04f 0802 	mov.w	r8, #2
 800e416:	e4cd      	b.n	800ddb4 <_dtoa_r+0x7e4>
 800e418:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e41a:	9306      	str	r3, [sp, #24]
 800e41c:	e618      	b.n	800e050 <_dtoa_r+0xa80>
 800e41e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e420:	2b02      	cmp	r3, #2
 800e422:	dcf9      	bgt.n	800e418 <_dtoa_r+0xe48>
 800e424:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e426:	f7ff bbee 	b.w	800dc06 <_dtoa_r+0x636>
 800e42a:	2500      	movs	r5, #0
 800e42c:	6465      	str	r5, [r4, #68]	; 0x44
 800e42e:	4629      	mov	r1, r5
 800e430:	4620      	mov	r0, r4
 800e432:	f001 f84d 	bl	800f4d0 <_Balloc>
 800e436:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e43a:	9306      	str	r3, [sp, #24]
 800e43c:	930c      	str	r3, [sp, #48]	; 0x30
 800e43e:	2301      	movs	r3, #1
 800e440:	9007      	str	r0, [sp, #28]
 800e442:	9521      	str	r5, [sp, #132]	; 0x84
 800e444:	6420      	str	r0, [r4, #64]	; 0x40
 800e446:	9309      	str	r3, [sp, #36]	; 0x24
 800e448:	f7ff b9d2 	b.w	800d7f0 <_dtoa_r+0x220>
 800e44c:	f43f ab4d 	beq.w	800daea <_dtoa_r+0x51a>
 800e450:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800e454:	f7ff bb44 	b.w	800dae0 <_dtoa_r+0x510>
 800e458:	2301      	movs	r3, #1
 800e45a:	9309      	str	r3, [sp, #36]	; 0x24
 800e45c:	e559      	b.n	800df12 <_dtoa_r+0x942>
 800e45e:	2501      	movs	r5, #1
 800e460:	f7ff b990 	b.w	800d784 <_dtoa_r+0x1b4>
 800e464:	f3af 8000 	nop.w

0800e468 <__sflush_r>:
 800e468:	898b      	ldrh	r3, [r1, #12]
 800e46a:	b29a      	uxth	r2, r3
 800e46c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e470:	460d      	mov	r5, r1
 800e472:	0711      	lsls	r1, r2, #28
 800e474:	4680      	mov	r8, r0
 800e476:	d43c      	bmi.n	800e4f2 <__sflush_r+0x8a>
 800e478:	686a      	ldr	r2, [r5, #4]
 800e47a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800e47e:	2a00      	cmp	r2, #0
 800e480:	81ab      	strh	r3, [r5, #12]
 800e482:	dd65      	ble.n	800e550 <__sflush_r+0xe8>
 800e484:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800e486:	2e00      	cmp	r6, #0
 800e488:	d04b      	beq.n	800e522 <__sflush_r+0xba>
 800e48a:	b29b      	uxth	r3, r3
 800e48c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800e490:	2100      	movs	r1, #0
 800e492:	b292      	uxth	r2, r2
 800e494:	f8d8 4000 	ldr.w	r4, [r8]
 800e498:	f8c8 1000 	str.w	r1, [r8]
 800e49c:	2a00      	cmp	r2, #0
 800e49e:	d05b      	beq.n	800e558 <__sflush_r+0xf0>
 800e4a0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800e4a2:	075f      	lsls	r7, r3, #29
 800e4a4:	d505      	bpl.n	800e4b2 <__sflush_r+0x4a>
 800e4a6:	6869      	ldr	r1, [r5, #4]
 800e4a8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800e4aa:	1a52      	subs	r2, r2, r1
 800e4ac:	b10b      	cbz	r3, 800e4b2 <__sflush_r+0x4a>
 800e4ae:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800e4b0:	1ad2      	subs	r2, r2, r3
 800e4b2:	4640      	mov	r0, r8
 800e4b4:	69e9      	ldr	r1, [r5, #28]
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	47b0      	blx	r6
 800e4ba:	1c46      	adds	r6, r0, #1
 800e4bc:	d056      	beq.n	800e56c <__sflush_r+0x104>
 800e4be:	89ab      	ldrh	r3, [r5, #12]
 800e4c0:	692a      	ldr	r2, [r5, #16]
 800e4c2:	602a      	str	r2, [r5, #0]
 800e4c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e4c8:	b29b      	uxth	r3, r3
 800e4ca:	2200      	movs	r2, #0
 800e4cc:	606a      	str	r2, [r5, #4]
 800e4ce:	04da      	lsls	r2, r3, #19
 800e4d0:	81ab      	strh	r3, [r5, #12]
 800e4d2:	d43b      	bmi.n	800e54c <__sflush_r+0xe4>
 800e4d4:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800e4d6:	f8c8 4000 	str.w	r4, [r8]
 800e4da:	b311      	cbz	r1, 800e522 <__sflush_r+0xba>
 800e4dc:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800e4e0:	4299      	cmp	r1, r3
 800e4e2:	d002      	beq.n	800e4ea <__sflush_r+0x82>
 800e4e4:	4640      	mov	r0, r8
 800e4e6:	f000 f955 	bl	800e794 <_free_r>
 800e4ea:	2000      	movs	r0, #0
 800e4ec:	6328      	str	r0, [r5, #48]	; 0x30
 800e4ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4f2:	692e      	ldr	r6, [r5, #16]
 800e4f4:	b1ae      	cbz	r6, 800e522 <__sflush_r+0xba>
 800e4f6:	682c      	ldr	r4, [r5, #0]
 800e4f8:	602e      	str	r6, [r5, #0]
 800e4fa:	0791      	lsls	r1, r2, #30
 800e4fc:	bf0c      	ite	eq
 800e4fe:	696b      	ldreq	r3, [r5, #20]
 800e500:	2300      	movne	r3, #0
 800e502:	1ba4      	subs	r4, r4, r6
 800e504:	60ab      	str	r3, [r5, #8]
 800e506:	e00a      	b.n	800e51e <__sflush_r+0xb6>
 800e508:	4632      	mov	r2, r6
 800e50a:	4623      	mov	r3, r4
 800e50c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800e50e:	69e9      	ldr	r1, [r5, #28]
 800e510:	4640      	mov	r0, r8
 800e512:	47b8      	blx	r7
 800e514:	2800      	cmp	r0, #0
 800e516:	eba4 0400 	sub.w	r4, r4, r0
 800e51a:	4406      	add	r6, r0
 800e51c:	dd04      	ble.n	800e528 <__sflush_r+0xc0>
 800e51e:	2c00      	cmp	r4, #0
 800e520:	dcf2      	bgt.n	800e508 <__sflush_r+0xa0>
 800e522:	2000      	movs	r0, #0
 800e524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e528:	89ab      	ldrh	r3, [r5, #12]
 800e52a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e52e:	81ab      	strh	r3, [r5, #12]
 800e530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e538:	89ab      	ldrh	r3, [r5, #12]
 800e53a:	692a      	ldr	r2, [r5, #16]
 800e53c:	6069      	str	r1, [r5, #4]
 800e53e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e542:	b29b      	uxth	r3, r3
 800e544:	81ab      	strh	r3, [r5, #12]
 800e546:	04db      	lsls	r3, r3, #19
 800e548:	602a      	str	r2, [r5, #0]
 800e54a:	d5c3      	bpl.n	800e4d4 <__sflush_r+0x6c>
 800e54c:	6528      	str	r0, [r5, #80]	; 0x50
 800e54e:	e7c1      	b.n	800e4d4 <__sflush_r+0x6c>
 800e550:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800e552:	2a00      	cmp	r2, #0
 800e554:	dc96      	bgt.n	800e484 <__sflush_r+0x1c>
 800e556:	e7e4      	b.n	800e522 <__sflush_r+0xba>
 800e558:	2301      	movs	r3, #1
 800e55a:	4640      	mov	r0, r8
 800e55c:	69e9      	ldr	r1, [r5, #28]
 800e55e:	47b0      	blx	r6
 800e560:	1c43      	adds	r3, r0, #1
 800e562:	4602      	mov	r2, r0
 800e564:	d019      	beq.n	800e59a <__sflush_r+0x132>
 800e566:	89ab      	ldrh	r3, [r5, #12]
 800e568:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800e56a:	e79a      	b.n	800e4a2 <__sflush_r+0x3a>
 800e56c:	f8d8 1000 	ldr.w	r1, [r8]
 800e570:	2900      	cmp	r1, #0
 800e572:	d0e1      	beq.n	800e538 <__sflush_r+0xd0>
 800e574:	291d      	cmp	r1, #29
 800e576:	d007      	beq.n	800e588 <__sflush_r+0x120>
 800e578:	2916      	cmp	r1, #22
 800e57a:	d005      	beq.n	800e588 <__sflush_r+0x120>
 800e57c:	89ab      	ldrh	r3, [r5, #12]
 800e57e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e582:	81ab      	strh	r3, [r5, #12]
 800e584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e588:	89ab      	ldrh	r3, [r5, #12]
 800e58a:	692a      	ldr	r2, [r5, #16]
 800e58c:	602a      	str	r2, [r5, #0]
 800e58e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e592:	2200      	movs	r2, #0
 800e594:	81ab      	strh	r3, [r5, #12]
 800e596:	606a      	str	r2, [r5, #4]
 800e598:	e79c      	b.n	800e4d4 <__sflush_r+0x6c>
 800e59a:	f8d8 3000 	ldr.w	r3, [r8]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d0e1      	beq.n	800e566 <__sflush_r+0xfe>
 800e5a2:	2b1d      	cmp	r3, #29
 800e5a4:	d007      	beq.n	800e5b6 <__sflush_r+0x14e>
 800e5a6:	2b16      	cmp	r3, #22
 800e5a8:	d005      	beq.n	800e5b6 <__sflush_r+0x14e>
 800e5aa:	89ab      	ldrh	r3, [r5, #12]
 800e5ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5b0:	81ab      	strh	r3, [r5, #12]
 800e5b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5b6:	f8c8 4000 	str.w	r4, [r8]
 800e5ba:	e7b2      	b.n	800e522 <__sflush_r+0xba>

0800e5bc <_fflush_r>:
 800e5bc:	b510      	push	{r4, lr}
 800e5be:	4604      	mov	r4, r0
 800e5c0:	b082      	sub	sp, #8
 800e5c2:	b108      	cbz	r0, 800e5c8 <_fflush_r+0xc>
 800e5c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e5c6:	b153      	cbz	r3, 800e5de <_fflush_r+0x22>
 800e5c8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800e5cc:	b908      	cbnz	r0, 800e5d2 <_fflush_r+0x16>
 800e5ce:	b002      	add	sp, #8
 800e5d0:	bd10      	pop	{r4, pc}
 800e5d2:	4620      	mov	r0, r4
 800e5d4:	b002      	add	sp, #8
 800e5d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5da:	f7ff bf45 	b.w	800e468 <__sflush_r>
 800e5de:	9101      	str	r1, [sp, #4]
 800e5e0:	f000 f880 	bl	800e6e4 <__sinit>
 800e5e4:	9901      	ldr	r1, [sp, #4]
 800e5e6:	e7ef      	b.n	800e5c8 <_fflush_r+0xc>

0800e5e8 <_cleanup_r>:
 800e5e8:	4901      	ldr	r1, [pc, #4]	; (800e5f0 <_cleanup_r+0x8>)
 800e5ea:	f000 bb37 	b.w	800ec5c <_fwalk_reent>
 800e5ee:	bf00      	nop
 800e5f0:	080101e5 	.word	0x080101e5

0800e5f4 <__sinit.part.1>:
 800e5f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5f8:	4b35      	ldr	r3, [pc, #212]	; (800e6d0 <__sinit.part.1+0xdc>)
 800e5fa:	6845      	ldr	r5, [r0, #4]
 800e5fc:	63c3      	str	r3, [r0, #60]	; 0x3c
 800e5fe:	2400      	movs	r4, #0
 800e600:	4607      	mov	r7, r0
 800e602:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 800e606:	2304      	movs	r3, #4
 800e608:	2103      	movs	r1, #3
 800e60a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
 800e60e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 800e612:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 800e616:	b083      	sub	sp, #12
 800e618:	602c      	str	r4, [r5, #0]
 800e61a:	606c      	str	r4, [r5, #4]
 800e61c:	60ac      	str	r4, [r5, #8]
 800e61e:	666c      	str	r4, [r5, #100]	; 0x64
 800e620:	81ec      	strh	r4, [r5, #14]
 800e622:	612c      	str	r4, [r5, #16]
 800e624:	616c      	str	r4, [r5, #20]
 800e626:	61ac      	str	r4, [r5, #24]
 800e628:	81ab      	strh	r3, [r5, #12]
 800e62a:	4621      	mov	r1, r4
 800e62c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800e630:	2208      	movs	r2, #8
 800e632:	f000 fefb 	bl	800f42c <memset>
 800e636:	68be      	ldr	r6, [r7, #8]
 800e638:	f8df b098 	ldr.w	fp, [pc, #152]	; 800e6d4 <__sinit.part.1+0xe0>
 800e63c:	f8df a098 	ldr.w	sl, [pc, #152]	; 800e6d8 <__sinit.part.1+0xe4>
 800e640:	f8df 9098 	ldr.w	r9, [pc, #152]	; 800e6dc <__sinit.part.1+0xe8>
 800e644:	f8df 8098 	ldr.w	r8, [pc, #152]	; 800e6e0 <__sinit.part.1+0xec>
 800e648:	f8c5 b020 	str.w	fp, [r5, #32]
 800e64c:	2301      	movs	r3, #1
 800e64e:	2209      	movs	r2, #9
 800e650:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 800e654:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800e658:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 800e65c:	61ed      	str	r5, [r5, #28]
 800e65e:	4621      	mov	r1, r4
 800e660:	81f3      	strh	r3, [r6, #14]
 800e662:	81b2      	strh	r2, [r6, #12]
 800e664:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 800e668:	6034      	str	r4, [r6, #0]
 800e66a:	6074      	str	r4, [r6, #4]
 800e66c:	60b4      	str	r4, [r6, #8]
 800e66e:	6674      	str	r4, [r6, #100]	; 0x64
 800e670:	6134      	str	r4, [r6, #16]
 800e672:	6174      	str	r4, [r6, #20]
 800e674:	61b4      	str	r4, [r6, #24]
 800e676:	2208      	movs	r2, #8
 800e678:	9301      	str	r3, [sp, #4]
 800e67a:	f000 fed7 	bl	800f42c <memset>
 800e67e:	68fd      	ldr	r5, [r7, #12]
 800e680:	61f6      	str	r6, [r6, #28]
 800e682:	2012      	movs	r0, #18
 800e684:	2202      	movs	r2, #2
 800e686:	f8c6 b020 	str.w	fp, [r6, #32]
 800e68a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 800e68e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 800e692:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800e696:	4621      	mov	r1, r4
 800e698:	81a8      	strh	r0, [r5, #12]
 800e69a:	81ea      	strh	r2, [r5, #14]
 800e69c:	602c      	str	r4, [r5, #0]
 800e69e:	606c      	str	r4, [r5, #4]
 800e6a0:	60ac      	str	r4, [r5, #8]
 800e6a2:	666c      	str	r4, [r5, #100]	; 0x64
 800e6a4:	612c      	str	r4, [r5, #16]
 800e6a6:	616c      	str	r4, [r5, #20]
 800e6a8:	61ac      	str	r4, [r5, #24]
 800e6aa:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800e6ae:	2208      	movs	r2, #8
 800e6b0:	f000 febc 	bl	800f42c <memset>
 800e6b4:	9b01      	ldr	r3, [sp, #4]
 800e6b6:	61ed      	str	r5, [r5, #28]
 800e6b8:	f8c5 b020 	str.w	fp, [r5, #32]
 800e6bc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 800e6c0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800e6c4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 800e6c8:	63bb      	str	r3, [r7, #56]	; 0x38
 800e6ca:	b003      	add	sp, #12
 800e6cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6d0:	0800e5e9 	.word	0x0800e5e9
 800e6d4:	0800ff21 	.word	0x0800ff21
 800e6d8:	0800ff45 	.word	0x0800ff45
 800e6dc:	0800ff7d 	.word	0x0800ff7d
 800e6e0:	0800ff9d 	.word	0x0800ff9d

0800e6e4 <__sinit>:
 800e6e4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e6e6:	b103      	cbz	r3, 800e6ea <__sinit+0x6>
 800e6e8:	4770      	bx	lr
 800e6ea:	f7ff bf83 	b.w	800e5f4 <__sinit.part.1>
 800e6ee:	bf00      	nop

0800e6f0 <__sfp_lock_acquire>:
 800e6f0:	4770      	bx	lr
 800e6f2:	bf00      	nop

0800e6f4 <__sfp_lock_release>:
 800e6f4:	4770      	bx	lr
 800e6f6:	bf00      	nop

0800e6f8 <_malloc_trim_r>:
 800e6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6fa:	4f23      	ldr	r7, [pc, #140]	; (800e788 <_malloc_trim_r+0x90>)
 800e6fc:	460c      	mov	r4, r1
 800e6fe:	4606      	mov	r6, r0
 800e700:	f000 fee2 	bl	800f4c8 <__malloc_lock>
 800e704:	68bb      	ldr	r3, [r7, #8]
 800e706:	685d      	ldr	r5, [r3, #4]
 800e708:	f025 0503 	bic.w	r5, r5, #3
 800e70c:	1b29      	subs	r1, r5, r4
 800e70e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 800e712:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 800e716:	f021 010f 	bic.w	r1, r1, #15
 800e71a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 800e71e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800e722:	db07      	blt.n	800e734 <_malloc_trim_r+0x3c>
 800e724:	4630      	mov	r0, r6
 800e726:	2100      	movs	r1, #0
 800e728:	f001 fbe8 	bl	800fefc <_sbrk_r>
 800e72c:	68bb      	ldr	r3, [r7, #8]
 800e72e:	442b      	add	r3, r5
 800e730:	4298      	cmp	r0, r3
 800e732:	d004      	beq.n	800e73e <_malloc_trim_r+0x46>
 800e734:	4630      	mov	r0, r6
 800e736:	f000 fec9 	bl	800f4cc <__malloc_unlock>
 800e73a:	2000      	movs	r0, #0
 800e73c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e73e:	4630      	mov	r0, r6
 800e740:	4261      	negs	r1, r4
 800e742:	f001 fbdb 	bl	800fefc <_sbrk_r>
 800e746:	3001      	adds	r0, #1
 800e748:	d00d      	beq.n	800e766 <_malloc_trim_r+0x6e>
 800e74a:	4b10      	ldr	r3, [pc, #64]	; (800e78c <_malloc_trim_r+0x94>)
 800e74c:	68ba      	ldr	r2, [r7, #8]
 800e74e:	6819      	ldr	r1, [r3, #0]
 800e750:	1b2d      	subs	r5, r5, r4
 800e752:	f045 0501 	orr.w	r5, r5, #1
 800e756:	4630      	mov	r0, r6
 800e758:	1b09      	subs	r1, r1, r4
 800e75a:	6055      	str	r5, [r2, #4]
 800e75c:	6019      	str	r1, [r3, #0]
 800e75e:	f000 feb5 	bl	800f4cc <__malloc_unlock>
 800e762:	2001      	movs	r0, #1
 800e764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e766:	4630      	mov	r0, r6
 800e768:	2100      	movs	r1, #0
 800e76a:	f001 fbc7 	bl	800fefc <_sbrk_r>
 800e76e:	68ba      	ldr	r2, [r7, #8]
 800e770:	1a83      	subs	r3, r0, r2
 800e772:	2b0f      	cmp	r3, #15
 800e774:	ddde      	ble.n	800e734 <_malloc_trim_r+0x3c>
 800e776:	4c06      	ldr	r4, [pc, #24]	; (800e790 <_malloc_trim_r+0x98>)
 800e778:	4904      	ldr	r1, [pc, #16]	; (800e78c <_malloc_trim_r+0x94>)
 800e77a:	6824      	ldr	r4, [r4, #0]
 800e77c:	f043 0301 	orr.w	r3, r3, #1
 800e780:	1b00      	subs	r0, r0, r4
 800e782:	6053      	str	r3, [r2, #4]
 800e784:	6008      	str	r0, [r1, #0]
 800e786:	e7d5      	b.n	800e734 <_malloc_trim_r+0x3c>
 800e788:	200004f8 	.word	0x200004f8
 800e78c:	20000d68 	.word	0x20000d68
 800e790:	20000904 	.word	0x20000904

0800e794 <_free_r>:
 800e794:	2900      	cmp	r1, #0
 800e796:	d04e      	beq.n	800e836 <_free_r+0xa2>
 800e798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e79c:	460c      	mov	r4, r1
 800e79e:	4680      	mov	r8, r0
 800e7a0:	f000 fe92 	bl	800f4c8 <__malloc_lock>
 800e7a4:	f854 7c04 	ldr.w	r7, [r4, #-4]
 800e7a8:	4962      	ldr	r1, [pc, #392]	; (800e934 <_free_r+0x1a0>)
 800e7aa:	f027 0201 	bic.w	r2, r7, #1
 800e7ae:	f1a4 0508 	sub.w	r5, r4, #8
 800e7b2:	18ab      	adds	r3, r5, r2
 800e7b4:	688e      	ldr	r6, [r1, #8]
 800e7b6:	6858      	ldr	r0, [r3, #4]
 800e7b8:	429e      	cmp	r6, r3
 800e7ba:	f020 0003 	bic.w	r0, r0, #3
 800e7be:	d05a      	beq.n	800e876 <_free_r+0xe2>
 800e7c0:	07fe      	lsls	r6, r7, #31
 800e7c2:	6058      	str	r0, [r3, #4]
 800e7c4:	d40b      	bmi.n	800e7de <_free_r+0x4a>
 800e7c6:	f854 7c08 	ldr.w	r7, [r4, #-8]
 800e7ca:	1bed      	subs	r5, r5, r7
 800e7cc:	f101 0e08 	add.w	lr, r1, #8
 800e7d0:	68ac      	ldr	r4, [r5, #8]
 800e7d2:	4574      	cmp	r4, lr
 800e7d4:	443a      	add	r2, r7
 800e7d6:	d067      	beq.n	800e8a8 <_free_r+0x114>
 800e7d8:	68ef      	ldr	r7, [r5, #12]
 800e7da:	60e7      	str	r7, [r4, #12]
 800e7dc:	60bc      	str	r4, [r7, #8]
 800e7de:	181c      	adds	r4, r3, r0
 800e7e0:	6864      	ldr	r4, [r4, #4]
 800e7e2:	07e4      	lsls	r4, r4, #31
 800e7e4:	d40c      	bmi.n	800e800 <_free_r+0x6c>
 800e7e6:	4f54      	ldr	r7, [pc, #336]	; (800e938 <_free_r+0x1a4>)
 800e7e8:	689c      	ldr	r4, [r3, #8]
 800e7ea:	42bc      	cmp	r4, r7
 800e7ec:	4402      	add	r2, r0
 800e7ee:	d07c      	beq.n	800e8ea <_free_r+0x156>
 800e7f0:	68d8      	ldr	r0, [r3, #12]
 800e7f2:	60e0      	str	r0, [r4, #12]
 800e7f4:	f042 0301 	orr.w	r3, r2, #1
 800e7f8:	6084      	str	r4, [r0, #8]
 800e7fa:	606b      	str	r3, [r5, #4]
 800e7fc:	50aa      	str	r2, [r5, r2]
 800e7fe:	e003      	b.n	800e808 <_free_r+0x74>
 800e800:	f042 0301 	orr.w	r3, r2, #1
 800e804:	606b      	str	r3, [r5, #4]
 800e806:	50aa      	str	r2, [r5, r2]
 800e808:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800e80c:	d214      	bcs.n	800e838 <_free_r+0xa4>
 800e80e:	08d2      	lsrs	r2, r2, #3
 800e810:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 800e814:	6848      	ldr	r0, [r1, #4]
 800e816:	689f      	ldr	r7, [r3, #8]
 800e818:	60af      	str	r7, [r5, #8]
 800e81a:	1092      	asrs	r2, r2, #2
 800e81c:	2401      	movs	r4, #1
 800e81e:	fa04 f202 	lsl.w	r2, r4, r2
 800e822:	4310      	orrs	r0, r2
 800e824:	60eb      	str	r3, [r5, #12]
 800e826:	6048      	str	r0, [r1, #4]
 800e828:	609d      	str	r5, [r3, #8]
 800e82a:	60fd      	str	r5, [r7, #12]
 800e82c:	4640      	mov	r0, r8
 800e82e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e832:	f000 be4b 	b.w	800f4cc <__malloc_unlock>
 800e836:	4770      	bx	lr
 800e838:	0a53      	lsrs	r3, r2, #9
 800e83a:	2b04      	cmp	r3, #4
 800e83c:	d847      	bhi.n	800e8ce <_free_r+0x13a>
 800e83e:	0993      	lsrs	r3, r2, #6
 800e840:	f103 0438 	add.w	r4, r3, #56	; 0x38
 800e844:	0060      	lsls	r0, r4, #1
 800e846:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 800e84a:	493a      	ldr	r1, [pc, #232]	; (800e934 <_free_r+0x1a0>)
 800e84c:	6883      	ldr	r3, [r0, #8]
 800e84e:	4283      	cmp	r3, r0
 800e850:	d043      	beq.n	800e8da <_free_r+0x146>
 800e852:	6859      	ldr	r1, [r3, #4]
 800e854:	f021 0103 	bic.w	r1, r1, #3
 800e858:	4291      	cmp	r1, r2
 800e85a:	d902      	bls.n	800e862 <_free_r+0xce>
 800e85c:	689b      	ldr	r3, [r3, #8]
 800e85e:	4298      	cmp	r0, r3
 800e860:	d1f7      	bne.n	800e852 <_free_r+0xbe>
 800e862:	68da      	ldr	r2, [r3, #12]
 800e864:	60ea      	str	r2, [r5, #12]
 800e866:	60ab      	str	r3, [r5, #8]
 800e868:	4640      	mov	r0, r8
 800e86a:	6095      	str	r5, [r2, #8]
 800e86c:	60dd      	str	r5, [r3, #12]
 800e86e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e872:	f000 be2b 	b.w	800f4cc <__malloc_unlock>
 800e876:	07ff      	lsls	r7, r7, #31
 800e878:	4402      	add	r2, r0
 800e87a:	d407      	bmi.n	800e88c <_free_r+0xf8>
 800e87c:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800e880:	1aed      	subs	r5, r5, r3
 800e882:	441a      	add	r2, r3
 800e884:	68a8      	ldr	r0, [r5, #8]
 800e886:	68eb      	ldr	r3, [r5, #12]
 800e888:	60c3      	str	r3, [r0, #12]
 800e88a:	6098      	str	r0, [r3, #8]
 800e88c:	4b2b      	ldr	r3, [pc, #172]	; (800e93c <_free_r+0x1a8>)
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	f042 0001 	orr.w	r0, r2, #1
 800e894:	429a      	cmp	r2, r3
 800e896:	6068      	str	r0, [r5, #4]
 800e898:	608d      	str	r5, [r1, #8]
 800e89a:	d3c7      	bcc.n	800e82c <_free_r+0x98>
 800e89c:	4b28      	ldr	r3, [pc, #160]	; (800e940 <_free_r+0x1ac>)
 800e89e:	4640      	mov	r0, r8
 800e8a0:	6819      	ldr	r1, [r3, #0]
 800e8a2:	f7ff ff29 	bl	800e6f8 <_malloc_trim_r>
 800e8a6:	e7c1      	b.n	800e82c <_free_r+0x98>
 800e8a8:	1819      	adds	r1, r3, r0
 800e8aa:	6849      	ldr	r1, [r1, #4]
 800e8ac:	07c9      	lsls	r1, r1, #31
 800e8ae:	d409      	bmi.n	800e8c4 <_free_r+0x130>
 800e8b0:	68d9      	ldr	r1, [r3, #12]
 800e8b2:	689b      	ldr	r3, [r3, #8]
 800e8b4:	4402      	add	r2, r0
 800e8b6:	f042 0001 	orr.w	r0, r2, #1
 800e8ba:	60d9      	str	r1, [r3, #12]
 800e8bc:	608b      	str	r3, [r1, #8]
 800e8be:	6068      	str	r0, [r5, #4]
 800e8c0:	50aa      	str	r2, [r5, r2]
 800e8c2:	e7b3      	b.n	800e82c <_free_r+0x98>
 800e8c4:	f042 0301 	orr.w	r3, r2, #1
 800e8c8:	606b      	str	r3, [r5, #4]
 800e8ca:	50aa      	str	r2, [r5, r2]
 800e8cc:	e7ae      	b.n	800e82c <_free_r+0x98>
 800e8ce:	2b14      	cmp	r3, #20
 800e8d0:	d814      	bhi.n	800e8fc <_free_r+0x168>
 800e8d2:	f103 045b 	add.w	r4, r3, #91	; 0x5b
 800e8d6:	0060      	lsls	r0, r4, #1
 800e8d8:	e7b5      	b.n	800e846 <_free_r+0xb2>
 800e8da:	684a      	ldr	r2, [r1, #4]
 800e8dc:	10a4      	asrs	r4, r4, #2
 800e8de:	2001      	movs	r0, #1
 800e8e0:	40a0      	lsls	r0, r4
 800e8e2:	4302      	orrs	r2, r0
 800e8e4:	604a      	str	r2, [r1, #4]
 800e8e6:	461a      	mov	r2, r3
 800e8e8:	e7bc      	b.n	800e864 <_free_r+0xd0>
 800e8ea:	f042 0301 	orr.w	r3, r2, #1
 800e8ee:	614d      	str	r5, [r1, #20]
 800e8f0:	610d      	str	r5, [r1, #16]
 800e8f2:	60ec      	str	r4, [r5, #12]
 800e8f4:	60ac      	str	r4, [r5, #8]
 800e8f6:	606b      	str	r3, [r5, #4]
 800e8f8:	50aa      	str	r2, [r5, r2]
 800e8fa:	e797      	b.n	800e82c <_free_r+0x98>
 800e8fc:	2b54      	cmp	r3, #84	; 0x54
 800e8fe:	d804      	bhi.n	800e90a <_free_r+0x176>
 800e900:	0b13      	lsrs	r3, r2, #12
 800e902:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 800e906:	0060      	lsls	r0, r4, #1
 800e908:	e79d      	b.n	800e846 <_free_r+0xb2>
 800e90a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800e90e:	d804      	bhi.n	800e91a <_free_r+0x186>
 800e910:	0bd3      	lsrs	r3, r2, #15
 800e912:	f103 0477 	add.w	r4, r3, #119	; 0x77
 800e916:	0060      	lsls	r0, r4, #1
 800e918:	e795      	b.n	800e846 <_free_r+0xb2>
 800e91a:	f240 5054 	movw	r0, #1364	; 0x554
 800e91e:	4283      	cmp	r3, r0
 800e920:	d804      	bhi.n	800e92c <_free_r+0x198>
 800e922:	0c93      	lsrs	r3, r2, #18
 800e924:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 800e928:	0060      	lsls	r0, r4, #1
 800e92a:	e78c      	b.n	800e846 <_free_r+0xb2>
 800e92c:	20fc      	movs	r0, #252	; 0xfc
 800e92e:	247e      	movs	r4, #126	; 0x7e
 800e930:	e789      	b.n	800e846 <_free_r+0xb2>
 800e932:	bf00      	nop
 800e934:	200004f8 	.word	0x200004f8
 800e938:	20000500 	.word	0x20000500
 800e93c:	20000900 	.word	0x20000900
 800e940:	20000d64 	.word	0x20000d64

0800e944 <__sfvwrite_r>:
 800e944:	6893      	ldr	r3, [r2, #8]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d07a      	beq.n	800ea40 <__sfvwrite_r+0xfc>
 800e94a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e94e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 800e952:	f01e 0f08 	tst.w	lr, #8
 800e956:	b083      	sub	sp, #12
 800e958:	460c      	mov	r4, r1
 800e95a:	4681      	mov	r9, r0
 800e95c:	4616      	mov	r6, r2
 800e95e:	d026      	beq.n	800e9ae <__sfvwrite_r+0x6a>
 800e960:	690b      	ldr	r3, [r1, #16]
 800e962:	b323      	cbz	r3, 800e9ae <__sfvwrite_r+0x6a>
 800e964:	f00e 0802 	and.w	r8, lr, #2
 800e968:	fa1f f088 	uxth.w	r0, r8
 800e96c:	6835      	ldr	r5, [r6, #0]
 800e96e:	b370      	cbz	r0, 800e9ce <__sfvwrite_r+0x8a>
 800e970:	f04f 0a00 	mov.w	sl, #0
 800e974:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 800ec58 <__sfvwrite_r+0x314>
 800e978:	46d0      	mov	r8, sl
 800e97a:	45d8      	cmp	r8, fp
 800e97c:	4643      	mov	r3, r8
 800e97e:	4652      	mov	r2, sl
 800e980:	bf28      	it	cs
 800e982:	465b      	movcs	r3, fp
 800e984:	4648      	mov	r0, r9
 800e986:	f1b8 0f00 	cmp.w	r8, #0
 800e98a:	d053      	beq.n	800ea34 <__sfvwrite_r+0xf0>
 800e98c:	69e1      	ldr	r1, [r4, #28]
 800e98e:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800e990:	47b8      	blx	r7
 800e992:	2800      	cmp	r0, #0
 800e994:	dd73      	ble.n	800ea7e <__sfvwrite_r+0x13a>
 800e996:	68b3      	ldr	r3, [r6, #8]
 800e998:	1a1b      	subs	r3, r3, r0
 800e99a:	4482      	add	sl, r0
 800e99c:	ebc0 0808 	rsb	r8, r0, r8
 800e9a0:	60b3      	str	r3, [r6, #8]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d1e9      	bne.n	800e97a <__sfvwrite_r+0x36>
 800e9a6:	2000      	movs	r0, #0
 800e9a8:	b003      	add	sp, #12
 800e9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9ae:	4648      	mov	r0, r9
 800e9b0:	4621      	mov	r1, r4
 800e9b2:	f7fe fd13 	bl	800d3dc <__swsetup_r>
 800e9b6:	2800      	cmp	r0, #0
 800e9b8:	f040 8145 	bne.w	800ec46 <__sfvwrite_r+0x302>
 800e9bc:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 800e9c0:	6835      	ldr	r5, [r6, #0]
 800e9c2:	f00e 0802 	and.w	r8, lr, #2
 800e9c6:	fa1f f088 	uxth.w	r0, r8
 800e9ca:	2800      	cmp	r0, #0
 800e9cc:	d1d0      	bne.n	800e970 <__sfvwrite_r+0x2c>
 800e9ce:	f01e 0b01 	ands.w	fp, lr, #1
 800e9d2:	d15d      	bne.n	800ea90 <__sfvwrite_r+0x14c>
 800e9d4:	46d8      	mov	r8, fp
 800e9d6:	f1b8 0f00 	cmp.w	r8, #0
 800e9da:	d025      	beq.n	800ea28 <__sfvwrite_r+0xe4>
 800e9dc:	f41e 7f00 	tst.w	lr, #512	; 0x200
 800e9e0:	68a7      	ldr	r7, [r4, #8]
 800e9e2:	d02f      	beq.n	800ea44 <__sfvwrite_r+0x100>
 800e9e4:	45b8      	cmp	r8, r7
 800e9e6:	46ba      	mov	sl, r7
 800e9e8:	f0c0 80a9 	bcc.w	800eb3e <__sfvwrite_r+0x1fa>
 800e9ec:	f41e 6f90 	tst.w	lr, #1152	; 0x480
 800e9f0:	f040 80b6 	bne.w	800eb60 <__sfvwrite_r+0x21c>
 800e9f4:	6820      	ldr	r0, [r4, #0]
 800e9f6:	4652      	mov	r2, sl
 800e9f8:	4659      	mov	r1, fp
 800e9fa:	f000 fcb3 	bl	800f364 <memmove>
 800e9fe:	68a0      	ldr	r0, [r4, #8]
 800ea00:	6822      	ldr	r2, [r4, #0]
 800ea02:	1bc0      	subs	r0, r0, r7
 800ea04:	eb02 030a 	add.w	r3, r2, sl
 800ea08:	60a0      	str	r0, [r4, #8]
 800ea0a:	6023      	str	r3, [r4, #0]
 800ea0c:	4640      	mov	r0, r8
 800ea0e:	68b3      	ldr	r3, [r6, #8]
 800ea10:	1a1b      	subs	r3, r3, r0
 800ea12:	4483      	add	fp, r0
 800ea14:	ebc0 0808 	rsb	r8, r0, r8
 800ea18:	60b3      	str	r3, [r6, #8]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d0c3      	beq.n	800e9a6 <__sfvwrite_r+0x62>
 800ea1e:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 800ea22:	f1b8 0f00 	cmp.w	r8, #0
 800ea26:	d1d9      	bne.n	800e9dc <__sfvwrite_r+0x98>
 800ea28:	f8d5 b000 	ldr.w	fp, [r5]
 800ea2c:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800ea30:	3508      	adds	r5, #8
 800ea32:	e7d0      	b.n	800e9d6 <__sfvwrite_r+0x92>
 800ea34:	f8d5 a000 	ldr.w	sl, [r5]
 800ea38:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800ea3c:	3508      	adds	r5, #8
 800ea3e:	e79c      	b.n	800e97a <__sfvwrite_r+0x36>
 800ea40:	2000      	movs	r0, #0
 800ea42:	4770      	bx	lr
 800ea44:	6820      	ldr	r0, [r4, #0]
 800ea46:	6923      	ldr	r3, [r4, #16]
 800ea48:	4298      	cmp	r0, r3
 800ea4a:	d803      	bhi.n	800ea54 <__sfvwrite_r+0x110>
 800ea4c:	6962      	ldr	r2, [r4, #20]
 800ea4e:	4590      	cmp	r8, r2
 800ea50:	f080 80b9 	bcs.w	800ebc6 <__sfvwrite_r+0x282>
 800ea54:	4547      	cmp	r7, r8
 800ea56:	bf28      	it	cs
 800ea58:	4647      	movcs	r7, r8
 800ea5a:	463a      	mov	r2, r7
 800ea5c:	4659      	mov	r1, fp
 800ea5e:	f000 fc81 	bl	800f364 <memmove>
 800ea62:	68a3      	ldr	r3, [r4, #8]
 800ea64:	6822      	ldr	r2, [r4, #0]
 800ea66:	1bdb      	subs	r3, r3, r7
 800ea68:	443a      	add	r2, r7
 800ea6a:	60a3      	str	r3, [r4, #8]
 800ea6c:	6022      	str	r2, [r4, #0]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d14a      	bne.n	800eb08 <__sfvwrite_r+0x1c4>
 800ea72:	4648      	mov	r0, r9
 800ea74:	4621      	mov	r1, r4
 800ea76:	f7ff fda1 	bl	800e5bc <_fflush_r>
 800ea7a:	2800      	cmp	r0, #0
 800ea7c:	d044      	beq.n	800eb08 <__sfvwrite_r+0x1c4>
 800ea7e:	89a3      	ldrh	r3, [r4, #12]
 800ea80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ea84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ea88:	81a3      	strh	r3, [r4, #12]
 800ea8a:	b003      	add	sp, #12
 800ea8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea90:	4680      	mov	r8, r0
 800ea92:	9000      	str	r0, [sp, #0]
 800ea94:	4683      	mov	fp, r0
 800ea96:	4682      	mov	sl, r0
 800ea98:	f1ba 0f00 	cmp.w	sl, #0
 800ea9c:	d02c      	beq.n	800eaf8 <__sfvwrite_r+0x1b4>
 800ea9e:	9b00      	ldr	r3, [sp, #0]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d050      	beq.n	800eb46 <__sfvwrite_r+0x202>
 800eaa4:	6820      	ldr	r0, [r4, #0]
 800eaa6:	6921      	ldr	r1, [r4, #16]
 800eaa8:	f8d4 e008 	ldr.w	lr, [r4, #8]
 800eaac:	6962      	ldr	r2, [r4, #20]
 800eaae:	45d0      	cmp	r8, sl
 800eab0:	4643      	mov	r3, r8
 800eab2:	bf28      	it	cs
 800eab4:	4653      	movcs	r3, sl
 800eab6:	4288      	cmp	r0, r1
 800eab8:	461f      	mov	r7, r3
 800eaba:	d904      	bls.n	800eac6 <__sfvwrite_r+0x182>
 800eabc:	eb0e 0c02 	add.w	ip, lr, r2
 800eac0:	4563      	cmp	r3, ip
 800eac2:	f300 8092 	bgt.w	800ebea <__sfvwrite_r+0x2a6>
 800eac6:	4293      	cmp	r3, r2
 800eac8:	db20      	blt.n	800eb0c <__sfvwrite_r+0x1c8>
 800eaca:	4613      	mov	r3, r2
 800eacc:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800eace:	69e1      	ldr	r1, [r4, #28]
 800ead0:	4648      	mov	r0, r9
 800ead2:	465a      	mov	r2, fp
 800ead4:	47b8      	blx	r7
 800ead6:	1e07      	subs	r7, r0, #0
 800ead8:	ddd1      	ble.n	800ea7e <__sfvwrite_r+0x13a>
 800eada:	ebb8 0807 	subs.w	r8, r8, r7
 800eade:	d025      	beq.n	800eb2c <__sfvwrite_r+0x1e8>
 800eae0:	68b3      	ldr	r3, [r6, #8]
 800eae2:	1bdb      	subs	r3, r3, r7
 800eae4:	44bb      	add	fp, r7
 800eae6:	ebc7 0a0a 	rsb	sl, r7, sl
 800eaea:	60b3      	str	r3, [r6, #8]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	f43f af5a 	beq.w	800e9a6 <__sfvwrite_r+0x62>
 800eaf2:	f1ba 0f00 	cmp.w	sl, #0
 800eaf6:	d1d2      	bne.n	800ea9e <__sfvwrite_r+0x15a>
 800eaf8:	2300      	movs	r3, #0
 800eafa:	f8d5 b000 	ldr.w	fp, [r5]
 800eafe:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800eb02:	9300      	str	r3, [sp, #0]
 800eb04:	3508      	adds	r5, #8
 800eb06:	e7c7      	b.n	800ea98 <__sfvwrite_r+0x154>
 800eb08:	4638      	mov	r0, r7
 800eb0a:	e780      	b.n	800ea0e <__sfvwrite_r+0xca>
 800eb0c:	461a      	mov	r2, r3
 800eb0e:	4659      	mov	r1, fp
 800eb10:	9301      	str	r3, [sp, #4]
 800eb12:	f000 fc27 	bl	800f364 <memmove>
 800eb16:	68a2      	ldr	r2, [r4, #8]
 800eb18:	6821      	ldr	r1, [r4, #0]
 800eb1a:	9b01      	ldr	r3, [sp, #4]
 800eb1c:	ebb8 0807 	subs.w	r8, r8, r7
 800eb20:	eba2 0203 	sub.w	r2, r2, r3
 800eb24:	440b      	add	r3, r1
 800eb26:	60a2      	str	r2, [r4, #8]
 800eb28:	6023      	str	r3, [r4, #0]
 800eb2a:	d1d9      	bne.n	800eae0 <__sfvwrite_r+0x19c>
 800eb2c:	4648      	mov	r0, r9
 800eb2e:	4621      	mov	r1, r4
 800eb30:	f7ff fd44 	bl	800e5bc <_fflush_r>
 800eb34:	2800      	cmp	r0, #0
 800eb36:	d1a2      	bne.n	800ea7e <__sfvwrite_r+0x13a>
 800eb38:	f8cd 8000 	str.w	r8, [sp]
 800eb3c:	e7d0      	b.n	800eae0 <__sfvwrite_r+0x19c>
 800eb3e:	6820      	ldr	r0, [r4, #0]
 800eb40:	4647      	mov	r7, r8
 800eb42:	46c2      	mov	sl, r8
 800eb44:	e757      	b.n	800e9f6 <__sfvwrite_r+0xb2>
 800eb46:	4658      	mov	r0, fp
 800eb48:	210a      	movs	r1, #10
 800eb4a:	4652      	mov	r2, sl
 800eb4c:	f000 fbc0 	bl	800f2d0 <memchr>
 800eb50:	2800      	cmp	r0, #0
 800eb52:	d073      	beq.n	800ec3c <__sfvwrite_r+0x2f8>
 800eb54:	3001      	adds	r0, #1
 800eb56:	2301      	movs	r3, #1
 800eb58:	ebcb 0800 	rsb	r8, fp, r0
 800eb5c:	9300      	str	r3, [sp, #0]
 800eb5e:	e7a1      	b.n	800eaa4 <__sfvwrite_r+0x160>
 800eb60:	6967      	ldr	r7, [r4, #20]
 800eb62:	6921      	ldr	r1, [r4, #16]
 800eb64:	6823      	ldr	r3, [r4, #0]
 800eb66:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 800eb6a:	1a5b      	subs	r3, r3, r1
 800eb6c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 800eb70:	1c58      	adds	r0, r3, #1
 800eb72:	107f      	asrs	r7, r7, #1
 800eb74:	4440      	add	r0, r8
 800eb76:	4287      	cmp	r7, r0
 800eb78:	463a      	mov	r2, r7
 800eb7a:	bf3c      	itt	cc
 800eb7c:	4607      	movcc	r7, r0
 800eb7e:	463a      	movcc	r2, r7
 800eb80:	f41e 6f80 	tst.w	lr, #1024	; 0x400
 800eb84:	9300      	str	r3, [sp, #0]
 800eb86:	d046      	beq.n	800ec16 <__sfvwrite_r+0x2d2>
 800eb88:	4611      	mov	r1, r2
 800eb8a:	4648      	mov	r0, r9
 800eb8c:	f000 f90e 	bl	800edac <_malloc_r>
 800eb90:	9b00      	ldr	r3, [sp, #0]
 800eb92:	4682      	mov	sl, r0
 800eb94:	2800      	cmp	r0, #0
 800eb96:	d059      	beq.n	800ec4c <__sfvwrite_r+0x308>
 800eb98:	461a      	mov	r2, r3
 800eb9a:	6921      	ldr	r1, [r4, #16]
 800eb9c:	9300      	str	r3, [sp, #0]
 800eb9e:	f7fa ff1f 	bl	80099e0 <memcpy>
 800eba2:	89a2      	ldrh	r2, [r4, #12]
 800eba4:	9b00      	ldr	r3, [sp, #0]
 800eba6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800ebaa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ebae:	81a2      	strh	r2, [r4, #12]
 800ebb0:	eb0a 0003 	add.w	r0, sl, r3
 800ebb4:	1afb      	subs	r3, r7, r3
 800ebb6:	f8c4 a010 	str.w	sl, [r4, #16]
 800ebba:	6167      	str	r7, [r4, #20]
 800ebbc:	6020      	str	r0, [r4, #0]
 800ebbe:	60a3      	str	r3, [r4, #8]
 800ebc0:	4647      	mov	r7, r8
 800ebc2:	46c2      	mov	sl, r8
 800ebc4:	e717      	b.n	800e9f6 <__sfvwrite_r+0xb2>
 800ebc6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800ebca:	4543      	cmp	r3, r8
 800ebcc:	bf28      	it	cs
 800ebce:	4643      	movcs	r3, r8
 800ebd0:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800ebd2:	fb93 f3f2 	sdiv	r3, r3, r2
 800ebd6:	4648      	mov	r0, r9
 800ebd8:	fb03 f302 	mul.w	r3, r3, r2
 800ebdc:	69e1      	ldr	r1, [r4, #28]
 800ebde:	465a      	mov	r2, fp
 800ebe0:	47b8      	blx	r7
 800ebe2:	2800      	cmp	r0, #0
 800ebe4:	f73f af13 	bgt.w	800ea0e <__sfvwrite_r+0xca>
 800ebe8:	e749      	b.n	800ea7e <__sfvwrite_r+0x13a>
 800ebea:	4662      	mov	r2, ip
 800ebec:	4659      	mov	r1, fp
 800ebee:	f8cd c004 	str.w	ip, [sp, #4]
 800ebf2:	f000 fbb7 	bl	800f364 <memmove>
 800ebf6:	6823      	ldr	r3, [r4, #0]
 800ebf8:	f8dd c004 	ldr.w	ip, [sp, #4]
 800ebfc:	4463      	add	r3, ip
 800ebfe:	6023      	str	r3, [r4, #0]
 800ec00:	4648      	mov	r0, r9
 800ec02:	4621      	mov	r1, r4
 800ec04:	f7ff fcda 	bl	800e5bc <_fflush_r>
 800ec08:	f8dd c004 	ldr.w	ip, [sp, #4]
 800ec0c:	2800      	cmp	r0, #0
 800ec0e:	f47f af36 	bne.w	800ea7e <__sfvwrite_r+0x13a>
 800ec12:	4667      	mov	r7, ip
 800ec14:	e761      	b.n	800eada <__sfvwrite_r+0x196>
 800ec16:	4648      	mov	r0, r9
 800ec18:	f000 ff4e 	bl	800fab8 <_realloc_r>
 800ec1c:	9b00      	ldr	r3, [sp, #0]
 800ec1e:	4682      	mov	sl, r0
 800ec20:	2800      	cmp	r0, #0
 800ec22:	d1c5      	bne.n	800ebb0 <__sfvwrite_r+0x26c>
 800ec24:	4648      	mov	r0, r9
 800ec26:	6921      	ldr	r1, [r4, #16]
 800ec28:	f7ff fdb4 	bl	800e794 <_free_r>
 800ec2c:	89a3      	ldrh	r3, [r4, #12]
 800ec2e:	220c      	movs	r2, #12
 800ec30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec34:	b29b      	uxth	r3, r3
 800ec36:	f8c9 2000 	str.w	r2, [r9]
 800ec3a:	e721      	b.n	800ea80 <__sfvwrite_r+0x13c>
 800ec3c:	2301      	movs	r3, #1
 800ec3e:	f10a 0801 	add.w	r8, sl, #1
 800ec42:	9300      	str	r3, [sp, #0]
 800ec44:	e72e      	b.n	800eaa4 <__sfvwrite_r+0x160>
 800ec46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ec4a:	e6ad      	b.n	800e9a8 <__sfvwrite_r+0x64>
 800ec4c:	230c      	movs	r3, #12
 800ec4e:	f8c9 3000 	str.w	r3, [r9]
 800ec52:	89a3      	ldrh	r3, [r4, #12]
 800ec54:	e714      	b.n	800ea80 <__sfvwrite_r+0x13c>
 800ec56:	bf00      	nop
 800ec58:	7ffffc00 	.word	0x7ffffc00

0800ec5c <_fwalk_reent>:
 800ec5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec60:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 800ec64:	d01f      	beq.n	800eca6 <_fwalk_reent+0x4a>
 800ec66:	4688      	mov	r8, r1
 800ec68:	4606      	mov	r6, r0
 800ec6a:	f04f 0900 	mov.w	r9, #0
 800ec6e:	687d      	ldr	r5, [r7, #4]
 800ec70:	68bc      	ldr	r4, [r7, #8]
 800ec72:	3d01      	subs	r5, #1
 800ec74:	d411      	bmi.n	800ec9a <_fwalk_reent+0x3e>
 800ec76:	89a3      	ldrh	r3, [r4, #12]
 800ec78:	2b01      	cmp	r3, #1
 800ec7a:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800ec7e:	d908      	bls.n	800ec92 <_fwalk_reent+0x36>
 800ec80:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800ec84:	3301      	adds	r3, #1
 800ec86:	4621      	mov	r1, r4
 800ec88:	4630      	mov	r0, r6
 800ec8a:	d002      	beq.n	800ec92 <_fwalk_reent+0x36>
 800ec8c:	47c0      	blx	r8
 800ec8e:	ea49 0900 	orr.w	r9, r9, r0
 800ec92:	1c6b      	adds	r3, r5, #1
 800ec94:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800ec98:	d1ed      	bne.n	800ec76 <_fwalk_reent+0x1a>
 800ec9a:	683f      	ldr	r7, [r7, #0]
 800ec9c:	2f00      	cmp	r7, #0
 800ec9e:	d1e6      	bne.n	800ec6e <_fwalk_reent+0x12>
 800eca0:	4648      	mov	r0, r9
 800eca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eca6:	46b9      	mov	r9, r7
 800eca8:	4648      	mov	r0, r9
 800ecaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecae:	bf00      	nop

0800ecb0 <__locale_charset>:
 800ecb0:	4800      	ldr	r0, [pc, #0]	; (800ecb4 <__locale_charset+0x4>)
 800ecb2:	4770      	bx	lr
 800ecb4:	200004d4 	.word	0x200004d4

0800ecb8 <__locale_mb_cur_max>:
 800ecb8:	4b01      	ldr	r3, [pc, #4]	; (800ecc0 <__locale_mb_cur_max+0x8>)
 800ecba:	6818      	ldr	r0, [r3, #0]
 800ecbc:	4770      	bx	lr
 800ecbe:	bf00      	nop
 800ecc0:	200004f4 	.word	0x200004f4

0800ecc4 <_localeconv_r>:
 800ecc4:	4800      	ldr	r0, [pc, #0]	; (800ecc8 <_localeconv_r+0x4>)
 800ecc6:	4770      	bx	lr
 800ecc8:	2000049c 	.word	0x2000049c

0800eccc <__smakebuf_r>:
 800eccc:	898b      	ldrh	r3, [r1, #12]
 800ecce:	b29a      	uxth	r2, r3
 800ecd0:	f012 0f02 	tst.w	r2, #2
 800ecd4:	d13c      	bne.n	800ed50 <__smakebuf_r+0x84>
 800ecd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ecd8:	460c      	mov	r4, r1
 800ecda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecde:	2900      	cmp	r1, #0
 800ece0:	b091      	sub	sp, #68	; 0x44
 800ece2:	4605      	mov	r5, r0
 800ece4:	db19      	blt.n	800ed1a <__smakebuf_r+0x4e>
 800ece6:	aa01      	add	r2, sp, #4
 800ece8:	f001 fb28 	bl	801033c <_fstat_r>
 800ecec:	2800      	cmp	r0, #0
 800ecee:	db12      	blt.n	800ed16 <__smakebuf_r+0x4a>
 800ecf0:	9b02      	ldr	r3, [sp, #8]
 800ecf2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800ecf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ecfa:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
 800ecfe:	fab7 f787 	clz	r7, r7
 800ed02:	ea4f 1757 	mov.w	r7, r7, lsr #5
 800ed06:	d02a      	beq.n	800ed5e <__smakebuf_r+0x92>
 800ed08:	89a3      	ldrh	r3, [r4, #12]
 800ed0a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ed0e:	81a3      	strh	r3, [r4, #12]
 800ed10:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800ed14:	e00b      	b.n	800ed2e <__smakebuf_r+0x62>
 800ed16:	89a3      	ldrh	r3, [r4, #12]
 800ed18:	b29a      	uxth	r2, r3
 800ed1a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800ed1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ed22:	81a3      	strh	r3, [r4, #12]
 800ed24:	bf0c      	ite	eq
 800ed26:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 800ed2a:	2640      	movne	r6, #64	; 0x40
 800ed2c:	2700      	movs	r7, #0
 800ed2e:	4628      	mov	r0, r5
 800ed30:	4631      	mov	r1, r6
 800ed32:	f000 f83b 	bl	800edac <_malloc_r>
 800ed36:	89a3      	ldrh	r3, [r4, #12]
 800ed38:	b340      	cbz	r0, 800ed8c <__smakebuf_r+0xc0>
 800ed3a:	4a1a      	ldr	r2, [pc, #104]	; (800eda4 <__smakebuf_r+0xd8>)
 800ed3c:	63ea      	str	r2, [r5, #60]	; 0x3c
 800ed3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed42:	81a3      	strh	r3, [r4, #12]
 800ed44:	6020      	str	r0, [r4, #0]
 800ed46:	6120      	str	r0, [r4, #16]
 800ed48:	6166      	str	r6, [r4, #20]
 800ed4a:	b99f      	cbnz	r7, 800ed74 <__smakebuf_r+0xa8>
 800ed4c:	b011      	add	sp, #68	; 0x44
 800ed4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed50:	f101 0343 	add.w	r3, r1, #67	; 0x43
 800ed54:	2201      	movs	r2, #1
 800ed56:	600b      	str	r3, [r1, #0]
 800ed58:	610b      	str	r3, [r1, #16]
 800ed5a:	614a      	str	r2, [r1, #20]
 800ed5c:	4770      	bx	lr
 800ed5e:	4b12      	ldr	r3, [pc, #72]	; (800eda8 <__smakebuf_r+0xdc>)
 800ed60:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800ed62:	429a      	cmp	r2, r3
 800ed64:	d1d0      	bne.n	800ed08 <__smakebuf_r+0x3c>
 800ed66:	89a3      	ldrh	r3, [r4, #12]
 800ed68:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800ed6c:	4333      	orrs	r3, r6
 800ed6e:	81a3      	strh	r3, [r4, #12]
 800ed70:	64e6      	str	r6, [r4, #76]	; 0x4c
 800ed72:	e7dc      	b.n	800ed2e <__smakebuf_r+0x62>
 800ed74:	4628      	mov	r0, r5
 800ed76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed7a:	f001 faf3 	bl	8010364 <_isatty_r>
 800ed7e:	2800      	cmp	r0, #0
 800ed80:	d0e4      	beq.n	800ed4c <__smakebuf_r+0x80>
 800ed82:	89a3      	ldrh	r3, [r4, #12]
 800ed84:	f043 0301 	orr.w	r3, r3, #1
 800ed88:	81a3      	strh	r3, [r4, #12]
 800ed8a:	e7df      	b.n	800ed4c <__smakebuf_r+0x80>
 800ed8c:	059a      	lsls	r2, r3, #22
 800ed8e:	d4dd      	bmi.n	800ed4c <__smakebuf_r+0x80>
 800ed90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ed94:	f043 0302 	orr.w	r3, r3, #2
 800ed98:	2101      	movs	r1, #1
 800ed9a:	81a3      	strh	r3, [r4, #12]
 800ed9c:	6022      	str	r2, [r4, #0]
 800ed9e:	6122      	str	r2, [r4, #16]
 800eda0:	6161      	str	r1, [r4, #20]
 800eda2:	e7d3      	b.n	800ed4c <__smakebuf_r+0x80>
 800eda4:	0800e5e9 	.word	0x0800e5e9
 800eda8:	0800ff7d 	.word	0x0800ff7d

0800edac <_malloc_r>:
 800edac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edb0:	f101 050b 	add.w	r5, r1, #11
 800edb4:	2d16      	cmp	r5, #22
 800edb6:	b083      	sub	sp, #12
 800edb8:	4606      	mov	r6, r0
 800edba:	d927      	bls.n	800ee0c <_malloc_r+0x60>
 800edbc:	f035 0507 	bics.w	r5, r5, #7
 800edc0:	f100 80b6 	bmi.w	800ef30 <_malloc_r+0x184>
 800edc4:	42a9      	cmp	r1, r5
 800edc6:	f200 80b3 	bhi.w	800ef30 <_malloc_r+0x184>
 800edca:	f000 fb7d 	bl	800f4c8 <__malloc_lock>
 800edce:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800edd2:	d222      	bcs.n	800ee1a <_malloc_r+0x6e>
 800edd4:	4fc2      	ldr	r7, [pc, #776]	; (800f0e0 <_malloc_r+0x334>)
 800edd6:	08e8      	lsrs	r0, r5, #3
 800edd8:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
 800eddc:	68dc      	ldr	r4, [r3, #12]
 800edde:	429c      	cmp	r4, r3
 800ede0:	f000 81c8 	beq.w	800f174 <_malloc_r+0x3c8>
 800ede4:	6863      	ldr	r3, [r4, #4]
 800ede6:	68e1      	ldr	r1, [r4, #12]
 800ede8:	68a5      	ldr	r5, [r4, #8]
 800edea:	f023 0303 	bic.w	r3, r3, #3
 800edee:	4423      	add	r3, r4
 800edf0:	4630      	mov	r0, r6
 800edf2:	685a      	ldr	r2, [r3, #4]
 800edf4:	60e9      	str	r1, [r5, #12]
 800edf6:	f042 0201 	orr.w	r2, r2, #1
 800edfa:	608d      	str	r5, [r1, #8]
 800edfc:	605a      	str	r2, [r3, #4]
 800edfe:	f000 fb65 	bl	800f4cc <__malloc_unlock>
 800ee02:	3408      	adds	r4, #8
 800ee04:	4620      	mov	r0, r4
 800ee06:	b003      	add	sp, #12
 800ee08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee0c:	2910      	cmp	r1, #16
 800ee0e:	f200 808f 	bhi.w	800ef30 <_malloc_r+0x184>
 800ee12:	f000 fb59 	bl	800f4c8 <__malloc_lock>
 800ee16:	2510      	movs	r5, #16
 800ee18:	e7dc      	b.n	800edd4 <_malloc_r+0x28>
 800ee1a:	0a68      	lsrs	r0, r5, #9
 800ee1c:	f000 808f 	beq.w	800ef3e <_malloc_r+0x192>
 800ee20:	2804      	cmp	r0, #4
 800ee22:	f200 8154 	bhi.w	800f0ce <_malloc_r+0x322>
 800ee26:	09a8      	lsrs	r0, r5, #6
 800ee28:	3038      	adds	r0, #56	; 0x38
 800ee2a:	0041      	lsls	r1, r0, #1
 800ee2c:	4fac      	ldr	r7, [pc, #688]	; (800f0e0 <_malloc_r+0x334>)
 800ee2e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 800ee32:	68cc      	ldr	r4, [r1, #12]
 800ee34:	42a1      	cmp	r1, r4
 800ee36:	d106      	bne.n	800ee46 <_malloc_r+0x9a>
 800ee38:	e00c      	b.n	800ee54 <_malloc_r+0xa8>
 800ee3a:	2a00      	cmp	r2, #0
 800ee3c:	f280 8082 	bge.w	800ef44 <_malloc_r+0x198>
 800ee40:	68e4      	ldr	r4, [r4, #12]
 800ee42:	42a1      	cmp	r1, r4
 800ee44:	d006      	beq.n	800ee54 <_malloc_r+0xa8>
 800ee46:	6863      	ldr	r3, [r4, #4]
 800ee48:	f023 0303 	bic.w	r3, r3, #3
 800ee4c:	1b5a      	subs	r2, r3, r5
 800ee4e:	2a0f      	cmp	r2, #15
 800ee50:	ddf3      	ble.n	800ee3a <_malloc_r+0x8e>
 800ee52:	3801      	subs	r0, #1
 800ee54:	3001      	adds	r0, #1
 800ee56:	49a2      	ldr	r1, [pc, #648]	; (800f0e0 <_malloc_r+0x334>)
 800ee58:	693c      	ldr	r4, [r7, #16]
 800ee5a:	f101 0e08 	add.w	lr, r1, #8
 800ee5e:	4574      	cmp	r4, lr
 800ee60:	f000 817d 	beq.w	800f15e <_malloc_r+0x3b2>
 800ee64:	6863      	ldr	r3, [r4, #4]
 800ee66:	f023 0303 	bic.w	r3, r3, #3
 800ee6a:	1b5a      	subs	r2, r3, r5
 800ee6c:	2a0f      	cmp	r2, #15
 800ee6e:	f300 8163 	bgt.w	800f138 <_malloc_r+0x38c>
 800ee72:	2a00      	cmp	r2, #0
 800ee74:	f8c1 e014 	str.w	lr, [r1, #20]
 800ee78:	f8c1 e010 	str.w	lr, [r1, #16]
 800ee7c:	da73      	bge.n	800ef66 <_malloc_r+0x1ba>
 800ee7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ee82:	f080 8139 	bcs.w	800f0f8 <_malloc_r+0x34c>
 800ee86:	08db      	lsrs	r3, r3, #3
 800ee88:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 800ee8c:	ea4f 0ca3 	mov.w	ip, r3, asr #2
 800ee90:	684a      	ldr	r2, [r1, #4]
 800ee92:	f8d8 9008 	ldr.w	r9, [r8, #8]
 800ee96:	f8c4 9008 	str.w	r9, [r4, #8]
 800ee9a:	2301      	movs	r3, #1
 800ee9c:	fa03 f30c 	lsl.w	r3, r3, ip
 800eea0:	4313      	orrs	r3, r2
 800eea2:	f8c4 800c 	str.w	r8, [r4, #12]
 800eea6:	604b      	str	r3, [r1, #4]
 800eea8:	f8c8 4008 	str.w	r4, [r8, #8]
 800eeac:	f8c9 400c 	str.w	r4, [r9, #12]
 800eeb0:	1082      	asrs	r2, r0, #2
 800eeb2:	2401      	movs	r4, #1
 800eeb4:	4094      	lsls	r4, r2
 800eeb6:	429c      	cmp	r4, r3
 800eeb8:	d862      	bhi.n	800ef80 <_malloc_r+0x1d4>
 800eeba:	4223      	tst	r3, r4
 800eebc:	d106      	bne.n	800eecc <_malloc_r+0x120>
 800eebe:	f020 0003 	bic.w	r0, r0, #3
 800eec2:	0064      	lsls	r4, r4, #1
 800eec4:	4223      	tst	r3, r4
 800eec6:	f100 0004 	add.w	r0, r0, #4
 800eeca:	d0fa      	beq.n	800eec2 <_malloc_r+0x116>
 800eecc:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
 800eed0:	46c4      	mov	ip, r8
 800eed2:	4681      	mov	r9, r0
 800eed4:	f8dc 300c 	ldr.w	r3, [ip, #12]
 800eed8:	459c      	cmp	ip, r3
 800eeda:	d107      	bne.n	800eeec <_malloc_r+0x140>
 800eedc:	e141      	b.n	800f162 <_malloc_r+0x3b6>
 800eede:	2900      	cmp	r1, #0
 800eee0:	f280 8151 	bge.w	800f186 <_malloc_r+0x3da>
 800eee4:	68db      	ldr	r3, [r3, #12]
 800eee6:	459c      	cmp	ip, r3
 800eee8:	f000 813b 	beq.w	800f162 <_malloc_r+0x3b6>
 800eeec:	685a      	ldr	r2, [r3, #4]
 800eeee:	f022 0203 	bic.w	r2, r2, #3
 800eef2:	1b51      	subs	r1, r2, r5
 800eef4:	290f      	cmp	r1, #15
 800eef6:	ddf2      	ble.n	800eede <_malloc_r+0x132>
 800eef8:	461c      	mov	r4, r3
 800eefa:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800eefe:	f854 8f08 	ldr.w	r8, [r4, #8]!
 800ef02:	195a      	adds	r2, r3, r5
 800ef04:	f045 0901 	orr.w	r9, r5, #1
 800ef08:	f041 0501 	orr.w	r5, r1, #1
 800ef0c:	f8c3 9004 	str.w	r9, [r3, #4]
 800ef10:	4630      	mov	r0, r6
 800ef12:	f8c8 c00c 	str.w	ip, [r8, #12]
 800ef16:	f8cc 8008 	str.w	r8, [ip, #8]
 800ef1a:	617a      	str	r2, [r7, #20]
 800ef1c:	613a      	str	r2, [r7, #16]
 800ef1e:	f8c2 e00c 	str.w	lr, [r2, #12]
 800ef22:	f8c2 e008 	str.w	lr, [r2, #8]
 800ef26:	6055      	str	r5, [r2, #4]
 800ef28:	5051      	str	r1, [r2, r1]
 800ef2a:	f000 facf 	bl	800f4cc <__malloc_unlock>
 800ef2e:	e769      	b.n	800ee04 <_malloc_r+0x58>
 800ef30:	2400      	movs	r4, #0
 800ef32:	230c      	movs	r3, #12
 800ef34:	4620      	mov	r0, r4
 800ef36:	6033      	str	r3, [r6, #0]
 800ef38:	b003      	add	sp, #12
 800ef3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef3e:	217e      	movs	r1, #126	; 0x7e
 800ef40:	203f      	movs	r0, #63	; 0x3f
 800ef42:	e773      	b.n	800ee2c <_malloc_r+0x80>
 800ef44:	4423      	add	r3, r4
 800ef46:	68e1      	ldr	r1, [r4, #12]
 800ef48:	685a      	ldr	r2, [r3, #4]
 800ef4a:	68a5      	ldr	r5, [r4, #8]
 800ef4c:	f042 0201 	orr.w	r2, r2, #1
 800ef50:	60e9      	str	r1, [r5, #12]
 800ef52:	4630      	mov	r0, r6
 800ef54:	608d      	str	r5, [r1, #8]
 800ef56:	605a      	str	r2, [r3, #4]
 800ef58:	f000 fab8 	bl	800f4cc <__malloc_unlock>
 800ef5c:	3408      	adds	r4, #8
 800ef5e:	4620      	mov	r0, r4
 800ef60:	b003      	add	sp, #12
 800ef62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef66:	4423      	add	r3, r4
 800ef68:	4630      	mov	r0, r6
 800ef6a:	685a      	ldr	r2, [r3, #4]
 800ef6c:	f042 0201 	orr.w	r2, r2, #1
 800ef70:	605a      	str	r2, [r3, #4]
 800ef72:	f000 faab 	bl	800f4cc <__malloc_unlock>
 800ef76:	3408      	adds	r4, #8
 800ef78:	4620      	mov	r0, r4
 800ef7a:	b003      	add	sp, #12
 800ef7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef80:	68bc      	ldr	r4, [r7, #8]
 800ef82:	6863      	ldr	r3, [r4, #4]
 800ef84:	f023 0803 	bic.w	r8, r3, #3
 800ef88:	4545      	cmp	r5, r8
 800ef8a:	d804      	bhi.n	800ef96 <_malloc_r+0x1ea>
 800ef8c:	ebc5 0308 	rsb	r3, r5, r8
 800ef90:	2b0f      	cmp	r3, #15
 800ef92:	f300 808c 	bgt.w	800f0ae <_malloc_r+0x302>
 800ef96:	4b53      	ldr	r3, [pc, #332]	; (800f0e4 <_malloc_r+0x338>)
 800ef98:	f8df a158 	ldr.w	sl, [pc, #344]	; 800f0f4 <_malloc_r+0x348>
 800ef9c:	681a      	ldr	r2, [r3, #0]
 800ef9e:	f8da 3000 	ldr.w	r3, [sl]
 800efa2:	3301      	adds	r3, #1
 800efa4:	442a      	add	r2, r5
 800efa6:	eb04 0b08 	add.w	fp, r4, r8
 800efaa:	f000 8150 	beq.w	800f24e <_malloc_r+0x4a2>
 800efae:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800efb2:	320f      	adds	r2, #15
 800efb4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 800efb8:	f022 020f 	bic.w	r2, r2, #15
 800efbc:	4611      	mov	r1, r2
 800efbe:	4630      	mov	r0, r6
 800efc0:	9201      	str	r2, [sp, #4]
 800efc2:	f000 ff9b 	bl	800fefc <_sbrk_r>
 800efc6:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800efca:	4681      	mov	r9, r0
 800efcc:	9a01      	ldr	r2, [sp, #4]
 800efce:	f000 8147 	beq.w	800f260 <_malloc_r+0x4b4>
 800efd2:	4583      	cmp	fp, r0
 800efd4:	f200 80ee 	bhi.w	800f1b4 <_malloc_r+0x408>
 800efd8:	4b43      	ldr	r3, [pc, #268]	; (800f0e8 <_malloc_r+0x33c>)
 800efda:	6819      	ldr	r1, [r3, #0]
 800efdc:	45cb      	cmp	fp, r9
 800efde:	4411      	add	r1, r2
 800efe0:	6019      	str	r1, [r3, #0]
 800efe2:	f000 8142 	beq.w	800f26a <_malloc_r+0x4be>
 800efe6:	f8da 0000 	ldr.w	r0, [sl]
 800efea:	f8df e108 	ldr.w	lr, [pc, #264]	; 800f0f4 <_malloc_r+0x348>
 800efee:	3001      	adds	r0, #1
 800eff0:	bf1b      	ittet	ne
 800eff2:	ebcb 0b09 	rsbne	fp, fp, r9
 800eff6:	4459      	addne	r1, fp
 800eff8:	f8ce 9000 	streq.w	r9, [lr]
 800effc:	6019      	strne	r1, [r3, #0]
 800effe:	f019 0107 	ands.w	r1, r9, #7
 800f002:	f000 8107 	beq.w	800f214 <_malloc_r+0x468>
 800f006:	f1c1 0008 	rsb	r0, r1, #8
 800f00a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 800f00e:	4481      	add	r9, r0
 800f010:	3108      	adds	r1, #8
 800f012:	444a      	add	r2, r9
 800f014:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800f018:	ebc2 0a01 	rsb	sl, r2, r1
 800f01c:	4651      	mov	r1, sl
 800f01e:	4630      	mov	r0, r6
 800f020:	9301      	str	r3, [sp, #4]
 800f022:	f000 ff6b 	bl	800fefc <_sbrk_r>
 800f026:	1c43      	adds	r3, r0, #1
 800f028:	9b01      	ldr	r3, [sp, #4]
 800f02a:	f000 812c 	beq.w	800f286 <_malloc_r+0x4da>
 800f02e:	ebc9 0200 	rsb	r2, r9, r0
 800f032:	4452      	add	r2, sl
 800f034:	f042 0201 	orr.w	r2, r2, #1
 800f038:	6819      	ldr	r1, [r3, #0]
 800f03a:	f8c7 9008 	str.w	r9, [r7, #8]
 800f03e:	4451      	add	r1, sl
 800f040:	42bc      	cmp	r4, r7
 800f042:	f8c9 2004 	str.w	r2, [r9, #4]
 800f046:	6019      	str	r1, [r3, #0]
 800f048:	f8df a09c 	ldr.w	sl, [pc, #156]	; 800f0e8 <_malloc_r+0x33c>
 800f04c:	d016      	beq.n	800f07c <_malloc_r+0x2d0>
 800f04e:	f1b8 0f0f 	cmp.w	r8, #15
 800f052:	f240 80ee 	bls.w	800f232 <_malloc_r+0x486>
 800f056:	6862      	ldr	r2, [r4, #4]
 800f058:	f1a8 030c 	sub.w	r3, r8, #12
 800f05c:	f023 0307 	bic.w	r3, r3, #7
 800f060:	18e0      	adds	r0, r4, r3
 800f062:	f002 0201 	and.w	r2, r2, #1
 800f066:	f04f 0e05 	mov.w	lr, #5
 800f06a:	431a      	orrs	r2, r3
 800f06c:	2b0f      	cmp	r3, #15
 800f06e:	6062      	str	r2, [r4, #4]
 800f070:	f8c0 e004 	str.w	lr, [r0, #4]
 800f074:	f8c0 e008 	str.w	lr, [r0, #8]
 800f078:	f200 8109 	bhi.w	800f28e <_malloc_r+0x4e2>
 800f07c:	4b1b      	ldr	r3, [pc, #108]	; (800f0ec <_malloc_r+0x340>)
 800f07e:	68bc      	ldr	r4, [r7, #8]
 800f080:	681a      	ldr	r2, [r3, #0]
 800f082:	4291      	cmp	r1, r2
 800f084:	bf88      	it	hi
 800f086:	6019      	strhi	r1, [r3, #0]
 800f088:	4b19      	ldr	r3, [pc, #100]	; (800f0f0 <_malloc_r+0x344>)
 800f08a:	681a      	ldr	r2, [r3, #0]
 800f08c:	4291      	cmp	r1, r2
 800f08e:	6862      	ldr	r2, [r4, #4]
 800f090:	bf88      	it	hi
 800f092:	6019      	strhi	r1, [r3, #0]
 800f094:	f022 0203 	bic.w	r2, r2, #3
 800f098:	4295      	cmp	r5, r2
 800f09a:	eba2 0305 	sub.w	r3, r2, r5
 800f09e:	d801      	bhi.n	800f0a4 <_malloc_r+0x2f8>
 800f0a0:	2b0f      	cmp	r3, #15
 800f0a2:	dc04      	bgt.n	800f0ae <_malloc_r+0x302>
 800f0a4:	4630      	mov	r0, r6
 800f0a6:	f000 fa11 	bl	800f4cc <__malloc_unlock>
 800f0aa:	2400      	movs	r4, #0
 800f0ac:	e6aa      	b.n	800ee04 <_malloc_r+0x58>
 800f0ae:	1962      	adds	r2, r4, r5
 800f0b0:	f043 0301 	orr.w	r3, r3, #1
 800f0b4:	f045 0501 	orr.w	r5, r5, #1
 800f0b8:	6065      	str	r5, [r4, #4]
 800f0ba:	4630      	mov	r0, r6
 800f0bc:	60ba      	str	r2, [r7, #8]
 800f0be:	6053      	str	r3, [r2, #4]
 800f0c0:	f000 fa04 	bl	800f4cc <__malloc_unlock>
 800f0c4:	3408      	adds	r4, #8
 800f0c6:	4620      	mov	r0, r4
 800f0c8:	b003      	add	sp, #12
 800f0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0ce:	2814      	cmp	r0, #20
 800f0d0:	d968      	bls.n	800f1a4 <_malloc_r+0x3f8>
 800f0d2:	2854      	cmp	r0, #84	; 0x54
 800f0d4:	f200 8097 	bhi.w	800f206 <_malloc_r+0x45a>
 800f0d8:	0b28      	lsrs	r0, r5, #12
 800f0da:	306e      	adds	r0, #110	; 0x6e
 800f0dc:	0041      	lsls	r1, r0, #1
 800f0de:	e6a5      	b.n	800ee2c <_malloc_r+0x80>
 800f0e0:	200004f8 	.word	0x200004f8
 800f0e4:	20000d64 	.word	0x20000d64
 800f0e8:	20000d68 	.word	0x20000d68
 800f0ec:	20000d60 	.word	0x20000d60
 800f0f0:	20000d5c 	.word	0x20000d5c
 800f0f4:	20000904 	.word	0x20000904
 800f0f8:	0a5a      	lsrs	r2, r3, #9
 800f0fa:	2a04      	cmp	r2, #4
 800f0fc:	d955      	bls.n	800f1aa <_malloc_r+0x3fe>
 800f0fe:	2a14      	cmp	r2, #20
 800f100:	f200 80a7 	bhi.w	800f252 <_malloc_r+0x4a6>
 800f104:	325b      	adds	r2, #91	; 0x5b
 800f106:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800f10a:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 800f10e:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800f2cc <_malloc_r+0x520>
 800f112:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800f116:	4561      	cmp	r1, ip
 800f118:	d07f      	beq.n	800f21a <_malloc_r+0x46e>
 800f11a:	684a      	ldr	r2, [r1, #4]
 800f11c:	f022 0203 	bic.w	r2, r2, #3
 800f120:	4293      	cmp	r3, r2
 800f122:	d202      	bcs.n	800f12a <_malloc_r+0x37e>
 800f124:	6889      	ldr	r1, [r1, #8]
 800f126:	458c      	cmp	ip, r1
 800f128:	d1f7      	bne.n	800f11a <_malloc_r+0x36e>
 800f12a:	68ca      	ldr	r2, [r1, #12]
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	60e2      	str	r2, [r4, #12]
 800f130:	60a1      	str	r1, [r4, #8]
 800f132:	6094      	str	r4, [r2, #8]
 800f134:	60cc      	str	r4, [r1, #12]
 800f136:	e6bb      	b.n	800eeb0 <_malloc_r+0x104>
 800f138:	1963      	adds	r3, r4, r5
 800f13a:	f042 0701 	orr.w	r7, r2, #1
 800f13e:	f045 0501 	orr.w	r5, r5, #1
 800f142:	6065      	str	r5, [r4, #4]
 800f144:	4630      	mov	r0, r6
 800f146:	614b      	str	r3, [r1, #20]
 800f148:	610b      	str	r3, [r1, #16]
 800f14a:	f8c3 e00c 	str.w	lr, [r3, #12]
 800f14e:	f8c3 e008 	str.w	lr, [r3, #8]
 800f152:	605f      	str	r7, [r3, #4]
 800f154:	509a      	str	r2, [r3, r2]
 800f156:	3408      	adds	r4, #8
 800f158:	f000 f9b8 	bl	800f4cc <__malloc_unlock>
 800f15c:	e652      	b.n	800ee04 <_malloc_r+0x58>
 800f15e:	684b      	ldr	r3, [r1, #4]
 800f160:	e6a6      	b.n	800eeb0 <_malloc_r+0x104>
 800f162:	f109 0901 	add.w	r9, r9, #1
 800f166:	f019 0f03 	tst.w	r9, #3
 800f16a:	f10c 0c08 	add.w	ip, ip, #8
 800f16e:	f47f aeb1 	bne.w	800eed4 <_malloc_r+0x128>
 800f172:	e02c      	b.n	800f1ce <_malloc_r+0x422>
 800f174:	f104 0308 	add.w	r3, r4, #8
 800f178:	6964      	ldr	r4, [r4, #20]
 800f17a:	42a3      	cmp	r3, r4
 800f17c:	bf08      	it	eq
 800f17e:	3002      	addeq	r0, #2
 800f180:	f43f ae69 	beq.w	800ee56 <_malloc_r+0xaa>
 800f184:	e62e      	b.n	800ede4 <_malloc_r+0x38>
 800f186:	441a      	add	r2, r3
 800f188:	461c      	mov	r4, r3
 800f18a:	6851      	ldr	r1, [r2, #4]
 800f18c:	68db      	ldr	r3, [r3, #12]
 800f18e:	f854 5f08 	ldr.w	r5, [r4, #8]!
 800f192:	f041 0101 	orr.w	r1, r1, #1
 800f196:	6051      	str	r1, [r2, #4]
 800f198:	4630      	mov	r0, r6
 800f19a:	60eb      	str	r3, [r5, #12]
 800f19c:	609d      	str	r5, [r3, #8]
 800f19e:	f000 f995 	bl	800f4cc <__malloc_unlock>
 800f1a2:	e62f      	b.n	800ee04 <_malloc_r+0x58>
 800f1a4:	305b      	adds	r0, #91	; 0x5b
 800f1a6:	0041      	lsls	r1, r0, #1
 800f1a8:	e640      	b.n	800ee2c <_malloc_r+0x80>
 800f1aa:	099a      	lsrs	r2, r3, #6
 800f1ac:	3238      	adds	r2, #56	; 0x38
 800f1ae:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800f1b2:	e7aa      	b.n	800f10a <_malloc_r+0x35e>
 800f1b4:	42bc      	cmp	r4, r7
 800f1b6:	4b45      	ldr	r3, [pc, #276]	; (800f2cc <_malloc_r+0x520>)
 800f1b8:	f43f af0e 	beq.w	800efd8 <_malloc_r+0x22c>
 800f1bc:	689c      	ldr	r4, [r3, #8]
 800f1be:	6862      	ldr	r2, [r4, #4]
 800f1c0:	f022 0203 	bic.w	r2, r2, #3
 800f1c4:	e768      	b.n	800f098 <_malloc_r+0x2ec>
 800f1c6:	f8d8 8000 	ldr.w	r8, [r8]
 800f1ca:	4598      	cmp	r8, r3
 800f1cc:	d17c      	bne.n	800f2c8 <_malloc_r+0x51c>
 800f1ce:	f010 0f03 	tst.w	r0, #3
 800f1d2:	f1a8 0308 	sub.w	r3, r8, #8
 800f1d6:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 800f1da:	d1f4      	bne.n	800f1c6 <_malloc_r+0x41a>
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	ea23 0304 	bic.w	r3, r3, r4
 800f1e2:	607b      	str	r3, [r7, #4]
 800f1e4:	0064      	lsls	r4, r4, #1
 800f1e6:	429c      	cmp	r4, r3
 800f1e8:	f63f aeca 	bhi.w	800ef80 <_malloc_r+0x1d4>
 800f1ec:	2c00      	cmp	r4, #0
 800f1ee:	f43f aec7 	beq.w	800ef80 <_malloc_r+0x1d4>
 800f1f2:	4223      	tst	r3, r4
 800f1f4:	4648      	mov	r0, r9
 800f1f6:	f47f ae69 	bne.w	800eecc <_malloc_r+0x120>
 800f1fa:	0064      	lsls	r4, r4, #1
 800f1fc:	4223      	tst	r3, r4
 800f1fe:	f100 0004 	add.w	r0, r0, #4
 800f202:	d0fa      	beq.n	800f1fa <_malloc_r+0x44e>
 800f204:	e662      	b.n	800eecc <_malloc_r+0x120>
 800f206:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 800f20a:	d818      	bhi.n	800f23e <_malloc_r+0x492>
 800f20c:	0be8      	lsrs	r0, r5, #15
 800f20e:	3077      	adds	r0, #119	; 0x77
 800f210:	0041      	lsls	r1, r0, #1
 800f212:	e60b      	b.n	800ee2c <_malloc_r+0x80>
 800f214:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800f218:	e6fb      	b.n	800f012 <_malloc_r+0x266>
 800f21a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f21e:	1092      	asrs	r2, r2, #2
 800f220:	f04f 0c01 	mov.w	ip, #1
 800f224:	fa0c f202 	lsl.w	r2, ip, r2
 800f228:	4313      	orrs	r3, r2
 800f22a:	f8c8 3004 	str.w	r3, [r8, #4]
 800f22e:	460a      	mov	r2, r1
 800f230:	e77d      	b.n	800f12e <_malloc_r+0x382>
 800f232:	2301      	movs	r3, #1
 800f234:	f8c9 3004 	str.w	r3, [r9, #4]
 800f238:	464c      	mov	r4, r9
 800f23a:	2200      	movs	r2, #0
 800f23c:	e72c      	b.n	800f098 <_malloc_r+0x2ec>
 800f23e:	f240 5354 	movw	r3, #1364	; 0x554
 800f242:	4298      	cmp	r0, r3
 800f244:	d81c      	bhi.n	800f280 <_malloc_r+0x4d4>
 800f246:	0ca8      	lsrs	r0, r5, #18
 800f248:	307c      	adds	r0, #124	; 0x7c
 800f24a:	0041      	lsls	r1, r0, #1
 800f24c:	e5ee      	b.n	800ee2c <_malloc_r+0x80>
 800f24e:	3210      	adds	r2, #16
 800f250:	e6b4      	b.n	800efbc <_malloc_r+0x210>
 800f252:	2a54      	cmp	r2, #84	; 0x54
 800f254:	d823      	bhi.n	800f29e <_malloc_r+0x4f2>
 800f256:	0b1a      	lsrs	r2, r3, #12
 800f258:	326e      	adds	r2, #110	; 0x6e
 800f25a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800f25e:	e754      	b.n	800f10a <_malloc_r+0x35e>
 800f260:	68bc      	ldr	r4, [r7, #8]
 800f262:	6862      	ldr	r2, [r4, #4]
 800f264:	f022 0203 	bic.w	r2, r2, #3
 800f268:	e716      	b.n	800f098 <_malloc_r+0x2ec>
 800f26a:	f3cb 000b 	ubfx	r0, fp, #0, #12
 800f26e:	2800      	cmp	r0, #0
 800f270:	f47f aeb9 	bne.w	800efe6 <_malloc_r+0x23a>
 800f274:	4442      	add	r2, r8
 800f276:	68bb      	ldr	r3, [r7, #8]
 800f278:	f042 0201 	orr.w	r2, r2, #1
 800f27c:	605a      	str	r2, [r3, #4]
 800f27e:	e6fd      	b.n	800f07c <_malloc_r+0x2d0>
 800f280:	21fc      	movs	r1, #252	; 0xfc
 800f282:	207e      	movs	r0, #126	; 0x7e
 800f284:	e5d2      	b.n	800ee2c <_malloc_r+0x80>
 800f286:	2201      	movs	r2, #1
 800f288:	f04f 0a00 	mov.w	sl, #0
 800f28c:	e6d4      	b.n	800f038 <_malloc_r+0x28c>
 800f28e:	f104 0108 	add.w	r1, r4, #8
 800f292:	4630      	mov	r0, r6
 800f294:	f7ff fa7e 	bl	800e794 <_free_r>
 800f298:	f8da 1000 	ldr.w	r1, [sl]
 800f29c:	e6ee      	b.n	800f07c <_malloc_r+0x2d0>
 800f29e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800f2a2:	d804      	bhi.n	800f2ae <_malloc_r+0x502>
 800f2a4:	0bda      	lsrs	r2, r3, #15
 800f2a6:	3277      	adds	r2, #119	; 0x77
 800f2a8:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800f2ac:	e72d      	b.n	800f10a <_malloc_r+0x35e>
 800f2ae:	f240 5154 	movw	r1, #1364	; 0x554
 800f2b2:	428a      	cmp	r2, r1
 800f2b4:	d804      	bhi.n	800f2c0 <_malloc_r+0x514>
 800f2b6:	0c9a      	lsrs	r2, r3, #18
 800f2b8:	327c      	adds	r2, #124	; 0x7c
 800f2ba:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800f2be:	e724      	b.n	800f10a <_malloc_r+0x35e>
 800f2c0:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
 800f2c4:	227e      	movs	r2, #126	; 0x7e
 800f2c6:	e720      	b.n	800f10a <_malloc_r+0x35e>
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	e78b      	b.n	800f1e4 <_malloc_r+0x438>
 800f2cc:	200004f8 	.word	0x200004f8

0800f2d0 <memchr>:
 800f2d0:	0783      	lsls	r3, r0, #30
 800f2d2:	b470      	push	{r4, r5, r6}
 800f2d4:	b2c9      	uxtb	r1, r1
 800f2d6:	d040      	beq.n	800f35a <memchr+0x8a>
 800f2d8:	1e54      	subs	r4, r2, #1
 800f2da:	2a00      	cmp	r2, #0
 800f2dc:	d03f      	beq.n	800f35e <memchr+0x8e>
 800f2de:	7803      	ldrb	r3, [r0, #0]
 800f2e0:	428b      	cmp	r3, r1
 800f2e2:	bf18      	it	ne
 800f2e4:	1c43      	addne	r3, r0, #1
 800f2e6:	d106      	bne.n	800f2f6 <memchr+0x26>
 800f2e8:	e01d      	b.n	800f326 <memchr+0x56>
 800f2ea:	b1f4      	cbz	r4, 800f32a <memchr+0x5a>
 800f2ec:	7802      	ldrb	r2, [r0, #0]
 800f2ee:	428a      	cmp	r2, r1
 800f2f0:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800f2f4:	d017      	beq.n	800f326 <memchr+0x56>
 800f2f6:	f013 0f03 	tst.w	r3, #3
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	f103 0301 	add.w	r3, r3, #1
 800f300:	d1f3      	bne.n	800f2ea <memchr+0x1a>
 800f302:	2c03      	cmp	r4, #3
 800f304:	d814      	bhi.n	800f330 <memchr+0x60>
 800f306:	b184      	cbz	r4, 800f32a <memchr+0x5a>
 800f308:	7803      	ldrb	r3, [r0, #0]
 800f30a:	428b      	cmp	r3, r1
 800f30c:	d00b      	beq.n	800f326 <memchr+0x56>
 800f30e:	1905      	adds	r5, r0, r4
 800f310:	1c43      	adds	r3, r0, #1
 800f312:	e002      	b.n	800f31a <memchr+0x4a>
 800f314:	7802      	ldrb	r2, [r0, #0]
 800f316:	428a      	cmp	r2, r1
 800f318:	d005      	beq.n	800f326 <memchr+0x56>
 800f31a:	42ab      	cmp	r3, r5
 800f31c:	4618      	mov	r0, r3
 800f31e:	f103 0301 	add.w	r3, r3, #1
 800f322:	d1f7      	bne.n	800f314 <memchr+0x44>
 800f324:	2000      	movs	r0, #0
 800f326:	bc70      	pop	{r4, r5, r6}
 800f328:	4770      	bx	lr
 800f32a:	4620      	mov	r0, r4
 800f32c:	bc70      	pop	{r4, r5, r6}
 800f32e:	4770      	bx	lr
 800f330:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 800f334:	4602      	mov	r2, r0
 800f336:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 800f33a:	4610      	mov	r0, r2
 800f33c:	3204      	adds	r2, #4
 800f33e:	6803      	ldr	r3, [r0, #0]
 800f340:	4073      	eors	r3, r6
 800f342:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 800f346:	ea25 0303 	bic.w	r3, r5, r3
 800f34a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800f34e:	d1da      	bne.n	800f306 <memchr+0x36>
 800f350:	3c04      	subs	r4, #4
 800f352:	2c03      	cmp	r4, #3
 800f354:	4610      	mov	r0, r2
 800f356:	d8f0      	bhi.n	800f33a <memchr+0x6a>
 800f358:	e7d5      	b.n	800f306 <memchr+0x36>
 800f35a:	4614      	mov	r4, r2
 800f35c:	e7d1      	b.n	800f302 <memchr+0x32>
 800f35e:	4610      	mov	r0, r2
 800f360:	e7e1      	b.n	800f326 <memchr+0x56>
 800f362:	bf00      	nop

0800f364 <memmove>:
 800f364:	4288      	cmp	r0, r1
 800f366:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f368:	d90d      	bls.n	800f386 <memmove+0x22>
 800f36a:	188b      	adds	r3, r1, r2
 800f36c:	4298      	cmp	r0, r3
 800f36e:	d20a      	bcs.n	800f386 <memmove+0x22>
 800f370:	1881      	adds	r1, r0, r2
 800f372:	2a00      	cmp	r2, #0
 800f374:	d054      	beq.n	800f420 <memmove+0xbc>
 800f376:	1a9a      	subs	r2, r3, r2
 800f378:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f37c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f380:	4293      	cmp	r3, r2
 800f382:	d1f9      	bne.n	800f378 <memmove+0x14>
 800f384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f386:	2a0f      	cmp	r2, #15
 800f388:	d948      	bls.n	800f41c <memmove+0xb8>
 800f38a:	ea40 0301 	orr.w	r3, r0, r1
 800f38e:	079b      	lsls	r3, r3, #30
 800f390:	d147      	bne.n	800f422 <memmove+0xbe>
 800f392:	f100 0410 	add.w	r4, r0, #16
 800f396:	f101 0310 	add.w	r3, r1, #16
 800f39a:	4615      	mov	r5, r2
 800f39c:	f853 6c10 	ldr.w	r6, [r3, #-16]
 800f3a0:	f844 6c10 	str.w	r6, [r4, #-16]
 800f3a4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 800f3a8:	f844 6c0c 	str.w	r6, [r4, #-12]
 800f3ac:	f853 6c08 	ldr.w	r6, [r3, #-8]
 800f3b0:	f844 6c08 	str.w	r6, [r4, #-8]
 800f3b4:	3d10      	subs	r5, #16
 800f3b6:	f853 6c04 	ldr.w	r6, [r3, #-4]
 800f3ba:	f844 6c04 	str.w	r6, [r4, #-4]
 800f3be:	2d0f      	cmp	r5, #15
 800f3c0:	f103 0310 	add.w	r3, r3, #16
 800f3c4:	f104 0410 	add.w	r4, r4, #16
 800f3c8:	d8e8      	bhi.n	800f39c <memmove+0x38>
 800f3ca:	f1a2 0310 	sub.w	r3, r2, #16
 800f3ce:	f023 030f 	bic.w	r3, r3, #15
 800f3d2:	f002 0e0f 	and.w	lr, r2, #15
 800f3d6:	3310      	adds	r3, #16
 800f3d8:	f1be 0f03 	cmp.w	lr, #3
 800f3dc:	4419      	add	r1, r3
 800f3de:	4403      	add	r3, r0
 800f3e0:	d921      	bls.n	800f426 <memmove+0xc2>
 800f3e2:	1f1e      	subs	r6, r3, #4
 800f3e4:	460d      	mov	r5, r1
 800f3e6:	4674      	mov	r4, lr
 800f3e8:	3c04      	subs	r4, #4
 800f3ea:	f855 7b04 	ldr.w	r7, [r5], #4
 800f3ee:	f846 7f04 	str.w	r7, [r6, #4]!
 800f3f2:	2c03      	cmp	r4, #3
 800f3f4:	d8f8      	bhi.n	800f3e8 <memmove+0x84>
 800f3f6:	f1ae 0404 	sub.w	r4, lr, #4
 800f3fa:	f024 0403 	bic.w	r4, r4, #3
 800f3fe:	3404      	adds	r4, #4
 800f400:	4423      	add	r3, r4
 800f402:	4421      	add	r1, r4
 800f404:	f002 0203 	and.w	r2, r2, #3
 800f408:	b152      	cbz	r2, 800f420 <memmove+0xbc>
 800f40a:	3b01      	subs	r3, #1
 800f40c:	440a      	add	r2, r1
 800f40e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f412:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f416:	4291      	cmp	r1, r2
 800f418:	d1f9      	bne.n	800f40e <memmove+0xaa>
 800f41a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f41c:	4603      	mov	r3, r0
 800f41e:	e7f3      	b.n	800f408 <memmove+0xa4>
 800f420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f422:	4603      	mov	r3, r0
 800f424:	e7f1      	b.n	800f40a <memmove+0xa6>
 800f426:	4672      	mov	r2, lr
 800f428:	e7ee      	b.n	800f408 <memmove+0xa4>
 800f42a:	bf00      	nop

0800f42c <memset>:
 800f42c:	b470      	push	{r4, r5, r6}
 800f42e:	0784      	lsls	r4, r0, #30
 800f430:	d046      	beq.n	800f4c0 <memset+0x94>
 800f432:	1e54      	subs	r4, r2, #1
 800f434:	2a00      	cmp	r2, #0
 800f436:	d041      	beq.n	800f4bc <memset+0x90>
 800f438:	b2cd      	uxtb	r5, r1
 800f43a:	4603      	mov	r3, r0
 800f43c:	e002      	b.n	800f444 <memset+0x18>
 800f43e:	1e62      	subs	r2, r4, #1
 800f440:	b3e4      	cbz	r4, 800f4bc <memset+0x90>
 800f442:	4614      	mov	r4, r2
 800f444:	f803 5b01 	strb.w	r5, [r3], #1
 800f448:	079a      	lsls	r2, r3, #30
 800f44a:	d1f8      	bne.n	800f43e <memset+0x12>
 800f44c:	2c03      	cmp	r4, #3
 800f44e:	d92e      	bls.n	800f4ae <memset+0x82>
 800f450:	b2cd      	uxtb	r5, r1
 800f452:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800f456:	2c0f      	cmp	r4, #15
 800f458:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800f45c:	d919      	bls.n	800f492 <memset+0x66>
 800f45e:	f103 0210 	add.w	r2, r3, #16
 800f462:	4626      	mov	r6, r4
 800f464:	3e10      	subs	r6, #16
 800f466:	2e0f      	cmp	r6, #15
 800f468:	f842 5c10 	str.w	r5, [r2, #-16]
 800f46c:	f842 5c0c 	str.w	r5, [r2, #-12]
 800f470:	f842 5c08 	str.w	r5, [r2, #-8]
 800f474:	f842 5c04 	str.w	r5, [r2, #-4]
 800f478:	f102 0210 	add.w	r2, r2, #16
 800f47c:	d8f2      	bhi.n	800f464 <memset+0x38>
 800f47e:	f1a4 0210 	sub.w	r2, r4, #16
 800f482:	f022 020f 	bic.w	r2, r2, #15
 800f486:	f004 040f 	and.w	r4, r4, #15
 800f48a:	3210      	adds	r2, #16
 800f48c:	2c03      	cmp	r4, #3
 800f48e:	4413      	add	r3, r2
 800f490:	d90d      	bls.n	800f4ae <memset+0x82>
 800f492:	461e      	mov	r6, r3
 800f494:	4622      	mov	r2, r4
 800f496:	3a04      	subs	r2, #4
 800f498:	2a03      	cmp	r2, #3
 800f49a:	f846 5b04 	str.w	r5, [r6], #4
 800f49e:	d8fa      	bhi.n	800f496 <memset+0x6a>
 800f4a0:	1f22      	subs	r2, r4, #4
 800f4a2:	f022 0203 	bic.w	r2, r2, #3
 800f4a6:	3204      	adds	r2, #4
 800f4a8:	4413      	add	r3, r2
 800f4aa:	f004 0403 	and.w	r4, r4, #3
 800f4ae:	b12c      	cbz	r4, 800f4bc <memset+0x90>
 800f4b0:	b2c9      	uxtb	r1, r1
 800f4b2:	441c      	add	r4, r3
 800f4b4:	f803 1b01 	strb.w	r1, [r3], #1
 800f4b8:	42a3      	cmp	r3, r4
 800f4ba:	d1fb      	bne.n	800f4b4 <memset+0x88>
 800f4bc:	bc70      	pop	{r4, r5, r6}
 800f4be:	4770      	bx	lr
 800f4c0:	4614      	mov	r4, r2
 800f4c2:	4603      	mov	r3, r0
 800f4c4:	e7c2      	b.n	800f44c <memset+0x20>
 800f4c6:	bf00      	nop

0800f4c8 <__malloc_lock>:
 800f4c8:	4770      	bx	lr
 800f4ca:	bf00      	nop

0800f4cc <__malloc_unlock>:
 800f4cc:	4770      	bx	lr
 800f4ce:	bf00      	nop

0800f4d0 <_Balloc>:
 800f4d0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800f4d2:	b570      	push	{r4, r5, r6, lr}
 800f4d4:	4605      	mov	r5, r0
 800f4d6:	460c      	mov	r4, r1
 800f4d8:	b14b      	cbz	r3, 800f4ee <_Balloc+0x1e>
 800f4da:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f4de:	b180      	cbz	r0, 800f502 <_Balloc+0x32>
 800f4e0:	6802      	ldr	r2, [r0, #0]
 800f4e2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800f4e6:	2300      	movs	r3, #0
 800f4e8:	6103      	str	r3, [r0, #16]
 800f4ea:	60c3      	str	r3, [r0, #12]
 800f4ec:	bd70      	pop	{r4, r5, r6, pc}
 800f4ee:	2104      	movs	r1, #4
 800f4f0:	2221      	movs	r2, #33	; 0x21
 800f4f2:	f000 fe35 	bl	8010160 <_calloc_r>
 800f4f6:	64e8      	str	r0, [r5, #76]	; 0x4c
 800f4f8:	4603      	mov	r3, r0
 800f4fa:	2800      	cmp	r0, #0
 800f4fc:	d1ed      	bne.n	800f4da <_Balloc+0xa>
 800f4fe:	2000      	movs	r0, #0
 800f500:	bd70      	pop	{r4, r5, r6, pc}
 800f502:	2101      	movs	r1, #1
 800f504:	fa01 f604 	lsl.w	r6, r1, r4
 800f508:	1d72      	adds	r2, r6, #5
 800f50a:	4628      	mov	r0, r5
 800f50c:	0092      	lsls	r2, r2, #2
 800f50e:	f000 fe27 	bl	8010160 <_calloc_r>
 800f512:	2800      	cmp	r0, #0
 800f514:	d0f3      	beq.n	800f4fe <_Balloc+0x2e>
 800f516:	6044      	str	r4, [r0, #4]
 800f518:	6086      	str	r6, [r0, #8]
 800f51a:	e7e4      	b.n	800f4e6 <_Balloc+0x16>

0800f51c <_Bfree>:
 800f51c:	b131      	cbz	r1, 800f52c <_Bfree+0x10>
 800f51e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800f520:	684a      	ldr	r2, [r1, #4]
 800f522:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f526:	6008      	str	r0, [r1, #0]
 800f528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f52c:	4770      	bx	lr
 800f52e:	bf00      	nop

0800f530 <__multadd>:
 800f530:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f532:	690c      	ldr	r4, [r1, #16]
 800f534:	b083      	sub	sp, #12
 800f536:	460d      	mov	r5, r1
 800f538:	4606      	mov	r6, r0
 800f53a:	f101 0e14 	add.w	lr, r1, #20
 800f53e:	2700      	movs	r7, #0
 800f540:	f8de 1000 	ldr.w	r1, [lr]
 800f544:	b288      	uxth	r0, r1
 800f546:	0c09      	lsrs	r1, r1, #16
 800f548:	fb02 3300 	mla	r3, r2, r0, r3
 800f54c:	fb02 f101 	mul.w	r1, r2, r1
 800f550:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 800f554:	3701      	adds	r7, #1
 800f556:	b29b      	uxth	r3, r3
 800f558:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 800f55c:	42bc      	cmp	r4, r7
 800f55e:	f84e 3b04 	str.w	r3, [lr], #4
 800f562:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800f566:	dceb      	bgt.n	800f540 <__multadd+0x10>
 800f568:	b13b      	cbz	r3, 800f57a <__multadd+0x4a>
 800f56a:	68aa      	ldr	r2, [r5, #8]
 800f56c:	4294      	cmp	r4, r2
 800f56e:	da07      	bge.n	800f580 <__multadd+0x50>
 800f570:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 800f574:	3401      	adds	r4, #1
 800f576:	6153      	str	r3, [r2, #20]
 800f578:	612c      	str	r4, [r5, #16]
 800f57a:	4628      	mov	r0, r5
 800f57c:	b003      	add	sp, #12
 800f57e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f580:	6869      	ldr	r1, [r5, #4]
 800f582:	9301      	str	r3, [sp, #4]
 800f584:	3101      	adds	r1, #1
 800f586:	4630      	mov	r0, r6
 800f588:	f7ff ffa2 	bl	800f4d0 <_Balloc>
 800f58c:	692a      	ldr	r2, [r5, #16]
 800f58e:	3202      	adds	r2, #2
 800f590:	f105 010c 	add.w	r1, r5, #12
 800f594:	4607      	mov	r7, r0
 800f596:	0092      	lsls	r2, r2, #2
 800f598:	300c      	adds	r0, #12
 800f59a:	f7fa fa21 	bl	80099e0 <memcpy>
 800f59e:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 800f5a0:	6869      	ldr	r1, [r5, #4]
 800f5a2:	9b01      	ldr	r3, [sp, #4]
 800f5a4:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800f5a8:	6028      	str	r0, [r5, #0]
 800f5aa:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 800f5ae:	463d      	mov	r5, r7
 800f5b0:	e7de      	b.n	800f570 <__multadd+0x40>
 800f5b2:	bf00      	nop

0800f5b4 <__hi0bits>:
 800f5b4:	0c03      	lsrs	r3, r0, #16
 800f5b6:	041b      	lsls	r3, r3, #16
 800f5b8:	b9b3      	cbnz	r3, 800f5e8 <__hi0bits+0x34>
 800f5ba:	0400      	lsls	r0, r0, #16
 800f5bc:	2310      	movs	r3, #16
 800f5be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f5c2:	bf04      	itt	eq
 800f5c4:	0200      	lsleq	r0, r0, #8
 800f5c6:	3308      	addeq	r3, #8
 800f5c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f5cc:	bf04      	itt	eq
 800f5ce:	0100      	lsleq	r0, r0, #4
 800f5d0:	3304      	addeq	r3, #4
 800f5d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f5d6:	bf04      	itt	eq
 800f5d8:	0080      	lsleq	r0, r0, #2
 800f5da:	3302      	addeq	r3, #2
 800f5dc:	2800      	cmp	r0, #0
 800f5de:	db07      	blt.n	800f5f0 <__hi0bits+0x3c>
 800f5e0:	0042      	lsls	r2, r0, #1
 800f5e2:	d403      	bmi.n	800f5ec <__hi0bits+0x38>
 800f5e4:	2020      	movs	r0, #32
 800f5e6:	4770      	bx	lr
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	e7e8      	b.n	800f5be <__hi0bits+0xa>
 800f5ec:	1c58      	adds	r0, r3, #1
 800f5ee:	4770      	bx	lr
 800f5f0:	4618      	mov	r0, r3
 800f5f2:	4770      	bx	lr

0800f5f4 <__lo0bits>:
 800f5f4:	6803      	ldr	r3, [r0, #0]
 800f5f6:	f013 0207 	ands.w	r2, r3, #7
 800f5fa:	d007      	beq.n	800f60c <__lo0bits+0x18>
 800f5fc:	07d9      	lsls	r1, r3, #31
 800f5fe:	d420      	bmi.n	800f642 <__lo0bits+0x4e>
 800f600:	079a      	lsls	r2, r3, #30
 800f602:	d420      	bmi.n	800f646 <__lo0bits+0x52>
 800f604:	089b      	lsrs	r3, r3, #2
 800f606:	6003      	str	r3, [r0, #0]
 800f608:	2002      	movs	r0, #2
 800f60a:	4770      	bx	lr
 800f60c:	b299      	uxth	r1, r3
 800f60e:	b909      	cbnz	r1, 800f614 <__lo0bits+0x20>
 800f610:	0c1b      	lsrs	r3, r3, #16
 800f612:	2210      	movs	r2, #16
 800f614:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f618:	bf04      	itt	eq
 800f61a:	0a1b      	lsreq	r3, r3, #8
 800f61c:	3208      	addeq	r2, #8
 800f61e:	0719      	lsls	r1, r3, #28
 800f620:	bf04      	itt	eq
 800f622:	091b      	lsreq	r3, r3, #4
 800f624:	3204      	addeq	r2, #4
 800f626:	0799      	lsls	r1, r3, #30
 800f628:	bf04      	itt	eq
 800f62a:	089b      	lsreq	r3, r3, #2
 800f62c:	3202      	addeq	r2, #2
 800f62e:	07d9      	lsls	r1, r3, #31
 800f630:	d404      	bmi.n	800f63c <__lo0bits+0x48>
 800f632:	085b      	lsrs	r3, r3, #1
 800f634:	d101      	bne.n	800f63a <__lo0bits+0x46>
 800f636:	2020      	movs	r0, #32
 800f638:	4770      	bx	lr
 800f63a:	3201      	adds	r2, #1
 800f63c:	6003      	str	r3, [r0, #0]
 800f63e:	4610      	mov	r0, r2
 800f640:	4770      	bx	lr
 800f642:	2000      	movs	r0, #0
 800f644:	4770      	bx	lr
 800f646:	085b      	lsrs	r3, r3, #1
 800f648:	6003      	str	r3, [r0, #0]
 800f64a:	2001      	movs	r0, #1
 800f64c:	4770      	bx	lr
 800f64e:	bf00      	nop

0800f650 <__i2b>:
 800f650:	b510      	push	{r4, lr}
 800f652:	460c      	mov	r4, r1
 800f654:	2101      	movs	r1, #1
 800f656:	f7ff ff3b 	bl	800f4d0 <_Balloc>
 800f65a:	2201      	movs	r2, #1
 800f65c:	6144      	str	r4, [r0, #20]
 800f65e:	6102      	str	r2, [r0, #16]
 800f660:	bd10      	pop	{r4, pc}
 800f662:	bf00      	nop

0800f664 <__multiply>:
 800f664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f668:	690f      	ldr	r7, [r1, #16]
 800f66a:	6916      	ldr	r6, [r2, #16]
 800f66c:	42b7      	cmp	r7, r6
 800f66e:	b083      	sub	sp, #12
 800f670:	460d      	mov	r5, r1
 800f672:	4614      	mov	r4, r2
 800f674:	f2c0 808d 	blt.w	800f792 <__multiply+0x12e>
 800f678:	4633      	mov	r3, r6
 800f67a:	463e      	mov	r6, r7
 800f67c:	461f      	mov	r7, r3
 800f67e:	68ab      	ldr	r3, [r5, #8]
 800f680:	6869      	ldr	r1, [r5, #4]
 800f682:	eb06 0807 	add.w	r8, r6, r7
 800f686:	4598      	cmp	r8, r3
 800f688:	bfc8      	it	gt
 800f68a:	3101      	addgt	r1, #1
 800f68c:	f7ff ff20 	bl	800f4d0 <_Balloc>
 800f690:	f100 0c14 	add.w	ip, r0, #20
 800f694:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 800f698:	45cc      	cmp	ip, r9
 800f69a:	9000      	str	r0, [sp, #0]
 800f69c:	d205      	bcs.n	800f6aa <__multiply+0x46>
 800f69e:	4663      	mov	r3, ip
 800f6a0:	2100      	movs	r1, #0
 800f6a2:	f843 1b04 	str.w	r1, [r3], #4
 800f6a6:	4599      	cmp	r9, r3
 800f6a8:	d8fb      	bhi.n	800f6a2 <__multiply+0x3e>
 800f6aa:	f104 0214 	add.w	r2, r4, #20
 800f6ae:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 800f6b2:	f105 0314 	add.w	r3, r5, #20
 800f6b6:	4552      	cmp	r2, sl
 800f6b8:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 800f6bc:	d254      	bcs.n	800f768 <__multiply+0x104>
 800f6be:	f8cd 9004 	str.w	r9, [sp, #4]
 800f6c2:	4699      	mov	r9, r3
 800f6c4:	f852 3b04 	ldr.w	r3, [r2], #4
 800f6c8:	fa1f fb83 	uxth.w	fp, r3
 800f6cc:	f1bb 0f00 	cmp.w	fp, #0
 800f6d0:	d020      	beq.n	800f714 <__multiply+0xb0>
 800f6d2:	2000      	movs	r0, #0
 800f6d4:	464f      	mov	r7, r9
 800f6d6:	4666      	mov	r6, ip
 800f6d8:	4605      	mov	r5, r0
 800f6da:	e000      	b.n	800f6de <__multiply+0x7a>
 800f6dc:	461e      	mov	r6, r3
 800f6de:	f857 4b04 	ldr.w	r4, [r7], #4
 800f6e2:	6830      	ldr	r0, [r6, #0]
 800f6e4:	b2a1      	uxth	r1, r4
 800f6e6:	b283      	uxth	r3, r0
 800f6e8:	fb0b 3101 	mla	r1, fp, r1, r3
 800f6ec:	0c24      	lsrs	r4, r4, #16
 800f6ee:	0c00      	lsrs	r0, r0, #16
 800f6f0:	194b      	adds	r3, r1, r5
 800f6f2:	fb0b 0004 	mla	r0, fp, r4, r0
 800f6f6:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 800f6fa:	b299      	uxth	r1, r3
 800f6fc:	4633      	mov	r3, r6
 800f6fe:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f702:	45be      	cmp	lr, r7
 800f704:	ea4f 4510 	mov.w	r5, r0, lsr #16
 800f708:	f843 1b04 	str.w	r1, [r3], #4
 800f70c:	d8e6      	bhi.n	800f6dc <__multiply+0x78>
 800f70e:	6075      	str	r5, [r6, #4]
 800f710:	f852 3c04 	ldr.w	r3, [r2, #-4]
 800f714:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 800f718:	d020      	beq.n	800f75c <__multiply+0xf8>
 800f71a:	f8dc 3000 	ldr.w	r3, [ip]
 800f71e:	4667      	mov	r7, ip
 800f720:	4618      	mov	r0, r3
 800f722:	464d      	mov	r5, r9
 800f724:	2100      	movs	r1, #0
 800f726:	e000      	b.n	800f72a <__multiply+0xc6>
 800f728:	4637      	mov	r7, r6
 800f72a:	882c      	ldrh	r4, [r5, #0]
 800f72c:	0c00      	lsrs	r0, r0, #16
 800f72e:	fb0b 0004 	mla	r0, fp, r4, r0
 800f732:	4401      	add	r1, r0
 800f734:	b29c      	uxth	r4, r3
 800f736:	463e      	mov	r6, r7
 800f738:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 800f73c:	f846 3b04 	str.w	r3, [r6], #4
 800f740:	6878      	ldr	r0, [r7, #4]
 800f742:	f855 4b04 	ldr.w	r4, [r5], #4
 800f746:	b283      	uxth	r3, r0
 800f748:	0c24      	lsrs	r4, r4, #16
 800f74a:	fb0b 3404 	mla	r4, fp, r4, r3
 800f74e:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 800f752:	45ae      	cmp	lr, r5
 800f754:	ea4f 4113 	mov.w	r1, r3, lsr #16
 800f758:	d8e6      	bhi.n	800f728 <__multiply+0xc4>
 800f75a:	607b      	str	r3, [r7, #4]
 800f75c:	4592      	cmp	sl, r2
 800f75e:	f10c 0c04 	add.w	ip, ip, #4
 800f762:	d8af      	bhi.n	800f6c4 <__multiply+0x60>
 800f764:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f768:	f1b8 0f00 	cmp.w	r8, #0
 800f76c:	dd0b      	ble.n	800f786 <__multiply+0x122>
 800f76e:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800f772:	f1a9 0904 	sub.w	r9, r9, #4
 800f776:	b11b      	cbz	r3, 800f780 <__multiply+0x11c>
 800f778:	e005      	b.n	800f786 <__multiply+0x122>
 800f77a:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 800f77e:	b913      	cbnz	r3, 800f786 <__multiply+0x122>
 800f780:	f1b8 0801 	subs.w	r8, r8, #1
 800f784:	d1f9      	bne.n	800f77a <__multiply+0x116>
 800f786:	9800      	ldr	r0, [sp, #0]
 800f788:	f8c0 8010 	str.w	r8, [r0, #16]
 800f78c:	b003      	add	sp, #12
 800f78e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f792:	4615      	mov	r5, r2
 800f794:	460c      	mov	r4, r1
 800f796:	e772      	b.n	800f67e <__multiply+0x1a>

0800f798 <__pow5mult>:
 800f798:	f012 0303 	ands.w	r3, r2, #3
 800f79c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7a0:	4614      	mov	r4, r2
 800f7a2:	4607      	mov	r7, r0
 800f7a4:	460e      	mov	r6, r1
 800f7a6:	d12d      	bne.n	800f804 <__pow5mult+0x6c>
 800f7a8:	10a4      	asrs	r4, r4, #2
 800f7aa:	d01c      	beq.n	800f7e6 <__pow5mult+0x4e>
 800f7ac:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 800f7ae:	b395      	cbz	r5, 800f816 <__pow5mult+0x7e>
 800f7b0:	07e3      	lsls	r3, r4, #31
 800f7b2:	f04f 0800 	mov.w	r8, #0
 800f7b6:	d406      	bmi.n	800f7c6 <__pow5mult+0x2e>
 800f7b8:	1064      	asrs	r4, r4, #1
 800f7ba:	d014      	beq.n	800f7e6 <__pow5mult+0x4e>
 800f7bc:	6828      	ldr	r0, [r5, #0]
 800f7be:	b1a8      	cbz	r0, 800f7ec <__pow5mult+0x54>
 800f7c0:	4605      	mov	r5, r0
 800f7c2:	07e3      	lsls	r3, r4, #31
 800f7c4:	d5f8      	bpl.n	800f7b8 <__pow5mult+0x20>
 800f7c6:	4638      	mov	r0, r7
 800f7c8:	4631      	mov	r1, r6
 800f7ca:	462a      	mov	r2, r5
 800f7cc:	f7ff ff4a 	bl	800f664 <__multiply>
 800f7d0:	b1b6      	cbz	r6, 800f800 <__pow5mult+0x68>
 800f7d2:	6872      	ldr	r2, [r6, #4]
 800f7d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f7d6:	1064      	asrs	r4, r4, #1
 800f7d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f7dc:	6031      	str	r1, [r6, #0]
 800f7de:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800f7e2:	4606      	mov	r6, r0
 800f7e4:	d1ea      	bne.n	800f7bc <__pow5mult+0x24>
 800f7e6:	4630      	mov	r0, r6
 800f7e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7ec:	4629      	mov	r1, r5
 800f7ee:	462a      	mov	r2, r5
 800f7f0:	4638      	mov	r0, r7
 800f7f2:	f7ff ff37 	bl	800f664 <__multiply>
 800f7f6:	6028      	str	r0, [r5, #0]
 800f7f8:	f8c0 8000 	str.w	r8, [r0]
 800f7fc:	4605      	mov	r5, r0
 800f7fe:	e7e0      	b.n	800f7c2 <__pow5mult+0x2a>
 800f800:	4606      	mov	r6, r0
 800f802:	e7d9      	b.n	800f7b8 <__pow5mult+0x20>
 800f804:	1e5a      	subs	r2, r3, #1
 800f806:	4d0b      	ldr	r5, [pc, #44]	; (800f834 <__pow5mult+0x9c>)
 800f808:	2300      	movs	r3, #0
 800f80a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800f80e:	f7ff fe8f 	bl	800f530 <__multadd>
 800f812:	4606      	mov	r6, r0
 800f814:	e7c8      	b.n	800f7a8 <__pow5mult+0x10>
 800f816:	2101      	movs	r1, #1
 800f818:	4638      	mov	r0, r7
 800f81a:	f7ff fe59 	bl	800f4d0 <_Balloc>
 800f81e:	f240 2171 	movw	r1, #625	; 0x271
 800f822:	2201      	movs	r2, #1
 800f824:	2300      	movs	r3, #0
 800f826:	6141      	str	r1, [r0, #20]
 800f828:	6102      	str	r2, [r0, #16]
 800f82a:	4605      	mov	r5, r0
 800f82c:	64b8      	str	r0, [r7, #72]	; 0x48
 800f82e:	6003      	str	r3, [r0, #0]
 800f830:	e7be      	b.n	800f7b0 <__pow5mult+0x18>
 800f832:	bf00      	nop
 800f834:	08011f58 	.word	0x08011f58

0800f838 <__lshift>:
 800f838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f83c:	690f      	ldr	r7, [r1, #16]
 800f83e:	688b      	ldr	r3, [r1, #8]
 800f840:	ea4f 1962 	mov.w	r9, r2, asr #5
 800f844:	444f      	add	r7, r9
 800f846:	1c7d      	adds	r5, r7, #1
 800f848:	429d      	cmp	r5, r3
 800f84a:	460e      	mov	r6, r1
 800f84c:	4614      	mov	r4, r2
 800f84e:	6849      	ldr	r1, [r1, #4]
 800f850:	4680      	mov	r8, r0
 800f852:	dd04      	ble.n	800f85e <__lshift+0x26>
 800f854:	005b      	lsls	r3, r3, #1
 800f856:	429d      	cmp	r5, r3
 800f858:	f101 0101 	add.w	r1, r1, #1
 800f85c:	dcfa      	bgt.n	800f854 <__lshift+0x1c>
 800f85e:	4640      	mov	r0, r8
 800f860:	f7ff fe36 	bl	800f4d0 <_Balloc>
 800f864:	f1b9 0f00 	cmp.w	r9, #0
 800f868:	f100 0114 	add.w	r1, r0, #20
 800f86c:	dd09      	ble.n	800f882 <__lshift+0x4a>
 800f86e:	2300      	movs	r3, #0
 800f870:	469e      	mov	lr, r3
 800f872:	460a      	mov	r2, r1
 800f874:	3301      	adds	r3, #1
 800f876:	454b      	cmp	r3, r9
 800f878:	f842 eb04 	str.w	lr, [r2], #4
 800f87c:	d1fa      	bne.n	800f874 <__lshift+0x3c>
 800f87e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800f882:	6932      	ldr	r2, [r6, #16]
 800f884:	f106 0314 	add.w	r3, r6, #20
 800f888:	f014 0c1f 	ands.w	ip, r4, #31
 800f88c:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
 800f890:	d01f      	beq.n	800f8d2 <__lshift+0x9a>
 800f892:	f1cc 0920 	rsb	r9, ip, #32
 800f896:	2200      	movs	r2, #0
 800f898:	681c      	ldr	r4, [r3, #0]
 800f89a:	fa04 f40c 	lsl.w	r4, r4, ip
 800f89e:	4314      	orrs	r4, r2
 800f8a0:	468a      	mov	sl, r1
 800f8a2:	f841 4b04 	str.w	r4, [r1], #4
 800f8a6:	f853 4b04 	ldr.w	r4, [r3], #4
 800f8aa:	459e      	cmp	lr, r3
 800f8ac:	fa24 f209 	lsr.w	r2, r4, r9
 800f8b0:	d8f2      	bhi.n	800f898 <__lshift+0x60>
 800f8b2:	f8ca 2004 	str.w	r2, [sl, #4]
 800f8b6:	b102      	cbz	r2, 800f8ba <__lshift+0x82>
 800f8b8:	1cbd      	adds	r5, r7, #2
 800f8ba:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800f8be:	6872      	ldr	r2, [r6, #4]
 800f8c0:	3d01      	subs	r5, #1
 800f8c2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f8c6:	6105      	str	r5, [r0, #16]
 800f8c8:	6031      	str	r1, [r6, #0]
 800f8ca:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800f8ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8d2:	3904      	subs	r1, #4
 800f8d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800f8dc:	459e      	cmp	lr, r3
 800f8de:	d8f9      	bhi.n	800f8d4 <__lshift+0x9c>
 800f8e0:	e7eb      	b.n	800f8ba <__lshift+0x82>
 800f8e2:	bf00      	nop

0800f8e4 <__mcmp>:
 800f8e4:	6902      	ldr	r2, [r0, #16]
 800f8e6:	690b      	ldr	r3, [r1, #16]
 800f8e8:	1ad2      	subs	r2, r2, r3
 800f8ea:	d113      	bne.n	800f914 <__mcmp+0x30>
 800f8ec:	009b      	lsls	r3, r3, #2
 800f8ee:	3014      	adds	r0, #20
 800f8f0:	3114      	adds	r1, #20
 800f8f2:	4419      	add	r1, r3
 800f8f4:	b410      	push	{r4}
 800f8f6:	4403      	add	r3, r0
 800f8f8:	e001      	b.n	800f8fe <__mcmp+0x1a>
 800f8fa:	4298      	cmp	r0, r3
 800f8fc:	d20c      	bcs.n	800f918 <__mcmp+0x34>
 800f8fe:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800f902:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f906:	4294      	cmp	r4, r2
 800f908:	d0f7      	beq.n	800f8fa <__mcmp+0x16>
 800f90a:	d309      	bcc.n	800f920 <__mcmp+0x3c>
 800f90c:	2001      	movs	r0, #1
 800f90e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f912:	4770      	bx	lr
 800f914:	4610      	mov	r0, r2
 800f916:	4770      	bx	lr
 800f918:	2000      	movs	r0, #0
 800f91a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f91e:	4770      	bx	lr
 800f920:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f924:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f928:	4770      	bx	lr
 800f92a:	bf00      	nop

0800f92c <__mdiff>:
 800f92c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f930:	460e      	mov	r6, r1
 800f932:	4605      	mov	r5, r0
 800f934:	4611      	mov	r1, r2
 800f936:	4630      	mov	r0, r6
 800f938:	4614      	mov	r4, r2
 800f93a:	f7ff ffd3 	bl	800f8e4 <__mcmp>
 800f93e:	1e07      	subs	r7, r0, #0
 800f940:	d054      	beq.n	800f9ec <__mdiff+0xc0>
 800f942:	db4d      	blt.n	800f9e0 <__mdiff+0xb4>
 800f944:	f04f 0800 	mov.w	r8, #0
 800f948:	6871      	ldr	r1, [r6, #4]
 800f94a:	4628      	mov	r0, r5
 800f94c:	f7ff fdc0 	bl	800f4d0 <_Balloc>
 800f950:	6937      	ldr	r7, [r6, #16]
 800f952:	6923      	ldr	r3, [r4, #16]
 800f954:	f8c0 800c 	str.w	r8, [r0, #12]
 800f958:	3614      	adds	r6, #20
 800f95a:	f104 0214 	add.w	r2, r4, #20
 800f95e:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 800f962:	f100 0514 	add.w	r5, r0, #20
 800f966:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
 800f96a:	2300      	movs	r3, #0
 800f96c:	f856 8b04 	ldr.w	r8, [r6], #4
 800f970:	f852 4b04 	ldr.w	r4, [r2], #4
 800f974:	fa13 f388 	uxtah	r3, r3, r8
 800f978:	b2a1      	uxth	r1, r4
 800f97a:	0c24      	lsrs	r4, r4, #16
 800f97c:	1a59      	subs	r1, r3, r1
 800f97e:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
 800f982:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f986:	b289      	uxth	r1, r1
 800f988:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800f98c:	4594      	cmp	ip, r2
 800f98e:	f845 1b04 	str.w	r1, [r5], #4
 800f992:	ea4f 4323 	mov.w	r3, r3, asr #16
 800f996:	4634      	mov	r4, r6
 800f998:	d8e8      	bhi.n	800f96c <__mdiff+0x40>
 800f99a:	45b6      	cmp	lr, r6
 800f99c:	46ac      	mov	ip, r5
 800f99e:	d915      	bls.n	800f9cc <__mdiff+0xa0>
 800f9a0:	f854 2b04 	ldr.w	r2, [r4], #4
 800f9a4:	fa13 f182 	uxtah	r1, r3, r2
 800f9a8:	0c13      	lsrs	r3, r2, #16
 800f9aa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f9ae:	b289      	uxth	r1, r1
 800f9b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800f9b4:	45a6      	cmp	lr, r4
 800f9b6:	f845 1b04 	str.w	r1, [r5], #4
 800f9ba:	ea4f 4323 	mov.w	r3, r3, asr #16
 800f9be:	d8ef      	bhi.n	800f9a0 <__mdiff+0x74>
 800f9c0:	43f6      	mvns	r6, r6
 800f9c2:	4476      	add	r6, lr
 800f9c4:	f026 0503 	bic.w	r5, r6, #3
 800f9c8:	3504      	adds	r5, #4
 800f9ca:	4465      	add	r5, ip
 800f9cc:	3d04      	subs	r5, #4
 800f9ce:	b921      	cbnz	r1, 800f9da <__mdiff+0xae>
 800f9d0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800f9d4:	3f01      	subs	r7, #1
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d0fa      	beq.n	800f9d0 <__mdiff+0xa4>
 800f9da:	6107      	str	r7, [r0, #16]
 800f9dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9e0:	4633      	mov	r3, r6
 800f9e2:	f04f 0801 	mov.w	r8, #1
 800f9e6:	4626      	mov	r6, r4
 800f9e8:	461c      	mov	r4, r3
 800f9ea:	e7ad      	b.n	800f948 <__mdiff+0x1c>
 800f9ec:	4628      	mov	r0, r5
 800f9ee:	4639      	mov	r1, r7
 800f9f0:	f7ff fd6e 	bl	800f4d0 <_Balloc>
 800f9f4:	2301      	movs	r3, #1
 800f9f6:	6147      	str	r7, [r0, #20]
 800f9f8:	6103      	str	r3, [r0, #16]
 800f9fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9fe:	bf00      	nop

0800fa00 <__d2b>:
 800fa00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa04:	b082      	sub	sp, #8
 800fa06:	2101      	movs	r1, #1
 800fa08:	461c      	mov	r4, r3
 800fa0a:	f3c3 570a 	ubfx	r7, r3, #20, #11
 800fa0e:	4615      	mov	r5, r2
 800fa10:	9e08      	ldr	r6, [sp, #32]
 800fa12:	f7ff fd5d 	bl	800f4d0 <_Balloc>
 800fa16:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800fa1a:	4680      	mov	r8, r0
 800fa1c:	b10f      	cbz	r7, 800fa22 <__d2b+0x22>
 800fa1e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800fa22:	9401      	str	r4, [sp, #4]
 800fa24:	b31d      	cbz	r5, 800fa6e <__d2b+0x6e>
 800fa26:	a802      	add	r0, sp, #8
 800fa28:	f840 5d08 	str.w	r5, [r0, #-8]!
 800fa2c:	f7ff fde2 	bl	800f5f4 <__lo0bits>
 800fa30:	2800      	cmp	r0, #0
 800fa32:	d134      	bne.n	800fa9e <__d2b+0x9e>
 800fa34:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800fa38:	f8c8 2014 	str.w	r2, [r8, #20]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	bf14      	ite	ne
 800fa40:	2402      	movne	r4, #2
 800fa42:	2401      	moveq	r4, #1
 800fa44:	f8c8 3018 	str.w	r3, [r8, #24]
 800fa48:	f8c8 4010 	str.w	r4, [r8, #16]
 800fa4c:	b9df      	cbnz	r7, 800fa86 <__d2b+0x86>
 800fa4e:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800fa52:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fa56:	6030      	str	r0, [r6, #0]
 800fa58:	6918      	ldr	r0, [r3, #16]
 800fa5a:	f7ff fdab 	bl	800f5b4 <__hi0bits>
 800fa5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa60:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800fa64:	6018      	str	r0, [r3, #0]
 800fa66:	4640      	mov	r0, r8
 800fa68:	b002      	add	sp, #8
 800fa6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa6e:	a801      	add	r0, sp, #4
 800fa70:	f7ff fdc0 	bl	800f5f4 <__lo0bits>
 800fa74:	2401      	movs	r4, #1
 800fa76:	9b01      	ldr	r3, [sp, #4]
 800fa78:	f8c8 3014 	str.w	r3, [r8, #20]
 800fa7c:	3020      	adds	r0, #32
 800fa7e:	f8c8 4010 	str.w	r4, [r8, #16]
 800fa82:	2f00      	cmp	r7, #0
 800fa84:	d0e3      	beq.n	800fa4e <__d2b+0x4e>
 800fa86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa88:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
 800fa8c:	4407      	add	r7, r0
 800fa8e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fa92:	6037      	str	r7, [r6, #0]
 800fa94:	6018      	str	r0, [r3, #0]
 800fa96:	4640      	mov	r0, r8
 800fa98:	b002      	add	sp, #8
 800fa9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa9e:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800faa2:	f1c0 0120 	rsb	r1, r0, #32
 800faa6:	fa03 f101 	lsl.w	r1, r3, r1
 800faaa:	430a      	orrs	r2, r1
 800faac:	40c3      	lsrs	r3, r0
 800faae:	9301      	str	r3, [sp, #4]
 800fab0:	f8c8 2014 	str.w	r2, [r8, #20]
 800fab4:	e7c2      	b.n	800fa3c <__d2b+0x3c>
 800fab6:	bf00      	nop

0800fab8 <_realloc_r>:
 800fab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fabc:	4617      	mov	r7, r2
 800fabe:	b083      	sub	sp, #12
 800fac0:	460e      	mov	r6, r1
 800fac2:	2900      	cmp	r1, #0
 800fac4:	f000 80e7 	beq.w	800fc96 <_realloc_r+0x1de>
 800fac8:	4681      	mov	r9, r0
 800faca:	f107 050b 	add.w	r5, r7, #11
 800face:	f7ff fcfb 	bl	800f4c8 <__malloc_lock>
 800fad2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fad6:	2d16      	cmp	r5, #22
 800fad8:	f023 0403 	bic.w	r4, r3, #3
 800fadc:	f1a6 0808 	sub.w	r8, r6, #8
 800fae0:	d84c      	bhi.n	800fb7c <_realloc_r+0xc4>
 800fae2:	2210      	movs	r2, #16
 800fae4:	4615      	mov	r5, r2
 800fae6:	42af      	cmp	r7, r5
 800fae8:	d84d      	bhi.n	800fb86 <_realloc_r+0xce>
 800faea:	4294      	cmp	r4, r2
 800faec:	f280 8084 	bge.w	800fbf8 <_realloc_r+0x140>
 800faf0:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 800fea0 <_realloc_r+0x3e8>
 800faf4:	f8db 0008 	ldr.w	r0, [fp, #8]
 800faf8:	eb08 0104 	add.w	r1, r8, r4
 800fafc:	4288      	cmp	r0, r1
 800fafe:	f000 80d6 	beq.w	800fcae <_realloc_r+0x1f6>
 800fb02:	6848      	ldr	r0, [r1, #4]
 800fb04:	f020 0e01 	bic.w	lr, r0, #1
 800fb08:	448e      	add	lr, r1
 800fb0a:	f8de e004 	ldr.w	lr, [lr, #4]
 800fb0e:	f01e 0f01 	tst.w	lr, #1
 800fb12:	d13f      	bne.n	800fb94 <_realloc_r+0xdc>
 800fb14:	f020 0003 	bic.w	r0, r0, #3
 800fb18:	4420      	add	r0, r4
 800fb1a:	4290      	cmp	r0, r2
 800fb1c:	f280 80c1 	bge.w	800fca2 <_realloc_r+0x1ea>
 800fb20:	07db      	lsls	r3, r3, #31
 800fb22:	f100 808f 	bmi.w	800fc44 <_realloc_r+0x18c>
 800fb26:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800fb2a:	ebc3 0a08 	rsb	sl, r3, r8
 800fb2e:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fb32:	f023 0303 	bic.w	r3, r3, #3
 800fb36:	eb00 0e03 	add.w	lr, r0, r3
 800fb3a:	4596      	cmp	lr, r2
 800fb3c:	db34      	blt.n	800fba8 <_realloc_r+0xf0>
 800fb3e:	68cb      	ldr	r3, [r1, #12]
 800fb40:	688a      	ldr	r2, [r1, #8]
 800fb42:	4657      	mov	r7, sl
 800fb44:	60d3      	str	r3, [r2, #12]
 800fb46:	609a      	str	r2, [r3, #8]
 800fb48:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800fb4c:	f8da 300c 	ldr.w	r3, [sl, #12]
 800fb50:	60cb      	str	r3, [r1, #12]
 800fb52:	1f22      	subs	r2, r4, #4
 800fb54:	2a24      	cmp	r2, #36	; 0x24
 800fb56:	6099      	str	r1, [r3, #8]
 800fb58:	f200 8136 	bhi.w	800fdc8 <_realloc_r+0x310>
 800fb5c:	2a13      	cmp	r2, #19
 800fb5e:	f240 80fd 	bls.w	800fd5c <_realloc_r+0x2a4>
 800fb62:	6833      	ldr	r3, [r6, #0]
 800fb64:	f8ca 3008 	str.w	r3, [sl, #8]
 800fb68:	6873      	ldr	r3, [r6, #4]
 800fb6a:	f8ca 300c 	str.w	r3, [sl, #12]
 800fb6e:	2a1b      	cmp	r2, #27
 800fb70:	f200 8140 	bhi.w	800fdf4 <_realloc_r+0x33c>
 800fb74:	3608      	adds	r6, #8
 800fb76:	f10a 0310 	add.w	r3, sl, #16
 800fb7a:	e0f0      	b.n	800fd5e <_realloc_r+0x2a6>
 800fb7c:	f025 0507 	bic.w	r5, r5, #7
 800fb80:	2d00      	cmp	r5, #0
 800fb82:	462a      	mov	r2, r5
 800fb84:	daaf      	bge.n	800fae6 <_realloc_r+0x2e>
 800fb86:	230c      	movs	r3, #12
 800fb88:	2000      	movs	r0, #0
 800fb8a:	f8c9 3000 	str.w	r3, [r9]
 800fb8e:	b003      	add	sp, #12
 800fb90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb94:	07d9      	lsls	r1, r3, #31
 800fb96:	d455      	bmi.n	800fc44 <_realloc_r+0x18c>
 800fb98:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800fb9c:	ebc3 0a08 	rsb	sl, r3, r8
 800fba0:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fba4:	f023 0303 	bic.w	r3, r3, #3
 800fba8:	4423      	add	r3, r4
 800fbaa:	4293      	cmp	r3, r2
 800fbac:	db4a      	blt.n	800fc44 <_realloc_r+0x18c>
 800fbae:	4657      	mov	r7, sl
 800fbb0:	f8da 100c 	ldr.w	r1, [sl, #12]
 800fbb4:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800fbb8:	1f22      	subs	r2, r4, #4
 800fbba:	2a24      	cmp	r2, #36	; 0x24
 800fbbc:	60c1      	str	r1, [r0, #12]
 800fbbe:	6088      	str	r0, [r1, #8]
 800fbc0:	f200 810e 	bhi.w	800fde0 <_realloc_r+0x328>
 800fbc4:	2a13      	cmp	r2, #19
 800fbc6:	f240 8109 	bls.w	800fddc <_realloc_r+0x324>
 800fbca:	6831      	ldr	r1, [r6, #0]
 800fbcc:	f8ca 1008 	str.w	r1, [sl, #8]
 800fbd0:	6871      	ldr	r1, [r6, #4]
 800fbd2:	f8ca 100c 	str.w	r1, [sl, #12]
 800fbd6:	2a1b      	cmp	r2, #27
 800fbd8:	f200 8121 	bhi.w	800fe1e <_realloc_r+0x366>
 800fbdc:	3608      	adds	r6, #8
 800fbde:	f10a 0210 	add.w	r2, sl, #16
 800fbe2:	6831      	ldr	r1, [r6, #0]
 800fbe4:	6011      	str	r1, [r2, #0]
 800fbe6:	6871      	ldr	r1, [r6, #4]
 800fbe8:	6051      	str	r1, [r2, #4]
 800fbea:	68b1      	ldr	r1, [r6, #8]
 800fbec:	6091      	str	r1, [r2, #8]
 800fbee:	461c      	mov	r4, r3
 800fbf0:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fbf4:	463e      	mov	r6, r7
 800fbf6:	46d0      	mov	r8, sl
 800fbf8:	1b62      	subs	r2, r4, r5
 800fbfa:	2a0f      	cmp	r2, #15
 800fbfc:	f003 0301 	and.w	r3, r3, #1
 800fc00:	d80e      	bhi.n	800fc20 <_realloc_r+0x168>
 800fc02:	4323      	orrs	r3, r4
 800fc04:	4444      	add	r4, r8
 800fc06:	f8c8 3004 	str.w	r3, [r8, #4]
 800fc0a:	6863      	ldr	r3, [r4, #4]
 800fc0c:	f043 0301 	orr.w	r3, r3, #1
 800fc10:	6063      	str	r3, [r4, #4]
 800fc12:	4648      	mov	r0, r9
 800fc14:	f7ff fc5a 	bl	800f4cc <__malloc_unlock>
 800fc18:	4630      	mov	r0, r6
 800fc1a:	b003      	add	sp, #12
 800fc1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc20:	eb08 0105 	add.w	r1, r8, r5
 800fc24:	431d      	orrs	r5, r3
 800fc26:	f042 0301 	orr.w	r3, r2, #1
 800fc2a:	440a      	add	r2, r1
 800fc2c:	f8c8 5004 	str.w	r5, [r8, #4]
 800fc30:	604b      	str	r3, [r1, #4]
 800fc32:	6853      	ldr	r3, [r2, #4]
 800fc34:	f043 0301 	orr.w	r3, r3, #1
 800fc38:	3108      	adds	r1, #8
 800fc3a:	6053      	str	r3, [r2, #4]
 800fc3c:	4648      	mov	r0, r9
 800fc3e:	f7fe fda9 	bl	800e794 <_free_r>
 800fc42:	e7e6      	b.n	800fc12 <_realloc_r+0x15a>
 800fc44:	4639      	mov	r1, r7
 800fc46:	4648      	mov	r0, r9
 800fc48:	f7ff f8b0 	bl	800edac <_malloc_r>
 800fc4c:	4607      	mov	r7, r0
 800fc4e:	b1d8      	cbz	r0, 800fc88 <_realloc_r+0x1d0>
 800fc50:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fc54:	f023 0201 	bic.w	r2, r3, #1
 800fc58:	4442      	add	r2, r8
 800fc5a:	f1a0 0108 	sub.w	r1, r0, #8
 800fc5e:	4291      	cmp	r1, r2
 800fc60:	f000 80ac 	beq.w	800fdbc <_realloc_r+0x304>
 800fc64:	1f22      	subs	r2, r4, #4
 800fc66:	2a24      	cmp	r2, #36	; 0x24
 800fc68:	f200 8099 	bhi.w	800fd9e <_realloc_r+0x2e6>
 800fc6c:	2a13      	cmp	r2, #19
 800fc6e:	d86a      	bhi.n	800fd46 <_realloc_r+0x28e>
 800fc70:	4603      	mov	r3, r0
 800fc72:	4632      	mov	r2, r6
 800fc74:	6811      	ldr	r1, [r2, #0]
 800fc76:	6019      	str	r1, [r3, #0]
 800fc78:	6851      	ldr	r1, [r2, #4]
 800fc7a:	6059      	str	r1, [r3, #4]
 800fc7c:	6892      	ldr	r2, [r2, #8]
 800fc7e:	609a      	str	r2, [r3, #8]
 800fc80:	4631      	mov	r1, r6
 800fc82:	4648      	mov	r0, r9
 800fc84:	f7fe fd86 	bl	800e794 <_free_r>
 800fc88:	4648      	mov	r0, r9
 800fc8a:	f7ff fc1f 	bl	800f4cc <__malloc_unlock>
 800fc8e:	4638      	mov	r0, r7
 800fc90:	b003      	add	sp, #12
 800fc92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc96:	4611      	mov	r1, r2
 800fc98:	b003      	add	sp, #12
 800fc9a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc9e:	f7ff b885 	b.w	800edac <_malloc_r>
 800fca2:	68ca      	ldr	r2, [r1, #12]
 800fca4:	6889      	ldr	r1, [r1, #8]
 800fca6:	4604      	mov	r4, r0
 800fca8:	60ca      	str	r2, [r1, #12]
 800fcaa:	6091      	str	r1, [r2, #8]
 800fcac:	e7a4      	b.n	800fbf8 <_realloc_r+0x140>
 800fcae:	6841      	ldr	r1, [r0, #4]
 800fcb0:	f021 0103 	bic.w	r1, r1, #3
 800fcb4:	4421      	add	r1, r4
 800fcb6:	f105 0010 	add.w	r0, r5, #16
 800fcba:	4281      	cmp	r1, r0
 800fcbc:	da5b      	bge.n	800fd76 <_realloc_r+0x2be>
 800fcbe:	07db      	lsls	r3, r3, #31
 800fcc0:	d4c0      	bmi.n	800fc44 <_realloc_r+0x18c>
 800fcc2:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800fcc6:	ebc3 0a08 	rsb	sl, r3, r8
 800fcca:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fcce:	f023 0303 	bic.w	r3, r3, #3
 800fcd2:	eb01 0c03 	add.w	ip, r1, r3
 800fcd6:	4560      	cmp	r0, ip
 800fcd8:	f73f af66 	bgt.w	800fba8 <_realloc_r+0xf0>
 800fcdc:	4657      	mov	r7, sl
 800fcde:	f8da 300c 	ldr.w	r3, [sl, #12]
 800fce2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800fce6:	1f22      	subs	r2, r4, #4
 800fce8:	2a24      	cmp	r2, #36	; 0x24
 800fcea:	60cb      	str	r3, [r1, #12]
 800fcec:	6099      	str	r1, [r3, #8]
 800fcee:	f200 80b8 	bhi.w	800fe62 <_realloc_r+0x3aa>
 800fcf2:	2a13      	cmp	r2, #19
 800fcf4:	f240 80a9 	bls.w	800fe4a <_realloc_r+0x392>
 800fcf8:	6833      	ldr	r3, [r6, #0]
 800fcfa:	f8ca 3008 	str.w	r3, [sl, #8]
 800fcfe:	6873      	ldr	r3, [r6, #4]
 800fd00:	f8ca 300c 	str.w	r3, [sl, #12]
 800fd04:	2a1b      	cmp	r2, #27
 800fd06:	f200 80b5 	bhi.w	800fe74 <_realloc_r+0x3bc>
 800fd0a:	3608      	adds	r6, #8
 800fd0c:	f10a 0310 	add.w	r3, sl, #16
 800fd10:	6832      	ldr	r2, [r6, #0]
 800fd12:	601a      	str	r2, [r3, #0]
 800fd14:	6872      	ldr	r2, [r6, #4]
 800fd16:	605a      	str	r2, [r3, #4]
 800fd18:	68b2      	ldr	r2, [r6, #8]
 800fd1a:	609a      	str	r2, [r3, #8]
 800fd1c:	eb0a 0205 	add.w	r2, sl, r5
 800fd20:	ebc5 030c 	rsb	r3, r5, ip
 800fd24:	f043 0301 	orr.w	r3, r3, #1
 800fd28:	f8cb 2008 	str.w	r2, [fp, #8]
 800fd2c:	6053      	str	r3, [r2, #4]
 800fd2e:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fd32:	f003 0301 	and.w	r3, r3, #1
 800fd36:	431d      	orrs	r5, r3
 800fd38:	4648      	mov	r0, r9
 800fd3a:	f8ca 5004 	str.w	r5, [sl, #4]
 800fd3e:	f7ff fbc5 	bl	800f4cc <__malloc_unlock>
 800fd42:	4638      	mov	r0, r7
 800fd44:	e769      	b.n	800fc1a <_realloc_r+0x162>
 800fd46:	6833      	ldr	r3, [r6, #0]
 800fd48:	6003      	str	r3, [r0, #0]
 800fd4a:	6873      	ldr	r3, [r6, #4]
 800fd4c:	6043      	str	r3, [r0, #4]
 800fd4e:	2a1b      	cmp	r2, #27
 800fd50:	d829      	bhi.n	800fda6 <_realloc_r+0x2ee>
 800fd52:	f100 0308 	add.w	r3, r0, #8
 800fd56:	f106 0208 	add.w	r2, r6, #8
 800fd5a:	e78b      	b.n	800fc74 <_realloc_r+0x1bc>
 800fd5c:	463b      	mov	r3, r7
 800fd5e:	6832      	ldr	r2, [r6, #0]
 800fd60:	601a      	str	r2, [r3, #0]
 800fd62:	6872      	ldr	r2, [r6, #4]
 800fd64:	605a      	str	r2, [r3, #4]
 800fd66:	68b2      	ldr	r2, [r6, #8]
 800fd68:	609a      	str	r2, [r3, #8]
 800fd6a:	463e      	mov	r6, r7
 800fd6c:	4674      	mov	r4, lr
 800fd6e:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fd72:	46d0      	mov	r8, sl
 800fd74:	e740      	b.n	800fbf8 <_realloc_r+0x140>
 800fd76:	eb08 0205 	add.w	r2, r8, r5
 800fd7a:	1b4b      	subs	r3, r1, r5
 800fd7c:	f043 0301 	orr.w	r3, r3, #1
 800fd80:	f8cb 2008 	str.w	r2, [fp, #8]
 800fd84:	6053      	str	r3, [r2, #4]
 800fd86:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fd8a:	f003 0301 	and.w	r3, r3, #1
 800fd8e:	431d      	orrs	r5, r3
 800fd90:	4648      	mov	r0, r9
 800fd92:	f846 5c04 	str.w	r5, [r6, #-4]
 800fd96:	f7ff fb99 	bl	800f4cc <__malloc_unlock>
 800fd9a:	4630      	mov	r0, r6
 800fd9c:	e73d      	b.n	800fc1a <_realloc_r+0x162>
 800fd9e:	4631      	mov	r1, r6
 800fda0:	f7ff fae0 	bl	800f364 <memmove>
 800fda4:	e76c      	b.n	800fc80 <_realloc_r+0x1c8>
 800fda6:	68b3      	ldr	r3, [r6, #8]
 800fda8:	6083      	str	r3, [r0, #8]
 800fdaa:	68f3      	ldr	r3, [r6, #12]
 800fdac:	60c3      	str	r3, [r0, #12]
 800fdae:	2a24      	cmp	r2, #36	; 0x24
 800fdb0:	d02c      	beq.n	800fe0c <_realloc_r+0x354>
 800fdb2:	f100 0310 	add.w	r3, r0, #16
 800fdb6:	f106 0210 	add.w	r2, r6, #16
 800fdba:	e75b      	b.n	800fc74 <_realloc_r+0x1bc>
 800fdbc:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800fdc0:	f022 0203 	bic.w	r2, r2, #3
 800fdc4:	4414      	add	r4, r2
 800fdc6:	e717      	b.n	800fbf8 <_realloc_r+0x140>
 800fdc8:	4631      	mov	r1, r6
 800fdca:	4638      	mov	r0, r7
 800fdcc:	4674      	mov	r4, lr
 800fdce:	463e      	mov	r6, r7
 800fdd0:	f7ff fac8 	bl	800f364 <memmove>
 800fdd4:	46d0      	mov	r8, sl
 800fdd6:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fdda:	e70d      	b.n	800fbf8 <_realloc_r+0x140>
 800fddc:	463a      	mov	r2, r7
 800fdde:	e700      	b.n	800fbe2 <_realloc_r+0x12a>
 800fde0:	4631      	mov	r1, r6
 800fde2:	4638      	mov	r0, r7
 800fde4:	461c      	mov	r4, r3
 800fde6:	463e      	mov	r6, r7
 800fde8:	f7ff fabc 	bl	800f364 <memmove>
 800fdec:	46d0      	mov	r8, sl
 800fdee:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fdf2:	e701      	b.n	800fbf8 <_realloc_r+0x140>
 800fdf4:	68b3      	ldr	r3, [r6, #8]
 800fdf6:	f8ca 3010 	str.w	r3, [sl, #16]
 800fdfa:	68f3      	ldr	r3, [r6, #12]
 800fdfc:	f8ca 3014 	str.w	r3, [sl, #20]
 800fe00:	2a24      	cmp	r2, #36	; 0x24
 800fe02:	d018      	beq.n	800fe36 <_realloc_r+0x37e>
 800fe04:	3610      	adds	r6, #16
 800fe06:	f10a 0318 	add.w	r3, sl, #24
 800fe0a:	e7a8      	b.n	800fd5e <_realloc_r+0x2a6>
 800fe0c:	6933      	ldr	r3, [r6, #16]
 800fe0e:	6103      	str	r3, [r0, #16]
 800fe10:	6973      	ldr	r3, [r6, #20]
 800fe12:	6143      	str	r3, [r0, #20]
 800fe14:	f106 0218 	add.w	r2, r6, #24
 800fe18:	f100 0318 	add.w	r3, r0, #24
 800fe1c:	e72a      	b.n	800fc74 <_realloc_r+0x1bc>
 800fe1e:	68b1      	ldr	r1, [r6, #8]
 800fe20:	f8ca 1010 	str.w	r1, [sl, #16]
 800fe24:	68f1      	ldr	r1, [r6, #12]
 800fe26:	f8ca 1014 	str.w	r1, [sl, #20]
 800fe2a:	2a24      	cmp	r2, #36	; 0x24
 800fe2c:	d00f      	beq.n	800fe4e <_realloc_r+0x396>
 800fe2e:	3610      	adds	r6, #16
 800fe30:	f10a 0218 	add.w	r2, sl, #24
 800fe34:	e6d5      	b.n	800fbe2 <_realloc_r+0x12a>
 800fe36:	6933      	ldr	r3, [r6, #16]
 800fe38:	f8ca 3018 	str.w	r3, [sl, #24]
 800fe3c:	6973      	ldr	r3, [r6, #20]
 800fe3e:	f8ca 301c 	str.w	r3, [sl, #28]
 800fe42:	3618      	adds	r6, #24
 800fe44:	f10a 0320 	add.w	r3, sl, #32
 800fe48:	e789      	b.n	800fd5e <_realloc_r+0x2a6>
 800fe4a:	463b      	mov	r3, r7
 800fe4c:	e760      	b.n	800fd10 <_realloc_r+0x258>
 800fe4e:	6932      	ldr	r2, [r6, #16]
 800fe50:	f8ca 2018 	str.w	r2, [sl, #24]
 800fe54:	6972      	ldr	r2, [r6, #20]
 800fe56:	f8ca 201c 	str.w	r2, [sl, #28]
 800fe5a:	3618      	adds	r6, #24
 800fe5c:	f10a 0220 	add.w	r2, sl, #32
 800fe60:	e6bf      	b.n	800fbe2 <_realloc_r+0x12a>
 800fe62:	4631      	mov	r1, r6
 800fe64:	4638      	mov	r0, r7
 800fe66:	f8cd c004 	str.w	ip, [sp, #4]
 800fe6a:	f7ff fa7b 	bl	800f364 <memmove>
 800fe6e:	f8dd c004 	ldr.w	ip, [sp, #4]
 800fe72:	e753      	b.n	800fd1c <_realloc_r+0x264>
 800fe74:	68b3      	ldr	r3, [r6, #8]
 800fe76:	f8ca 3010 	str.w	r3, [sl, #16]
 800fe7a:	68f3      	ldr	r3, [r6, #12]
 800fe7c:	f8ca 3014 	str.w	r3, [sl, #20]
 800fe80:	2a24      	cmp	r2, #36	; 0x24
 800fe82:	d003      	beq.n	800fe8c <_realloc_r+0x3d4>
 800fe84:	3610      	adds	r6, #16
 800fe86:	f10a 0318 	add.w	r3, sl, #24
 800fe8a:	e741      	b.n	800fd10 <_realloc_r+0x258>
 800fe8c:	6933      	ldr	r3, [r6, #16]
 800fe8e:	f8ca 3018 	str.w	r3, [sl, #24]
 800fe92:	6973      	ldr	r3, [r6, #20]
 800fe94:	f8ca 301c 	str.w	r3, [sl, #28]
 800fe98:	3618      	adds	r6, #24
 800fe9a:	f10a 0320 	add.w	r3, sl, #32
 800fe9e:	e737      	b.n	800fd10 <_realloc_r+0x258>
 800fea0:	200004f8 	.word	0x200004f8

0800fea4 <__fpclassifyd>:
 800fea4:	b410      	push	{r4}
 800fea6:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 800feaa:	d008      	beq.n	800febe <__fpclassifyd+0x1a>
 800feac:	4b11      	ldr	r3, [pc, #68]	; (800fef4 <__fpclassifyd+0x50>)
 800feae:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 800feb2:	429a      	cmp	r2, r3
 800feb4:	d808      	bhi.n	800fec8 <__fpclassifyd+0x24>
 800feb6:	2004      	movs	r0, #4
 800feb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800febc:	4770      	bx	lr
 800febe:	b918      	cbnz	r0, 800fec8 <__fpclassifyd+0x24>
 800fec0:	2002      	movs	r0, #2
 800fec2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fec6:	4770      	bx	lr
 800fec8:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
 800fecc:	4b09      	ldr	r3, [pc, #36]	; (800fef4 <__fpclassifyd+0x50>)
 800fece:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 800fed2:	4299      	cmp	r1, r3
 800fed4:	d9ef      	bls.n	800feb6 <__fpclassifyd+0x12>
 800fed6:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800feda:	d201      	bcs.n	800fee0 <__fpclassifyd+0x3c>
 800fedc:	2003      	movs	r0, #3
 800fede:	e7eb      	b.n	800feb8 <__fpclassifyd+0x14>
 800fee0:	4b05      	ldr	r3, [pc, #20]	; (800fef8 <__fpclassifyd+0x54>)
 800fee2:	429c      	cmp	r4, r3
 800fee4:	d001      	beq.n	800feea <__fpclassifyd+0x46>
 800fee6:	2000      	movs	r0, #0
 800fee8:	e7e6      	b.n	800feb8 <__fpclassifyd+0x14>
 800feea:	fab0 f080 	clz	r0, r0
 800feee:	0940      	lsrs	r0, r0, #5
 800fef0:	e7e2      	b.n	800feb8 <__fpclassifyd+0x14>
 800fef2:	bf00      	nop
 800fef4:	7fdfffff 	.word	0x7fdfffff
 800fef8:	7ff00000 	.word	0x7ff00000

0800fefc <_sbrk_r>:
 800fefc:	b538      	push	{r3, r4, r5, lr}
 800fefe:	4c07      	ldr	r4, [pc, #28]	; (800ff1c <_sbrk_r+0x20>)
 800ff00:	2300      	movs	r3, #0
 800ff02:	4605      	mov	r5, r0
 800ff04:	4608      	mov	r0, r1
 800ff06:	6023      	str	r3, [r4, #0]
 800ff08:	f000 fb12 	bl	8010530 <_sbrk>
 800ff0c:	1c43      	adds	r3, r0, #1
 800ff0e:	d000      	beq.n	800ff12 <_sbrk_r+0x16>
 800ff10:	bd38      	pop	{r3, r4, r5, pc}
 800ff12:	6823      	ldr	r3, [r4, #0]
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d0fb      	beq.n	800ff10 <_sbrk_r+0x14>
 800ff18:	602b      	str	r3, [r5, #0]
 800ff1a:	bd38      	pop	{r3, r4, r5, pc}
 800ff1c:	20000df0 	.word	0x20000df0

0800ff20 <__sread>:
 800ff20:	b510      	push	{r4, lr}
 800ff22:	460c      	mov	r4, r1
 800ff24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff28:	f000 fa42 	bl	80103b0 <_read_r>
 800ff2c:	2800      	cmp	r0, #0
 800ff2e:	db03      	blt.n	800ff38 <__sread+0x18>
 800ff30:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ff32:	4403      	add	r3, r0
 800ff34:	6523      	str	r3, [r4, #80]	; 0x50
 800ff36:	bd10      	pop	{r4, pc}
 800ff38:	89a3      	ldrh	r3, [r4, #12]
 800ff3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ff3e:	81a3      	strh	r3, [r4, #12]
 800ff40:	bd10      	pop	{r4, pc}
 800ff42:	bf00      	nop

0800ff44 <__swrite>:
 800ff44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff48:	4616      	mov	r6, r2
 800ff4a:	898a      	ldrh	r2, [r1, #12]
 800ff4c:	461d      	mov	r5, r3
 800ff4e:	05d3      	lsls	r3, r2, #23
 800ff50:	460c      	mov	r4, r1
 800ff52:	4607      	mov	r7, r0
 800ff54:	d506      	bpl.n	800ff64 <__swrite+0x20>
 800ff56:	2200      	movs	r2, #0
 800ff58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff5c:	2302      	movs	r3, #2
 800ff5e:	f000 fa13 	bl	8010388 <_lseek_r>
 800ff62:	89a2      	ldrh	r2, [r4, #12]
 800ff64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ff68:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ff6c:	81a2      	strh	r2, [r4, #12]
 800ff6e:	4638      	mov	r0, r7
 800ff70:	4632      	mov	r2, r6
 800ff72:	462b      	mov	r3, r5
 800ff74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff78:	f000 b8de 	b.w	8010138 <_write_r>

0800ff7c <__sseek>:
 800ff7c:	b510      	push	{r4, lr}
 800ff7e:	460c      	mov	r4, r1
 800ff80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff84:	f000 fa00 	bl	8010388 <_lseek_r>
 800ff88:	89a3      	ldrh	r3, [r4, #12]
 800ff8a:	1c42      	adds	r2, r0, #1
 800ff8c:	bf0e      	itee	eq
 800ff8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ff92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ff96:	6520      	strne	r0, [r4, #80]	; 0x50
 800ff98:	81a3      	strh	r3, [r4, #12]
 800ff9a:	bd10      	pop	{r4, pc}

0800ff9c <__sclose>:
 800ff9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ffa0:	f000 b90e 	b.w	80101c0 <_close_r>

0800ffa4 <__ssprint_r>:
 800ffa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffa8:	6893      	ldr	r3, [r2, #8]
 800ffaa:	f8d2 8000 	ldr.w	r8, [r2]
 800ffae:	b083      	sub	sp, #12
 800ffb0:	4691      	mov	r9, r2
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d072      	beq.n	801009c <__ssprint_r+0xf8>
 800ffb6:	4607      	mov	r7, r0
 800ffb8:	f04f 0b00 	mov.w	fp, #0
 800ffbc:	6808      	ldr	r0, [r1, #0]
 800ffbe:	688b      	ldr	r3, [r1, #8]
 800ffc0:	460d      	mov	r5, r1
 800ffc2:	465c      	mov	r4, fp
 800ffc4:	2c00      	cmp	r4, #0
 800ffc6:	d045      	beq.n	8010054 <__ssprint_r+0xb0>
 800ffc8:	429c      	cmp	r4, r3
 800ffca:	461e      	mov	r6, r3
 800ffcc:	469a      	mov	sl, r3
 800ffce:	d348      	bcc.n	8010062 <__ssprint_r+0xbe>
 800ffd0:	89ab      	ldrh	r3, [r5, #12]
 800ffd2:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800ffd6:	d02d      	beq.n	8010034 <__ssprint_r+0x90>
 800ffd8:	696e      	ldr	r6, [r5, #20]
 800ffda:	6929      	ldr	r1, [r5, #16]
 800ffdc:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800ffe0:	ebc1 0a00 	rsb	sl, r1, r0
 800ffe4:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 800ffe8:	1c60      	adds	r0, r4, #1
 800ffea:	1076      	asrs	r6, r6, #1
 800ffec:	4450      	add	r0, sl
 800ffee:	4286      	cmp	r6, r0
 800fff0:	4632      	mov	r2, r6
 800fff2:	bf3c      	itt	cc
 800fff4:	4606      	movcc	r6, r0
 800fff6:	4632      	movcc	r2, r6
 800fff8:	055b      	lsls	r3, r3, #21
 800fffa:	d535      	bpl.n	8010068 <__ssprint_r+0xc4>
 800fffc:	4611      	mov	r1, r2
 800fffe:	4638      	mov	r0, r7
 8010000:	f7fe fed4 	bl	800edac <_malloc_r>
 8010004:	2800      	cmp	r0, #0
 8010006:	d039      	beq.n	801007c <__ssprint_r+0xd8>
 8010008:	4652      	mov	r2, sl
 801000a:	6929      	ldr	r1, [r5, #16]
 801000c:	9001      	str	r0, [sp, #4]
 801000e:	f7f9 fce7 	bl	80099e0 <memcpy>
 8010012:	89aa      	ldrh	r2, [r5, #12]
 8010014:	9b01      	ldr	r3, [sp, #4]
 8010016:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 801001a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801001e:	81aa      	strh	r2, [r5, #12]
 8010020:	ebca 0206 	rsb	r2, sl, r6
 8010024:	eb03 000a 	add.w	r0, r3, sl
 8010028:	616e      	str	r6, [r5, #20]
 801002a:	612b      	str	r3, [r5, #16]
 801002c:	6028      	str	r0, [r5, #0]
 801002e:	60aa      	str	r2, [r5, #8]
 8010030:	4626      	mov	r6, r4
 8010032:	46a2      	mov	sl, r4
 8010034:	4652      	mov	r2, sl
 8010036:	4659      	mov	r1, fp
 8010038:	f7ff f994 	bl	800f364 <memmove>
 801003c:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8010040:	68ab      	ldr	r3, [r5, #8]
 8010042:	6828      	ldr	r0, [r5, #0]
 8010044:	1b9b      	subs	r3, r3, r6
 8010046:	4450      	add	r0, sl
 8010048:	1b14      	subs	r4, r2, r4
 801004a:	60ab      	str	r3, [r5, #8]
 801004c:	6028      	str	r0, [r5, #0]
 801004e:	f8c9 4008 	str.w	r4, [r9, #8]
 8010052:	b31c      	cbz	r4, 801009c <__ssprint_r+0xf8>
 8010054:	f8d8 b000 	ldr.w	fp, [r8]
 8010058:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801005c:	f108 0808 	add.w	r8, r8, #8
 8010060:	e7b0      	b.n	800ffc4 <__ssprint_r+0x20>
 8010062:	4626      	mov	r6, r4
 8010064:	46a2      	mov	sl, r4
 8010066:	e7e5      	b.n	8010034 <__ssprint_r+0x90>
 8010068:	4638      	mov	r0, r7
 801006a:	f7ff fd25 	bl	800fab8 <_realloc_r>
 801006e:	4603      	mov	r3, r0
 8010070:	2800      	cmp	r0, #0
 8010072:	d1d5      	bne.n	8010020 <__ssprint_r+0x7c>
 8010074:	4638      	mov	r0, r7
 8010076:	6929      	ldr	r1, [r5, #16]
 8010078:	f7fe fb8c 	bl	800e794 <_free_r>
 801007c:	230c      	movs	r3, #12
 801007e:	603b      	str	r3, [r7, #0]
 8010080:	89ab      	ldrh	r3, [r5, #12]
 8010082:	2200      	movs	r2, #0
 8010084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010088:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801008c:	81ab      	strh	r3, [r5, #12]
 801008e:	f8c9 2008 	str.w	r2, [r9, #8]
 8010092:	f8c9 2004 	str.w	r2, [r9, #4]
 8010096:	b003      	add	sp, #12
 8010098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801009c:	2000      	movs	r0, #0
 801009e:	f8c9 0004 	str.w	r0, [r9, #4]
 80100a2:	b003      	add	sp, #12
 80100a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080100a8 <__sprint_r.part.0>:
 80100a8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80100aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100ae:	049c      	lsls	r4, r3, #18
 80100b0:	460f      	mov	r7, r1
 80100b2:	4692      	mov	sl, r2
 80100b4:	d52b      	bpl.n	801010e <__sprint_r.part.0+0x66>
 80100b6:	6893      	ldr	r3, [r2, #8]
 80100b8:	6812      	ldr	r2, [r2, #0]
 80100ba:	b333      	cbz	r3, 801010a <__sprint_r.part.0+0x62>
 80100bc:	4680      	mov	r8, r0
 80100be:	f102 0908 	add.w	r9, r2, #8
 80100c2:	e919 0060 	ldmdb	r9, {r5, r6}
 80100c6:	08b6      	lsrs	r6, r6, #2
 80100c8:	d017      	beq.n	80100fa <__sprint_r.part.0+0x52>
 80100ca:	3d04      	subs	r5, #4
 80100cc:	2400      	movs	r4, #0
 80100ce:	e001      	b.n	80100d4 <__sprint_r.part.0+0x2c>
 80100d0:	42a6      	cmp	r6, r4
 80100d2:	d010      	beq.n	80100f6 <__sprint_r.part.0+0x4e>
 80100d4:	4640      	mov	r0, r8
 80100d6:	f855 1f04 	ldr.w	r1, [r5, #4]!
 80100da:	463a      	mov	r2, r7
 80100dc:	f000 f91c 	bl	8010318 <_fputwc_r>
 80100e0:	1c43      	adds	r3, r0, #1
 80100e2:	f104 0401 	add.w	r4, r4, #1
 80100e6:	d1f3      	bne.n	80100d0 <__sprint_r.part.0+0x28>
 80100e8:	2300      	movs	r3, #0
 80100ea:	f8ca 3008 	str.w	r3, [sl, #8]
 80100ee:	f8ca 3004 	str.w	r3, [sl, #4]
 80100f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100f6:	f8da 3008 	ldr.w	r3, [sl, #8]
 80100fa:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
 80100fe:	f8ca 3008 	str.w	r3, [sl, #8]
 8010102:	f109 0908 	add.w	r9, r9, #8
 8010106:	2b00      	cmp	r3, #0
 8010108:	d1db      	bne.n	80100c2 <__sprint_r.part.0+0x1a>
 801010a:	2000      	movs	r0, #0
 801010c:	e7ec      	b.n	80100e8 <__sprint_r.part.0+0x40>
 801010e:	f7fe fc19 	bl	800e944 <__sfvwrite_r>
 8010112:	2300      	movs	r3, #0
 8010114:	f8ca 3008 	str.w	r3, [sl, #8]
 8010118:	f8ca 3004 	str.w	r3, [sl, #4]
 801011c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08010120 <__sprint_r>:
 8010120:	6893      	ldr	r3, [r2, #8]
 8010122:	b410      	push	{r4}
 8010124:	b11b      	cbz	r3, 801012e <__sprint_r+0xe>
 8010126:	f85d 4b04 	ldr.w	r4, [sp], #4
 801012a:	f7ff bfbd 	b.w	80100a8 <__sprint_r.part.0>
 801012e:	4618      	mov	r0, r3
 8010130:	6053      	str	r3, [r2, #4]
 8010132:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010136:	4770      	bx	lr

08010138 <_write_r>:
 8010138:	b570      	push	{r4, r5, r6, lr}
 801013a:	4c08      	ldr	r4, [pc, #32]	; (801015c <_write_r+0x24>)
 801013c:	4606      	mov	r6, r0
 801013e:	2500      	movs	r5, #0
 8010140:	4608      	mov	r0, r1
 8010142:	4611      	mov	r1, r2
 8010144:	461a      	mov	r2, r3
 8010146:	6025      	str	r5, [r4, #0]
 8010148:	f7f1 fc98 	bl	8001a7c <_write>
 801014c:	1c43      	adds	r3, r0, #1
 801014e:	d000      	beq.n	8010152 <_write_r+0x1a>
 8010150:	bd70      	pop	{r4, r5, r6, pc}
 8010152:	6823      	ldr	r3, [r4, #0]
 8010154:	2b00      	cmp	r3, #0
 8010156:	d0fb      	beq.n	8010150 <_write_r+0x18>
 8010158:	6033      	str	r3, [r6, #0]
 801015a:	bd70      	pop	{r4, r5, r6, pc}
 801015c:	20000df0 	.word	0x20000df0

08010160 <_calloc_r>:
 8010160:	b510      	push	{r4, lr}
 8010162:	fb02 f101 	mul.w	r1, r2, r1
 8010166:	f7fe fe21 	bl	800edac <_malloc_r>
 801016a:	4604      	mov	r4, r0
 801016c:	b168      	cbz	r0, 801018a <_calloc_r+0x2a>
 801016e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8010172:	f022 0203 	bic.w	r2, r2, #3
 8010176:	3a04      	subs	r2, #4
 8010178:	2a24      	cmp	r2, #36	; 0x24
 801017a:	d818      	bhi.n	80101ae <_calloc_r+0x4e>
 801017c:	2a13      	cmp	r2, #19
 801017e:	d806      	bhi.n	801018e <_calloc_r+0x2e>
 8010180:	4603      	mov	r3, r0
 8010182:	2200      	movs	r2, #0
 8010184:	601a      	str	r2, [r3, #0]
 8010186:	605a      	str	r2, [r3, #4]
 8010188:	609a      	str	r2, [r3, #8]
 801018a:	4620      	mov	r0, r4
 801018c:	bd10      	pop	{r4, pc}
 801018e:	2300      	movs	r3, #0
 8010190:	2a1b      	cmp	r2, #27
 8010192:	6003      	str	r3, [r0, #0]
 8010194:	6043      	str	r3, [r0, #4]
 8010196:	d90f      	bls.n	80101b8 <_calloc_r+0x58>
 8010198:	2a24      	cmp	r2, #36	; 0x24
 801019a:	6083      	str	r3, [r0, #8]
 801019c:	60c3      	str	r3, [r0, #12]
 801019e:	bf05      	ittet	eq
 80101a0:	6103      	streq	r3, [r0, #16]
 80101a2:	6143      	streq	r3, [r0, #20]
 80101a4:	f100 0310 	addne.w	r3, r0, #16
 80101a8:	f100 0318 	addeq.w	r3, r0, #24
 80101ac:	e7e9      	b.n	8010182 <_calloc_r+0x22>
 80101ae:	2100      	movs	r1, #0
 80101b0:	f7ff f93c 	bl	800f42c <memset>
 80101b4:	4620      	mov	r0, r4
 80101b6:	bd10      	pop	{r4, pc}
 80101b8:	f100 0308 	add.w	r3, r0, #8
 80101bc:	e7e1      	b.n	8010182 <_calloc_r+0x22>
 80101be:	bf00      	nop

080101c0 <_close_r>:
 80101c0:	b538      	push	{r3, r4, r5, lr}
 80101c2:	4c07      	ldr	r4, [pc, #28]	; (80101e0 <_close_r+0x20>)
 80101c4:	2300      	movs	r3, #0
 80101c6:	4605      	mov	r5, r0
 80101c8:	4608      	mov	r0, r1
 80101ca:	6023      	str	r3, [r4, #0]
 80101cc:	f000 f990 	bl	80104f0 <_close>
 80101d0:	1c43      	adds	r3, r0, #1
 80101d2:	d000      	beq.n	80101d6 <_close_r+0x16>
 80101d4:	bd38      	pop	{r3, r4, r5, pc}
 80101d6:	6823      	ldr	r3, [r4, #0]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d0fb      	beq.n	80101d4 <_close_r+0x14>
 80101dc:	602b      	str	r3, [r5, #0]
 80101de:	bd38      	pop	{r3, r4, r5, pc}
 80101e0:	20000df0 	.word	0x20000df0

080101e4 <_fclose_r>:
 80101e4:	2900      	cmp	r1, #0
 80101e6:	d03d      	beq.n	8010264 <_fclose_r+0x80>
 80101e8:	b570      	push	{r4, r5, r6, lr}
 80101ea:	4605      	mov	r5, r0
 80101ec:	460c      	mov	r4, r1
 80101ee:	b108      	cbz	r0, 80101f4 <_fclose_r+0x10>
 80101f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80101f2:	b37b      	cbz	r3, 8010254 <_fclose_r+0x70>
 80101f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101f8:	b90b      	cbnz	r3, 80101fe <_fclose_r+0x1a>
 80101fa:	2000      	movs	r0, #0
 80101fc:	bd70      	pop	{r4, r5, r6, pc}
 80101fe:	4628      	mov	r0, r5
 8010200:	4621      	mov	r1, r4
 8010202:	f7fe f931 	bl	800e468 <__sflush_r>
 8010206:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8010208:	4606      	mov	r6, r0
 801020a:	b133      	cbz	r3, 801021a <_fclose_r+0x36>
 801020c:	4628      	mov	r0, r5
 801020e:	69e1      	ldr	r1, [r4, #28]
 8010210:	4798      	blx	r3
 8010212:	2800      	cmp	r0, #0
 8010214:	bfb8      	it	lt
 8010216:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
 801021a:	89a3      	ldrh	r3, [r4, #12]
 801021c:	061b      	lsls	r3, r3, #24
 801021e:	d41c      	bmi.n	801025a <_fclose_r+0x76>
 8010220:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010222:	b141      	cbz	r1, 8010236 <_fclose_r+0x52>
 8010224:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8010228:	4299      	cmp	r1, r3
 801022a:	d002      	beq.n	8010232 <_fclose_r+0x4e>
 801022c:	4628      	mov	r0, r5
 801022e:	f7fe fab1 	bl	800e794 <_free_r>
 8010232:	2300      	movs	r3, #0
 8010234:	6323      	str	r3, [r4, #48]	; 0x30
 8010236:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8010238:	b121      	cbz	r1, 8010244 <_fclose_r+0x60>
 801023a:	4628      	mov	r0, r5
 801023c:	f7fe faaa 	bl	800e794 <_free_r>
 8010240:	2300      	movs	r3, #0
 8010242:	6463      	str	r3, [r4, #68]	; 0x44
 8010244:	f7fe fa54 	bl	800e6f0 <__sfp_lock_acquire>
 8010248:	2300      	movs	r3, #0
 801024a:	81a3      	strh	r3, [r4, #12]
 801024c:	f7fe fa52 	bl	800e6f4 <__sfp_lock_release>
 8010250:	4630      	mov	r0, r6
 8010252:	bd70      	pop	{r4, r5, r6, pc}
 8010254:	f7fe fa46 	bl	800e6e4 <__sinit>
 8010258:	e7cc      	b.n	80101f4 <_fclose_r+0x10>
 801025a:	4628      	mov	r0, r5
 801025c:	6921      	ldr	r1, [r4, #16]
 801025e:	f7fe fa99 	bl	800e794 <_free_r>
 8010262:	e7dd      	b.n	8010220 <_fclose_r+0x3c>
 8010264:	2000      	movs	r0, #0
 8010266:	4770      	bx	lr

08010268 <__fputwc>:
 8010268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801026c:	b082      	sub	sp, #8
 801026e:	4607      	mov	r7, r0
 8010270:	460e      	mov	r6, r1
 8010272:	4614      	mov	r4, r2
 8010274:	f7fe fd20 	bl	800ecb8 <__locale_mb_cur_max>
 8010278:	2801      	cmp	r0, #1
 801027a:	d041      	beq.n	8010300 <__fputwc+0x98>
 801027c:	4638      	mov	r0, r7
 801027e:	a901      	add	r1, sp, #4
 8010280:	4632      	mov	r2, r6
 8010282:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8010286:	f000 f8fb 	bl	8010480 <_wcrtomb_r>
 801028a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801028e:	4680      	mov	r8, r0
 8010290:	d02f      	beq.n	80102f2 <__fputwc+0x8a>
 8010292:	2800      	cmp	r0, #0
 8010294:	d03c      	beq.n	8010310 <__fputwc+0xa8>
 8010296:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801029a:	2500      	movs	r5, #0
 801029c:	e009      	b.n	80102b2 <__fputwc+0x4a>
 801029e:	6823      	ldr	r3, [r4, #0]
 80102a0:	7019      	strb	r1, [r3, #0]
 80102a2:	6823      	ldr	r3, [r4, #0]
 80102a4:	3301      	adds	r3, #1
 80102a6:	6023      	str	r3, [r4, #0]
 80102a8:	3501      	adds	r5, #1
 80102aa:	45a8      	cmp	r8, r5
 80102ac:	d930      	bls.n	8010310 <__fputwc+0xa8>
 80102ae:	ab01      	add	r3, sp, #4
 80102b0:	5d59      	ldrb	r1, [r3, r5]
 80102b2:	68a3      	ldr	r3, [r4, #8]
 80102b4:	3b01      	subs	r3, #1
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	60a3      	str	r3, [r4, #8]
 80102ba:	daf0      	bge.n	801029e <__fputwc+0x36>
 80102bc:	69a2      	ldr	r2, [r4, #24]
 80102be:	4293      	cmp	r3, r2
 80102c0:	db07      	blt.n	80102d2 <__fputwc+0x6a>
 80102c2:	6823      	ldr	r3, [r4, #0]
 80102c4:	7019      	strb	r1, [r3, #0]
 80102c6:	6823      	ldr	r3, [r4, #0]
 80102c8:	7819      	ldrb	r1, [r3, #0]
 80102ca:	290a      	cmp	r1, #10
 80102cc:	f103 0301 	add.w	r3, r3, #1
 80102d0:	d1e9      	bne.n	80102a6 <__fputwc+0x3e>
 80102d2:	4638      	mov	r0, r7
 80102d4:	4622      	mov	r2, r4
 80102d6:	f000 f87f 	bl	80103d8 <__swbuf_r>
 80102da:	f1a0 30ff 	sub.w	r0, r0, #4294967295	; 0xffffffff
 80102de:	fab0 f080 	clz	r0, r0
 80102e2:	0940      	lsrs	r0, r0, #5
 80102e4:	2800      	cmp	r0, #0
 80102e6:	d0df      	beq.n	80102a8 <__fputwc+0x40>
 80102e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80102ec:	b002      	add	sp, #8
 80102ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102f2:	89a3      	ldrh	r3, [r4, #12]
 80102f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80102f8:	81a3      	strh	r3, [r4, #12]
 80102fa:	b002      	add	sp, #8
 80102fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010300:	1e73      	subs	r3, r6, #1
 8010302:	2bfe      	cmp	r3, #254	; 0xfe
 8010304:	d8ba      	bhi.n	801027c <__fputwc+0x14>
 8010306:	b2f1      	uxtb	r1, r6
 8010308:	4680      	mov	r8, r0
 801030a:	f88d 1004 	strb.w	r1, [sp, #4]
 801030e:	e7c4      	b.n	801029a <__fputwc+0x32>
 8010310:	4630      	mov	r0, r6
 8010312:	b002      	add	sp, #8
 8010314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010318 <_fputwc_r>:
 8010318:	8993      	ldrh	r3, [r2, #12]
 801031a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 801031e:	d10b      	bne.n	8010338 <_fputwc_r+0x20>
 8010320:	b410      	push	{r4}
 8010322:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8010324:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8010328:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 801032c:	6654      	str	r4, [r2, #100]	; 0x64
 801032e:	8193      	strh	r3, [r2, #12]
 8010330:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010334:	f7ff bf98 	b.w	8010268 <__fputwc>
 8010338:	f7ff bf96 	b.w	8010268 <__fputwc>

0801033c <_fstat_r>:
 801033c:	b538      	push	{r3, r4, r5, lr}
 801033e:	4c08      	ldr	r4, [pc, #32]	; (8010360 <_fstat_r+0x24>)
 8010340:	2300      	movs	r3, #0
 8010342:	4605      	mov	r5, r0
 8010344:	4608      	mov	r0, r1
 8010346:	4611      	mov	r1, r2
 8010348:	6023      	str	r3, [r4, #0]
 801034a:	f000 f8d9 	bl	8010500 <_fstat>
 801034e:	1c43      	adds	r3, r0, #1
 8010350:	d000      	beq.n	8010354 <_fstat_r+0x18>
 8010352:	bd38      	pop	{r3, r4, r5, pc}
 8010354:	6823      	ldr	r3, [r4, #0]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d0fb      	beq.n	8010352 <_fstat_r+0x16>
 801035a:	602b      	str	r3, [r5, #0]
 801035c:	bd38      	pop	{r3, r4, r5, pc}
 801035e:	bf00      	nop
 8010360:	20000df0 	.word	0x20000df0

08010364 <_isatty_r>:
 8010364:	b538      	push	{r3, r4, r5, lr}
 8010366:	4c07      	ldr	r4, [pc, #28]	; (8010384 <_isatty_r+0x20>)
 8010368:	2300      	movs	r3, #0
 801036a:	4605      	mov	r5, r0
 801036c:	4608      	mov	r0, r1
 801036e:	6023      	str	r3, [r4, #0]
 8010370:	f000 f8ce 	bl	8010510 <_isatty>
 8010374:	1c43      	adds	r3, r0, #1
 8010376:	d000      	beq.n	801037a <_isatty_r+0x16>
 8010378:	bd38      	pop	{r3, r4, r5, pc}
 801037a:	6823      	ldr	r3, [r4, #0]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d0fb      	beq.n	8010378 <_isatty_r+0x14>
 8010380:	602b      	str	r3, [r5, #0]
 8010382:	bd38      	pop	{r3, r4, r5, pc}
 8010384:	20000df0 	.word	0x20000df0

08010388 <_lseek_r>:
 8010388:	b570      	push	{r4, r5, r6, lr}
 801038a:	4c08      	ldr	r4, [pc, #32]	; (80103ac <_lseek_r+0x24>)
 801038c:	4606      	mov	r6, r0
 801038e:	2500      	movs	r5, #0
 8010390:	4608      	mov	r0, r1
 8010392:	4611      	mov	r1, r2
 8010394:	461a      	mov	r2, r3
 8010396:	6025      	str	r5, [r4, #0]
 8010398:	f000 f8c2 	bl	8010520 <_lseek>
 801039c:	1c43      	adds	r3, r0, #1
 801039e:	d000      	beq.n	80103a2 <_lseek_r+0x1a>
 80103a0:	bd70      	pop	{r4, r5, r6, pc}
 80103a2:	6823      	ldr	r3, [r4, #0]
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d0fb      	beq.n	80103a0 <_lseek_r+0x18>
 80103a8:	6033      	str	r3, [r6, #0]
 80103aa:	bd70      	pop	{r4, r5, r6, pc}
 80103ac:	20000df0 	.word	0x20000df0

080103b0 <_read_r>:
 80103b0:	b570      	push	{r4, r5, r6, lr}
 80103b2:	4c08      	ldr	r4, [pc, #32]	; (80103d4 <_read_r+0x24>)
 80103b4:	4606      	mov	r6, r0
 80103b6:	2500      	movs	r5, #0
 80103b8:	4608      	mov	r0, r1
 80103ba:	4611      	mov	r1, r2
 80103bc:	461a      	mov	r2, r3
 80103be:	6025      	str	r5, [r4, #0]
 80103c0:	f7f1 fb84 	bl	8001acc <_read>
 80103c4:	1c43      	adds	r3, r0, #1
 80103c6:	d000      	beq.n	80103ca <_read_r+0x1a>
 80103c8:	bd70      	pop	{r4, r5, r6, pc}
 80103ca:	6823      	ldr	r3, [r4, #0]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d0fb      	beq.n	80103c8 <_read_r+0x18>
 80103d0:	6033      	str	r3, [r6, #0]
 80103d2:	bd70      	pop	{r4, r5, r6, pc}
 80103d4:	20000df0 	.word	0x20000df0

080103d8 <__swbuf_r>:
 80103d8:	b570      	push	{r4, r5, r6, lr}
 80103da:	460d      	mov	r5, r1
 80103dc:	4614      	mov	r4, r2
 80103de:	4606      	mov	r6, r0
 80103e0:	b110      	cbz	r0, 80103e8 <__swbuf_r+0x10>
 80103e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d048      	beq.n	801047a <__swbuf_r+0xa2>
 80103e8:	89a2      	ldrh	r2, [r4, #12]
 80103ea:	69a3      	ldr	r3, [r4, #24]
 80103ec:	60a3      	str	r3, [r4, #8]
 80103ee:	b291      	uxth	r1, r2
 80103f0:	0708      	lsls	r0, r1, #28
 80103f2:	d538      	bpl.n	8010466 <__swbuf_r+0x8e>
 80103f4:	6923      	ldr	r3, [r4, #16]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d035      	beq.n	8010466 <__swbuf_r+0x8e>
 80103fa:	0489      	lsls	r1, r1, #18
 80103fc:	b2ed      	uxtb	r5, r5
 80103fe:	d515      	bpl.n	801042c <__swbuf_r+0x54>
 8010400:	6822      	ldr	r2, [r4, #0]
 8010402:	6961      	ldr	r1, [r4, #20]
 8010404:	1ad3      	subs	r3, r2, r3
 8010406:	428b      	cmp	r3, r1
 8010408:	da1c      	bge.n	8010444 <__swbuf_r+0x6c>
 801040a:	3301      	adds	r3, #1
 801040c:	68a1      	ldr	r1, [r4, #8]
 801040e:	1c50      	adds	r0, r2, #1
 8010410:	3901      	subs	r1, #1
 8010412:	60a1      	str	r1, [r4, #8]
 8010414:	6020      	str	r0, [r4, #0]
 8010416:	7015      	strb	r5, [r2, #0]
 8010418:	6962      	ldr	r2, [r4, #20]
 801041a:	429a      	cmp	r2, r3
 801041c:	d01a      	beq.n	8010454 <__swbuf_r+0x7c>
 801041e:	89a3      	ldrh	r3, [r4, #12]
 8010420:	07db      	lsls	r3, r3, #31
 8010422:	d501      	bpl.n	8010428 <__swbuf_r+0x50>
 8010424:	2d0a      	cmp	r5, #10
 8010426:	d015      	beq.n	8010454 <__swbuf_r+0x7c>
 8010428:	4628      	mov	r0, r5
 801042a:	bd70      	pop	{r4, r5, r6, pc}
 801042c:	6e61      	ldr	r1, [r4, #100]	; 0x64
 801042e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010432:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8010436:	81a2      	strh	r2, [r4, #12]
 8010438:	6822      	ldr	r2, [r4, #0]
 801043a:	6661      	str	r1, [r4, #100]	; 0x64
 801043c:	6961      	ldr	r1, [r4, #20]
 801043e:	1ad3      	subs	r3, r2, r3
 8010440:	428b      	cmp	r3, r1
 8010442:	dbe2      	blt.n	801040a <__swbuf_r+0x32>
 8010444:	4630      	mov	r0, r6
 8010446:	4621      	mov	r1, r4
 8010448:	f7fe f8b8 	bl	800e5bc <_fflush_r>
 801044c:	b940      	cbnz	r0, 8010460 <__swbuf_r+0x88>
 801044e:	6822      	ldr	r2, [r4, #0]
 8010450:	2301      	movs	r3, #1
 8010452:	e7db      	b.n	801040c <__swbuf_r+0x34>
 8010454:	4630      	mov	r0, r6
 8010456:	4621      	mov	r1, r4
 8010458:	f7fe f8b0 	bl	800e5bc <_fflush_r>
 801045c:	2800      	cmp	r0, #0
 801045e:	d0e3      	beq.n	8010428 <__swbuf_r+0x50>
 8010460:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010464:	bd70      	pop	{r4, r5, r6, pc}
 8010466:	4630      	mov	r0, r6
 8010468:	4621      	mov	r1, r4
 801046a:	f7fc ffb7 	bl	800d3dc <__swsetup_r>
 801046e:	2800      	cmp	r0, #0
 8010470:	d1f6      	bne.n	8010460 <__swbuf_r+0x88>
 8010472:	89a2      	ldrh	r2, [r4, #12]
 8010474:	6923      	ldr	r3, [r4, #16]
 8010476:	b291      	uxth	r1, r2
 8010478:	e7bf      	b.n	80103fa <__swbuf_r+0x22>
 801047a:	f7fe f933 	bl	800e6e4 <__sinit>
 801047e:	e7b3      	b.n	80103e8 <__swbuf_r+0x10>

08010480 <_wcrtomb_r>:
 8010480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010484:	4605      	mov	r5, r0
 8010486:	b086      	sub	sp, #24
 8010488:	461e      	mov	r6, r3
 801048a:	460c      	mov	r4, r1
 801048c:	b1a1      	cbz	r1, 80104b8 <_wcrtomb_r+0x38>
 801048e:	4b10      	ldr	r3, [pc, #64]	; (80104d0 <_wcrtomb_r+0x50>)
 8010490:	4617      	mov	r7, r2
 8010492:	f8d3 8000 	ldr.w	r8, [r3]
 8010496:	f7fe fc0b 	bl	800ecb0 <__locale_charset>
 801049a:	9600      	str	r6, [sp, #0]
 801049c:	4603      	mov	r3, r0
 801049e:	4621      	mov	r1, r4
 80104a0:	463a      	mov	r2, r7
 80104a2:	4628      	mov	r0, r5
 80104a4:	47c0      	blx	r8
 80104a6:	1c43      	adds	r3, r0, #1
 80104a8:	d103      	bne.n	80104b2 <_wcrtomb_r+0x32>
 80104aa:	2200      	movs	r2, #0
 80104ac:	238a      	movs	r3, #138	; 0x8a
 80104ae:	6032      	str	r2, [r6, #0]
 80104b0:	602b      	str	r3, [r5, #0]
 80104b2:	b006      	add	sp, #24
 80104b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104b8:	4b05      	ldr	r3, [pc, #20]	; (80104d0 <_wcrtomb_r+0x50>)
 80104ba:	681f      	ldr	r7, [r3, #0]
 80104bc:	f7fe fbf8 	bl	800ecb0 <__locale_charset>
 80104c0:	9600      	str	r6, [sp, #0]
 80104c2:	4603      	mov	r3, r0
 80104c4:	4622      	mov	r2, r4
 80104c6:	4628      	mov	r0, r5
 80104c8:	a903      	add	r1, sp, #12
 80104ca:	47b8      	blx	r7
 80104cc:	e7eb      	b.n	80104a6 <_wcrtomb_r+0x26>
 80104ce:	bf00      	nop
 80104d0:	20000908 	.word	0x20000908

080104d4 <__ascii_wctomb>:
 80104d4:	b121      	cbz	r1, 80104e0 <__ascii_wctomb+0xc>
 80104d6:	2aff      	cmp	r2, #255	; 0xff
 80104d8:	d804      	bhi.n	80104e4 <__ascii_wctomb+0x10>
 80104da:	700a      	strb	r2, [r1, #0]
 80104dc:	2001      	movs	r0, #1
 80104de:	4770      	bx	lr
 80104e0:	4608      	mov	r0, r1
 80104e2:	4770      	bx	lr
 80104e4:	238a      	movs	r3, #138	; 0x8a
 80104e6:	6003      	str	r3, [r0, #0]
 80104e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80104ec:	4770      	bx	lr
 80104ee:	bf00      	nop

080104f0 <_close>:
 80104f0:	4b02      	ldr	r3, [pc, #8]	; (80104fc <_close+0xc>)
 80104f2:	2258      	movs	r2, #88	; 0x58
 80104f4:	601a      	str	r2, [r3, #0]
 80104f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80104fa:	4770      	bx	lr
 80104fc:	20000df0 	.word	0x20000df0

08010500 <_fstat>:
 8010500:	4b02      	ldr	r3, [pc, #8]	; (801050c <_fstat+0xc>)
 8010502:	2258      	movs	r2, #88	; 0x58
 8010504:	601a      	str	r2, [r3, #0]
 8010506:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801050a:	4770      	bx	lr
 801050c:	20000df0 	.word	0x20000df0

08010510 <_isatty>:
 8010510:	4b02      	ldr	r3, [pc, #8]	; (801051c <_isatty+0xc>)
 8010512:	2258      	movs	r2, #88	; 0x58
 8010514:	601a      	str	r2, [r3, #0]
 8010516:	2000      	movs	r0, #0
 8010518:	4770      	bx	lr
 801051a:	bf00      	nop
 801051c:	20000df0 	.word	0x20000df0

08010520 <_lseek>:
 8010520:	4b02      	ldr	r3, [pc, #8]	; (801052c <_lseek+0xc>)
 8010522:	2258      	movs	r2, #88	; 0x58
 8010524:	601a      	str	r2, [r3, #0]
 8010526:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801052a:	4770      	bx	lr
 801052c:	20000df0 	.word	0x20000df0

08010530 <_sbrk>:
 8010530:	4a04      	ldr	r2, [pc, #16]	; (8010544 <_sbrk+0x14>)
 8010532:	4905      	ldr	r1, [pc, #20]	; (8010548 <_sbrk+0x18>)
 8010534:	6813      	ldr	r3, [r2, #0]
 8010536:	2b00      	cmp	r3, #0
 8010538:	bf08      	it	eq
 801053a:	460b      	moveq	r3, r1
 801053c:	4418      	add	r0, r3
 801053e:	6010      	str	r0, [r2, #0]
 8010540:	4618      	mov	r0, r3
 8010542:	4770      	bx	lr
 8010544:	20000d90 	.word	0x20000d90
 8010548:	20000df4 	.word	0x20000df4
