// Seed: 1796072634
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5
);
  wire id_7;
  supply1 id_8;
  initial id_8 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    output wire id_5,
    output supply0 id_6
);
  module_0(
      id_0, id_0, id_0, id_0, id_0, id_0
  );
  tri1 id_8 = 1;
endmodule
module module_2 (
    output wire id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    input wand id_5,
    input supply0 id_6,
    output wire id_7
);
  assign id_0 = 1;
  module_0(
      id_2, id_5, id_5, id_1, id_6, id_4
  );
endmodule
