'timescale 1ns/1ps

module clock(input clk_i, output clk_out);

	wire clk_i;
	reg clk_out;

	always @ (posedge clk_in)
		begin 
			clk_out <= ! clk_out;
		end
endmoule