<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element reg32_avalon_interface_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEBA6U23I7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="avalon_slave_0"
   internal="reg32_avalon_interface_0.avalon_slave_0"
   type="avalon"
   dir="end">
  <port name="writedata" internal="writedata" />
  <port name="readdata" internal="readdata" />
  <port name="write" internal="write" />
  <port name="read" internal="read" />
  <port name="byteenable" internal="byteenable" />
  <port name="chipselect" internal="chipselect" />
 </interface>
 <interface
   name="clock_reset"
   internal="reg32_avalon_interface_0.clock_reset"
   type="reset"
   dir="end">
  <port name="resetn" internal="resetn" />
 </interface>
 <interface
   name="clock_sink"
   internal="reg32_avalon_interface_0.clock_sink"
   type="clock"
   dir="end">
  <port name="clock" internal="clock" />
 </interface>
 <interface
   name="conduit_end"
   internal="reg32_avalon_interface_0.conduit_end"
   type="conduit"
   dir="end">
  <port name="Q_export" internal="Q_export" />
 </interface>
 <module
   name="reg32_avalon_interface_0"
   kind="reg32_avalon_interface"
   version="1.0"
   enabled="1"
   autoexport="1" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
