Timing Analyzer report for lab11step4
Thu Dec 02 07:55:21 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'
 13. Slow 1200mV 85C Model Setup: 'Board'
 14. Slow 1200mV 85C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'
 15. Slow 1200mV 85C Model Setup: 'lab11step3:inst3|inst'
 16. Slow 1200mV 85C Model Setup: 'Manual'
 17. Slow 1200mV 85C Model Hold: 'Board'
 18. Slow 1200mV 85C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'
 19. Slow 1200mV 85C Model Hold: 'lab11step3:inst3|inst'
 20. Slow 1200mV 85C Model Hold: 'Manual'
 21. Slow 1200mV 85C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'
 30. Slow 1200mV 0C Model Setup: 'Board'
 31. Slow 1200mV 0C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'
 32. Slow 1200mV 0C Model Setup: 'lab11step3:inst3|inst'
 33. Slow 1200mV 0C Model Setup: 'Manual'
 34. Slow 1200mV 0C Model Hold: 'Board'
 35. Slow 1200mV 0C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'
 36. Slow 1200mV 0C Model Hold: 'lab11step3:inst3|inst'
 37. Slow 1200mV 0C Model Hold: 'Manual'
 38. Slow 1200mV 0C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'Board'
 46. Fast 1200mV 0C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'
 47. Fast 1200mV 0C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'
 48. Fast 1200mV 0C Model Setup: 'lab11step3:inst3|inst'
 49. Fast 1200mV 0C Model Setup: 'Manual'
 50. Fast 1200mV 0C Model Hold: 'Board'
 51. Fast 1200mV 0C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'
 52. Fast 1200mV 0C Model Hold: 'lab11step3:inst3|inst'
 53. Fast 1200mV 0C Model Hold: 'Manual'
 54. Fast 1200mV 0C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Input Ports
 69. Unconstrained Output Ports
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; lab11step4                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Board                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Board }                                            ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step3:inst3|clock_divider_1024:inst2|inst10 } ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step3:inst3|clock_divider_1024:inst3|inst10 } ;
; lab11step3:inst3|inst                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step3:inst3|inst }                            ;
; Manual                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Manual }                                           ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                               ;
+-------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+-------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 303.95 MHz  ; 303.95 MHz      ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ;                                                               ;
; 304.41 MHz  ; 250.0 MHz       ; Board                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1063.83 MHz ; 437.64 MHz      ; lab11step3:inst3|inst                            ; limit due to minimum period restriction (tmin)                ;
; 1209.19 MHz ; 250.0 MHz       ; Manual                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -2.290 ; -7.041        ;
; Board                                            ; -2.285 ; -6.622        ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -0.898 ; -0.898        ;
; lab11step3:inst3|inst                            ; 0.060  ; 0.000         ;
; Manual                                           ; 0.173  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; Board                                            ; 0.402 ; 0.000         ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.402 ; 0.000         ;
; lab11step3:inst3|inst                            ; 0.405 ; 0.000         ;
; Manual                                           ; 0.430 ; 0.000         ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 0.973 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Board                                            ; -3.000 ; -15.850       ;
; Manual                                           ; -3.000 ; -5.570        ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -1.285 ; -12.850       ;
; lab11step3:inst3|inst                            ; -1.285 ; -2.570        ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -1.285 ; -1.285        ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'                                                                                                                                                                             ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.290 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 3.207      ;
; -2.279 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 3.196      ;
; -2.149 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 3.066      ;
; -2.013 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 2.930      ;
; -2.011 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 2.928      ;
; -1.904 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 2.821      ;
; -1.777 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 2.694      ;
; -1.515 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 2.432      ;
; -1.504 ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 2.421      ;
; -1.227 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.500        ; 2.855      ; 4.822      ;
; -0.941 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.858      ;
; -0.941 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.858      ;
; -0.930 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.847      ;
; -0.930 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.847      ;
; -0.800 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.717      ;
; -0.800 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.717      ;
; -0.664 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.581      ;
; -0.664 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.581      ;
; -0.662 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.579      ;
; -0.662 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.579      ;
; -0.626 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; 2.855      ; 4.721      ;
; -0.568 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.485      ;
; -0.566 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.483      ;
; -0.566 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.483      ;
; -0.557 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.474      ;
; -0.555 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.472      ;
; -0.555 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.472      ;
; -0.555 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.472      ;
; -0.555 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.472      ;
; -0.555 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.472      ;
; -0.542 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.459      ;
; -0.428 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.345      ;
; -0.428 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.345      ;
; -0.427 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.344      ;
; -0.425 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.342      ;
; -0.425 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.342      ;
; -0.352 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.269      ;
; -0.289 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.206      ;
; -0.287 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.204      ;
; -0.287 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.204      ;
; -0.277 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.194      ;
; -0.184 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.101      ;
; -0.184 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.101      ;
; -0.170 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.087      ;
; -0.168 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 1.085      ;
; -0.074 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.991      ;
; -0.072 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.989      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Board'                                                                                                                                                                                   ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.285 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.081     ; 3.202      ;
; -2.283 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.081     ; 3.200      ;
; -2.146 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.081     ; 3.063      ;
; -2.006 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.081     ; 2.923      ;
; -1.908 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.081     ; 2.825      ;
; -1.864 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.081     ; 2.781      ;
; -1.770 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.081     ; 2.687      ;
; -1.664 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.081     ; 2.581      ;
; -1.504 ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.081     ; 2.421      ;
; -1.451 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; 0.500        ; 2.968      ; 5.139      ;
; -1.025 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; 1.000        ; 2.968      ; 5.213      ;
; -0.942 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.859      ;
; -0.940 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.857      ;
; -0.811 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.728      ;
; -0.803 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.720      ;
; -0.663 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.580      ;
; -0.658 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.575      ;
; -0.579 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.496      ;
; -0.577 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.494      ;
; -0.577 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.494      ;
; -0.577 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.494      ;
; -0.576 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.493      ;
; -0.575 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.492      ;
; -0.575 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.492      ;
; -0.574 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.491      ;
; -0.565 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.482      ;
; -0.521 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.438      ;
; -0.517 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.434      ;
; -0.514 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.431      ;
; -0.440 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.357      ;
; -0.438 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.355      ;
; -0.438 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.355      ;
; -0.437 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.354      ;
; -0.427 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.344      ;
; -0.339 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.256      ;
; -0.338 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.255      ;
; -0.300 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.217      ;
; -0.298 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.215      ;
; -0.298 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.215      ;
; -0.297 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.214      ;
; -0.200 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.117      ;
; -0.196 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.113      ;
; -0.185 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.102      ;
; -0.148 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 1.065      ;
; 0.085  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.832      ;
; 0.086  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.831      ;
; 0.087  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.830      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'                                                                       ;
+--------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node               ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.898 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.861      ; 2.257      ;
; -0.323 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.861      ; 2.182      ;
+--------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step3:inst3|inst'                                                                                                           ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.060 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 1.000        ; -0.078     ; 0.860      ;
; 0.155 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst1|3 ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 1.000        ; -0.078     ; 0.765      ;
; 0.155 ; lab11step2:inst1|dff2:inst|3  ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 1.000        ; -0.078     ; 0.765      ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Manual'                                                                                                     ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 1.000        ; -0.024     ; 0.821      ;
; 0.210 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst1|3 ; Manual       ; Manual      ; 1.000        ; -0.043     ; 0.765      ;
; 0.210 ; lab11step2:inst|dff2:inst|3  ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 1.000        ; -0.043     ; 0.765      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Board'                                                                                                                                                                                   ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.674      ;
; 0.441 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.708      ;
; 0.442 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.710      ;
; 0.655 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.922      ;
; 0.660 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.927      ;
; 0.664 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.931      ;
; 0.678 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 0.945      ;
; 0.814 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.081      ;
; 0.816 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.083      ;
; 0.816 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.083      ;
; 0.817 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.084      ;
; 0.829 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.096      ;
; 0.831 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.098      ;
; 0.907 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.174      ;
; 0.917 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.184      ;
; 0.919 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.186      ;
; 0.919 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.186      ;
; 0.920 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.187      ;
; 0.991 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.258      ;
; 1.008 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.275      ;
; 1.023 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.290      ;
; 1.025 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.292      ;
; 1.025 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.292      ;
; 1.026 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.293      ;
; 1.028 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.295      ;
; 1.030 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.297      ;
; 1.030 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.297      ;
; 1.031 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.298      ;
; 1.032 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.299      ;
; 1.034 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.301      ;
; 1.170 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.437      ;
; 1.172 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.439      ;
; 1.273 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.540      ;
; 1.289 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.556      ;
; 1.352 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; 0.000        ; 3.081      ; 4.881      ;
; 1.379 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.646      ;
; 1.384 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.081      ; 1.651      ;
; 1.792 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; -0.500       ; 3.081      ; 4.821      ;
; 1.856 ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.081      ; 2.123      ;
; 2.032 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.081      ; 2.299      ;
; 2.088 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.081      ; 2.355      ;
; 2.172 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.081      ; 2.439      ;
; 2.189 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.081      ; 2.456      ;
; 2.351 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.081      ; 2.618      ;
; 2.454 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.081      ; 2.721      ;
; 2.560 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.081      ; 2.827      ;
; 2.565 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.081      ; 2.832      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'                                                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.623 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.890      ;
; 0.624 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.891      ;
; 0.642 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.909      ;
; 0.646 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.913      ;
; 0.652 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.919      ;
; 0.652 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 0.919      ;
; 0.808 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.075      ;
; 0.809 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.076      ;
; 0.810 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.077      ;
; 0.841 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.108      ;
; 0.844 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.111      ;
; 0.909 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.176      ;
; 0.910 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.177      ;
; 0.910 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.177      ;
; 0.910 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.177      ;
; 0.911 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.178      ;
; 0.977 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 2.994      ; 4.399      ;
; 1.001 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.268      ;
; 1.001 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.268      ;
; 1.017 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.284      ;
; 1.018 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.285      ;
; 1.019 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.286      ;
; 1.020 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.287      ;
; 1.021 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.288      ;
; 1.022 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.289      ;
; 1.066 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.333      ;
; 1.077 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.344      ;
; 1.158 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.425      ;
; 1.158 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.425      ;
; 1.169 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.436      ;
; 1.169 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.436      ;
; 1.270 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.537      ;
; 1.270 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.537      ;
; 1.378 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.645      ;
; 1.378 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.645      ;
; 1.381 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.648      ;
; 1.381 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 1.648      ;
; 1.596 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -0.500       ; 2.994      ; 4.518      ;
; 1.854 ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 2.121      ;
; 1.860 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 2.127      ;
; 2.086 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 2.353      ;
; 2.177 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 2.444      ;
; 2.334 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 2.601      ;
; 2.345 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 2.612      ;
; 2.446 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 2.713      ;
; 2.554 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 2.821      ;
; 2.557 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.081      ; 2.824      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step3:inst3|inst'                                                                                                            ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.405 ; lab11step2:inst1|dff2:inst|3  ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst1|3 ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 0.000        ; 0.078      ; 0.674      ;
; 0.460 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 0.000        ; 0.078      ; 0.724      ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Manual'                                                                                                      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 0.000        ; 0.093      ; 0.709      ;
; 0.440 ; lab11step2:inst|dff2:inst|3  ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst1|3 ; Manual       ; Manual      ; 0.000        ; 0.043      ; 0.674      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'                                                                       ;
+-------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node               ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.973 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.917      ; 2.096      ;
; 1.543 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.917      ; 2.166      ;
+-------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                ;
+-------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+-------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 332.23 MHz  ; 332.23 MHz      ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ;                                                               ;
; 333.33 MHz  ; 250.0 MHz       ; Board                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1177.86 MHz ; 437.64 MHz      ; lab11step3:inst3|inst                            ; limit due to minimum period restriction (tmin)                ;
; 1342.28 MHz ; 250.0 MHz       ; Manual                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -2.010 ; -5.595        ;
; Board                                            ; -2.000 ; -5.228        ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -0.763 ; -0.763        ;
; lab11step3:inst3|inst                            ; 0.151  ; 0.000         ;
; Manual                                           ; 0.255  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; Board                                            ; 0.354 ; 0.000         ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.354 ; 0.000         ;
; lab11step3:inst3|inst                            ; 0.355 ; 0.000         ;
; Manual                                           ; 0.385 ; 0.000         ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 0.950 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Board                                            ; -3.000 ; -15.850       ;
; Manual                                           ; -3.000 ; -5.570        ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -1.285 ; -12.850       ;
; lab11step3:inst3|inst                            ; -1.285 ; -2.570        ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -1.285 ; -1.285        ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.010 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 2.937      ;
; -1.999 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 2.926      ;
; -1.889 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 2.816      ;
; -1.762 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 2.689      ;
; -1.754 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 2.681      ;
; -1.665 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 2.592      ;
; -1.554 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 2.481      ;
; -1.314 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 2.241      ;
; -1.304 ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 2.231      ;
; -1.069 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.500        ; 2.571      ; 4.362      ;
; -0.747 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.674      ;
; -0.747 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.674      ;
; -0.736 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.663      ;
; -0.736 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.663      ;
; -0.626 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.553      ;
; -0.626 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.553      ;
; -0.618 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; 2.571      ; 4.411      ;
; -0.499 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.426      ;
; -0.499 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.426      ;
; -0.491 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.418      ;
; -0.491 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.418      ;
; -0.433 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.360      ;
; -0.424 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.351      ;
; -0.412 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.339      ;
; -0.411 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.338      ;
; -0.411 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.338      ;
; -0.402 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.329      ;
; -0.402 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.329      ;
; -0.401 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.328      ;
; -0.400 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.327      ;
; -0.400 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.327      ;
; -0.291 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.218      ;
; -0.291 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.218      ;
; -0.291 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.218      ;
; -0.290 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.217      ;
; -0.290 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.217      ;
; -0.214 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.141      ;
; -0.169 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.096      ;
; -0.164 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.091      ;
; -0.163 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.090      ;
; -0.163 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 1.090      ;
; -0.068 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.995      ;
; -0.068 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.995      ;
; -0.054 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.981      ;
; -0.052 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.979      ;
; 0.032  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.895      ;
; 0.034  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.893      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Board'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.000 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.072     ; 2.927      ;
; -1.997 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.072     ; 2.924      ;
; -1.881 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.072     ; 2.808      ;
; -1.752 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.072     ; 2.679      ;
; -1.663 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.072     ; 2.590      ;
; -1.621 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.072     ; 2.548      ;
; -1.541 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.072     ; 2.468      ;
; -1.439 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.072     ; 2.366      ;
; -1.298 ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.072     ; 2.225      ;
; -1.242 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; 0.500        ; 2.697      ; 4.641      ;
; -0.978 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; 1.000        ; 2.697      ; 4.877      ;
; -0.748 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.675      ;
; -0.745 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.672      ;
; -0.631 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.558      ;
; -0.629 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.556      ;
; -0.505 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.432      ;
; -0.500 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.427      ;
; -0.422 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.349      ;
; -0.420 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.347      ;
; -0.420 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.347      ;
; -0.419 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.346      ;
; -0.419 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.346      ;
; -0.417 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.344      ;
; -0.417 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.344      ;
; -0.416 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.343      ;
; -0.411 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.338      ;
; -0.389 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.316      ;
; -0.371 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.298      ;
; -0.369 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.296      ;
; -0.303 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.230      ;
; -0.301 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.228      ;
; -0.301 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.228      ;
; -0.300 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.227      ;
; -0.289 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.216      ;
; -0.200 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.127      ;
; -0.199 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.126      ;
; -0.174 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.101      ;
; -0.172 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.099      ;
; -0.172 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.099      ;
; -0.171 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.098      ;
; -0.083 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.010      ;
; -0.078 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 1.005      ;
; -0.066 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.993      ;
; -0.036 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.963      ;
; 0.172  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.755      ;
; 0.174  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.753      ;
; 0.175  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.752      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'                                                                        ;
+--------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node               ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.763 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.788      ; 2.050      ;
; -0.272 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.788      ; 2.059      ;
+--------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step3:inst3|inst'                                                                                                            ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.151 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 1.000        ; -0.071     ; 0.777      ;
; 0.245 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst1|3 ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 1.000        ; -0.071     ; 0.683      ;
; 0.245 ; lab11step2:inst1|dff2:inst|3  ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 1.000        ; -0.071     ; 0.683      ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Manual'                                                                                                      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.255 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 1.000        ; -0.019     ; 0.745      ;
; 0.297 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst1|3 ; Manual       ; Manual      ; 1.000        ; -0.039     ; 0.683      ;
; 0.297 ; lab11step2:inst|dff2:inst|3  ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 1.000        ; -0.039     ; 0.683      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Board'                                                                                                                                                                                    ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.608      ;
; 0.399 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.644      ;
; 0.599 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.842      ;
; 0.604 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.847      ;
; 0.608 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.851      ;
; 0.623 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.866      ;
; 0.745 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.988      ;
; 0.746 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.989      ;
; 0.746 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.989      ;
; 0.748 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 0.991      ;
; 0.768 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.011      ;
; 0.770 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.013      ;
; 0.827 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.070      ;
; 0.837 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.080      ;
; 0.838 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.081      ;
; 0.838 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.081      ;
; 0.840 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.083      ;
; 0.903 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.146      ;
; 0.919 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.162      ;
; 0.929 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.172      ;
; 0.931 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.174      ;
; 0.932 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.175      ;
; 0.932 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.175      ;
; 0.934 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.177      ;
; 0.936 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.179      ;
; 0.937 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.180      ;
; 0.937 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.180      ;
; 0.939 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.182      ;
; 0.966 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.209      ;
; 1.056 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.299      ;
; 1.074 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.317      ;
; 1.166 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.409      ;
; 1.166 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.409      ;
; 1.260 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.503      ;
; 1.265 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.508      ;
; 1.300 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; 0.000        ; 2.797      ; 4.511      ;
; 1.605 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; -0.500       ; 2.797      ; 4.316      ;
; 1.680 ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.072      ; 1.923      ;
; 1.853 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.072      ; 2.096      ;
; 1.879 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.072      ; 2.122      ;
; 1.955 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.072      ; 2.198      ;
; 1.971 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.072      ; 2.214      ;
; 2.126 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.072      ; 2.369      ;
; 2.218 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.072      ; 2.461      ;
; 2.312 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.072      ; 2.555      ;
; 2.317 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.072      ; 2.560      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.578 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.821      ;
; 0.579 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.822      ;
; 0.587 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.830      ;
; 0.591 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.834      ;
; 0.598 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.841      ;
; 0.739 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.982      ;
; 0.739 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.982      ;
; 0.740 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 0.983      ;
; 0.760 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.003      ;
; 0.784 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.027      ;
; 0.830 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.073      ;
; 0.830 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.073      ;
; 0.830 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.073      ;
; 0.830 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.073      ;
; 0.831 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.074      ;
; 0.911 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.154      ;
; 0.911 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.154      ;
; 0.926 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.169      ;
; 0.926 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.169      ;
; 0.927 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.170      ;
; 0.930 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.173      ;
; 0.930 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.173      ;
; 0.931 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.174      ;
; 0.950 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 2.696      ; 4.040      ;
; 0.982 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.225      ;
; 0.990 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.233      ;
; 1.067 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.310      ;
; 1.067 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.310      ;
; 1.072 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.315      ;
; 1.163 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.406      ;
; 1.163 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.406      ;
; 1.259 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.502      ;
; 1.259 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.502      ;
; 1.263 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.506      ;
; 1.435 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -0.500       ; 2.696      ; 4.025      ;
; 1.663 ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.906      ;
; 1.667 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 1.910      ;
; 1.870 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 2.113      ;
; 1.951 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 2.194      ;
; 2.107 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 2.350      ;
; 2.112 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 2.355      ;
; 2.203 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 2.446      ;
; 2.299 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 2.542      ;
; 2.303 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.072      ; 2.546      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step3:inst3|inst'                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.355 ; lab11step2:inst1|dff2:inst|3  ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst1|3 ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 0.000        ; 0.071      ; 0.608      ;
; 0.414 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 0.000        ; 0.071      ; 0.656      ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Manual'                                                                                                       ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 0.000        ; 0.087      ; 0.643      ;
; 0.387 ; lab11step2:inst|dff2:inst|3  ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst1|3 ; Manual       ; Manual      ; 0.000        ; 0.039      ; 0.608      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'                                                                        ;
+-------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node               ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.950 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.838      ; 1.979      ;
; 1.439 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.838      ; 1.968      ;
+-------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Board                                            ; -0.644 ; -0.644        ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -0.622 ; -0.622        ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -0.558 ; -0.558        ;
; lab11step3:inst3|inst                            ; 0.544  ; 0.000         ;
; Manual                                           ; 0.612  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; Board                                            ; 0.181 ; 0.000         ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.181 ; 0.000         ;
; lab11step3:inst3|inst                            ; 0.183 ; 0.000         ;
; Manual                                           ; 0.199 ; 0.000         ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 0.427 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Board                                            ; -3.000 ; -13.620       ;
; Manual                                           ; -3.000 ; -5.192        ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -1.000 ; -10.000       ;
; lab11step3:inst3|inst                            ; -1.000 ; -2.000        ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -1.000 ; -1.000        ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Board'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.644 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.042     ; 1.589      ;
; -0.641 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.042     ; 1.586      ;
; -0.581 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; 0.500        ; 1.587      ; 2.750      ;
; -0.566 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.042     ; 1.511      ;
; -0.504 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.042     ; 1.449      ;
; -0.462 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.042     ; 1.407      ;
; -0.437 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.042     ; 1.382      ;
; -0.380 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.042     ; 1.325      ;
; -0.346 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.042     ; 1.291      ;
; -0.260 ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 1.000        ; -0.042     ; 1.205      ;
; 0.047  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.898      ;
; 0.050  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.895      ;
; 0.123  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.822      ;
; 0.125  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.820      ;
; 0.131  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; 1.000        ; 1.587      ; 2.538      ;
; 0.187  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.758      ;
; 0.212  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.733      ;
; 0.224  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.721      ;
; 0.227  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.718      ;
; 0.227  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.718      ;
; 0.228  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.717      ;
; 0.228  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.717      ;
; 0.229  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.716      ;
; 0.230  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.715      ;
; 0.231  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.714      ;
; 0.231  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.714      ;
; 0.243  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.702      ;
; 0.254  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.691      ;
; 0.277  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.668      ;
; 0.302  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.643      ;
; 0.305  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.640      ;
; 0.306  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.639      ;
; 0.306  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.639      ;
; 0.311  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.634      ;
; 0.337  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.608      ;
; 0.339  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.606      ;
; 0.364  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.581      ;
; 0.367  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.578      ;
; 0.368  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.577      ;
; 0.368  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.577      ;
; 0.406  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.539      ;
; 0.409  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.536      ;
; 0.417  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.528      ;
; 0.440  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.505      ;
; 0.553  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.392      ;
; 0.555  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.390      ;
; 0.555  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.390      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.622 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 1.567      ;
; -0.616 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 1.561      ;
; -0.543 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 1.488      ;
; -0.495 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 1.440      ;
; -0.482 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 1.427      ;
; -0.441 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.500        ; 1.490      ; 2.533      ;
; -0.432 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 1.377      ;
; -0.363 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 1.308      ;
; -0.245 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 1.190      ;
; -0.237 ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 1.182      ;
; 0.050  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.895      ;
; 0.050  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.895      ;
; 0.056  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.889      ;
; 0.056  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.889      ;
; 0.129  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.816      ;
; 0.129  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.816      ;
; 0.177  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.768      ;
; 0.177  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.768      ;
; 0.190  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.755      ;
; 0.190  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.755      ;
; 0.221  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.724      ;
; 0.230  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.715      ;
; 0.231  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.234  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.711      ;
; 0.234  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.711      ;
; 0.237  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.708      ;
; 0.240  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.705      ;
; 0.240  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.705      ;
; 0.240  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.705      ;
; 0.240  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.705      ;
; 0.299  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; 1.490      ; 2.293      ;
; 0.309  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.636      ;
; 0.309  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.636      ;
; 0.310  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.635      ;
; 0.313  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.632      ;
; 0.313  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.632      ;
; 0.327  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.618      ;
; 0.360  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.585      ;
; 0.371  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.574      ;
; 0.374  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.571      ;
; 0.374  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.571      ;
; 0.417  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.528      ;
; 0.417  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.528      ;
; 0.427  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.518      ;
; 0.428  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.517      ;
; 0.466  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.479      ;
; 0.468  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.477      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'                                                                        ;
+--------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node               ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.558 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.415      ; 1.460      ;
; 0.391  ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.415      ; 1.011      ;
+--------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step3:inst3|inst'                                                                                                            ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.544 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 1.000        ; -0.040     ; 0.403      ;
; 0.588 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst1|3 ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 1.000        ; -0.040     ; 0.359      ;
; 0.588 ; lab11step2:inst1|dff2:inst|3  ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 1.000        ; -0.040     ; 0.359      ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Manual'                                                                                                      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.612 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 1.000        ; -0.011     ; 0.384      ;
; 0.626 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst1|3 ; Manual       ; Manual      ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; lab11step2:inst|dff2:inst|3  ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 1.000        ; -0.022     ; 0.359      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Board'                                                                                                                                                                                    ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.314      ;
; 0.199 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.327      ;
; 0.300 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.426      ;
; 0.304 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.430      ;
; 0.308 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.434      ;
; 0.308 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.434      ;
; 0.366 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.492      ;
; 0.366 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.492      ;
; 0.366 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.492      ;
; 0.369 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.495      ;
; 0.373 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.499      ;
; 0.374 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.500      ;
; 0.409 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.535      ;
; 0.414 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.540      ;
; 0.414 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.540      ;
; 0.414 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.540      ;
; 0.417 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.543      ;
; 0.451 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.577      ;
; 0.455 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; 0.000        ; 1.649      ; 2.323      ;
; 0.462 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.588      ;
; 0.465 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.591      ;
; 0.467 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.593      ;
; 0.467 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.593      ;
; 0.467 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.593      ;
; 0.470 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.596      ;
; 0.470 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.596      ;
; 0.470 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.596      ;
; 0.470 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.596      ;
; 0.473 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.599      ;
; 0.487 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.613      ;
; 0.524 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.650      ;
; 0.549 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.675      ;
; 0.572 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.698      ;
; 0.611 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.737      ;
; 0.625 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.751      ;
; 0.628 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.754      ;
; 0.851 ; lab11step3:inst3|clock_divider_1024:inst3|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.042      ; 0.977      ;
; 0.925 ; lab11step3:inst3|clock_divider_1024:inst3|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.042      ; 1.051      ;
; 0.968 ; lab11step3:inst3|clock_divider_1024:inst3|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.042      ; 1.094      ;
; 1.010 ; lab11step3:inst3|clock_divider_1024:inst3|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.042      ; 1.136      ;
; 1.024 ; lab11step3:inst3|clock_divider_1024:inst3|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.042      ; 1.150      ;
; 1.083 ; lab11step3:inst3|clock_divider_1024:inst3|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.042      ; 1.209      ;
; 1.131 ; lab11step3:inst3|clock_divider_1024:inst3|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.042      ; 1.257      ;
; 1.140 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board       ; -0.500       ; 1.649      ; 2.508      ;
; 1.184 ; lab11step3:inst3|clock_divider_1024:inst3|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.042      ; 1.310      ;
; 1.187 ; lab11step3:inst3|clock_divider_1024:inst3|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; Board       ; 0.000        ; 0.042      ; 1.313      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst3|inst10'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.276 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.402      ;
; 0.277 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.403      ;
; 0.292 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.418      ;
; 0.294 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.420      ;
; 0.300 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.426      ;
; 0.334 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 1.563      ; 2.096      ;
; 0.362 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.488      ;
; 0.362 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.488      ;
; 0.363 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.489      ;
; 0.372 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.498      ;
; 0.380 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.506      ;
; 0.410 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.536      ;
; 0.410 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.536      ;
; 0.411 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.537      ;
; 0.411 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.537      ;
; 0.411 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.537      ;
; 0.457 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.583      ;
; 0.464 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.465 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.475 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.601      ;
; 0.482 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.608      ;
; 0.518 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.644      ;
; 0.522 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.648      ;
; 0.522 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.648      ;
; 0.570 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.696      ;
; 0.570 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.696      ;
; 0.624 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.750      ;
; 0.624 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.750      ;
; 0.624 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.750      ;
; 0.624 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.750      ;
; 0.837 ; lab11step3:inst3|clock_divider_1024:inst2|inst9  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.963      ;
; 0.841 ; lab11step3:inst3|clock_divider_1024:inst2|inst8  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 0.967      ;
; 0.959 ; lab11step3:inst3|clock_divider_1024:inst2|inst6  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 1.085      ;
; 1.005 ; lab11step3:inst3|clock_divider_1024:inst2|inst5  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 1.131      ;
; 1.046 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -0.500       ; 1.563      ; 2.308      ;
; 1.066 ; lab11step3:inst3|clock_divider_1024:inst2|inst7  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 1.192      ;
; 1.070 ; lab11step3:inst3|clock_divider_1024:inst2|inst3  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 1.196      ;
; 1.118 ; lab11step3:inst3|clock_divider_1024:inst2|inst4  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 1.244      ;
; 1.172 ; lab11step3:inst3|clock_divider_1024:inst2|inst1  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 1.298      ;
; 1.172 ; lab11step3:inst3|clock_divider_1024:inst2|inst2  ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.042      ; 1.298      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step3:inst3|inst'                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.183 ; lab11step2:inst1|dff2:inst|3  ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst1|3 ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 0.000        ; 0.040      ; 0.314      ;
; 0.211 ; lab11step2:inst1|dff2:inst1|3 ; lab11step2:inst1|dff2:inst|3  ; lab11step3:inst3|inst ; lab11step3:inst3|inst ; 0.000        ; 0.040      ; 0.335      ;
+-------+-------------------------------+-------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Manual'                                                                                                       ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; lab11step2:inst|dff2:inst|3  ; lab11step2:inst|dff2:inst|3  ; Manual       ; Manual      ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; lab11step2:inst|dff2:inst1|3 ; lab11step2:inst|dff2:inst1|3 ; Manual       ; Manual      ; 0.000        ; 0.022      ; 0.314      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step3:inst3|clock_divider_1024:inst2|inst10'                                                                        ;
+-------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node               ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.427 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.443      ; 0.974      ;
; 1.366 ; Manual    ; lab11step3:inst3|inst ; Manual       ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.443      ; 1.413      ;
+-------+-----------+-----------------------+--------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -2.290  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  Board                                            ; -2.285  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  Manual                                           ; 0.173   ; 0.199 ; N/A      ; N/A     ; -3.000              ;
;  lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -0.898  ; 0.427 ; N/A      ; N/A     ; -1.285              ;
;  lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -2.290  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  lab11step3:inst3|inst                            ; 0.060   ; 0.183 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                   ; -14.561 ; 0.0   ; 0.0      ; 0.0     ; -38.125             ;
;  Board                                            ; -6.622  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  Manual                                           ; 0.000   ; 0.000 ; N/A      ; N/A     ; -5.570              ;
;  lab11step3:inst3|clock_divider_1024:inst2|inst10 ; -0.898  ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  lab11step3:inst3|clock_divider_1024:inst3|inst10 ; -7.041  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  lab11step3:inst3|inst                            ; 0.000   ; 0.000 ; N/A      ; N/A     ; -2.570              ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; A1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A5            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A6            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A7            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B5            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B6            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B7            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; w                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Manual                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Board                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; B3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; A3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; A4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; A5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; A6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; A7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; B3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; A3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; A4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; A5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; A6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; A7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; B3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; Board                                            ; Board                                            ; 54       ; 0        ; 0        ; 0        ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; 1        ; 1        ; 0        ; 0        ;
; Manual                                           ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 1        ; 1        ; 0        ; 0        ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1        ; 1        ; 0        ; 0        ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 54       ; 0        ; 0        ; 0        ;
; lab11step3:inst3|inst                            ; lab11step3:inst3|inst                            ; 3        ; 0        ; 0        ; 0        ;
; Manual                                           ; Manual                                           ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; Board                                            ; Board                                            ; 54       ; 0        ; 0        ; 0        ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Board                                            ; 1        ; 1        ; 0        ; 0        ;
; Manual                                           ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; 1        ; 1        ; 0        ; 0        ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 1        ; 1        ; 0        ; 0        ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; 54       ; 0        ; 0        ; 0        ;
; lab11step3:inst3|inst                            ; lab11step3:inst3|inst                            ; 3        ; 0        ; 0        ; 0        ;
; Manual                                           ; Manual                                           ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+
; Target                                           ; Clock                                            ; Type ; Status      ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+
; Board                                            ; Board                                            ; Base ; Constrained ;
; Manual                                           ; Manual                                           ; Base ; Constrained ;
; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; lab11step3:inst3|clock_divider_1024:inst2|inst10 ; Base ; Constrained ;
; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; lab11step3:inst3|clock_divider_1024:inst3|inst10 ; Base ; Constrained ;
; lab11step3:inst3|inst                            ; lab11step3:inst3|inst                            ; Base ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Thu Dec 02 07:55:16 2021
Info: Command: quartus_sta lab11step4 -c lab11step4
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11step4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Manual Manual
    Info (332105): create_clock -period 1.000 -name lab11step3:inst3|inst lab11step3:inst3|inst
    Info (332105): create_clock -period 1.000 -name lab11step3:inst3|clock_divider_1024:inst2|inst10 lab11step3:inst3|clock_divider_1024:inst2|inst10
    Info (332105): create_clock -period 1.000 -name lab11step3:inst3|clock_divider_1024:inst3|inst10 lab11step3:inst3|clock_divider_1024:inst3|inst10
    Info (332105): create_clock -period 1.000 -name Board Board
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.290              -7.041 lab11step3:inst3|clock_divider_1024:inst3|inst10 
    Info (332119):    -2.285              -6.622 Board 
    Info (332119):    -0.898              -0.898 lab11step3:inst3|clock_divider_1024:inst2|inst10 
    Info (332119):     0.060               0.000 lab11step3:inst3|inst 
    Info (332119):     0.173               0.000 Manual 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 Board 
    Info (332119):     0.402               0.000 lab11step3:inst3|clock_divider_1024:inst3|inst10 
    Info (332119):     0.405               0.000 lab11step3:inst3|inst 
    Info (332119):     0.430               0.000 Manual 
    Info (332119):     0.973               0.000 lab11step3:inst3|clock_divider_1024:inst2|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Board 
    Info (332119):    -3.000              -5.570 Manual 
    Info (332119):    -1.285             -12.850 lab11step3:inst3|clock_divider_1024:inst3|inst10 
    Info (332119):    -1.285              -2.570 lab11step3:inst3|inst 
    Info (332119):    -1.285              -1.285 lab11step3:inst3|clock_divider_1024:inst2|inst10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.010              -5.595 lab11step3:inst3|clock_divider_1024:inst3|inst10 
    Info (332119):    -2.000              -5.228 Board 
    Info (332119):    -0.763              -0.763 lab11step3:inst3|clock_divider_1024:inst2|inst10 
    Info (332119):     0.151               0.000 lab11step3:inst3|inst 
    Info (332119):     0.255               0.000 Manual 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 Board 
    Info (332119):     0.354               0.000 lab11step3:inst3|clock_divider_1024:inst3|inst10 
    Info (332119):     0.355               0.000 lab11step3:inst3|inst 
    Info (332119):     0.385               0.000 Manual 
    Info (332119):     0.950               0.000 lab11step3:inst3|clock_divider_1024:inst2|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Board 
    Info (332119):    -3.000              -5.570 Manual 
    Info (332119):    -1.285             -12.850 lab11step3:inst3|clock_divider_1024:inst3|inst10 
    Info (332119):    -1.285              -2.570 lab11step3:inst3|inst 
    Info (332119):    -1.285              -1.285 lab11step3:inst3|clock_divider_1024:inst2|inst10 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.644              -0.644 Board 
    Info (332119):    -0.622              -0.622 lab11step3:inst3|clock_divider_1024:inst3|inst10 
    Info (332119):    -0.558              -0.558 lab11step3:inst3|clock_divider_1024:inst2|inst10 
    Info (332119):     0.544               0.000 lab11step3:inst3|inst 
    Info (332119):     0.612               0.000 Manual 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 Board 
    Info (332119):     0.181               0.000 lab11step3:inst3|clock_divider_1024:inst3|inst10 
    Info (332119):     0.183               0.000 lab11step3:inst3|inst 
    Info (332119):     0.199               0.000 Manual 
    Info (332119):     0.427               0.000 lab11step3:inst3|clock_divider_1024:inst2|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.620 Board 
    Info (332119):    -3.000              -5.192 Manual 
    Info (332119):    -1.000             -10.000 lab11step3:inst3|clock_divider_1024:inst3|inst10 
    Info (332119):    -1.000              -2.000 lab11step3:inst3|inst 
    Info (332119):    -1.000              -1.000 lab11step3:inst3|clock_divider_1024:inst2|inst10 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4902 megabytes
    Info: Processing ended: Thu Dec 02 07:55:21 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


