{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543858816214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543858816219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 12:40:16 2018 " "Processing started: Mon Dec 03 12:40:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543858816219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858816219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858816219 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ROMnumbers.qip " "Tcl Script File ROMnumbers.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ROMnumbers.qip " "set_global_assignment -name QIP_FILE ROMnumbers.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543858816383 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543858816383 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ROMbackground.qip " "Tcl Script File ROMbackground.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ROMbackground.qip " "set_global_assignment -name QIP_FILE ROMbackground.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543858816383 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543858816383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543858816885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543858816885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontrol.v 6 6 " "Found 6 design units, including 6 entities, in source file vgacontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAcontrol " "Found entity 1: VGAcontrol" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825027 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawcontrol " "Found entity 2: drawcontrol" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825027 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawdatapath " "Found entity 3: drawdatapath" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825027 ""} { "Info" "ISGN_ENTITY_NAME" "4 backSelect " "Found entity 4: backSelect" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825027 ""} { "Info" "ISGN_ENTITY_NAME" "5 numberSelect " "Found entity 5: numberSelect" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825027 ""} { "Info" "ISGN_ENTITY_NAME" "6 countdown_2 " "Found entity 6: countdown_2" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "prestart PRESTART maingamecontrol.v(233) " "Verilog HDL Declaration information at maingamecontrol.v(233): object \"prestart\" differs only in case from object \"PRESTART\" in the same scope" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543858825032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "close CLOSE maingamecontrol.v(233) " "Verilog HDL Declaration information at maingamecontrol.v(233): object \"close\" differs only in case from object \"CLOSE\" in the same scope" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543858825033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN maingamecontrol.v(233) " "Verilog HDL Declaration information at maingamecontrol.v(233): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543858825033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "open OPEN maingamecontrol.v(233) " "Verilog HDL Declaration information at maingamecontrol.v(233): object \"open\" differs only in case from object \"OPEN\" in the same scope" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543858825033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY maingamecontrol.v(233) " "Verilog HDL Declaration information at maingamecontrol.v(233): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543858825033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gameover GAMEOVER maingamecontrol.v(233) " "Verilog HDL Declaration information at maingamecontrol.v(233): object \"gameover\" differs only in case from object \"GAMEOVER\" in the same scope" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543858825033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maingamecontrol.v 12 12 " "Found 12 design units, including 12 entities, in source file maingamecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 maingamecontrol " "Found entity 1: maingamecontrol" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "4 randomnumberlookup " "Found entity 4: randomnumberlookup" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "5 rng " "Found entity 5: rng" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "6 rngcountdown " "Found entity 6: rngcountdown" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "7 countdown_one " "Found entity 7: countdown_one" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "8 countdown_half " "Found entity 8: countdown_half" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "9 countdown_quarter " "Found entity 9: countdown_quarter" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "10 countdown_two " "Found entity 10: countdown_two" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "11 countdown_four " "Found entity 11: countdown_four" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 727 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""} { "Info" "ISGN_ENTITY_NAME" "12 countdown_seven " "Found entity 12: countdown_seven" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "motorcontrol.v(158) " "Verilog HDL information at motorcontrol.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543858825057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motorcontrol.v 4 4 " "Found 4 design units, including 4 entities, in source file motorcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 motorFSM " "Found entity 1: motorFSM" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825059 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlMotor " "Found entity 2: controlMotor" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825059 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapathMotor " "Found entity 3: datapathMotor" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825059 ""} { "Info" "ISGN_ENTITY_NAME" "4 countdown_motor " "Found entity 4: countdown_motor" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "check maingamecontrol.v(148) " "Verilog HDL Implicit Net warning at maingamecontrol.v(148): created implicit net for \"check\"" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825059 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VGAcontrol.v(107) " "Verilog HDL Instantiation warning at VGAcontrol.v(107): instance has no name" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1543858825061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maingamecontrol " "Elaborating entity \"maingamecontrol\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543858825173 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[20..4\] maingamecontrol.v(22) " "Output port \"GPIO_1\[20..4\]\" at maingamecontrol.v(22) has no driver" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543858825174 "|maingamecontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "maingamecontrol.v" "VGA" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE StartingBackground.mif " "Parameter \"INIT_FILE\" = \"StartingBackground.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825234 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543858825234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmn1 " "Found entity 1: altsyncram_bmn1" {  } { { "db/altsyncram_bmn1.tdf" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bmn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bmn1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bmn1:auto_generated " "Elaborating entity \"altsyncram_bmn1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bmn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bmn1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bmn1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_bmn1.tdf" "decode2" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bmn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bmn1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bmn1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_bmn1.tdf" "rden_decode_b" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bmn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bmn1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bmn1:auto_generated\|mux_5hb:mux3\"" {  } { { "db/altsyncram_bmn1.tdf" "mux3" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bmn1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825561 ""}  } { { "vga_pll.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543858825561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motorFSM motorFSM:m0 " "Elaborating entity \"motorFSM\" for hierarchy \"motorFSM:m0\"" {  } { { "maingamecontrol.v" "m0" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_motor motorFSM:m0\|countdown_motor:countdown_motor " "Elaborating entity \"countdown_motor\" for hierarchy \"motorFSM:m0\|countdown_motor:countdown_motor\"" {  } { { "motorcontrol.v" "countdown_motor" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlMotor motorFSM:m0\|controlMotor:controlMotor1 " "Elaborating entity \"controlMotor\" for hierarchy \"motorFSM:m0\|controlMotor:controlMotor1\"" {  } { { "motorcontrol.v" "controlMotor1" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825632 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next motorcontrol.v(81) " "Verilog HDL Always Construct warning at motorcontrol.v(81): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543858825633 "|maingamecontrol|motorFSM:m0|controlMotor:controlMotor1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "motorcontrol.v(106) " "Verilog HDL Case Statement warning at motorcontrol.v(106): incomplete case statement has no default case item" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543858825633 "|maingamecontrol|motorFSM:m0|controlMotor:controlMotor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] motorcontrol.v(81) " "Inferred latch for \"next\[0\]\" at motorcontrol.v(81)" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825633 "|maingamecontrol|motorFSM:m0|controlMotor:controlMotor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] motorcontrol.v(81) " "Inferred latch for \"next\[1\]\" at motorcontrol.v(81)" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825633 "|maingamecontrol|motorFSM:m0|controlMotor:controlMotor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] motorcontrol.v(81) " "Inferred latch for \"next\[2\]\" at motorcontrol.v(81)" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825633 "|maingamecontrol|motorFSM:m0|controlMotor:controlMotor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] motorcontrol.v(81) " "Inferred latch for \"next\[3\]\" at motorcontrol.v(81)" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825633 "|maingamecontrol|motorFSM:m0|controlMotor:controlMotor1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathMotor motorFSM:m0\|datapathMotor:datapathMotor1 " "Elaborating entity \"datapathMotor\" for hierarchy \"motorFSM:m0\|datapathMotor:datapathMotor1\"" {  } { { "motorcontrol.v" "datapathMotor1" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 motorcontrol.v(159) " "Verilog HDL assignment warning at motorcontrol.v(159): truncated value with size 32 to match size of target (4)" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858825635 "|maingamecontrol|motorFSM:m0|datapathMotor:datapathMotor1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c0 " "Elaborating entity \"controller\" for hierarchy \"controller:c0\"" {  } { { "maingamecontrol.v" "c0" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825636 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state maingamecontrol.v(257) " "Verilog HDL Always Construct warning at maingamecontrol.v(257): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 257 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543858825637 "|maingamecontrol|controller:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "maingamecontrol.v(322) " "Verilog HDL Case Statement warning at maingamecontrol.v(322): incomplete case statement has no default case item" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 322 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543858825637 "|maingamecontrol|controller:c0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gameover maingamecontrol.v(233) " "Output port \"gameover\" at maingamecontrol.v(233) has no driver" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543858825637 "|maingamecontrol|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] maingamecontrol.v(257) " "Inferred latch for \"next_state\[0\]\" at maingamecontrol.v(257)" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825637 "|maingamecontrol|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] maingamecontrol.v(257) " "Inferred latch for \"next_state\[1\]\" at maingamecontrol.v(257)" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825637 "|maingamecontrol|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] maingamecontrol.v(257) " "Inferred latch for \"next_state\[2\]\" at maingamecontrol.v(257)" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825637 "|maingamecontrol|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] maingamecontrol.v(257) " "Inferred latch for \"next_state\[3\]\" at maingamecontrol.v(257)" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825637 "|maingamecontrol|controller:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "maingamecontrol.v" "d0" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 maingamecontrol.v(534) " "Verilog HDL assignment warning at maingamecontrol.v(534): truncated value with size 32 to match size of target (5)" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858825639 "|maingamecontrol|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 maingamecontrol.v(537) " "Verilog HDL assignment warning at maingamecontrol.v(537): truncated value with size 32 to match size of target (5)" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858825639 "|maingamecontrol|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 maingamecontrol.v(540) " "Verilog HDL assignment warning at maingamecontrol.v(540): truncated value with size 32 to match size of target (5)" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858825639 "|maingamecontrol|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hand_out maingamecontrol.v(550) " "Verilog HDL Always Construct warning at maingamecontrol.v(550): inferring latch(es) for variable \"hand_out\", which holds its previous value in one or more paths through the always construct" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 550 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543858825639 "|maingamecontrol|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hand_out maingamecontrol.v(550) " "Inferred latch for \"hand_out\" at maingamecontrol.v(550)" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 550 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825639 "|maingamecontrol|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAcontrol VGAcontrol:VGA0 " "Elaborating entity \"VGAcontrol\" for hierarchy \"VGAcontrol:VGA0\"" {  } { { "maingamecontrol.v" "VGA0" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGAcontrol.v(51) " "Verilog HDL assignment warning at VGAcontrol.v(51): truncated value with size 32 to match size of target (9)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858825642 "|maingamecontrol|VGAcontrol:VGA0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VGAcontrol.v(74) " "Verilog HDL assignment warning at VGAcontrol.v(74): truncated value with size 32 to match size of target (18)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858825642 "|maingamecontrol|VGAcontrol:VGA0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numberSelect VGAcontrol:VGA0\|numberSelect:l1 " "Elaborating entity \"numberSelect\" for hierarchy \"VGAcontrol:VGA0\|numberSelect:l1\"" {  } { { "VGAcontrol.v" "l1" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825643 ""}
{ "Warning" "WSGN_SEARCH_FILE" "romnumbers.v 1 1 " "Using design file romnumbers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROMnumbers " "Found entity 1: ROMnumbers" {  } { { "romnumbers.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/romnumbers.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825663 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543858825663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMnumbers VGAcontrol:VGA0\|ROMnumbers:ROM1 " "Elaborating entity \"ROMnumbers\" for hierarchy \"VGAcontrol:VGA0\|ROMnumbers:ROM1\"" {  } { { "VGAcontrol.v" "ROM1" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGAcontrol:VGA0\|ROMnumbers:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGAcontrol:VGA0\|ROMnumbers:ROM1\|altsyncram:altsyncram_component\"" {  } { { "ROMnumbers.v" "altsyncram_component" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/ROMnumbers.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAcontrol:VGA0\|ROMnumbers:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGAcontrol:VGA0\|ROMnumbers:ROM1\|altsyncram:altsyncram_component\"" {  } { { "ROMnumbers.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/ROMnumbers.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAcontrol:VGA0\|ROMnumbers:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGAcontrol:VGA0\|ROMnumbers:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Project Pictures/monoinv0-9.mif " "Parameter \"init_file\" = \"../Project Pictures/monoinv0-9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4000 " "Parameter \"numwords_a\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825677 ""}  } { { "ROMnumbers.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/ROMnumbers.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543858825677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujh1 " "Found entity 1: altsyncram_ujh1" {  } { { "db/altsyncram_ujh1.tdf" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_ujh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ujh1 VGAcontrol:VGA0\|ROMnumbers:ROM1\|altsyncram:altsyncram_component\|altsyncram_ujh1:auto_generated " "Elaborating entity \"altsyncram_ujh1\" for hierarchy \"VGAcontrol:VGA0\|ROMnumbers:ROM1\|altsyncram:altsyncram_component\|altsyncram_ujh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backSelect VGAcontrol:VGA0\|backSelect:back1 " "Elaborating entity \"backSelect\" for hierarchy \"VGAcontrol:VGA0\|backSelect:back1\"" {  } { { "VGAcontrol.v" "back1" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825772 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rombackground.v 1 1 " "Using design file rombackground.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROMbackground " "Found entity 1: ROMbackground" {  } { { "rombackground.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/rombackground.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543858825791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMbackground VGAcontrol:VGA0\|ROMbackground:ROM0 " "Elaborating entity \"ROMbackground\" for hierarchy \"VGAcontrol:VGA0\|ROMbackground:ROM0\"" {  } { { "VGAcontrol.v" "ROM0" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component\"" {  } { { "ROMbackground.v" "altsyncram_component" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/ROMbackground.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component\"" {  } { { "ROMbackground.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/ROMbackground.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Project Pictures/Backgrounds_short.mif " "Parameter \"init_file\" = \"../Project Pictures/Backgrounds_short.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 80000 " "Parameter \"numwords_a\" = \"80000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543858825803 ""}  } { { "ROMbackground.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/ROMbackground.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543858825803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bji1 " "Found entity 1: altsyncram_bji1" {  } { { "db/altsyncram_bji1.tdf" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bji1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bji1 VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component\|altsyncram_bji1:auto_generated " "Elaborating entity \"altsyncram_bji1\" for hierarchy \"VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component\|altsyncram_bji1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858825954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858825954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component\|altsyncram_bji1:auto_generated\|decode_g2a:rden_decode " "Elaborating entity \"decode_g2a\" for hierarchy \"VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component\|altsyncram_bji1:auto_generated\|decode_g2a:rden_decode\"" {  } { { "db/altsyncram_bji1.tdf" "rden_decode" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bji1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858825956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543858826015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858826015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lib VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component\|altsyncram_bji1:auto_generated\|mux_lib:mux2 " "Elaborating entity \"mux_lib\" for hierarchy \"VGAcontrol:VGA0\|ROMbackground:ROM0\|altsyncram:altsyncram_component\|altsyncram_bji1:auto_generated\|mux_lib:mux2\"" {  } { { "db/altsyncram_bji1.tdf" "mux2" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/altsyncram_bji1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawcontrol VGAcontrol:VGA0\|drawcontrol:dc " "Elaborating entity \"drawcontrol\" for hierarchy \"VGAcontrol:VGA0\|drawcontrol:dc\"" {  } { { "VGAcontrol.v" "dc" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(162) " "Verilog HDL assignment warning at VGAcontrol.v(162): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(163) " "Verilog HDL assignment warning at VGAcontrol.v(163): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(166) " "Verilog HDL assignment warning at VGAcontrol.v(166): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(167) " "Verilog HDL assignment warning at VGAcontrol.v(167): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(170) " "Verilog HDL assignment warning at VGAcontrol.v(170): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(171) " "Verilog HDL assignment warning at VGAcontrol.v(171): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(172) " "Verilog HDL assignment warning at VGAcontrol.v(172): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(175) " "Verilog HDL assignment warning at VGAcontrol.v(175): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(176) " "Verilog HDL assignment warning at VGAcontrol.v(176): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(179) " "Verilog HDL assignment warning at VGAcontrol.v(179): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(180) " "Verilog HDL assignment warning at VGAcontrol.v(180): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(181) " "Verilog HDL assignment warning at VGAcontrol.v(181): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(184) " "Verilog HDL assignment warning at VGAcontrol.v(184): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(185) " "Verilog HDL assignment warning at VGAcontrol.v(185): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(188) " "Verilog HDL assignment warning at VGAcontrol.v(188): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(189) " "Verilog HDL assignment warning at VGAcontrol.v(189): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(192) " "Verilog HDL assignment warning at VGAcontrol.v(192): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(195) " "Verilog HDL assignment warning at VGAcontrol.v(195): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826198 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(196) " "Verilog HDL assignment warning at VGAcontrol.v(196): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(197) " "Verilog HDL assignment warning at VGAcontrol.v(197): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(200) " "Verilog HDL assignment warning at VGAcontrol.v(200): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(203) " "Verilog HDL assignment warning at VGAcontrol.v(203): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(204) " "Verilog HDL assignment warning at VGAcontrol.v(204): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(205) " "Verilog HDL assignment warning at VGAcontrol.v(205): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(208) " "Verilog HDL assignment warning at VGAcontrol.v(208): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(211) " "Verilog HDL assignment warning at VGAcontrol.v(211): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(213) " "Verilog HDL assignment warning at VGAcontrol.v(213): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next VGAcontrol.v(160) " "Verilog HDL Always Construct warning at VGAcontrol.v(160): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGAcontrol.v(224) " "Verilog HDL Case Statement warning at VGAcontrol.v(224): incomplete case statement has no default case item" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 224 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGAcontrol.v(296) " "Verilog HDL assignment warning at VGAcontrol.v(296): truncated value with size 32 to match size of target (4)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] VGAcontrol.v(160) " "Inferred latch for \"next\[0\]\" at VGAcontrol.v(160)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] VGAcontrol.v(160) " "Inferred latch for \"next\[1\]\" at VGAcontrol.v(160)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] VGAcontrol.v(160) " "Inferred latch for \"next\[2\]\" at VGAcontrol.v(160)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] VGAcontrol.v(160) " "Inferred latch for \"next\[3\]\" at VGAcontrol.v(160)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858826199 "|maingamecontrol|VGAcontrol:VGA0|drawcontrol:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawdatapath VGAcontrol:VGA0\|drawdatapath:comb_40 " "Elaborating entity \"drawdatapath\" for hierarchy \"VGAcontrol:VGA0\|drawdatapath:comb_40\"" {  } { { "VGAcontrol.v" "comb_40" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGAcontrol.v(383) " "Verilog HDL assignment warning at VGAcontrol.v(383): truncated value with size 32 to match size of target (8)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826202 "|maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGAcontrol.v(387) " "Verilog HDL assignment warning at VGAcontrol.v(387): truncated value with size 32 to match size of target (7)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826202 "|maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGAcontrol.v(391) " "Verilog HDL assignment warning at VGAcontrol.v(391): truncated value with size 32 to match size of target (8)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826202 "|maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGAcontrol.v(408) " "Verilog HDL assignment warning at VGAcontrol.v(408): truncated value with size 32 to match size of target (8)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826202 "|maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGAcontrol.v(412) " "Verilog HDL assignment warning at VGAcontrol.v(412): truncated value with size 32 to match size of target (7)" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826202 "|maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "address VGAcontrol.v(333) " "Output port \"address\" at VGAcontrol.v(333) has no driver" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543858826202 "|maingamecontrol|VGAcontrol:VGA0|drawdatapath:comb_40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_2 VGAcontrol:VGA0\|countdown_2:cd3 " "Elaborating entity \"countdown_2\" for hierarchy \"VGAcontrol:VGA0\|countdown_2:cd3\"" {  } { { "VGAcontrol.v" "cd3" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:r0 " "Elaborating entity \"rng\" for hierarchy \"rng:r0\"" {  } { { "maingamecontrol.v" "r0" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maingamecontrol.v(592) " "Verilog HDL assignment warning at maingamecontrol.v(592): truncated value with size 32 to match size of target (4)" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543858826205 "|maingamecontrol|rng:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomnumberlookup randomnumberlookup:r1 " "Elaborating entity \"randomnumberlookup\" for hierarchy \"randomnumberlookup:r1\"" {  } { { "maingamecontrol.v" "r1" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rngcountdown rngcountdown:c1 " "Elaborating entity \"rngcountdown\" for hierarchy \"rngcountdown:c1\"" {  } { { "maingamecontrol.v" "c1" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_half countdown_half:c2 " "Elaborating entity \"countdown_half\" for hierarchy \"countdown_half:c2\"" {  } { { "maingamecontrol.v" "c2" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_quarter countdown_quarter:c3 " "Elaborating entity \"countdown_quarter\" for hierarchy \"countdown_quarter:c3\"" {  } { { "maingamecontrol.v" "c3" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_seven countdown_seven:c4 " "Elaborating entity \"countdown_seven\" for hierarchy \"countdown_seven:c4\"" {  } { { "maingamecontrol.v" "c4" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_four countdown_four:c6 " "Elaborating entity \"countdown_four\" for hierarchy \"countdown_four:c6\"" {  } { { "maingamecontrol.v" "c6" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_two countdown_two:c7 " "Elaborating entity \"countdown_two\" for hierarchy \"countdown_two:c7\"" {  } { { "maingamecontrol.v" "c7" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_one countdown_one:c8 " "Elaborating entity \"countdown_one\" for hierarchy \"countdown_one:c8\"" {  } { { "maingamecontrol.v" "c8" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858826218 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[23\] " "Net \"VGAcontrol:VGA0\|numberdata1\[23\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[23\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[22\] " "Net \"VGAcontrol:VGA0\|numberdata1\[22\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[22\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[21\] " "Net \"VGAcontrol:VGA0\|numberdata1\[21\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[21\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[20\] " "Net \"VGAcontrol:VGA0\|numberdata1\[20\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[20\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[19\] " "Net \"VGAcontrol:VGA0\|numberdata1\[19\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[19\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[18\] " "Net \"VGAcontrol:VGA0\|numberdata1\[18\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[18\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[17\] " "Net \"VGAcontrol:VGA0\|numberdata1\[17\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[17\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[16\] " "Net \"VGAcontrol:VGA0\|numberdata1\[16\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[16\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[15\] " "Net \"VGAcontrol:VGA0\|numberdata1\[15\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[15\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[14\] " "Net \"VGAcontrol:VGA0\|numberdata1\[14\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[14\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[13\] " "Net \"VGAcontrol:VGA0\|numberdata1\[13\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[13\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[12\] " "Net \"VGAcontrol:VGA0\|numberdata1\[12\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[12\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[11\] " "Net \"VGAcontrol:VGA0\|numberdata1\[11\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[11\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[10\] " "Net \"VGAcontrol:VGA0\|numberdata1\[10\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[10\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[9\] " "Net \"VGAcontrol:VGA0\|numberdata1\[9\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[9\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata1\[8\] " "Net \"VGAcontrol:VGA0\|numberdata1\[8\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata1\[8\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[23\] " "Net \"VGAcontrol:VGA0\|numberdata2\[23\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[23\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[22\] " "Net \"VGAcontrol:VGA0\|numberdata2\[22\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[22\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[21\] " "Net \"VGAcontrol:VGA0\|numberdata2\[21\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[21\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[20\] " "Net \"VGAcontrol:VGA0\|numberdata2\[20\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[20\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[19\] " "Net \"VGAcontrol:VGA0\|numberdata2\[19\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[19\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[18\] " "Net \"VGAcontrol:VGA0\|numberdata2\[18\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[18\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[17\] " "Net \"VGAcontrol:VGA0\|numberdata2\[17\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[17\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[16\] " "Net \"VGAcontrol:VGA0\|numberdata2\[16\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[16\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[15\] " "Net \"VGAcontrol:VGA0\|numberdata2\[15\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[15\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[14\] " "Net \"VGAcontrol:VGA0\|numberdata2\[14\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[14\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[13\] " "Net \"VGAcontrol:VGA0\|numberdata2\[13\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[13\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[12\] " "Net \"VGAcontrol:VGA0\|numberdata2\[12\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[12\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[11\] " "Net \"VGAcontrol:VGA0\|numberdata2\[11\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[11\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[10\] " "Net \"VGAcontrol:VGA0\|numberdata2\[10\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[10\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[9\] " "Net \"VGAcontrol:VGA0\|numberdata2\[9\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[9\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata2\[8\] " "Net \"VGAcontrol:VGA0\|numberdata2\[8\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata2\[8\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[23\] " "Net \"VGAcontrol:VGA0\|numberdata3\[23\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[23\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[22\] " "Net \"VGAcontrol:VGA0\|numberdata3\[22\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[22\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[21\] " "Net \"VGAcontrol:VGA0\|numberdata3\[21\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[21\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[20\] " "Net \"VGAcontrol:VGA0\|numberdata3\[20\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[20\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[19\] " "Net \"VGAcontrol:VGA0\|numberdata3\[19\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[19\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[18\] " "Net \"VGAcontrol:VGA0\|numberdata3\[18\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[18\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[17\] " "Net \"VGAcontrol:VGA0\|numberdata3\[17\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[17\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[16\] " "Net \"VGAcontrol:VGA0\|numberdata3\[16\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[16\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[15\] " "Net \"VGAcontrol:VGA0\|numberdata3\[15\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[15\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[14\] " "Net \"VGAcontrol:VGA0\|numberdata3\[14\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[14\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[13\] " "Net \"VGAcontrol:VGA0\|numberdata3\[13\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[13\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[12\] " "Net \"VGAcontrol:VGA0\|numberdata3\[12\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[12\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[11\] " "Net \"VGAcontrol:VGA0\|numberdata3\[11\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[11\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[10\] " "Net \"VGAcontrol:VGA0\|numberdata3\[10\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[10\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[9\] " "Net \"VGAcontrol:VGA0\|numberdata3\[9\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[9\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGAcontrol:VGA0\|numberdata3\[8\] " "Net \"VGAcontrol:VGA0\|numberdata3\[8\]\" is missing source, defaulting to GND" {  } { { "VGAcontrol.v" "numberdata3\[8\]" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543858826337 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543858826337 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543858827198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motorFSM:m0\|controlMotor:controlMotor1\|next\[0\] " "Latch motorFSM:m0\|controlMotor:controlMotor1\|next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA motorFSM:m0\|controlMotor:controlMotor1\|current\[1\] " "Ports D and ENA on the latch are fed by the same signal motorFSM:m0\|controlMotor:controlMotor1\|current\[1\]" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motorFSM:m0\|controlMotor:controlMotor1\|next\[1\] " "Latch motorFSM:m0\|controlMotor:controlMotor1\|next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA motorFSM:m0\|controlMotor:controlMotor1\|current\[1\] " "Ports D and ENA on the latch are fed by the same signal motorFSM:m0\|controlMotor:controlMotor1\|current\[1\]" {  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "motorcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/motorcontrol.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGAcontrol:VGA0\|drawcontrol:dc\|next\[3\] " "Latch VGAcontrol:VGA0\|drawcontrol:dc\|next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGAcontrol:VGA0\|drawcontrol:dc\|current\[3\] " "Ports D and ENA on the latch are fed by the same signal VGAcontrol:VGA0\|drawcontrol:dc\|current\[3\]" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 293 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGAcontrol:VGA0\|drawcontrol:dc\|next\[2\] " "Latch VGAcontrol:VGA0\|drawcontrol:dc\|next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGAcontrol:VGA0\|drawcontrol:dc\|current\[1\] " "Ports D and ENA on the latch are fed by the same signal VGAcontrol:VGA0\|drawcontrol:dc\|current\[1\]" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 293 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGAcontrol:VGA0\|drawcontrol:dc\|next\[1\] " "Latch VGAcontrol:VGA0\|drawcontrol:dc\|next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGAcontrol:VGA0\|drawcontrol:dc\|current\[1\] " "Ports D and ENA on the latch are fed by the same signal VGAcontrol:VGA0\|drawcontrol:dc\|current\[1\]" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 293 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGAcontrol:VGA0\|drawcontrol:dc\|next\[0\] " "Latch VGAcontrol:VGA0\|drawcontrol:dc\|next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGAcontrol:VGA0\|drawcontrol:dc\|current\[1\] " "Ports D and ENA on the latch are fed by the same signal VGAcontrol:VGA0\|drawcontrol:dc\|current\[1\]" {  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 293 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "VGAcontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/VGAcontrol.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|next_state\[2\] " "Latch controller:c0\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state\[3\]" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 486 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 257 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|next_state\[1\] " "Latch controller:c0\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state\[0\]" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 486 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 257 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|next_state\[0\] " "Latch controller:c0\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state\[0\]" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 486 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 257 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|next_state\[3\] " "Latch controller:c0\|next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state\[2\]" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 486 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 257 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d0\|hand_out " "Latch datapath:d0\|hand_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR controller:c0\|current_state\[2\] " "Ports ENA and CLR on the latch are fed by the same signal controller:c0\|current_state\[2\]" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 486 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543858827228 ""}  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 519 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543858827228 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Pin \"GPIO_1\[7\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[8\] GND " "Pin \"GPIO_1\[8\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[9\] GND " "Pin \"GPIO_1\[9\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Pin \"GPIO_1\[13\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Pin \"GPIO_1\[14\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Pin \"GPIO_1\[17\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|GPIO_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543858827607 "|maingamecontrol|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543858827607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543858827731 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543858828407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bob/Desktop/ECE241/Github/Project/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/Bob/Desktop/ECE241/Github/Project/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858828533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543858828831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543858828831 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543858828908 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543858828908 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543858829035 "|maingamecontrol|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543858829035 "|maingamecontrol|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543858829035 "|maingamecontrol|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[3\] " "No output dependent on input pin \"GPIO_0\[3\]\"" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543858829035 "|maingamecontrol|GPIO_0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[4\] " "No output dependent on input pin \"GPIO_0\[4\]\"" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543858829035 "|maingamecontrol|GPIO_0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[5\] " "No output dependent on input pin \"GPIO_0\[5\]\"" {  } { { "maingamecontrol.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Github/Project/maingamecontrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543858829035 "|maingamecontrol|GPIO_0[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543858829035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1313 " "Implemented 1313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543858829039 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543858829039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "915 " "Implemented 915 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543858829039 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543858829039 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543858829039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543858829039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543858829087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 12:40:29 2018 " "Processing ended: Mon Dec 03 12:40:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543858829087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543858829087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543858829087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543858829087 ""}
