Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
N:/embSysFPGA/Atlys_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst system.mhs
 

Parse C:/temp/10-04-18/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 10 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
WARNING:EDK:3967 - axi2axi_connector (axi2axi_connector_1) - ADDRESS specified
   by PARAMETER C_S_AXI_RNG07_BASEADDR is ignored - C:\temp\10-04-18\system.mhs
   line 378 
WARNING:EDK:3967 - axi2axi_connector (axi2axi_connector_1) - ADDRESS specified
   by PARAMETER C_S_AXI_RNG08_BASEADDR is ignored - C:\temp\10-04-18\system.mhs
   line 378 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs_8Bits	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_0	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_1	axi4lite_0
  (0x400c0000-0x400cffff) axi_gpio_2	axi4lite_0
  (0x40100000-0x4010ffff) axi_gpio_3	axi4lite_0
  (0x40140000-0x4014ffff) axi_gpio_4	axi4lite_0
  (0x40180000-0x4018ffff)
axi_gpio_5	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x401c0000-0x401cffff)
axi_gpio_6	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x77a00000-0x77a0ffff) debouncer_0	axi4lite_0
  (0x77a20000-0x77a2ffff) debouncer_1	axi4lite_0
  (0x77a40000-0x77a4ffff)
debouncer_2	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0x77a60000-0x77a6ffff)
debouncer_3	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x77a80000-0x77a8ffff)
debouncer_4	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7b400000-0x7b40ffff) lcd_0	axi4lite_0
  (0x7be00000-0x7be0ffff)
rtc_0	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7e200000-0x7e20ffff)
axi_gpio_7	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 6
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: GPIO_IO_O, CONNECTOR: axi_gpio_0_GPIO_IO_O - floating
   connection - C:\temp\10-04-18\system.mhs line 319 
WARNING:EDK:4181 - PORT: GPIO_IO_O, CONNECTOR: axi_gpio_1_GPIO_IO_O - floating
   connection - C:\temp\10-04-18\system.mhs line 333 
WARNING:EDK:4181 - PORT: GPIO_IO_O, CONNECTOR: axi_gpio_2_GPIO_IO_O - floating
   connection - C:\temp\10-04-18\system.mhs line 347 
WARNING:EDK:4181 - PORT: GPIO_IO_O, CONNECTOR: axi_gpio_4_GPIO_IO_O - floating
   connection - C:\temp\10-04-18\system.mhs line 374 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: GPIO_IO_T, CONNECTOR: axi_gpio_5_GPIO_IO_T - floating
   connection - C:\temp\10-04-18\system.mhs line 422 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_2_S_AWREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_2_S_ARREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111110000000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 89 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - C:\temp\10-04-18\system.mhs
line 50 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb - C:\temp\10-04-18\system.mhs line 63
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\10-04-18\system.mhs line 70 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb - C:\temp\10-04-18\system.mhs line 79
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\10-04-18\system.mhs line 86 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block - C:\temp\10-04-18\system.mhs
line 95 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 - C:\temp\10-04-18\system.mhs line 102 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - C:\temp\10-04-18\system.mhs line 130 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 - C:\temp\10-04-18\system.mhs line 173 -
Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 - C:\temp\10-04-18\system.mhs line 180
- Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\temp\10-04-18\system.mhs line 195 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits - C:\temp\10-04-18\system.mhs line 243 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits - C:\temp\10-04-18\system.mhs line
257 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\temp\10-04-18\system.mhs line 272 -
Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - C:\temp\10-04-18\system.mhs line 282 -
Copying cache implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - C:\temp\10-04-18\system.mhs line 293 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 - C:\temp\10-04-18\system.mhs line 308 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_1 - C:\temp\10-04-18\system.mhs line 323 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_2 - C:\temp\10-04-18\system.mhs line 337 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_3 - C:\temp\10-04-18\system.mhs line 351 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_4 - C:\temp\10-04-18\system.mhs line 364 -
Copying cache implementation netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_1 -
C:\temp\10-04-18\system.mhs line 378 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
C:\temp\10-04-18\system.mhs line 404 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_5 - C:\temp\10-04-18\system.mhs line 412 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_6 - C:\temp\10-04-18\system.mhs line 426 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_7 - C:\temp\10-04-18\system.mhs line 439 -
Copying cache implementation netlist
IPNAME:debouncer INSTANCE:debouncer_0 - C:\temp\10-04-18\system.mhs line 452 -
Copying cache implementation netlist
IPNAME:debouncer INSTANCE:debouncer_1 - C:\temp\10-04-18\system.mhs line 464 -
Copying cache implementation netlist
IPNAME:debouncer INSTANCE:debouncer_2 - C:\temp\10-04-18\system.mhs line 476 -
Copying cache implementation netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_2 -
C:\temp\10-04-18\system.mhs line 488 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
C:\temp\10-04-18\system.mhs line 498 - Copying cache implementation netlist
IPNAME:debouncer INSTANCE:debouncer_3 - C:\temp\10-04-18\system.mhs line 506 -
Copying cache implementation netlist
IPNAME:debouncer INSTANCE:debouncer_4 - C:\temp\10-04-18\system.mhs line 518 -
Copying cache implementation netlist
IPNAME:rtc INSTANCE:rtc_0 - C:\temp\10-04-18\system.mhs line 530 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block - C:\temp\10-04-18\system.mhs
line 95 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - C:\temp\10-04-18\system.mhs
line 143 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\temp\10-04-18\system.mhs line 143 - Running XST
synthesis
INSTANCE:axi4lite_0 - C:\temp\10-04-18\system.mhs line 165 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\10-04-18\system.mhs line 143 - Running NGCBUILD
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\10-04-18\system.mhs line 165 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 78.00 seconds
