<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="char_reg2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="char_reg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="char_reg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="char_reg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="char_reg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="char_reg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="char_reg.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="char_reg.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="char_reg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="char_reg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="char_reg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="char_reg_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="char_reg_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="char_reg_TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="char_reg_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="char_reg_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="char_reg_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="char_reg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="char_reg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="char_reg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="char_reg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="char_reg_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="char_reg_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="float_mult_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="float_mult_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pic_ram_TB_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uchar2float_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uchar2float_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="weight_ram_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="weight_ram_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1464235916" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1464235916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464588143" xil_pn:in_ck="-5813907351079928025" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1464588143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="char_reg.v"/>
      <outfile xil_pn:name="char_reg_TB.v"/>
      <outfile xil_pn:name="float_mult_TB.v"/>
      <outfile xil_pn:name="pic_ram.v"/>
      <outfile xil_pn:name="pic_ram_TB.v"/>
      <outfile xil_pn:name="uchar2float.v"/>
      <outfile xil_pn:name="uchar2float_TB.v"/>
      <outfile xil_pn:name="weights_ram.v"/>
    </transform>
    <transform xil_pn:end_ts="1464567298" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="729710195673929127" xil_pn:start_ts="1464567298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464567298" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7042630174181333861" xil_pn:start_ts="1464567298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464559102" xil_pn:in_ck="-7211588487212579890" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5510445706878873343" xil_pn:start_ts="1464559102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/float_add.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_add.v"/>
      <outfile xil_pn:name="ipcore_dir/float_comp.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_comp.v"/>
      <outfile xil_pn:name="ipcore_dir/float_mult.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_mult.v"/>
    </transform>
    <transform xil_pn:end_ts="1464588147" xil_pn:in_ck="-5813907351079928025" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1464588147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="char_reg.v"/>
      <outfile xil_pn:name="char_reg_TB.v"/>
      <outfile xil_pn:name="float_mult_TB.v"/>
      <outfile xil_pn:name="pic_ram.v"/>
      <outfile xil_pn:name="pic_ram_TB.v"/>
      <outfile xil_pn:name="uchar2float.v"/>
      <outfile xil_pn:name="uchar2float_TB.v"/>
      <outfile xil_pn:name="weights_ram.v"/>
    </transform>
    <transform xil_pn:end_ts="1464588156" xil_pn:in_ck="-2621689914536964391" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1254932833736903475" xil_pn:start_ts="1464588147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="char_reg_TB_beh.prj"/>
      <outfile xil_pn:name="char_reg_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1464588157" xil_pn:in_ck="-6589180093633376136" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1003507420188901915" xil_pn:start_ts="1464588156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="char_reg_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1464239588" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1464239588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464239588" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3294112548837294064" xil_pn:start_ts="1464239588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1464385051" xil_pn:in_ck="5507782632507469155" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5510445706878873343" xil_pn:start_ts="1464385051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/float_add.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_add.v"/>
      <outfile xil_pn:name="ipcore_dir/float_mult.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_mult.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464239588" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6597929541124907538" xil_pn:start_ts="1464239588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1464239588" xil_pn:in_ck="-6392589158164110003" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1464239588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1464239588" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7453663821955697673" xil_pn:start_ts="1464239588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1464385526" xil_pn:in_ck="3409965510915992729" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1344231691941767698" xil_pn:start_ts="1464385346">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="char_reg.lso"/>
      <outfile xil_pn:name="char_reg.ngc"/>
      <outfile xil_pn:name="char_reg.ngr"/>
      <outfile xil_pn:name="char_reg.prj"/>
      <outfile xil_pn:name="char_reg.stx"/>
      <outfile xil_pn:name="char_reg.syr"/>
      <outfile xil_pn:name="char_reg.xst"/>
      <outfile xil_pn:name="char_reg_TB_stx_beh.prj"/>
      <outfile xil_pn:name="char_reg_stx_beh.prj"/>
      <outfile xil_pn:name="char_reg_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1464239665" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893498243691453" xil_pn:start_ts="1464239665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1464482347" xil_pn:in_ck="-576496075964311072" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2310511016603119776" xil_pn:start_ts="1464482341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="char_reg.bld"/>
      <outfile xil_pn:name="char_reg.ngd"/>
      <outfile xil_pn:name="char_reg_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1464482349" xil_pn:in_ck="5167619203951958722" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1464482347">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="char_reg_map.map"/>
      <outfile xil_pn:name="char_reg_map.mrp"/>
    </transform>
  </transforms>

</generated_project>
