

================================================================
== Vitis HLS Report for 'fulladder_4x'
================================================================
* Date:           Wed Jul 24 22:50:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Ex2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.592 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.59>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Ex2/src/fulladder_4x.cpp:17]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [Ex2/src/fulladder_4x.cpp:17]   --->   Operation 3 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %a0"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %a0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %a1"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %a1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %a2"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %a2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %a3"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %a3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %b0"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %b0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %b1"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %b1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %b2"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %b2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %b3"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %b3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s2"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s3"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cout"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cout, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%b3_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %b3" [Ex2/src/fulladder_4x.cpp:17]   --->   Operation 30 'read' 'b3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%b2_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %b2" [Ex2/src/fulladder_4x.cpp:17]   --->   Operation 31 'read' 'b2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b1_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %b1" [Ex2/src/fulladder_4x.cpp:17]   --->   Operation 32 'read' 'b1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%b0_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %b0" [Ex2/src/fulladder_4x.cpp:17]   --->   Operation 33 'read' 'b0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%a3_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %a3" [Ex2/src/fulladder_4x.cpp:17]   --->   Operation 34 'read' 'a3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%a2_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %a2" [Ex2/src/fulladder_4x.cpp:17]   --->   Operation 35 'read' 'a2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%a1_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %a1" [Ex2/src/fulladder_4x.cpp:17]   --->   Operation 36 'read' 'a1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a0_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %a0" [Ex2/src/fulladder_4x.cpp:17]   --->   Operation 37 'read' 'a0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.14ns)   --->   "%xor_ln12 = xor i1 %a0_read, i1 %b0_read" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:40]   --->   Operation 38 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s0, i1 %xor_ln12" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:40]   --->   Operation 39 'write' 'write_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.14ns)   --->   "%c0 = and i1 %a0_read, i1 %b0_read" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:40]   --->   Operation 40 'and' 'c0' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_2)   --->   "%xor_ln12_1 = xor i1 %c0, i1 %b1_read" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:41]   --->   Operation 41 'xor' 'xor_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.14ns) (out node of the LUT)   --->   "%xor_ln12_2 = xor i1 %xor_ln12_1, i1 %a1_read" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:41]   --->   Operation 42 'xor' 'xor_ln12_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s1, i1 %xor_ln12_2" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:41]   --->   Operation 43 'write' 'write_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node c1)   --->   "%and_ln13 = and i1 %a1_read, i1 %b1_read" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:41]   --->   Operation 44 'and' 'and_ln13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node c1)   --->   "%or_ln13 = or i1 %a1_read, i1 %b1_read" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:41]   --->   Operation 45 'or' 'or_ln13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node c1)   --->   "%and_ln13_1 = and i1 %c0, i1 %or_ln13" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:41]   --->   Operation 46 'and' 'and_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.14ns) (out node of the LUT)   --->   "%c1 = or i1 %and_ln13, i1 %and_ln13_1" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:41]   --->   Operation 47 'or' 'c1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_4)   --->   "%xor_ln12_3 = xor i1 %c1, i1 %b2_read" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:42]   --->   Operation 48 'xor' 'xor_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.14ns) (out node of the LUT)   --->   "%xor_ln12_4 = xor i1 %xor_ln12_3, i1 %a2_read" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:42]   --->   Operation 49 'xor' 'xor_ln12_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s2, i1 %xor_ln12_4" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:42]   --->   Operation 50 'write' 'write_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node c2)   --->   "%and_ln13_2 = and i1 %a2_read, i1 %b2_read" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:42]   --->   Operation 51 'and' 'and_ln13_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node c2)   --->   "%or_ln13_1 = or i1 %a2_read, i1 %b2_read" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:42]   --->   Operation 52 'or' 'or_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node c2)   --->   "%and_ln13_3 = and i1 %c1, i1 %or_ln13_1" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:42]   --->   Operation 53 'and' 'and_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.14ns) (out node of the LUT)   --->   "%c2 = or i1 %and_ln13_2, i1 %and_ln13_3" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:42]   --->   Operation 54 'or' 'c2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_6)   --->   "%xor_ln12_5 = xor i1 %c2, i1 %b3_read" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:43]   --->   Operation 55 'xor' 'xor_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.14ns) (out node of the LUT)   --->   "%xor_ln12_6 = xor i1 %xor_ln12_5, i1 %a3_read" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:43]   --->   Operation 56 'xor' 'xor_ln12_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s3, i1 %xor_ln12_6" [Ex2/src/fulladder_4x.cpp:12->Ex2/src/fulladder_4x.cpp:43]   --->   Operation 57 'write' 'write_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node c3)   --->   "%and_ln13_4 = and i1 %a3_read, i1 %b3_read" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:43]   --->   Operation 58 'and' 'and_ln13_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node c3)   --->   "%or_ln13_2 = or i1 %a3_read, i1 %b3_read" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:43]   --->   Operation 59 'or' 'or_ln13_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node c3)   --->   "%and_ln13_5 = and i1 %c2, i1 %or_ln13_2" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:43]   --->   Operation 60 'and' 'and_ln13_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.14ns) (out node of the LUT)   --->   "%c3 = or i1 %and_ln13_4, i1 %and_ln13_5" [Ex2/src/fulladder_4x.cpp:13->Ex2/src/fulladder_4x.cpp:43]   --->   Operation 61 'or' 'c3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %cout, i1 %c3" [Ex2/src/fulladder_4x.cpp:45]   --->   Operation 62 'write' 'write_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [Ex2/src/fulladder_4x.cpp:46]   --->   Operation 63 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ a0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln17 (spectopmodule) [ 00]
specinterface_ln17 (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
b3_read            (read         ) [ 00]
b2_read            (read         ) [ 00]
b1_read            (read         ) [ 00]
b0_read            (read         ) [ 00]
a3_read            (read         ) [ 00]
a2_read            (read         ) [ 00]
a1_read            (read         ) [ 00]
a0_read            (read         ) [ 00]
xor_ln12           (xor          ) [ 00]
write_ln12         (write        ) [ 00]
c0                 (and          ) [ 00]
xor_ln12_1         (xor          ) [ 00]
xor_ln12_2         (xor          ) [ 00]
write_ln12         (write        ) [ 00]
and_ln13           (and          ) [ 00]
or_ln13            (or           ) [ 00]
and_ln13_1         (and          ) [ 00]
c1                 (or           ) [ 00]
xor_ln12_3         (xor          ) [ 00]
xor_ln12_4         (xor          ) [ 00]
write_ln12         (write        ) [ 00]
and_ln13_2         (and          ) [ 00]
or_ln13_1          (or           ) [ 00]
and_ln13_3         (and          ) [ 00]
c2                 (or           ) [ 00]
xor_ln12_5         (xor          ) [ 00]
xor_ln12_6         (xor          ) [ 00]
write_ln12         (write        ) [ 00]
and_ln13_4         (and          ) [ 00]
or_ln13_2          (or           ) [ 00]
and_ln13_5         (and          ) [ 00]
c3                 (or           ) [ 00]
write_ln45         (write        ) [ 00]
ret_ln46           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cout">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cout"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="b3_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b3_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="b2_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b0_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a3_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a3_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a2_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a2_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a0_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a0_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln12_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln12_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln12_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln12_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln45_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="xor_ln12_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="c0_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="c0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="xor_ln12_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="xor_ln12_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_2/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="and_ln13_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_ln13_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="and_ln13_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="c1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="c1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="xor_ln12_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_3/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln12_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="and_ln13_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_ln13_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="and_ln13_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="c2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="c2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln12_5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_5/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln12_6_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_6/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln13_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_4/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="or_ln13_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_2/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="and_ln13_5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_5/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="c3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="c3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="44" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="44" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="90" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="66" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="142"><net_src comp="90" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="66" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="60" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="84" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="161"><net_src comp="84" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="60" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="84" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="60" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="138" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="157" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="54" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="78" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="187" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="198"><net_src comp="78" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="54" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="78" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="54" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="175" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="194" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="48" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="72" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="224" pin="2"/><net_sink comp="117" pin=2"/></net>

<net id="235"><net_src comp="72" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="48" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="72" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="48" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="212" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="231" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="243" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="124" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s0 | {1 }
	Port: s1 | {1 }
	Port: s2 | {1 }
	Port: s3 | {1 }
	Port: cout | {1 }
 - Input state : 
	Port: fulladder_4x : a0 | {1 }
	Port: fulladder_4x : a1 | {1 }
	Port: fulladder_4x : a2 | {1 }
	Port: fulladder_4x : a3 | {1 }
	Port: fulladder_4x : b0 | {1 }
	Port: fulladder_4x : b1 | {1 }
	Port: fulladder_4x : b2 | {1 }
	Port: fulladder_4x : b3 | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     xor_ln12_fu_131     |    0    |    2    |
|          |    xor_ln12_1_fu_144    |    0    |    2    |
|          |    xor_ln12_2_fu_150    |    0    |    2    |
|    xor   |    xor_ln12_3_fu_181    |    0    |    2    |
|          |    xor_ln12_4_fu_187    |    0    |    2    |
|          |    xor_ln12_5_fu_218    |    0    |    2    |
|          |    xor_ln12_6_fu_224    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |        c0_fu_138        |    0    |    2    |
|          |     and_ln13_fu_157     |    0    |    2    |
|          |    and_ln13_1_fu_169    |    0    |    2    |
|    and   |    and_ln13_2_fu_194    |    0    |    2    |
|          |    and_ln13_3_fu_206    |    0    |    2    |
|          |    and_ln13_4_fu_231    |    0    |    2    |
|          |    and_ln13_5_fu_243    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |      or_ln13_fu_163     |    0    |    2    |
|          |        c1_fu_175        |    0    |    2    |
|    or    |     or_ln13_1_fu_200    |    0    |    2    |
|          |        c2_fu_212        |    0    |    2    |
|          |     or_ln13_2_fu_237    |    0    |    2    |
|          |        c3_fu_249        |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |    b3_read_read_fu_48   |    0    |    0    |
|          |    b2_read_read_fu_54   |    0    |    0    |
|          |    b1_read_read_fu_60   |    0    |    0    |
|   read   |    b0_read_read_fu_66   |    0    |    0    |
|          |    a3_read_read_fu_72   |    0    |    0    |
|          |    a2_read_read_fu_78   |    0    |    0    |
|          |    a1_read_read_fu_84   |    0    |    0    |
|          |    a0_read_read_fu_90   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |  write_ln12_write_fu_96 |    0    |    0    |
|          | write_ln12_write_fu_103 |    0    |    0    |
|   write  | write_ln12_write_fu_110 |    0    |    0    |
|          | write_ln12_write_fu_117 |    0    |    0    |
|          | write_ln45_write_fu_124 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    40   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   40   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   40   |
+-----------+--------+--------+
