<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Thu Jul 27 14:34:21 PDT 2017</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2017WW30</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr21</sip_relver>
  <sip_relname>ALL_2017WW30_R1p0_PICr21</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
    </dl>

<dd>1.	<a href="https://hsdes.intel.com/appstore/article/#/1405531913"> 1405531913:</a> "Outstanding consistency checks for LTE after PICr18"</dd>
<dd>2.	<a href="https://hsdes.intel.com/appstore/article/#/1405442134"> 1405442134:</a> "FWD (PCR) Provide option to expose the VISA ID as a top level port (VISA ID is currently defined through a parameter only)"</dd>
<dd>3.	<a href="https://hsdes.intel.com/appstore/article/#/1406280531"> 1406280531:</a> "LTE consistency check error on non-unique PID validation - not gated with MI port unused"</dd>
<dd>4.	<a href="https://hsdes.intel.com/appstore/article/#/1805282179"> 1805282179:</a> "RTL Uniquification issue in PICr20"</dd>
<dd>5.	<a href="https://hsdes.intel.com/appstore/article/#/1406205848"> 1406205848:</a> "[TGP-LP] Clamp-1 UPF file for VNN IPs"</dd>
<dd>6.	<a href="https://hsdes.intel.com/appstore/article/#/1406203169"> 1406203169:</a> "IG description of MinGlobalSpacePID parameter not consistent with actual implementation"</dd>

   </dl> 
   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
  <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the "IOSF_SVC_2017WW29" version of SVC in IRR with constraints on hierarchical headers insertion.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">SIP HSD</a></p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.echo.intel.com/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=all&Ver_id=all&App_id=all&showlatest=0">Zircon Scores</a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
