#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x1e16450 .scope module, "zap_test" "zap_test" 2 1;
 .timescale 0 0;
P_0x1e23fa0 .param/l "AL" 0 3 16, C4<1110>;
P_0x1e23fe0 .param/l "ALU_OPS" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x1e24020 .param/l "ARCH_REGS" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x1e24060 .param/l "CC" 0 3 5, C4<0011>;
P_0x1e240a0 .param/l "CS" 0 3 4, C4<0010>;
P_0x1e240e0 .param/l "EQ" 0 3 2, C4<0000>;
P_0x1e24120 .param/l "GE" 0 3 12, C4<1010>;
P_0x1e24160 .param/l "GT" 0 3 14, C4<1100>;
P_0x1e241a0 .param/l "HI" 0 3 10, C4<1000>;
P_0x1e241e0 .param/l "LE" 0 3 15, C4<1101>;
P_0x1e24220 .param/l "LS" 0 3 11, C4<1001>;
P_0x1e24260 .param/l "LT" 0 3 13, C4<1011>;
P_0x1e242a0 .param/l "MI" 0 3 6, C4<0100>;
P_0x1e242e0 .param/l "NE" 0 3 3, C4<0001>;
P_0x1e24320 .param/l "NV" 0 3 17, C4<1111>;
P_0x1e24360 .param/l "PHY_REGS" 0 2 3, +C4<00000000000000000000000000101110>;
P_0x1e243a0 .param/l "PL" 0 3 7, C4<0101>;
P_0x1e243e0 .param/l "SHIFT_OPS" 0 2 5, +C4<00000000000000000000000000000101>;
P_0x1e24420 .param/l "VC" 0 3 9, C4<0111>;
P_0x1e24460 .param/l "VS" 0 3 8, C4<0110>;
v0x1c29bf0_0 .net/2u *"_s0", 31 0, L_0x1e85690;  1 drivers
v0x1e71530_0 .net/2u *"_s14", 31 0, L_0x1e85b90;  1 drivers
v0x1e715d0_0 .net/2u *"_s16", 0 0, L_0x1e85c30;  1 drivers
v0x1e71670_0 .net/2u *"_s18", 0 0, L_0x1e85cd0;  1 drivers
v0x1e71760_0 .net/2u *"_s4", 0 0, L_0x1e857c0;  1 drivers
v0x1e718a0_0 .net/2u *"_s6", 0 0, L_0x1e858f0;  1 drivers
v0x1e71990_0 .var/2u "i_clk", 0 0;
v0x1e71a30_0 .net/2u "i_data_abort", 0 0, L_0x1e85cd0;  alias, 1 drivers
v0x1e71ad0_0 .net/2u "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1e71c00_0 .var/2u "i_fiq", 0 0;
v0x1e71ca0_0 .net/2u "i_instr_abort", 0 0, L_0x1e858f0;  alias, 1 drivers
v0x1e71d40_0 .net/2u "i_instruction", 31 0, L_0x1e85690;  alias, 1 drivers
v0x1e71de0_0 .net "i_instruction_address", 31 0, v0x1bdba10_0;  1 drivers
v0x1e71e80_0 .var/2u "i_irq", 0 0;
v0x1e71f20_0 .net/2u "i_rd_data", 31 0, L_0x1e85b90;  alias, 1 drivers
v0x1e72050_0 .var/2u "i_reset", 0 0;
v0x1e720f0_0 .net/2u "i_valid", 0 0, L_0x1e857c0;  alias, 1 drivers
v0x1e722a0_0 .net "o_address", 31 0, v0x1e271c0_0;  1 drivers
v0x1e72340_0 .net "o_cpsr", 31 0, v0x1e60150_0;  1 drivers
v0x1e723e0_0 .net "o_fiq_ack", 0 0, v0x1e60260_0;  1 drivers
v0x1e72480_0 .net "o_irq_ack", 0 0, v0x1e5f5c0_0;  1 drivers
v0x1e72520_0 .net "o_mem_reset", 0 0, L_0x1e72d40;  1 drivers
v0x1e725c0_0 .net "o_mem_translate", 0 0, v0x1e276e0_0;  1 drivers
v0x1e726b0_0 .net "o_pc", 31 0, v0x1e60510_0;  1 drivers
v0x1e72750_0 .net "o_read_en", 0 0, L_0x1e85500;  1 drivers
v0x1e72840_0 .net "o_signed_byte_en", 0 0, v0x1e27320_0;  1 drivers
v0x1e72930_0 .net "o_signed_halfword_en", 0 0, v0x1e273e0_0;  1 drivers
v0x1e72a20_0 .net "o_unsigned_byte_en", 0 0, v0x1e27780_0;  1 drivers
v0x1e72b10_0 .net "o_unsigned_halfword_en", 0 0, v0x1e27820_0;  1 drivers
v0x1e72c00_0 .net "o_wr_data", 31 0, v0x1e27580_0;  1 drivers
v0x1e72ca0_0 .net "o_write_en", 0 0, v0x1e27640_0;  1 drivers
E_0x1c36730 .event negedge, v0x1dffd50_0;
L_0x1e85690 .cast/2 32, v0x1bee310_0;
L_0x1e857c0 .cast/2 1, v0x1c2b360_0;
L_0x1e858f0 .cast/2 1, v0x1c09e10_0;
L_0x1e85b90 .cast/2 32, v0x1deec60_0;
L_0x1e85c30 .cast/2 1, v0x1b7be50_0;
L_0x1e85cd0 .cast/2 1, v0x1e174c0_0;
S_0x1de7ab0 .scope module, "u_d_cache" "cache" 2 118, 4 1 0, S_0x1e16450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 1 "o_hit"
    .port_info 6 /OUTPUT 1 "o_miss"
    .port_info 7 /OUTPUT 1 "o_abort"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /INPUT 1 "i_rd_en"
    .port_info 10 /INPUT 1 "i_wr_en"
    .port_info 11 /INPUT 1 "i_recover"
v0x1e1d320_0 .net "i_address", 31 0, v0x1e271c0_0;  alias, 1 drivers
v0x1dffd50_0 .net "i_clk", 0 0, v0x1e71990_0;  1 drivers
v0x1dad8d0_0 .net "i_data", 31 0, v0x1e27580_0;  alias, 1 drivers
v0x1da9f10_0 .net "i_rd_en", 0 0, L_0x1e85500;  alias, 1 drivers
v0x1dd1510_0 .net "i_recover", 0 0, L_0x1e72d40;  alias, 1 drivers
v0x1d94df0_0 .net "i_reset", 0 0, v0x1e72050_0;  1 drivers
v0x1dde300_0 .net "i_wr_en", 0 0, v0x1e27640_0;  alias, 1 drivers
v0x1e07880 .array/2u "mem", 0 65535, 7 0;
v0x1e174c0_0 .var "o_abort", 0 0;
v0x1e089e0_0 .var "o_address", 31 0;
v0x1deec60_0 .var "o_data", 31 0;
v0x1e233f0_0 .var "o_hit", 0 0;
v0x1b7be50_0 .var "o_miss", 0 0;
E_0x1c25080 .event posedge, v0x1dffd50_0;
S_0x1d84b60 .scope module, "u_i_cache" "cache" 2 101, 4 1 0, S_0x1e16450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 1 "o_hit"
    .port_info 6 /OUTPUT 1 "o_miss"
    .port_info 7 /OUTPUT 1 "o_abort"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /INPUT 1 "i_rd_en"
    .port_info 10 /INPUT 1 "i_wr_en"
    .port_info 11 /INPUT 1 "i_recover"
v0x1b7c4d0_0 .net "i_address", 31 0, v0x1e60510_0;  alias, 1 drivers
v0x1b7c080_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
L_0x7f520efa63c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ceb830_0 .net "i_data", 31 0, L_0x7f520efa63c0;  1 drivers
L_0x7f520efa6408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1cbe910_0 .net "i_rd_en", 0 0, L_0x7f520efa6408;  1 drivers
L_0x7f520efa6498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1cae030_0 .net "i_recover", 0 0, L_0x7f520efa6498;  1 drivers
v0x1c9c770_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
L_0x7f520efa6450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c5e3f0_0 .net "i_wr_en", 0 0, L_0x7f520efa6450;  1 drivers
v0x1c713c0 .array/2u "mem", 0 65535, 7 0;
v0x1c09e10_0 .var "o_abort", 0 0;
v0x1bdba10_0 .var "o_address", 31 0;
v0x1bee310_0 .var "o_data", 31 0;
v0x1c2b360_0 .var "o_hit", 0 0;
v0x1bade20_0 .var "o_miss", 0 0;
S_0x1da5cb0 .scope module, "u_zap_top" "zap_top" 2 71, 5 29 0, S_0x1e16450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /INPUT 1 "i_instr_abort"
    .port_info 5 /INPUT 32 "i_instruction_address"
    .port_info 6 /OUTPUT 1 "o_read_en"
    .port_info 7 /OUTPUT 1 "o_write_en"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /OUTPUT 1 "o_unsigned_byte_en"
    .port_info 10 /OUTPUT 1 "o_signed_byte_en"
    .port_info 11 /OUTPUT 1 "o_unsigned_halfword_en"
    .port_info 12 /OUTPUT 1 "o_signed_halfword_en"
    .port_info 13 /OUTPUT 1 "o_mem_translate"
    .port_info 14 /INPUT 1 "i_data_stall"
    .port_info 15 /INPUT 1 "i_data_abort"
    .port_info 16 /INPUT 32 "i_rd_data"
    .port_info 17 /OUTPUT 32 "o_wr_data"
    .port_info 18 /INPUT 1 "i_fiq"
    .port_info 19 /INPUT 1 "i_irq"
    .port_info 20 /OUTPUT 1 "o_fiq_ack"
    .port_info 21 /OUTPUT 1 "o_irq_ack"
    .port_info 22 /OUTPUT 32 "o_pc"
    .port_info 23 /OUTPUT 32 "o_cpsr"
    .port_info 24 /OUTPUT 1 "o_mem_reset"
P_0x1c6ea40 .param/l "ALU_OPS" 0 5 36, +C4<00000000000000000000000000100000>;
P_0x1c6ea80 .param/l "ARCH_REGS" 0 5 32, +C4<00000000000000000000000000100000>;
P_0x1c6eac0 .param/l "DATA_ABORT_VECTOR" 0 5 47, +C4<00000000000000000000000000000000>;
P_0x1c6eb00 .param/l "FIQ_VECTOR" 0 5 48, +C4<00000000000000000000000000000100>;
P_0x1c6eb40 .param/l "INSTRUCTION_ABORT_VECTOR" 0 5 50, +C4<00000000000000000000000000001100>;
P_0x1c6eb80 .param/l "IRQ_VECTOR" 0 5 49, +C4<00000000000000000000000000001000>;
P_0x1c6ebc0 .param/l "PHY_REGS" 0 5 44, +C4<00000000000000000000000000101110>;
P_0x1c6ec00 .param/l "SHIFT_OPS" 0 5 40, +C4<00000000000000000000000000000101>;
P_0x1c6ec40 .param/l "SWI_VECTOR" 0 5 51, +C4<00000000000000000000000000010000>;
P_0x1c6ec80 .param/l "UND_VECTOR" 0 5 52, +C4<00000000000000000000000000010100>;
L_0x1e72d40 .functor BUFZ 1, v0x1e600b0_0, C4<0>, C4<0>, C4<0>;
L_0x1e85500 .functor BUFZ 1, v0x1e27280_0, C4<0>, C4<0>, C4<0>;
v0x1e63f00_0 .net "alu_abt_ff", 0 0, v0x1e268f0_0;  1 drivers
v0x1e64010_0 .net "alu_alu_result_ff", 31 0, v0x1e26990_0;  1 drivers
v0x1e69730_0 .net "alu_alu_result_nxt", 31 0, v0x1cde990_0;  1 drivers
v0x1e697d0_0 .net "alu_dav_ff", 0 0, v0x1e26d00_0;  1 drivers
v0x1e69870_0 .net "alu_dav_nxt", 0 0, v0x1e26dc0_0;  1 drivers
v0x1e699b0_0 .net "alu_destination_index_ff", 5 0, v0x1e26e80_0;  1 drivers
v0x1e69a70_0 .net "alu_fiq_ff", 0 0, v0x1e26f60_0;  1 drivers
v0x1e69b60_0 .net "alu_flags_ff", 3 0, v0x1e27020_0;  1 drivers
v0x1e69c70_0 .net "alu_irq_ff", 0 0, v0x1e27100_0;  1 drivers
v0x1e69da0_0 .net "alu_mem_load_ff", 0 0, v0x1e27280_0;  1 drivers
v0x1e69e40_0 .net "alu_mem_srcdest_index_ff", 5 0, v0x1e274a0_0;  1 drivers
v0x1e69f00_0 .net "alu_pc_plus_8_ff", 31 0, v0x1e279c0_0;  1 drivers
v0x1e6a010_0 .net "alu_swi_ff", 0 0, v0x1e27aa0_0;  1 drivers
v0x1e6a100_0 .net "clear_from_alu", 0 0, v0x1e26c40_0;  1 drivers
v0x1e6a2b0_0 .net "clear_from_writeback", 0 0, v0x1e600b0_0;  1 drivers
v0x1e6a350_0 .net "decode_abt_ff", 0 0, v0x1e43de0_0;  1 drivers
v0x1e6a3f0_0 .net "decode_alu_operation_ff", 4 0, v0x1e43f20_0;  1 drivers
v0x1e6a5a0_0 .net "decode_alu_source_ff", 32 0, v0x1e440c0_0;  1 drivers
v0x1e6a690_0 .net "decode_condition_code", 3 0, v0x1e44260_0;  1 drivers
v0x1e6a780_0 .net "decode_destination_index", 5 0, v0x1e44400_0;  1 drivers
v0x1e6a870_0 .net "decode_fiq_ff", 0 0, v0x1e445a0_0;  1 drivers
v0x1e6a960_0 .net "decode_flag_update_ff", 0 0, v0x1e44700_0;  1 drivers
v0x1e6aa50_0 .net "decode_irq_ff", 0 0, v0x1e44840_0;  1 drivers
v0x1e6ab40_0 .net "decode_mem_load_ff", 0 0, v0x1e43080_0;  1 drivers
v0x1e6ac30_0 .net "decode_mem_pre_index_ff", 0 0, v0x1e44d20_0;  1 drivers
v0x1e6ad20_0 .net "decode_mem_signed_byte_enable_ff", 0 0, v0x1e44e90_0;  1 drivers
v0x1e6ae10_0 .net "decode_mem_signed_halfword_enable_ff", 0 0, v0x1e45000_0;  1 drivers
v0x1e6af00_0 .net "decode_mem_srcdest_index_ff", 5 0, v0x1e45170_0;  1 drivers
v0x1e6b010_0 .net "decode_mem_store_ff", 0 0, v0x1e45310_0;  1 drivers
v0x1e6b100_0 .net "decode_mem_translate_ff", 0 0, v0x1e454a0_0;  1 drivers
v0x1e6b1f0_0 .net "decode_mem_unsigned_byte_enable_ff", 0 0, v0x1e45610_0;  1 drivers
v0x1e6b2e0_0 .net "decode_mem_unsigned_halfword_enable_ff", 0 0, v0x1e45780_0;  1 drivers
v0x1e6b3d0_0 .net "decode_pc_plus_8_ff", 31 0, v0x1e458f0_0;  1 drivers
v0x1e6a500_0 .net "decode_shift_length_ff", 32 0, v0x1e459b0_0;  1 drivers
v0x1e6b6f0_0 .net "decode_shift_operation_ff", 2 0, v0x1e45b70_0;  1 drivers
v0x1e6b800_0 .net "decode_shift_source_ff", 32 0, v0x1e45d40_0;  1 drivers
v0x1e6b910_0 .net "decode_swi_ff", 0 0, v0x1e45fc0_0;  1 drivers
v0x1e6ba00_0 .net "fetch_instr_abort", 0 0, v0x1e475f0_0;  1 drivers
v0x1e6baf0_0 .net "fetch_instruction", 31 0, v0x1e476c0_0;  1 drivers
v0x1e6bbb0_0 .net "fetch_pc_plus_8_ff", 31 0, v0x1e47760_0;  1 drivers
v0x1e6bcc0_0 .net "fetch_valid", 0 0, v0x1e47800_0;  1 drivers
v0x1e6bd60_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
v0x1e6be00_0 .net "i_data_abort", 0 0, L_0x1e85cd0;  alias, 1 drivers
v0x1e6bea0_0 .net "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1e6bf40_0 .net "i_fiq", 0 0, v0x1e71c00_0;  1 drivers
v0x1e6c030_0 .net "i_instr_abort", 0 0, L_0x1e858f0;  alias, 1 drivers
v0x1e6c0d0_0 .net "i_instruction", 31 0, L_0x1e85690;  alias, 1 drivers
v0x1e6c170_0 .net "i_instruction_address", 31 0, v0x1bdba10_0;  alias, 1 drivers
v0x1e6c260_0 .net "i_irq", 0 0, v0x1e71e80_0;  1 drivers
v0x1e6c350_0 .net "i_rd_data", 31 0, L_0x1e85b90;  alias, 1 drivers
v0x1e6c440_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
v0x1e6c4e0_0 .net "i_valid", 0 0, L_0x1e857c0;  alias, 1 drivers
v0x1e6c580_0 .net "issue_abt_ff", 0 0, v0x1e521f0_0;  1 drivers
v0x1e6c670_0 .net "issue_alu_operation_ff", 4 0, v0x1e52290_0;  1 drivers
v0x1e6c760_0 .net "issue_alu_source_ff", 32 0, v0x1e52370_0;  1 drivers
v0x1e6c870_0 .net "issue_alu_source_value_ff", 31 0, v0x1e52450_0;  1 drivers
v0x1e6c980_0 .net "issue_condition_code_ff", 3 0, v0x1e52610_0;  1 drivers
v0x1e6ca90_0 .net "issue_destination_index_ff", 5 0, v0x1e526f0_0;  1 drivers
v0x1e6cba0_0 .net "issue_fiq_ff", 0 0, v0x1e527d0_0;  1 drivers
v0x1e6cc90_0 .net "issue_flag_update_ff", 0 0, v0x1e52890_0;  1 drivers
v0x1e6cd80_0 .net "issue_irq_ff", 0 0, v0x1e52950_0;  1 drivers
v0x1e6ce70_0 .net "issue_mem_load_ff", 0 0, v0x1e52a10_0;  1 drivers
v0x1e6cf60_0 .net "issue_mem_pre_index_ff", 0 0, v0x1e52ad0_0;  1 drivers
v0x1e6d050_0 .net "issue_mem_signed_byte_enable_ff", 0 0, v0x1e52b90_0;  1 drivers
v0x1e6d140_0 .net "issue_mem_signed_halfword_enable_ff", 0 0, v0x1e52c50_0;  1 drivers
v0x1e501e0_0 .net "issue_mem_srcdest_index_ff", 5 0, v0x1e52d10_0;  1 drivers
v0x1e6b470_0 .net "issue_mem_srcdest_value_ff", 31 0, v0x1e52df0_0;  1 drivers
v0x1e6b580_0 .net "issue_mem_store_ff", 0 0, v0x1e515d0_0;  1 drivers
v0x1e6d5f0_0 .net "issue_mem_translate_ff", 0 0, v0x1e532a0_0;  1 drivers
v0x1e6d690_0 .net "issue_mem_unsigned_byte_enable_ff", 0 0, v0x1e53340_0;  1 drivers
v0x1e6d730_0 .net "issue_mem_unsigned_halfword_enable_ff", 0 0, v0x1e533e0_0;  1 drivers
v0x1e6d820_0 .net "issue_pc_plus_8_ff", 31 0, v0x1e53480_0;  1 drivers
v0x1e6d910_0 .net "issue_shift_length_ff", 32 0, v0x1e538e0_0;  1 drivers
v0x1e6da00_0 .net "issue_shift_length_value_ff", 31 0, v0x1e539c0_0;  1 drivers
v0x1e6daf0_0 .net "issue_shift_operation_ff", 2 0, v0x1e53b80_0;  1 drivers
v0x1e6db90_0 .net "issue_shift_source_ff", 32 0, v0x1e53c60_0;  1 drivers
v0x1e6dc80_0 .net "issue_shift_source_value_ff", 31 0, v0x1e53d40_0;  1 drivers
v0x1e6dd20_0 .net "issue_shifter_disable_ff", 0 0, v0x1e53f00_0;  1 drivers
v0x1e6de10_0 .net "issue_swi_ff", 0 0, v0x1e541b0_0;  1 drivers
v0x1e6df00_0 .net "memory_alu_result_ff", 31 0, v0x1e59120_0;  1 drivers
v0x1e6dfa0_0 .net "memory_dav_ff", 0 0, v0x1e591c0_0;  1 drivers
v0x1e6e040_0 .net "memory_destination_index_ff", 5 0, v0x1e59370_0;  1 drivers
v0x1e6e0e0_0 .net "memory_fiq_ff", 0 0, v0x1e59410_0;  1 drivers
v0x1e6e1d0_0 .net "memory_flags_ff", 3 0, v0x1e594b0_0;  1 drivers
v0x1e6e2c0_0 .net "memory_instr_abort_ff", 0 0, v0x1e59550_0;  1 drivers
v0x1e6e3b0_0 .net "memory_irq_ff", 0 0, v0x1e595f0_0;  1 drivers
v0x1e6e4a0_0 .net "memory_mem_load_ff", 0 0, v0x1e59690_0;  1 drivers
v0x1e6e590_0 .net "memory_mem_srcdest_index_ff", 5 0, v0x1e59730_0;  1 drivers
v0x1e6e630_0 .net "memory_pc_plus_8_ff", 31 0, v0x1e597d0_0;  1 drivers
v0x1e6e720_0 .net "memory_swi_ff", 0 0, v0x1e59870_0;  1 drivers
v0x1e6e810_0 .net "o_address", 31 0, v0x1e271c0_0;  alias, 1 drivers
v0x1e6e900_0 .net "o_cpsr", 31 0, v0x1e60150_0;  alias, 1 drivers
v0x1e6e9a0_0 .net "o_fiq_ack", 0 0, v0x1e60260_0;  alias, 1 drivers
v0x1e6ea40_0 .net "o_irq_ack", 0 0, v0x1e5f5c0_0;  alias, 1 drivers
v0x1e6eae0_0 .net "o_mem_reset", 0 0, L_0x1e72d40;  alias, 1 drivers
v0x1e6eb80_0 .net "o_mem_translate", 0 0, v0x1e276e0_0;  alias, 1 drivers
v0x1e6ec20_0 .net "o_pc", 31 0, v0x1e60510_0;  alias, 1 drivers
v0x1e6ed10_0 .net "o_read_en", 0 0, L_0x1e85500;  alias, 1 drivers
v0x1e6edb0_0 .net "o_signed_byte_en", 0 0, v0x1e27320_0;  alias, 1 drivers
v0x1e6ee50_0 .net "o_signed_halfword_en", 0 0, v0x1e273e0_0;  alias, 1 drivers
v0x1e6eef0_0 .net "o_unsigned_byte_en", 0 0, v0x1e27780_0;  alias, 1 drivers
v0x1e6ef90_0 .net "o_unsigned_halfword_en", 0 0, v0x1e27820_0;  alias, 1 drivers
v0x1e6f030_0 .net "o_wr_data", 31 0, v0x1e27580_0;  alias, 1 drivers
v0x1e6f120_0 .net "o_write_en", 0 0, v0x1e27640_0;  alias, 1 drivers
v0x1e6f210_0 .net "pc_from_alu", 31 0, v0x1e278e0_0;  1 drivers
v0x1e6f300_0 .net "rd_data_0", 31 0, v0x1e605b0_0;  1 drivers
v0x1e6f3f0_0 .net "rd_data_1", 31 0, v0x1e60650_0;  1 drivers
v0x1e6f4e0_0 .net "rd_data_2", 31 0, v0x1e606f0_0;  1 drivers
v0x1e6f5d0_0 .net "rd_data_3", 31 0, v0x1e60790_0;  1 drivers
v0x1e6f6c0_0 .net "rd_index_0", 5 0, v0x1e53560_0;  1 drivers
v0x1e6f7b0_0 .net "rd_index_1", 5 0, v0x1e53640_0;  1 drivers
v0x1e6f8a0_0 .net "rd_index_2", 5 0, v0x1e53720_0;  1 drivers
v0x1e6f990_0 .net "rd_index_3", 5 0, v0x1e53800_0;  1 drivers
v0x1e6fa80_0 .net "shifter_abt_ff", 0 0, v0x1e679e0_0;  1 drivers
v0x1e6fb70_0 .net "shifter_alu_operation_ff", 4 0, v0x1e67a80_0;  1 drivers
v0x1e6fc60_0 .net "shifter_alu_source_value_ff", 31 0, v0x1e67b20_0;  1 drivers
v0x1e6fd50_0 .net "shifter_condition_code_ff", 3 0, v0x1e67bf0_0;  1 drivers
v0x1e6fe40_0 .net "shifter_destination_index_ff", 5 0, v0x1e67cc0_0;  1 drivers
v0x1e6fee0_0 .net "shifter_fiq_ff", 0 0, v0x1e67db0_0;  1 drivers
v0x1e6ffd0_0 .net "shifter_flag_update_ff", 0 0, v0x1e67e50_0;  1 drivers
v0x1e700c0_0 .net "shifter_irq_ff", 0 0, v0x1e67f20_0;  1 drivers
v0x1e701b0_0 .net "shifter_mem_load_ff", 0 0, v0x1e67ff0_0;  1 drivers
v0x1e70250_0 .net "shifter_mem_pre_index_ff", 0 0, v0x1e680e0_0;  1 drivers
v0x1e70340_0 .net "shifter_mem_signed_byte_enable_ff", 0 0, v0x1e68180_0;  1 drivers
v0x1e70430_0 .net "shifter_mem_signed_halfword_enable_ff", 0 0, v0x1e68250_0;  1 drivers
v0x1e70520_0 .net "shifter_mem_srcdest_index_ff", 5 0, v0x1e68320_0;  1 drivers
v0x1e705c0_0 .net "shifter_mem_srcdest_value_ff", 31 0, v0x1e68410_0;  1 drivers
v0x1e706b0_0 .net "shifter_mem_store_ff", 0 0, v0x1e684b0_0;  1 drivers
v0x1e707a0_0 .net "shifter_mem_translate_ff", 0 0, v0x1e68580_0;  1 drivers
v0x1e6d1e0_0 .net "shifter_mem_unsigned_byte_enable_ff", 0 0, v0x1e68650_0;  1 drivers
v0x1e6d2d0_0 .net "shifter_mem_unsigned_halfword_enable_ff", 0 0, v0x1e68720_0;  1 drivers
v0x1e6d3c0_0 .net "shifter_pc_plus_8_ff", 31 0, v0x1e687f0_0;  1 drivers
v0x1e6d4d0_0 .net "shifter_rrx_ff", 0 0, v0x1e688c0_0;  1 drivers
v0x1e71050_0 .net "shifter_shift_carry_ff", 0 0, v0x1e68990_0;  1 drivers
v0x1e710f0_0 .net "shifter_shift_operation_ff", 2 0, v0x1e68a60_0;  1 drivers
v0x1e71190_0 .net "shifter_shifted_source_value_ff", 31 0, v0x1e68b00_0;  1 drivers
v0x1e71230_0 .net "shifter_swi_ff", 0 0, v0x1e68bd0_0;  1 drivers
v0x1e712d0_0 .net "stall_from_decode", 0 0, v0x1e45f00_0;  1 drivers
v0x1e71370_0 .net "stall_from_issue", 0 0, v0x1e54080_0;  1 drivers
S_0x1da5340 .scope module, "u_zap_alu_main" "zap_alu_main" 5 507, 6 24 0, S_0x1da5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cpsr_ff"
    .port_info 3 /INPUT 1 "i_clear_from_writeback"
    .port_info 4 /INPUT 1 "i_data_stall"
    .port_info 5 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 6 /INPUT 32 "i_alu_source_value_ff"
    .port_info 7 /INPUT 32 "i_shifted_source_value_ff"
    .port_info 8 /INPUT 1 "i_shift_carry_ff"
    .port_info 9 /INPUT 1 "i_rrx_ff"
    .port_info 10 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 11 /INPUT 1 "i_abt_ff"
    .port_info 12 /INPUT 1 "i_irq_ff"
    .port_info 13 /INPUT 1 "i_fiq_ff"
    .port_info 14 /INPUT 1 "i_swi_ff"
    .port_info 15 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 16 /INPUT 1 "i_mem_load_ff"
    .port_info 17 /INPUT 1 "i_mem_store_ff"
    .port_info 18 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 19 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_translate_ff"
    .port_info 24 /INPUT 4 "i_condition_code_ff"
    .port_info 25 /INPUT 6 "i_destination_index_ff"
    .port_info 26 /INPUT 5 "i_alu_operation_ff"
    .port_info 27 /INPUT 1 "i_flag_update_ff"
    .port_info 28 /OUTPUT 32 "o_alu_result_nxt"
    .port_info 29 /OUTPUT 32 "o_alu_result_ff"
    .port_info 30 /OUTPUT 1 "o_abt_ff"
    .port_info 31 /OUTPUT 1 "o_irq_ff"
    .port_info 32 /OUTPUT 1 "o_fiq_ff"
    .port_info 33 /OUTPUT 1 "o_swi_ff"
    .port_info 34 /OUTPUT 1 "o_dav_ff"
    .port_info 35 /OUTPUT 1 "o_dav_nxt"
    .port_info 36 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 37 /OUTPUT 32 "o_mem_address_ff"
    .port_info 38 /OUTPUT 1 "o_clear_from_alu"
    .port_info 39 /OUTPUT 32 "o_pc_from_alu"
    .port_info 40 /OUTPUT 6 "o_destination_index_ff"
    .port_info 41 /OUTPUT 4 "o_flags_ff"
    .port_info 42 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 43 /OUTPUT 1 "o_mem_load_ff"
    .port_info 44 /OUTPUT 1 "o_mem_store_ff"
    .port_info 45 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 46 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 47 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 48 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 49 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 50 /OUTPUT 1 "o_mem_translate_ff"
P_0x1e244b0 .param/l "ADC" 0 7 7, C4<0101>;
P_0x1e244f0 .param/l "ADD" 0 7 6, C4<0100>;
P_0x1e24530 .param/l "AL" 0 3 16, C4<1110>;
P_0x1e24570 .param/l "ALU_OPS" 0 6 27, +C4<00000000000000000000000000100000>;
P_0x1e245b0 .param/l "AND" 0 7 2, C4<0000>;
P_0x1e245f0 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x1e24630 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x1e24670 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x1e246b0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x1e246f0 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x1e24730 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x1e24770 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x1e247b0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x1e247f0 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x1e24830 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x1e24870 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x1e248b0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x1e248f0 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x1e24930 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x1e24970 .param/l "BIC" 0 7 16, C4<1110>;
P_0x1e249b0 .param/l "C" 1 6 103, +C4<00000000000000000000000000000001>;
P_0x1e249f0 .param/l "CC" 0 3 5, C4<0011>;
P_0x1e24a30 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x1e24a70 .param/l "CMN" 0 7 13, C4<1011>;
P_0x1e24ab0 .param/l "CMP" 0 7 12, C4<1010>;
P_0x1e24af0 .param/l "CS" 0 3 4, C4<0010>;
P_0x1e24b30 .param/l "EOR" 0 7 3, C4<0001>;
P_0x1e24b70 .param/l "EQ" 0 3 2, C4<0000>;
P_0x1e24bb0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x1e24bf0 .param/l "GE" 0 3 12, C4<1010>;
P_0x1e24c30 .param/l "GT" 0 3 14, C4<1100>;
P_0x1e24c70 .param/l "HI" 0 3 10, C4<1000>;
P_0x1e24cb0 .param/l "LE" 0 3 15, C4<1101>;
P_0x1e24cf0 .param/l "LS" 0 3 11, C4<1001>;
P_0x1e24d30 .param/l "LT" 0 3 13, C4<1011>;
P_0x1e24d70 .param/l "MI" 0 3 6, C4<0100>;
P_0x1e24db0 .param/l "MLA" 0 7 19, C4<10001>;
P_0x1e24df0 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x1e24e30 .param/l "MOV" 0 7 15, C4<1101>;
P_0x1e24e70 .param/l "MUL" 0 7 18, C4<10000>;
P_0x1e24eb0 .param/l "MVN" 0 7 17, C4<1111>;
P_0x1e24ef0 .param/l "N" 1 6 101, +C4<00000000000000000000000000000011>;
P_0x1e24f30 .param/l "NE" 0 3 3, C4<0001>;
P_0x1e24f70 .param/l "NV" 0 3 17, C4<1111>;
P_0x1e24fb0 .param/l "ORR" 0 7 14, C4<1100>;
P_0x1e24ff0 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x1e25030 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x1e25070 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x1e250b0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x1e250f0 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x1e25130 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x1e25170 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x1e251b0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x1e251f0 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x1e25230 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x1e25270 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x1e252b0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x1e252f0 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x1e25330 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x1e25370 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x1e253b0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x1e253f0 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x1e25430 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x1e25470 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x1e254b0 .param/l "PHY_REGS" 0 6 25, +C4<00000000000000000000000000101110>;
P_0x1e254f0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x1e25530 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x1e25570 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x1e255b0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x1e255f0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x1e25630 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x1e25670 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x1e256b0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x1e256f0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x1e25730 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x1e25770 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x1e257b0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x1e257f0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x1e25830 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x1e25870 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x1e258b0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x1e258f0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x1e25930 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x1e25970 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x1e259b0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x1e259f0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x1e25a30 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x1e25a70 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x1e25ab0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x1e25af0 .param/l "PL" 0 3 7, C4<0101>;
P_0x1e25b30 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x1e25b70 .param/l "RSB" 0 7 5, C4<0011>;
P_0x1e25bb0 .param/l "RSC" 0 7 9, C4<0111>;
P_0x1e25bf0 .param/l "SBC" 0 7 8, C4<0110>;
P_0x1e25c30 .param/l "SHIFT_OPS" 0 6 26, +C4<00000000000000000000000000000101>;
P_0x1e25c70 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x1e25cb0 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x1e25cf0 .param/l "SUB" 0 7 4, C4<0010>;
P_0x1e25d30 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x1e25d70 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x1e25db0 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x1e25df0 .param/l "TST" 0 7 10, C4<1000>;
P_0x1e25e30 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x1e25e70 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x1e25eb0 .param/l "V" 1 6 104, +C4<00000000000000000000000000000000>;
P_0x1e25ef0 .param/l "VC" 0 3 9, C4<0111>;
P_0x1e25f30 .param/l "VS" 0 3 8, C4<0110>;
P_0x1e25f70 .param/l "Z" 1 6 102, +C4<00000000000000000000000000000010>;
v0x1c96090_0 .var "flags_ff", 3 0;
v0x1ca41a0_0 .var "flags_nxt", 3 0;
v0x1ca4260_0 .net "i_abt_ff", 0 0, v0x1e679e0_0;  alias, 1 drivers
v0x1ca4300_0 .net "i_alu_operation_ff", 4 0, v0x1e67a80_0;  alias, 1 drivers
v0x1ca43e0_0 .net "i_alu_source_value_ff", 31 0, v0x1e67b20_0;  alias, 1 drivers
v0x1cbe3d0_0 .net "i_clear_from_writeback", 0 0, v0x1e600b0_0;  alias, 1 drivers
v0x1cbe490_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
v0x1cbe530_0 .net "i_condition_code_ff", 3 0, v0x1e67bf0_0;  alias, 1 drivers
v0x1cbe610_0 .net "i_cpsr_ff", 31 0, v0x1e60150_0;  alias, 1 drivers
v0x1cbe6f0_0 .net "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1ceb350_0 .net "i_destination_index_ff", 5 0, v0x1e67cc0_0;  alias, 1 drivers
v0x1ceb410_0 .net "i_fiq_ff", 0 0, v0x1e67db0_0;  alias, 1 drivers
v0x1ceb4d0_0 .net "i_flag_update_ff", 0 0, v0x1e67e50_0;  alias, 1 drivers
v0x1ceb590_0 .net "i_irq_ff", 0 0, v0x1e67f20_0;  alias, 1 drivers
v0x1ceb650_0 .net "i_mem_load_ff", 0 0, v0x1e67ff0_0;  alias, 1 drivers
v0x1cde810_0 .net "i_mem_pre_index_ff", 0 0, v0x1e680e0_0;  alias, 1 drivers
v0x1cde8d0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x1e68180_0;  alias, 1 drivers
v0x1cdea80_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x1e68250_0;  alias, 1 drivers
v0x1cdeb20_0 .net "i_mem_srcdest_index_ff", 5 0, v0x1e68320_0;  alias, 1 drivers
v0x1b7b870_0 .net "i_mem_srcdest_value_ff", 31 0, v0x1e68410_0;  alias, 1 drivers
v0x1b7b930_0 .net "i_mem_store_ff", 0 0, v0x1e684b0_0;  alias, 1 drivers
v0x1b7b9f0_0 .net "i_mem_translate_ff", 0 0, v0x1e68580_0;  alias, 1 drivers
v0x1b7bab0_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x1e68650_0;  alias, 1 drivers
v0x1b7bb70_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x1e68720_0;  alias, 1 drivers
v0x1e26490_0 .net "i_pc_plus_8_ff", 31 0, v0x1e687f0_0;  alias, 1 drivers
v0x1e26530_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
v0x1e265d0_0 .net "i_rrx_ff", 0 0, v0x1e688c0_0;  alias, 1 drivers
v0x1e26670_0 .net "i_shift_carry_ff", 0 0, v0x1e68990_0;  alias, 1 drivers
v0x1e26710_0 .net "i_shifted_source_value_ff", 31 0, v0x1e68b00_0;  alias, 1 drivers
v0x1e267b0_0 .net "i_swi_ff", 0 0, v0x1e68bd0_0;  alias, 1 drivers
v0x1e26850_0 .var "mem_address_nxt", 31 0;
v0x1e268f0_0 .var "o_abt_ff", 0 0;
v0x1e26990_0 .var "o_alu_result_ff", 31 0;
v0x1cde990_0 .var "o_alu_result_nxt", 31 0;
v0x1e26c40_0 .var "o_clear_from_alu", 0 0;
v0x1e26d00_0 .var "o_dav_ff", 0 0;
v0x1e26dc0_0 .var "o_dav_nxt", 0 0;
v0x1e26e80_0 .var "o_destination_index_ff", 5 0;
v0x1e26f60_0 .var "o_fiq_ff", 0 0;
v0x1e27020_0 .var "o_flags_ff", 3 0;
v0x1e27100_0 .var "o_irq_ff", 0 0;
v0x1e271c0_0 .var "o_mem_address_ff", 31 0;
v0x1e27280_0 .var "o_mem_load_ff", 0 0;
v0x1e27320_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x1e273e0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x1e274a0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1e27580_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x1e27640_0 .var "o_mem_store_ff", 0 0;
v0x1e276e0_0 .var "o_mem_translate_ff", 0 0;
v0x1e27780_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x1e27820_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x1e278e0_0 .var "o_pc_from_alu", 31 0;
v0x1e279c0_0 .var "o_pc_plus_8_ff", 31 0;
v0x1e27aa0_0 .var "o_swi_ff", 0 0;
v0x1e27b60_0 .var "rm", 31 0;
v0x1e27c40_0 .var "rn", 31 0;
E_0x1da4150/0 .event edge, v0x1ca4300_0, v0x1cbe530_0, v0x1c96090_0, v0x1e157a0_0;
E_0x1da4150/1 .event edge, v0x1e27c40_0, v0x1e27b60_0, v0x1e265d0_0, v0x1ceb4d0_0;
E_0x1da4150/2 .event edge, v0x1cbe610_0, v0x1e156c0_0, v0x1da46d0_0, v0x1cde810_0;
E_0x1da4150/3 .event edge, v0x1cc9690_0;
E_0x1da4150 .event/or E_0x1da4150/0, E_0x1da4150/1, E_0x1da4150/2, E_0x1da4150/3;
E_0x1da4260 .event edge, v0x1cbe530_0, v0x1c96090_0;
E_0x1da2580 .event edge, v0x1ceb350_0, v0x1cde990_0;
E_0x1d54a00 .event edge, v0x1e26710_0, v0x1ca43e0_0, v0x1c96090_0;
S_0x1bab530 .scope begin, "blk1" "blk1" 6 218, 6 218 0, S_0x1da5340;
 .timescale 0 0;
v0x1e157a0_0 .var "opcode", 4 0;
v0x1cc9690_0 .var "rd", 31 0;
S_0x1d45170 .scope begin, "blk2" "blk2" 6 236, 6 236 0, S_0x1bab530;
 .timescale 0 0;
v0x1da46d0_0 .var "exp_mask", 31 0;
v0x1e156c0_0 .var/i "i", 31 0;
S_0x1cac910 .scope begin, "blk3" "blk3" 6 256, 6 256 0, S_0x1bab530;
 .timescale 0 0;
S_0x1cc9770 .scope function, "is_cc_satisfied" "is_cc_satisfied" 6 357, 6 357 0, S_0x1da5340;
 .timescale 0 0;
v0x1ce36d0_0 .var "c", 0 0;
v0x1ce3770_0 .var "cc", 3 0;
v0x1ce3850_0 .var "fl", 3 0;
v0x1ce3910_0 .var "is_cc_satisfied", 0 0;
v0x1ce39d0_0 .var "n", 0 0;
v0x1ba1e30_0 .var "ok", 0 0;
v0x1ba1ef0_0 .var "v", 0 0;
v0x1ba1fb0_0 .var "z", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied ;
    %load/vec4 v0x1ce3850_0;
    %split/vec4 1;
    %store/vec4 v0x1ba1ef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1ce36d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1ba1fb0_0, 0, 1;
    %store/vec4 v0x1ce39d0_0, 0, 1;
    %load/vec4 v0x1ce3770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %load/vec4 v0x1ba1fb0_0;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.1 ;
    %load/vec4 v0x1ba1fb0_0;
    %nor/r;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.2 ;
    %load/vec4 v0x1ce36d0_0;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.3 ;
    %load/vec4 v0x1ce36d0_0;
    %nor/r;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.4 ;
    %load/vec4 v0x1ce39d0_0;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.5 ;
    %load/vec4 v0x1ce39d0_0;
    %nor/r;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.6 ;
    %load/vec4 v0x1ba1ef0_0;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.7 ;
    %load/vec4 v0x1ba1ef0_0;
    %nor/r;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.8 ;
    %load/vec4 v0x1ce36d0_0;
    %load/vec4 v0x1ba1fb0_0;
    %nor/r;
    %and;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.9 ;
    %load/vec4 v0x1ce36d0_0;
    %nor/r;
    %load/vec4 v0x1ba1fb0_0;
    %or;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v0x1ce39d0_0;
    %load/vec4 v0x1ba1ef0_0;
    %xor;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v0x1ce39d0_0;
    %load/vec4 v0x1ba1ef0_0;
    %xor;
    %nor/r;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0x1ce39d0_0;
    %load/vec4 v0x1ba1ef0_0;
    %xor;
    %load/vec4 v0x1ba1fb0_0;
    %nor/r;
    %and;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x1ce39d0_0;
    %load/vec4 v0x1ba1ef0_0;
    %xor;
    %nor/r;
    %load/vec4 v0x1ba1fb0_0;
    %or;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba1e30_0, 0, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v0x1ba1e30_0;
    %store/vec4 v0x1ce3910_0, 0, 1;
    %end;
S_0x1c25560 .scope function, "process_arithmetic_instructions" "process_arithmetic_instructions" 6 313, 6 313 0, S_0x1da5340;
 .timescale 0 0;
v0x1bd4b90_0 .var "flags", 3 0;
v0x1bd4c90_0 .var "i_flag_upd", 0 0;
v0x1bdb4a0_0 .var "op", 4 0;
v0x1bdb560_0 .var "process_arithmetic_instructions", 35 0;
v0x1bdb640_0 .var "rm", 31 0;
v0x1bdb770_0 .var "rn", 31 0;
v0x1c02670_0 .var "rrx", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.process_arithmetic_instructions ;
    %fork t_1, S_0x1c25730;
    %jmp t_0;
    .scope S_0x1c25730;
t_1 ;
    %load/vec4 v0x1c02670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x1bd4b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1bdb640_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1bdb640_0, 0, 32;
T_1.17 ;
    %load/vec4 v0x1bdb4a0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.19 ;
    %load/vec4 v0x1bdb770_0;
    %pad/u 33;
    %load/vec4 v0x1bdb640_0;
    %pad/u 33;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x1bd4aa0_0, 0, 32;
    %store/vec4 v0x1ba2070_0, 0, 1;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v0x1bdb770_0;
    %pad/u 33;
    %load/vec4 v0x1bdb640_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x1bd4b90_0;
    %parti/s 1, 1, 2;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x1bd4aa0_0, 0, 32;
    %store/vec4 v0x1ba2070_0, 0, 1;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v0x1bdb770_0;
    %pad/u 33;
    %load/vec4 v0x1bdb640_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x1bd4aa0_0, 0, 32;
    %store/vec4 v0x1ba2070_0, 0, 1;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v0x1bdb770_0;
    %pad/u 33;
    %load/vec4 v0x1bdb640_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x1bd4aa0_0, 0, 32;
    %store/vec4 v0x1ba2070_0, 0, 1;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v0x1bdb770_0;
    %pad/u 33;
    %load/vec4 v0x1bdb640_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0x1bd4b90_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x1bd4aa0_0, 0, 32;
    %store/vec4 v0x1ba2070_0, 0, 1;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v0x1bdb640_0;
    %pad/u 33;
    %load/vec4 v0x1bdb770_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0x1bd4b90_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x1bd4aa0_0, 0, 32;
    %store/vec4 v0x1ba2070_0, 0, 1;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0x1bdb640_0;
    %pad/u 33;
    %load/vec4 v0x1bdb770_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x1bd4aa0_0, 0, 32;
    %store/vec4 v0x1ba2070_0, 0, 1;
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v0x1bdb640_0;
    %pad/u 33;
    %load/vec4 v0x1bdb770_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x1bd4aa0_0, 0, 32;
    %store/vec4 v0x1ba2070_0, 0, 1;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %load/vec4 v0x1bd4b90_0;
    %store/vec4 v0x1bd49c0_0, 0, 4;
    %load/vec4 v0x1bd4c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v0x1bd4aa0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd49c0_0, 4, 1;
T_1.30 ;
    %load/vec4 v0x1bd4aa0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd49c0_0, 4, 1;
T_1.32 ;
    %load/vec4 v0x1ba2070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd49c0_0, 4, 1;
T_1.34 ;
    %load/vec4 v0x1bdb770_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x1bdb640_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1bd4aa0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x1bdb770_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd49c0_0, 4, 1;
T_1.36 ;
T_1.28 ;
    %load/vec4 v0x1bd49c0_0;
    %load/vec4 v0x1bd4aa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1bdb560_0, 0, 36;
    %end;
    .scope S_0x1c25560;
t_0 %join;
    %end;
S_0x1c25730 .scope begin, "blk3" "blk3" 6 315, 6 315 0, S_0x1c25560;
 .timescale 0 0;
v0x1ba2070_0 .var "c", 0 0;
v0x1bd49c0_0 .var "flags_out", 3 0;
v0x1bd4aa0_0 .var "rd", 31 0;
S_0x1c02730 .scope function, "process_logical_instructions" "process_logical_instructions" 6 271, 6 271 0, S_0x1da5340;
 .timescale 0 0;
v0x1c5def0_0 .var "flags", 3 0;
v0x1c5dff0_0 .var "i_flag_upd", 0 0;
v0x1c5e0b0_0 .var "op", 4 0;
v0x1c5e170_0 .var "process_logical_instructions", 35 0;
v0x1c95dc0_0 .var "rm", 31 0;
v0x1c95ef0_0 .var "rn", 31 0;
v0x1c95fd0_0 .var "rrx", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.process_logical_instructions ;
    %fork t_3, S_0x1c57010;
    %jmp t_2;
    .scope S_0x1c57010;
t_3 ;
    %load/vec4 v0x1c95fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %load/vec4 v0x1c5def0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1c95dc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1c95dc0_0, 0, 32;
    %load/vec4 v0x1c95dc0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x1c02900_0, 0, 1;
T_2.38 ;
    %load/vec4 v0x1c5e0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_2.47, 6;
    %jmp T_2.48;
T_2.40 ;
    %load/vec4 v0x1c95ef0_0;
    %load/vec4 v0x1c95dc0_0;
    %and;
    %store/vec4 v0x1c57300_0, 0, 32;
    %jmp T_2.48;
T_2.41 ;
    %load/vec4 v0x1c95ef0_0;
    %load/vec4 v0x1c95dc0_0;
    %xor;
    %store/vec4 v0x1c57300_0, 0, 32;
    %jmp T_2.48;
T_2.42 ;
    %load/vec4 v0x1c95ef0_0;
    %load/vec4 v0x1c95dc0_0;
    %inv;
    %and;
    %store/vec4 v0x1c57300_0, 0, 32;
    %jmp T_2.48;
T_2.43 ;
    %load/vec4 v0x1c95dc0_0;
    %store/vec4 v0x1c57300_0, 0, 32;
    %jmp T_2.48;
T_2.44 ;
    %load/vec4 v0x1c95dc0_0;
    %inv;
    %store/vec4 v0x1c57300_0, 0, 32;
    %jmp T_2.48;
T_2.45 ;
    %load/vec4 v0x1c95ef0_0;
    %load/vec4 v0x1c95dc0_0;
    %or;
    %store/vec4 v0x1c57300_0, 0, 32;
    %jmp T_2.48;
T_2.46 ;
    %load/vec4 v0x1c95ef0_0;
    %load/vec4 v0x1c95dc0_0;
    %and;
    %store/vec4 v0x1c57300_0, 0, 32;
    %jmp T_2.48;
T_2.47 ;
    %load/vec4 v0x1c95ef0_0;
    %load/vec4 v0x1c95ef0_0;
    %xor;
    %store/vec4 v0x1c57300_0, 0, 32;
    %jmp T_2.48;
T_2.48 ;
    %pop/vec4 1;
    %load/vec4 v0x1c5def0_0;
    %store/vec4 v0x1c57200_0, 0, 4;
    %load/vec4 v0x1c95fd0_0;
    %load/vec4 v0x1c5dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.49, 8;
    %load/vec4 v0x1c02900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c57200_0, 4, 1;
T_2.49 ;
    %load/vec4 v0x1c57300_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1c5dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.51, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c57200_0, 4, 1;
T_2.51 ;
    %load/vec4 v0x1c57300_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x1c5dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.53, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c57200_0, 4, 1;
T_2.53 ;
    %load/vec4 v0x1c57200_0;
    %load/vec4 v0x1c57300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1c5e170_0, 0, 36;
    %end;
    .scope S_0x1c02730;
t_2 %join;
    %end;
S_0x1c57010 .scope begin, "blk2" "blk2" 6 273, 6 273 0, S_0x1c02730;
 .timescale 0 0;
v0x1c57200_0 .var "flags_out", 3 0;
v0x1c57300_0 .var "rd", 31 0;
v0x1c02900_0 .var "tmp_carry", 0 0;
S_0x1da3be0 .scope module, "u_zap_decode_main" "zap_decode_main" 5 279, 9 25 0, S_0x1da5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_issue"
    .port_info 6 /INPUT 1 "i_irq"
    .port_info 7 /INPUT 1 "i_fiq"
    .port_info 8 /INPUT 1 "i_abt"
    .port_info 9 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 10 /INPUT 32 "i_cpu_mode"
    .port_info 11 /INPUT 32 "i_instruction"
    .port_info 12 /INPUT 1 "i_instruction_valid"
    .port_info 13 /OUTPUT 4 "o_condition_code_ff"
    .port_info 14 /OUTPUT 6 "o_destination_index_ff"
    .port_info 15 /OUTPUT 33 "o_alu_source_ff"
    .port_info 16 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 17 /OUTPUT 33 "o_shift_source_ff"
    .port_info 18 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 19 /OUTPUT 33 "o_shift_length_ff"
    .port_info 20 /OUTPUT 1 "o_flag_update_ff"
    .port_info 21 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 22 /OUTPUT 1 "o_mem_load_ff"
    .port_info 23 /OUTPUT 1 "o_mem_store_ff"
    .port_info 24 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 25 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 26 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 27 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 28 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 29 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 30 /OUTPUT 1 "o_stall_from_decode"
    .port_info 31 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 32 /OUTPUT 1 "o_irq_ff"
    .port_info 33 /OUTPUT 1 "o_fiq_ff"
    .port_info 34 /OUTPUT 1 "o_abt_ff"
    .port_info 35 /OUTPUT 1 "o_swi_ff"
P_0x1e28570 .param/l "ABT" 0 10 4, C4<10111>;
P_0x1e285b0 .param/l "AL" 0 3 16, C4<1110>;
P_0x1e285f0 .param/l "ALU_OPS" 0 9 32, +C4<00000000000000000000000000100000>;
P_0x1e28630 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x1e28670 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x1e286b0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x1e286f0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x1e28730 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x1e28770 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x1e287b0 .param/l "ARCH_REGS" 0 9 28, +C4<00000000000000000000000000100000>;
P_0x1e287f0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x1e28830 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x1e28870 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x1e288b0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x1e288f0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x1e28930 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x1e28970 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x1e289b0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x1e289f0 .param/l "CC" 0 3 5, C4<0011>;
P_0x1e28a30 .param/l "CS" 0 3 4, C4<0010>;
P_0x1e28a70 .param/l "EQ" 0 3 2, C4<0000>;
P_0x1e28ab0 .param/l "FIQ" 0 10 2, C4<10001>;
P_0x1e28af0 .param/l "GE" 0 3 12, C4<1010>;
P_0x1e28b30 .param/l "GT" 0 3 14, C4<1100>;
P_0x1e28b70 .param/l "HI" 0 3 10, C4<1000>;
P_0x1e28bb0 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x1e28bf0 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x1e28c30 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0x1e28c70 .param/l "LE" 0 3 15, C4<1101>;
P_0x1e28cb0 .param/l "LS" 0 3 11, C4<1001>;
P_0x1e28cf0 .param/l "LT" 0 3 13, C4<1011>;
P_0x1e28d30 .param/l "MI" 0 3 6, C4<0100>;
P_0x1e28d70 .param/l "NE" 0 3 3, C4<0001>;
P_0x1e28db0 .param/l "NV" 0 3 17, C4<1111>;
P_0x1e28df0 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x1e28e30 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x1e28e70 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x1e28eb0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x1e28ef0 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x1e28f30 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x1e28f70 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x1e28fb0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x1e28ff0 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x1e29030 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x1e29070 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x1e290b0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x1e290f0 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x1e29130 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x1e29170 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x1e291b0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x1e291f0 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x1e29230 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x1e29270 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x1e292b0 .param/l "PHY_REGS" 0 9 39, +C4<00000000000000000000000000101110>;
P_0x1e292f0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x1e29330 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x1e29370 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x1e293b0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x1e293f0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x1e29430 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x1e29470 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x1e294b0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x1e294f0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x1e29530 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x1e29570 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x1e295b0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x1e295f0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x1e29630 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x1e29670 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x1e296b0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x1e296f0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x1e29730 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x1e29770 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x1e297b0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x1e297f0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x1e29830 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x1e29870 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x1e298b0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x1e298f0 .param/l "PL" 0 3 7, C4<0101>;
P_0x1e29930 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x1e29970 .param/l "SHIFT_OPS" 0 9 36, +C4<00000000000000000000000000000101>;
P_0x1e299b0 .param/l "SVC" 0 10 5, C4<10011>;
P_0x1e299f0 .param/l "SYS" 0 10 7, C4<11111>;
P_0x1e29a30 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x1e29a70 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x1e29ab0 .param/l "UND" 0 10 8, C4<11011>;
P_0x1e29af0 .param/l "USR" 0 10 6, C4<10000>;
P_0x1e29b30 .param/l "VC" 0 3 9, C4<0111>;
P_0x1e29b70 .param/l "VS" 0 3 8, C4<0110>;
L_0x1e72db0 .functor BUFZ 1, v0x1e475f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f520efa6018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1e73b30 .functor XNOR 1, L_0x1e73a40, L_0x7f520efa6018, C4<0>, C4<0>;
L_0x7f520efa60a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1e84280 .functor XNOR 1, L_0x1e841e0, L_0x7f520efa60a8, C4<0>, C4<0>;
L_0x7f520efa6138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1e84620 .functor XNOR 1, L_0x1e84a20, L_0x7f520efa6138, C4<0>, C4<0>;
v0x1e41390_0 .net/2u *"_s10", 0 0, L_0x7f520efa6018;  1 drivers
v0x1e41430_0 .net *"_s12", 0 0, L_0x1e73b30;  1 drivers
v0x1e414d0_0 .net *"_s15", 4 0, L_0x1e73bf0;  1 drivers
v0x1e415e0_0 .net *"_s19", 5 0, L_0x1e73c90;  1 drivers
v0x1e416c0_0 .net *"_s21", 4 0, L_0x1e73d80;  1 drivers
v0x1e417a0_0 .net *"_s22", 32 0, L_0x1e73e70;  1 drivers
L_0x7f520efa6060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e41880_0 .net *"_s25", 26 0, L_0x7f520efa6060;  1 drivers
v0x1e41960_0 .net *"_s29", 0 0, L_0x1e841e0;  1 drivers
v0x1e41a40_0 .net *"_s3", 4 0, L_0x1e738b0;  1 drivers
v0x1e41bb0_0 .net/2u *"_s30", 0 0, L_0x7f520efa60a8;  1 drivers
v0x1e41c90_0 .net *"_s32", 0 0, L_0x1e84280;  1 drivers
v0x1e41d50_0 .net *"_s35", 4 0, L_0x1e84390;  1 drivers
v0x1e41e30_0 .net *"_s39", 5 0, L_0x1e84490;  1 drivers
v0x1e41f10_0 .net *"_s41", 4 0, L_0x1e84530;  1 drivers
v0x1e41ff0_0 .net *"_s42", 32 0, L_0x1e84690;  1 drivers
L_0x7f520efa60f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e420d0_0 .net *"_s45", 26 0, L_0x7f520efa60f0;  1 drivers
v0x1e421b0_0 .net *"_s49", 0 0, L_0x1e84a20;  1 drivers
v0x1e42360_0 .net/2u *"_s50", 0 0, L_0x7f520efa6138;  1 drivers
v0x1e42400_0 .net *"_s52", 0 0, L_0x1e84620;  1 drivers
v0x1e424c0_0 .net *"_s55", 4 0, L_0x1e84bb0;  1 drivers
v0x1e425a0_0 .net *"_s59", 5 0, L_0x1e84d60;  1 drivers
v0x1e42680_0 .net *"_s61", 4 0, L_0x1e84e50;  1 drivers
v0x1e42760_0 .net *"_s62", 32 0, L_0x1e84fe0;  1 drivers
L_0x7f520efa6180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e42840_0 .net *"_s65", 26 0, L_0x7f520efa6180;  1 drivers
v0x1e42920_0 .net *"_s69", 4 0, L_0x1e852b0;  1 drivers
v0x1e42a00_0 .net *"_s9", 0 0, L_0x1e73a40;  1 drivers
v0x1e42ae0_0 .net "alu_source_nxt", 32 0, v0x1e38510_0;  1 drivers
v0x1e42ba0_0 .net "bl_fetch_stall", 0 0, v0x1e2e7b0_0;  1 drivers
v0x1e42c40_0 .net "bl_instruction", 34 0, v0x1e2e550_0;  1 drivers
v0x1e42ce0_0 .net "bl_instruction_valid", 0 0, v0x1e2e630_0;  1 drivers
v0x1e42dd0_0 .net "destination_index_nxt", 4 0, v0x1e38700_0;  1 drivers
v0x1e42e70_0 .net "i_abt", 0 0, v0x1e475f0_0;  alias, 1 drivers
v0x1e42f10_0 .net "i_clear_from_alu", 0 0, v0x1e26c40_0;  alias, 1 drivers
v0x1e42250_0 .net "i_clear_from_writeback", 0 0, v0x1e600b0_0;  alias, 1 drivers
v0x1e431c0_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
v0x1e43260_0 .net "i_cpu_mode", 31 0, v0x1e60150_0;  alias, 1 drivers
v0x1e43300_0 .net "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1e433a0_0 .net "i_fiq", 0 0, v0x1e71c00_0;  alias, 1 drivers
v0x1e43440_0 .net "i_instruction", 31 0, v0x1e476c0_0;  alias, 1 drivers
v0x1e43510_0 .net "i_instruction_valid", 0 0, v0x1e47800_0;  alias, 1 drivers
v0x1e435e0_0 .net "i_irq", 0 0, v0x1e71e80_0;  alias, 1 drivers
v0x1e436b0_0 .net "i_pc_plus_8_ff", 31 0, v0x1e47760_0;  alias, 1 drivers
v0x1e43750_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
v0x1e437f0_0 .net "i_stall_from_issue", 0 0, v0x1e54080_0;  alias, 1 drivers
v0x1e438e0_0 .net "mem_fetch_stall", 0 0, v0x1e407d0_0;  1 drivers
v0x1e43980_0 .net "mem_fiq", 0 0, v0x1e40440_0;  1 drivers
v0x1e43a70_0 .net "mem_instruction", 34 0, v0x1e405f0_0;  1 drivers
v0x1e43b60_0 .net "mem_instruction_valid", 0 0, v0x1e40690_0;  1 drivers
v0x1e43c50_0 .net "mem_irq", 0 0, v0x1e40730_0;  1 drivers
v0x1e43d40_0 .net "mem_srcdest_index_nxt", 4 0, v0x1e38c30_0;  1 drivers
v0x1e43de0_0 .var "o_abt_ff", 0 0;
v0x1e43e80_0 .net "o_abt_nxt", 0 0, L_0x1e72db0;  1 drivers
v0x1e43f20_0 .var "o_alu_operation_ff", 4 0;
v0x1e44000_0 .net "o_alu_operation_nxt", 4 0, v0x1e38440_0;  1 drivers
v0x1e440c0_0 .var "o_alu_source_ff", 32 0;
v0x1e44180_0 .net "o_alu_source_nxt", 32 0, L_0x1e83fc0;  1 drivers
v0x1e44260_0 .var "o_condition_code_ff", 3 0;
v0x1e44340_0 .net "o_condition_code_nxt", 3 0, v0x1e385d0_0;  1 drivers
v0x1e44400_0 .var "o_destination_index_ff", 5 0;
v0x1e444c0_0 .net "o_destination_index_nxt", 5 0, L_0x1e73950;  1 drivers
v0x1e445a0_0 .var "o_fiq_ff", 0 0;
v0x1e44660_0 .net "o_fiq_nxt", 0 0, v0x1e2e490_0;  1 drivers
v0x1e44700_0 .var "o_flag_update_ff", 0 0;
v0x1e447a0_0 .net "o_flag_update_nxt", 0 0, v0x1e387e0_0;  1 drivers
v0x1e44840_0 .var "o_irq_ff", 0 0;
v0x1e42fb0_0 .net "o_irq_nxt", 0 0, v0x1e2e6f0_0;  1 drivers
v0x1e43080_0 .var "o_mem_load_ff", 0 0;
v0x1e43120_0 .net "o_mem_load_nxt", 0 0, v0x1e388a0_0;  1 drivers
v0x1e44d20_0 .var "o_mem_pre_index_ff", 0 0;
v0x1e44dc0_0 .net "o_mem_pre_index_nxt", 0 0, v0x1e38960_0;  1 drivers
v0x1e44e90_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x1e44f30_0 .net "o_mem_signed_byte_enable_nxt", 0 0, v0x1e38ab0_0;  1 drivers
v0x1e45000_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x1e450a0_0 .net "o_mem_signed_halfword_enable_nxt", 0 0, v0x1e38b70_0;  1 drivers
v0x1e45170_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1e45230_0 .net "o_mem_srcdest_index_nxt", 5 0, L_0x1e85350;  1 drivers
v0x1e45310_0 .var "o_mem_store_ff", 0 0;
v0x1e453d0_0 .net "o_mem_store_nxt", 0 0, v0x1e38d10_0;  1 drivers
v0x1e454a0_0 .var "o_mem_translate_ff", 0 0;
v0x1e45540_0 .net "o_mem_translate_nxt", 0 0, v0x1e38dd0_0;  1 drivers
v0x1e45610_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x1e456b0_0 .net "o_mem_unsigned_byte_enable_nxt", 0 0, v0x1e38e90_0;  1 drivers
v0x1e45780_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x1e45820_0 .net "o_mem_unsigned_halfword_enable_nxt", 0 0, v0x1e38f50_0;  1 drivers
v0x1e458f0_0 .var "o_pc_plus_8_ff", 31 0;
v0x1e459b0_0 .var "o_shift_length_ff", 32 0;
v0x1e45a90_0 .net "o_shift_length_nxt", 32 0, L_0x1e850d0;  1 drivers
v0x1e45b70_0 .var "o_shift_operation_ff", 2 0;
v0x1e45c50_0 .net "o_shift_operation_nxt", 2 0, v0x1e391c0_0;  1 drivers
v0x1e45d40_0 .var "o_shift_source_ff", 32 0;
v0x1e45e20_0 .net "o_shift_source_nxt", 32 0, L_0x1e847d0;  1 drivers
v0x1e45f00_0 .var "o_stall_from_decode", 0 0;
v0x1e45fc0_0 .var "o_swi_ff", 0 0;
v0x1e46080_0 .var "o_swi_nxt", 0 0;
v0x1e46140_0 .net "shift_length_nxt", 32 0, v0x1e39010_0;  1 drivers
v0x1e46200_0 .net "shift_source_nxt", 32 0, v0x1e39260_0;  1 drivers
E_0x1e2cd00 .event edge, v0x1e2e7b0_0, v0x1e407d0_0;
E_0x1e2cd60 .event edge, v0x1e3fdc0_0;
E_0x1e2cdc0 .event edge, v0x1e38c30_0, v0x1cbe610_0;
E_0x1e2ce20 .event edge, v0x1e39010_0, v0x1cbe610_0;
E_0x1e2ce90 .event edge, v0x1e39260_0, v0x1cbe610_0;
E_0x1e2cef0 .event edge, v0x1e38510_0, v0x1cbe610_0;
E_0x1e2cf90 .event edge, v0x1e38700_0, v0x1cbe610_0;
L_0x1e738b0 .part v0x1e60150_0, 0, 5;
L_0x1e73950 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x1e2cf90, v0x1e38700_0, L_0x1e738b0 (v0x1e2d4b0_0, v0x1e2d3d0_0) v0x1e2d590_0 S_0x1e2d1e0;
L_0x1e73a40 .part v0x1e38510_0, 32, 1;
L_0x1e73bf0 .part v0x1e60150_0, 0, 5;
L_0x1e73c90 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x1e2cef0, L_0x1e73d80, L_0x1e73bf0 (v0x1e2d4b0_0, v0x1e2d3d0_0) v0x1e2d590_0 S_0x1e2d1e0;
L_0x1e73d80 .part v0x1e38510_0, 0, 5;
L_0x1e73e70 .concat [ 6 27 0 0], L_0x1e73c90, L_0x7f520efa6060;
L_0x1e83fc0 .functor MUXZ 33, L_0x1e73e70, v0x1e38510_0, L_0x1e73b30, C4<>;
L_0x1e841e0 .part v0x1e39260_0, 32, 1;
L_0x1e84390 .part v0x1e60150_0, 0, 5;
L_0x1e84490 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x1e2ce90, L_0x1e84530, L_0x1e84390 (v0x1e2d4b0_0, v0x1e2d3d0_0) v0x1e2d590_0 S_0x1e2d1e0;
L_0x1e84530 .part v0x1e39260_0, 0, 5;
L_0x1e84690 .concat [ 6 27 0 0], L_0x1e84490, L_0x7f520efa60f0;
L_0x1e847d0 .functor MUXZ 33, L_0x1e84690, v0x1e39260_0, L_0x1e84280, C4<>;
L_0x1e84a20 .part v0x1e39010_0, 32, 1;
L_0x1e84bb0 .part v0x1e60150_0, 0, 5;
L_0x1e84d60 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x1e2ce20, L_0x1e84e50, L_0x1e84bb0 (v0x1e2d4b0_0, v0x1e2d3d0_0) v0x1e2d590_0 S_0x1e2d1e0;
L_0x1e84e50 .part v0x1e39010_0, 0, 5;
L_0x1e84fe0 .concat [ 6 27 0 0], L_0x1e84d60, L_0x7f520efa6180;
L_0x1e850d0 .functor MUXZ 33, L_0x1e84fe0, v0x1e39010_0, L_0x1e84620, C4<>;
L_0x1e852b0 .part v0x1e60150_0, 0, 5;
L_0x1e85350 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x1e2cdc0, v0x1e38c30_0, L_0x1e852b0 (v0x1e2d4b0_0, v0x1e2d3d0_0) v0x1e2d590_0 S_0x1e2d1e0;
S_0x1e2cff0 .scope task, "clear" "clear" 9 204, 9 204 0, S_0x1da3be0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e44840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e445a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e45fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e43de0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1e44260_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e44400_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e440c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e43f20_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e45d40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e45b70_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e459b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e44700_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x1e45170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e43080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e45310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e44d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e45610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e44e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e45000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e45780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e454a0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x1e458f0_0, 0;
    %end;
S_0x1e2d1e0 .scope function, "translate" "translate" 12 4, 12 4 0, S_0x1da3be0;
 .timescale 0 0;
v0x1e2d3d0_0 .var "cpu_mode", 4 0;
v0x1e2d4b0_0 .var "index", 4 0;
v0x1e2d590_0 .var "translate", 5 0;
TD_zap_test.u_zap_top.u_zap_decode_main.translate ;
    %load/vec4 v0x1e2d4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.64, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.65, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.66, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.67, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.68, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.69, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.70, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.71, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.72, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.79, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.80, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.81, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.82, 6;
    %jmp T_4.83;
T_4.55 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.56 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.57 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.58 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.59 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.60 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.61 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.62 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.63 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.64 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.65 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.66 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.67 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.68 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.69 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.70 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.71 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.72 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.73 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.74 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.75 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.76 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.77 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.78 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.79 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.80 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.81 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.82 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.83;
T_4.83 ;
    %pop/vec4 1;
    %load/vec4 v0x1e2d3d0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.84, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.85, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.86, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.87, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.88, 6;
    %jmp T_4.89;
T_4.84 ;
    %load/vec4 v0x1e2d4b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.90, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.91, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.92, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.93, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.94, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.95, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.96, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.97, 6;
    %jmp T_4.98;
T_4.90 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.98;
T_4.91 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.98;
T_4.92 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.98;
T_4.93 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.98;
T_4.94 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.98;
T_4.95 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.98;
T_4.96 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.98;
T_4.97 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.98;
T_4.98 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.85 ;
    %load/vec4 v0x1e2d4b0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.99, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.100, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.101, 6;
    %jmp T_4.102;
T_4.99 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.102;
T_4.100 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.102;
T_4.101 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.102;
T_4.102 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.86 ;
    %load/vec4 v0x1e2d4b0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.103, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.104, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.105, 6;
    %jmp T_4.106;
T_4.103 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.106;
T_4.104 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.106;
T_4.105 ;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.106;
T_4.106 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.87 ;
    %load/vec4 v0x1e2d4b0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.107, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.108, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.109, 6;
    %jmp T_4.110;
T_4.107 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.110;
T_4.108 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.110;
T_4.109 ;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.110;
T_4.110 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.88 ;
    %load/vec4 v0x1e2d4b0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.111, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.112, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.113, 6;
    %jmp T_4.114;
T_4.111 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.114;
T_4.112 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.114;
T_4.113 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x1e2d590_0, 0, 6;
    %jmp T_4.114;
T_4.114 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.89 ;
    %pop/vec4 1;
    %end;
S_0x1e2d650 .scope module, "u_zap_bl_fsm" "zap_decode_bl_fsm" 9 268, 13 30 0, S_0x1da3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_fiq"
    .port_info 3 /INPUT 1 "i_irq"
    .port_info 4 /INPUT 1 "i_clear_from_writeback"
    .port_info 5 /INPUT 1 "i_data_stall"
    .port_info 6 /INPUT 1 "i_clear_from_alu"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 35 "i_instruction"
    .port_info 9 /INPUT 1 "i_instruction_valid"
    .port_info 10 /OUTPUT 35 "o_instruction"
    .port_info 11 /OUTPUT 1 "o_instruction_valid"
    .port_info 12 /OUTPUT 1 "o_stall_from_decode"
    .port_info 13 /OUTPUT 1 "o_fiq"
    .port_info 14 /OUTPUT 1 "o_irq"
P_0x1e2d850 .param/l "S0" 1 13 68, +C4<00000000000000000000000000000000>;
P_0x1e2d890 .param/l "S1" 1 13 69, +C4<00000000000000000000000000000001>;
v0x1e2dc50_0 .net "i_clear_from_alu", 0 0, v0x1e26c40_0;  alias, 1 drivers
v0x1e2dd40_0 .net "i_clear_from_writeback", 0 0, v0x1e600b0_0;  alias, 1 drivers
v0x1e2de10_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
v0x1e2dee0_0 .net "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1e2dfb0_0 .net "i_fiq", 0 0, v0x1e40440_0;  alias, 1 drivers
v0x1e2e0a0_0 .net "i_instruction", 34 0, v0x1e405f0_0;  alias, 1 drivers
v0x1e2e140_0 .net "i_instruction_valid", 0 0, v0x1e40690_0;  alias, 1 drivers
v0x1e2e1e0_0 .net "i_irq", 0 0, v0x1e40730_0;  alias, 1 drivers
v0x1e2e2a0_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
v0x1e2e3d0_0 .net "i_stall_from_issue", 0 0, v0x1e54080_0;  alias, 1 drivers
v0x1e2e490_0 .var "o_fiq", 0 0;
v0x1e2e550_0 .var "o_instruction", 34 0;
v0x1e2e630_0 .var "o_instruction_valid", 0 0;
v0x1e2e6f0_0 .var "o_irq", 0 0;
v0x1e2e7b0_0 .var "o_stall_from_decode", 0 0;
v0x1e2e870_0 .var "state_ff", 0 0;
v0x1e2e930_0 .var "state_nxt", 0 0;
E_0x1e2dbe0/0 .event edge, v0x1e2e0a0_0, v0x1e2e140_0, v0x1e2e1e0_0, v0x1e2dfb0_0;
E_0x1e2dbe0/1 .event edge, v0x1e2e870_0;
E_0x1e2dbe0 .event/or E_0x1e2dbe0/0, E_0x1e2dbe0/1;
S_0x1e2ece0 .scope module, "u_zap_decode" "zap_decode" 9 323, 14 33 0, S_0x1da3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 35 "i_instruction"
    .port_info 1 /INPUT 1 "i_instruction_valid"
    .port_info 2 /OUTPUT 4 "o_condition_code"
    .port_info 3 /OUTPUT 5 "o_destination_index"
    .port_info 4 /OUTPUT 33 "o_alu_source"
    .port_info 5 /OUTPUT 5 "o_alu_operation"
    .port_info 6 /OUTPUT 33 "o_shift_source"
    .port_info 7 /OUTPUT 3 "o_shift_operation"
    .port_info 8 /OUTPUT 33 "o_shift_length"
    .port_info 9 /OUTPUT 1 "o_flag_update"
    .port_info 10 /OUTPUT 5 "o_mem_srcdest_index"
    .port_info 11 /OUTPUT 1 "o_mem_load"
    .port_info 12 /OUTPUT 1 "o_mem_store"
    .port_info 13 /OUTPUT 1 "o_mem_pre_index"
    .port_info 14 /OUTPUT 1 "o_mem_unsigned_byte_enable"
    .port_info 15 /OUTPUT 1 "o_mem_signed_byte_enable"
    .port_info 16 /OUTPUT 1 "o_mem_signed_halfword_enable"
    .port_info 17 /OUTPUT 1 "o_mem_unsigned_halfword_enable"
    .port_info 18 /OUTPUT 1 "o_mem_translate"
P_0x1e2ee60 .param/l "ABT" 0 10 4, C4<10111>;
P_0x1e2eea0 .param/l "ADC" 0 7 7, C4<0101>;
P_0x1e2eee0 .param/l "ADD" 0 7 6, C4<0100>;
P_0x1e2ef20 .param/l "AL" 0 3 16, C4<1110>;
P_0x1e2ef60 .param/l "ALU_OPS" 0 14 43, +C4<00000000000000000000000000100000>;
P_0x1e2efa0 .param/l "AND" 0 7 2, C4<0000>;
P_0x1e2efe0 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x1e2f020 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x1e2f060 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x1e2f0a0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x1e2f0e0 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x1e2f120 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x1e2f160 .param/l "ARCH_REGS" 0 14 39, +C4<00000000000000000000000000100000>;
P_0x1e2f1a0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x1e2f1e0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x1e2f220 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x1e2f260 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x1e2f2a0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x1e2f2e0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x1e2f320 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x1e2f360 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x1e2f3a0 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0x1e2f3e0 .param/l "BIC" 0 7 16, C4<1110>;
P_0x1e2f420 .param/l "BRANCH_INSTRUCTION" 1 16 10, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1e2f460 .param/l "BX_INST" 1 16 22, C4<zzzz000100101111111111110001zzzz>;
P_0x1e2f4a0 .param/l "C" 0 17 4, +C4<00000000000000000000000000011101>;
P_0x1e2f4e0 .param/l "CC" 0 3 5, C4<0011>;
P_0x1e2f520 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x1e2f560 .param/l "CLZ_INST" 1 16 20, C4<zzzzz00010110000zzzz00000001zzzz>;
P_0x1e2f5a0 .param/l "CMN" 0 7 13, C4<1011>;
P_0x1e2f5e0 .param/l "CMP" 0 7 12, C4<1010>;
P_0x1e2f620 .param/l "CS" 0 3 4, C4<0010>;
P_0x1e2f660 .param/l "DATA_PROCESSING_IMMEDIATE" 1 16 5, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1e2f6a0 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 16 7, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0x1e2f6e0 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 16 6, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0x1e2f720 .param/l "EOR" 0 7 3, C4<0001>;
P_0x1e2f760 .param/l "EQ" 0 3 2, C4<0000>;
P_0x1e2f7a0 .param/l "FIQ" 0 10 2, C4<10001>;
P_0x1e2f7e0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x1e2f820 .param/l "GE" 0 3 12, C4<1010>;
P_0x1e2f860 .param/l "GT" 0 3 14, C4<1100>;
P_0x1e2f8a0 .param/l "HALFWORD_LS" 1 16 27, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0x1e2f8e0 .param/l "HI" 0 3 10, C4<1000>;
P_0x1e2f920 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x1e2f960 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x1e2f9a0 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0x1e2f9e0 .param/l "LE" 0 3 15, C4<1101>;
P_0x1e2fa20 .param/l "LS" 0 3 11, C4<1001>;
P_0x1e2fa60 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x1e2faa0 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0x1e2fae0 .param/l "LS_IMMEDIATE" 1 16 18, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1e2fb20 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 16 17, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1e2fb60 .param/l "LT" 0 3 13, C4<1011>;
P_0x1e2fba0 .param/l "MI" 0 3 6, C4<0100>;
P_0x1e2fbe0 .param/l "MLA" 0 7 19, C4<10001>;
P_0x1e2fc20 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x1e2fc60 .param/l "MOV" 0 7 15, C4<1101>;
P_0x1e2fca0 .param/l "MRS" 1 16 12, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0x1e2fce0 .param/l "MSR" 1 16 15, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0x1e2fd20 .param/l "MSR_IMMEDIATE" 1 16 13, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0x1e2fd60 .param/l "MUL" 0 7 18, C4<10000>;
P_0x1e2fda0 .param/l "MULT_INST" 1 16 24, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0x1e2fde0 .param/l "MVN" 0 7 17, C4<1111>;
P_0x1e2fe20 .param/l "N" 0 17 2, +C4<00000000000000000000000000011111>;
P_0x1e2fe60 .param/l "NE" 0 3 3, C4<0001>;
P_0x1e2fea0 .param/l "NV" 0 3 17, C4<1111>;
P_0x1e2fee0 .param/l "ORR" 0 7 14, C4<1100>;
P_0x1e2ff20 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x1e2ff60 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x1e2ffa0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x1e2ffe0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x1e30020 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x1e30060 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x1e300a0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x1e300e0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x1e30120 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x1e30160 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x1e301a0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x1e301e0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x1e30220 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x1e30260 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x1e302a0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x1e302e0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x1e30320 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x1e30360 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x1e303a0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x1e303e0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x1e30420 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x1e30460 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x1e304a0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x1e304e0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x1e30520 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x1e30560 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x1e305a0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x1e305e0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x1e30620 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x1e30660 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x1e306a0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x1e306e0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x1e30720 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x1e30760 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x1e307a0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x1e307e0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x1e30820 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x1e30860 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x1e308a0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x1e308e0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x1e30920 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x1e30960 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x1e309a0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x1e309e0 .param/l "PL" 0 3 7, C4<0101>;
P_0x1e30a20 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x1e30a60 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0x1e30aa0 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0x1e30ae0 .param/l "RSB" 0 7 5, C4<0011>;
P_0x1e30b20 .param/l "RSC" 0 7 9, C4<0111>;
P_0x1e30b60 .param/l "SBC" 0 7 8, C4<0110>;
P_0x1e30ba0 .param/l "SHIFT_OPS" 0 14 47, +C4<00000000000000000000000000000101>;
P_0x1e30be0 .param/l "SIGNED_BYTE" 0 18 1, C4<00>;
P_0x1e30c20 .param/l "SIGNED_HALF_WORD" 0 18 3, C4<10>;
P_0x1e30c60 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x1e30ca0 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x1e30ce0 .param/l "SOFTWARE_INTERRUPT" 1 16 30, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1e30d20 .param/l "SUB" 0 7 4, C4<0010>;
P_0x1e30d60 .param/l "SVC" 0 10 5, C4<10011>;
P_0x1e30da0 .param/l "SYS" 0 10 7, C4<11111>;
P_0x1e30de0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x1e30e20 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x1e30e60 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x1e30ea0 .param/l "TST" 0 7 10, C4<1000>;
P_0x1e30ee0 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x1e30f20 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x1e30f60 .param/l "UND" 0 10 8, C4<11011>;
P_0x1e30fa0 .param/l "UNSIGNED_HALF_WORD" 0 18 2, C4<01>;
P_0x1e30fe0 .param/l "USR" 0 10 6, C4<10000>;
P_0x1e31020 .param/l "V" 0 17 5, +C4<00000000000000000000000000100110>;
P_0x1e31060 .param/l "VC" 0 3 9, C4<0111>;
P_0x1e310a0 .param/l "VS" 0 3 8, C4<0110>;
P_0x1e310e0 .param/l "Z" 0 17 3, +C4<00000000000000000000000000011110>;
v0x1e38290_0 .net "i_instruction", 34 0, v0x1e2e550_0;  alias, 1 drivers
v0x1e38370_0 .net "i_instruction_valid", 0 0, v0x1e2e630_0;  alias, 1 drivers
v0x1e38440_0 .var "o_alu_operation", 4 0;
v0x1e38510_0 .var "o_alu_source", 32 0;
v0x1e385d0_0 .var "o_condition_code", 3 0;
v0x1e38700_0 .var "o_destination_index", 4 0;
v0x1e387e0_0 .var "o_flag_update", 0 0;
v0x1e388a0_0 .var "o_mem_load", 0 0;
v0x1e38960_0 .var "o_mem_pre_index", 0 0;
v0x1e38ab0_0 .var "o_mem_signed_byte_enable", 0 0;
v0x1e38b70_0 .var "o_mem_signed_halfword_enable", 0 0;
v0x1e38c30_0 .var "o_mem_srcdest_index", 4 0;
v0x1e38d10_0 .var "o_mem_store", 0 0;
v0x1e38dd0_0 .var "o_mem_translate", 0 0;
v0x1e38e90_0 .var "o_mem_unsigned_byte_enable", 0 0;
v0x1e38f50_0 .var "o_mem_unsigned_halfword_enable", 0 0;
v0x1e39010_0 .var "o_shift_length", 32 0;
v0x1e391c0_0 .var "o_shift_operation", 2 0;
v0x1e39260_0 .var "o_shift_source", 32 0;
E_0x1e354c0 .event edge, v0x1e2e630_0, v0x1e2e550_0;
S_0x1e357f0 .scope task, "decode_branch" "decode_branch" 14 373, 14 373 0, S_0x1e2ece0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_branch ;
    %vpi_call/w 14 376 "$display", $time, "%m: B decode..." {0 0 0};
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1e38440_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x1e38700_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e38510_0, 4, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 24, 0, 2;
    %pad/s 33;
    %store/vec4 v0x1e39260_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39260_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e391c0_0, 0, 3;
    %pushi/vec4 2, 0, 33;
    %store/vec4 v0x1e39010_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39010_0, 4, 1;
    %end;
S_0x1e359c0 .scope task, "decode_bx" "decode_bx" 14 237, 14 237 0, S_0x1e2ece0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_bx ;
    %fork t_5, S_0x1e35bb0;
    %jmp t_4;
    .scope S_0x1e35bb0;
t_5 ;
    %load/vec4 v0x1e38290_0;
    %pad/u 32;
    %store/vec4 v0x1e35da0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e35da0_0, 4, 8;
    %vpi_call/w 14 243 "$display", $time, "%m: BX decode..." {0 0 0};
    %load/vec4 v0x1e35da0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x1e37ec0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1e37cf0;
    %join;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x1e38440_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x1e38700_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e38510_0, 4, 1;
    %end;
    .scope S_0x1e359c0;
t_4 %join;
    %end;
S_0x1e35bb0 .scope begin, "tskDecodeBx" "tskDecodeBx" 14 238, 14 238 0, S_0x1e359c0;
 .timescale 0 0;
v0x1e35da0_0 .var "temp", 31 0;
S_0x1e35ea0 .scope task, "decode_clz" "decode_clz" 14 259, 14 259 0, S_0x1e2ece0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_clz ;
    %fork t_7, S_0x1e36070;
    %jmp t_6;
    .scope S_0x1e36070;
t_7 ;
    %vpi_call/w 14 265 "$display", $time, "%m: CLZ decode..." {0 0 0};
    %load/vec4 v0x1e38290_0;
    %pad/u 32;
    %store/vec4 v0x1e36240_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e36240_0, 4, 1;
    %load/vec4 v0x1e36240_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x1e37ec0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1e37cf0;
    %join;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1e38700_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x1e38440_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e38510_0, 4, 1;
    %end;
    .scope S_0x1e35ea0;
t_6 %join;
    %end;
S_0x1e36070 .scope begin, "tskDecodeClz" "tskDecodeClz" 14 260, 14 260 0, S_0x1e35ea0;
 .timescale 0 0;
v0x1e36240_0 .var "temp", 31 0;
S_0x1e36340 .scope task, "decode_data_processing" "decode_data_processing" 14 394, 14 394 0, S_0x1e2ece0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing ;
    %vpi_call/w 14 397 "$display", $time, "%m: Normal DP decode..." {0 0 0};
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 21, 6;
    %pad/u 5;
    %store/vec4 v0x1e38440_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x1e387e0_0, 0, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1e38700_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e38510_0, 4, 1;
    %load/vec4 v0x1e38440_0;
    %cmpi/e 10, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x1e38440_0;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e38440_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e38440_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_8.115, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1e38700_0, 0, 5;
T_8.115 ;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 25, 6;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 3, 3;
    %cmp/z;
    %jmp/1 T_8.117, 4;
    %dup/vec4;
    %pushi/vec4 0, 2, 3;
    %cmp/z;
    %jmp/1 T_8.118, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_8.119, 4;
    %jmp T_8.120;
T_8.117 ;
    %load/vec4 v0x1e38290_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x1e37bf0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x1e37a20;
    %join;
    %jmp T_8.120;
T_8.118 ;
    %load/vec4 v0x1e38290_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x1e37ec0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1e37cf0;
    %join;
    %jmp T_8.120;
T_8.119 ;
    %load/vec4 v0x1e38290_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x1e38190_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift, S_0x1e37fc0;
    %join;
    %jmp T_8.120;
T_8.120 ;
    %pop/vec4 1;
    %end;
S_0x1e36510 .scope task, "decode_halfword_ls" "decode_halfword_ls" 14 161, 14 161 0, S_0x1e2ece0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls ;
    %fork t_9, S_0x1e36730;
    %jmp t_8;
    .scope S_0x1e36730;
t_9 ;
    %vpi_call/w 14 165 "$display", $time, "%m: Halfword decode..." {0 0 0};
    %load/vec4 v0x1e38290_0;
    %pad/u 12;
    %store/vec4 v0x1e36920_0, 0, 12;
    %load/vec4 v0x1e38290_0;
    %pad/u 12;
    %store/vec4 v0x1e36a20_0, 0, 12;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %load/vec4 v0x1e36920_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e36920_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e36920_0, 4, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e36a20_0, 4, 8;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.121, 8;
    %load/vec4 v0x1e36920_0;
    %store/vec4 v0x1e37bf0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x1e37a20;
    %join;
    %jmp T_9.122;
T_9.121 ;
    %load/vec4 v0x1e36a20_0;
    %pad/u 34;
    %store/vec4 v0x1e37ec0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1e37cf0;
    %join;
T_9.122 ;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_9.123, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_9.124, 8;
T_9.123 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_9.124, 8;
 ; End of false expr.
    %blend;
T_9.124;
    %store/vec4 v0x1e38440_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e38510_0, 4, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x1e388a0_0, 0, 1;
    %load/vec4 v0x1e388a0_0;
    %nor/r;
    %store/vec4 v0x1e38d10_0, 0, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x1e38960_0, 0, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x1e38960_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.125, 9;
    %load/vec4 v0x1e38510_0;
    %jmp/1 T_9.126, 9;
T_9.125 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_9.126, 9;
 ; End of false expr.
    %blend;
T_9.126;
    %pad/u 5;
    %store/vec4 v0x1e38700_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1e38c30_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.127, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.128, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.129, 6;
    %jmp T_9.130;
T_9.127 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e38ab0_0, 0, 1;
    %jmp T_9.130;
T_9.128 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e38f50_0, 0, 1;
    %jmp T_9.130;
T_9.129 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e38b70_0, 0, 1;
    %jmp T_9.130;
T_9.130 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e36510;
t_8 %join;
    %end;
S_0x1e36730 .scope begin, "tskDecodeHalfWordLs" "tskDecodeHalfWordLs" 14 162, 14 162 0, S_0x1e36510;
 .timescale 0 0;
v0x1e36920_0 .var "temp", 11 0;
v0x1e36a20_0 .var "temp1", 11 0;
S_0x1e36b00 .scope task, "decode_ls" "decode_ls" 14 283, 14 283 0, S_0x1e2ece0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls ;
    %fork t_11, S_0x1e36cd0;
    %jmp t_10;
    .scope S_0x1e36cd0;
t_11 ;
    %vpi_call/w 14 286 "$display", $time, "%m: LS decode..." {0 0 0};
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 25, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.131, 8;
    %load/vec4 v0x1e38290_0;
    %parti/s 12, 0, 2;
    %pad/u 33;
    %store/vec4 v0x1e39260_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39260_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1e39010_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39010_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e391c0_0, 0, 3;
    %jmp T_10.132;
T_10.131 ;
    %load/vec4 v0x1e38290_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x1e37ec0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1e37cf0;
    %join;
T_10.132 ;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_10.133, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_10.134, 8;
T_10.133 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_10.134, 8;
 ; End of false expr.
    %blend;
T_10.134;
    %store/vec4 v0x1e38440_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e38510_0, 4, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x1e388a0_0, 0, 1;
    %load/vec4 v0x1e388a0_0;
    %nor/r;
    %store/vec4 v0x1e38d10_0, 0, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x1e38960_0, 0, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x1e38960_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_10.135, 9;
    %load/vec4 v0x1e38510_0;
    %jmp/1 T_10.136, 9;
T_10.135 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_10.136, 9;
 ; End of false expr.
    %blend;
T_10.136;
    %pad/u 5;
    %store/vec4 v0x1e38700_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x1e38e90_0, 0, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1e38c30_0, 0, 5;
    %load/vec4 v0x1e38960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.137, 8;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.139, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e38dd0_0, 0, 1;
T_10.139 ;
T_10.137 ;
    %end;
    .scope S_0x1e36b00;
t_10 %join;
    %end;
S_0x1e36cd0 .scope begin, "tskDecodeLs" "tskDecodeLs" 14 284, 14 284 0, S_0x1e36b00;
 .timescale 0 0;
S_0x1e36ec0 .scope task, "decode_mrs" "decode_mrs" 14 333, 14 333 0, S_0x1e2ece0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs ;
    %vpi_call/w 14 336 "$display", $time, "%m: MRS decode..." {0 0 0};
    %load/vec4 v0x1e38290_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x1e37bf0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x1e37a20;
    %join;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1e38700_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.141, 8;
    %pushi/vec4 27, 0, 33;
    %jmp/1 T_11.142, 8;
T_11.141 ; End of true expr.
    %pushi/vec4 17, 0, 33;
    %jmp/0 T_11.142, 8;
 ; End of false expr.
    %blend;
T_11.142;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e38510_0, 4, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1e38440_0, 0, 5;
    %end;
S_0x1e37090 .scope task, "decode_msr" "decode_msr" 14 348, 14 348 0, S_0x1e2ece0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr ;
    %vpi_call/w 14 351 "$display", $time, "%m: MSR decode..." {0 0 0};
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.143, 8;
    %load/vec4 v0x1e38290_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x1e37bf0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x1e37a20;
    %join;
    %jmp T_12.144;
T_12.143 ;
    %load/vec4 v0x1e38290_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x1e37ec0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1e37cf0;
    %join;
T_12.144 ;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.145, 8;
    %pushi/vec4 17, 0, 32;
    %jmp/1 T_12.146, 8;
T_12.145 ; End of true expr.
    %pushi/vec4 27, 0, 32;
    %jmp/0 T_12.146, 8;
 ; End of false expr.
    %blend;
T_12.146;
    %pad/s 5;
    %store/vec4 v0x1e38700_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.147, 8;
    %pushi/vec4 18, 0, 5;
    %jmp/1 T_12.148, 8;
T_12.147 ; End of true expr.
    %pushi/vec4 19, 0, 5;
    %jmp/0 T_12.148, 8;
 ; End of false expr.
    %blend;
T_12.148;
    %store/vec4 v0x1e38440_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.149, 8;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %pushi/vec4 8, 0, 33;
    %and;
    %jmp/1 T_12.150, 8;
T_12.149 ; End of true expr.
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %jmp/0 T_12.150, 8;
 ; End of false expr.
    %blend;
T_12.150;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e38510_0, 4, 1;
    %end;
S_0x1e37260 .scope task, "decode_mult" "decode_mult" 14 209, 14 209 0, S_0x1e2ece0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mult ;
    %fork t_13, S_0x1e374c0;
    %jmp t_12;
    .scope S_0x1e374c0;
t_13 ;
    %vpi_call/w 14 212 "$display", $time, "%m: MLT decode..." {0 0 0};
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.151, 8;
    %pushi/vec4 17, 0, 5;
    %jmp/1 T_13.152, 8;
T_13.151 ; End of true expr.
    %pushi/vec4 16, 0, 5;
    %jmp/0 T_13.152, 8;
 ; End of false expr.
    %blend;
T_13.152;
    %store/vec4 v0x1e38440_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1e38700_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e38510_0, 4, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x1e39260_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39260_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1e39010_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39010_0, 4, 1;
    %end;
    .scope S_0x1e37260;
t_12 %join;
    %end;
S_0x1e374c0 .scope begin, "tskDecodeMult" "tskDecodeMult" 14 210, 14 210 0, S_0x1e37260;
 .timescale 0 0;
S_0x1e37660 .scope task, "decode_swi" "decode_swi" 14 142, 14 142 0, S_0x1e2ece0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_swi ;
    %fork t_15, S_0x1e37830;
    %jmp t_14;
    .scope S_0x1e37830;
t_15 ;
    %vpi_call/w 14 146 "$display", $time, "%m:SWI decode..." {0 0 0};
    %load/vec4 v0x1e38290_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x1e38440_0, 0, 5;
    %pushi/vec4 16, 0, 33;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e38510_0, 4, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1e38700_0, 0, 5;
    %load/vec4 v0x1e38290_0;
    %parti/s 24, 0, 2;
    %pad/u 33;
    %store/vec4 v0x1e39260_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e391c0_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1e39010_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39010_0, 4, 1;
    %end;
    .scope S_0x1e37660;
t_14 %join;
    %end;
S_0x1e37830 .scope begin, "tskDecodeSWI" "tskDecodeSWI" 14 143, 14 143 0, S_0x1e37660;
 .timescale 0 0;
S_0x1e37a20 .scope task, "process_immediate" "process_immediate" 14 423, 14 423 0, S_0x1e2ece0;
 .timescale 0 0;
v0x1e37bf0_0 .var "instruction", 11 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate ;
    %vpi_call/w 14 426 "$display", "%m Process immediate..." {0 0 0};
    %load/vec4 v0x1e37bf0_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1e39010_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39010_0, 4, 1;
    %load/vec4 v0x1e37bf0_0;
    %parti/s 8, 0, 2;
    %pad/u 33;
    %store/vec4 v0x1e39260_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39260_0, 4, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1e391c0_0, 0, 3;
    %end;
S_0x1e37cf0 .scope task, "process_instruction_specified_shift" "process_instruction_specified_shift" 14 437, 14 437 0, S_0x1e2ece0;
 .timescale 0 0;
v0x1e37ec0_0 .var "instruction", 33 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift ;
    %vpi_call/w 14 440 "$display", "%m Process instruction specified shift..." {0 0 0};
    %load/vec4 v0x1e37ec0_0;
    %parti/s 5, 7, 4;
    %pad/u 33;
    %store/vec4 v0x1e39010_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39010_0, 4, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x1e37ec0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x1e39260_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39260_0, 4, 1;
    %load/vec4 v0x1e37ec0_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x1e391c0_0, 0, 3;
    %load/vec4 v0x1e391c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.153, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.154, 6;
    %jmp T_16.155;
T_16.153 ;
    %load/vec4 v0x1e39010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.156, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0x1e39010_0, 0, 33;
T_16.156 ;
    %jmp T_16.155;
T_16.154 ;
    %load/vec4 v0x1e39010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.158, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0x1e39010_0, 0, 33;
T_16.158 ;
    %jmp T_16.155;
T_16.155 ;
    %pop/vec4 1;
    %end;
S_0x1e37fc0 .scope task, "process_register_specified_shift" "process_register_specified_shift" 14 458, 14 458 0, S_0x1e2ece0;
 .timescale 0 0;
v0x1e38190_0 .var "instruction", 33 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift ;
    %vpi_call/w 14 461 "$display", "%m Process register specified shift..." {0 0 0};
    %load/vec4 v0x1e38190_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x1e39010_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39010_0, 4, 1;
    %load/vec4 v0x1e38290_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x1e38190_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x1e39260_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39260_0, 4, 1;
    %load/vec4 v0x1e38190_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x1e391c0_0, 0, 3;
    %end;
S_0x1e39640 .scope module, "u_zap_mem_fsm" "zap_decode_mem_fsm" 9 247, 19 21 0, S_0x1da3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_instruction_valid"
    .port_info 4 /INPUT 1 "i_irq"
    .port_info 5 /INPUT 1 "i_fiq"
    .port_info 6 /INPUT 1 "i_clear_from_writeback"
    .port_info 7 /INPUT 1 "i_data_stall"
    .port_info 8 /INPUT 1 "i_clear_from_alu"
    .port_info 9 /INPUT 1 "i_issue_stall"
    .port_info 10 /OUTPUT 35 "o_instruction"
    .port_info 11 /OUTPUT 1 "o_instruction_valid"
    .port_info 12 /OUTPUT 1 "o_stall_from_decode"
    .port_info 13 /OUTPUT 1 "o_irq"
    .port_info 14 /OUTPUT 1 "o_fiq"
P_0x1e397c0 .param/l "ADC" 0 7 7, C4<0101>;
P_0x1e39800 .param/l "ADD" 0 7 6, C4<0100>;
P_0x1e39840 .param/l "AND" 0 7 2, C4<0000>;
P_0x1e39880 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x1e398c0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x1e39900 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x1e39940 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x1e39980 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x1e399c0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x1e39a00 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x1e39a40 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x1e39a80 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x1e39ac0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x1e39b00 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x1e39b40 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x1e39b80 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x1e39bc0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x1e39c00 .param/l "BIC" 0 7 16, C4<1110>;
P_0x1e39c40 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x1e39c80 .param/l "CMN" 0 7 13, C4<1011>;
P_0x1e39cc0 .param/l "CMP" 0 7 12, C4<1010>;
P_0x1e39d00 .param/l "EOR" 0 7 3, C4<0001>;
P_0x1e39d40 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x1e39d80 .param/l "IDLE" 1 19 76, +C4<00000000000000000000000000000000>;
P_0x1e39dc0 .param/l "MEMOP" 1 19 77, +C4<00000000000000000000000000000001>;
P_0x1e39e00 .param/l "MLA" 0 7 19, C4<10001>;
P_0x1e39e40 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x1e39e80 .param/l "MOV" 0 7 15, C4<1101>;
P_0x1e39ec0 .param/l "MUL" 0 7 18, C4<10000>;
P_0x1e39f00 .param/l "MVN" 0 7 17, C4<1111>;
P_0x1e39f40 .param/l "ORR" 0 7 14, C4<1100>;
P_0x1e39f80 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x1e39fc0 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x1e3a000 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x1e3a040 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x1e3a080 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x1e3a0c0 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x1e3a100 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x1e3a140 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x1e3a180 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x1e3a1c0 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x1e3a200 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x1e3a240 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x1e3a280 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x1e3a2c0 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x1e3a300 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x1e3a340 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x1e3a380 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x1e3a3c0 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x1e3a400 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x1e3a440 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x1e3a480 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x1e3a4c0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x1e3a500 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x1e3a540 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x1e3a580 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x1e3a5c0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x1e3a600 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x1e3a640 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x1e3a680 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x1e3a6c0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x1e3a700 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x1e3a740 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x1e3a780 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x1e3a7c0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x1e3a800 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x1e3a840 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x1e3a880 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x1e3a8c0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x1e3a900 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x1e3a940 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x1e3a980 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x1e3a9c0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x1e3aa00 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x1e3aa40 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x1e3aa80 .param/l "RSB" 0 7 5, C4<0011>;
P_0x1e3aac0 .param/l "RSC" 0 7 9, C4<0111>;
P_0x1e3ab00 .param/l "SBC" 0 7 8, C4<0110>;
P_0x1e3ab40 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x1e3ab80 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x1e3abc0 .param/l "SUB" 0 7 4, C4<0010>;
P_0x1e3ac00 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x1e3ac40 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x1e3ac80 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x1e3acc0 .param/l "TST" 0 7 10, C4<1000>;
P_0x1e3ad00 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x1e3ad40 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x1e3ad80 .param/l "WRITE_PC" 1 19 78, +C4<00000000000000000000000000000010>;
v0x1e3f630_0 .net "base", 3 0, L_0x1e72e20;  1 drivers
v0x1e3f730_0 .net "branch_offset", 11 0, L_0x1e73810;  1 drivers
v0x1e3f810_0 .net "cc", 3 0, L_0x1e72ff0;  1 drivers
v0x1e3f900_0 .net "i_clear_from_alu", 0 0, v0x1e26c40_0;  alias, 1 drivers
v0x1e3f9f0_0 .net "i_clear_from_writeback", 0 0, v0x1e600b0_0;  alias, 1 drivers
v0x1e3fb30_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
v0x1e3fc60_0 .net "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1e3fd00_0 .net "i_fiq", 0 0, v0x1e71c00_0;  alias, 1 drivers
v0x1e3fdc0_0 .net "i_instruction", 31 0, v0x1e476c0_0;  alias, 1 drivers
v0x1e3ff30_0 .net "i_instruction_valid", 0 0, v0x1e47800_0;  alias, 1 drivers
v0x1e3fff0_0 .net "i_irq", 0 0, v0x1e71e80_0;  alias, 1 drivers
v0x1e40090_0 .net "i_issue_stall", 0 0, v0x1e54080_0;  alias, 1 drivers
v0x1e40130_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
v0x1e40260_0 .net "id", 2 0, L_0x1e73090;  1 drivers
v0x1e40300_0 .net "link", 0 0, L_0x1e73700;  1 drivers
v0x1e403a0_0 .net "load", 0 0, L_0x1e734c0;  1 drivers
v0x1e40440_0 .var "o_fiq", 0 0;
v0x1e405f0_0 .var "o_instruction", 34 0;
v0x1e40690_0 .var "o_instruction_valid", 0 0;
v0x1e40730_0 .var "o_irq", 0 0;
v0x1e407d0_0 .var "o_stall_from_decode", 0 0;
v0x1e40870_0 .net "pre_index", 0 0, L_0x1e73130;  1 drivers
v0x1e40910_0 .net "reglist", 15 0, L_0x1e73660;  1 drivers
v0x1e409d0_0 .var "reglist_ff", 15 0;
v0x1e40ab0_0 .var "reglist_nxt", 15 0;
v0x1e40b90_0 .net "s_bit", 0 0, L_0x1e73380;  1 drivers
v0x1e40c50_0 .net "srcdest", 3 0, L_0x1e72f50;  1 drivers
v0x1e40d30_0 .var "state_ff", 2 0;
v0x1e40e10_0 .var "state_nxt", 2 0;
v0x1e40ef0_0 .net "store", 0 0, L_0x1e73560;  1 drivers
v0x1e40fb0_0 .net "up", 0 0, L_0x1e732e0;  1 drivers
v0x1e41070_0 .net "writeback", 0 0, L_0x1e73420;  1 drivers
E_0x1e3db50/0 .event edge, v0x1e40d30_0, v0x1e40260_0, v0x1e3ff30_0, v0x1e3f810_0;
E_0x1e3db50/1 .event edge, v0x1e3f630_0, v0x1e40910_0, v0x1e3fdc0_0, v0x1e3fff0_0;
E_0x1e3db50/2 .event edge, v0x1e3fd00_0, v0x1e409d0_0, v0x1e3eeb0_0, v0x1e403a0_0;
E_0x1e3db50/3 .event edge, v0x1e40b90_0;
E_0x1e3db50 .event/or E_0x1e3db50/0, E_0x1e3db50/1, E_0x1e3db50/2, E_0x1e3db50/3;
L_0x1e72e20 .part v0x1e476c0_0, 16, 4;
L_0x1e72f50 .part v0x1e476c0_0, 12, 4;
L_0x1e72ff0 .part v0x1e476c0_0, 28, 4;
L_0x1e73090 .part v0x1e476c0_0, 25, 3;
L_0x1e73130 .part v0x1e476c0_0, 24, 1;
L_0x1e732e0 .part v0x1e476c0_0, 23, 1;
L_0x1e73380 .part v0x1e476c0_0, 22, 1;
L_0x1e73420 .part v0x1e476c0_0, 21, 1;
L_0x1e734c0 .part v0x1e476c0_0, 20, 1;
L_0x1e73560 .reduce/nor L_0x1e734c0;
L_0x1e73660 .part v0x1e476c0_0, 0, 16;
L_0x1e73700 .part v0x1e476c0_0, 24, 1;
L_0x1e73810 .part v0x1e476c0_0, 0, 12;
S_0x1e3dc00 .scope task, "clear" "clear" 19 262, 19 262 0, S_0x1e39640;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e40d30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1e409d0_0, 0;
    %end;
S_0x1e3ddf0 .scope function, "map" "map" 19 168, 19 168 0, S_0x1e39640;
 .timescale 0 0;
v0x1e3dfe0_0 .var "base", 3 0;
v0x1e3e0c0_0 .var "cc", 3 0;
v0x1e3e1a0_0 .var "enc", 3 0;
v0x1e3e290_0 .var "id", 2 0;
v0x1e3e370_0 .var "instr", 31 0;
v0x1e3e4a0_0 .var "list", 15 0;
v0x1e3e580_0 .var "load", 0 0;
v0x1e3e640_0 .var "map", 33 0;
v0x1e3e720_0 .var "pre_index", 0 0;
v0x1e3e870_0 .var "reglist", 15 0;
v0x1e3e950_0 .var "s_bit", 0 0;
v0x1e3ea10_0 .var "srcdest", 3 0;
v0x1e3eaf0_0 .var "store", 0 0;
v0x1e3ebb0_0 .var "up", 0 0;
v0x1e3ec70_0 .var "writeback", 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.map ;
    %load/vec4 v0x1e3e370_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x1e3dfe0_0, 0, 4;
    %load/vec4 v0x1e3e370_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x1e3ea10_0, 0, 4;
    %load/vec4 v0x1e3e370_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1e3e0c0_0, 0, 4;
    %load/vec4 v0x1e3e370_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0x1e3e290_0, 0, 3;
    %load/vec4 v0x1e3e370_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x1e3e720_0, 0, 1;
    %load/vec4 v0x1e3e370_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x1e3ebb0_0, 0, 1;
    %load/vec4 v0x1e3e370_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x1e3e950_0, 0, 1;
    %load/vec4 v0x1e3e370_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x1e3ec70_0, 0, 1;
    %load/vec4 v0x1e3e370_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x1e3e580_0, 0, 1;
    %load/vec4 v0x1e3e580_0;
    %nor/r;
    %store/vec4 v0x1e3eaf0_0, 0, 1;
    %load/vec4 v0x1e3e370_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x1e3e870_0, 0, 16;
    %load/vec4 v0x1e3e370_0;
    %pad/u 34;
    %store/vec4 v0x1e3e640_0, 0, 34;
    %load/vec4 v0x1e3e640_0;
    %pushi/vec4 4293918719, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x1e3e640_0, 0, 34;
    %load/vec4 v0x1e3e640_0;
    %pushi/vec4 4286578687, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x1e3e640_0, 0, 34;
    %pushi/vec4 4, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 12;
    %load/vec4 v0x1e3e1a0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 1;
    %load/vec4 v0x1e3e4a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.160, 4;
    %load/vec4 v0x1e3ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.162, 8;
    %load/vec4 v0x1e3e0c0_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x1e3dfe0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 34;
    %store/vec4 v0x1e3e640_0, 0, 34;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 1;
    %jmp T_19.163;
T_19.162 ;
    %pushi/vec4 0, 0, 34;
    %store/vec4 v0x1e3e640_0, 0, 34;
T_19.163 ;
    %jmp T_19.161;
T_19.160 ;
    %load/vec4 v0x1e3eaf0_0;
    %load/vec4 v0x1e3e950_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1e3e580_0;
    %load/vec4 v0x1e3e950_0;
    %and;
    %load/vec4 v0x1e3e4a0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.164, 9;
    %load/vec4 v0x1e3e640_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.166, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.167, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.168, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.169, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.170, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.171, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.172, 6;
    %jmp T_19.173;
T_19.166 ;
    %pushi/vec4 18, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 1;
    %jmp T_19.173;
T_19.167 ;
    %pushi/vec4 19, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 1;
    %jmp T_19.173;
T_19.168 ;
    %pushi/vec4 20, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 1;
    %jmp T_19.173;
T_19.169 ;
    %pushi/vec4 21, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 1;
    %jmp T_19.173;
T_19.170 ;
    %pushi/vec4 22, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 1;
    %jmp T_19.173;
T_19.171 ;
    %pushi/vec4 23, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 1;
    %jmp T_19.173;
T_19.172 ;
    %pushi/vec4 24, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 1;
    %jmp T_19.173;
T_19.173 ;
    %pop/vec4 1;
    %jmp T_19.165;
T_19.164 ;
    %load/vec4 v0x1e3e580_0;
    %load/vec4 v0x1e3e1a0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.174, 8;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e3e640_0, 4, 1;
T_19.174 ;
T_19.165 ;
T_19.161 ;
    %end;
S_0x1e3ed30 .scope begin, "mem_op_blk_1" "mem_op_blk_1" 19 122, 19 122 0, S_0x1e39640;
 .timescale 0 0;
v0x1e3eeb0_0 .var "pri_enc_out", 3 0;
S_0x1e3ef90 .scope function, "pri_enc" "pri_enc" 19 237, 19 237 0, S_0x1e39640;
 .timescale 0 0;
v0x1e3f450_0 .var "in", 15 0;
v0x1e3f550_0 .var "pri_enc", 3 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc ;
    %fork t_17, S_0x1e3f160;
    %jmp t_16;
    .scope S_0x1e3f160;
t_17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1e3f550_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x1e3f350_0, 0, 32;
T_20.176 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1e3f350_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_20.177, 5;
    %load/vec4 v0x1e3f450_0;
    %load/vec4 v0x1e3f350_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.178, 4;
    %load/vec4 v0x1e3f350_0;
    %pad/s 4;
    %store/vec4 v0x1e3f550_0, 0, 4;
T_20.178 ;
    %load/vec4 v0x1e3f350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1e3f350_0, 0, 32;
    %jmp T_20.176;
T_20.177 ;
    %end;
    .scope S_0x1e3ef90;
t_16 %join;
    %end;
S_0x1e3f160 .scope begin, "priEncFn" "priEncFn" 19 238, 19 238 0, S_0x1e3ef90;
 .timescale 0 0;
v0x1e3f350_0 .var/i "i", 31 0;
S_0x1e46860 .scope module, "u_zap_fetch_main" "zap_fetch_main" 5 249, 20 17 0, S_0x1da5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_issue"
    .port_info 6 /INPUT 1 "i_stall_from_decode"
    .port_info 7 /INPUT 32 "i_pc_ff"
    .port_info 8 /INPUT 32 "i_instruction"
    .port_info 9 /INPUT 1 "i_valid"
    .port_info 10 /INPUT 1 "i_instr_abort"
    .port_info 11 /OUTPUT 32 "o_instruction"
    .port_info 12 /OUTPUT 1 "o_valid"
    .port_info 13 /OUTPUT 1 "o_instr_abort"
    .port_info 14 /OUTPUT 32 "o_pc_plus_8_ff"
P_0x1e2c8e0 .param/l "ABORT_PAYLOAD" 1 20 53, C4<00000000000000000000000000000000>;
v0x1e46c10_0 .net "i_clear_from_alu", 0 0, v0x1e26c40_0;  alias, 1 drivers
v0x1e46d40_0 .net "i_clear_from_writeback", 0 0, v0x1e600b0_0;  alias, 1 drivers
v0x1e46e90_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
v0x1e46f60_0 .net "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1e47090_0 .net "i_instr_abort", 0 0, L_0x1e858f0;  alias, 1 drivers
v0x1e47130_0 .net "i_instruction", 31 0, L_0x1e85690;  alias, 1 drivers
v0x1e471f0_0 .net "i_pc_ff", 31 0, v0x1bdba10_0;  alias, 1 drivers
v0x1e472b0_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
v0x1e47350_0 .net "i_stall_from_decode", 0 0, v0x1e45f00_0;  alias, 1 drivers
v0x1e474b0_0 .net "i_stall_from_issue", 0 0, v0x1e54080_0;  alias, 1 drivers
v0x1e47550_0 .net "i_valid", 0 0, L_0x1e857c0;  alias, 1 drivers
v0x1e475f0_0 .var "o_instr_abort", 0 0;
v0x1e476c0_0 .var "o_instruction", 31 0;
v0x1e47760_0 .var "o_pc_plus_8_ff", 31 0;
v0x1e47800_0 .var "o_valid", 0 0;
v0x1e478a0_0 .var "sleep_ff", 0 0;
S_0x1e47ba0 .scope module, "u_zap_issue_main" "zap_issue_main" 5 329, 21 24 0, S_0x1da5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 6 /INPUT 4 "i_condition_code_ff"
    .port_info 7 /INPUT 6 "i_destination_index_ff"
    .port_info 8 /INPUT 33 "i_alu_source_ff"
    .port_info 9 /INPUT 5 "i_alu_operation_ff"
    .port_info 10 /INPUT 33 "i_shift_source_ff"
    .port_info 11 /INPUT 3 "i_shift_operation_ff"
    .port_info 12 /INPUT 33 "i_shift_length_ff"
    .port_info 13 /INPUT 1 "i_flag_update_ff"
    .port_info 14 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 15 /INPUT 1 "i_mem_load_ff"
    .port_info 16 /INPUT 1 "i_mem_store_ff"
    .port_info 17 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 18 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 19 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_translate_ff"
    .port_info 23 /INPUT 1 "i_irq_ff"
    .port_info 24 /INPUT 1 "i_fiq_ff"
    .port_info 25 /INPUT 1 "i_abt_ff"
    .port_info 26 /INPUT 1 "i_swi_ff"
    .port_info 27 /INPUT 32 "i_rd_data_0"
    .port_info 28 /INPUT 32 "i_rd_data_1"
    .port_info 29 /INPUT 32 "i_rd_data_2"
    .port_info 30 /INPUT 32 "i_rd_data_3"
    .port_info 31 /INPUT 6 "i_shifter_destination_index_ff"
    .port_info 32 /INPUT 6 "i_alu_destination_index_ff"
    .port_info 33 /INPUT 6 "i_memory_destination_index_ff"
    .port_info 34 /INPUT 1 "i_alu_dav_nxt"
    .port_info 35 /INPUT 1 "i_alu_dav_ff"
    .port_info 36 /INPUT 1 "i_memory_dav_ff"
    .port_info 37 /INPUT 32 "i_alu_destination_value_nxt"
    .port_info 38 /INPUT 32 "i_alu_destination_value_ff"
    .port_info 39 /INPUT 32 "i_memory_destination_value_ff"
    .port_info 40 /INPUT 6 "i_shifter_mem_srcdest_index_ff"
    .port_info 41 /INPUT 6 "i_alu_mem_srcdest_index_ff"
    .port_info 42 /INPUT 6 "i_memory_mem_srcdest_index_ff"
    .port_info 43 /INPUT 1 "i_shifter_mem_load_ff"
    .port_info 44 /INPUT 1 "i_alu_mem_load_ff"
    .port_info 45 /INPUT 1 "i_memory_mem_load_ff"
    .port_info 46 /INPUT 32 "i_memory_mem_srcdest_value_ff"
    .port_info 47 /OUTPUT 6 "o_rd_index_0"
    .port_info 48 /OUTPUT 6 "o_rd_index_1"
    .port_info 49 /OUTPUT 6 "o_rd_index_2"
    .port_info 50 /OUTPUT 6 "o_rd_index_3"
    .port_info 51 /OUTPUT 4 "o_condition_code_ff"
    .port_info 52 /OUTPUT 6 "o_destination_index_ff"
    .port_info 53 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 54 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 55 /OUTPUT 1 "o_flag_update_ff"
    .port_info 56 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 57 /OUTPUT 1 "o_mem_load_ff"
    .port_info 58 /OUTPUT 1 "o_mem_store_ff"
    .port_info 59 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 60 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 61 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 62 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 63 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 64 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 65 /OUTPUT 1 "o_irq_ff"
    .port_info 66 /OUTPUT 1 "o_fiq_ff"
    .port_info 67 /OUTPUT 1 "o_abt_ff"
    .port_info 68 /OUTPUT 1 "o_swi_ff"
    .port_info 69 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 70 /OUTPUT 32 "o_shift_source_value_ff"
    .port_info 71 /OUTPUT 32 "o_shift_length_value_ff"
    .port_info 72 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 73 /OUTPUT 33 "o_alu_source_ff"
    .port_info 74 /OUTPUT 33 "o_shift_source_ff"
    .port_info 75 /OUTPUT 33 "o_shift_length_ff"
    .port_info 76 /OUTPUT 1 "o_stall_from_issue"
    .port_info 77 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 78 /OUTPUT 1 "o_shifter_disable_ff"
P_0x1e47d20 .param/l "ADC" 0 7 7, C4<0101>;
P_0x1e47d60 .param/l "ADD" 0 7 6, C4<0100>;
P_0x1e47da0 .param/l "AL" 0 3 16, C4<1110>;
P_0x1e47de0 .param/l "ALU_OPS" 0 21 33, +C4<00000000000000000000000000100000>;
P_0x1e47e20 .param/l "AND" 0 7 2, C4<0000>;
P_0x1e47e60 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x1e47ea0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x1e47ee0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x1e47f20 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x1e47f60 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x1e47fa0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x1e47fe0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x1e48020 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x1e48060 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x1e480a0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x1e480e0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x1e48120 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x1e48160 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x1e481a0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x1e481e0 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0x1e48220 .param/l "BIC" 0 7 16, C4<1110>;
P_0x1e48260 .param/l "CC" 0 3 5, C4<0011>;
P_0x1e482a0 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x1e482e0 .param/l "CMN" 0 7 13, C4<1011>;
P_0x1e48320 .param/l "CMP" 0 7 12, C4<1010>;
P_0x1e48360 .param/l "CS" 0 3 4, C4<0010>;
P_0x1e483a0 .param/l "EOR" 0 7 3, C4<0001>;
P_0x1e483e0 .param/l "EQ" 0 3 2, C4<0000>;
P_0x1e48420 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x1e48460 .param/l "GE" 0 3 12, C4<1010>;
P_0x1e484a0 .param/l "GT" 0 3 14, C4<1100>;
P_0x1e484e0 .param/l "HI" 0 3 10, C4<1000>;
P_0x1e48520 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x1e48560 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x1e485a0 .param/l "LE" 0 3 15, C4<1101>;
P_0x1e485e0 .param/l "LS" 0 3 11, C4<1001>;
P_0x1e48620 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x1e48660 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0x1e486a0 .param/l "LT" 0 3 13, C4<1011>;
P_0x1e486e0 .param/l "MI" 0 3 6, C4<0100>;
P_0x1e48720 .param/l "MLA" 0 7 19, C4<10001>;
P_0x1e48760 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x1e487a0 .param/l "MOV" 0 7 15, C4<1101>;
P_0x1e487e0 .param/l "MUL" 0 7 18, C4<10000>;
P_0x1e48820 .param/l "MVN" 0 7 17, C4<1111>;
P_0x1e48860 .param/l "NE" 0 3 3, C4<0001>;
P_0x1e488a0 .param/l "NV" 0 3 17, C4<1111>;
P_0x1e488e0 .param/l "ORR" 0 7 14, C4<1100>;
P_0x1e48920 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x1e48960 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x1e489a0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x1e489e0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x1e48a20 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x1e48a60 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x1e48aa0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x1e48ae0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x1e48b20 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x1e48b60 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x1e48ba0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x1e48be0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x1e48c20 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x1e48c60 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x1e48ca0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x1e48ce0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x1e48d20 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x1e48d60 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x1e48da0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x1e48de0 .param/l "PHY_REGS" 0 21 29, +C4<00000000000000000000000000101110>;
P_0x1e48e20 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x1e48e60 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x1e48ea0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x1e48ee0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x1e48f20 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x1e48f60 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x1e48fa0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x1e48fe0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x1e49020 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x1e49060 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x1e490a0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x1e490e0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x1e49120 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x1e49160 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x1e491a0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x1e491e0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x1e49220 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x1e49260 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x1e492a0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x1e492e0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x1e49320 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x1e49360 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x1e493a0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x1e493e0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x1e49420 .param/l "PL" 0 3 7, C4<0101>;
P_0x1e49460 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x1e494a0 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0x1e494e0 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0x1e49520 .param/l "RSB" 0 7 5, C4<0011>;
P_0x1e49560 .param/l "RSC" 0 7 9, C4<0111>;
P_0x1e495a0 .param/l "SBC" 0 7 8, C4<0110>;
P_0x1e495e0 .param/l "SHIFT_OPS" 0 21 37, +C4<00000000000000000000000000000101>;
P_0x1e49620 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x1e49660 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x1e496a0 .param/l "SUB" 0 7 4, C4<0010>;
P_0x1e496e0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x1e49720 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x1e49760 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x1e497a0 .param/l "TST" 0 7 10, C4<1000>;
P_0x1e497e0 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x1e49820 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x1e49860 .param/l "VC" 0 3 9, C4<0111>;
P_0x1e498a0 .param/l "VS" 0 3 8, C4<0110>;
v0x1e4fa80_0 .net "i_abt_ff", 0 0, v0x1e43de0_0;  alias, 1 drivers
v0x1e4fb70_0 .net "i_alu_dav_ff", 0 0, v0x1e26d00_0;  alias, 1 drivers
v0x1e4fc40_0 .net "i_alu_dav_nxt", 0 0, v0x1e26dc0_0;  alias, 1 drivers
v0x1e4fd40_0 .net "i_alu_destination_index_ff", 5 0, v0x1e26e80_0;  alias, 1 drivers
v0x1e4fe10_0 .net "i_alu_destination_value_ff", 31 0, v0x1e26990_0;  alias, 1 drivers
v0x1e4ff00_0 .net "i_alu_destination_value_nxt", 31 0, v0x1cde990_0;  alias, 1 drivers
v0x1e4ffd0_0 .net "i_alu_mem_load_ff", 0 0, v0x1e27280_0;  alias, 1 drivers
v0x1e50070_0 .net "i_alu_mem_srcdest_index_ff", 5 0, v0x1e274a0_0;  alias, 1 drivers
v0x1e50140_0 .net "i_alu_operation_ff", 4 0, v0x1e43f20_0;  alias, 1 drivers
v0x1e502a0_0 .net "i_alu_source_ff", 32 0, v0x1e440c0_0;  alias, 1 drivers
v0x1e50370_0 .net "i_clear_from_alu", 0 0, v0x1e26c40_0;  alias, 1 drivers
v0x1e50410_0 .net "i_clear_from_writeback", 0 0, v0x1e600b0_0;  alias, 1 drivers
v0x1e504b0_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
v0x1e50550_0 .net "i_condition_code_ff", 3 0, v0x1e44260_0;  alias, 1 drivers
v0x1e50620_0 .net "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1e506c0_0 .net "i_destination_index_ff", 5 0, v0x1e44400_0;  alias, 1 drivers
v0x1e50790_0 .net "i_fiq_ff", 0 0, v0x1e445a0_0;  alias, 1 drivers
v0x1e50940_0 .net "i_flag_update_ff", 0 0, v0x1e44700_0;  alias, 1 drivers
v0x1e509e0_0 .net "i_irq_ff", 0 0, v0x1e44840_0;  alias, 1 drivers
v0x1e50a80_0 .net "i_mem_load_ff", 0 0, v0x1e43080_0;  alias, 1 drivers
v0x1e50b50_0 .net "i_mem_pre_index_ff", 0 0, v0x1e44d20_0;  alias, 1 drivers
v0x1e50c20_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x1e44e90_0;  alias, 1 drivers
v0x1e50cf0_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x1e45000_0;  alias, 1 drivers
v0x1e50dc0_0 .net "i_mem_srcdest_index_ff", 5 0, v0x1e45170_0;  alias, 1 drivers
v0x1e50e90_0 .net "i_mem_store_ff", 0 0, v0x1e45310_0;  alias, 1 drivers
v0x1e50f60_0 .net "i_mem_translate_ff", 0 0, v0x1e454a0_0;  alias, 1 drivers
v0x1e51030_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x1e45610_0;  alias, 1 drivers
v0x1e51100_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x1e45780_0;  alias, 1 drivers
v0x1e511d0_0 .net "i_memory_dav_ff", 0 0, v0x1e591c0_0;  alias, 1 drivers
v0x1e51270_0 .net "i_memory_destination_index_ff", 5 0, v0x1e59370_0;  alias, 1 drivers
v0x1e51310_0 .net "i_memory_destination_value_ff", 31 0, v0x1e59120_0;  alias, 1 drivers
v0x1e513b0_0 .net "i_memory_mem_load_ff", 0 0, v0x1e59690_0;  alias, 1 drivers
v0x1e51450_0 .net "i_memory_mem_srcdest_index_ff", 5 0, v0x1e59730_0;  alias, 1 drivers
v0x1e50830_0 .net "i_memory_mem_srcdest_value_ff", 31 0, L_0x1e85b90;  alias, 1 drivers
v0x1e51700_0 .net "i_pc_plus_8_ff", 31 0, v0x1e458f0_0;  alias, 1 drivers
v0x1e517a0_0 .net "i_rd_data_0", 31 0, v0x1e605b0_0;  alias, 1 drivers
v0x1e51840_0 .net "i_rd_data_1", 31 0, v0x1e60650_0;  alias, 1 drivers
v0x1e518e0_0 .net "i_rd_data_2", 31 0, v0x1e606f0_0;  alias, 1 drivers
v0x1e51980_0 .net "i_rd_data_3", 31 0, v0x1e60790_0;  alias, 1 drivers
v0x1e51a40_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
v0x1e51ae0_0 .net "i_shift_length_ff", 32 0, v0x1e459b0_0;  alias, 1 drivers
v0x1e51bd0_0 .net "i_shift_operation_ff", 2 0, v0x1e45b70_0;  alias, 1 drivers
v0x1e51ca0_0 .net "i_shift_source_ff", 32 0, v0x1e45d40_0;  alias, 1 drivers
v0x1e51d70_0 .net "i_shifter_destination_index_ff", 5 0, v0x1e67cc0_0;  alias, 1 drivers
v0x1e51e40_0 .net "i_shifter_mem_load_ff", 0 0, v0x1e67ff0_0;  alias, 1 drivers
v0x1e51f10_0 .net "i_shifter_mem_srcdest_index_ff", 5 0, v0x1e68320_0;  alias, 1 drivers
v0x1e51fe0_0 .net "i_swi_ff", 0 0, v0x1e45fc0_0;  alias, 1 drivers
v0x1e520b0_0 .var "load_lock", 0 0;
v0x1e52150_0 .var "lock", 0 0;
v0x1e521f0_0 .var "o_abt_ff", 0 0;
v0x1e52290_0 .var "o_alu_operation_ff", 4 0;
v0x1e52370_0 .var "o_alu_source_ff", 32 0;
v0x1e52450_0 .var "o_alu_source_value_ff", 31 0;
v0x1e52530_0 .var "o_alu_source_value_nxt", 31 0;
v0x1e52610_0 .var "o_condition_code_ff", 3 0;
v0x1e526f0_0 .var "o_destination_index_ff", 5 0;
v0x1e527d0_0 .var "o_fiq_ff", 0 0;
v0x1e52890_0 .var "o_flag_update_ff", 0 0;
v0x1e52950_0 .var "o_irq_ff", 0 0;
v0x1e52a10_0 .var "o_mem_load_ff", 0 0;
v0x1e52ad0_0 .var "o_mem_pre_index_ff", 0 0;
v0x1e52b90_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x1e52c50_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x1e52d10_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1e52df0_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x1e514f0_0 .var "o_mem_srcdest_value_nxt", 31 0;
v0x1e515d0_0 .var "o_mem_store_ff", 0 0;
v0x1e532a0_0 .var "o_mem_translate_ff", 0 0;
v0x1e53340_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x1e533e0_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x1e53480_0 .var "o_pc_plus_8_ff", 31 0;
v0x1e53560_0 .var "o_rd_index_0", 5 0;
v0x1e53640_0 .var "o_rd_index_1", 5 0;
v0x1e53720_0 .var "o_rd_index_2", 5 0;
v0x1e53800_0 .var "o_rd_index_3", 5 0;
v0x1e538e0_0 .var "o_shift_length_ff", 32 0;
v0x1e539c0_0 .var "o_shift_length_value_ff", 31 0;
v0x1e53aa0_0 .var "o_shift_length_value_nxt", 31 0;
v0x1e53b80_0 .var "o_shift_operation_ff", 2 0;
v0x1e53c60_0 .var "o_shift_source_ff", 32 0;
v0x1e53d40_0 .var "o_shift_source_value_ff", 31 0;
v0x1e53e20_0 .var "o_shift_source_value_nxt", 31 0;
v0x1e53f00_0 .var "o_shifter_disable_ff", 0 0;
v0x1e53fc0_0 .var "o_shifter_disable_nxt", 0 0;
v0x1e54080_0 .var "o_stall_from_issue", 0 0;
v0x1e541b0_0 .var "o_swi_ff", 0 0;
v0x1e54270_0 .var "shift_lock", 0 0;
E_0x1e4d8d0/0 .event edge, v0x1e440c0_0, v0x1e52d10_0, v0x1e52610_0, v0x1e52a10_0;
E_0x1e4d8d0/1 .event edge, v0x1cdeb20_0, v0x1e26dc0_0, v0x1ceb650_0, v0x1e274a0_0;
E_0x1e4d8d0/2 .event edge, v0x1e26d00_0, v0x1e27280_0, v0x1e45d40_0, v0x1e459b0_0;
E_0x1e4d8d0/3 .event edge, v0x1e45b70_0, v0x1e526f0_0;
E_0x1e4d8d0 .event/or E_0x1e4d8d0/0, E_0x1e4d8d0/1, E_0x1e4d8d0/2, E_0x1e4d8d0/3;
E_0x1e4d990 .event edge, v0x1e52150_0;
E_0x1e4d9f0 .event edge, v0x1e440c0_0, v0x1e45d40_0, v0x1e459b0_0, v0x1e45170_0;
E_0x1e4da60/0 .event edge, v0x1e440c0_0, v0x1ceb350_0, v0x1e26dc0_0, v0x1cde990_0;
E_0x1e4da60/1 .event edge, v0x1e26990_0, v0x1e26e80_0, v0x1e26d00_0, v0x1e51270_0;
E_0x1e4da60/2 .event edge, v0x1e511d0_0, v0x1e51450_0, v0x1e513b0_0, v0x1e45d40_0;
E_0x1e4da60/3 .event edge, v0x1e459b0_0, v0x1e45170_0;
E_0x1e4da60 .event/or E_0x1e4da60/0, E_0x1e4da60/1, E_0x1e4da60/2, E_0x1e4da60/3;
E_0x1e4db50 .event edge, v0x1e54270_0, v0x1e520b0_0;
S_0x1e4db90 .scope function, "determine_load_lock" "determine_load_lock" 21 485, 21 485 0, S_0x1e47ba0;
 .timescale 0 0;
v0x1e4dd80_0 .var "determine_load_lock", 0 0;
v0x1e4de60_0 .var "i_alu_dav_ff", 0 0;
v0x1e4df20_0 .var "i_alu_dav_nxt", 0 0;
v0x1e4dff0_0 .var "i_alu_mem_load_ff", 0 0;
v0x1e4e0b0_0 .var "i_alu_mem_srcdest_index_ff", 5 0;
v0x1e4e1e0_0 .var "i_shifter_mem_load_ff", 0 0;
v0x1e4e2a0_0 .var "i_shifter_mem_srcdest_index_ff", 5 0;
v0x1e4e380_0 .var "index", 32 0;
v0x1e4e460_0 .var "o_condition_code_ff", 3 0;
v0x1e4e5d0_0 .var "o_mem_load_ff", 0 0;
v0x1e4e690_0 .var "o_mem_srcdest_index_ff", 5 0;
TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4dd80_0, 0, 1;
    %load/vec4 v0x1e4e380_0;
    %load/vec4 v0x1e4e690_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e4e460_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x1e4e5d0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1e4e380_0;
    %load/vec4 v0x1e4e2a0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e4df20_0;
    %and;
    %load/vec4 v0x1e4e1e0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1e4e380_0;
    %load/vec4 v0x1e4e0b0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e4de60_0;
    %and;
    %load/vec4 v0x1e4dff0_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_21.180, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e4dd80_0, 0, 1;
T_21.180 ;
    %load/vec4 v0x1e4e380_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.182, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4dd80_0, 0, 1;
T_21.182 ;
    %end;
S_0x1e4e770 .scope function, "get_register_value" "get_register_value" 21 363, 21 363 0, S_0x1e47ba0;
 .timescale 0 0;
v0x1e4e910_0 .var "get", 31 0;
v0x1e4e9f0_0 .var "get_register_value", 31 0;
v0x1e4ead0_0 .var "i_alu_dav_ff", 0 0;
v0x1e4eb70_0 .var "i_alu_dav_nxt", 0 0;
v0x1e4ec30_0 .var "i_alu_destination_index_ff", 5 0;
v0x1e4ed60_0 .var "i_alu_destination_value_ff", 31 0;
v0x1e4ee40_0 .var "i_alu_destination_value_nxt", 31 0;
v0x1e4ef20_0 .var "i_memory_dav_ff", 0 0;
v0x1e4efe0_0 .var "i_memory_destination_index_ff", 5 0;
v0x1e4f150_0 .var "i_memory_mem_load_ff", 0 0;
v0x1e4f210_0 .var "i_memory_mem_srcdest_index_ff", 5 0;
v0x1e4f2f0_0 .var "i_shifter_destination_index_ff", 32 0;
v0x1e4f3d0_0 .var "index", 32 0;
v0x1e4f4b0_0 .var "rd_port", 1 0;
TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value ;
    %load/vec4 v0x1e4f3d0_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.184, 8;
    %load/vec4 v0x1e4f3d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1e4e910_0, 0, 32;
    %jmp T_22.185;
T_22.184 ;
    %load/vec4 v0x1e4f3d0_0;
    %cmpi/e 15, 0, 33;
    %jmp/0xz  T_22.186, 4;
    %load/vec4 v0x1e51700_0;
    %store/vec4 v0x1e4e910_0, 0, 32;
    %jmp T_22.187;
T_22.186 ;
    %load/vec4 v0x1e4f3d0_0;
    %load/vec4 v0x1e4f2f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e4eb70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.188, 8;
    %load/vec4 v0x1e4ee40_0;
    %store/vec4 v0x1e4e910_0, 0, 32;
    %jmp T_22.189;
T_22.188 ;
    %load/vec4 v0x1e4f3d0_0;
    %load/vec4 v0x1e4ec30_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e4ead0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.190, 8;
    %load/vec4 v0x1e4ed60_0;
    %store/vec4 v0x1e4e910_0, 0, 32;
    %jmp T_22.191;
T_22.190 ;
    %load/vec4 v0x1e4f3d0_0;
    %load/vec4 v0x1e4efe0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e4ef20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.192, 8;
    %load/vec4 v0x1e51310_0;
    %store/vec4 v0x1e4e910_0, 0, 32;
    %jmp T_22.193;
T_22.192 ;
    %load/vec4 v0x1e4f4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.194, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.195, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.196, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.197, 6;
    %jmp T_22.198;
T_22.194 ;
    %load/vec4 v0x1e517a0_0;
    %store/vec4 v0x1e4e910_0, 0, 32;
    %jmp T_22.198;
T_22.195 ;
    %load/vec4 v0x1e51840_0;
    %store/vec4 v0x1e4e910_0, 0, 32;
    %jmp T_22.198;
T_22.196 ;
    %load/vec4 v0x1e518e0_0;
    %store/vec4 v0x1e4e910_0, 0, 32;
    %jmp T_22.198;
T_22.197 ;
    %load/vec4 v0x1e51980_0;
    %store/vec4 v0x1e4e910_0, 0, 32;
    %jmp T_22.198;
T_22.198 ;
    %pop/vec4 1;
T_22.193 ;
T_22.191 ;
T_22.189 ;
T_22.187 ;
T_22.185 ;
    %load/vec4 v0x1e4f3d0_0;
    %load/vec4 v0x1e4f210_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e4f150_0;
    %and;
    %load/vec4 v0x1e4ef20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.199, 8;
    %load/vec4 v0x1e50830_0;
    %store/vec4 v0x1e4e910_0, 0, 32;
T_22.199 ;
    %load/vec4 v0x1e4e910_0;
    %store/vec4 v0x1e4e9f0_0, 0, 32;
    %end;
S_0x1e4f590 .scope function, "shifter_lock_check" "shifter_lock_check" 21 466, 21 466 0, S_0x1e47ba0;
 .timescale 0 0;
v0x1e4f710_0 .var "index", 32 0;
v0x1e4f7f0_0 .var "o_condition_code_ff", 3 0;
v0x1e4f8d0_0 .var "o_destination_index_ff", 5 0;
v0x1e4f9c0_0 .var "shifter_lock_check", 0 0;
TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check ;
    %load/vec4 v0x1e4f8d0_0;
    %pad/u 33;
    %load/vec4 v0x1e4f710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e4f7f0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.201, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e4f9c0_0, 0, 1;
    %jmp T_23.202;
T_23.201 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4f9c0_0, 0, 1;
T_23.202 ;
    %load/vec4 v0x1e4f710_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.203, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4f9c0_0, 0, 1;
T_23.203 ;
    %end;
S_0x1e4cee0 .scope module, "u_zap_memory_main" "zap_memory_main" 5 579, 22 13 0, S_0x1da5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_mem_load_ff"
    .port_info 5 /INPUT 1 "i_dav_ff"
    .port_info 6 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 7 /INPUT 32 "i_alu_result_ff"
    .port_info 8 /INPUT 4 "i_flags_ff"
    .port_info 9 /INPUT 6 "i_destination_index_ff"
    .port_info 10 /INPUT 1 "i_irq_ff"
    .port_info 11 /INPUT 1 "i_fiq_ff"
    .port_info 12 /INPUT 1 "i_instr_abort_ff"
    .port_info 13 /INPUT 1 "i_swi_ff"
    .port_info 14 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 15 /OUTPUT 32 "o_alu_result_ff"
    .port_info 16 /OUTPUT 4 "o_flags_ff"
    .port_info 17 /OUTPUT 6 "o_destination_index_ff"
    .port_info 18 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 19 /OUTPUT 1 "o_dav_ff"
    .port_info 20 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 21 /OUTPUT 1 "o_irq_ff"
    .port_info 22 /OUTPUT 1 "o_fiq_ff"
    .port_info 23 /OUTPUT 1 "o_swi_ff"
    .port_info 24 /OUTPUT 1 "o_instr_abort_ff"
    .port_info 25 /OUTPUT 1 "o_mem_load_ff"
P_0x1e54f90 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x1e54fd0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x1e55010 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x1e55050 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x1e55090 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x1e550d0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x1e55110 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x1e55150 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x1e55190 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x1e551d0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x1e55210 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x1e55250 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x1e55290 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x1e552d0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x1e55310 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x1e55350 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x1e55390 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x1e553d0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x1e55410 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x1e55450 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x1e55490 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x1e554d0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x1e55510 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x1e55550 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x1e55590 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x1e555d0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x1e55610 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x1e55650 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x1e55690 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x1e556d0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x1e55710 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x1e55750 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x1e55790 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x1e557d0 .param/l "PHY_REGS" 0 22 16, +C4<00000000000000000000000000101110>;
P_0x1e55810 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x1e55850 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x1e55890 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x1e558d0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x1e55910 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x1e55950 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x1e55990 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x1e559d0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x1e55a10 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x1e55a50 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x1e55a90 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x1e55ad0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x1e55b10 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x1e55b50 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x1e55b90 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x1e55bd0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x1e55c10 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x1e55c50 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x1e55c90 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x1e55cd0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x1e55d10 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x1e55d50 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x1e55d90 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x1e55dd0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x1e55e10 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x1e55e50 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x1e55e90 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
v0x1e58370_0 .net "i_alu_result_ff", 31 0, v0x1e26990_0;  alias, 1 drivers
v0x1e584a0_0 .net "i_clear_from_writeback", 0 0, v0x1e600b0_0;  alias, 1 drivers
v0x1e58560_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
v0x1e58710_0 .net "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1e587b0_0 .net "i_dav_ff", 0 0, v0x1e26d00_0;  alias, 1 drivers
v0x1e588a0_0 .net "i_destination_index_ff", 5 0, v0x1e26e80_0;  alias, 1 drivers
v0x1e58990_0 .net "i_fiq_ff", 0 0, v0x1e26f60_0;  alias, 1 drivers
v0x1e58a30_0 .net "i_flags_ff", 3 0, v0x1e27020_0;  alias, 1 drivers
v0x1e58ad0_0 .net "i_instr_abort_ff", 0 0, v0x1e268f0_0;  alias, 1 drivers
v0x1e58c00_0 .net "i_irq_ff", 0 0, v0x1e27100_0;  alias, 1 drivers
v0x1e58ca0_0 .net "i_mem_load_ff", 0 0, v0x1e27280_0;  alias, 1 drivers
v0x1e58d40_0 .net "i_mem_srcdest_index_ff", 5 0, v0x1e274a0_0;  alias, 1 drivers
v0x1e58e30_0 .net "i_pc_plus_8_ff", 31 0, v0x1e279c0_0;  alias, 1 drivers
v0x1e58ed0_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
v0x1e59080_0 .net "i_swi_ff", 0 0, v0x1e27aa0_0;  alias, 1 drivers
v0x1e59120_0 .var "o_alu_result_ff", 31 0;
v0x1e591c0_0 .var "o_dav_ff", 0 0;
v0x1e59370_0 .var "o_destination_index_ff", 5 0;
v0x1e59410_0 .var "o_fiq_ff", 0 0;
v0x1e594b0_0 .var "o_flags_ff", 3 0;
v0x1e59550_0 .var "o_instr_abort_ff", 0 0;
v0x1e595f0_0 .var "o_irq_ff", 0 0;
v0x1e59690_0 .var "o_mem_load_ff", 0 0;
v0x1e59730_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1e597d0_0 .var "o_pc_plus_8_ff", 31 0;
v0x1e59870_0 .var "o_swi_ff", 0 0;
S_0x1e581a0 .scope task, "clear_interrupts" "clear_interrupts" 22 127, 22 127 0, S_0x1e4cee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_memory_main.clear_interrupts ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e595f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59690_0, 0;
    %end;
S_0x1e59d50 .scope module, "u_zap_regf" "zap_register_file" 5 625, 23 20 0, S_0x1da5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_valid"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 32 "i_pc_from_alu"
    .port_info 6 /INPUT 1 "i_stall_from_decode"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 32 "i_data_abort_vector"
    .port_info 9 /INPUT 32 "i_fiq_vector"
    .port_info 10 /INPUT 32 "i_irq_vector"
    .port_info 11 /INPUT 32 "i_instruction_abort_vector"
    .port_info 12 /INPUT 32 "i_swi_vector"
    .port_info 13 /INPUT 32 "i_und_vector"
    .port_info 14 /INPUT 6 "i_rd_index_0"
    .port_info 15 /INPUT 6 "i_rd_index_1"
    .port_info 16 /INPUT 6 "i_rd_index_2"
    .port_info 17 /INPUT 6 "i_rd_index_3"
    .port_info 18 /INPUT 6 "i_wr_index"
    .port_info 19 /INPUT 32 "i_wr_data"
    .port_info 20 /INPUT 4 "i_flags"
    .port_info 21 /INPUT 6 "i_wr_index_1"
    .port_info 22 /INPUT 32 "i_wr_data_1"
    .port_info 23 /INPUT 1 "i_irq"
    .port_info 24 /INPUT 1 "i_fiq"
    .port_info 25 /INPUT 1 "i_instr_abt"
    .port_info 26 /INPUT 1 "i_data_abt"
    .port_info 27 /INPUT 1 "i_swi"
    .port_info 28 /INPUT 1 "i_und"
    .port_info 29 /INPUT 32 "i_pc_buf_ff"
    .port_info 30 /OUTPUT 32 "o_rd_data_0"
    .port_info 31 /OUTPUT 32 "o_rd_data_1"
    .port_info 32 /OUTPUT 32 "o_rd_data_2"
    .port_info 33 /OUTPUT 32 "o_rd_data_3"
    .port_info 34 /OUTPUT 32 "o_pc"
    .port_info 35 /OUTPUT 32 "o_cpsr"
    .port_info 36 /OUTPUT 1 "o_clear_from_writeback"
    .port_info 37 /OUTPUT 1 "o_fiq_ack"
    .port_info 38 /OUTPUT 1 "o_irq_ack"
P_0x1e59ed0 .param/l "ABT" 0 10 4, C4<10111>;
P_0x1e59f10 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x1e59f50 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x1e59f90 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x1e59fd0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x1e5a010 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x1e5a050 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x1e5a090 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x1e5a0d0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x1e5a110 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x1e5a150 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x1e5a190 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x1e5a1d0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x1e5a210 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x1e5a250 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x1e5a290 .param/l "FIQ" 0 10 2, C4<10001>;
P_0x1e5a2d0 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0x1e5a310 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x1e5a350 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x1e5a390 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x1e5a3d0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x1e5a410 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x1e5a450 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x1e5a490 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x1e5a4d0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x1e5a510 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x1e5a550 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x1e5a590 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x1e5a5d0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x1e5a610 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x1e5a650 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x1e5a690 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x1e5a6d0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x1e5a710 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x1e5a750 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x1e5a790 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x1e5a7d0 .param/l "PHY_REGS" 0 23 21, +C4<00000000000000000000000000101110>;
P_0x1e5a810 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x1e5a850 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x1e5a890 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x1e5a8d0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x1e5a910 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x1e5a950 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x1e5a990 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x1e5a9d0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x1e5aa10 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x1e5aa50 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x1e5aa90 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x1e5aad0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x1e5ab10 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x1e5ab50 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x1e5ab90 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x1e5abd0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x1e5ac10 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x1e5ac50 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x1e5ac90 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x1e5acd0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x1e5ad10 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x1e5ad50 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x1e5ad90 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x1e5add0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x1e5ae10 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x1e5ae50 .param/l "SVC" 0 10 5, C4<10011>;
P_0x1e5ae90 .param/l "SYS" 0 10 7, C4<11111>;
P_0x1e5aed0 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x1e5af10 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x1e5af50 .param/l "UND" 0 10 8, C4<11011>;
P_0x1e5af90 .param/l "USR" 0 10 6, C4<10000>;
v0x1e5e7d0_0 .net "i_clear_from_alu", 0 0, v0x1e26c40_0;  alias, 1 drivers
v0x1e5e890_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
L_0x7f520efa61c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e5e950_0 .net "i_data_abort_vector", 31 0, L_0x7f520efa61c8;  1 drivers
v0x1e5ea20_0 .net "i_data_abt", 0 0, L_0x1e85cd0;  alias, 1 drivers
v0x1e5eae0_0 .net "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1e5ebd0_0 .net "i_fiq", 0 0, v0x1e59410_0;  alias, 1 drivers
L_0x7f520efa6210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1e5ec70_0 .net "i_fiq_vector", 31 0, L_0x7f520efa6210;  1 drivers
v0x1e5ed30_0 .net "i_flags", 3 0, v0x1e594b0_0;  alias, 1 drivers
v0x1e5ee20_0 .net "i_instr_abt", 0 0, v0x1e59550_0;  alias, 1 drivers
L_0x7f520efa62a0 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x1e5ef80_0 .net "i_instruction_abort_vector", 31 0, L_0x7f520efa62a0;  1 drivers
v0x1e5f020_0 .net "i_irq", 0 0, v0x1e595f0_0;  alias, 1 drivers
L_0x7f520efa6258 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1e5f0f0_0 .net "i_irq_vector", 31 0, L_0x7f520efa6258;  1 drivers
v0x1e5f1b0_0 .net "i_pc_buf_ff", 31 0, v0x1e597d0_0;  alias, 1 drivers
v0x1e5f2a0_0 .net "i_pc_from_alu", 31 0, v0x1e278e0_0;  alias, 1 drivers
v0x1e5f360_0 .net "i_rd_index_0", 5 0, v0x1e53560_0;  alias, 1 drivers
v0x1e5f430_0 .net "i_rd_index_1", 5 0, v0x1e53640_0;  alias, 1 drivers
v0x1e5f500_0 .net "i_rd_index_2", 5 0, v0x1e53720_0;  alias, 1 drivers
v0x1e5f6b0_0 .net "i_rd_index_3", 5 0, v0x1e53800_0;  alias, 1 drivers
v0x1e5f750_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
v0x1e5f7f0_0 .net "i_stall_from_decode", 0 0, v0x1e45f00_0;  alias, 1 drivers
v0x1e5f890_0 .net "i_stall_from_issue", 0 0, v0x1e54080_0;  alias, 1 drivers
v0x1e5f930_0 .net "i_swi", 0 0, v0x1e59870_0;  alias, 1 drivers
L_0x7f520efa62e8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x1e5f9d0_0 .net "i_swi_vector", 31 0, L_0x7f520efa62e8;  1 drivers
L_0x7f520efa6378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e5fa70_0 .net "i_und", 0 0, L_0x7f520efa6378;  1 drivers
L_0x7f520efa6330 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v0x1e5fb10_0 .net "i_und_vector", 31 0, L_0x7f520efa6330;  1 drivers
v0x1e5fbf0_0 .net "i_valid", 0 0, v0x1e591c0_0;  alias, 1 drivers
v0x1e5fce0_0 .net "i_wr_data", 31 0, v0x1e59120_0;  alias, 1 drivers
v0x1e5fdf0_0 .net "i_wr_data_1", 31 0, L_0x1e85b90;  alias, 1 drivers
v0x1e5feb0_0 .net "i_wr_index", 5 0, v0x1e59370_0;  alias, 1 drivers
v0x1e5ffa0_0 .net "i_wr_index_1", 5 0, v0x1e59730_0;  alias, 1 drivers
v0x1e600b0_0 .var "o_clear_from_writeback", 0 0;
v0x1e60150_0 .var "o_cpsr", 31 0;
v0x1e60260_0 .var "o_fiq_ack", 0 0;
v0x1e5f5c0_0 .var "o_irq_ack", 0 0;
v0x1e60510_0 .var "o_pc", 31 0;
v0x1e605b0_0 .var "o_rd_data_0", 31 0;
v0x1e60650_0 .var "o_rd_data_1", 31 0;
v0x1e606f0_0 .var "o_rd_data_2", 31 0;
v0x1e60790_0 .var "o_rd_data_3", 31 0;
v0x1e60860 .array "r_ff", 0 45, 31 0;
v0x1e61040 .array "r_nxt", 0 45, 31 0;
v0x1e60860_0 .array/port v0x1e60860, 0;
v0x1e60860_1 .array/port v0x1e60860, 1;
v0x1e60860_2 .array/port v0x1e60860, 2;
E_0x1e5d7a0/0 .event edge, v0x1e5e120_0, v0x1e60860_0, v0x1e60860_1, v0x1e60860_2;
v0x1e60860_3 .array/port v0x1e60860, 3;
v0x1e60860_4 .array/port v0x1e60860, 4;
v0x1e60860_5 .array/port v0x1e60860, 5;
v0x1e60860_6 .array/port v0x1e60860, 6;
E_0x1e5d7a0/1 .event edge, v0x1e60860_3, v0x1e60860_4, v0x1e60860_5, v0x1e60860_6;
v0x1e60860_7 .array/port v0x1e60860, 7;
v0x1e60860_8 .array/port v0x1e60860, 8;
v0x1e60860_9 .array/port v0x1e60860, 9;
v0x1e60860_10 .array/port v0x1e60860, 10;
E_0x1e5d7a0/2 .event edge, v0x1e60860_7, v0x1e60860_8, v0x1e60860_9, v0x1e60860_10;
v0x1e60860_11 .array/port v0x1e60860, 11;
v0x1e60860_12 .array/port v0x1e60860, 12;
v0x1e60860_13 .array/port v0x1e60860, 13;
v0x1e60860_14 .array/port v0x1e60860, 14;
E_0x1e5d7a0/3 .event edge, v0x1e60860_11, v0x1e60860_12, v0x1e60860_13, v0x1e60860_14;
v0x1e60860_15 .array/port v0x1e60860, 15;
v0x1e60860_16 .array/port v0x1e60860, 16;
v0x1e60860_17 .array/port v0x1e60860, 17;
v0x1e60860_18 .array/port v0x1e60860, 18;
E_0x1e5d7a0/4 .event edge, v0x1e60860_15, v0x1e60860_16, v0x1e60860_17, v0x1e60860_18;
v0x1e60860_19 .array/port v0x1e60860, 19;
v0x1e60860_20 .array/port v0x1e60860, 20;
v0x1e60860_21 .array/port v0x1e60860, 21;
v0x1e60860_22 .array/port v0x1e60860, 22;
E_0x1e5d7a0/5 .event edge, v0x1e60860_19, v0x1e60860_20, v0x1e60860_21, v0x1e60860_22;
v0x1e60860_23 .array/port v0x1e60860, 23;
v0x1e60860_24 .array/port v0x1e60860, 24;
v0x1e60860_25 .array/port v0x1e60860, 25;
v0x1e60860_26 .array/port v0x1e60860, 26;
E_0x1e5d7a0/6 .event edge, v0x1e60860_23, v0x1e60860_24, v0x1e60860_25, v0x1e60860_26;
v0x1e60860_27 .array/port v0x1e60860, 27;
v0x1e60860_28 .array/port v0x1e60860, 28;
v0x1e60860_29 .array/port v0x1e60860, 29;
v0x1e60860_30 .array/port v0x1e60860, 30;
E_0x1e5d7a0/7 .event edge, v0x1e60860_27, v0x1e60860_28, v0x1e60860_29, v0x1e60860_30;
v0x1e60860_31 .array/port v0x1e60860, 31;
v0x1e60860_32 .array/port v0x1e60860, 32;
v0x1e60860_33 .array/port v0x1e60860, 33;
v0x1e60860_34 .array/port v0x1e60860, 34;
E_0x1e5d7a0/8 .event edge, v0x1e60860_31, v0x1e60860_32, v0x1e60860_33, v0x1e60860_34;
v0x1e60860_35 .array/port v0x1e60860, 35;
v0x1e60860_36 .array/port v0x1e60860, 36;
v0x1e60860_37 .array/port v0x1e60860, 37;
v0x1e60860_38 .array/port v0x1e60860, 38;
E_0x1e5d7a0/9 .event edge, v0x1e60860_35, v0x1e60860_36, v0x1e60860_37, v0x1e60860_38;
v0x1e60860_39 .array/port v0x1e60860, 39;
v0x1e60860_40 .array/port v0x1e60860, 40;
v0x1e60860_41 .array/port v0x1e60860, 41;
v0x1e60860_42 .array/port v0x1e60860, 42;
E_0x1e5d7a0/10 .event edge, v0x1e60860_39, v0x1e60860_40, v0x1e60860_41, v0x1e60860_42;
v0x1e60860_43 .array/port v0x1e60860, 43;
v0x1e60860_44 .array/port v0x1e60860, 44;
v0x1e60860_45 .array/port v0x1e60860, 45;
E_0x1e5d7a0/11 .event edge, v0x1e60860_43, v0x1e60860_44, v0x1e60860_45, v0x1cbe6f0_0;
E_0x1e5d7a0/12 .event edge, v0x1e26c40_0, v0x1e278e0_0, v0x1e45f00_0, v0x1e2e3d0_0;
E_0x1e5d7a0/13 .event edge, v0x1e5ea20_0, v0x1e59410_0, v0x1e595f0_0, v0x1e59550_0;
E_0x1e5d7a0/14 .event edge, v0x1e59870_0, v0x1e5fa70_0, v0x1e5e950_0, v0x1e597d0_0;
E_0x1e5d7a0/15 .event edge, v0x1e5ec70_0, v0x1e5f0f0_0, v0x1e5ef80_0, v0x1e5f9d0_0;
E_0x1e5d7a0/16 .event edge, v0x1e5fb10_0, v0x1e511d0_0, v0x1e594b0_0, v0x1e51310_0;
v0x1e61040_0 .array/port v0x1e61040, 0;
E_0x1e5d7a0/17 .event edge, v0x1e51270_0, v0x1e50830_0, v0x1e51450_0, v0x1e61040_0;
v0x1e61040_1 .array/port v0x1e61040, 1;
v0x1e61040_2 .array/port v0x1e61040, 2;
v0x1e61040_3 .array/port v0x1e61040, 3;
v0x1e61040_4 .array/port v0x1e61040, 4;
E_0x1e5d7a0/18 .event edge, v0x1e61040_1, v0x1e61040_2, v0x1e61040_3, v0x1e61040_4;
v0x1e61040_5 .array/port v0x1e61040, 5;
v0x1e61040_6 .array/port v0x1e61040, 6;
v0x1e61040_7 .array/port v0x1e61040, 7;
v0x1e61040_8 .array/port v0x1e61040, 8;
E_0x1e5d7a0/19 .event edge, v0x1e61040_5, v0x1e61040_6, v0x1e61040_7, v0x1e61040_8;
v0x1e61040_9 .array/port v0x1e61040, 9;
v0x1e61040_10 .array/port v0x1e61040, 10;
v0x1e61040_11 .array/port v0x1e61040, 11;
v0x1e61040_12 .array/port v0x1e61040, 12;
E_0x1e5d7a0/20 .event edge, v0x1e61040_9, v0x1e61040_10, v0x1e61040_11, v0x1e61040_12;
v0x1e61040_13 .array/port v0x1e61040, 13;
v0x1e61040_14 .array/port v0x1e61040, 14;
v0x1e61040_15 .array/port v0x1e61040, 15;
v0x1e61040_16 .array/port v0x1e61040, 16;
E_0x1e5d7a0/21 .event edge, v0x1e61040_13, v0x1e61040_14, v0x1e61040_15, v0x1e61040_16;
v0x1e61040_17 .array/port v0x1e61040, 17;
v0x1e61040_18 .array/port v0x1e61040, 18;
v0x1e61040_19 .array/port v0x1e61040, 19;
v0x1e61040_20 .array/port v0x1e61040, 20;
E_0x1e5d7a0/22 .event edge, v0x1e61040_17, v0x1e61040_18, v0x1e61040_19, v0x1e61040_20;
v0x1e61040_21 .array/port v0x1e61040, 21;
v0x1e61040_22 .array/port v0x1e61040, 22;
v0x1e61040_23 .array/port v0x1e61040, 23;
v0x1e61040_24 .array/port v0x1e61040, 24;
E_0x1e5d7a0/23 .event edge, v0x1e61040_21, v0x1e61040_22, v0x1e61040_23, v0x1e61040_24;
v0x1e61040_25 .array/port v0x1e61040, 25;
v0x1e61040_26 .array/port v0x1e61040, 26;
v0x1e61040_27 .array/port v0x1e61040, 27;
v0x1e61040_28 .array/port v0x1e61040, 28;
E_0x1e5d7a0/24 .event edge, v0x1e61040_25, v0x1e61040_26, v0x1e61040_27, v0x1e61040_28;
v0x1e61040_29 .array/port v0x1e61040, 29;
v0x1e61040_30 .array/port v0x1e61040, 30;
v0x1e61040_31 .array/port v0x1e61040, 31;
v0x1e61040_32 .array/port v0x1e61040, 32;
E_0x1e5d7a0/25 .event edge, v0x1e61040_29, v0x1e61040_30, v0x1e61040_31, v0x1e61040_32;
v0x1e61040_33 .array/port v0x1e61040, 33;
v0x1e61040_34 .array/port v0x1e61040, 34;
v0x1e61040_35 .array/port v0x1e61040, 35;
v0x1e61040_36 .array/port v0x1e61040, 36;
E_0x1e5d7a0/26 .event edge, v0x1e61040_33, v0x1e61040_34, v0x1e61040_35, v0x1e61040_36;
v0x1e61040_37 .array/port v0x1e61040, 37;
v0x1e61040_38 .array/port v0x1e61040, 38;
v0x1e61040_39 .array/port v0x1e61040, 39;
v0x1e61040_40 .array/port v0x1e61040, 40;
E_0x1e5d7a0/27 .event edge, v0x1e61040_37, v0x1e61040_38, v0x1e61040_39, v0x1e61040_40;
v0x1e61040_41 .array/port v0x1e61040, 41;
v0x1e61040_42 .array/port v0x1e61040, 42;
v0x1e61040_43 .array/port v0x1e61040, 43;
v0x1e61040_44 .array/port v0x1e61040, 44;
E_0x1e5d7a0/28 .event edge, v0x1e61040_41, v0x1e61040_42, v0x1e61040_43, v0x1e61040_44;
v0x1e61040_45 .array/port v0x1e61040, 45;
E_0x1e5d7a0/29 .event edge, v0x1e61040_45;
E_0x1e5d7a0 .event/or E_0x1e5d7a0/0, E_0x1e5d7a0/1, E_0x1e5d7a0/2, E_0x1e5d7a0/3, E_0x1e5d7a0/4, E_0x1e5d7a0/5, E_0x1e5d7a0/6, E_0x1e5d7a0/7, E_0x1e5d7a0/8, E_0x1e5d7a0/9, E_0x1e5d7a0/10, E_0x1e5d7a0/11, E_0x1e5d7a0/12, E_0x1e5d7a0/13, E_0x1e5d7a0/14, E_0x1e5d7a0/15, E_0x1e5d7a0/16, E_0x1e5d7a0/17, E_0x1e5d7a0/18, E_0x1e5d7a0/19, E_0x1e5d7a0/20, E_0x1e5d7a0/21, E_0x1e5d7a0/22, E_0x1e5d7a0/23, E_0x1e5d7a0/24, E_0x1e5d7a0/25, E_0x1e5d7a0/26, E_0x1e5d7a0/27, E_0x1e5d7a0/28, E_0x1e5d7a0/29;
E_0x1e5db90/0 .event edge, v0x1e53560_0, v0x1e60860_0, v0x1e60860_1, v0x1e60860_2;
E_0x1e5db90/1 .event edge, v0x1e60860_3, v0x1e60860_4, v0x1e60860_5, v0x1e60860_6;
E_0x1e5db90/2 .event edge, v0x1e60860_7, v0x1e60860_8, v0x1e60860_9, v0x1e60860_10;
E_0x1e5db90/3 .event edge, v0x1e60860_11, v0x1e60860_12, v0x1e60860_13, v0x1e60860_14;
E_0x1e5db90/4 .event edge, v0x1e60860_15, v0x1e60860_16, v0x1e60860_17, v0x1e60860_18;
E_0x1e5db90/5 .event edge, v0x1e60860_19, v0x1e60860_20, v0x1e60860_21, v0x1e60860_22;
E_0x1e5db90/6 .event edge, v0x1e60860_23, v0x1e60860_24, v0x1e60860_25, v0x1e60860_26;
E_0x1e5db90/7 .event edge, v0x1e60860_27, v0x1e60860_28, v0x1e60860_29, v0x1e60860_30;
E_0x1e5db90/8 .event edge, v0x1e60860_31, v0x1e60860_32, v0x1e60860_33, v0x1e60860_34;
E_0x1e5db90/9 .event edge, v0x1e60860_35, v0x1e60860_36, v0x1e60860_37, v0x1e60860_38;
E_0x1e5db90/10 .event edge, v0x1e60860_39, v0x1e60860_40, v0x1e60860_41, v0x1e60860_42;
E_0x1e5db90/11 .event edge, v0x1e60860_43, v0x1e60860_44, v0x1e60860_45, v0x1e53640_0;
E_0x1e5db90/12 .event edge, v0x1e53720_0, v0x1e53800_0;
E_0x1e5db90 .event/or E_0x1e5db90/0, E_0x1e5db90/1, E_0x1e5db90/2, E_0x1e5db90/3, E_0x1e5db90/4, E_0x1e5db90/5, E_0x1e5db90/6, E_0x1e5db90/7, E_0x1e5db90/8, E_0x1e5db90/9, E_0x1e5db90/10, E_0x1e5db90/11, E_0x1e5db90/12;
E_0x1e5dd70/0 .event edge, v0x1e60860_0, v0x1e60860_1, v0x1e60860_2, v0x1e60860_3;
E_0x1e5dd70/1 .event edge, v0x1e60860_4, v0x1e60860_5, v0x1e60860_6, v0x1e60860_7;
E_0x1e5dd70/2 .event edge, v0x1e60860_8, v0x1e60860_9, v0x1e60860_10, v0x1e60860_11;
E_0x1e5dd70/3 .event edge, v0x1e60860_12, v0x1e60860_13, v0x1e60860_14, v0x1e60860_15;
E_0x1e5dd70/4 .event edge, v0x1e60860_16, v0x1e60860_17, v0x1e60860_18, v0x1e60860_19;
E_0x1e5dd70/5 .event edge, v0x1e60860_20, v0x1e60860_21, v0x1e60860_22, v0x1e60860_23;
E_0x1e5dd70/6 .event edge, v0x1e60860_24, v0x1e60860_25, v0x1e60860_26, v0x1e60860_27;
E_0x1e5dd70/7 .event edge, v0x1e60860_28, v0x1e60860_29, v0x1e60860_30, v0x1e60860_31;
E_0x1e5dd70/8 .event edge, v0x1e60860_32, v0x1e60860_33, v0x1e60860_34, v0x1e60860_35;
E_0x1e5dd70/9 .event edge, v0x1e60860_36, v0x1e60860_37, v0x1e60860_38, v0x1e60860_39;
E_0x1e5dd70/10 .event edge, v0x1e60860_40, v0x1e60860_41, v0x1e60860_42, v0x1e60860_43;
E_0x1e5dd70/11 .event edge, v0x1e60860_44, v0x1e60860_45;
E_0x1e5dd70 .event/or E_0x1e5dd70/0, E_0x1e5dd70/1, E_0x1e5dd70/2, E_0x1e5dd70/3, E_0x1e5dd70/4, E_0x1e5dd70/5, E_0x1e5dd70/6, E_0x1e5dd70/7, E_0x1e5dd70/8, E_0x1e5dd70/9, E_0x1e5dd70/10, E_0x1e5dd70/11;
S_0x1e5df30 .scope begin, "blk1" "blk1" 23 157, 23 157 0, S_0x1e59d50;
 .timescale 0 0;
v0x1e5e120_0 .var/i "i", 31 0;
S_0x1e5e220 .scope begin, "otherBlock" "otherBlock" 23 291, 23 291 0, S_0x1e59d50;
 .timescale 0 0;
v0x1e5e410_0 .var/i "i", 31 0;
S_0x1e5e4f0 .scope begin, "rstBlk" "rstBlk" 23 274, 23 274 0, S_0x1e59d50;
 .timescale 0 0;
v0x1e5e6f0_0 .var/i "i", 31 0;
S_0x1e61e60 .scope module, "u_zap_shifter_main" "zap_shifter_main" 5 428, 24 14 0, S_0x1da5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 4 "i_condition_code_ff"
    .port_info 6 /INPUT 6 "i_destination_index_ff"
    .port_info 7 /INPUT 5 "i_alu_operation_ff"
    .port_info 8 /INPUT 3 "i_shift_operation_ff"
    .port_info 9 /INPUT 1 "i_flag_update_ff"
    .port_info 10 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 11 /INPUT 1 "i_mem_load_ff"
    .port_info 12 /INPUT 1 "i_mem_store_ff"
    .port_info 13 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 14 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 15 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 16 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 17 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 18 /INPUT 1 "i_mem_translate_ff"
    .port_info 19 /INPUT 1 "i_irq_ff"
    .port_info 20 /INPUT 1 "i_fiq_ff"
    .port_info 21 /INPUT 1 "i_abt_ff"
    .port_info 22 /INPUT 1 "i_swi_ff"
    .port_info 23 /INPUT 33 "i_alu_source_ff"
    .port_info 24 /INPUT 33 "i_shift_source_ff"
    .port_info 25 /INPUT 33 "i_shift_length_ff"
    .port_info 26 /INPUT 32 "i_alu_source_value_ff"
    .port_info 27 /INPUT 32 "i_shift_source_value_ff"
    .port_info 28 /INPUT 32 "i_shift_length_value_ff"
    .port_info 29 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 30 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 31 /INPUT 1 "i_disable_shifter_ff"
    .port_info 32 /INPUT 32 "i_alu_value_nxt"
    .port_info 33 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 34 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 35 /OUTPUT 32 "o_shifted_source_value_ff"
    .port_info 36 /OUTPUT 1 "o_shift_carry_ff"
    .port_info 37 /OUTPUT 1 "o_rrx_ff"
    .port_info 38 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 39 /OUTPUT 1 "o_irq_ff"
    .port_info 40 /OUTPUT 1 "o_fiq_ff"
    .port_info 41 /OUTPUT 1 "o_abt_ff"
    .port_info 42 /OUTPUT 1 "o_swi_ff"
    .port_info 43 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 44 /OUTPUT 1 "o_mem_load_ff"
    .port_info 45 /OUTPUT 1 "o_mem_store_ff"
    .port_info 46 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 47 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 48 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 49 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 50 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 51 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 52 /OUTPUT 4 "o_condition_code_ff"
    .port_info 53 /OUTPUT 6 "o_destination_index_ff"
    .port_info 54 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 55 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 56 /OUTPUT 1 "o_flag_update_ff"
P_0x1e61fe0 .param/l "ADC" 0 7 7, C4<0101>;
P_0x1e62020 .param/l "ADD" 0 7 6, C4<0100>;
P_0x1e62060 .param/l "AL" 0 3 16, C4<1110>;
P_0x1e620a0 .param/l "ALU_OPS" 0 24 17, +C4<00000000000000000000000000100000>;
P_0x1e620e0 .param/l "AND" 0 7 2, C4<0000>;
P_0x1e62120 .param/l "BIC" 0 7 16, C4<1110>;
P_0x1e62160 .param/l "CC" 0 3 5, C4<0011>;
P_0x1e621a0 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x1e621e0 .param/l "CMN" 0 7 13, C4<1011>;
P_0x1e62220 .param/l "CMP" 0 7 12, C4<1010>;
P_0x1e62260 .param/l "CS" 0 3 4, C4<0010>;
P_0x1e622a0 .param/l "EOR" 0 7 3, C4<0001>;
P_0x1e622e0 .param/l "EQ" 0 3 2, C4<0000>;
P_0x1e62320 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x1e62360 .param/l "GE" 0 3 12, C4<1010>;
P_0x1e623a0 .param/l "GT" 0 3 14, C4<1100>;
P_0x1e623e0 .param/l "HI" 0 3 10, C4<1000>;
P_0x1e62420 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x1e62460 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x1e624a0 .param/l "LE" 0 3 15, C4<1101>;
P_0x1e624e0 .param/l "LS" 0 3 11, C4<1001>;
P_0x1e62520 .param/l "LT" 0 3 13, C4<1011>;
P_0x1e62560 .param/l "MI" 0 3 6, C4<0100>;
P_0x1e625a0 .param/l "MLA" 0 7 19, C4<10001>;
P_0x1e625e0 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x1e62620 .param/l "MOV" 0 7 15, C4<1101>;
P_0x1e62660 .param/l "MUL" 0 7 18, C4<10000>;
P_0x1e626a0 .param/l "MVN" 0 7 17, C4<1111>;
P_0x1e626e0 .param/l "NE" 0 3 3, C4<0001>;
P_0x1e62720 .param/l "NV" 0 3 17, C4<1111>;
P_0x1e62760 .param/l "ORR" 0 7 14, C4<1100>;
P_0x1e627a0 .param/l "PHY_REGS" 0 24 16, +C4<00000000000000000000000000101110>;
P_0x1e627e0 .param/l "PL" 0 3 7, C4<0101>;
P_0x1e62820 .param/l "RSB" 0 7 5, C4<0011>;
P_0x1e62860 .param/l "RSC" 0 7 9, C4<0111>;
P_0x1e628a0 .param/l "SBC" 0 7 8, C4<0110>;
P_0x1e628e0 .param/l "SHIFT_OPS" 0 24 18, +C4<00000000000000000000000000000101>;
P_0x1e62920 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x1e62960 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x1e629a0 .param/l "SUB" 0 7 4, C4<0010>;
P_0x1e629e0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x1e62a20 .param/l "TST" 0 7 10, C4<1000>;
P_0x1e62a60 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x1e62aa0 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x1e62ae0 .param/l "VC" 0 3 9, C4<0111>;
P_0x1e62b20 .param/l "VS" 0 3 8, C4<0110>;
v0x1e65c80_0 .net "i_abt_ff", 0 0, v0x1e521f0_0;  alias, 1 drivers
v0x1e65d40_0 .net "i_alu_operation_ff", 4 0, v0x1e52290_0;  alias, 1 drivers
v0x1e65e10_0 .net "i_alu_source_ff", 32 0, v0x1e52370_0;  alias, 1 drivers
v0x1e65f10_0 .net "i_alu_source_value_ff", 31 0, v0x1e52450_0;  alias, 1 drivers
v0x1e65fe0_0 .net "i_alu_value_nxt", 31 0, v0x1cde990_0;  alias, 1 drivers
v0x1e66120_0 .net "i_clear_from_alu", 0 0, v0x1e26c40_0;  alias, 1 drivers
v0x1e661c0_0 .net "i_clear_from_writeback", 0 0, v0x1e600b0_0;  alias, 1 drivers
v0x1e66370_0 .net "i_clk", 0 0, v0x1e71990_0;  alias, 1 drivers
v0x1e66410_0 .net "i_condition_code_ff", 3 0, v0x1e52610_0;  alias, 1 drivers
v0x1e664b0_0 .net "i_data_stall", 0 0, L_0x1e85c30;  alias, 1 drivers
v0x1e66660_0 .net "i_destination_index_ff", 5 0, v0x1e526f0_0;  alias, 1 drivers
v0x1e66700_0 .net "i_disable_shifter_ff", 0 0, v0x1e53f00_0;  alias, 1 drivers
v0x1e667a0_0 .net "i_fiq_ff", 0 0, v0x1e527d0_0;  alias, 1 drivers
v0x1e66840_0 .net "i_flag_update_ff", 0 0, v0x1e52890_0;  alias, 1 drivers
v0x1e668e0_0 .net "i_irq_ff", 0 0, v0x1e52950_0;  alias, 1 drivers
v0x1e669b0_0 .net "i_mem_load_ff", 0 0, v0x1e52a10_0;  alias, 1 drivers
v0x1e66a80_0 .net "i_mem_pre_index_ff", 0 0, v0x1e52ad0_0;  alias, 1 drivers
v0x1e66c30_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x1e52b90_0;  alias, 1 drivers
v0x1e66cd0_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x1e52c50_0;  alias, 1 drivers
v0x1e66d70_0 .net "i_mem_srcdest_index_ff", 5 0, v0x1e52d10_0;  alias, 1 drivers
v0x1e66e40_0 .net "i_mem_srcdest_value_ff", 31 0, v0x1e52df0_0;  alias, 1 drivers
v0x1e66f10_0 .net "i_mem_store_ff", 0 0, v0x1e515d0_0;  alias, 1 drivers
v0x1e66fb0_0 .net "i_mem_translate_ff", 0 0, v0x1e532a0_0;  alias, 1 drivers
v0x1e67080_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x1e53340_0;  alias, 1 drivers
v0x1e67150_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x1e533e0_0;  alias, 1 drivers
v0x1e67220_0 .net "i_pc_plus_8_ff", 31 0, v0x1e53480_0;  alias, 1 drivers
v0x1e672c0_0 .net "i_reset", 0 0, v0x1e72050_0;  alias, 1 drivers
v0x1e67360_0 .net "i_shift_length_ff", 32 0, v0x1e538e0_0;  alias, 1 drivers
v0x1e67430_0 .net "i_shift_length_value_ff", 31 0, v0x1e539c0_0;  alias, 1 drivers
v0x1e67500_0 .net "i_shift_operation_ff", 2 0, v0x1e53b80_0;  alias, 1 drivers
v0x1e675a0_0 .net "i_shift_source_ff", 32 0, v0x1e53c60_0;  alias, 1 drivers
v0x1e67640_0 .net "i_shift_source_value_ff", 31 0, v0x1e53d40_0;  alias, 1 drivers
v0x1e67730_0 .net "i_swi_ff", 0 0, v0x1e541b0_0;  alias, 1 drivers
v0x1e66b20_0 .var "mem_srcdest_value", 31 0;
v0x1e679e0_0 .var "o_abt_ff", 0 0;
v0x1e67a80_0 .var "o_alu_operation_ff", 4 0;
v0x1e67b20_0 .var "o_alu_source_value_ff", 31 0;
v0x1e67bf0_0 .var "o_condition_code_ff", 3 0;
v0x1e67cc0_0 .var "o_destination_index_ff", 5 0;
v0x1e67db0_0 .var "o_fiq_ff", 0 0;
v0x1e67e50_0 .var "o_flag_update_ff", 0 0;
v0x1e67f20_0 .var "o_irq_ff", 0 0;
v0x1e67ff0_0 .var "o_mem_load_ff", 0 0;
v0x1e680e0_0 .var "o_mem_pre_index_ff", 0 0;
v0x1e68180_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x1e68250_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x1e68320_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1e68410_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x1e684b0_0 .var "o_mem_store_ff", 0 0;
v0x1e68580_0 .var "o_mem_translate_ff", 0 0;
v0x1e68650_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x1e68720_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x1e687f0_0 .var "o_pc_plus_8_ff", 31 0;
v0x1e688c0_0 .var "o_rrx_ff", 0 0;
v0x1e68990_0 .var "o_shift_carry_ff", 0 0;
v0x1e68a60_0 .var "o_shift_operation_ff", 2 0;
v0x1e68b00_0 .var "o_shifted_source_value_ff", 31 0;
v0x1e68bd0_0 .var "o_swi_ff", 0 0;
v0x1e68ca0_0 .var "rm", 31 0;
v0x1e68d40_0 .var "rn", 31 0;
v0x1e68de0_0 .net "rrx", 0 0, v0x1e65440_0;  1 drivers
v0x1e68e80_0 .net "shcarry", 0 0, v0x1e65290_0;  1 drivers
v0x1e68f50_0 .net "shout", 31 0, v0x1e65330_0;  1 drivers
E_0x1e64630 .event edge, v0x1e52d10_0, v0x1e52df0_0, v0x1ceb350_0, v0x1cde990_0;
E_0x1e646a0/0 .event edge, v0x1e53f00_0, v0x1e65330_0, v0x1e53c60_0, v0x1e53d40_0;
E_0x1e646a0/1 .event edge, v0x1ceb350_0, v0x1cde990_0;
E_0x1e646a0 .event/or E_0x1e646a0/0, E_0x1e646a0/1;
E_0x1e64720 .event edge, v0x1e52370_0, v0x1e52450_0, v0x1ceb350_0, v0x1cde990_0;
L_0x1e85170 .part v0x1e539c0_0, 0, 8;
S_0x1e64790 .scope module, "U_SHIFT" "zap_shift_shifter" 24 251, 25 14 0, S_0x1e61e60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_source"
    .port_info 1 /INPUT 8 "i_amount"
    .port_info 2 /INPUT 3 "i_shift_type"
    .port_info 3 /OUTPUT 32 "o_result"
    .port_info 4 /OUTPUT 1 "o_carry"
    .port_info 5 /OUTPUT 1 "o_rrx"
P_0x1e64980 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0x1e649c0 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x1e64a00 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0x1e64a40 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0x1e64a80 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0x1e64ac0 .param/l "SHIFT_OPS" 0 25 16, +C4<00000000000000000000000000000101>;
v0x1e64fa0_0 .net "i_amount", 7 0, L_0x1e85170;  1 drivers
v0x1e650a0_0 .net "i_shift_type", 2 0, v0x1e53b80_0;  alias, 1 drivers
v0x1e65190_0 .net "i_source", 31 0, v0x1e53d40_0;  alias, 1 drivers
v0x1e65290_0 .var "o_carry", 0 0;
v0x1e65330_0 .var "o_result", 31 0;
v0x1e65440_0 .var "o_rrx", 0 0;
E_0x1e64f20 .event edge, v0x1e53b80_0, v0x1e53d40_0, v0x1e64fa0_0;
S_0x1e65600 .scope function, "resolve_conflict" "resolve_conflict" 24 301, 24 301 0, S_0x1e61e60;
 .timescale 0 0;
v0x1e657f0_0 .var "index_from_issue", 32 0;
v0x1e658d0_0 .var "index_from_this_stage", 5 0;
v0x1e659b0_0 .var "resolve_conflict", 31 0;
v0x1e65a70_0 .var "result_from_alu", 31 0;
v0x1e65b50_0 .var "value_from_issue", 31 0;
TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict ;
    %load/vec4 v0x1e657f0_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.205, 4;
    %load/vec4 v0x1e657f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1e659b0_0, 0, 32;
    %jmp T_25.206;
T_25.205 ;
    %load/vec4 v0x1e658d0_0;
    %load/vec4 v0x1e657f0_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_25.207, 4;
    %load/vec4 v0x1e65a70_0;
    %store/vec4 v0x1e659b0_0, 0, 32;
    %jmp T_25.208;
T_25.207 ;
    %load/vec4 v0x1e65b50_0;
    %store/vec4 v0x1e659b0_0, 0, 32;
T_25.208 ;
T_25.206 ;
    %end;
    .scope S_0x1e46860;
T_26 ;
    %wait E_0x1c25080;
    %load/vec4 v0x1e472b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e47800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e476c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e475f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e478a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1e46d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e47800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e475f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e476c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e478a0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1e46f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x1e46c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e47800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e475f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e476c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e478a0_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x1e474b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x1e47350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0x1e478a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e47800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e475f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e476c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e478a0_0, 0;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x1e47090_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %load/vec4 v0x1e47550_0;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %assign/vec4 v0x1e47800_0, 0;
    %load/vec4 v0x1e47090_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.16, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_26.17, 8;
T_26.16 ; End of true expr.
    %load/vec4 v0x1e47130_0;
    %jmp/0 T_26.17, 8;
 ; End of false expr.
    %blend;
T_26.17;
    %assign/vec4 v0x1e476c0_0, 0;
    %load/vec4 v0x1e47090_0;
    %assign/vec4 v0x1e475f0_0, 0;
T_26.13 ;
T_26.11 ;
T_26.9 ;
T_26.7 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %load/vec4 v0x1e472b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x1e47760_0, 0;
    %jmp T_26.19;
T_26.18 ;
    %load/vec4 v0x1e471f0_0;
    %addi 8, 0, 32;
    %assign/vec4 v0x1e47760_0, 0;
T_26.19 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1e39640;
T_27 ;
    %wait E_0x1e3db50;
    %load/vec4 v0x1e40d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %jmp T_27.3;
T_27.0 ;
    %load/vec4 v0x1e40260_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e3ff30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x1e3f810_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1e3f630_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1e405f0_0, 0, 35;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e405f0_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e405f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e40690_0, 0, 1;
    %load/vec4 v0x1e40910_0;
    %store/vec4 v0x1e40ab0_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e40e10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e407d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e40730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e40440_0, 0, 1;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x1e40d30_0;
    %store/vec4 v0x1e40e10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e407d0_0, 0, 1;
    %load/vec4 v0x1e3fdc0_0;
    %pad/u 35;
    %store/vec4 v0x1e405f0_0, 0, 35;
    %load/vec4 v0x1e3ff30_0;
    %store/vec4 v0x1e40690_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1e40ab0_0, 0, 16;
    %load/vec4 v0x1e3fff0_0;
    %store/vec4 v0x1e40730_0, 0, 1;
    %load/vec4 v0x1e3fd00_0;
    %store/vec4 v0x1e40440_0, 0, 1;
T_27.5 ;
    %jmp T_27.3;
T_27.1 ;
    %fork t_19, S_0x1e3ed30;
    %jmp t_18;
    .scope S_0x1e3ed30;
t_19 ;
    %load/vec4 v0x1e409d0_0;
    %store/vec4 v0x1e3f450_0, 0, 16;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc, S_0x1e3ef90;
    %join;
    %load/vec4  v0x1e3f550_0;
    %store/vec4 v0x1e3eeb0_0, 0, 4;
    %load/vec4 v0x1e409d0_0;
    %pushi/vec4 1, 0, 16;
    %ix/getv 4, v0x1e3eeb0_0;
    %shiftl 4;
    %inv;
    %and;
    %store/vec4 v0x1e40ab0_0, 0, 16;
    %load/vec4 v0x1e3fdc0_0;
    %load/vec4 v0x1e3eeb0_0;
    %load/vec4 v0x1e409d0_0;
    %store/vec4 v0x1e3e4a0_0, 0, 16;
    %store/vec4 v0x1e3e1a0_0, 0, 4;
    %store/vec4 v0x1e3e370_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.map, S_0x1e3ddf0;
    %join;
    %load/vec4  v0x1e3e640_0;
    %pad/u 35;
    %store/vec4 v0x1e405f0_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e40690_0, 0, 1;
    %load/vec4 v0x1e409d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x1e3fdc0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1e403a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e407d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1e40e10_0, 0, 3;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e407d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e40e10_0, 0, 3;
T_27.9 ;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e40e10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e407d0_0, 0, 1;
T_27.7 ;
    %end;
    .scope S_0x1e39640;
t_18 %join;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e40e10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e407d0_0, 0, 1;
    %load/vec4 v0x1e3f810_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0x1e40b90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 15, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 35;
    %store/vec4 v0x1e405f0_0, 0, 35;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e405f0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e405f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e40690_0, 0, 1;
    %jmp T_27.3;
T_27.3 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1e39640;
T_28 ;
    %wait E_0x1c25080;
    %load/vec4 v0x1e40130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x1e3dc00;
    %join;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1e3f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x1e3dc00;
    %join;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x1e3fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x1e3f900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x1e3dc00;
    %join;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x1e40090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x1e40e10_0;
    %assign/vec4 v0x1e40d30_0, 0;
    %load/vec4 v0x1e40ab0_0;
    %assign/vec4 v0x1e409d0_0, 0;
T_28.9 ;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1e2d650;
T_29 ;
    %wait E_0x1e2dbe0;
    %load/vec4 v0x1e2e0a0_0;
    %store/vec4 v0x1e2e550_0, 0, 35;
    %load/vec4 v0x1e2e140_0;
    %store/vec4 v0x1e2e630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2e930_0, 0, 1;
    %load/vec4 v0x1e2e1e0_0;
    %store/vec4 v0x1e2e6f0_0, 0, 1;
    %load/vec4 v0x1e2dfb0_0;
    %store/vec4 v0x1e2e490_0, 0, 1;
    %load/vec4 v0x1e2e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1e2e870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x1e2e0a0_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e2e0a0_0;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e2e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e2e7b0_0, 0, 1;
    %load/vec4 v0x1e2e0a0_0;
    %parti/s 4, 28, 6;
    %concati/vec4 27320335, 0, 28;
    %pad/u 35;
    %store/vec4 v0x1e2e550_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e2e630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2e490_0, 0, 1;
T_29.5 ;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x1e2e0a0_0;
    %pushi/vec4 4292870143, 0, 32;
    %concati/vec4 7, 0, 3;
    %and;
    %store/vec4 v0x1e2e550_0, 0, 35;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2e930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2e490_0, 0, 1;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1e2d650;
T_30 ;
    %wait E_0x1c25080;
    %load/vec4 v0x1e2e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e2e870_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1e2dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e2e870_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x1e2dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e2e870_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x1e2e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x1e2e870_0;
    %assign/vec4 v0x1e2e870_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x1e2e930_0;
    %assign/vec4 v0x1e2e870_0, 0;
T_30.7 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1e2ece0;
T_31 ;
    %wait E_0x1e354c0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1e385d0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1e38700_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1e38510_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1e38440_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1e39260_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e391c0_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1e39010_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e387e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1e38c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e388a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e38d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e38dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e38960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e38e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e38ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e38b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e38f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e38dd0_0, 0, 1;
    %load/vec4 v0x1e38370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1e38290_0;
    %parti/s 32, 0, 2;
    %dup/vec4;
    %pushi/vec4 33554432, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.2, 4;
    %dup/vec4;
    %pushi/vec4 16, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_31.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 4060086255, 32;
    %cmp/z;
    %jmp/1 T_31.4, 4;
    %dup/vec4;
    %pushi/vec4 167772160, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.5, 4;
    %dup/vec4;
    %pushi/vec4 17760256, 4030791679, 32;
    %cmp/z;
    %jmp/1 T_31.6, 4;
    %dup/vec4;
    %pushi/vec4 18935808, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_31.7, 4;
    %dup/vec4;
    %pushi/vec4 52490240, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_31.8, 4;
    %dup/vec4;
    %pushi/vec4 100663296, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.9, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.10, 4;
    %dup/vec4;
    %pushi/vec4 11534352, 4160811023, 32;
    %cmp/z;
    %jmp/1 T_31.11, 4;
    %dup/vec4;
    %pushi/vec4 19922704, 4026531855, 32;
    %cmp/z;
    %jmp/1 T_31.12, 4;
    %dup/vec4;
    %pushi/vec4 144, 4030725903, 32;
    %cmp/z;
    %jmp/1 T_31.13, 4;
    %dup/vec4;
    %pushi/vec4 144, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_31.14, 4;
    %dup/vec4;
    %pushi/vec4 251658240, 4043309055, 32;
    %cmp/z;
    %jmp/1 T_31.15, 4;
    %jmp T_31.16;
T_31.2 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x1e36340;
    %join;
    %jmp T_31.16;
T_31.3 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x1e36340;
    %join;
    %jmp T_31.16;
T_31.4 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x1e36340;
    %join;
    %jmp T_31.16;
T_31.5 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_branch, S_0x1e357f0;
    %join;
    %jmp T_31.16;
T_31.6 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs, S_0x1e36ec0;
    %join;
    %jmp T_31.16;
T_31.7 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0x1e37090;
    %join;
    %jmp T_31.16;
T_31.8 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0x1e37090;
    %join;
    %jmp T_31.16;
T_31.9 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0x1e36b00;
    %join;
    %jmp T_31.16;
T_31.10 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0x1e36b00;
    %join;
    %jmp T_31.16;
T_31.11 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_clz, S_0x1e35ea0;
    %join;
    %jmp T_31.16;
T_31.12 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_bx, S_0x1e359c0;
    %join;
    %jmp T_31.16;
T_31.13 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mult, S_0x1e37260;
    %join;
    %jmp T_31.16;
T_31.14 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls, S_0x1e36510;
    %join;
    %jmp T_31.16;
T_31.15 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_swi, S_0x1e37660;
    %join;
    %jmp T_31.16;
T_31.16 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1da3be0;
T_32 ;
    %wait E_0x1e2cd60;
    %load/vec4 v0x1e43440_0;
    %parti/s 4, 24, 6;
    %and/r;
    %store/vec4 v0x1e46080_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1da3be0;
T_33 ;
    %wait E_0x1c25080;
    %load/vec4 v0x1e43750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0x1e2cff0;
    %join;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1e42250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0x1e2cff0;
    %join;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1e43300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x1e42f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0x1e2cff0;
    %join;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x1e437f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v0x1e42fb0_0;
    %assign/vec4 v0x1e44840_0, 0;
    %load/vec4 v0x1e44660_0;
    %assign/vec4 v0x1e445a0_0, 0;
    %load/vec4 v0x1e46080_0;
    %assign/vec4 v0x1e45fc0_0, 0;
    %load/vec4 v0x1e43e80_0;
    %assign/vec4 v0x1e43de0_0, 0;
    %load/vec4 v0x1e44340_0;
    %assign/vec4 v0x1e44260_0, 0;
    %load/vec4 v0x1e444c0_0;
    %assign/vec4 v0x1e44400_0, 0;
    %load/vec4 v0x1e44180_0;
    %assign/vec4 v0x1e440c0_0, 0;
    %load/vec4 v0x1e44000_0;
    %assign/vec4 v0x1e43f20_0, 0;
    %load/vec4 v0x1e45e20_0;
    %assign/vec4 v0x1e45d40_0, 0;
    %load/vec4 v0x1e45c50_0;
    %assign/vec4 v0x1e45b70_0, 0;
    %load/vec4 v0x1e45a90_0;
    %assign/vec4 v0x1e459b0_0, 0;
    %load/vec4 v0x1e447a0_0;
    %assign/vec4 v0x1e44700_0, 0;
    %load/vec4 v0x1e45230_0;
    %assign/vec4 v0x1e45170_0, 0;
    %load/vec4 v0x1e43120_0;
    %assign/vec4 v0x1e43080_0, 0;
    %load/vec4 v0x1e453d0_0;
    %assign/vec4 v0x1e45310_0, 0;
    %load/vec4 v0x1e44dc0_0;
    %assign/vec4 v0x1e44d20_0, 0;
    %load/vec4 v0x1e456b0_0;
    %assign/vec4 v0x1e45610_0, 0;
    %load/vec4 v0x1e44f30_0;
    %assign/vec4 v0x1e44e90_0, 0;
    %load/vec4 v0x1e450a0_0;
    %assign/vec4 v0x1e45000_0, 0;
    %load/vec4 v0x1e45820_0;
    %assign/vec4 v0x1e45780_0, 0;
    %load/vec4 v0x1e45540_0;
    %assign/vec4 v0x1e454a0_0, 0;
    %load/vec4 v0x1e436b0_0;
    %assign/vec4 v0x1e458f0_0, 0;
T_33.9 ;
T_33.7 ;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1da3be0;
T_34 ;
    %wait E_0x1e2cd00;
    %load/vec4 v0x1e42ba0_0;
    %load/vec4 v0x1e438e0_0;
    %or;
    %store/vec4 v0x1e45f00_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x1e47ba0;
T_35 ;
    %wait E_0x1e4db50;
    %load/vec4 v0x1e54270_0;
    %load/vec4 v0x1e520b0_0;
    %or;
    %store/vec4 v0x1e52150_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1e47ba0;
T_36 ;
    %wait E_0x1c25080;
    %load/vec4 v0x1e51a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1e52610_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e526f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e52290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e53b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52890_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e52d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e515d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e53340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e533e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e532a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e527d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e521f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e541b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e53480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e53f00_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e52370_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e53c60_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e538e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e52450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e53d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e539c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e52df0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1e50620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x1e50370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1e52610_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e526f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e52290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e53b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52890_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e52d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e515d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e53340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e533e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e532a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e527d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e521f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e541b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e53480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e53f00_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e52370_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e53c60_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e538e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e52450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e53d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e539c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e52df0_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x1e52150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1e52610_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e526f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e52290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e53b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52890_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e52d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e515d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e53340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e533e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e532a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e52950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e527d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e521f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e541b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e53480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e53f00_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e52370_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e53c60_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1e538e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e52450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e53d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e539c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e52df0_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x1e50550_0;
    %assign/vec4 v0x1e52610_0, 0;
    %load/vec4 v0x1e506c0_0;
    %assign/vec4 v0x1e526f0_0, 0;
    %load/vec4 v0x1e50140_0;
    %assign/vec4 v0x1e52290_0, 0;
    %load/vec4 v0x1e51bd0_0;
    %assign/vec4 v0x1e53b80_0, 0;
    %load/vec4 v0x1e50940_0;
    %assign/vec4 v0x1e52890_0, 0;
    %load/vec4 v0x1e50dc0_0;
    %assign/vec4 v0x1e52d10_0, 0;
    %load/vec4 v0x1e50a80_0;
    %assign/vec4 v0x1e52a10_0, 0;
    %load/vec4 v0x1e50e90_0;
    %assign/vec4 v0x1e515d0_0, 0;
    %load/vec4 v0x1e50b50_0;
    %assign/vec4 v0x1e52ad0_0, 0;
    %load/vec4 v0x1e51030_0;
    %assign/vec4 v0x1e53340_0, 0;
    %load/vec4 v0x1e50c20_0;
    %assign/vec4 v0x1e52b90_0, 0;
    %load/vec4 v0x1e50cf0_0;
    %assign/vec4 v0x1e52c50_0, 0;
    %load/vec4 v0x1e51100_0;
    %assign/vec4 v0x1e533e0_0, 0;
    %load/vec4 v0x1e50f60_0;
    %assign/vec4 v0x1e532a0_0, 0;
    %load/vec4 v0x1e509e0_0;
    %assign/vec4 v0x1e52950_0, 0;
    %load/vec4 v0x1e50790_0;
    %assign/vec4 v0x1e527d0_0, 0;
    %load/vec4 v0x1e4fa80_0;
    %assign/vec4 v0x1e521f0_0, 0;
    %load/vec4 v0x1e51fe0_0;
    %assign/vec4 v0x1e541b0_0, 0;
    %load/vec4 v0x1e51700_0;
    %assign/vec4 v0x1e53480_0, 0;
    %load/vec4 v0x1e53fc0_0;
    %assign/vec4 v0x1e53f00_0, 0;
    %load/vec4 v0x1e502a0_0;
    %assign/vec4 v0x1e52370_0, 0;
    %load/vec4 v0x1e51ca0_0;
    %assign/vec4 v0x1e53c60_0, 0;
    %load/vec4 v0x1e51ae0_0;
    %assign/vec4 v0x1e538e0_0, 0;
    %load/vec4 v0x1e52530_0;
    %assign/vec4 v0x1e52450_0, 0;
    %load/vec4 v0x1e53e20_0;
    %assign/vec4 v0x1e53d40_0, 0;
    %load/vec4 v0x1e53aa0_0;
    %assign/vec4 v0x1e539c0_0, 0;
    %load/vec4 v0x1e514f0_0;
    %assign/vec4 v0x1e52df0_0, 0;
T_36.7 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1e47ba0;
T_37 ;
    %wait E_0x1e4da60;
    %load/vec4 v0x1e502a0_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x1e51d70_0;
    %pad/u 33;
    %load/vec4 v0x1e4fc40_0;
    %load/vec4 v0x1e4ff00_0;
    %load/vec4 v0x1e4fe10_0;
    %load/vec4 v0x1e4fd40_0;
    %load/vec4 v0x1e4fb70_0;
    %load/vec4 v0x1e51270_0;
    %load/vec4 v0x1e511d0_0;
    %load/vec4 v0x1e51450_0;
    %load/vec4 v0x1e513b0_0;
    %store/vec4 v0x1e4f150_0, 0, 1;
    %store/vec4 v0x1e4f210_0, 0, 6;
    %store/vec4 v0x1e4ef20_0, 0, 1;
    %store/vec4 v0x1e4efe0_0, 0, 6;
    %store/vec4 v0x1e4ead0_0, 0, 1;
    %store/vec4 v0x1e4ec30_0, 0, 6;
    %store/vec4 v0x1e4ed60_0, 0, 32;
    %store/vec4 v0x1e4ee40_0, 0, 32;
    %store/vec4 v0x1e4eb70_0, 0, 1;
    %store/vec4 v0x1e4f2f0_0, 0, 33;
    %store/vec4 v0x1e4f4b0_0, 0, 2;
    %store/vec4 v0x1e4f3d0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x1e4e770;
    %join;
    %load/vec4  v0x1e4e9f0_0;
    %store/vec4 v0x1e52530_0, 0, 32;
    %load/vec4 v0x1e51ca0_0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x1e51d70_0;
    %pad/u 33;
    %load/vec4 v0x1e4fc40_0;
    %load/vec4 v0x1e4ff00_0;
    %load/vec4 v0x1e4fe10_0;
    %load/vec4 v0x1e4fd40_0;
    %load/vec4 v0x1e4fb70_0;
    %load/vec4 v0x1e51270_0;
    %load/vec4 v0x1e511d0_0;
    %load/vec4 v0x1e51450_0;
    %load/vec4 v0x1e513b0_0;
    %store/vec4 v0x1e4f150_0, 0, 1;
    %store/vec4 v0x1e4f210_0, 0, 6;
    %store/vec4 v0x1e4ef20_0, 0, 1;
    %store/vec4 v0x1e4efe0_0, 0, 6;
    %store/vec4 v0x1e4ead0_0, 0, 1;
    %store/vec4 v0x1e4ec30_0, 0, 6;
    %store/vec4 v0x1e4ed60_0, 0, 32;
    %store/vec4 v0x1e4ee40_0, 0, 32;
    %store/vec4 v0x1e4eb70_0, 0, 1;
    %store/vec4 v0x1e4f2f0_0, 0, 33;
    %store/vec4 v0x1e4f4b0_0, 0, 2;
    %store/vec4 v0x1e4f3d0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x1e4e770;
    %join;
    %load/vec4  v0x1e4e9f0_0;
    %store/vec4 v0x1e53e20_0, 0, 32;
    %load/vec4 v0x1e51ae0_0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x1e51d70_0;
    %pad/u 33;
    %load/vec4 v0x1e4fc40_0;
    %load/vec4 v0x1e4ff00_0;
    %load/vec4 v0x1e4fe10_0;
    %load/vec4 v0x1e4fd40_0;
    %load/vec4 v0x1e4fb70_0;
    %load/vec4 v0x1e51270_0;
    %load/vec4 v0x1e511d0_0;
    %load/vec4 v0x1e51450_0;
    %load/vec4 v0x1e513b0_0;
    %store/vec4 v0x1e4f150_0, 0, 1;
    %store/vec4 v0x1e4f210_0, 0, 6;
    %store/vec4 v0x1e4ef20_0, 0, 1;
    %store/vec4 v0x1e4efe0_0, 0, 6;
    %store/vec4 v0x1e4ead0_0, 0, 1;
    %store/vec4 v0x1e4ec30_0, 0, 6;
    %store/vec4 v0x1e4ed60_0, 0, 32;
    %store/vec4 v0x1e4ee40_0, 0, 32;
    %store/vec4 v0x1e4eb70_0, 0, 1;
    %store/vec4 v0x1e4f2f0_0, 0, 33;
    %store/vec4 v0x1e4f4b0_0, 0, 2;
    %store/vec4 v0x1e4f3d0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x1e4e770;
    %join;
    %load/vec4  v0x1e4e9f0_0;
    %store/vec4 v0x1e53aa0_0, 0, 32;
    %load/vec4 v0x1e50dc0_0;
    %pad/u 33;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x1e51d70_0;
    %pad/u 33;
    %load/vec4 v0x1e4fc40_0;
    %load/vec4 v0x1e4ff00_0;
    %load/vec4 v0x1e4fe10_0;
    %load/vec4 v0x1e4fd40_0;
    %load/vec4 v0x1e4fb70_0;
    %load/vec4 v0x1e51270_0;
    %load/vec4 v0x1e511d0_0;
    %load/vec4 v0x1e51450_0;
    %load/vec4 v0x1e513b0_0;
    %store/vec4 v0x1e4f150_0, 0, 1;
    %store/vec4 v0x1e4f210_0, 0, 6;
    %store/vec4 v0x1e4ef20_0, 0, 1;
    %store/vec4 v0x1e4efe0_0, 0, 6;
    %store/vec4 v0x1e4ead0_0, 0, 1;
    %store/vec4 v0x1e4ec30_0, 0, 6;
    %store/vec4 v0x1e4ed60_0, 0, 32;
    %store/vec4 v0x1e4ee40_0, 0, 32;
    %store/vec4 v0x1e4eb70_0, 0, 1;
    %store/vec4 v0x1e4f2f0_0, 0, 33;
    %store/vec4 v0x1e4f4b0_0, 0, 2;
    %store/vec4 v0x1e4f3d0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x1e4e770;
    %join;
    %load/vec4  v0x1e4e9f0_0;
    %store/vec4 v0x1e514f0_0, 0, 32;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1e47ba0;
T_38 ;
    %wait E_0x1e4d9f0;
    %load/vec4 v0x1e502a0_0;
    %pad/u 6;
    %store/vec4 v0x1e53560_0, 0, 6;
    %load/vec4 v0x1e51ca0_0;
    %pad/u 6;
    %store/vec4 v0x1e53640_0, 0, 6;
    %load/vec4 v0x1e51ae0_0;
    %pad/u 6;
    %store/vec4 v0x1e53720_0, 0, 6;
    %load/vec4 v0x1e50dc0_0;
    %store/vec4 v0x1e53800_0, 0, 6;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x1e47ba0;
T_39 ;
    %wait E_0x1e4d990;
    %load/vec4 v0x1e52150_0;
    %store/vec4 v0x1e54080_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x1e47ba0;
T_40 ;
    %wait E_0x1e4d8d0;
    %load/vec4 v0x1e502a0_0;
    %load/vec4 v0x1e52d10_0;
    %load/vec4 v0x1e52610_0;
    %load/vec4 v0x1e52a10_0;
    %load/vec4 v0x1e51f10_0;
    %load/vec4 v0x1e4fc40_0;
    %load/vec4 v0x1e51e40_0;
    %load/vec4 v0x1e50070_0;
    %load/vec4 v0x1e4fb70_0;
    %load/vec4 v0x1e4ffd0_0;
    %store/vec4 v0x1e4dff0_0, 0, 1;
    %store/vec4 v0x1e4de60_0, 0, 1;
    %store/vec4 v0x1e4e0b0_0, 0, 6;
    %store/vec4 v0x1e4e1e0_0, 0, 1;
    %store/vec4 v0x1e4df20_0, 0, 1;
    %store/vec4 v0x1e4e2a0_0, 0, 6;
    %store/vec4 v0x1e4e5d0_0, 0, 1;
    %store/vec4 v0x1e4e460_0, 0, 4;
    %store/vec4 v0x1e4e690_0, 0, 6;
    %store/vec4 v0x1e4e380_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0x1e4db90;
    %join;
    %load/vec4  v0x1e4dd80_0;
    %load/vec4 v0x1e51ca0_0;
    %load/vec4 v0x1e52d10_0;
    %load/vec4 v0x1e52610_0;
    %load/vec4 v0x1e52a10_0;
    %load/vec4 v0x1e51f10_0;
    %load/vec4 v0x1e4fc40_0;
    %load/vec4 v0x1e51e40_0;
    %load/vec4 v0x1e50070_0;
    %load/vec4 v0x1e4fb70_0;
    %load/vec4 v0x1e4ffd0_0;
    %store/vec4 v0x1e4dff0_0, 0, 1;
    %store/vec4 v0x1e4de60_0, 0, 1;
    %store/vec4 v0x1e4e0b0_0, 0, 6;
    %store/vec4 v0x1e4e1e0_0, 0, 1;
    %store/vec4 v0x1e4df20_0, 0, 1;
    %store/vec4 v0x1e4e2a0_0, 0, 6;
    %store/vec4 v0x1e4e5d0_0, 0, 1;
    %store/vec4 v0x1e4e460_0, 0, 4;
    %store/vec4 v0x1e4e690_0, 0, 6;
    %store/vec4 v0x1e4e380_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0x1e4db90;
    %join;
    %load/vec4  v0x1e4dd80_0;
    %or;
    %load/vec4 v0x1e51ae0_0;
    %load/vec4 v0x1e52d10_0;
    %load/vec4 v0x1e52610_0;
    %load/vec4 v0x1e52a10_0;
    %load/vec4 v0x1e51f10_0;
    %load/vec4 v0x1e4fc40_0;
    %load/vec4 v0x1e51e40_0;
    %load/vec4 v0x1e50070_0;
    %load/vec4 v0x1e4fb70_0;
    %load/vec4 v0x1e4ffd0_0;
    %store/vec4 v0x1e4dff0_0, 0, 1;
    %store/vec4 v0x1e4de60_0, 0, 1;
    %store/vec4 v0x1e4e0b0_0, 0, 6;
    %store/vec4 v0x1e4e1e0_0, 0, 1;
    %store/vec4 v0x1e4df20_0, 0, 1;
    %store/vec4 v0x1e4e2a0_0, 0, 6;
    %store/vec4 v0x1e4e5d0_0, 0, 1;
    %store/vec4 v0x1e4e460_0, 0, 4;
    %store/vec4 v0x1e4e690_0, 0, 6;
    %store/vec4 v0x1e4e380_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0x1e4db90;
    %join;
    %load/vec4  v0x1e4dd80_0;
    %or;
    %store/vec4 v0x1e520b0_0, 0, 1;
    %load/vec4 v0x1e51bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e51ae0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1e51ae0_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x1e51bd0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %load/vec4 v0x1e51ca0_0;
    %load/vec4 v0x1e526f0_0;
    %load/vec4 v0x1e52610_0;
    %store/vec4 v0x1e4f7f0_0, 0, 4;
    %store/vec4 v0x1e4f8d0_0, 0, 6;
    %store/vec4 v0x1e4f710_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x1e4f590;
    %join;
    %load/vec4  v0x1e4f9c0_0;
    %load/vec4 v0x1e51ae0_0;
    %load/vec4 v0x1e526f0_0;
    %load/vec4 v0x1e52610_0;
    %store/vec4 v0x1e4f7f0_0, 0, 4;
    %store/vec4 v0x1e4f8d0_0, 0, 6;
    %store/vec4 v0x1e4f710_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x1e4f590;
    %join;
    %load/vec4  v0x1e4f9c0_0;
    %or;
    %load/vec4 v0x1e502a0_0;
    %load/vec4 v0x1e526f0_0;
    %load/vec4 v0x1e52610_0;
    %store/vec4 v0x1e4f7f0_0, 0, 4;
    %store/vec4 v0x1e4f8d0_0, 0, 6;
    %store/vec4 v0x1e4f710_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x1e4f590;
    %join;
    %load/vec4  v0x1e4f9c0_0;
    %or;
    %and;
    %store/vec4 v0x1e54270_0, 0, 1;
    %load/vec4 v0x1e51bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1e51ae0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1e51ae0_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x1e53fc0_0, 0, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1e64790;
T_41 ;
    %wait E_0x1e64f20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e65440_0, 0, 1;
    %load/vec4 v0x1e650a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %jmp T_41.5;
T_41.0 ;
    %load/vec4 v0x1e65190_0;
    %pad/u 33;
    %ix/getv 4, v0x1e64fa0_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0x1e65330_0, 0, 32;
    %store/vec4 v0x1e65290_0, 0, 1;
    %jmp T_41.5;
T_41.1 ;
    %load/vec4 v0x1e65190_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0x1e64fa0_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x1e65290_0, 0, 1;
    %store/vec4 v0x1e65330_0, 0, 32;
    %jmp T_41.5;
T_41.2 ;
    %load/vec4 v0x1e65190_0;
    %pad/s 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv 4, v0x1e64fa0_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x1e65290_0, 0, 1;
    %store/vec4 v0x1e65330_0, 0, 32;
    %jmp T_41.5;
T_41.3 ;
    %load/vec4 v0x1e65190_0;
    %load/vec4 v0x1e64fa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x1e65190_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x1e64fa0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x1e65330_0, 0, 32;
    %load/vec4 v0x1e64fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.6, 4;
    %load/vec4 v0x1e65190_0;
    %store/vec4 v0x1e65330_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e65440_0, 0, 1;
T_41.6 ;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x1e65190_0;
    %load/vec4 v0x1e64fa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x1e65190_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x1e64fa0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x1e65330_0, 0, 32;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1e61e60;
T_42 ;
    %wait E_0x1c25080;
    %load/vec4 v0x1e672c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1e67bf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e67cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e67a80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e68a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67e50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e68320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e684b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e680e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e679e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e687f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e68410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e67b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e68b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e688c0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1e661c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1e67bf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e67cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e67a80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e68a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67e50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e68320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e684b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e680e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e679e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e687f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e68410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e67b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e68b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e688c0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x1e664b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x1e66120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1e67bf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e67cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1e67a80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e68a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67e50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e68320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e684b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e680e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e67db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e679e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e687f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e68410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e67b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e68b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e68990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e688c0_0, 0;
    %jmp T_42.7;
T_42.6 ;
    %load/vec4 v0x1e66410_0;
    %assign/vec4 v0x1e67bf0_0, 0;
    %load/vec4 v0x1e66660_0;
    %assign/vec4 v0x1e67cc0_0, 0;
    %load/vec4 v0x1e65d40_0;
    %assign/vec4 v0x1e67a80_0, 0;
    %load/vec4 v0x1e67500_0;
    %assign/vec4 v0x1e68a60_0, 0;
    %load/vec4 v0x1e66840_0;
    %assign/vec4 v0x1e67e50_0, 0;
    %load/vec4 v0x1e66d70_0;
    %assign/vec4 v0x1e68320_0, 0;
    %load/vec4 v0x1e669b0_0;
    %assign/vec4 v0x1e67ff0_0, 0;
    %load/vec4 v0x1e66f10_0;
    %assign/vec4 v0x1e684b0_0, 0;
    %load/vec4 v0x1e66a80_0;
    %assign/vec4 v0x1e680e0_0, 0;
    %load/vec4 v0x1e67080_0;
    %assign/vec4 v0x1e68650_0, 0;
    %load/vec4 v0x1e66c30_0;
    %assign/vec4 v0x1e68180_0, 0;
    %load/vec4 v0x1e66cd0_0;
    %assign/vec4 v0x1e68250_0, 0;
    %load/vec4 v0x1e67150_0;
    %assign/vec4 v0x1e68720_0, 0;
    %load/vec4 v0x1e66fb0_0;
    %assign/vec4 v0x1e68580_0, 0;
    %load/vec4 v0x1e668e0_0;
    %assign/vec4 v0x1e67f20_0, 0;
    %load/vec4 v0x1e667a0_0;
    %assign/vec4 v0x1e67db0_0, 0;
    %load/vec4 v0x1e65c80_0;
    %assign/vec4 v0x1e679e0_0, 0;
    %load/vec4 v0x1e67730_0;
    %assign/vec4 v0x1e68bd0_0, 0;
    %load/vec4 v0x1e67220_0;
    %assign/vec4 v0x1e687f0_0, 0;
    %load/vec4 v0x1e66b20_0;
    %assign/vec4 v0x1e68410_0, 0;
    %load/vec4 v0x1e68d40_0;
    %assign/vec4 v0x1e67b20_0, 0;
    %load/vec4 v0x1e68ca0_0;
    %assign/vec4 v0x1e68b00_0, 0;
    %load/vec4 v0x1e68e80_0;
    %assign/vec4 v0x1e68990_0, 0;
    %load/vec4 v0x1e68de0_0;
    %assign/vec4 v0x1e688c0_0, 0;
T_42.7 ;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1e61e60;
T_43 ;
    %wait E_0x1e64720;
    %load/vec4 v0x1e65e10_0;
    %load/vec4 v0x1e65f10_0;
    %load/vec4 v0x1e67cc0_0;
    %load/vec4 v0x1e65fe0_0;
    %store/vec4 v0x1e65a70_0, 0, 32;
    %store/vec4 v0x1e658d0_0, 0, 6;
    %store/vec4 v0x1e65b50_0, 0, 32;
    %store/vec4 v0x1e657f0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0x1e65600;
    %join;
    %load/vec4  v0x1e659b0_0;
    %store/vec4 v0x1e68d40_0, 0, 32;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1e61e60;
T_44 ;
    %wait E_0x1e646a0;
    %load/vec4 v0x1e66700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x1e68f50_0;
    %store/vec4 v0x1e68ca0_0, 0, 32;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1e675a0_0;
    %load/vec4 v0x1e67640_0;
    %load/vec4 v0x1e67cc0_0;
    %load/vec4 v0x1e65fe0_0;
    %store/vec4 v0x1e65a70_0, 0, 32;
    %store/vec4 v0x1e658d0_0, 0, 6;
    %store/vec4 v0x1e65b50_0, 0, 32;
    %store/vec4 v0x1e657f0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0x1e65600;
    %join;
    %load/vec4  v0x1e659b0_0;
    %store/vec4 v0x1e68ca0_0, 0, 32;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1e61e60;
T_45 ;
    %wait E_0x1e64630;
    %load/vec4 v0x1e66d70_0;
    %pad/u 33;
    %load/vec4 v0x1e66e40_0;
    %load/vec4 v0x1e67cc0_0;
    %load/vec4 v0x1e65fe0_0;
    %store/vec4 v0x1e65a70_0, 0, 32;
    %store/vec4 v0x1e658d0_0, 0, 6;
    %store/vec4 v0x1e65b50_0, 0, 32;
    %store/vec4 v0x1e657f0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0x1e65600;
    %join;
    %load/vec4  v0x1e659b0_0;
    %store/vec4 v0x1e66b20_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1da5340;
T_46 ;
    %wait E_0x1d54a00;
    %load/vec4 v0x1e26710_0;
    %store/vec4 v0x1e27b60_0, 0, 32;
    %load/vec4 v0x1ca43e0_0;
    %store/vec4 v0x1e27c40_0, 0, 32;
    %load/vec4 v0x1c96090_0;
    %store/vec4 v0x1e27020_0, 0, 4;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1da5340;
T_47 ;
    %wait E_0x1da2580;
    %load/vec4 v0x1ceb350_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e26c40_0, 0, 1;
    %load/vec4 v0x1cde990_0;
    %store/vec4 v0x1e278e0_0, 0, 32;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e26c40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e278e0_0, 0, 32;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1da5340;
T_48 ;
    %wait E_0x1da4260;
    %load/vec4 v0x1cbe530_0;
    %load/vec4 v0x1c96090_0;
    %store/vec4 v0x1ce3850_0, 0, 4;
    %store/vec4 v0x1ce3770_0, 0, 4;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied, S_0x1cc9770;
    %join;
    %load/vec4  v0x1ce3910_0;
    %store/vec4 v0x1e26dc0_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1da5340;
T_49 ;
    %wait E_0x1c25080;
    %load/vec4 v0x1e26530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e26990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e26d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e279c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e271c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e26e80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1c96090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e268f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e26f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27aa0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e274a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e274a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e273e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e276e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e27580_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1cbe3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e26990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e26d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e279c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e271c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e26e80_0, 0;
    %load/vec4 v0x1cbe610_0;
    %pad/u 4;
    %assign/vec4 v0x1c96090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e268f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e26f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27aa0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e274a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e274a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e273e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e27820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e276e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e27580_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x1cbe6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x1cde990_0;
    %assign/vec4 v0x1e26990_0, 0;
    %load/vec4 v0x1e26dc0_0;
    %assign/vec4 v0x1e26d00_0, 0;
    %load/vec4 v0x1e26490_0;
    %assign/vec4 v0x1e279c0_0, 0;
    %load/vec4 v0x1e26850_0;
    %assign/vec4 v0x1e271c0_0, 0;
    %load/vec4 v0x1ceb350_0;
    %assign/vec4 v0x1e26e80_0, 0;
    %load/vec4 v0x1e26dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.6, 8;
    %load/vec4 v0x1ca41a0_0;
    %jmp/1 T_49.7, 8;
T_49.6 ; End of true expr.
    %load/vec4 v0x1c96090_0;
    %jmp/0 T_49.7, 8;
 ; End of false expr.
    %blend;
T_49.7;
    %assign/vec4 v0x1c96090_0, 0;
    %load/vec4 v0x1ca4260_0;
    %assign/vec4 v0x1e268f0_0, 0;
    %load/vec4 v0x1ceb590_0;
    %assign/vec4 v0x1e27100_0, 0;
    %load/vec4 v0x1ceb410_0;
    %assign/vec4 v0x1e26f60_0, 0;
    %load/vec4 v0x1e267b0_0;
    %assign/vec4 v0x1e27aa0_0, 0;
    %load/vec4 v0x1cdeb20_0;
    %assign/vec4 v0x1e274a0_0, 0;
    %load/vec4 v0x1cdeb20_0;
    %assign/vec4 v0x1e274a0_0, 0;
    %load/vec4 v0x1ceb650_0;
    %assign/vec4 v0x1e27280_0, 0;
    %load/vec4 v0x1b7b930_0;
    %assign/vec4 v0x1e27640_0, 0;
    %load/vec4 v0x1b7bab0_0;
    %assign/vec4 v0x1e27780_0, 0;
    %load/vec4 v0x1cde8d0_0;
    %assign/vec4 v0x1e27320_0, 0;
    %load/vec4 v0x1cdea80_0;
    %assign/vec4 v0x1e273e0_0, 0;
    %load/vec4 v0x1b7bb70_0;
    %assign/vec4 v0x1e27820_0, 0;
    %load/vec4 v0x1b7b9f0_0;
    %assign/vec4 v0x1e276e0_0, 0;
    %load/vec4 v0x1b7b870_0;
    %assign/vec4 v0x1e27580_0, 0;
T_49.5 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1da5340;
T_50 ;
    %wait E_0x1da4150;
    %fork t_21, S_0x1bab530;
    %jmp t_20;
    .scope S_0x1bab530;
t_21 ;
    %load/vec4 v0x1ca4300_0;
    %store/vec4 v0x1e157a0_0, 0, 5;
    %load/vec4 v0x1cbe530_0;
    %load/vec4 v0x1c96090_0;
    %store/vec4 v0x1ce3850_0, 0, 4;
    %store/vec4 v0x1ce3770_0, 0, 4;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied, S_0x1cc9770;
    %join;
    %load/vec4  v0x1ce3910_0;
    %store/vec4 v0x1e26dc0_0, 0, 1;
    %load/vec4 v0x1e157a0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x1e157a0_0;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e157a0_0;
    %cmpi/e 13, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e157a0_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e157a0_0;
    %cmpi/e 14, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1e157a0_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0x1e27c40_0;
    %load/vec4 v0x1e27b60_0;
    %load/vec4 v0x1c96090_0;
    %load/vec4 v0x1e157a0_0;
    %load/vec4 v0x1e265d0_0;
    %load/vec4 v0x1ceb4d0_0;
    %store/vec4 v0x1c5dff0_0, 0, 1;
    %store/vec4 v0x1c95fd0_0, 0, 1;
    %store/vec4 v0x1c5e0b0_0, 0, 5;
    %store/vec4 v0x1c5def0_0, 0, 4;
    %store/vec4 v0x1c95dc0_0, 0, 32;
    %store/vec4 v0x1c95ef0_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.process_logical_instructions, S_0x1c02730;
    %join;
    %load/vec4  v0x1c5e170_0;
    %split/vec4 32;
    %store/vec4 v0x1cc9690_0, 0, 32;
    %store/vec4 v0x1ca41a0_0, 0, 4;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1e157a0_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x1e157a0_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_50.2, 4;
    %fork t_23, S_0x1d45170;
    %jmp t_22;
    .scope S_0x1d45170;
t_23 ;
    %load/vec4 v0x1c96090_0;
    %store/vec4 v0x1ca41a0_0, 0, 4;
    %load/vec4 v0x1c96090_0;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1cbe610_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1cc9690_0, 0, 32;
    %load/vec4 v0x1e27c40_0;
    %parti/s 1, 3, 3;
    %replicate 8;
    %load/vec4 v0x1e27c40_0;
    %parti/s 1, 2, 3;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e27c40_0;
    %parti/s 1, 1, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e27c40_0;
    %parti/s 1, 0, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1da46d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e156c0_0, 0, 32;
T_50.4 ;
    %load/vec4 v0x1e156c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_50.5, 5;
    %load/vec4 v0x1da46d0_0;
    %load/vec4 v0x1e156c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0x1e27b60_0;
    %load/vec4 v0x1e156c0_0;
    %part/s 1;
    %ix/getv/s 4, v0x1e156c0_0;
    %store/vec4 v0x1cc9690_0, 4, 1;
T_50.6 ;
    %load/vec4 v0x1e156c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e156c0_0, 0, 32;
    %jmp T_50.4;
T_50.5 ;
    %end;
    .scope S_0x1bab530;
t_22 %join;
    %jmp T_50.3;
T_50.2 ;
    %fork t_25, S_0x1cac910;
    %jmp t_24;
    .scope S_0x1cac910;
t_25 ;
    %load/vec4 v0x1e27c40_0;
    %load/vec4 v0x1e27b60_0;
    %load/vec4 v0x1c96090_0;
    %load/vec4 v0x1e157a0_0;
    %load/vec4 v0x1e265d0_0;
    %load/vec4 v0x1ceb4d0_0;
    %store/vec4 v0x1bd4c90_0, 0, 1;
    %store/vec4 v0x1c02670_0, 0, 1;
    %store/vec4 v0x1bdb4a0_0, 0, 5;
    %store/vec4 v0x1bd4b90_0, 0, 4;
    %store/vec4 v0x1bdb640_0, 0, 32;
    %store/vec4 v0x1bdb770_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.process_arithmetic_instructions, S_0x1c25560;
    %join;
    %load/vec4  v0x1bdb560_0;
    %split/vec4 32;
    %store/vec4 v0x1cc9690_0, 0, 32;
    %store/vec4 v0x1ca41a0_0, 0, 4;
    %end;
    .scope S_0x1bab530;
t_24 %join;
T_50.3 ;
T_50.1 ;
    %load/vec4 v0x1cde810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.8, 4;
    %load/vec4 v0x1e27c40_0;
    %store/vec4 v0x1e26850_0, 0, 32;
    %jmp T_50.9;
T_50.8 ;
    %load/vec4 v0x1cc9690_0;
    %store/vec4 v0x1e26850_0, 0, 32;
T_50.9 ;
    %load/vec4 v0x1cc9690_0;
    %store/vec4 v0x1cde990_0, 0, 32;
    %end;
    .scope S_0x1da5340;
t_20 %join;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1e4cee0;
T_51 ;
    %wait E_0x1c25080;
    %load/vec4 v0x1e58ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e59120_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e594b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e59730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e591c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e59370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e597d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e595f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59690_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1e584a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e59120_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e594b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e59730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e591c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1e59370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e597d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e595f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e59690_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x1e58710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0x1e58370_0;
    %assign/vec4 v0x1e59120_0, 0;
    %load/vec4 v0x1e58a30_0;
    %assign/vec4 v0x1e594b0_0, 0;
    %load/vec4 v0x1e58d40_0;
    %assign/vec4 v0x1e59730_0, 0;
    %load/vec4 v0x1e587b0_0;
    %assign/vec4 v0x1e591c0_0, 0;
    %load/vec4 v0x1e588a0_0;
    %assign/vec4 v0x1e59370_0, 0;
    %load/vec4 v0x1e58e30_0;
    %assign/vec4 v0x1e597d0_0, 0;
    %load/vec4 v0x1e58c00_0;
    %assign/vec4 v0x1e595f0_0, 0;
    %load/vec4 v0x1e58990_0;
    %assign/vec4 v0x1e59410_0, 0;
    %load/vec4 v0x1e59080_0;
    %assign/vec4 v0x1e59870_0, 0;
    %load/vec4 v0x1e58ad0_0;
    %assign/vec4 v0x1e59550_0, 0;
    %load/vec4 v0x1e58ca0_0;
    %assign/vec4 v0x1e59690_0, 0;
T_51.5 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1e59d50;
T_52 ;
    %wait E_0x1c25080;
    %vpi_call/w 23 129 "$monitor", "PC next = %d PC current = %d", &A<v0x1e61040, 15>, &A<v0x1e60860, 15> {0 0 0};
    %jmp T_52;
    .thread T_52;
    .scope S_0x1e59d50;
T_53 ;
    %wait E_0x1e5dd70;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %store/vec4 v0x1e60150_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %store/vec4 v0x1e60510_0, 0, 32;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1e59d50;
T_54 ;
    %wait E_0x1e5db90;
    %load/vec4 v0x1e5f360_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1e60860, 4;
    %store/vec4 v0x1e605b0_0, 0, 32;
    %load/vec4 v0x1e5f430_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1e60860, 4;
    %store/vec4 v0x1e60650_0, 0, 32;
    %load/vec4 v0x1e5f500_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1e60860, 4;
    %store/vec4 v0x1e606f0_0, 0, 32;
    %load/vec4 v0x1e5f6b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1e60860, 4;
    %store/vec4 v0x1e60790_0, 0, 32;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1e59d50;
T_55 ;
    %wait E_0x1e5d7a0;
    %fork t_27, S_0x1e5df30;
    %jmp t_26;
    .scope S_0x1e5df30;
t_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e600b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e60260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5f5c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e5e120_0, 0, 32;
T_55.0 ;
    %load/vec4 v0x1e5e120_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_55.1, 5;
    %ix/getv/s 4, v0x1e5e120_0;
    %load/vec4a v0x1e60860, 4;
    %ix/getv/s 4, v0x1e5e120_0;
    %store/vec4a v0x1e61040, 4, 0;
    %load/vec4 v0x1e5e120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e5e120_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %load/vec4 v0x1e5eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x1e5e7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x1e5f2a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %jmp T_55.5;
T_55.4 ;
    %load/vec4 v0x1e5f7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %jmp T_55.7;
T_55.6 ;
    %load/vec4 v0x1e5f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %jmp T_55.9;
T_55.8 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %addi 4, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
T_55.9 ;
T_55.7 ;
T_55.5 ;
T_55.3 ;
    %load/vec4 v0x1e5ea20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1e5ebd0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1e5f020_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x1e5ee20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1e5f930_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x1e5fa70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_55.10, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e600b0_0, 0, 1;
T_55.10 ;
    %load/vec4 v0x1e5ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0x1e5e950_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %load/vec4 v0x1e5f1b0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %jmp T_55.13;
T_55.12 ;
    %load/vec4 v0x1e5ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0x1e5ec70_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %load/vec4 v0x1e5f1b0_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e60260_0, 0, 1;
    %jmp T_55.15;
T_55.14 ;
    %load/vec4 v0x1e5f020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0x1e5f0f0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %load/vec4 v0x1e5f1b0_0;
    %subi 4, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e5f5c0_0, 0, 1;
    %jmp T_55.17;
T_55.16 ;
    %load/vec4 v0x1e5ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0x1e5ef80_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %load/vec4 v0x1e5f1b0_0;
    %subi 4, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %jmp T_55.19;
T_55.18 ;
    %load/vec4 v0x1e5f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0x1e5f9d0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %load/vec4 v0x1e5f1b0_0;
    %subi 4, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %jmp T_55.21;
T_55.20 ;
    %load/vec4 v0x1e5fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0x1e5fb10_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %load/vec4 v0x1e5f1b0_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e60860, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %jmp T_55.23;
T_55.22 ;
    %load/vec4 v0x1e5fbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0x1e5ed30_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e61040, 4, 0;
    %load/vec4 v0x1e5fce0_0;
    %load/vec4 v0x1e5feb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1e61040, 4, 0;
    %load/vec4 v0x1e5fdf0_0;
    %load/vec4 v0x1e5ffa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1e61040, 4, 0;
T_55.24 ;
T_55.23 ;
T_55.21 ;
T_55.19 ;
T_55.17 ;
T_55.15 ;
T_55.13 ;
    %vpi_call/w 23 264 "$display", "PC_nxt = %d", &A<v0x1e61040, 15> {0 0 0};
    %end;
    .scope S_0x1e59d50;
t_26 %join;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x1e59d50;
T_56 ;
    %wait E_0x1c25080;
    %load/vec4 v0x1e5f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %fork t_29, S_0x1e5e4f0;
    %jmp t_28;
    .scope S_0x1e5e4f0;
t_29 ;
    %vpi_call/w 23 278 "$display", $time, "Register file in reset..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e5e6f0_0, 0, 32;
T_56.2 ;
    %load/vec4 v0x1e5e6f0_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_56.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1e5e6f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e60860, 0, 4;
    %load/vec4 v0x1e5e6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e5e6f0_0, 0, 32;
    %jmp T_56.2;
T_56.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e60860, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e60860, 0, 4;
    %end;
    .scope S_0x1e59d50;
t_28 %join;
    %jmp T_56.1;
T_56.0 ;
    %fork t_31, S_0x1e5e220;
    %jmp t_30;
    .scope S_0x1e5e220;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e5e410_0, 0, 32;
T_56.4 ;
    %load/vec4 v0x1e5e410_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_56.5, 5;
    %ix/getv/s 4, v0x1e5e410_0;
    %load/vec4a v0x1e61040, 4;
    %ix/getv/s 3, v0x1e5e410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e60860, 0, 4;
    %load/vec4 v0x1e5e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e5e410_0, 0, 32;
    %jmp T_56.4;
T_56.5 ;
    %end;
    .scope S_0x1e59d50;
t_30 %join;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1d84b60;
T_57 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 229, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %pushi/vec4 225, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c713c0, 4, 0;
    %end;
    .thread T_57;
    .scope S_0x1d84b60;
T_58 ;
    %wait E_0x1c25080;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bade20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c2b360_0, 0;
    %load/vec4 v0x1cbe910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x1b7c4d0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1c713c0, 4;
    %load/vec4 v0x1b7c4d0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1c713c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b7c4d0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1c713c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x1b7c4d0_0;
    %load/vec4a v0x1c713c0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1bee310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c2b360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bade20_0, 0;
    %load/vec4 v0x1b7c4d0_0;
    %assign/vec4 v0x1bdba10_0, 0;
T_58.0 ;
    %load/vec4 v0x1c5e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x1ceb830_0;
    %cast2;
    %split/vec4 8;
    %ix/getv 3, v0x1b7c4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c713c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x1b7c4d0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c713c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x1b7c4d0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c713c0, 0, 4;
    %load/vec4 v0x1b7c4d0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c713c0, 0, 4;
T_58.2 ;
    %load/vec4 v0x1c9c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bade20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c2b360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1bdba10_0, 0;
T_58.4 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1de7ab0;
T_59 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 229, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %pushi/vec4 225, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1e07880, 4, 0;
    %end;
    .thread T_59;
    .scope S_0x1de7ab0;
T_60 ;
    %wait E_0x1c25080;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b7be50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e233f0_0, 0;
    %load/vec4 v0x1da9f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x1e1d320_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1e07880, 4;
    %load/vec4 v0x1e1d320_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1e07880, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e1d320_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1e07880, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x1e1d320_0;
    %load/vec4a v0x1e07880, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1deec60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e233f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b7be50_0, 0;
    %load/vec4 v0x1e1d320_0;
    %assign/vec4 v0x1e089e0_0, 0;
T_60.0 ;
    %load/vec4 v0x1dde300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x1dad8d0_0;
    %cast2;
    %split/vec4 8;
    %ix/getv 3, v0x1e1d320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e07880, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x1e1d320_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e07880, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x1e1d320_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e07880, 0, 4;
    %load/vec4 v0x1e1d320_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e07880, 0, 4;
T_60.2 ;
    %load/vec4 v0x1d94df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b7be50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e233f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e089e0_0, 0;
T_60.4 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x1e16450;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e71990_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x1e16450;
T_62 ;
    %delay 10, 0;
    %load/vec4 v0x1e71990_0;
    %nor/r;
    %store/vec4 v0x1e71990_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x1e16450;
T_63 ;
    %vpi_call/w 2 139 "$dumpfile", "zap.vcd" {0 0 0};
    %vpi_call/w 2 140 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e72050_0, 0, 1;
    %wait E_0x1c36730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e72050_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_63.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_63.1, 5;
    %jmp/1 T_63.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c36730;
    %jmp T_63.0;
T_63.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 148 "$finish" {0 0 0};
    %end;
    .thread T_63;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "../testbench/zap_test.v";
    "/media/sf_D_DRIVE/ZAP/includes/cc.vh";
    "../testbench/cache.v";
    "../rtl/zap_top.v";
    "../rtl/zap_alu/zap_alu_main.v";
    "/media/sf_D_DRIVE/ZAP/includes/opcodes.vh";
    "/media/sf_D_DRIVE/ZAP/includes/regs.vh";
    "../rtl/zap_decode/zap_decode_main.v";
    "/media/sf_D_DRIVE/ZAP/includes/modes.vh";
    "/media/sf_D_DRIVE/ZAP/includes/index_immed.vh";
    "/media/sf_D_DRIVE/ZAP/includes/translate.vh";
    "../rtl/zap_decode/zap_decode_bl_fsm.v";
    "../rtl/zap_decode/zap_decode.v";
    "/media/sf_D_DRIVE/ZAP/includes/shtype.vh";
    "/media/sf_D_DRIVE/ZAP/includes/instruction_patterns.vh";
    "/media/sf_D_DRIVE/ZAP/includes/cpsr.vh";
    "/media/sf_D_DRIVE/ZAP/includes/sh_params.vh";
    "../rtl/zap_decode/zap_decode_mem_fsm.v";
    "../rtl/zap_fetch/zap_fetch_main.v";
    "../rtl/zap_issue/zap_issue_main.v";
    "../rtl/zap_memory/zap_memory_main.v";
    "../rtl/zap_regf/zap_register_file.v";
    "../rtl/zap_shift/zap_shifter_main.v";
    "../rtl/zap_shift/zap_shift_shifter.v";
