ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.global	huart1
  19              		.section	.bss.huart1,"aw",%nobits
  20              		.align	2
  23              	huart1:
  24 0000 00000000 		.space	72
  24      00000000 
  24      00000000 
  24      00000000 
  24      00000000 
  25              		.section	.text.main,"ax",%progbits
  26              		.align	1
  27              		.global	main
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	main:
  33              	.LFB65:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "app.h"
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 2


  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** UART_HandleTypeDef huart1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  54:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /**
  64:Core/Src/main.c ****   * @brief  The application entry point.
  65:Core/Src/main.c ****   * @retval int
  66:Core/Src/main.c ****   */
  67:Core/Src/main.c **** int main(void)
  68:Core/Src/main.c **** {
  34              		.loc 1 68 1
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 8
  37              		@ frame_needed = 1, uses_anonymous_args = 0
  38 0000 80B5     		push	{r7, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
  43 0002 82B0     		sub	sp, sp, #8
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 3


  46 0004 00AF     		add	r7, sp, #0
  47              	.LCFI2:
  48              		.cfi_def_cfa_register 7
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  49              		.loc 1 76 3
  50 0006 FFF7FEFF 		bl	HAL_Init
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  51              		.loc 1 83 3
  52 000a FFF7FEFF 		bl	SystemClock_Config
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
  53              		.loc 1 90 3
  54 000e FFF7FEFF 		bl	MX_GPIO_Init
  91:Core/Src/main.c ****   MX_USART1_UART_Init();
  55              		.loc 1 91 3
  56 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  94:Core/Src/main.c ****   app_context_t appContext;
  95:Core/Src/main.c ****   appContext.consoleUart = &huart1;
  57              		.loc 1 95 26
  58 0016 044B     		ldr	r3, .L3
  59 0018 7B60     		str	r3, [r7, #4]
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   app_init(&appContext);
  60              		.loc 1 97 3
  61 001a 3B1D     		adds	r3, r7, #4
  62 001c 1846     		mov	r0, r3
  63 001e FFF7FEFF 		bl	app_init
  64              	.L2:
  98:Core/Src/main.c ****   /* USER CODE END 2 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Infinite loop */
 101:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 102:Core/Src/main.c ****   while (1)
 103:Core/Src/main.c ****   {
 104:Core/Src/main.c ****     app_start();
  65              		.loc 1 104 5 discriminator 1
  66 0022 FFF7FEFF 		bl	app_start
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 4


  67 0026 FCE7     		b	.L2
  68              	.L4:
  69              		.align	2
  70              	.L3:
  71 0028 00000000 		.word	huart1
  72              		.cfi_endproc
  73              	.LFE65:
  75              		.section	.text.SystemClock_Config,"ax",%progbits
  76              		.align	1
  77              		.global	SystemClock_Config
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	SystemClock_Config:
  83              	.LFB66:
 105:Core/Src/main.c ****     /* USER CODE END WHILE */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 108:Core/Src/main.c ****   }
 109:Core/Src/main.c ****   /* USER CODE END 3 */
 110:Core/Src/main.c **** }
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** /**
 113:Core/Src/main.c ****   * @brief System Clock Configuration
 114:Core/Src/main.c ****   * @retval None
 115:Core/Src/main.c ****   */
 116:Core/Src/main.c **** void SystemClock_Config(void)
 117:Core/Src/main.c **** {
  84              		.loc 1 117 1
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 64
  87              		@ frame_needed = 1, uses_anonymous_args = 0
  88 0000 80B5     		push	{r7, lr}
  89              	.LCFI3:
  90              		.cfi_def_cfa_offset 8
  91              		.cfi_offset 7, -8
  92              		.cfi_offset 14, -4
  93 0002 90B0     		sub	sp, sp, #64
  94              	.LCFI4:
  95              		.cfi_def_cfa_offset 72
  96 0004 00AF     		add	r7, sp, #0
  97              	.LCFI5:
  98              		.cfi_def_cfa_register 7
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  99              		.loc 1 118 22
 100 0006 07F11803 		add	r3, r7, #24
 101 000a 2822     		movs	r2, #40
 102 000c 0021     		movs	r1, #0
 103 000e 1846     		mov	r0, r3
 104 0010 FFF7FEFF 		bl	memset
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 105              		.loc 1 119 22
 106 0014 3B1D     		adds	r3, r7, #4
 107 0016 0022     		movs	r2, #0
 108 0018 1A60     		str	r2, [r3]
 109 001a 5A60     		str	r2, [r3, #4]
 110 001c 9A60     		str	r2, [r3, #8]
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 5


 111 001e DA60     		str	r2, [r3, #12]
 112 0020 1A61     		str	r2, [r3, #16]
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 122:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 113              		.loc 1 124 36
 114 0022 0223     		movs	r3, #2
 115 0024 BB61     		str	r3, [r7, #24]
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 116              		.loc 1 125 30
 117 0026 0123     		movs	r3, #1
 118 0028 BB62     		str	r3, [r7, #40]
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 119              		.loc 1 126 41
 120 002a 1023     		movs	r3, #16
 121 002c FB62     		str	r3, [r7, #44]
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 122              		.loc 1 127 34
 123 002e 0023     		movs	r3, #0
 124 0030 7B63     		str	r3, [r7, #52]
 128:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 125              		.loc 1 128 7
 126 0032 07F11803 		add	r3, r7, #24
 127 0036 1846     		mov	r0, r3
 128 0038 FFF7FEFF 		bl	HAL_RCC_OscConfig
 129 003c 0346     		mov	r3, r0
 130              		.loc 1 128 6 discriminator 1
 131 003e 002B     		cmp	r3, #0
 132 0040 01D0     		beq	.L6
 129:Core/Src/main.c ****   {
 130:Core/Src/main.c ****     Error_Handler();
 133              		.loc 1 130 5
 134 0042 FFF7FEFF 		bl	Error_Handler
 135              	.L6:
 131:Core/Src/main.c ****   }
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 136              		.loc 1 135 31
 137 0046 0F23     		movs	r3, #15
 138 0048 7B60     		str	r3, [r7, #4]
 136:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 139              		.loc 1 137 34
 140 004a 0023     		movs	r3, #0
 141 004c BB60     		str	r3, [r7, #8]
 138:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 142              		.loc 1 138 35
 143 004e 0023     		movs	r3, #0
 144 0050 FB60     		str	r3, [r7, #12]
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 145              		.loc 1 139 36
 146 0052 0023     		movs	r3, #0
 147 0054 3B61     		str	r3, [r7, #16]
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 6


 140:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 148              		.loc 1 140 36
 149 0056 0023     		movs	r3, #0
 150 0058 7B61     		str	r3, [r7, #20]
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 151              		.loc 1 142 7
 152 005a 3B1D     		adds	r3, r7, #4
 153 005c 0021     		movs	r1, #0
 154 005e 1846     		mov	r0, r3
 155 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 156 0064 0346     		mov	r3, r0
 157              		.loc 1 142 6 discriminator 1
 158 0066 002B     		cmp	r3, #0
 159 0068 01D0     		beq	.L8
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     Error_Handler();
 160              		.loc 1 144 5
 161 006a FFF7FEFF 		bl	Error_Handler
 162              	.L8:
 145:Core/Src/main.c ****   }
 146:Core/Src/main.c **** }
 163              		.loc 1 146 1
 164 006e 00BF     		nop
 165 0070 4037     		adds	r7, r7, #64
 166              	.LCFI6:
 167              		.cfi_def_cfa_offset 8
 168 0072 BD46     		mov	sp, r7
 169              	.LCFI7:
 170              		.cfi_def_cfa_register 13
 171              		@ sp needed
 172 0074 80BD     		pop	{r7, pc}
 173              		.cfi_endproc
 174              	.LFE66:
 176              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 177              		.align	1
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 182              	MX_USART1_UART_Init:
 183              	.LFB67:
 147:Core/Src/main.c **** 
 148:Core/Src/main.c **** /**
 149:Core/Src/main.c ****   * @brief USART1 Initialization Function
 150:Core/Src/main.c ****   * @param None
 151:Core/Src/main.c ****   * @retval None
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 154:Core/Src/main.c **** {
 184              		.loc 1 154 1
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 1, uses_anonymous_args = 0
 188 0000 80B5     		push	{r7, lr}
 189              	.LCFI8:
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 7, -8
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 7


 192              		.cfi_offset 14, -4
 193 0002 00AF     		add	r7, sp, #0
 194              	.LCFI9:
 195              		.cfi_def_cfa_register 7
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 163:Core/Src/main.c ****   huart1.Instance = USART1;
 196              		.loc 1 163 19
 197 0004 114B     		ldr	r3, .L12
 198 0006 124A     		ldr	r2, .L12+4
 199 0008 1A60     		str	r2, [r3]
 164:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 200              		.loc 1 164 24
 201 000a 104B     		ldr	r3, .L12
 202 000c 4FF4E132 		mov	r2, #115200
 203 0010 5A60     		str	r2, [r3, #4]
 165:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 204              		.loc 1 165 26
 205 0012 0E4B     		ldr	r3, .L12
 206 0014 0022     		movs	r2, #0
 207 0016 9A60     		str	r2, [r3, #8]
 166:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 208              		.loc 1 166 24
 209 0018 0C4B     		ldr	r3, .L12
 210 001a 0022     		movs	r2, #0
 211 001c DA60     		str	r2, [r3, #12]
 167:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 212              		.loc 1 167 22
 213 001e 0B4B     		ldr	r3, .L12
 214 0020 0022     		movs	r2, #0
 215 0022 1A61     		str	r2, [r3, #16]
 168:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 216              		.loc 1 168 20
 217 0024 094B     		ldr	r3, .L12
 218 0026 0C22     		movs	r2, #12
 219 0028 5A61     		str	r2, [r3, #20]
 169:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 220              		.loc 1 169 25
 221 002a 084B     		ldr	r3, .L12
 222 002c 0022     		movs	r2, #0
 223 002e 9A61     		str	r2, [r3, #24]
 170:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 224              		.loc 1 170 28
 225 0030 064B     		ldr	r3, .L12
 226 0032 0022     		movs	r2, #0
 227 0034 DA61     		str	r2, [r3, #28]
 171:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 228              		.loc 1 171 7
 229 0036 0548     		ldr	r0, .L12
 230 0038 FFF7FEFF 		bl	HAL_UART_Init
 231 003c 0346     		mov	r3, r0
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 8


 232              		.loc 1 171 6 discriminator 1
 233 003e 002B     		cmp	r3, #0
 234 0040 01D0     		beq	.L11
 172:Core/Src/main.c ****   {
 173:Core/Src/main.c ****     Error_Handler();
 235              		.loc 1 173 5
 236 0042 FFF7FEFF 		bl	Error_Handler
 237              	.L11:
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** }
 238              		.loc 1 179 1
 239 0046 00BF     		nop
 240 0048 80BD     		pop	{r7, pc}
 241              	.L13:
 242 004a 00BF     		.align	2
 243              	.L12:
 244 004c 00000000 		.word	huart1
 245 0050 00380140 		.word	1073821696
 246              		.cfi_endproc
 247              	.LFE67:
 249              		.section	.text.MX_GPIO_Init,"ax",%progbits
 250              		.align	1
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 255              	MX_GPIO_Init:
 256              	.LFB68:
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** /**
 182:Core/Src/main.c ****   * @brief GPIO Initialization Function
 183:Core/Src/main.c ****   * @param None
 184:Core/Src/main.c ****   * @retval None
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c **** static void MX_GPIO_Init(void)
 187:Core/Src/main.c **** {
 257              		.loc 1 187 1
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 24
 260              		@ frame_needed = 1, uses_anonymous_args = 0
 261 0000 80B5     		push	{r7, lr}
 262              	.LCFI10:
 263              		.cfi_def_cfa_offset 8
 264              		.cfi_offset 7, -8
 265              		.cfi_offset 14, -4
 266 0002 86B0     		sub	sp, sp, #24
 267              	.LCFI11:
 268              		.cfi_def_cfa_offset 32
 269 0004 00AF     		add	r7, sp, #0
 270              	.LCFI12:
 271              		.cfi_def_cfa_register 7
 188:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 272              		.loc 1 188 20
 273 0006 07F10803 		add	r3, r7, #8
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 9


 274 000a 0022     		movs	r2, #0
 275 000c 1A60     		str	r2, [r3]
 276 000e 5A60     		str	r2, [r3, #4]
 277 0010 9A60     		str	r2, [r3, #8]
 278 0012 DA60     		str	r2, [r3, #12]
 279              	.LBB4:
 189:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 194:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 280              		.loc 1 194 3
 281 0014 184B     		ldr	r3, .L15
 282 0016 9B69     		ldr	r3, [r3, #24]
 283 0018 174A     		ldr	r2, .L15
 284 001a 43F01003 		orr	r3, r3, #16
 285 001e 9361     		str	r3, [r2, #24]
 286 0020 154B     		ldr	r3, .L15
 287 0022 9B69     		ldr	r3, [r3, #24]
 288 0024 03F01003 		and	r3, r3, #16
 289 0028 7B60     		str	r3, [r7, #4]
 290 002a 7B68     		ldr	r3, [r7, #4]
 291              	.LBE4:
 292              	.LBB5:
 195:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 293              		.loc 1 195 3
 294 002c 124B     		ldr	r3, .L15
 295 002e 9B69     		ldr	r3, [r3, #24]
 296 0030 114A     		ldr	r2, .L15
 297 0032 43F00403 		orr	r3, r3, #4
 298 0036 9361     		str	r3, [r2, #24]
 299 0038 0F4B     		ldr	r3, .L15
 300 003a 9B69     		ldr	r3, [r3, #24]
 301 003c 03F00403 		and	r3, r3, #4
 302 0040 3B60     		str	r3, [r7]
 303 0042 3B68     		ldr	r3, [r7]
 304              	.LBE5:
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 198:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 305              		.loc 1 198 3
 306 0044 0022     		movs	r2, #0
 307 0046 4FF40051 		mov	r1, #8192
 308 004a 0C48     		ldr	r0, .L15+4
 309 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 201:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 310              		.loc 1 201 23
 311 0050 4FF40053 		mov	r3, #8192
 312 0054 BB60     		str	r3, [r7, #8]
 202:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 313              		.loc 1 202 24
 314 0056 0123     		movs	r3, #1
 315 0058 FB60     		str	r3, [r7, #12]
 203:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 10


 316              		.loc 1 203 24
 317 005a 0023     		movs	r3, #0
 318 005c 3B61     		str	r3, [r7, #16]
 204:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 319              		.loc 1 204 25
 320 005e 0223     		movs	r3, #2
 321 0060 7B61     		str	r3, [r7, #20]
 205:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 322              		.loc 1 205 3
 323 0062 07F10803 		add	r3, r7, #8
 324 0066 1946     		mov	r1, r3
 325 0068 0448     		ldr	r0, .L15+4
 326 006a FFF7FEFF 		bl	HAL_GPIO_Init
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 210:Core/Src/main.c **** }
 327              		.loc 1 210 1
 328 006e 00BF     		nop
 329 0070 1837     		adds	r7, r7, #24
 330              	.LCFI13:
 331              		.cfi_def_cfa_offset 8
 332 0072 BD46     		mov	sp, r7
 333              	.LCFI14:
 334              		.cfi_def_cfa_register 13
 335              		@ sp needed
 336 0074 80BD     		pop	{r7, pc}
 337              	.L16:
 338 0076 00BF     		.align	2
 339              	.L15:
 340 0078 00100240 		.word	1073876992
 341 007c 00100140 		.word	1073811456
 342              		.cfi_endproc
 343              	.LFE68:
 345              		.section	.text.Error_Handler,"ax",%progbits
 346              		.align	1
 347              		.global	Error_Handler
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	Error_Handler:
 353              	.LFB69:
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** /* USER CODE END 4 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /**
 217:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 218:Core/Src/main.c ****   * @retval None
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c **** void Error_Handler(void)
 221:Core/Src/main.c **** {
 354              		.loc 1 221 1
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 11


 357              		@ frame_needed = 1, uses_anonymous_args = 0
 358              		@ link register save eliminated.
 359 0000 80B4     		push	{r7}
 360              	.LCFI15:
 361              		.cfi_def_cfa_offset 4
 362              		.cfi_offset 7, -4
 363 0002 00AF     		add	r7, sp, #0
 364              	.LCFI16:
 365              		.cfi_def_cfa_register 7
 366              	.LBB6:
 367              	.LBB7:
 368              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 12


  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 13


 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 369              		.loc 2 142 3
 370              		.syntax unified
 371              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 372 0004 72B6     		cpsid i
 373              	@ 0 "" 2
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374              		.loc 2 143 1
 375              		.thumb
 376              		.syntax unified
 377 0006 00BF     		nop
 378              	.L18:
 379              	.LBE7:
 380              	.LBE6:
 222:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 223:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 224:Core/Src/main.c ****   __disable_irq();
 225:Core/Src/main.c ****   while (1)
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 14


 381              		.loc 1 225 9
 382 0008 00BF     		nop
 383 000a FDE7     		b	.L18
 384              		.cfi_endproc
 385              	.LFE69:
 387              		.text
 388              	.Letext0:
 389              		.file 3 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 390              		.file 4 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 391              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 392              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 393              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 394              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 395              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 396              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 397              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 398              		.file 12 "Application/include/app.h"
 399              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:23     .bss.huart1:00000000 huart1
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:20     .bss.huart1:00000000 $d
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:26     .text.main:00000000 $t
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:32     .text.main:00000000 main
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:82     .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:255    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:182    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:71     .text.main:00000028 $d
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:76     .text.SystemClock_Config:00000000 $t
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:352    .text.Error_Handler:00000000 Error_Handler
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:177    .text.MX_USART1_UART_Init:00000000 $t
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:244    .text.MX_USART1_UART_Init:0000004c $d
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:250    .text.MX_GPIO_Init:00000000 $t
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:340    .text.MX_GPIO_Init:00000078 $d
/var/folders/sb/5wbx477s1bdgzdppd6ypx7ym0000gn/T//cc7UO7NC.s:346    .text.Error_Handler:00000000 $t

UNDEFINED SYMBOLS
HAL_Init
app_init
app_start
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_UART_Init
HAL_GPIO_WritePin
HAL_GPIO_Init
