<div align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Poppins&weight=600&size=28&duration=3500&pause=500&color=fffffcenter=true&vCenter=true&width=435&lines=NED+University;Comunication+System;Complex+Engineering+Problem" alt="Typing SVG" />
</div>

## Instructions
1. Download zip file and extract it
2. To set up the project, you can use the following Software for the Simulation and for FPGA:
```
install ModelSim 18.1
install IntelQuartusPrime
```

## Team Behind 8-BIT PSK

| Student Id | Student Name |
| ------------- | ------------- |
| TC-22029 |  Syed Ali un Naqi Naqvi |
| TC-22036 | Anees-Ur-Rehman  |
| TC-22038 | <a href="https://mohammadshayan.me" > Mohammad Shayan </a>  |
| TC-22039 | Syed Muhammad Aun Hassan Naqavi |

## ⚙️ Language we have used:
<p align="left">
  ![Verilog](https://img.shields.io/badge/Verilog-%2300599C?style=for-the-badge&logo=verilog&logoColor=white)
</p>
