// Seed: 1118662168
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_14 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout supply0 id_11;
  output wire id_10;
  input wire id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wor id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_14 = 1;
  always @(posedge id_6) begin : LABEL_0
    wait (id_9);
  end
  tri0 id_15 = 1;
  tri  id_16 = (-1);
  assign id_3  = 1'b0 ? id_2 == -1'b0 : id_8["" : 1'b0];
  defparam id_14.id_14 = 1;
  assign id_11 = 1'b0;
  always @(negedge 1)
    if (1)
      if (id_14) begin : LABEL_1
      end else begin : LABEL_2
        if (1) $signed(id_14);
        ;
      end
  module_0 modCall_1 (
      id_6,
      id_11,
      id_15,
      id_5,
      id_5,
      id_3
  );
endmodule
