<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_int_osc.v"
   type="VERILOG"
   library="int_osc_0" />
 <file path="simulation/Internal_OSC.v" type="VERILOG" />
 <topLevel name="Internal_OSC" />
 <deviceFamily name="cycloneive" />
</simPackage>
