{"vcs1":{"timestamp_begin":1698771498.205919414, "rt":0.32, "ut":0.14, "st":0.11}}
{"vcselab":{"timestamp_begin":1698771498.581293765, "rt":0.27, "ut":0.18, "st":0.04}}
{"link":{"timestamp_begin":1698771498.888661633, "rt":0.34, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698771497.862478785}
{"VCS_COMP_START_TIME": 1698771497.862478785}
{"VCS_COMP_END_TIME": 1698771499.287276272}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337528}}
{"stitch_vcselab": {"peak_mem": 222560}}
