INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:00:11 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.870ns  (required time - arrival time)
  Source:                 c_LSQ_E/storeQ/head_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MC_E/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.874ns (24.721%)  route 5.707ns (75.279%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 5.386 - 4.000 ) 
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10903, unset)        1.575     1.575    c_LSQ_E/storeQ/clk
    SLICE_X45Y208        FDRE                                         r  c_LSQ_E/storeQ/head_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y208        FDRE (Prop_fdre_C_Q)         0.269     1.844 r  c_LSQ_E/storeQ/head_reg[0]_rep__1/Q
                         net (fo=158, routed)         1.063     2.907    c_LSQ_E/storeQ/head_reg[0]_rep__1_n_0
    SLICE_X46Y201        LUT6 (Prop_lut6_I4_O)        0.053     2.960 f  c_LSQ_E/storeQ/E_address0[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.587     3.547    c_LSQ_E/storeQ/E_address0[20]_INST_0_i_4_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I2_O)        0.053     3.600 r  c_LSQ_E/storeQ/E_address0[20]_INST_0_i_1/O
                         net (fo=17, routed)          1.042     4.642    c_LSQ_E/storeQ/head_reg[3]_rep_29
    SLICE_X38Y217        LUT6 (Prop_lut6_I3_O)        0.053     4.695 r  c_LSQ_E/storeQ/E_we0_INST_0_i_226/O
                         net (fo=1, routed)           0.000     4.695    c_LSQ_E/storeQ/E_we0_INST_0_i_226_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     4.914 r  c_LSQ_E/storeQ/E_we0_INST_0_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.914    c_LSQ_E/storeQ/E_we0_INST_0_i_144_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     5.046 r  c_LSQ_E/storeQ/E_we0_INST_0_i_90/CO[2]
                         net (fo=1, routed)           0.844     5.890    c_LSQ_E/loadQ/E_we0_INST_0_i_5_0[0]
    SLICE_X51Y211        LUT5 (Prop_lut5_I3_O)        0.160     6.050 r  c_LSQ_E/loadQ/E_we0_INST_0_i_30/O
                         net (fo=1, routed)           0.293     6.343    c_LSQ_E/loadQ/E_we0_INST_0_i_30_n_0
    SLICE_X53Y211        LUT5 (Prop_lut5_I2_O)        0.053     6.396 f  c_LSQ_E/loadQ/E_we0_INST_0_i_5/O
                         net (fo=1, routed)           0.841     7.236    c_LSQ_E/loadQ/E_we0_INST_0_i_5_n_0
    SLICE_X58Y218        LUT6 (Prop_lut6_I4_O)        0.053     7.289 r  c_LSQ_E/loadQ/E_we0_INST_0/O
                         net (fo=98, routed)          0.525     7.814    c_LSQ_E/loadQ/E[0]
    SLICE_X59Y218        LUT3 (Prop_lut3_I0_O)        0.053     7.867 r  c_LSQ_E/loadQ/counter[3]_i_5/O
                         net (fo=1, routed)           0.000     7.867    MC_E/S[1]
    SLICE_X59Y218        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.191 r  MC_E/counter_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.191    MC_E/counter_reg[3]_i_1__0_n_0
    SLICE_X59Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.249 r  MC_E/counter_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.249    MC_E/counter_reg[7]_i_1__0_n_0
    SLICE_X59Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.307 r  MC_E/counter_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.307    MC_E/counter_reg[11]_i_1__0_n_0
    SLICE_X59Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.365 r  MC_E/counter_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.365    MC_E/counter_reg[15]_i_1__0_n_0
    SLICE_X59Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.423 r  MC_E/counter_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.423    MC_E/counter_reg[19]_i_1__0_n_0
    SLICE_X59Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     8.643 r  MC_E/counter_reg[23]_i_1__0/O[1]
                         net (fo=2, routed)           0.512     9.156    MC_E/counter[21]
    SLICE_X60Y222        FDCE                                         r  MC_E/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=10903, unset)        1.386     5.386    MC_E/clk
    SLICE_X60Y222        FDCE                                         r  MC_E/counter_reg[21]/C
                         clock pessimism              0.059     5.445    
                         clock uncertainty           -0.035     5.410    
    SLICE_X60Y222        FDCE (Setup_fdce_C_D)       -0.124     5.286    MC_E/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                 -3.870    




