
****** PlanAhead v14.5 (64-bit)
  **** Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -142 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/ntwombly/Desktop/Lab6/pa.fromNetlist.tcl
# create_project -name Lab6 -dir "C:/Users/ntwombly/Desktop/Lab6/planAhead_run_1" -part xc3s500efg320-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/ntwombly/Desktop/Lab6/mux41_4bit_counter.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/ntwombly/Desktop/Lab6} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "mux21_top.ucf" [current_fileset -constrset]
Adding file 'C:/Users/ntwombly/Desktop/Lab6/mux21_top.ucf' to fileset 'constrs_1'
# add_files [list {mux21_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-5
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design mux41_4bit_counter.ngc ...
WARNING:NetListWriters:298 - No output is written to mux41_4bit_counter.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mux41_4bit_counter.edif ...
ngc2edif: Total memory usage is 75784 kilobytes

Parsing EDIF File [./planAhead_run_1/Lab6.data/cache/mux41_4bit_counter_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Lab6.data/cache/mux41_4bit_counter_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/ntwombly/Desktop/Lab6/mux21_top.ucf]
WARNING: [Constraints 18-7] Clock terminal clk is located on a non-clock IO location B6 this can produce sub-optimal results [C:/Users/ntwombly/Desktop/Lab6/mux21_top.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'cout[0]' [C:/Users/ntwombly/Desktop/Lab6/mux21_top.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'cout[1]' [C:/Users/ntwombly/Desktop/Lab6/mux21_top.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'cout[2]' [C:/Users/ntwombly/Desktop/Lab6/mux21_top.ucf:17]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'cout[3]' [C:/Users/ntwombly/Desktop/Lab6/mux21_top.ucf:18]
Finished Parsing UCF File [C:/Users/ntwombly/Desktop/Lab6/mux21_top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 36bdb196
link_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 520.543 ; gain = 119.070
