xscale1pmu_write_pmnc	,	F_2
xscale2pmu_handle_irq	,	F_34
XSCALE2_COUNT3_EVT_MASK	,	V_77
hw	,	V_32
raw_spin_unlock_irqrestore	,	F_16
XSCALE2_COUNT1_OVERFLOW	,	V_58
dev	,	V_13
XSCALE1_COUNT0_EVT_SHFT	,	V_43
XSCALE1_COUNT1_EVT_MASK	,	V_45
xscale2pmu	,	V_81
get_irq_regs	,	F_6
XSCALE2_COUNT2_EVT_SHFT	,	V_75
armpmu_event_set_period	,	F_11
events	,	V_28
XSCALE1_COUNT0_INT_EN	,	V_44
XSCALE1_COUNT1_INT_EN	,	V_47
val	,	V_1
XSCALE1_COUNT0_EVT_MASK	,	V_41
xscale2pmu_read_int_enable	,	F_31
period	,	V_33
XSCALE1_CCOUNT_INT_EN	,	V_40
XSCALE2_COUNT2_EVT_MASK	,	V_74
XSCALE_PMU_CNT64	,	V_80
xscale2pmu_get_event_idx	,	F_37
XSCALE_PERFCTR_UNUSED	,	V_49
xscale1pmu_write_counter	,	F_23
IRQ_HANDLED	,	V_36
hwc	,	V_30
XSCALE2_OVERFLOWED_MASK	,	V_63
xscale2_pmnc_counter_has_overflowed	,	F_33
xscale2pmu_write_overflow_flags	,	F_28
WARN_ONCE	,	F_4
xscale1pmu_read_counter	,	F_22
XSCALE_CYCLE_COUNTER	,	V_6
XSCALE1_COUNT0_OVERFLOW	,	V_9
perf_sample_data_init	,	F_7
IRQ_NONE	,	V_23
arm_pmu	,	V_53
pmnc	,	V_2
hw_perf_event	,	V_29
flags	,	V_39
XSCALE2_CCOUNT_INT_EN	,	V_66
test_bit	,	F_9
xscale2pmu_start	,	F_38
out	,	V_79
xscale1pmu_enable_event	,	F_14
of_flags	,	V_55
event	,	V_27
armpmu_event_update	,	F_10
XSCALE1_OVERFLOWED_MASK	,	V_22
EAGAIN	,	V_52
XSCALE2_COUNT0_OVERFLOW	,	V_57
cpu_hw_events	,	V_16
regs	,	V_19
pmu_lock	,	V_48
XSCALE1_COUNT1_EVT_SHFT	,	V_46
xscale2pmu_write_pmnc	,	F_26
XSCALE2_COUNT1_INT_EN	,	V_70
xscale2pmu_write_event_select	,	F_30
irq_num	,	V_12
disable	,	V_35
test_and_set_bit	,	F_19
xscale1pmu	,	V_54
__init	,	T_3
xscale2pmu_write_counter	,	F_41
used_mask	,	V_51
xscale1pmu_disable_event	,	F_17
xscale2pmu_stop	,	F_39
xscale2pmu_read_pmnc	,	F_25
data	,	V_15
xscale2pmu_init	,	F_42
xscale1pmu_handle_irq	,	F_5
xscale2pmu_read_counter	,	F_40
u32	,	T_1
cpuc	,	V_17
XSCALE1_COUNT1_OVERFLOW	,	V_11
"invalid counter number (%d)\n"	,	L_1
XSCALE2_COUNT0_EVT_MASK	,	V_68
XSCALE2_COUNT3_OVERFLOW	,	V_62
evtsel	,	V_65
xscale2pmu_read_event_select	,	F_29
ret	,	V_5
pt_regs	,	V_18
__get_cpu_var	,	F_8
perf_sample_data	,	V_14
config_base	,	V_42
XSCALE2_COUNT0_EVT_SHFT	,	V_69
XSCALE2_COUNT2_INT_EN	,	V_73
XSCALE2_CCOUNT_OVERFLOW	,	V_56
raw_spin_lock_irqsave	,	F_15
idx	,	V_20
XSCALE2_COUNT0_INT_EN	,	V_67
XSCALE2_COUNT1_EVT_MASK	,	V_71
XSCALE2_COUNT1_EVT_SHFT	,	V_72
XSCALE_PMU_ENABLE	,	V_21
perf_event	,	V_26
armpmu	,	V_24
XSCALE2_COUNT2_OVERFLOW	,	V_60
xscale1_pmnc_counter_has_overflowed	,	F_3
irq_work_run	,	F_13
xscale1pmu_read_pmnc	,	F_1
xscale1pmu_stop	,	F_21
xscale2pmu_disable_event	,	F_36
ien	,	V_64
xscale1pmu_init	,	F_24
XSCALE_PERFCTR_CCNT	,	V_50
active_mask	,	V_31
perf_event_overflow	,	F_12
num_events	,	V_25
mask	,	V_37
xscale_counters	,	V_3
xscale2pmu_read_overflow_flags	,	F_27
last_period	,	V_34
evt	,	V_38
irqreturn_t	,	T_2
XSCALE_COUNTER0	,	V_8
XSCALE_COUNTER2	,	V_59
counter	,	V_4
XSCALE_COUNTER1	,	V_10
XSCALE2_COUNT3_EVT_SHFT	,	V_78
XSCALE_COUNTER3	,	V_61
XSCALE1_CCOUNT_OVERFLOW	,	V_7
XSCALE2_COUNT3_INT_EN	,	V_76
xscale1pmu_get_event_idx	,	F_18
xscale1pmu_start	,	F_20
xscale2pmu_write_int_enable	,	F_32
xscale2pmu_enable_event	,	F_35
