GFX_CTRL_CMD_ID_INIT_GPCOM_RING,VAR_0
MP0,VAR_1
SOC15_REG_OFFSET,FUNC_0
WREG32_SOC15,FUNC_1
lower_32_bits,FUNC_2
mdelay,FUNC_3
mmMP0_SMN_C2PMSG_101,VAR_2
mmMP0_SMN_C2PMSG_102,VAR_3
mmMP0_SMN_C2PMSG_103,VAR_4
mmMP0_SMN_C2PMSG_64,VAR_5
mmMP0_SMN_C2PMSG_69,VAR_6
mmMP0_SMN_C2PMSG_70,VAR_7
mmMP0_SMN_C2PMSG_71,VAR_8
psp_v11_0_support_vmr_ring,FUNC_4
psp_wait_for,FUNC_5
upper_32_bits,FUNC_6
psp_v11_0_ring_create,FUNC_7
psp,VAR_9
ring_type,VAR_10
ret,VAR_11
psp_ring_reg,VAR_12
ring,VAR_13
adev,VAR_14
