# 參考文獻

## 主要參考書籍

### On-Chip Networks, Second Edition
- **作者**：Natalie Enright Jerger, Tushar Krishna, Li-Shiuan Peh
- **出版**：Morgan & Claypool Publishers, 2017
- **ISBN**：978-1627059145

## 經典論文

### Topology

1. Dally, W. J. (1990). "Performance Analysis of k-ary n-cube Interconnection Networks." *IEEE Transactions on Computers*.

2. Kim, J., et al. (2008). "Flattened Butterfly Topology for On-Chip Networks." *ISCA*.

### Routing

3. Glass, C. J., & Ni, L. M. (1992). "The Turn Model for Adaptive Routing." *ISCA*.

4. Duato, J. (1993). "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks." *IEEE TPDS*.

### Flow Control

5. Dally, W. J., & Seitz, C. L. (1987). "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks." *IEEE Transactions on Computers*.

### Router Microarchitecture

6. Peh, L.-S., & Dally, W. J. (2001). "A Delay Model and Speculative Architecture for Pipelined Routers." *HPCA*.

7. Mullins, R., et al. (2004). "Low-Latency Virtual-Channel Routers for On-Chip Networks." *ISCA*.

## 開源資源

### 模擬器

- **BookSim 2.0**：https://github.com/booksim/booksim2
- **Garnet (gem5)**：https://www.gem5.org/
- **Noxim**：https://github.com/davidepatti/noxim

### RTL Generators

- **OpenSMART**：https://github.com/smart-pim/OpenSMART
- **OpenPiton**：https://github.com/PrincetonUniversity/openpiton

## 線上資源

### 會議

- **ISCA** (International Symposium on Computer Architecture)
- **MICRO** (IEEE/ACM International Symposium on Microarchitecture)
- **HPCA** (International Symposium on High-Performance Computer Architecture)
- **NoCS** (International Symposium on Networks-on-Chip)

### 教學資源

- MIT 6.823: Computer System Architecture
- Stanford EE382C: Interconnection Networks
