
dmdas_companion_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009700  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080098a0  080098a0  000198a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009cbc  08009cbc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009cbc  08009cbc  00019cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cc4  08009cc4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cc4  08009cc4  00019cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009cc8  08009cc8  00019cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009ccc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  200001dc  08009ea8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003c4  08009ea8  000203c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000157ea  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b41  00000000  00000000  000359f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a0  00000000  00000000  00038538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fd8  00000000  00000000  000395d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184d6  00000000  00000000  0003a5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a48  00000000  00000000  00052a86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093267  00000000  00000000  000674ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fa735  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057c0  00000000  00000000  000fa788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009888 	.word	0x08009888

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08009888 	.word	0x08009888

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96e 	b.w	8000f8c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8083 	bne.w	8000dde <__udivmoddi4+0x116>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d947      	bls.n	8000d6e <__udivmoddi4+0xa6>
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	b142      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	f1c2 0020 	rsb	r0, r2, #32
 8000ce8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cec:	4091      	lsls	r1, r2
 8000cee:	4097      	lsls	r7, r2
 8000cf0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbbc f6f8 	udiv	r6, ip, r8
 8000d00:	fa1f fe87 	uxth.w	lr, r7
 8000d04:	fb08 c116 	mls	r1, r8, r6, ip
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1a:	f080 8119 	bcs.w	8000f50 <__udivmoddi4+0x288>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8116 	bls.w	8000f50 <__udivmoddi4+0x288>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	193c      	adds	r4, r7, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8105 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	f240 8102 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d50:	3802      	subs	r0, #2
 8000d52:	443c      	add	r4, r7
 8000d54:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d58:	eba4 040e 	sub.w	r4, r4, lr
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	b902      	cbnz	r2, 8000d72 <__udivmoddi4+0xaa>
 8000d70:	deff      	udf	#255	; 0xff
 8000d72:	fab2 f282 	clz	r2, r2
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d150      	bne.n	8000e1c <__udivmoddi4+0x154>
 8000d7a:	1bcb      	subs	r3, r1, r7
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	fa1f f887 	uxth.w	r8, r7
 8000d84:	2601      	movs	r6, #1
 8000d86:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d8a:	0c21      	lsrs	r1, r4, #16
 8000d8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb08 f30c 	mul.w	r3, r8, ip
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0xe2>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	f200 80e9 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1ac9      	subs	r1, r1, r3
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x10c>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x10a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80d9 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e7bf      	b.n	8000d5e <__udivmoddi4+0x96>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x12e>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80b1 	beq.w	8000f4a <__udivmoddi4+0x282>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x1cc>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0x140>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80b8 	bhi.w	8000f78 <__udivmoddi4+0x2b0>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	468c      	mov	ip, r1
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0a8      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000e16:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e1a:	e7a5      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f603 	lsr.w	r6, r0, r3
 8000e24:	4097      	lsls	r7, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2e:	40d9      	lsrs	r1, r3
 8000e30:	4330      	orrs	r0, r6
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e38:	fa1f f887 	uxth.w	r8, r7
 8000e3c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e44:	fb06 f108 	mul.w	r1, r6, r8
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x19c>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e56:	f080 808d 	bcs.w	8000f74 <__udivmoddi4+0x2ac>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 808a 	bls.w	8000f74 <__udivmoddi4+0x2ac>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b281      	uxth	r1, r0
 8000e68:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e74:	fb00 f308 	mul.w	r3, r0, r8
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x1c4>
 8000e7c:	1879      	adds	r1, r7, r1
 8000e7e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e82:	d273      	bcs.n	8000f6c <__udivmoddi4+0x2a4>
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d971      	bls.n	8000f6c <__udivmoddi4+0x2a4>
 8000e88:	3802      	subs	r0, #2
 8000e8a:	4439      	add	r1, r7
 8000e8c:	1acb      	subs	r3, r1, r3
 8000e8e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e92:	e778      	b.n	8000d86 <__udivmoddi4+0xbe>
 8000e94:	f1c6 0c20 	rsb	ip, r6, #32
 8000e98:	fa03 f406 	lsl.w	r4, r3, r6
 8000e9c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ea0:	431c      	orrs	r4, r3
 8000ea2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eae:	fa21 f10c 	lsr.w	r1, r1, ip
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	0c3b      	lsrs	r3, r7, #16
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fa1f f884 	uxth.w	r8, r4
 8000ebe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ec6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eca:	458a      	cmp	sl, r1
 8000ecc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x220>
 8000ed6:	1861      	adds	r1, r4, r1
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000edc:	d248      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000ede:	458a      	cmp	sl, r1
 8000ee0:	d946      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	4421      	add	r1, r4
 8000ee8:	eba1 010a 	sub.w	r1, r1, sl
 8000eec:	b2bf      	uxth	r7, r7
 8000eee:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45b8      	cmp	r8, r7
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x24a>
 8000f02:	19e7      	adds	r7, r4, r7
 8000f04:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f08:	d22e      	bcs.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d92c      	bls.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	4427      	add	r7, r4
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba7 0708 	sub.w	r7, r7, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454f      	cmp	r7, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	4649      	mov	r1, r9
 8000f24:	d31a      	bcc.n	8000f5c <__udivmoddi4+0x294>
 8000f26:	d017      	beq.n	8000f58 <__udivmoddi4+0x290>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x27a>
 8000f2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f36:	40f2      	lsrs	r2, r6
 8000f38:	ea4c 0202 	orr.w	r2, ip, r2
 8000f3c:	40f7      	lsrs	r7, r6
 8000f3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f42:	2600      	movs	r6, #0
 8000f44:	4631      	mov	r1, r6
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e70b      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6fd      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f58:	4543      	cmp	r3, r8
 8000f5a:	d2e5      	bcs.n	8000f28 <__udivmoddi4+0x260>
 8000f5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f60:	eb69 0104 	sbc.w	r1, r9, r4
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7df      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e7d2      	b.n	8000f12 <__udivmoddi4+0x24a>
 8000f6c:	4660      	mov	r0, ip
 8000f6e:	e78d      	b.n	8000e8c <__udivmoddi4+0x1c4>
 8000f70:	4681      	mov	r9, r0
 8000f72:	e7b9      	b.n	8000ee8 <__udivmoddi4+0x220>
 8000f74:	4666      	mov	r6, ip
 8000f76:	e775      	b.n	8000e64 <__udivmoddi4+0x19c>
 8000f78:	4630      	mov	r0, r6
 8000f7a:	e74a      	b.n	8000e12 <__udivmoddi4+0x14a>
 8000f7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f80:	4439      	add	r1, r7
 8000f82:	e713      	b.n	8000dac <__udivmoddi4+0xe4>
 8000f84:	3802      	subs	r0, #2
 8000f86:	443c      	add	r4, r7
 8000f88:	e724      	b.n	8000dd4 <__udivmoddi4+0x10c>
 8000f8a:	bf00      	nop

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08a      	sub	sp, #40	; 0x28
 8000f94:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f96:	f107 0314 	add.w	r3, r7, #20
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
 8000fa4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
 8000faa:	4b60      	ldr	r3, [pc, #384]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fae:	4a5f      	ldr	r2, [pc, #380]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fb0:	f043 0304 	orr.w	r3, r3, #4
 8000fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb6:	4b5d      	ldr	r3, [pc, #372]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	f003 0304 	and.w	r3, r3, #4
 8000fbe:	613b      	str	r3, [r7, #16]
 8000fc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	4b59      	ldr	r3, [pc, #356]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	4a58      	ldr	r2, [pc, #352]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd2:	4b56      	ldr	r3, [pc, #344]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	4b52      	ldr	r3, [pc, #328]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	4a51      	ldr	r2, [pc, #324]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	6313      	str	r3, [r2, #48]	; 0x30
 8000fee:	4b4f      	ldr	r3, [pc, #316]	; (800112c <MX_GPIO_Init+0x19c>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	607b      	str	r3, [r7, #4]
 8000ffe:	4b4b      	ldr	r3, [pc, #300]	; (800112c <MX_GPIO_Init+0x19c>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	4a4a      	ldr	r2, [pc, #296]	; (800112c <MX_GPIO_Init+0x19c>)
 8001004:	f043 0302 	orr.w	r3, r3, #2
 8001008:	6313      	str	r3, [r2, #48]	; 0x30
 800100a:	4b48      	ldr	r3, [pc, #288]	; (800112c <MX_GPIO_Init+0x19c>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|HCSR_TRIG_Pin, GPIO_PIN_RESET);
 8001016:	2200      	movs	r2, #0
 8001018:	f44f 7108 	mov.w	r1, #544	; 0x220
 800101c:	4844      	ldr	r0, [pc, #272]	; (8001130 <MX_GPIO_Init+0x1a0>)
 800101e:	f002 fa7b 	bl	8003518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_DIRECTION_GPIO_Port, MOTOR_DIRECTION_Pin, GPIO_PIN_RESET);
 8001022:	2200      	movs	r2, #0
 8001024:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001028:	4842      	ldr	r0, [pc, #264]	; (8001134 <MX_GPIO_Init+0x1a4>)
 800102a:	f002 fa75 	bl	8003518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_STEP_GPIO_Port, MOTOR_STEP_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2180      	movs	r1, #128	; 0x80
 8001032:	4841      	ldr	r0, [pc, #260]	; (8001138 <MX_GPIO_Init+0x1a8>)
 8001034:	f002 fa70 	bl	8003518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_ENABLE_GPIO_Port, MOTOR_ENABLE_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800103e:	483c      	ldr	r0, [pc, #240]	; (8001130 <MX_GPIO_Init+0x1a0>)
 8001040:	f002 fa6a 	bl	8003518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001044:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800104a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800104e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4619      	mov	r1, r3
 800105a:	4837      	ldr	r0, [pc, #220]	; (8001138 <MX_GPIO_Init+0x1a8>)
 800105c:	f002 f8c0 	bl	80031e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|HCSR_TRIG_Pin|MOTOR_ENABLE_Pin;
 8001060:	f44f 63c4 	mov.w	r3, #1568	; 0x620
 8001064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001066:	2301      	movs	r3, #1
 8001068:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106e:	2300      	movs	r3, #0
 8001070:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	4619      	mov	r1, r3
 8001078:	482d      	ldr	r0, [pc, #180]	; (8001130 <MX_GPIO_Init+0x1a0>)
 800107a:	f002 f8b1 	bl	80031e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOTOR_DIRECTION_Pin;
 800107e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001082:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001084:	2301      	movs	r3, #1
 8001086:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108c:	2300      	movs	r3, #0
 800108e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_DIRECTION_GPIO_Port, &GPIO_InitStruct);
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4619      	mov	r1, r3
 8001096:	4827      	ldr	r0, [pc, #156]	; (8001134 <MX_GPIO_Init+0x1a4>)
 8001098:	f002 f8a2 	bl	80031e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOTOR_STEP_Pin;
 800109c:	2380      	movs	r3, #128	; 0x80
 800109e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a0:	2301      	movs	r3, #1
 80010a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a8:	2300      	movs	r3, #0
 80010aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_STEP_GPIO_Port, &GPIO_InitStruct);
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	4619      	mov	r1, r3
 80010b2:	4821      	ldr	r0, [pc, #132]	; (8001138 <MX_GPIO_Init+0x1a8>)
 80010b4:	f002 f894 	bl	80031e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PLC_DIRECTION_Pin;
 80010b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010be:	2300      	movs	r3, #0
 80010c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010c2:	2301      	movs	r3, #1
 80010c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PLC_DIRECTION_GPIO_Port, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	4818      	ldr	r0, [pc, #96]	; (8001130 <MX_GPIO_Init+0x1a0>)
 80010ce:	f002 f887 	bl	80031e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PLC_EN_MOT_Pin;
 80010d2:	2308      	movs	r3, #8
 80010d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010da:	2301      	movs	r3, #1
 80010dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PLC_EN_MOT_GPIO_Port, &GPIO_InitStruct);
 80010de:	f107 0314 	add.w	r3, r7, #20
 80010e2:	4619      	mov	r1, r3
 80010e4:	4813      	ldr	r0, [pc, #76]	; (8001134 <MX_GPIO_Init+0x1a4>)
 80010e6:	f002 f87b 	bl	80031e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = END_STOPmin_Pin|END_STOPmax_Pin;
 80010ea:	2330      	movs	r3, #48	; 0x30
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010ee:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80010f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010f4:	2302      	movs	r3, #2
 80010f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	480d      	ldr	r0, [pc, #52]	; (8001134 <MX_GPIO_Init+0x1a4>)
 8001100:	f002 f86e 	bl	80031e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	2100      	movs	r1, #0
 8001108:	200a      	movs	r0, #10
 800110a:	f001 ffa0 	bl	800304e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800110e:	200a      	movs	r0, #10
 8001110:	f001 ffb9 	bl	8003086 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	2100      	movs	r1, #0
 8001118:	2017      	movs	r0, #23
 800111a:	f001 ff98 	bl	800304e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800111e:	2017      	movs	r0, #23
 8001120:	f001 ffb1 	bl	8003086 <HAL_NVIC_EnableIRQ>

}
 8001124:	bf00      	nop
 8001126:	3728      	adds	r7, #40	; 0x28
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40023800 	.word	0x40023800
 8001130:	40020000 	.word	0x40020000
 8001134:	40020400 	.word	0x40020400
 8001138:	40020800 	.word	0x40020800

0800113c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <MX_I2C1_Init+0x50>)
 8001142:	4a13      	ldr	r2, [pc, #76]	; (8001190 <MX_I2C1_Init+0x54>)
 8001144:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <MX_I2C1_Init+0x50>)
 8001148:	4a12      	ldr	r2, [pc, #72]	; (8001194 <MX_I2C1_Init+0x58>)
 800114a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800114c:	4b0f      	ldr	r3, [pc, #60]	; (800118c <MX_I2C1_Init+0x50>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <MX_I2C1_Init+0x50>)
 8001154:	2200      	movs	r2, #0
 8001156:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001158:	4b0c      	ldr	r3, [pc, #48]	; (800118c <MX_I2C1_Init+0x50>)
 800115a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800115e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001160:	4b0a      	ldr	r3, [pc, #40]	; (800118c <MX_I2C1_Init+0x50>)
 8001162:	2200      	movs	r2, #0
 8001164:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001166:	4b09      	ldr	r3, [pc, #36]	; (800118c <MX_I2C1_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800116c:	4b07      	ldr	r3, [pc, #28]	; (800118c <MX_I2C1_Init+0x50>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001172:	4b06      	ldr	r3, [pc, #24]	; (800118c <MX_I2C1_Init+0x50>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <MX_I2C1_Init+0x50>)
 800117a:	f002 fa19 	bl	80035b0 <HAL_I2C_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001184:	f000 fcf2 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000250 	.word	0x20000250
 8001190:	40005400 	.word	0x40005400
 8001194:	000186a0 	.word	0x000186a0

08001198 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a19      	ldr	r2, [pc, #100]	; (800121c <HAL_I2C_MspInit+0x84>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d12c      	bne.n	8001214 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
 80011be:	4b18      	ldr	r3, [pc, #96]	; (8001220 <HAL_I2C_MspInit+0x88>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	4a17      	ldr	r2, [pc, #92]	; (8001220 <HAL_I2C_MspInit+0x88>)
 80011c4:	f043 0302 	orr.w	r3, r3, #2
 80011c8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ca:	4b15      	ldr	r3, [pc, #84]	; (8001220 <HAL_I2C_MspInit+0x88>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	613b      	str	r3, [r7, #16]
 80011d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011d6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011dc:	2312      	movs	r3, #18
 80011de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011e0:	2301      	movs	r3, #1
 80011e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e4:	2303      	movs	r3, #3
 80011e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011e8:	2304      	movs	r3, #4
 80011ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ec:	f107 0314 	add.w	r3, r7, #20
 80011f0:	4619      	mov	r1, r3
 80011f2:	480c      	ldr	r0, [pc, #48]	; (8001224 <HAL_I2C_MspInit+0x8c>)
 80011f4:	f001 fff4 	bl	80031e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	4b08      	ldr	r3, [pc, #32]	; (8001220 <HAL_I2C_MspInit+0x88>)
 80011fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001200:	4a07      	ldr	r2, [pc, #28]	; (8001220 <HAL_I2C_MspInit+0x88>)
 8001202:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001206:	6413      	str	r3, [r2, #64]	; 0x40
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <HAL_I2C_MspInit+0x88>)
 800120a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001214:	bf00      	nop
 8001216:	3728      	adds	r7, #40	; 0x28
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40005400 	.word	0x40005400
 8001220:	40023800 	.word	0x40023800
 8001224:	40020400 	.word	0x40020400

08001228 <delay_us>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void delay_us(uint16_t time){
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3,0);
 8001232:	4b09      	ldr	r3, [pc, #36]	; (8001258 <delay_us+0x30>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2200      	movs	r2, #0
 8001238:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim3)<time);
 800123a:	bf00      	nop
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <delay_us+0x30>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001242:	88fb      	ldrh	r3, [r7, #6]
 8001244:	429a      	cmp	r2, r3
 8001246:	d3f9      	bcc.n	800123c <delay_us+0x14>
}
 8001248:	bf00      	nop
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	20000324 	.word	0x20000324

0800125c <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	/* HC_SR04 INTERRUPT*/
	if(htim->Instance == TIM3){
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a97      	ldr	r2, [pc, #604]	; (80014c8 <HAL_TIM_IC_CaptureCallback+0x26c>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d16a      	bne.n	8001344 <HAL_TIM_IC_CaptureCallback+0xe8>
		uint16_t val = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 800126e:	2100      	movs	r1, #0
 8001270:	4896      	ldr	r0, [pc, #600]	; (80014cc <HAL_TIM_IC_CaptureCallback+0x270>)
 8001272:	f004 fa0d 	bl	8005690 <HAL_TIM_ReadCapturedValue>
 8001276:	4603      	mov	r3, r0
 8001278:	81fb      	strh	r3, [r7, #14]
		if(!rised_hc){
 800127a:	4b95      	ldr	r3, [pc, #596]	; (80014d0 <HAL_TIM_IC_CaptureCallback+0x274>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d116      	bne.n	80012b0 <HAL_TIM_IC_CaptureCallback+0x54>
			dist_time1 = val;
 8001282:	4a94      	ldr	r2, [pc, #592]	; (80014d4 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001284:	89fb      	ldrh	r3, [r7, #14]
 8001286:	8013      	strh	r3, [r2, #0]
			rised_hc = 1;
 8001288:	4b91      	ldr	r3, [pc, #580]	; (80014d0 <HAL_TIM_IC_CaptureCallback+0x274>)
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	6a1a      	ldr	r2, [r3, #32]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f022 020a 	bic.w	r2, r2, #10
 800129c:	621a      	str	r2, [r3, #32]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	6a1a      	ldr	r2, [r3, #32]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f042 0202 	orr.w	r2, r2, #2
 80012ac:	621a      	str	r2, [r3, #32]
 80012ae:	e049      	b.n	8001344 <HAL_TIM_IC_CaptureCallback+0xe8>
		}else{ //falling
			if(val >= dist_time1){
 80012b0:	4b88      	ldr	r3, [pc, #544]	; (80014d4 <HAL_TIM_IC_CaptureCallback+0x278>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	89fa      	ldrh	r2, [r7, #14]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d318      	bcc.n	80012ec <HAL_TIM_IC_CaptureCallback+0x90>
				distance = (uint32_t)((val - dist_time1)*100/58.0); // decimi di millimetro
 80012ba:	89fb      	ldrh	r3, [r7, #14]
 80012bc:	4a85      	ldr	r2, [pc, #532]	; (80014d4 <HAL_TIM_IC_CaptureCallback+0x278>)
 80012be:	8812      	ldrh	r2, [r2, #0]
 80012c0:	1a9b      	subs	r3, r3, r2
 80012c2:	2264      	movs	r2, #100	; 0x64
 80012c4:	fb02 f303 	mul.w	r3, r2, r3
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f933 	bl	8000534 <__aeabi_i2d>
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	4b81      	ldr	r3, [pc, #516]	; (80014d8 <HAL_TIM_IC_CaptureCallback+0x27c>)
 80012d4:	f7ff fac2 	bl	800085c <__aeabi_ddiv>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	4610      	mov	r0, r2
 80012de:	4619      	mov	r1, r3
 80012e0:	f7ff fc6a 	bl	8000bb8 <__aeabi_d2uiz>
 80012e4:	4603      	mov	r3, r0
 80012e6:	4a7d      	ldr	r2, [pc, #500]	; (80014dc <HAL_TIM_IC_CaptureCallback+0x280>)
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	e01a      	b.n	8001322 <HAL_TIM_IC_CaptureCallback+0xc6>
			}else{
				distance = (uint32_t)(((0xffff-dist_time1)+val)*100/58.0);
 80012ec:	4b79      	ldr	r3, [pc, #484]	; (80014d4 <HAL_TIM_IC_CaptureCallback+0x278>)
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80012f4:	33ff      	adds	r3, #255	; 0xff
 80012f6:	89fa      	ldrh	r2, [r7, #14]
 80012f8:	4413      	add	r3, r2
 80012fa:	2264      	movs	r2, #100	; 0x64
 80012fc:	fb02 f303 	mul.w	r3, r2, r3
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff f917 	bl	8000534 <__aeabi_i2d>
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	4b73      	ldr	r3, [pc, #460]	; (80014d8 <HAL_TIM_IC_CaptureCallback+0x27c>)
 800130c:	f7ff faa6 	bl	800085c <__aeabi_ddiv>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	4610      	mov	r0, r2
 8001316:	4619      	mov	r1, r3
 8001318:	f7ff fc4e 	bl	8000bb8 <__aeabi_d2uiz>
 800131c:	4603      	mov	r3, r0
 800131e:	4a6f      	ldr	r2, [pc, #444]	; (80014dc <HAL_TIM_IC_CaptureCallback+0x280>)
 8001320:	6013      	str	r3, [r2, #0]
			}
			rised_hc = 0;
 8001322:	4b6b      	ldr	r3, [pc, #428]	; (80014d0 <HAL_TIM_IC_CaptureCallback+0x274>)
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6a1a      	ldr	r2, [r3, #32]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f022 020a 	bic.w	r2, r2, #10
 8001336:	621a      	str	r2, [r3, #32]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	6a12      	ldr	r2, [r2, #32]
 8001342:	621a      	str	r2, [r3, #32]
		}

	}
	/*CUSTOM PROTOCOL INTERRUPT*/
	if(htim->Instance == TIM4){
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a65      	ldr	r2, [pc, #404]	; (80014e0 <HAL_TIM_IC_CaptureCallback+0x284>)
 800134a:	4293      	cmp	r3, r2
 800134c:	f040 80b7 	bne.w	80014be <HAL_TIM_IC_CaptureCallback+0x262>

		uint16_t val = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 8001350:	2100      	movs	r1, #0
 8001352:	4864      	ldr	r0, [pc, #400]	; (80014e4 <HAL_TIM_IC_CaptureCallback+0x288>)
 8001354:	f004 f99c 	bl	8005690 <HAL_TIM_ReadCapturedValue>
 8001358:	4603      	mov	r3, r0
 800135a:	81bb      	strh	r3, [r7, #12]
		if(first_wave_rec==0){
 800135c:	4b62      	ldr	r3, [pc, #392]	; (80014e8 <HAL_TIM_IC_CaptureCallback+0x28c>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d145      	bne.n	80013f0 <HAL_TIM_IC_CaptureCallback+0x194>

			if(!rised_plc){
 8001364:	4b61      	ldr	r3, [pc, #388]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d116      	bne.n	800139a <HAL_TIM_IC_CaptureCallback+0x13e>

				dur_time1 = val;
 800136c:	4a60      	ldr	r2, [pc, #384]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 800136e:	89bb      	ldrh	r3, [r7, #12]
 8001370:	8013      	strh	r3, [r2, #0]
				rised_plc = 1;
 8001372:	4b5e      	ldr	r3, [pc, #376]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 8001374:	2201      	movs	r2, #1
 8001376:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6a1a      	ldr	r2, [r3, #32]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f022 020a 	bic.w	r2, r2, #10
 8001386:	621a      	str	r2, [r3, #32]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	6a1a      	ldr	r2, [r3, #32]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f042 0202 	orr.w	r2, r2, #2
 8001396:	621a      	str	r2, [r3, #32]
		}


	}

}
 8001398:	e091      	b.n	80014be <HAL_TIM_IC_CaptureCallback+0x262>
					if(val>=dur_time1){
 800139a:	4b55      	ldr	r3, [pc, #340]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	89ba      	ldrh	r2, [r7, #12]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d307      	bcc.n	80013b4 <HAL_TIM_IC_CaptureCallback+0x158>
						dur1= val-dur_time1;
 80013a4:	4b52      	ldr	r3, [pc, #328]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	89ba      	ldrh	r2, [r7, #12]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	4b51      	ldr	r3, [pc, #324]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0x298>)
 80013b0:	801a      	strh	r2, [r3, #0]
 80013b2:	e008      	b.n	80013c6 <HAL_TIM_IC_CaptureCallback+0x16a>
						dur1= (0xffff-dur_time1)+val;
 80013b4:	4b4e      	ldr	r3, [pc, #312]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 80013b6:	881b      	ldrh	r3, [r3, #0]
 80013b8:	89ba      	ldrh	r2, [r7, #12]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	b29b      	uxth	r3, r3
 80013be:	3b01      	subs	r3, #1
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	4b4c      	ldr	r3, [pc, #304]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0x298>)
 80013c4:	801a      	strh	r2, [r3, #0]
					rised_plc=0;
 80013c6:	4b49      	ldr	r3, [pc, #292]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	6a1a      	ldr	r2, [r3, #32]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f022 020a 	bic.w	r2, r2, #10
 80013da:	621a      	str	r2, [r3, #32]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6a12      	ldr	r2, [r2, #32]
 80013e6:	621a      	str	r2, [r3, #32]
					first_wave_rec=1;
 80013e8:	4b3f      	ldr	r3, [pc, #252]	; (80014e8 <HAL_TIM_IC_CaptureCallback+0x28c>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	701a      	strb	r2, [r3, #0]
}
 80013ee:	e066      	b.n	80014be <HAL_TIM_IC_CaptureCallback+0x262>
				if(!rised_plc){
 80013f0:	4b3e      	ldr	r3, [pc, #248]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d116      	bne.n	8001426 <HAL_TIM_IC_CaptureCallback+0x1ca>
					dur_time1 = val;
 80013f8:	4a3d      	ldr	r2, [pc, #244]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 80013fa:	89bb      	ldrh	r3, [r7, #12]
 80013fc:	8013      	strh	r3, [r2, #0]
					rised_plc = 1;
 80013fe:	4b3b      	ldr	r3, [pc, #236]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 8001400:	2201      	movs	r2, #1
 8001402:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	6a1a      	ldr	r2, [r3, #32]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f022 020a 	bic.w	r2, r2, #10
 8001412:	621a      	str	r2, [r3, #32]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	6a1a      	ldr	r2, [r3, #32]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f042 0202 	orr.w	r2, r2, #2
 8001422:	621a      	str	r2, [r3, #32]
}
 8001424:	e04b      	b.n	80014be <HAL_TIM_IC_CaptureCallback+0x262>
						if(val>=dur_time1){
 8001426:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 8001428:	881b      	ldrh	r3, [r3, #0]
 800142a:	89ba      	ldrh	r2, [r7, #12]
 800142c:	429a      	cmp	r2, r3
 800142e:	d307      	bcc.n	8001440 <HAL_TIM_IC_CaptureCallback+0x1e4>
							dur2= val-dur_time1;
 8001430:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 8001432:	881b      	ldrh	r3, [r3, #0]
 8001434:	89ba      	ldrh	r2, [r7, #12]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	b29a      	uxth	r2, r3
 800143a:	4b2f      	ldr	r3, [pc, #188]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0x29c>)
 800143c:	801a      	strh	r2, [r3, #0]
 800143e:	e008      	b.n	8001452 <HAL_TIM_IC_CaptureCallback+0x1f6>
							dur2= (0xffff-dur_time1)+val;
 8001440:	4b2b      	ldr	r3, [pc, #172]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	89ba      	ldrh	r2, [r7, #12]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	b29b      	uxth	r3, r3
 800144a:	3b01      	subs	r3, #1
 800144c:	b29a      	uxth	r2, r3
 800144e:	4b2a      	ldr	r3, [pc, #168]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0x29c>)
 8001450:	801a      	strh	r2, [r3, #0]
						rised_plc=0;
 8001452:	4b26      	ldr	r3, [pc, #152]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
						__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	6a1a      	ldr	r2, [r3, #32]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f022 020a 	bic.w	r2, r2, #10
 8001466:	621a      	str	r2, [r3, #32]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6a12      	ldr	r2, [r2, #32]
 8001472:	621a      	str	r2, [r3, #32]
						first_wave_rec=0;
 8001474:	4b1c      	ldr	r3, [pc, #112]	; (80014e8 <HAL_TIM_IC_CaptureCallback+0x28c>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
						dur1 = (dur1/15)-15;
 800147a:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0x298>)
 800147c:	881b      	ldrh	r3, [r3, #0]
 800147e:	4a1f      	ldr	r2, [pc, #124]	; (80014fc <HAL_TIM_IC_CaptureCallback+0x2a0>)
 8001480:	fba2 2303 	umull	r2, r3, r2, r3
 8001484:	08db      	lsrs	r3, r3, #3
 8001486:	b29b      	uxth	r3, r3
 8001488:	3b0f      	subs	r3, #15
 800148a:	b29a      	uxth	r2, r3
 800148c:	4b19      	ldr	r3, [pc, #100]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0x298>)
 800148e:	801a      	strh	r2, [r3, #0]
						dur2 = (dur2/15)-15;
 8001490:	4b19      	ldr	r3, [pc, #100]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0x29c>)
 8001492:	881b      	ldrh	r3, [r3, #0]
 8001494:	4a19      	ldr	r2, [pc, #100]	; (80014fc <HAL_TIM_IC_CaptureCallback+0x2a0>)
 8001496:	fba2 2303 	umull	r2, r3, r2, r3
 800149a:	08db      	lsrs	r3, r3, #3
 800149c:	b29b      	uxth	r3, r3
 800149e:	3b0f      	subs	r3, #15
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0x29c>)
 80014a4:	801a      	strh	r2, [r3, #0]
						magic_number = (dur1<<5)|dur2;
 80014a6:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0x298>)
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	015b      	lsls	r3, r3, #5
 80014ac:	b21a      	sxth	r2, r3
 80014ae:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0x29c>)
 80014b0:	881b      	ldrh	r3, [r3, #0]
 80014b2:	b21b      	sxth	r3, r3
 80014b4:	4313      	orrs	r3, r2
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <HAL_TIM_IC_CaptureCallback+0x2a4>)
 80014bc:	801a      	strh	r2, [r3, #0]
}
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40000400 	.word	0x40000400
 80014cc:	20000324 	.word	0x20000324
 80014d0:	200001f8 	.word	0x200001f8
 80014d4:	200001fa 	.word	0x200001fa
 80014d8:	404d0000 	.word	0x404d0000
 80014dc:	200001fc 	.word	0x200001fc
 80014e0:	40000800 	.word	0x40000800
 80014e4:	200002dc 	.word	0x200002dc
 80014e8:	20000201 	.word	0x20000201
 80014ec:	20000200 	.word	0x20000200
 80014f0:	20000206 	.word	0x20000206
 80014f4:	20000202 	.word	0x20000202
 80014f8:	20000204 	.word	0x20000204
 80014fc:	88888889 	.word	0x88888889
 8001500:	20000208 	.word	0x20000208

08001504 <HCSR04_trigger>:

void HCSR04_trigger(){
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HCSR_TRIG_GPIO_Port, HCSR_TRIG_Pin, GPIO_PIN_SET);
 8001508:	2201      	movs	r2, #1
 800150a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800150e:	4807      	ldr	r0, [pc, #28]	; (800152c <HCSR04_trigger+0x28>)
 8001510:	f002 f802 	bl	8003518 <HAL_GPIO_WritePin>
	delay_us(10);
 8001514:	200a      	movs	r0, #10
 8001516:	f7ff fe87 	bl	8001228 <delay_us>
	HAL_GPIO_WritePin(HCSR_TRIG_GPIO_Port, HCSR_TRIG_Pin, GPIO_PIN_RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <HCSR04_trigger+0x28>)
 8001522:	f001 fff9 	bl	8003518 <HAL_GPIO_WritePin>

}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40020000 	.word	0x40020000

08001530 <move_stepper>:


void move_stepper(uint32_t steps){
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(MOTOR_DIRECTION_GPIO_Port, MOTOR_DIRECTION_Pin,direction );
 8001538:	4b18      	ldr	r3, [pc, #96]	; (800159c <move_stepper+0x6c>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001542:	4817      	ldr	r0, [pc, #92]	; (80015a0 <move_stepper+0x70>)
 8001544:	f001 ffe8 	bl	8003518 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_ENABLE_GPIO_Port, MOTOR_ENABLE_Pin, 0);
 8001548:	2200      	movs	r2, #0
 800154a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800154e:	4815      	ldr	r0, [pc, #84]	; (80015a4 <move_stepper+0x74>)
 8001550:	f001 ffe2 	bl	8003518 <HAL_GPIO_WritePin>
	 for (int i = 0; i <steps ; i++)
 8001554:	2300      	movs	r3, #0
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	e012      	b.n	8001580 <move_stepper+0x50>
	  {

		 HAL_GPIO_WritePin(MOTOR_STEP_GPIO_Port, MOTOR_STEP_Pin, 1);
 800155a:	2201      	movs	r2, #1
 800155c:	2180      	movs	r1, #128	; 0x80
 800155e:	4812      	ldr	r0, [pc, #72]	; (80015a8 <move_stepper+0x78>)
 8001560:	f001 ffda 	bl	8003518 <HAL_GPIO_WritePin>
		 delay_us(30);
 8001564:	201e      	movs	r0, #30
 8001566:	f7ff fe5f 	bl	8001228 <delay_us>
		 HAL_GPIO_WritePin(MOTOR_STEP_GPIO_Port, MOTOR_STEP_Pin, 0);
 800156a:	2200      	movs	r2, #0
 800156c:	2180      	movs	r1, #128	; 0x80
 800156e:	480e      	ldr	r0, [pc, #56]	; (80015a8 <move_stepper+0x78>)
 8001570:	f001 ffd2 	bl	8003518 <HAL_GPIO_WritePin>
		 delay_us(30);
 8001574:	201e      	movs	r0, #30
 8001576:	f7ff fe57 	bl	8001228 <delay_us>
	 for (int i = 0; i <steps ; i++)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	3301      	adds	r3, #1
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	429a      	cmp	r2, r3
 8001586:	d8e8      	bhi.n	800155a <move_stepper+0x2a>
	  }
	 HAL_GPIO_WritePin(MOTOR_ENABLE_GPIO_Port, MOTOR_ENABLE_Pin, 1);
 8001588:	2201      	movs	r2, #1
 800158a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800158e:	4805      	ldr	r0, [pc, #20]	; (80015a4 <move_stepper+0x74>)
 8001590:	f001 ffc2 	bl	8003518 <HAL_GPIO_WritePin>

}
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000210 	.word	0x20000210
 80015a0:	40020400 	.word	0x40020400
 80015a4:	40020000 	.word	0x40020000
 80015a8:	40020800 	.word	0x40020800
 80015ac:	00000000 	.word	0x00000000

080015b0 <move_stepper_dec_mm>:

void move_stepper_dec_mm(uint32_t dec_mm){
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
	moving = 1;
 80015b8:	4b1d      	ldr	r3, [pc, #116]	; (8001630 <move_stepper_dec_mm+0x80>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	701a      	strb	r2, [r3, #0]
	if(direction){
 80015be:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <move_stepper_dec_mm+0x84>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d00b      	beq.n	80015de <move_stepper_dec_mm+0x2e>
		open_loop_motor_position -= dec_mm;
 80015c6:	4b1c      	ldr	r3, [pc, #112]	; (8001638 <move_stepper_dec_mm+0x88>)
 80015c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	b21a      	sxth	r2, r3
 80015d8:	4b17      	ldr	r3, [pc, #92]	; (8001638 <move_stepper_dec_mm+0x88>)
 80015da:	801a      	strh	r2, [r3, #0]
 80015dc:	e00a      	b.n	80015f4 <move_stepper_dec_mm+0x44>
	}else{

		open_loop_motor_position += dec_mm;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	4b15      	ldr	r3, [pc, #84]	; (8001638 <move_stepper_dec_mm+0x88>)
 80015e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	4413      	add	r3, r2
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	b21a      	sxth	r2, r3
 80015f0:	4b11      	ldr	r3, [pc, #68]	; (8001638 <move_stepper_dec_mm+0x88>)
 80015f2:	801a      	strh	r2, [r3, #0]

	}
	move_stepper((uint32_t)(dec_mm/DMILLIM_USTEP_CONSTANT));
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7fe ff8d 	bl	8000514 <__aeabi_ui2d>
 80015fa:	a30b      	add	r3, pc, #44	; (adr r3, 8001628 <move_stepper_dec_mm+0x78>)
 80015fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001600:	f7ff f92c 	bl	800085c <__aeabi_ddiv>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff fad4 	bl	8000bb8 <__aeabi_d2uiz>
 8001610:	4603      	mov	r3, r0
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff ff8c 	bl	8001530 <move_stepper>
	moving = 0;
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <move_stepper_dec_mm+0x80>)
 800161a:	2200      	movs	r2, #0
 800161c:	701a      	strb	r2, [r3, #0]
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	4c327ffc 	.word	0x4c327ffc
 800162c:	3f89a8c1 	.word	0x3f89a8c1
 8001630:	2000020a 	.word	0x2000020a
 8001634:	20000210 	.word	0x20000210
 8001638:	2000020c 	.word	0x2000020c

0800163c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001642:	f001 fb93 	bl	8002d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001646:	f000 f899 	bl	800177c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800164a:	f7ff fca1 	bl	8000f90 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800164e:	f001 fae9 	bl	8002c24 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001652:	f001 f9b1 	bl	80029b8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001656:	f001 fa03 	bl	8002a60 <MX_TIM4_Init>
  MX_I2C1_Init();
 800165a:	f7ff fd6f 	bl	800113c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800165e:	2100      	movs	r1, #0
 8001660:	4839      	ldr	r0, [pc, #228]	; (8001748 <main+0x10c>)
 8001662:	f003 fd57 	bl	8005114 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001666:	2100      	movs	r1, #0
 8001668:	4838      	ldr	r0, [pc, #224]	; (800174c <main+0x110>)
 800166a:	f003 fd53 	bl	8005114 <HAL_TIM_IC_Start_IT>


  HAL_UART_Receive_IT(&huart2, &cmd_char, 1);
 800166e:	2201      	movs	r2, #1
 8001670:	4937      	ldr	r1, [pc, #220]	; (8001750 <main+0x114>)
 8001672:	4838      	ldr	r0, [pc, #224]	; (8001754 <main+0x118>)
 8001674:	f004 fb46 	bl	8005d04 <HAL_UART_Receive_IT>
  si5351_Init();
 8001678:	f000 fa7e 	bl	8001b78 <si5351_Init>
  si5351_setupPLLInt(SI5351_PLL_A, 32);
 800167c:	2120      	movs	r1, #32
 800167e:	2000      	movs	r0, #0
 8001680:	f000 fb30 	bl	8001ce4 <si5351_setupPLLInt>
  si5351_setupMultisynth(0, SI5351_PLL_A, 4, 1000-4, 1);
 8001684:	2301      	movs	r3, #1
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	f44f 7379 	mov.w	r3, #996	; 0x3e4
 800168c:	2204      	movs	r2, #4
 800168e:	2100      	movs	r1, #0
 8001690:	2000      	movs	r0, #0
 8001692:	f000 fd8d 	bl	80021b0 <si5351_setupMultisynth>
  si5351_setupRdiv(0, SI5351_R_DIV_8);
 8001696:	2103      	movs	r1, #3
 8001698:	2000      	movs	r0, #0
 800169a:	f000 fd01 	bl	80020a0 <si5351_setupRdiv>
  si5351_enableOutputs(0xFF);
 800169e:	20ff      	movs	r0, #255	; 0xff
 80016a0:	f000 ffbe 	bl	8002620 <si5351_enableOutputs>

  if(!HAL_GPIO_ReadPin(END_STOPmin_GPIO_Port, END_STOPmin_Pin)){
 80016a4:	2110      	movs	r1, #16
 80016a6:	482c      	ldr	r0, [pc, #176]	; (8001758 <main+0x11c>)
 80016a8:	f001 ff1e 	bl	80034e8 <HAL_GPIO_ReadPin>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d102      	bne.n	80016b8 <main+0x7c>
  		back_movement = 1;
 80016b2:	4b2a      	ldr	r3, [pc, #168]	; (800175c <main+0x120>)
 80016b4:	2201      	movs	r2, #1
 80016b6:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 80016b8:	2064      	movs	r0, #100	; 0x64
 80016ba:	f001 fbc9 	bl	8002e50 <HAL_Delay>
	  HCSR04_trigger();
 80016be:	f7ff ff21 	bl	8001504 <HCSR04_trigger>
	  move_mot = !HAL_GPIO_ReadPin(PLC_EN_MOT_GPIO_Port, PLC_EN_MOT_Pin);
 80016c2:	2108      	movs	r1, #8
 80016c4:	4824      	ldr	r0, [pc, #144]	; (8001758 <main+0x11c>)
 80016c6:	f001 ff0f 	bl	80034e8 <HAL_GPIO_ReadPin>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	bf0c      	ite	eq
 80016d0:	2301      	moveq	r3, #1
 80016d2:	2300      	movne	r3, #0
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b21      	ldr	r3, [pc, #132]	; (8001760 <main+0x124>)
 80016da:	701a      	strb	r2, [r3, #0]
	  direction = HAL_GPIO_ReadPin(PLC_DIRECTION_GPIO_Port, PLC_DIRECTION_Pin);
 80016dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016e0:	4820      	ldr	r0, [pc, #128]	; (8001764 <main+0x128>)
 80016e2:	f001 ff01 	bl	80034e8 <HAL_GPIO_ReadPin>
 80016e6:	4603      	mov	r3, r0
 80016e8:	461a      	mov	r2, r3
 80016ea:	4b1f      	ldr	r3, [pc, #124]	; (8001768 <main+0x12c>)
 80016ec:	701a      	strb	r2, [r3, #0]
	  if(move_mot&&(!motor_moved)){
 80016ee:	4b1c      	ldr	r3, [pc, #112]	; (8001760 <main+0x124>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d00b      	beq.n	800170e <main+0xd2>
 80016f6:	4b1d      	ldr	r3, [pc, #116]	; (800176c <main+0x130>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d107      	bne.n	800170e <main+0xd2>

		  move_stepper_dec_mm(magic_number);
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <main+0x134>)
 8001700:	881b      	ldrh	r3, [r3, #0]
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff ff54 	bl	80015b0 <move_stepper_dec_mm>
		  motor_moved = 1;
 8001708:	4b18      	ldr	r3, [pc, #96]	; (800176c <main+0x130>)
 800170a:	2201      	movs	r2, #1
 800170c:	701a      	strb	r2, [r3, #0]
	  }

	  if(startup_movement){
 800170e:	4b19      	ldr	r3, [pc, #100]	; (8001774 <main+0x138>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d006      	beq.n	8001724 <main+0xe8>
		  direction =0;
 8001716:	4b14      	ldr	r3, [pc, #80]	; (8001768 <main+0x12c>)
 8001718:	2200      	movs	r2, #0
 800171a:	701a      	strb	r2, [r3, #0]
		  move_stepper(600);
 800171c:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001720:	f7ff ff06 	bl	8001530 <move_stepper>
	  }

	  if(back_movement){
 8001724:	4b0d      	ldr	r3, [pc, #52]	; (800175c <main+0x120>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d0c5      	beq.n	80016b8 <main+0x7c>
		  direction = 1;
 800172c:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <main+0x12c>)
 800172e:	2201      	movs	r2, #1
 8001730:	701a      	strb	r2, [r3, #0]
		  move_stepper(600);
 8001732:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001736:	f7ff fefb 	bl	8001530 <move_stepper>
		  tare_counter += 600;
 800173a:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <main+0x13c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001742:	4a0d      	ldr	r2, [pc, #52]	; (8001778 <main+0x13c>)
 8001744:	6013      	str	r3, [r2, #0]
	  HAL_Delay(100);
 8001746:	e7b7      	b.n	80016b8 <main+0x7c>
 8001748:	20000324 	.word	0x20000324
 800174c:	200002dc 	.word	0x200002dc
 8001750:	20000219 	.word	0x20000219
 8001754:	2000036c 	.word	0x2000036c
 8001758:	40020400 	.word	0x40020400
 800175c:	20000218 	.word	0x20000218
 8001760:	2000020e 	.word	0x2000020e
 8001764:	40020000 	.word	0x40020000
 8001768:	20000210 	.word	0x20000210
 800176c:	2000020f 	.word	0x2000020f
 8001770:	20000208 	.word	0x20000208
 8001774:	20000211 	.word	0x20000211
 8001778:	20000214 	.word	0x20000214

0800177c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b094      	sub	sp, #80	; 0x50
 8001780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001782:	f107 0320 	add.w	r3, r7, #32
 8001786:	2230      	movs	r2, #48	; 0x30
 8001788:	2100      	movs	r1, #0
 800178a:	4618      	mov	r0, r3
 800178c:	f005 f95e 	bl	8006a4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a0:	2300      	movs	r3, #0
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	4b28      	ldr	r3, [pc, #160]	; (8001848 <SystemClock_Config+0xcc>)
 80017a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a8:	4a27      	ldr	r2, [pc, #156]	; (8001848 <SystemClock_Config+0xcc>)
 80017aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017ae:	6413      	str	r3, [r2, #64]	; 0x40
 80017b0:	4b25      	ldr	r3, [pc, #148]	; (8001848 <SystemClock_Config+0xcc>)
 80017b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80017bc:	2300      	movs	r3, #0
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	4b22      	ldr	r3, [pc, #136]	; (800184c <SystemClock_Config+0xd0>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80017c8:	4a20      	ldr	r2, [pc, #128]	; (800184c <SystemClock_Config+0xd0>)
 80017ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017ce:	6013      	str	r3, [r2, #0]
 80017d0:	4b1e      	ldr	r3, [pc, #120]	; (800184c <SystemClock_Config+0xd0>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017d8:	607b      	str	r3, [r7, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017dc:	2302      	movs	r3, #2
 80017de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017e0:	2301      	movs	r3, #1
 80017e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017e4:	2310      	movs	r3, #16
 80017e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017e8:	2302      	movs	r3, #2
 80017ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017ec:	2300      	movs	r3, #0
 80017ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017f0:	2308      	movs	r3, #8
 80017f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 60;
 80017f4:	233c      	movs	r3, #60	; 0x3c
 80017f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017f8:	2302      	movs	r3, #2
 80017fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017fc:	2307      	movs	r3, #7
 80017fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001800:	f107 0320 	add.w	r3, r7, #32
 8001804:	4618      	mov	r0, r3
 8001806:	f002 ffc1 	bl	800478c <HAL_RCC_OscConfig>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001810:	f000 f9ac 	bl	8001b6c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001814:	230f      	movs	r3, #15
 8001816:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001818:	2302      	movs	r3, #2
 800181a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800181c:	2300      	movs	r3, #0
 800181e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001820:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001824:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800182a:	f107 030c 	add.w	r3, r7, #12
 800182e:	2101      	movs	r1, #1
 8001830:	4618      	mov	r0, r3
 8001832:	f003 fa23 	bl	8004c7c <HAL_RCC_ClockConfig>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800183c:	f000 f996 	bl	8001b6c <Error_Handler>
  }
}
 8001840:	bf00      	nop
 8001842:	3750      	adds	r7, #80	; 0x50
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40023800 	.word	0x40023800
 800184c:	40007000 	.word	0x40007000

08001850 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
	switch(cmd_char){
 8001858:	4b89      	ldr	r3, [pc, #548]	; (8001a80 <HAL_UART_RxCpltCallback+0x230>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	3b61      	subs	r3, #97	; 0x61
 8001860:	2b13      	cmp	r3, #19
 8001862:	f200 80f8 	bhi.w	8001a56 <HAL_UART_RxCpltCallback+0x206>
 8001866:	a201      	add	r2, pc, #4	; (adr r2, 800186c <HAL_UART_RxCpltCallback+0x1c>)
 8001868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800186c:	080018bd 	.word	0x080018bd
 8001870:	0800193d 	.word	0x0800193d
 8001874:	08001981 	.word	0x08001981
 8001878:	080019b1 	.word	0x080019b1
 800187c:	08001a57 	.word	0x08001a57
 8001880:	08001a57 	.word	0x08001a57
 8001884:	080019ef 	.word	0x080019ef
 8001888:	08001a57 	.word	0x08001a57
 800188c:	08001a57 	.word	0x08001a57
 8001890:	08001a57 	.word	0x08001a57
 8001894:	08001a57 	.word	0x08001a57
 8001898:	08001a57 	.word	0x08001a57
 800189c:	08001a57 	.word	0x08001a57
 80018a0:	08001a57 	.word	0x08001a57
 80018a4:	08001a57 	.word	0x08001a57
 80018a8:	08001a57 	.word	0x08001a57
 80018ac:	08001a57 	.word	0x08001a57
 80018b0:	08001a57 	.word	0x08001a57
 80018b4:	08001a57 	.word	0x08001a57
 80018b8:	080019e7 	.word	0x080019e7
	case 'a':
		distance_avg=0;
 80018bc:	4b71      	ldr	r3, [pc, #452]	; (8001a84 <HAL_UART_RxCpltCallback+0x234>)
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
		for(int k=0; k<10;k++){
 80018c2:	2300      	movs	r3, #0
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	e00b      	b.n	80018e0 <HAL_UART_RxCpltCallback+0x90>
			distance_avg += distance;
 80018c8:	4b6e      	ldr	r3, [pc, #440]	; (8001a84 <HAL_UART_RxCpltCallback+0x234>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	461a      	mov	r2, r3
 80018ce:	4b6e      	ldr	r3, [pc, #440]	; (8001a88 <HAL_UART_RxCpltCallback+0x238>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4413      	add	r3, r2
 80018d4:	461a      	mov	r2, r3
 80018d6:	4b6b      	ldr	r3, [pc, #428]	; (8001a84 <HAL_UART_RxCpltCallback+0x234>)
 80018d8:	601a      	str	r2, [r3, #0]
		for(int k=0; k<10;k++){
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	3301      	adds	r3, #1
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2b09      	cmp	r3, #9
 80018e4:	ddf0      	ble.n	80018c8 <HAL_UART_RxCpltCallback+0x78>
		}
		buffer[32] = "";
 80018e6:	4b69      	ldr	r3, [pc, #420]	; (8001a8c <HAL_UART_RxCpltCallback+0x23c>)
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4b69      	ldr	r3, [pc, #420]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 80018ec:	f883 2020 	strb.w	r2, [r3, #32]
		dim = sprintf(buffer,"%f\n",(float)(distance_avg/100.0)); //media + conversione in millimetri
 80018f0:	4b64      	ldr	r3, [pc, #400]	; (8001a84 <HAL_UART_RxCpltCallback+0x234>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7fe fe1d 	bl	8000534 <__aeabi_i2d>
 80018fa:	f04f 0200 	mov.w	r2, #0
 80018fe:	4b65      	ldr	r3, [pc, #404]	; (8001a94 <HAL_UART_RxCpltCallback+0x244>)
 8001900:	f7fe ffac 	bl	800085c <__aeabi_ddiv>
 8001904:	4602      	mov	r2, r0
 8001906:	460b      	mov	r3, r1
 8001908:	4610      	mov	r0, r2
 800190a:	4619      	mov	r1, r3
 800190c:	f7ff f974 	bl	8000bf8 <__aeabi_d2f>
 8001910:	4603      	mov	r3, r0
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fe20 	bl	8000558 <__aeabi_f2d>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	495e      	ldr	r1, [pc, #376]	; (8001a98 <HAL_UART_RxCpltCallback+0x248>)
 800191e:	485c      	ldr	r0, [pc, #368]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 8001920:	f005 fd06 	bl	8007330 <siprintf>
 8001924:	4603      	mov	r3, r0
 8001926:	4a5d      	ldr	r2, [pc, #372]	; (8001a9c <HAL_UART_RxCpltCallback+0x24c>)
 8001928:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart2, buffer,dim);
 800192a:	4b5c      	ldr	r3, [pc, #368]	; (8001a9c <HAL_UART_RxCpltCallback+0x24c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	b29b      	uxth	r3, r3
 8001930:	461a      	mov	r2, r3
 8001932:	4957      	ldr	r1, [pc, #348]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 8001934:	485a      	ldr	r0, [pc, #360]	; (8001aa0 <HAL_UART_RxCpltCallback+0x250>)
 8001936:	f004 f9a0 	bl	8005c7a <HAL_UART_Transmit_IT>
		//HAL_TIM_Base_Stop_IT(&htim11);
		break;
 800193a:	e091      	b.n	8001a60 <HAL_UART_RxCpltCallback+0x210>
	case 'b':
		buffer[32] = "";
 800193c:	4b53      	ldr	r3, [pc, #332]	; (8001a8c <HAL_UART_RxCpltCallback+0x23c>)
 800193e:	b2da      	uxtb	r2, r3
 8001940:	4b53      	ldr	r3, [pc, #332]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 8001942:	f883 2020 	strb.w	r2, [r3, #32]
		dim = sprintf(buffer,"%f\n",open_loop_motor_position/10.0);
 8001946:	4b57      	ldr	r3, [pc, #348]	; (8001aa4 <HAL_UART_RxCpltCallback+0x254>)
 8001948:	f9b3 3000 	ldrsh.w	r3, [r3]
 800194c:	4618      	mov	r0, r3
 800194e:	f7fe fdf1 	bl	8000534 <__aeabi_i2d>
 8001952:	f04f 0200 	mov.w	r2, #0
 8001956:	4b54      	ldr	r3, [pc, #336]	; (8001aa8 <HAL_UART_RxCpltCallback+0x258>)
 8001958:	f7fe ff80 	bl	800085c <__aeabi_ddiv>
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	494d      	ldr	r1, [pc, #308]	; (8001a98 <HAL_UART_RxCpltCallback+0x248>)
 8001962:	484b      	ldr	r0, [pc, #300]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 8001964:	f005 fce4 	bl	8007330 <siprintf>
 8001968:	4603      	mov	r3, r0
 800196a:	4a4c      	ldr	r2, [pc, #304]	; (8001a9c <HAL_UART_RxCpltCallback+0x24c>)
 800196c:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart2, buffer,dim);
 800196e:	4b4b      	ldr	r3, [pc, #300]	; (8001a9c <HAL_UART_RxCpltCallback+0x24c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	b29b      	uxth	r3, r3
 8001974:	461a      	mov	r2, r3
 8001976:	4946      	ldr	r1, [pc, #280]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 8001978:	4849      	ldr	r0, [pc, #292]	; (8001aa0 <HAL_UART_RxCpltCallback+0x250>)
 800197a:	f004 f97e 	bl	8005c7a <HAL_UART_Transmit_IT>
		break;
 800197e:	e06f      	b.n	8001a60 <HAL_UART_RxCpltCallback+0x210>
	case 'c':
		buffer[32] = "";
 8001980:	4b42      	ldr	r3, [pc, #264]	; (8001a8c <HAL_UART_RxCpltCallback+0x23c>)
 8001982:	b2da      	uxtb	r2, r3
 8001984:	4b42      	ldr	r3, [pc, #264]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 8001986:	f883 2020 	strb.w	r2, [r3, #32]
		dim = sprintf(buffer,"%d\n",moving);
 800198a:	4b48      	ldr	r3, [pc, #288]	; (8001aac <HAL_UART_RxCpltCallback+0x25c>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	461a      	mov	r2, r3
 8001990:	4947      	ldr	r1, [pc, #284]	; (8001ab0 <HAL_UART_RxCpltCallback+0x260>)
 8001992:	483f      	ldr	r0, [pc, #252]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 8001994:	f005 fccc 	bl	8007330 <siprintf>
 8001998:	4603      	mov	r3, r0
 800199a:	4a40      	ldr	r2, [pc, #256]	; (8001a9c <HAL_UART_RxCpltCallback+0x24c>)
 800199c:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart2, buffer,dim);
 800199e:	4b3f      	ldr	r3, [pc, #252]	; (8001a9c <HAL_UART_RxCpltCallback+0x24c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	461a      	mov	r2, r3
 80019a6:	493a      	ldr	r1, [pc, #232]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 80019a8:	483d      	ldr	r0, [pc, #244]	; (8001aa0 <HAL_UART_RxCpltCallback+0x250>)
 80019aa:	f004 f966 	bl	8005c7a <HAL_UART_Transmit_IT>
		break;
 80019ae:	e057      	b.n	8001a60 <HAL_UART_RxCpltCallback+0x210>
	case 'd':
		buffer[32] = "";
 80019b0:	4b36      	ldr	r3, [pc, #216]	; (8001a8c <HAL_UART_RxCpltCallback+0x23c>)
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	4b36      	ldr	r3, [pc, #216]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 80019b6:	f883 2020 	strb.w	r2, [r3, #32]
		dim = sprintf(buffer,"%d\n",magic_number);
 80019ba:	4b3e      	ldr	r3, [pc, #248]	; (8001ab4 <HAL_UART_RxCpltCallback+0x264>)
 80019bc:	881b      	ldrh	r3, [r3, #0]
 80019be:	461a      	mov	r2, r3
 80019c0:	493b      	ldr	r1, [pc, #236]	; (8001ab0 <HAL_UART_RxCpltCallback+0x260>)
 80019c2:	4833      	ldr	r0, [pc, #204]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 80019c4:	f005 fcb4 	bl	8007330 <siprintf>
 80019c8:	4603      	mov	r3, r0
 80019ca:	4a34      	ldr	r2, [pc, #208]	; (8001a9c <HAL_UART_RxCpltCallback+0x24c>)
 80019cc:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart2, buffer,dim);
 80019ce:	4b33      	ldr	r3, [pc, #204]	; (8001a9c <HAL_UART_RxCpltCallback+0x24c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	461a      	mov	r2, r3
 80019d6:	492e      	ldr	r1, [pc, #184]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 80019d8:	4831      	ldr	r0, [pc, #196]	; (8001aa0 <HAL_UART_RxCpltCallback+0x250>)
 80019da:	f004 f94e 	bl	8005c7a <HAL_UART_Transmit_IT>
		motor_moved = 0;
 80019de:	4b36      	ldr	r3, [pc, #216]	; (8001ab8 <HAL_UART_RxCpltCallback+0x268>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	701a      	strb	r2, [r3, #0]
		break;
 80019e4:	e03c      	b.n	8001a60 <HAL_UART_RxCpltCallback+0x210>
	case 't':
		startup_movement = 1;
 80019e6:	4b35      	ldr	r3, [pc, #212]	; (8001abc <HAL_UART_RxCpltCallback+0x26c>)
 80019e8:	2201      	movs	r2, #1
 80019ea:	701a      	strb	r2, [r3, #0]
		break;
 80019ec:	e038      	b.n	8001a60 <HAL_UART_RxCpltCallback+0x210>
	case 'g':
		buffer[32] = "";
 80019ee:	4b27      	ldr	r3, [pc, #156]	; (8001a8c <HAL_UART_RxCpltCallback+0x23c>)
 80019f0:	b2da      	uxtb	r2, r3
 80019f2:	4b27      	ldr	r3, [pc, #156]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 80019f4:	f883 2020 	strb.w	r2, [r3, #32]
		dim = sprintf(buffer,"%f\n",(float)(tare_counter*DMILLIM_USTEP_CONSTANT/10));
 80019f8:	4b31      	ldr	r3, [pc, #196]	; (8001ac0 <HAL_UART_RxCpltCallback+0x270>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe fd89 	bl	8000514 <__aeabi_ui2d>
 8001a02:	a31d      	add	r3, pc, #116	; (adr r3, 8001a78 <HAL_UART_RxCpltCallback+0x228>)
 8001a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a08:	f7fe fdfe 	bl	8000608 <__aeabi_dmul>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	4b23      	ldr	r3, [pc, #140]	; (8001aa8 <HAL_UART_RxCpltCallback+0x258>)
 8001a1a:	f7fe ff1f 	bl	800085c <__aeabi_ddiv>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	4610      	mov	r0, r2
 8001a24:	4619      	mov	r1, r3
 8001a26:	f7ff f8e7 	bl	8000bf8 <__aeabi_d2f>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7fe fd93 	bl	8000558 <__aeabi_f2d>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	4918      	ldr	r1, [pc, #96]	; (8001a98 <HAL_UART_RxCpltCallback+0x248>)
 8001a38:	4815      	ldr	r0, [pc, #84]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 8001a3a:	f005 fc79 	bl	8007330 <siprintf>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	4a16      	ldr	r2, [pc, #88]	; (8001a9c <HAL_UART_RxCpltCallback+0x24c>)
 8001a42:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart2, buffer,dim);
 8001a44:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <HAL_UART_RxCpltCallback+0x24c>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	4910      	ldr	r1, [pc, #64]	; (8001a90 <HAL_UART_RxCpltCallback+0x240>)
 8001a4e:	4814      	ldr	r0, [pc, #80]	; (8001aa0 <HAL_UART_RxCpltCallback+0x250>)
 8001a50:	f004 f913 	bl	8005c7a <HAL_UART_Transmit_IT>
		break;
 8001a54:	e004      	b.n	8001a60 <HAL_UART_RxCpltCallback+0x210>
	default:

		HAL_UART_Transmit_IT(&huart2, "unknown char\n",13);
 8001a56:	220d      	movs	r2, #13
 8001a58:	491a      	ldr	r1, [pc, #104]	; (8001ac4 <HAL_UART_RxCpltCallback+0x274>)
 8001a5a:	4811      	ldr	r0, [pc, #68]	; (8001aa0 <HAL_UART_RxCpltCallback+0x250>)
 8001a5c:	f004 f90d 	bl	8005c7a <HAL_UART_Transmit_IT>


	}

	HAL_UART_Receive_IT(&huart2, &cmd_char, 1);
 8001a60:	2201      	movs	r2, #1
 8001a62:	4907      	ldr	r1, [pc, #28]	; (8001a80 <HAL_UART_RxCpltCallback+0x230>)
 8001a64:	480e      	ldr	r0, [pc, #56]	; (8001aa0 <HAL_UART_RxCpltCallback+0x250>)
 8001a66:	f004 f94d 	bl	8005d04 <HAL_UART_Receive_IT>
}
 8001a6a:	bf00      	nop
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	f3af 8000 	nop.w
 8001a78:	4c327ffc 	.word	0x4c327ffc
 8001a7c:	3f89a8c1 	.word	0x3f89a8c1
 8001a80:	20000219 	.word	0x20000219
 8001a84:	2000021c 	.word	0x2000021c
 8001a88:	200001fc 	.word	0x200001fc
 8001a8c:	080098a0 	.word	0x080098a0
 8001a90:	20000220 	.word	0x20000220
 8001a94:	40590000 	.word	0x40590000
 8001a98:	080098a4 	.word	0x080098a4
 8001a9c:	20000240 	.word	0x20000240
 8001aa0:	2000036c 	.word	0x2000036c
 8001aa4:	2000020c 	.word	0x2000020c
 8001aa8:	40240000 	.word	0x40240000
 8001aac:	2000020a 	.word	0x2000020a
 8001ab0:	080098a8 	.word	0x080098a8
 8001ab4:	20000208 	.word	0x20000208
 8001ab8:	2000020f 	.word	0x2000020f
 8001abc:	20000211 	.word	0x20000211
 8001ac0:	20000214 	.word	0x20000214
 8001ac4:	080098ac 	.word	0x080098ac

08001ac8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM11){
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a05      	ldr	r2, [pc, #20]	; (8001aec <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d103      	bne.n	8001ae2 <HAL_TIM_PeriodElapsedCallback+0x1a>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001ada:	2120      	movs	r1, #32
 8001adc:	4804      	ldr	r0, [pc, #16]	; (8001af0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001ade:	f001 fd34 	bl	800354a <HAL_GPIO_TogglePin>
	}

}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40014800 	.word	0x40014800
 8001af0:	40020000 	.word	0x40020000

08001af4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == END_STOPmax_Pin){ // quando tocco l'endstop finale
 8001afe:	88fb      	ldrh	r3, [r7, #6]
 8001b00:	2b20      	cmp	r3, #32
 8001b02:	d115      	bne.n	8001b30 <HAL_GPIO_EXTI_Callback+0x3c>
		startup_movement = 0;
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, "9\n",2);
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	4911      	ldr	r1, [pc, #68]	; (8001b54 <HAL_GPIO_EXTI_Callback+0x60>)
 8001b0e:	4812      	ldr	r0, [pc, #72]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x64>)
 8001b10:	f004 f8b3 	bl	8005c7a <HAL_UART_Transmit_IT>
		if(!HAL_GPIO_ReadPin(END_STOPmin_GPIO_Port, END_STOPmin_Pin)){
 8001b14:	2110      	movs	r1, #16
 8001b16:	4811      	ldr	r0, [pc, #68]	; (8001b5c <HAL_GPIO_EXTI_Callback+0x68>)
 8001b18:	f001 fce6 	bl	80034e8 <HAL_GPIO_ReadPin>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d102      	bne.n	8001b28 <HAL_GPIO_EXTI_Callback+0x34>
		  		back_movement = 1;
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	701a      	strb	r2, [r3, #0]
		  	}
		tare_counter = 0;
 8001b28:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <HAL_GPIO_EXTI_Callback+0x70>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]

	}else if(GPIO_Pin==END_STOPmin_Pin){ // quando tocco l'endstop minimo
		back_movement = 0;
		HAL_UART_Transmit_IT(&huart2, "0\n",2);
	}
}
 8001b2e:	e00a      	b.n	8001b46 <HAL_GPIO_EXTI_Callback+0x52>
	}else if(GPIO_Pin==END_STOPmin_Pin){ // quando tocco l'endstop minimo
 8001b30:	88fb      	ldrh	r3, [r7, #6]
 8001b32:	2b10      	cmp	r3, #16
 8001b34:	d107      	bne.n	8001b46 <HAL_GPIO_EXTI_Callback+0x52>
		back_movement = 0;
 8001b36:	4b0a      	ldr	r3, [pc, #40]	; (8001b60 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, "0\n",2);
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	490a      	ldr	r1, [pc, #40]	; (8001b68 <HAL_GPIO_EXTI_Callback+0x74>)
 8001b40:	4805      	ldr	r0, [pc, #20]	; (8001b58 <HAL_GPIO_EXTI_Callback+0x64>)
 8001b42:	f004 f89a 	bl	8005c7a <HAL_UART_Transmit_IT>
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000211 	.word	0x20000211
 8001b54:	080098bc 	.word	0x080098bc
 8001b58:	2000036c 	.word	0x2000036c
 8001b5c:	40020400 	.word	0x40020400
 8001b60:	20000218 	.word	0x20000218
 8001b64:	20000214 	.word	0x20000214
 8001b68:	080098c0 	.word	0x080098c0

08001b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b70:	b672      	cpsid	i
}
 8001b72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b74:	e7fe      	b.n	8001b74 <Error_Handler+0x8>
	...

08001b78 <si5351_Init>:
*/
/**************************************************************************/

extern I2C_HandleTypeDef hi2c1;
err_t si5351_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0

	/*!
	    Constructor
	*/
	  m_si5351Config.initialised     = 0;
 8001b7e:	4b57      	ldr	r3, [pc, #348]	; (8001cdc <si5351_Init+0x164>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
	  m_si5351Config.crystalFreq     = SI5351_CRYSTAL_FREQ_25MHZ;
 8001b84:	4b55      	ldr	r3, [pc, #340]	; (8001cdc <si5351_Init+0x164>)
 8001b86:	4a56      	ldr	r2, [pc, #344]	; (8001ce0 <si5351_Init+0x168>)
 8001b88:	605a      	str	r2, [r3, #4]
	  m_si5351Config.crystalLoad     = SI5351_CRYSTAL_LOAD_10PF;
 8001b8a:	4b54      	ldr	r3, [pc, #336]	; (8001cdc <si5351_Init+0x164>)
 8001b8c:	22c0      	movs	r2, #192	; 0xc0
 8001b8e:	721a      	strb	r2, [r3, #8]
	  m_si5351Config.crystalPPM      = 30;
 8001b90:	4b52      	ldr	r3, [pc, #328]	; (8001cdc <si5351_Init+0x164>)
 8001b92:	221e      	movs	r2, #30
 8001b94:	60da      	str	r2, [r3, #12]
	  m_si5351Config.plla_configured = 0;
 8001b96:	4b51      	ldr	r3, [pc, #324]	; (8001cdc <si5351_Init+0x164>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	741a      	strb	r2, [r3, #16]
	  m_si5351Config.plla_freq       = 0;
 8001b9c:	4b4f      	ldr	r3, [pc, #316]	; (8001cdc <si5351_Init+0x164>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	615a      	str	r2, [r3, #20]
	  m_si5351Config.pllb_configured = 0;
 8001ba2:	4b4e      	ldr	r3, [pc, #312]	; (8001cdc <si5351_Init+0x164>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	761a      	strb	r2, [r3, #24]
	  m_si5351Config.pllb_freq       = 0;
 8001ba8:	4b4c      	ldr	r3, [pc, #304]	; (8001cdc <si5351_Init+0x164>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	61da      	str	r2, [r3, #28]
	  m_si5351Config.ms0_freq		 = 0;
 8001bae:	4b4b      	ldr	r3, [pc, #300]	; (8001cdc <si5351_Init+0x164>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	621a      	str	r2, [r3, #32]
	  m_si5351Config.ms1_freq		 = 0;
 8001bb4:	4b49      	ldr	r3, [pc, #292]	; (8001cdc <si5351_Init+0x164>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	625a      	str	r2, [r3, #36]	; 0x24
	  m_si5351Config.ms2_freq		 = 0;
 8001bba:	4b48      	ldr	r3, [pc, #288]	; (8001cdc <si5351_Init+0x164>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	629a      	str	r2, [r3, #40]	; 0x28
	  m_si5351Config.ms0_r_div		 = 0;
 8001bc0:	4b46      	ldr	r3, [pc, #280]	; (8001cdc <si5351_Init+0x164>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	62da      	str	r2, [r3, #44]	; 0x2c
	  m_si5351Config.ms1_r_div		 = 0;
 8001bc6:	4b45      	ldr	r3, [pc, #276]	; (8001cdc <si5351_Init+0x164>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	631a      	str	r2, [r3, #48]	; 0x30
	  m_si5351Config.ms2_r_div		 = 0;
 8001bcc:	4b43      	ldr	r3, [pc, #268]	; (8001cdc <si5351_Init+0x164>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	635a      	str	r2, [r3, #52]	; 0x34



  /* Disable all outputs setting CLKx_DIS high */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_3_OUTPUT_ENABLE_CONTROL, 0xFF));
 8001bd2:	21ff      	movs	r1, #255	; 0xff
 8001bd4:	2003      	movs	r0, #3
 8001bd6:	f000 fd47 	bl	8002668 <si5351_write8>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	82fb      	strh	r3, [r7, #22]
 8001bde:	8afb      	ldrh	r3, [r7, #22]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <si5351_Init+0x70>
 8001be4:	8afb      	ldrh	r3, [r7, #22]
 8001be6:	e074      	b.n	8001cd2 <si5351_Init+0x15a>

  /* Power down all output drivers */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_16_CLK0_CONTROL, 0x80));
 8001be8:	2180      	movs	r1, #128	; 0x80
 8001bea:	2010      	movs	r0, #16
 8001bec:	f000 fd3c 	bl	8002668 <si5351_write8>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	82bb      	strh	r3, [r7, #20]
 8001bf4:	8abb      	ldrh	r3, [r7, #20]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <si5351_Init+0x86>
 8001bfa:	8abb      	ldrh	r3, [r7, #20]
 8001bfc:	e069      	b.n	8001cd2 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_17_CLK1_CONTROL, 0x80));
 8001bfe:	2180      	movs	r1, #128	; 0x80
 8001c00:	2011      	movs	r0, #17
 8001c02:	f000 fd31 	bl	8002668 <si5351_write8>
 8001c06:	4603      	mov	r3, r0
 8001c08:	827b      	strh	r3, [r7, #18]
 8001c0a:	8a7b      	ldrh	r3, [r7, #18]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <si5351_Init+0x9c>
 8001c10:	8a7b      	ldrh	r3, [r7, #18]
 8001c12:	e05e      	b.n	8001cd2 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_18_CLK2_CONTROL, 0x80));
 8001c14:	2180      	movs	r1, #128	; 0x80
 8001c16:	2012      	movs	r0, #18
 8001c18:	f000 fd26 	bl	8002668 <si5351_write8>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	823b      	strh	r3, [r7, #16]
 8001c20:	8a3b      	ldrh	r3, [r7, #16]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <si5351_Init+0xb2>
 8001c26:	8a3b      	ldrh	r3, [r7, #16]
 8001c28:	e053      	b.n	8001cd2 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_19_CLK3_CONTROL, 0x80));
 8001c2a:	2180      	movs	r1, #128	; 0x80
 8001c2c:	2013      	movs	r0, #19
 8001c2e:	f000 fd1b 	bl	8002668 <si5351_write8>
 8001c32:	4603      	mov	r3, r0
 8001c34:	81fb      	strh	r3, [r7, #14]
 8001c36:	89fb      	ldrh	r3, [r7, #14]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <si5351_Init+0xc8>
 8001c3c:	89fb      	ldrh	r3, [r7, #14]
 8001c3e:	e048      	b.n	8001cd2 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_20_CLK4_CONTROL, 0x80));
 8001c40:	2180      	movs	r1, #128	; 0x80
 8001c42:	2014      	movs	r0, #20
 8001c44:	f000 fd10 	bl	8002668 <si5351_write8>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	81bb      	strh	r3, [r7, #12]
 8001c4c:	89bb      	ldrh	r3, [r7, #12]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <si5351_Init+0xde>
 8001c52:	89bb      	ldrh	r3, [r7, #12]
 8001c54:	e03d      	b.n	8001cd2 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_21_CLK5_CONTROL, 0x80));
 8001c56:	2180      	movs	r1, #128	; 0x80
 8001c58:	2015      	movs	r0, #21
 8001c5a:	f000 fd05 	bl	8002668 <si5351_write8>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	817b      	strh	r3, [r7, #10]
 8001c62:	897b      	ldrh	r3, [r7, #10]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <si5351_Init+0xf4>
 8001c68:	897b      	ldrh	r3, [r7, #10]
 8001c6a:	e032      	b.n	8001cd2 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_22_CLK6_CONTROL, 0x80));
 8001c6c:	2180      	movs	r1, #128	; 0x80
 8001c6e:	2016      	movs	r0, #22
 8001c70:	f000 fcfa 	bl	8002668 <si5351_write8>
 8001c74:	4603      	mov	r3, r0
 8001c76:	813b      	strh	r3, [r7, #8]
 8001c78:	893b      	ldrh	r3, [r7, #8]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <si5351_Init+0x10a>
 8001c7e:	893b      	ldrh	r3, [r7, #8]
 8001c80:	e027      	b.n	8001cd2 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_23_CLK7_CONTROL, 0x80));
 8001c82:	2180      	movs	r1, #128	; 0x80
 8001c84:	2017      	movs	r0, #23
 8001c86:	f000 fcef 	bl	8002668 <si5351_write8>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	80fb      	strh	r3, [r7, #6]
 8001c8e:	88fb      	ldrh	r3, [r7, #6]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <si5351_Init+0x120>
 8001c94:	88fb      	ldrh	r3, [r7, #6]
 8001c96:	e01c      	b.n	8001cd2 <si5351_Init+0x15a>

  /* Set the load capacitance for the XTAL */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_183_CRYSTAL_INTERNAL_LOAD_CAPACITANCE,
 8001c98:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <si5351_Init+0x164>)
 8001c9a:	7a1b      	ldrb	r3, [r3, #8]
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	20b7      	movs	r0, #183	; 0xb7
 8001ca0:	f000 fce2 	bl	8002668 <si5351_write8>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	80bb      	strh	r3, [r7, #4]
 8001ca8:	88bb      	ldrh	r3, [r7, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <si5351_Init+0x13a>
 8001cae:	88bb      	ldrh	r3, [r7, #4]
 8001cb0:	e00f      	b.n	8001cd2 <si5351_Init+0x15a>
     By default, ClockBuilder Desktop sets this register to 0x18.
     Note that the least significant nibble must remain 0x8, but the most
     significant nibble may be modified to suit your needs. */

  /* Reset the PLL config fields just in case we call init again */
  m_si5351Config.plla_configured = 0;
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	; (8001cdc <si5351_Init+0x164>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	741a      	strb	r2, [r3, #16]
  m_si5351Config.plla_freq = 0;
 8001cb8:	4b08      	ldr	r3, [pc, #32]	; (8001cdc <si5351_Init+0x164>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	615a      	str	r2, [r3, #20]
  m_si5351Config.pllb_configured = 0;
 8001cbe:	4b07      	ldr	r3, [pc, #28]	; (8001cdc <si5351_Init+0x164>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	761a      	strb	r2, [r3, #24]
  m_si5351Config.pllb_freq = 0;
 8001cc4:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <si5351_Init+0x164>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	61da      	str	r2, [r3, #28]

  /* All done! */
  m_si5351Config.initialised = 1;
 8001cca:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <si5351_Init+0x164>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	701a      	strb	r2, [r3, #0]

  return ERROR_NONE;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200002a4 	.word	0x200002a4
 8001ce0:	017d7840 	.word	0x017d7840

08001ce4 <si5351_setupPLLInt>:
                - SI5351_PLL_B
  @param  mult  The PLL integer multiplier (must be between 15 and 90)
*/
/**************************************************************************/
err_t si5351_setupPLLInt(si5351PLL_t pll, uint8_t mult)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	460a      	mov	r2, r1
 8001cee:	71fb      	strb	r3, [r7, #7]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	71bb      	strb	r3, [r7, #6]
  return si5351_setupPLL(pll, mult, 0, 1);
 8001cf4:	79b9      	ldrb	r1, [r7, #6]
 8001cf6:	79f8      	ldrb	r0, [r7, #7]
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f000 f806 	bl	8001d0c <si5351_setupPLL>
 8001d00:	4603      	mov	r3, r0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
	...

08001d0c <si5351_setupPLL>:
/**************************************************************************/
err_t si5351_setupPLL(si5351PLL_t pll,
                                uint8_t     mult,
                                uint32_t    num,
                                uint32_t    denom)
{
 8001d0c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d10:	b08e      	sub	sp, #56	; 0x38
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	60ba      	str	r2, [r7, #8]
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	4603      	mov	r3, r0
 8001d1a:	73fb      	strb	r3, [r7, #15]
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	73bb      	strb	r3, [r7, #14]
  uint32_t P1;       /* PLL config register P1 */
  uint32_t P2;	     /* PLL config register P2 */
  uint32_t P3;	     /* PLL config register P3 */

  /* Basic validation */
  ASSERT( m_si5351Config.initialised, ERROR_DEVICENOTINITIALISED );
 8001d20:	4ba5      	ldr	r3, [pc, #660]	; (8001fb8 <si5351_setupPLL+0x2ac>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d101      	bne.n	8001d2c <si5351_setupPLL+0x20>
 8001d28:	2305      	movs	r3, #5
 8001d2a:	e1b2      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT( (mult > 14) && (mult < 91), ERROR_INVALIDPARAMETER ); /* mult = 15..90 */
 8001d2c:	7bbb      	ldrb	r3, [r7, #14]
 8001d2e:	2b0e      	cmp	r3, #14
 8001d30:	d902      	bls.n	8001d38 <si5351_setupPLL+0x2c>
 8001d32:	7bbb      	ldrb	r3, [r7, #14]
 8001d34:	2b5a      	cmp	r3, #90	; 0x5a
 8001d36:	d901      	bls.n	8001d3c <si5351_setupPLL+0x30>
 8001d38:	2304      	movs	r3, #4
 8001d3a:	e1aa      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT( denom > 0,                  ERROR_INVALIDPARAMETER ); /* Avoid divide by zero */
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <si5351_setupPLL+0x3a>
 8001d42:	2304      	movs	r3, #4
 8001d44:	e1a5      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT( num <= 0xFFFFF,             ERROR_INVALIDPARAMETER ); /* 20-bit limit */
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d4c:	d301      	bcc.n	8001d52 <si5351_setupPLL+0x46>
 8001d4e:	2304      	movs	r3, #4
 8001d50:	e19f      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT( denom <= 0xFFFFF,           ERROR_INVALIDPARAMETER ); /* 20-bit limit */
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d58:	d301      	bcc.n	8001d5e <si5351_setupPLL+0x52>
 8001d5a:	2304      	movs	r3, #4
 8001d5c:	e199      	b.n	8002092 <si5351_setupPLL+0x386>
   *
   * 	P3[19:0] = denom
   */

  /* Set the main PLL config registers */
  if (num == 0)
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d108      	bne.n	8001d76 <si5351_setupPLL+0x6a>
  {
    /* Integer mode */
    P1 = 128 * mult - 512;
 8001d64:	7bbb      	ldrb	r3, [r7, #14]
 8001d66:	3b04      	subs	r3, #4
 8001d68:	01db      	lsls	r3, r3, #7
 8001d6a:	637b      	str	r3, [r7, #52]	; 0x34
    P2 = num;
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	633b      	str	r3, [r7, #48]	; 0x30
    P3 = denom;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d74:	e074      	b.n	8001e60 <si5351_setupPLL+0x154>
  }
  else
  {
    /* Fractional mode */
    P1 = (uint32_t)(128 * mult + floor(128 * ((float)num/(float)denom)) - 512);
 8001d76:	7bbb      	ldrb	r3, [r7, #14]
 8001d78:	01db      	lsls	r3, r3, #7
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7fe fbda 	bl	8000534 <__aeabi_i2d>
 8001d80:	4604      	mov	r4, r0
 8001d82:	460d      	mov	r5, r1
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	ee07 3a90 	vmov	s15, r3
 8001d8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	ee07 3a90 	vmov	s15, r3
 8001d94:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d9c:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8001fbc <si5351_setupPLL+0x2b0>
 8001da0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001da4:	ee17 0a90 	vmov	r0, s15
 8001da8:	f7fe fbd6 	bl	8000558 <__aeabi_f2d>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	ec43 2b10 	vmov	d0, r2, r3
 8001db4:	f007 fce8 	bl	8009788 <floor>
 8001db8:	ec53 2b10 	vmov	r2, r3, d0
 8001dbc:	4620      	mov	r0, r4
 8001dbe:	4629      	mov	r1, r5
 8001dc0:	f7fe fa6c 	bl	800029c <__adddf3>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4610      	mov	r0, r2
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8001dd4:	f7fe fa60 	bl	8000298 <__aeabi_dsub>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	f7fe feea 	bl	8000bb8 <__aeabi_d2uiz>
 8001de4:	4603      	mov	r3, r0
 8001de6:	637b      	str	r3, [r7, #52]	; 0x34
    P2 = (uint32_t)(128 * num - denom * floor(128 * ((float)num/(float)denom)));
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	01db      	lsls	r3, r3, #7
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7fe fb91 	bl	8000514 <__aeabi_ui2d>
 8001df2:	4604      	mov	r4, r0
 8001df4:	460d      	mov	r5, r1
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7fe fb8c 	bl	8000514 <__aeabi_ui2d>
 8001dfc:	4680      	mov	r8, r0
 8001dfe:	4689      	mov	r9, r1
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	ee07 3a90 	vmov	s15, r3
 8001e10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e18:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8001fbc <si5351_setupPLL+0x2b0>
 8001e1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e20:	ee17 0a90 	vmov	r0, s15
 8001e24:	f7fe fb98 	bl	8000558 <__aeabi_f2d>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	ec43 2b10 	vmov	d0, r2, r3
 8001e30:	f007 fcaa 	bl	8009788 <floor>
 8001e34:	ec53 2b10 	vmov	r2, r3, d0
 8001e38:	4640      	mov	r0, r8
 8001e3a:	4649      	mov	r1, r9
 8001e3c:	f7fe fbe4 	bl	8000608 <__aeabi_dmul>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4620      	mov	r0, r4
 8001e46:	4629      	mov	r1, r5
 8001e48:	f7fe fa26 	bl	8000298 <__aeabi_dsub>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
 8001e54:	f7fe feb0 	bl	8000bb8 <__aeabi_d2uiz>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	633b      	str	r3, [r7, #48]	; 0x30
    P3 = denom;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Get the appropriate starting point for the PLL registers */
  uint8_t baseaddr = (pll == SI5351_PLL_A ? 26 : 34);
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d101      	bne.n	8001e6a <si5351_setupPLL+0x15e>
 8001e66:	231a      	movs	r3, #26
 8001e68:	e000      	b.n	8001e6c <si5351_setupPLL+0x160>
 8001e6a:	2322      	movs	r3, #34	; 0x22
 8001e6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* The datasheet is a nightmare of typos and inconsistencies here! */
  ASSERT_STATUS( si5351_write8( baseaddr,   (P3 & 0x0000FF00) >> 8));
 8001e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e72:	0a1b      	lsrs	r3, r3, #8
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001e7a:	4611      	mov	r1, r2
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f000 fbf3 	bl	8002668 <si5351_write8>
 8001e82:	4603      	mov	r3, r0
 8001e84:	853b      	strh	r3, [r7, #40]	; 0x28
 8001e86:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <si5351_setupPLL+0x184>
 8001e8c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e8e:	e100      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+1, (P3 & 0x000000FF)));
 8001e90:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001e94:	3301      	adds	r3, #1
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e9a:	b2d2      	uxtb	r2, r2
 8001e9c:	4611      	mov	r1, r2
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f000 fbe2 	bl	8002668 <si5351_write8>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001ea8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <si5351_setupPLL+0x1a6>
 8001eae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001eb0:	e0ef      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+2, (P1 & 0x00030000) >> 16));
 8001eb2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001eb6:	3302      	adds	r3, #2
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ebc:	0c1b      	lsrs	r3, r3, #16
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	f003 0303 	and.w	r3, r3, #3
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4610      	mov	r0, r2
 8001eca:	f000 fbcd 	bl	8002668 <si5351_write8>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001ed2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <si5351_setupPLL+0x1d0>
 8001ed8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001eda:	e0da      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+3, (P1 & 0x0000FF00) >> 8));
 8001edc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001ee0:	3303      	adds	r3, #3
 8001ee2:	b2da      	uxtb	r2, r3
 8001ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ee6:	0a1b      	lsrs	r3, r3, #8
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	4619      	mov	r1, r3
 8001eec:	4610      	mov	r0, r2
 8001eee:	f000 fbbb 	bl	8002668 <si5351_write8>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	847b      	strh	r3, [r7, #34]	; 0x22
 8001ef6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <si5351_setupPLL+0x1f4>
 8001efc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001efe:	e0c8      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+4, (P1 & 0x000000FF)));
 8001f00:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001f04:	3304      	adds	r3, #4
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f0a:	b2d2      	uxtb	r2, r2
 8001f0c:	4611      	mov	r1, r2
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f000 fbaa 	bl	8002668 <si5351_write8>
 8001f14:	4603      	mov	r3, r0
 8001f16:	843b      	strh	r3, [r7, #32]
 8001f18:	8c3b      	ldrh	r3, [r7, #32]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <si5351_setupPLL+0x216>
 8001f1e:	8c3b      	ldrh	r3, [r7, #32]
 8001f20:	e0b7      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+5, ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16) ));
 8001f22:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001f26:	3305      	adds	r3, #5
 8001f28:	b2d8      	uxtb	r0, r3
 8001f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f2c:	0b1b      	lsrs	r3, r3, #12
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	f023 030f 	bic.w	r3, r3, #15
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f38:	0c1b      	lsrs	r3, r3, #16
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	f003 030f 	and.w	r3, r3, #15
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	4313      	orrs	r3, r2
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	4619      	mov	r1, r3
 8001f48:	f000 fb8e 	bl	8002668 <si5351_write8>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	83fb      	strh	r3, [r7, #30]
 8001f50:	8bfb      	ldrh	r3, [r7, #30]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <si5351_setupPLL+0x24e>
 8001f56:	8bfb      	ldrh	r3, [r7, #30]
 8001f58:	e09b      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+6, (P2 & 0x0000FF00) >> 8));
 8001f5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001f5e:	3306      	adds	r3, #6
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f64:	0a1b      	lsrs	r3, r3, #8
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4610      	mov	r0, r2
 8001f6c:	f000 fb7c 	bl	8002668 <si5351_write8>
 8001f70:	4603      	mov	r3, r0
 8001f72:	83bb      	strh	r3, [r7, #28]
 8001f74:	8bbb      	ldrh	r3, [r7, #28]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <si5351_setupPLL+0x272>
 8001f7a:	8bbb      	ldrh	r3, [r7, #28]
 8001f7c:	e089      	b.n	8002092 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+7, (P2 & 0x000000FF)));
 8001f7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001f82:	3307      	adds	r3, #7
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	4611      	mov	r1, r2
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f000 fb6b 	bl	8002668 <si5351_write8>
 8001f92:	4603      	mov	r3, r0
 8001f94:	837b      	strh	r3, [r7, #26]
 8001f96:	8b7b      	ldrh	r3, [r7, #26]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <si5351_setupPLL+0x294>
 8001f9c:	8b7b      	ldrh	r3, [r7, #26]
 8001f9e:	e078      	b.n	8002092 <si5351_setupPLL+0x386>

  /* Reset both PLLs */
  ASSERT_STATUS( si5351_write8(SI5351_REGISTER_177_PLL_RESET, (1<<7) | (1<<5) ));
 8001fa0:	21a0      	movs	r1, #160	; 0xa0
 8001fa2:	20b1      	movs	r0, #177	; 0xb1
 8001fa4:	f000 fb60 	bl	8002668 <si5351_write8>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	833b      	strh	r3, [r7, #24]
 8001fac:	8b3b      	ldrh	r3, [r7, #24]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d006      	beq.n	8001fc0 <si5351_setupPLL+0x2b4>
 8001fb2:	8b3b      	ldrh	r3, [r7, #24]
 8001fb4:	e06d      	b.n	8002092 <si5351_setupPLL+0x386>
 8001fb6:	bf00      	nop
 8001fb8:	200002a4 	.word	0x200002a4
 8001fbc:	43000000 	.word	0x43000000

  /* Store the frequency settings for use with the Multisynth helper */
  if (pll == SI5351_PLL_A)
 8001fc0:	7bfb      	ldrb	r3, [r7, #15]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d132      	bne.n	800202c <si5351_setupPLL+0x320>
  {
    float fvco = m_si5351Config.crystalFreq * (mult + ( (float)num / (float)denom ));
 8001fc6:	4b35      	ldr	r3, [pc, #212]	; (800209c <si5351_setupPLL+0x390>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	ee07 3a90 	vmov	s15, r3
 8001fce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fd2:	7bbb      	ldrb	r3, [r7, #14]
 8001fd4:	ee07 3a90 	vmov	s15, r3
 8001fd8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	ee07 3a90 	vmov	s15, r3
 8001fe2:	eef8 5a67 	vcvt.f32.u32	s11, s15
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	ee07 3a90 	vmov	s15, r3
 8001fec:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8001ff0:	eec5 7a86 	vdiv.f32	s15, s11, s12
 8001ff4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ffc:	edc7 7a04 	vstr	s15, [r7, #16]
    m_si5351Config.plla_configured = 1; //true
 8002000:	4b26      	ldr	r3, [pc, #152]	; (800209c <si5351_setupPLL+0x390>)
 8002002:	2201      	movs	r2, #1
 8002004:	741a      	strb	r2, [r3, #16]
    m_si5351Config.plla_freq = (uint32_t)floor(fvco);
 8002006:	6938      	ldr	r0, [r7, #16]
 8002008:	f7fe faa6 	bl	8000558 <__aeabi_f2d>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	ec43 2b10 	vmov	d0, r2, r3
 8002014:	f007 fbb8 	bl	8009788 <floor>
 8002018:	ec53 2b10 	vmov	r2, r3, d0
 800201c:	4610      	mov	r0, r2
 800201e:	4619      	mov	r1, r3
 8002020:	f7fe fdca 	bl	8000bb8 <__aeabi_d2uiz>
 8002024:	4603      	mov	r3, r0
 8002026:	4a1d      	ldr	r2, [pc, #116]	; (800209c <si5351_setupPLL+0x390>)
 8002028:	6153      	str	r3, [r2, #20]
 800202a:	e031      	b.n	8002090 <si5351_setupPLL+0x384>
  }
  else
  {
    float fvco = m_si5351Config.crystalFreq * (mult + ( (float)num / (float)denom ));
 800202c:	4b1b      	ldr	r3, [pc, #108]	; (800209c <si5351_setupPLL+0x390>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	ee07 3a90 	vmov	s15, r3
 8002034:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002038:	7bbb      	ldrb	r3, [r7, #14]
 800203a:	ee07 3a90 	vmov	s15, r3
 800203e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	ee07 3a90 	vmov	s15, r3
 8002048:	eef8 5a67 	vcvt.f32.u32	s11, s15
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	ee07 3a90 	vmov	s15, r3
 8002052:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8002056:	eec5 7a86 	vdiv.f32	s15, s11, s12
 800205a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800205e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002062:	edc7 7a05 	vstr	s15, [r7, #20]
    m_si5351Config.pllb_configured = 1; //true
 8002066:	4b0d      	ldr	r3, [pc, #52]	; (800209c <si5351_setupPLL+0x390>)
 8002068:	2201      	movs	r2, #1
 800206a:	761a      	strb	r2, [r3, #24]
    m_si5351Config.pllb_freq = (uint32_t)floor(fvco);
 800206c:	6978      	ldr	r0, [r7, #20]
 800206e:	f7fe fa73 	bl	8000558 <__aeabi_f2d>
 8002072:	4602      	mov	r2, r0
 8002074:	460b      	mov	r3, r1
 8002076:	ec43 2b10 	vmov	d0, r2, r3
 800207a:	f007 fb85 	bl	8009788 <floor>
 800207e:	ec53 2b10 	vmov	r2, r3, d0
 8002082:	4610      	mov	r0, r2
 8002084:	4619      	mov	r1, r3
 8002086:	f7fe fd97 	bl	8000bb8 <__aeabi_d2uiz>
 800208a:	4603      	mov	r3, r0
 800208c:	4a03      	ldr	r2, [pc, #12]	; (800209c <si5351_setupPLL+0x390>)
 800208e:	61d3      	str	r3, [r2, #28]
  }

  return ERROR_NONE;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3738      	adds	r7, #56	; 0x38
 8002096:	46bd      	mov	sp, r7
 8002098:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800209c:	200002a4 	.word	0x200002a4

080020a0 <si5351_setupRdiv>:
{
  return si5351_setupMultisynth(output, pllSource, div, 0, 1);
}


err_t si5351_setupRdiv(uint8_t  output, si5351RDiv_t div) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	460a      	mov	r2, r1
 80020aa:	71fb      	strb	r3, [r7, #7]
 80020ac:	4613      	mov	r3, r2
 80020ae:	71bb      	strb	r3, [r7, #6]
  ASSERT( output < 3,                 ERROR_INVALIDPARAMETER);  /* Channel range */
 80020b0:	79fb      	ldrb	r3, [r7, #7]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d901      	bls.n	80020ba <si5351_setupRdiv+0x1a>
 80020b6:	2304      	movs	r3, #4
 80020b8:	e073      	b.n	80021a2 <si5351_setupRdiv+0x102>
  
  uint8_t Rreg, regval, rDiv;

  if (output == 0) Rreg = SI5351_REGISTER_44_MULTISYNTH0_PARAMETERS_3;
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <si5351_setupRdiv+0x24>
 80020c0:	232c      	movs	r3, #44	; 0x2c
 80020c2:	73fb      	strb	r3, [r7, #15]
  if (output == 1) Rreg = SI5351_REGISTER_52_MULTISYNTH1_PARAMETERS_3;
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d101      	bne.n	80020ce <si5351_setupRdiv+0x2e>
 80020ca:	2334      	movs	r3, #52	; 0x34
 80020cc:	73fb      	strb	r3, [r7, #15]
  if (output == 2) Rreg = SI5351_REGISTER_60_MULTISYNTH2_PARAMETERS_3;
 80020ce:	79fb      	ldrb	r3, [r7, #7]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d101      	bne.n	80020d8 <si5351_setupRdiv+0x38>
 80020d4:	233c      	movs	r3, #60	; 0x3c
 80020d6:	73fb      	strb	r3, [r7, #15]

  si5351_read8(Rreg, &regval);
 80020d8:	f107 020c 	add.w	r2, r7, #12
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
 80020de:	4611      	mov	r1, r2
 80020e0:	4618      	mov	r0, r3
 80020e2:	f000 faeb 	bl	80026bc <si5351_read8>

  regval &= 0x0F;
 80020e6:	7b3b      	ldrb	r3, [r7, #12]
 80020e8:	f003 030f 	and.w	r3, r3, #15
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	733b      	strb	r3, [r7, #12]
  uint8_t divider = div;
 80020f0:	79bb      	ldrb	r3, [r7, #6]
 80020f2:	737b      	strb	r3, [r7, #13]
  divider &= 0x07;
 80020f4:	7b7b      	ldrb	r3, [r7, #13]
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	737b      	strb	r3, [r7, #13]
  divider <<= 4;
 80020fc:	7b7b      	ldrb	r3, [r7, #13]
 80020fe:	011b      	lsls	r3, r3, #4
 8002100:	737b      	strb	r3, [r7, #13]
  regval |= divider;
 8002102:	7b3a      	ldrb	r2, [r7, #12]
 8002104:	7b7b      	ldrb	r3, [r7, #13]
 8002106:	4313      	orrs	r3, r2
 8002108:	b2db      	uxtb	r3, r3
 800210a:	733b      	strb	r3, [r7, #12]
  si5351_write8(Rreg, regval);
 800210c:	7b3a      	ldrb	r2, [r7, #12]
 800210e:	7bfb      	ldrb	r3, [r7, #15]
 8002110:	4611      	mov	r1, r2
 8002112:	4618      	mov	r0, r3
 8002114:	f000 faa8 	bl	8002668 <si5351_write8>

  switch(div)
 8002118:	79bb      	ldrb	r3, [r7, #6]
 800211a:	2b07      	cmp	r3, #7
 800211c:	d82a      	bhi.n	8002174 <si5351_setupRdiv+0xd4>
 800211e:	a201      	add	r2, pc, #4	; (adr r2, 8002124 <si5351_setupRdiv+0x84>)
 8002120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002124:	08002145 	.word	0x08002145
 8002128:	0800214b 	.word	0x0800214b
 800212c:	08002151 	.word	0x08002151
 8002130:	08002157 	.word	0x08002157
 8002134:	0800215d 	.word	0x0800215d
 8002138:	08002163 	.word	0x08002163
 800213c:	08002169 	.word	0x08002169
 8002140:	0800216f 	.word	0x0800216f
  {
  case 0:
  rDiv = 1;
 8002144:	2301      	movs	r3, #1
 8002146:	73bb      	strb	r3, [r7, #14]
  break;
 8002148:	e014      	b.n	8002174 <si5351_setupRdiv+0xd4>

  case 1:
  rDiv = 2;
 800214a:	2302      	movs	r3, #2
 800214c:	73bb      	strb	r3, [r7, #14]
  break;
 800214e:	e011      	b.n	8002174 <si5351_setupRdiv+0xd4>

  case 2:
  rDiv = 4;
 8002150:	2304      	movs	r3, #4
 8002152:	73bb      	strb	r3, [r7, #14]
  break;
 8002154:	e00e      	b.n	8002174 <si5351_setupRdiv+0xd4>

  case 3:
  rDiv = 8;
 8002156:	2308      	movs	r3, #8
 8002158:	73bb      	strb	r3, [r7, #14]
  break;
 800215a:	e00b      	b.n	8002174 <si5351_setupRdiv+0xd4>

  case 4:
  rDiv = 16;
 800215c:	2310      	movs	r3, #16
 800215e:	73bb      	strb	r3, [r7, #14]
  break;
 8002160:	e008      	b.n	8002174 <si5351_setupRdiv+0xd4>

  case 5:
  rDiv = 32;
 8002162:	2320      	movs	r3, #32
 8002164:	73bb      	strb	r3, [r7, #14]
  break;
 8002166:	e005      	b.n	8002174 <si5351_setupRdiv+0xd4>

  case 6:
  rDiv = 64;
 8002168:	2340      	movs	r3, #64	; 0x40
 800216a:	73bb      	strb	r3, [r7, #14]
  break;
 800216c:	e002      	b.n	8002174 <si5351_setupRdiv+0xd4>

  case 7:
  rDiv = 128;
 800216e:	2380      	movs	r3, #128	; 0x80
 8002170:	73bb      	strb	r3, [r7, #14]
  break;
 8002172:	bf00      	nop
  }

  switch(output)
 8002174:	79fb      	ldrb	r3, [r7, #7]
 8002176:	2b02      	cmp	r3, #2
 8002178:	d00e      	beq.n	8002198 <si5351_setupRdiv+0xf8>
 800217a:	2b02      	cmp	r3, #2
 800217c:	dc10      	bgt.n	80021a0 <si5351_setupRdiv+0x100>
 800217e:	2b00      	cmp	r3, #0
 8002180:	d002      	beq.n	8002188 <si5351_setupRdiv+0xe8>
 8002182:	2b01      	cmp	r3, #1
 8002184:	d004      	beq.n	8002190 <si5351_setupRdiv+0xf0>
 8002186:	e00b      	b.n	80021a0 <si5351_setupRdiv+0x100>
  {
  case 0:
  m_si5351Config.ms0_r_div = rDiv;
 8002188:	7bbb      	ldrb	r3, [r7, #14]
 800218a:	4a08      	ldr	r2, [pc, #32]	; (80021ac <si5351_setupRdiv+0x10c>)
 800218c:	62d3      	str	r3, [r2, #44]	; 0x2c
  break;
 800218e:	e007      	b.n	80021a0 <si5351_setupRdiv+0x100>

  case 1:
  m_si5351Config.ms1_r_div = rDiv;
 8002190:	7bbb      	ldrb	r3, [r7, #14]
 8002192:	4a06      	ldr	r2, [pc, #24]	; (80021ac <si5351_setupRdiv+0x10c>)
 8002194:	6313      	str	r3, [r2, #48]	; 0x30
  break;
 8002196:	e003      	b.n	80021a0 <si5351_setupRdiv+0x100>

  case 2:
  m_si5351Config.ms2_r_div = rDiv;
 8002198:	7bbb      	ldrb	r3, [r7, #14]
 800219a:	4a04      	ldr	r2, [pc, #16]	; (80021ac <si5351_setupRdiv+0x10c>)
 800219c:	6353      	str	r3, [r2, #52]	; 0x34
  break;
 800219e:	bf00      	nop
  }

  return ERROR_NONE;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	200002a4 	.word	0x200002a4

080021b0 <si5351_setupMultisynth>:
err_t si5351_setupMultisynth(uint8_t     output,
                                       si5351PLL_t pllSource,
                                       uint32_t    div,
                                       uint32_t    num,
                                       uint32_t    denom)
{
 80021b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80021b4:	b08c      	sub	sp, #48	; 0x30
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	60ba      	str	r2, [r7, #8]
 80021ba:	607b      	str	r3, [r7, #4]
 80021bc:	4603      	mov	r3, r0
 80021be:	73fb      	strb	r3, [r7, #15]
 80021c0:	460b      	mov	r3, r1
 80021c2:	73bb      	strb	r3, [r7, #14]
  uint32_t P1;       /* Multisynth config register P1 */
  uint32_t P2;	     /* Multisynth config register P2 */
  uint32_t P3;	     /* Multisynth config register P3 */

  /* Basic validation */
  ASSERT( m_si5351Config.initialised, ERROR_DEVICENOTINITIALISED);
 80021c4:	4bba      	ldr	r3, [pc, #744]	; (80024b0 <si5351_setupMultisynth+0x300>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d101      	bne.n	80021d0 <si5351_setupMultisynth+0x20>
 80021cc:	2305      	movs	r3, #5
 80021ce:	e21f      	b.n	8002610 <si5351_setupMultisynth+0x460>
  ASSERT( output < 3,                 ERROR_INVALIDPARAMETER);  /* Channel range */
 80021d0:	7bfb      	ldrb	r3, [r7, #15]
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d901      	bls.n	80021da <si5351_setupMultisynth+0x2a>
 80021d6:	2304      	movs	r3, #4
 80021d8:	e21a      	b.n	8002610 <si5351_setupMultisynth+0x460>
  //ASSERT( num <= 0xFFFFF,             ERROR_INVALIDPARAMETER ); /* 20-bit limit */
  //ASSERT( denom <= 0xFFFFF,           ERROR_INVALIDPARAMETER ); /* 20-bit limit */


  /* Make sure the requested PLL has been initialised */
  if (pllSource == SI5351_PLL_A)
 80021da:	7bbb      	ldrb	r3, [r7, #14]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d103      	bne.n	80021e8 <si5351_setupMultisynth+0x38>
  {
    ASSERT(m_si5351Config.plla_configured = 1, ERROR_INVALIDPARAMETER);
 80021e0:	4bb3      	ldr	r3, [pc, #716]	; (80024b0 <si5351_setupMultisynth+0x300>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	741a      	strb	r2, [r3, #16]
 80021e6:	e002      	b.n	80021ee <si5351_setupMultisynth+0x3e>
  }
  else
  {
    ASSERT(m_si5351Config.pllb_configured = 1, ERROR_INVALIDPARAMETER);
 80021e8:	4bb1      	ldr	r3, [pc, #708]	; (80024b0 <si5351_setupMultisynth+0x300>)
 80021ea:	2201      	movs	r2, #1
 80021ec:	761a      	strb	r2, [r3, #24]
   *
   * 	P3[19:0] = c
   */

  /* Set the main PLL config registers */
  if (num == 0)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10a      	bne.n	800220a <si5351_setupMultisynth+0x5a>
  {
    /* Integer mode */
    P1 = 128 * div - 512;
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80021fa:	3b04      	subs	r3, #4
 80021fc:	01db      	lsls	r3, r3, #7
 80021fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    P2 = num;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	62bb      	str	r3, [r7, #40]	; 0x28
    P3 = denom;
 8002204:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002206:	627b      	str	r3, [r7, #36]	; 0x24
 8002208:	e074      	b.n	80022f4 <si5351_setupMultisynth+0x144>
  }
  else
  {
    /* Fractional mode */
    P1 = (uint32_t)(128 * div + floor(128 * ((float)num/(float)denom)) - 512);
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	01db      	lsls	r3, r3, #7
 800220e:	4618      	mov	r0, r3
 8002210:	f7fe f980 	bl	8000514 <__aeabi_ui2d>
 8002214:	4604      	mov	r4, r0
 8002216:	460d      	mov	r5, r1
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	ee07 3a90 	vmov	s15, r3
 800221e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002222:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002224:	ee07 3a90 	vmov	s15, r3
 8002228:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800222c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002230:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 80024b4 <si5351_setupMultisynth+0x304>
 8002234:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002238:	ee17 0a90 	vmov	r0, s15
 800223c:	f7fe f98c 	bl	8000558 <__aeabi_f2d>
 8002240:	4602      	mov	r2, r0
 8002242:	460b      	mov	r3, r1
 8002244:	ec43 2b10 	vmov	d0, r2, r3
 8002248:	f007 fa9e 	bl	8009788 <floor>
 800224c:	ec53 2b10 	vmov	r2, r3, d0
 8002250:	4620      	mov	r0, r4
 8002252:	4629      	mov	r1, r5
 8002254:	f7fe f822 	bl	800029c <__adddf3>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4610      	mov	r0, r2
 800225e:	4619      	mov	r1, r3
 8002260:	f04f 0200 	mov.w	r2, #0
 8002264:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8002268:	f7fe f816 	bl	8000298 <__aeabi_dsub>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	4610      	mov	r0, r2
 8002272:	4619      	mov	r1, r3
 8002274:	f7fe fca0 	bl	8000bb8 <__aeabi_d2uiz>
 8002278:	4603      	mov	r3, r0
 800227a:	62fb      	str	r3, [r7, #44]	; 0x2c
    P2 = (uint32_t)(128 * num - denom * floor(128 * ((float)num/(float)denom)));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	01db      	lsls	r3, r3, #7
 8002280:	4618      	mov	r0, r3
 8002282:	f7fe f947 	bl	8000514 <__aeabi_ui2d>
 8002286:	4604      	mov	r4, r0
 8002288:	460d      	mov	r5, r1
 800228a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800228c:	f7fe f942 	bl	8000514 <__aeabi_ui2d>
 8002290:	4680      	mov	r8, r0
 8002292:	4689      	mov	r9, r1
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	ee07 3a90 	vmov	s15, r3
 800229a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800229e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022a0:	ee07 3a90 	vmov	s15, r3
 80022a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022ac:	ed9f 7a81 	vldr	s14, [pc, #516]	; 80024b4 <si5351_setupMultisynth+0x304>
 80022b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022b4:	ee17 0a90 	vmov	r0, s15
 80022b8:	f7fe f94e 	bl	8000558 <__aeabi_f2d>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	ec43 2b10 	vmov	d0, r2, r3
 80022c4:	f007 fa60 	bl	8009788 <floor>
 80022c8:	ec53 2b10 	vmov	r2, r3, d0
 80022cc:	4640      	mov	r0, r8
 80022ce:	4649      	mov	r1, r9
 80022d0:	f7fe f99a 	bl	8000608 <__aeabi_dmul>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	4620      	mov	r0, r4
 80022da:	4629      	mov	r1, r5
 80022dc:	f7fd ffdc 	bl	8000298 <__aeabi_dsub>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	4610      	mov	r0, r2
 80022e6:	4619      	mov	r1, r3
 80022e8:	f7fe fc66 	bl	8000bb8 <__aeabi_d2uiz>
 80022ec:	4603      	mov	r3, r0
 80022ee:	62bb      	str	r3, [r7, #40]	; 0x28
    P3 = denom;
 80022f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022f2:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Get the appropriate starting point for the PLL registers */
  uint8_t baseaddr = 0;
 80022f4:	2300      	movs	r3, #0
 80022f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  switch (output)
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d00e      	beq.n	800231e <si5351_setupMultisynth+0x16e>
 8002300:	2b02      	cmp	r3, #2
 8002302:	dc10      	bgt.n	8002326 <si5351_setupMultisynth+0x176>
 8002304:	2b00      	cmp	r3, #0
 8002306:	d002      	beq.n	800230e <si5351_setupMultisynth+0x15e>
 8002308:	2b01      	cmp	r3, #1
 800230a:	d004      	beq.n	8002316 <si5351_setupMultisynth+0x166>
 800230c:	e00b      	b.n	8002326 <si5351_setupMultisynth+0x176>
  {
    case 0:
      baseaddr = SI5351_REGISTER_42_MULTISYNTH0_PARAMETERS_1;
 800230e:	232a      	movs	r3, #42	; 0x2a
 8002310:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      break;
 8002314:	e007      	b.n	8002326 <si5351_setupMultisynth+0x176>
    case 1:
      baseaddr = SI5351_REGISTER_50_MULTISYNTH1_PARAMETERS_1;
 8002316:	2332      	movs	r3, #50	; 0x32
 8002318:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      break;
 800231c:	e003      	b.n	8002326 <si5351_setupMultisynth+0x176>
    case 2:
      baseaddr = SI5351_REGISTER_58_MULTISYNTH2_PARAMETERS_1;
 800231e:	233a      	movs	r3, #58	; 0x3a
 8002320:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      break;
 8002324:	bf00      	nop
  }

  /* Set the MSx config registers */
  si5351_write8( baseaddr,   (P3 & 0x0000FF00) >> 8);
 8002326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002328:	0a1b      	lsrs	r3, r3, #8
 800232a:	b2da      	uxtb	r2, r3
 800232c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002330:	4611      	mov	r1, r2
 8002332:	4618      	mov	r0, r3
 8002334:	f000 f998 	bl	8002668 <si5351_write8>
  si5351_write8( baseaddr+1, (P3 & 0x000000FF));
 8002338:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800233c:	3301      	adds	r3, #1
 800233e:	b2db      	uxtb	r3, r3
 8002340:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	4611      	mov	r1, r2
 8002346:	4618      	mov	r0, r3
 8002348:	f000 f98e 	bl	8002668 <si5351_write8>
  si5351_write8( baseaddr+2, (P1 & 0x00030000) >> 16);	/* ToDo: Add DIVBY4 (>150MHz) and R0 support (<500kHz) later */
 800234c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002350:	3302      	adds	r3, #2
 8002352:	b2da      	uxtb	r2, r3
 8002354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002356:	0c1b      	lsrs	r3, r3, #16
 8002358:	b2db      	uxtb	r3, r3
 800235a:	f003 0303 	and.w	r3, r3, #3
 800235e:	b2db      	uxtb	r3, r3
 8002360:	4619      	mov	r1, r3
 8002362:	4610      	mov	r0, r2
 8002364:	f000 f980 	bl	8002668 <si5351_write8>
  si5351_write8( baseaddr+3, (P1 & 0x0000FF00) >> 8);
 8002368:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800236c:	3303      	adds	r3, #3
 800236e:	b2da      	uxtb	r2, r3
 8002370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002372:	0a1b      	lsrs	r3, r3, #8
 8002374:	b2db      	uxtb	r3, r3
 8002376:	4619      	mov	r1, r3
 8002378:	4610      	mov	r0, r2
 800237a:	f000 f975 	bl	8002668 <si5351_write8>
  si5351_write8( baseaddr+4, (P1 & 0x000000FF));
 800237e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002382:	3304      	adds	r3, #4
 8002384:	b2db      	uxtb	r3, r3
 8002386:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	4611      	mov	r1, r2
 800238c:	4618      	mov	r0, r3
 800238e:	f000 f96b 	bl	8002668 <si5351_write8>
  si5351_write8( baseaddr+5, ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16) );
 8002392:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002396:	3305      	adds	r3, #5
 8002398:	b2d8      	uxtb	r0, r3
 800239a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239c:	0b1b      	lsrs	r3, r3, #12
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	f023 030f 	bic.w	r3, r3, #15
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023a8:	0c1b      	lsrs	r3, r3, #16
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	f003 030f 	and.w	r3, r3, #15
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	4313      	orrs	r3, r2
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	4619      	mov	r1, r3
 80023b8:	f000 f956 	bl	8002668 <si5351_write8>
  si5351_write8( baseaddr+6, (P2 & 0x0000FF00) >> 8);
 80023bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80023c0:	3306      	adds	r3, #6
 80023c2:	b2da      	uxtb	r2, r3
 80023c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023c6:	0a1b      	lsrs	r3, r3, #8
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	4619      	mov	r1, r3
 80023cc:	4610      	mov	r0, r2
 80023ce:	f000 f94b 	bl	8002668 <si5351_write8>
  si5351_write8( baseaddr+7, (P2 & 0x000000FF));
 80023d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80023d6:	3307      	adds	r3, #7
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80023dc:	b2d2      	uxtb	r2, r2
 80023de:	4611      	mov	r1, r2
 80023e0:	4618      	mov	r0, r3
 80023e2:	f000 f941 	bl	8002668 <si5351_write8>


  if (pllSource == SI5351_PLL_A)
 80023e6:	7bbb      	ldrb	r3, [r7, #14]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d165      	bne.n	80024b8 <si5351_setupMultisynth+0x308>
  {
          float fvco = m_si5351Config.plla_freq / (div + ( (float)num / (float)denom ));
 80023ec:	4b30      	ldr	r3, [pc, #192]	; (80024b0 <si5351_setupMultisynth+0x300>)
 80023ee:	695b      	ldr	r3, [r3, #20]
 80023f0:	ee07 3a90 	vmov	s15, r3
 80023f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	ee07 3a90 	vmov	s15, r3
 80023fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	ee07 3a90 	vmov	s15, r3
 8002408:	eef8 5a67 	vcvt.f32.u32	s11, s15
 800240c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800240e:	ee07 3a90 	vmov	s15, r3
 8002412:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8002416:	eec5 7a86 	vdiv.f32	s15, s11, s12
 800241a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800241e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002422:	edc7 7a06 	vstr	s15, [r7, #24]
          switch (output)
 8002426:	7bfb      	ldrb	r3, [r7, #15]
 8002428:	2b02      	cmp	r3, #2
 800242a:	d02d      	beq.n	8002488 <si5351_setupMultisynth+0x2d8>
 800242c:	2b02      	cmp	r3, #2
 800242e:	f300 80a3 	bgt.w	8002578 <si5351_setupMultisynth+0x3c8>
 8002432:	2b00      	cmp	r3, #0
 8002434:	d002      	beq.n	800243c <si5351_setupMultisynth+0x28c>
 8002436:	2b01      	cmp	r3, #1
 8002438:	d013      	beq.n	8002462 <si5351_setupMultisynth+0x2b2>
 800243a:	e09d      	b.n	8002578 <si5351_setupMultisynth+0x3c8>
          {
           case 0:
           m_si5351Config.ms0_freq = (uint32_t)floor(fvco);
 800243c:	69b8      	ldr	r0, [r7, #24]
 800243e:	f7fe f88b 	bl	8000558 <__aeabi_f2d>
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	ec43 2b10 	vmov	d0, r2, r3
 800244a:	f007 f99d 	bl	8009788 <floor>
 800244e:	ec53 2b10 	vmov	r2, r3, d0
 8002452:	4610      	mov	r0, r2
 8002454:	4619      	mov	r1, r3
 8002456:	f7fe fbaf 	bl	8000bb8 <__aeabi_d2uiz>
 800245a:	4603      	mov	r3, r0
 800245c:	4a14      	ldr	r2, [pc, #80]	; (80024b0 <si5351_setupMultisynth+0x300>)
 800245e:	6213      	str	r3, [r2, #32]
           break;
 8002460:	e08a      	b.n	8002578 <si5351_setupMultisynth+0x3c8>
           case 1:
           m_si5351Config.ms1_freq = (uint32_t)floor(fvco);
 8002462:	69b8      	ldr	r0, [r7, #24]
 8002464:	f7fe f878 	bl	8000558 <__aeabi_f2d>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	ec43 2b10 	vmov	d0, r2, r3
 8002470:	f007 f98a 	bl	8009788 <floor>
 8002474:	ec53 2b10 	vmov	r2, r3, d0
 8002478:	4610      	mov	r0, r2
 800247a:	4619      	mov	r1, r3
 800247c:	f7fe fb9c 	bl	8000bb8 <__aeabi_d2uiz>
 8002480:	4603      	mov	r3, r0
 8002482:	4a0b      	ldr	r2, [pc, #44]	; (80024b0 <si5351_setupMultisynth+0x300>)
 8002484:	6253      	str	r3, [r2, #36]	; 0x24
           break;
 8002486:	e077      	b.n	8002578 <si5351_setupMultisynth+0x3c8>
           case 2:
           m_si5351Config.ms2_freq = (uint32_t)floor(fvco);
 8002488:	69b8      	ldr	r0, [r7, #24]
 800248a:	f7fe f865 	bl	8000558 <__aeabi_f2d>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	ec43 2b10 	vmov	d0, r2, r3
 8002496:	f007 f977 	bl	8009788 <floor>
 800249a:	ec53 2b10 	vmov	r2, r3, d0
 800249e:	4610      	mov	r0, r2
 80024a0:	4619      	mov	r1, r3
 80024a2:	f7fe fb89 	bl	8000bb8 <__aeabi_d2uiz>
 80024a6:	4603      	mov	r3, r0
 80024a8:	4a01      	ldr	r2, [pc, #4]	; (80024b0 <si5351_setupMultisynth+0x300>)
 80024aa:	6293      	str	r3, [r2, #40]	; 0x28
           break;
 80024ac:	e064      	b.n	8002578 <si5351_setupMultisynth+0x3c8>
 80024ae:	bf00      	nop
 80024b0:	200002a4 	.word	0x200002a4
 80024b4:	43000000 	.word	0x43000000
          }
  }
  else
  {
          float fvco = m_si5351Config.pllb_freq / (div + ( (float)num / (float)denom));
 80024b8:	4b58      	ldr	r3, [pc, #352]	; (800261c <si5351_setupMultisynth+0x46c>)
 80024ba:	69db      	ldr	r3, [r3, #28]
 80024bc:	ee07 3a90 	vmov	s15, r3
 80024c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	ee07 3a90 	vmov	s15, r3
 80024ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	ee07 3a90 	vmov	s15, r3
 80024d4:	eef8 5a67 	vcvt.f32.u32	s11, s15
 80024d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024da:	ee07 3a90 	vmov	s15, r3
 80024de:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80024e2:	eec5 7a86 	vdiv.f32	s15, s11, s12
 80024e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024ee:	edc7 7a07 	vstr	s15, [r7, #28]
          switch (output)
 80024f2:	7bfb      	ldrb	r3, [r7, #15]
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d02c      	beq.n	8002552 <si5351_setupMultisynth+0x3a2>
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	dc3d      	bgt.n	8002578 <si5351_setupMultisynth+0x3c8>
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <si5351_setupMultisynth+0x356>
 8002500:	2b01      	cmp	r3, #1
 8002502:	d013      	beq.n	800252c <si5351_setupMultisynth+0x37c>
 8002504:	e038      	b.n	8002578 <si5351_setupMultisynth+0x3c8>
          {
           case 0:
           m_si5351Config.ms0_freq = (uint32_t)floor(fvco);
 8002506:	69f8      	ldr	r0, [r7, #28]
 8002508:	f7fe f826 	bl	8000558 <__aeabi_f2d>
 800250c:	4602      	mov	r2, r0
 800250e:	460b      	mov	r3, r1
 8002510:	ec43 2b10 	vmov	d0, r2, r3
 8002514:	f007 f938 	bl	8009788 <floor>
 8002518:	ec53 2b10 	vmov	r2, r3, d0
 800251c:	4610      	mov	r0, r2
 800251e:	4619      	mov	r1, r3
 8002520:	f7fe fb4a 	bl	8000bb8 <__aeabi_d2uiz>
 8002524:	4603      	mov	r3, r0
 8002526:	4a3d      	ldr	r2, [pc, #244]	; (800261c <si5351_setupMultisynth+0x46c>)
 8002528:	6213      	str	r3, [r2, #32]
           break;
 800252a:	e025      	b.n	8002578 <si5351_setupMultisynth+0x3c8>
           case 1:
           m_si5351Config.ms1_freq = (uint32_t)floor(fvco);
 800252c:	69f8      	ldr	r0, [r7, #28]
 800252e:	f7fe f813 	bl	8000558 <__aeabi_f2d>
 8002532:	4602      	mov	r2, r0
 8002534:	460b      	mov	r3, r1
 8002536:	ec43 2b10 	vmov	d0, r2, r3
 800253a:	f007 f925 	bl	8009788 <floor>
 800253e:	ec53 2b10 	vmov	r2, r3, d0
 8002542:	4610      	mov	r0, r2
 8002544:	4619      	mov	r1, r3
 8002546:	f7fe fb37 	bl	8000bb8 <__aeabi_d2uiz>
 800254a:	4603      	mov	r3, r0
 800254c:	4a33      	ldr	r2, [pc, #204]	; (800261c <si5351_setupMultisynth+0x46c>)
 800254e:	6253      	str	r3, [r2, #36]	; 0x24
           break;
 8002550:	e012      	b.n	8002578 <si5351_setupMultisynth+0x3c8>
           case 2:
           m_si5351Config.ms2_freq = (uint32_t)floor(fvco);
 8002552:	69f8      	ldr	r0, [r7, #28]
 8002554:	f7fe f800 	bl	8000558 <__aeabi_f2d>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	ec43 2b10 	vmov	d0, r2, r3
 8002560:	f007 f912 	bl	8009788 <floor>
 8002564:	ec53 2b10 	vmov	r2, r3, d0
 8002568:	4610      	mov	r0, r2
 800256a:	4619      	mov	r1, r3
 800256c:	f7fe fb24 	bl	8000bb8 <__aeabi_d2uiz>
 8002570:	4603      	mov	r3, r0
 8002572:	4a2a      	ldr	r2, [pc, #168]	; (800261c <si5351_setupMultisynth+0x46c>)
 8002574:	6293      	str	r3, [r2, #40]	; 0x28
           break;
 8002576:	bf00      	nop
  }



  /* Configure the clk control and enable the output */
  uint8_t clkControlReg = 0x0F;                             /* 8mA drive strength, MS0 as CLK0 source, Clock not inverted, powered up */
 8002578:	230f      	movs	r3, #15
 800257a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  if (pllSource == SI5351_PLL_B) clkControlReg |= (1 << 5); /* Uses PLLB */
 800257e:	7bbb      	ldrb	r3, [r7, #14]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d105      	bne.n	8002590 <si5351_setupMultisynth+0x3e0>
 8002584:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002588:	f043 0320 	orr.w	r3, r3, #32
 800258c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  if (num == 0) clkControlReg |= (1 << 6);                  /* Integer mode */
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d105      	bne.n	80025a2 <si5351_setupMultisynth+0x3f2>
 8002596:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800259a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800259e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  switch (output)
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d020      	beq.n	80025ea <si5351_setupMultisynth+0x43a>
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	dc30      	bgt.n	800260e <si5351_setupMultisynth+0x45e>
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d002      	beq.n	80025b6 <si5351_setupMultisynth+0x406>
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d00d      	beq.n	80025d0 <si5351_setupMultisynth+0x420>
 80025b4:	e02b      	b.n	800260e <si5351_setupMultisynth+0x45e>
  {
    case 0:
      ASSERT_STATUS(si5351_write8(SI5351_REGISTER_16_CLK0_CONTROL, clkControlReg));
 80025b6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80025ba:	4619      	mov	r1, r3
 80025bc:	2010      	movs	r0, #16
 80025be:	f000 f853 	bl	8002668 <si5351_write8>
 80025c2:	4603      	mov	r3, r0
 80025c4:	827b      	strh	r3, [r7, #18]
 80025c6:	8a7b      	ldrh	r3, [r7, #18]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d01b      	beq.n	8002604 <si5351_setupMultisynth+0x454>
 80025cc:	8a7b      	ldrh	r3, [r7, #18]
 80025ce:	e01f      	b.n	8002610 <si5351_setupMultisynth+0x460>
      break;
    case 1:
      ASSERT_STATUS(si5351_write8(SI5351_REGISTER_17_CLK1_CONTROL, clkControlReg));
 80025d0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80025d4:	4619      	mov	r1, r3
 80025d6:	2011      	movs	r0, #17
 80025d8:	f000 f846 	bl	8002668 <si5351_write8>
 80025dc:	4603      	mov	r3, r0
 80025de:	82bb      	strh	r3, [r7, #20]
 80025e0:	8abb      	ldrh	r3, [r7, #20]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d010      	beq.n	8002608 <si5351_setupMultisynth+0x458>
 80025e6:	8abb      	ldrh	r3, [r7, #20]
 80025e8:	e012      	b.n	8002610 <si5351_setupMultisynth+0x460>
      break;
    case 2:
      ASSERT_STATUS(si5351_write8(SI5351_REGISTER_18_CLK2_CONTROL, clkControlReg));
 80025ea:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80025ee:	4619      	mov	r1, r3
 80025f0:	2012      	movs	r0, #18
 80025f2:	f000 f839 	bl	8002668 <si5351_write8>
 80025f6:	4603      	mov	r3, r0
 80025f8:	82fb      	strh	r3, [r7, #22]
 80025fa:	8afb      	ldrh	r3, [r7, #22]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d005      	beq.n	800260c <si5351_setupMultisynth+0x45c>
 8002600:	8afb      	ldrh	r3, [r7, #22]
 8002602:	e005      	b.n	8002610 <si5351_setupMultisynth+0x460>
      break;
 8002604:	bf00      	nop
 8002606:	e002      	b.n	800260e <si5351_setupMultisynth+0x45e>
      break;
 8002608:	bf00      	nop
 800260a:	e000      	b.n	800260e <si5351_setupMultisynth+0x45e>
      break;
 800260c:	bf00      	nop
  }

  return ERROR_NONE;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	3730      	adds	r7, #48	; 0x30
 8002614:	46bd      	mov	sp, r7
 8002616:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800261a:	bf00      	nop
 800261c:	200002a4 	.word	0x200002a4

08002620 <si5351_enableOutputs>:
/*!
    @brief  Enables or disables all clock outputs
*/
/**************************************************************************/
err_t si5351_enableOutputs(uint8_t enabled)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]
  /* Make sure we've called init first */
  ASSERT(m_si5351Config.initialised, ERROR_DEVICENOTINITIALISED);
 800262a:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <si5351_enableOutputs+0x44>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <si5351_enableOutputs+0x16>
 8002632:	2305      	movs	r3, #5
 8002634:	e011      	b.n	800265a <si5351_enableOutputs+0x3a>

  /* Enabled desired outputs (see Register 3) */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_3_OUTPUT_ENABLE_CONTROL, enabled ? 0x00: 0xFF));
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <si5351_enableOutputs+0x20>
 800263c:	2300      	movs	r3, #0
 800263e:	e000      	b.n	8002642 <si5351_enableOutputs+0x22>
 8002640:	23ff      	movs	r3, #255	; 0xff
 8002642:	4619      	mov	r1, r3
 8002644:	2003      	movs	r0, #3
 8002646:	f000 f80f 	bl	8002668 <si5351_write8>
 800264a:	4603      	mov	r3, r0
 800264c:	81fb      	strh	r3, [r7, #14]
 800264e:	89fb      	ldrh	r3, [r7, #14]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <si5351_enableOutputs+0x38>
 8002654:	89fb      	ldrh	r3, [r7, #14]
 8002656:	e000      	b.n	800265a <si5351_enableOutputs+0x3a>

  return ERROR_NONE;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	200002a4 	.word	0x200002a4

08002668 <si5351_write8>:
/*!
    @brief  Writes a register and an 8 bit value over I2C
*/
/**************************************************************************/
err_t si5351_write8 (uint8_t reg, uint8_t value)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af04      	add	r7, sp, #16
 800266e:	4603      	mov	r3, r0
 8002670:	460a      	mov	r2, r1
 8002672:	71fb      	strb	r3, [r7, #7]
 8002674:	4613      	mov	r3, r2
 8002676:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef status = HAL_OK;
 8002678:	2300      	movs	r3, #0
 800267a:	73fb      	strb	r3, [r7, #15]
  
	while (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(SI5351_ADDRESS<<1), 3, 100) != HAL_OK) { }
 800267c:	bf00      	nop
 800267e:	2364      	movs	r3, #100	; 0x64
 8002680:	2203      	movs	r2, #3
 8002682:	21c0      	movs	r1, #192	; 0xc0
 8002684:	480c      	ldr	r0, [pc, #48]	; (80026b8 <si5351_write8+0x50>)
 8002686:	f001 fbf7 	bl	8003e78 <HAL_I2C_IsDeviceReady>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1f6      	bne.n	800267e <si5351_write8+0x16>

    status = HAL_I2C_Mem_Write(&hi2c1,							// i2c handle
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	b29a      	uxth	r2, r3
 8002694:	2364      	movs	r3, #100	; 0x64
 8002696:	9302      	str	r3, [sp, #8]
 8002698:	2301      	movs	r3, #1
 800269a:	9301      	str	r3, [sp, #4]
 800269c:	1dbb      	adds	r3, r7, #6
 800269e:	9300      	str	r3, [sp, #0]
 80026a0:	2301      	movs	r3, #1
 80026a2:	21c0      	movs	r1, #192	; 0xc0
 80026a4:	4804      	ldr	r0, [pc, #16]	; (80026b8 <si5351_write8+0x50>)
 80026a6:	f001 f8c7 	bl	8003838 <HAL_I2C_Mem_Write>
 80026aa:	4603      	mov	r3, r0
 80026ac:	73fb      	strb	r3, [r7, #15]
							  I2C_MEMADD_SIZE_8BIT,				// si5351 uses 8bit register addresses
							  (uint8_t*)(&value),				// write returned data to this variable
							  1,								// how many bytes to expect returned
							  100);								// timeout

  return ERROR_NONE;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	20000250 	.word	0x20000250

080026bc <si5351_read8>:
/*!
    @brief  Reads an 8 bit value over I2C
*/
/**************************************************************************/
err_t si5351_read8(uint8_t reg, uint8_t *value)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b088      	sub	sp, #32
 80026c0:	af04      	add	r7, sp, #16
 80026c2:	4603      	mov	r3, r0
 80026c4:	6039      	str	r1, [r7, #0]
 80026c6:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status = HAL_OK;
 80026c8:	2300      	movs	r3, #0
 80026ca:	73fb      	strb	r3, [r7, #15]

	while (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(SI5351_ADDRESS<<1), 3, 100) != HAL_OK) { }
 80026cc:	bf00      	nop
 80026ce:	2364      	movs	r3, #100	; 0x64
 80026d0:	2203      	movs	r2, #3
 80026d2:	21c0      	movs	r1, #192	; 0xc0
 80026d4:	480c      	ldr	r0, [pc, #48]	; (8002708 <si5351_read8+0x4c>)
 80026d6:	f001 fbcf 	bl	8003e78 <HAL_I2C_IsDeviceReady>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d1f6      	bne.n	80026ce <si5351_read8+0x12>

    status = HAL_I2C_Mem_Read(&hi2c1,							// i2c handle
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	2364      	movs	r3, #100	; 0x64
 80026e6:	9302      	str	r3, [sp, #8]
 80026e8:	2301      	movs	r3, #1
 80026ea:	9301      	str	r3, [sp, #4]
 80026ec:	463b      	mov	r3, r7
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	2301      	movs	r3, #1
 80026f2:	21c0      	movs	r1, #192	; 0xc0
 80026f4:	4804      	ldr	r0, [pc, #16]	; (8002708 <si5351_read8+0x4c>)
 80026f6:	f001 f999 	bl	8003a2c <HAL_I2C_Mem_Read>
 80026fa:	4603      	mov	r3, r0
 80026fc:	73fb      	strb	r3, [r7, #15]
							  I2C_MEMADD_SIZE_8BIT,				// si5351 uses 8bit register addresses
							  (uint8_t*)(&value),				// write returned data to this variable
							  1,								// how many bytes to expect returned
							  100);								// timeout

  return ERROR_NONE;
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	20000250 	.word	0x20000250

0800270c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	607b      	str	r3, [r7, #4]
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <HAL_MspInit+0x4c>)
 8002718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271a:	4a0f      	ldr	r2, [pc, #60]	; (8002758 <HAL_MspInit+0x4c>)
 800271c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002720:	6453      	str	r3, [r2, #68]	; 0x44
 8002722:	4b0d      	ldr	r3, [pc, #52]	; (8002758 <HAL_MspInit+0x4c>)
 8002724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002726:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800272a:	607b      	str	r3, [r7, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	603b      	str	r3, [r7, #0]
 8002732:	4b09      	ldr	r3, [pc, #36]	; (8002758 <HAL_MspInit+0x4c>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002736:	4a08      	ldr	r2, [pc, #32]	; (8002758 <HAL_MspInit+0x4c>)
 8002738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800273c:	6413      	str	r3, [r2, #64]	; 0x40
 800273e:	4b06      	ldr	r3, [pc, #24]	; (8002758 <HAL_MspInit+0x4c>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002746:	603b      	str	r3, [r7, #0]
 8002748:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800274a:	2005      	movs	r0, #5
 800274c:	f000 fc74 	bl	8003038 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002750:	bf00      	nop
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40023800 	.word	0x40023800

0800275c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002760:	e7fe      	b.n	8002760 <NMI_Handler+0x4>

08002762 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002762:	b480      	push	{r7}
 8002764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002766:	e7fe      	b.n	8002766 <HardFault_Handler+0x4>

08002768 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800276c:	e7fe      	b.n	800276c <MemManage_Handler+0x4>

0800276e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800276e:	b480      	push	{r7}
 8002770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002772:	e7fe      	b.n	8002772 <BusFault_Handler+0x4>

08002774 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002778:	e7fe      	b.n	8002778 <UsageFault_Handler+0x4>

0800277a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800277a:	b480      	push	{r7}
 800277c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800277e:	bf00      	nop
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800278c:	bf00      	nop
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002796:	b480      	push	{r7}
 8002798:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800279a:	bf00      	nop
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027a8:	f000 fb32 	bl	8002e10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027ac:	bf00      	nop
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80027b4:	2010      	movs	r0, #16
 80027b6:	f000 fee3 	bl	8003580 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}

080027be <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80027c2:	2020      	movs	r0, #32
 80027c4:	f000 fedc 	bl	8003580 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80027c8:	bf00      	nop
 80027ca:	bd80      	pop	{r7, pc}

080027cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80027d0:	4802      	ldr	r0, [pc, #8]	; (80027dc <TIM3_IRQHandler+0x10>)
 80027d2:	f002 fdb9 	bl	8005348 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80027d6:	bf00      	nop
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	20000324 	.word	0x20000324

080027e0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80027e4:	4802      	ldr	r0, [pc, #8]	; (80027f0 <TIM4_IRQHandler+0x10>)
 80027e6:	f002 fdaf 	bl	8005348 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	200002dc 	.word	0x200002dc

080027f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80027f8:	4802      	ldr	r0, [pc, #8]	; (8002804 <USART2_IRQHandler+0x10>)
 80027fa:	f003 fab3 	bl	8005d64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80027fe:	bf00      	nop
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	2000036c 	.word	0x2000036c

08002808 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
	return 1;
 800280c:	2301      	movs	r3, #1
}
 800280e:	4618      	mov	r0, r3
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <_kill>:

int _kill(int pid, int sig)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002822:	f004 f8e9 	bl	80069f8 <__errno>
 8002826:	4603      	mov	r3, r0
 8002828:	2216      	movs	r2, #22
 800282a:	601a      	str	r2, [r3, #0]
	return -1;
 800282c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002830:	4618      	mov	r0, r3
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <_exit>:

void _exit (int status)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002840:	f04f 31ff 	mov.w	r1, #4294967295
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f7ff ffe7 	bl	8002818 <_kill>
	while (1) {}		/* Make sure we hang here */
 800284a:	e7fe      	b.n	800284a <_exit+0x12>

0800284c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]
 800285c:	e00a      	b.n	8002874 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800285e:	f3af 8000 	nop.w
 8002862:	4601      	mov	r1, r0
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	1c5a      	adds	r2, r3, #1
 8002868:	60ba      	str	r2, [r7, #8]
 800286a:	b2ca      	uxtb	r2, r1
 800286c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	3301      	adds	r3, #1
 8002872:	617b      	str	r3, [r7, #20]
 8002874:	697a      	ldr	r2, [r7, #20]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	429a      	cmp	r2, r3
 800287a:	dbf0      	blt.n	800285e <_read+0x12>
	}

return len;
 800287c:	687b      	ldr	r3, [r7, #4]
}
 800287e:	4618      	mov	r0, r3
 8002880:	3718      	adds	r7, #24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b086      	sub	sp, #24
 800288a:	af00      	add	r7, sp, #0
 800288c:	60f8      	str	r0, [r7, #12]
 800288e:	60b9      	str	r1, [r7, #8]
 8002890:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002892:	2300      	movs	r3, #0
 8002894:	617b      	str	r3, [r7, #20]
 8002896:	e009      	b.n	80028ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	1c5a      	adds	r2, r3, #1
 800289c:	60ba      	str	r2, [r7, #8]
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	3301      	adds	r3, #1
 80028aa:	617b      	str	r3, [r7, #20]
 80028ac:	697a      	ldr	r2, [r7, #20]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	dbf1      	blt.n	8002898 <_write+0x12>
	}
	return len;
 80028b4:	687b      	ldr	r3, [r7, #4]
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <_close>:

int _close(int file)
{
 80028be:	b480      	push	{r7}
 80028c0:	b083      	sub	sp, #12
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
	return -1;
 80028c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028d6:	b480      	push	{r7}
 80028d8:	b083      	sub	sp, #12
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
 80028de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028e6:	605a      	str	r2, [r3, #4]
	return 0;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <_isatty>:

int _isatty(int file)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
	return 1;
 80028fe:	2301      	movs	r3, #1
}
 8002900:	4618      	mov	r0, r3
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
	return 0;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3714      	adds	r7, #20
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
	...

08002928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002930:	4a14      	ldr	r2, [pc, #80]	; (8002984 <_sbrk+0x5c>)
 8002932:	4b15      	ldr	r3, [pc, #84]	; (8002988 <_sbrk+0x60>)
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800293c:	4b13      	ldr	r3, [pc, #76]	; (800298c <_sbrk+0x64>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d102      	bne.n	800294a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002944:	4b11      	ldr	r3, [pc, #68]	; (800298c <_sbrk+0x64>)
 8002946:	4a12      	ldr	r2, [pc, #72]	; (8002990 <_sbrk+0x68>)
 8002948:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800294a:	4b10      	ldr	r3, [pc, #64]	; (800298c <_sbrk+0x64>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4413      	add	r3, r2
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	429a      	cmp	r2, r3
 8002956:	d207      	bcs.n	8002968 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002958:	f004 f84e 	bl	80069f8 <__errno>
 800295c:	4603      	mov	r3, r0
 800295e:	220c      	movs	r2, #12
 8002960:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002962:	f04f 33ff 	mov.w	r3, #4294967295
 8002966:	e009      	b.n	800297c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002968:	4b08      	ldr	r3, [pc, #32]	; (800298c <_sbrk+0x64>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800296e:	4b07      	ldr	r3, [pc, #28]	; (800298c <_sbrk+0x64>)
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4413      	add	r3, r2
 8002976:	4a05      	ldr	r2, [pc, #20]	; (800298c <_sbrk+0x64>)
 8002978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800297a:	68fb      	ldr	r3, [r7, #12]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	20018000 	.word	0x20018000
 8002988:	00000400 	.word	0x00000400
 800298c:	20000244 	.word	0x20000244
 8002990:	200003c8 	.word	0x200003c8

08002994 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002998:	4b06      	ldr	r3, [pc, #24]	; (80029b4 <SystemInit+0x20>)
 800299a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800299e:	4a05      	ldr	r2, [pc, #20]	; (80029b4 <SystemInit+0x20>)
 80029a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	e000ed00 	.word	0xe000ed00

080029b8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029be:	f107 0310 	add.w	r3, r7, #16
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
 80029c6:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80029c8:	463b      	mov	r3, r7
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	605a      	str	r2, [r3, #4]
 80029d0:	609a      	str	r2, [r3, #8]
 80029d2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80029d4:	4b20      	ldr	r3, [pc, #128]	; (8002a58 <MX_TIM3_Init+0xa0>)
 80029d6:	4a21      	ldr	r2, [pc, #132]	; (8002a5c <MX_TIM3_Init+0xa4>)
 80029d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 59;
 80029da:	4b1f      	ldr	r3, [pc, #124]	; (8002a58 <MX_TIM3_Init+0xa0>)
 80029dc:	223b      	movs	r2, #59	; 0x3b
 80029de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029e0:	4b1d      	ldr	r3, [pc, #116]	; (8002a58 <MX_TIM3_Init+0xa0>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80029e6:	4b1c      	ldr	r3, [pc, #112]	; (8002a58 <MX_TIM3_Init+0xa0>)
 80029e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ee:	4b1a      	ldr	r3, [pc, #104]	; (8002a58 <MX_TIM3_Init+0xa0>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029f4:	4b18      	ldr	r3, [pc, #96]	; (8002a58 <MX_TIM3_Init+0xa0>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80029fa:	4817      	ldr	r0, [pc, #92]	; (8002a58 <MX_TIM3_Init+0xa0>)
 80029fc:	f002 fb3a 	bl	8005074 <HAL_TIM_IC_Init>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002a06:	f7ff f8b1 	bl	8001b6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a12:	f107 0310 	add.w	r3, r7, #16
 8002a16:	4619      	mov	r1, r3
 8002a18:	480f      	ldr	r0, [pc, #60]	; (8002a58 <MX_TIM3_Init+0xa0>)
 8002a1a:	f003 f85f 	bl	8005adc <HAL_TIMEx_MasterConfigSynchronization>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002a24:	f7ff f8a2 	bl	8001b6c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002a30:	2300      	movs	r3, #0
 8002a32:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002a38:	463b      	mov	r3, r7
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4806      	ldr	r0, [pc, #24]	; (8002a58 <MX_TIM3_Init+0xa0>)
 8002a40:	f002 fd8a 	bl	8005558 <HAL_TIM_IC_ConfigChannel>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002a4a:	f7ff f88f 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002a4e:	bf00      	nop
 8002a50:	3718      	adds	r7, #24
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20000324 	.word	0x20000324
 8002a5c:	40000400 	.word	0x40000400

08002a60 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a66:	f107 0310 	add.w	r3, r7, #16
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002a70:	463b      	mov	r3, r7
 8002a72:	2200      	movs	r2, #0
 8002a74:	601a      	str	r2, [r3, #0]
 8002a76:	605a      	str	r2, [r3, #4]
 8002a78:	609a      	str	r2, [r3, #8]
 8002a7a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002a7c:	4b20      	ldr	r3, [pc, #128]	; (8002b00 <MX_TIM4_Init+0xa0>)
 8002a7e:	4a21      	ldr	r2, [pc, #132]	; (8002b04 <MX_TIM4_Init+0xa4>)
 8002a80:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 59999;
 8002a82:	4b1f      	ldr	r3, [pc, #124]	; (8002b00 <MX_TIM4_Init+0xa0>)
 8002a84:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002a88:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a8a:	4b1d      	ldr	r3, [pc, #116]	; (8002b00 <MX_TIM4_Init+0xa0>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002a90:	4b1b      	ldr	r3, [pc, #108]	; (8002b00 <MX_TIM4_Init+0xa0>)
 8002a92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a96:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a98:	4b19      	ldr	r3, [pc, #100]	; (8002b00 <MX_TIM4_Init+0xa0>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a9e:	4b18      	ldr	r3, [pc, #96]	; (8002b00 <MX_TIM4_Init+0xa0>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002aa4:	4816      	ldr	r0, [pc, #88]	; (8002b00 <MX_TIM4_Init+0xa0>)
 8002aa6:	f002 fae5 	bl	8005074 <HAL_TIM_IC_Init>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002ab0:	f7ff f85c 	bl	8001b6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002abc:	f107 0310 	add.w	r3, r7, #16
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	480f      	ldr	r0, [pc, #60]	; (8002b00 <MX_TIM4_Init+0xa0>)
 8002ac4:	f003 f80a 	bl	8005adc <HAL_TIMEx_MasterConfigSynchronization>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002ace:	f7ff f84d 	bl	8001b6c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002ada:	2300      	movs	r3, #0
 8002adc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002ae2:	463b      	mov	r3, r7
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4805      	ldr	r0, [pc, #20]	; (8002b00 <MX_TIM4_Init+0xa0>)
 8002aea:	f002 fd35 	bl	8005558 <HAL_TIM_IC_ConfigChannel>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002af4:	f7ff f83a 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002af8:	bf00      	nop
 8002afa:	3718      	adds	r7, #24
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	200002dc 	.word	0x200002dc
 8002b04:	40000800 	.word	0x40000800

08002b08 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08c      	sub	sp, #48	; 0x30
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 031c 	add.w	r3, r7, #28
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
 8002b1e:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a3a      	ldr	r2, [pc, #232]	; (8002c10 <HAL_TIM_IC_MspInit+0x108>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d134      	bne.n	8002b94 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	61bb      	str	r3, [r7, #24]
 8002b2e:	4b39      	ldr	r3, [pc, #228]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	4a38      	ldr	r2, [pc, #224]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002b34:	f043 0302 	orr.w	r3, r3, #2
 8002b38:	6413      	str	r3, [r2, #64]	; 0x40
 8002b3a:	4b36      	ldr	r3, [pc, #216]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	61bb      	str	r3, [r7, #24]
 8002b44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	617b      	str	r3, [r7, #20]
 8002b4a:	4b32      	ldr	r3, [pc, #200]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	4a31      	ldr	r2, [pc, #196]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002b50:	f043 0301 	orr.w	r3, r3, #1
 8002b54:	6313      	str	r3, [r2, #48]	; 0x30
 8002b56:	4b2f      	ldr	r3, [pc, #188]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	617b      	str	r3, [r7, #20]
 8002b60:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = HCSR_ECHO_Pin;
 8002b62:	2340      	movs	r3, #64	; 0x40
 8002b64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b66:	2302      	movs	r3, #2
 8002b68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b72:	2302      	movs	r3, #2
 8002b74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(HCSR_ECHO_GPIO_Port, &GPIO_InitStruct);
 8002b76:	f107 031c 	add.w	r3, r7, #28
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	4826      	ldr	r0, [pc, #152]	; (8002c18 <HAL_TIM_IC_MspInit+0x110>)
 8002b7e:	f000 fb2f 	bl	80031e0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002b82:	2200      	movs	r2, #0
 8002b84:	2101      	movs	r1, #1
 8002b86:	201d      	movs	r0, #29
 8002b88:	f000 fa61 	bl	800304e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b8c:	201d      	movs	r0, #29
 8002b8e:	f000 fa7a 	bl	8003086 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002b92:	e038      	b.n	8002c06 <HAL_TIM_IC_MspInit+0xfe>
  else if(tim_icHandle->Instance==TIM4)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a20      	ldr	r2, [pc, #128]	; (8002c1c <HAL_TIM_IC_MspInit+0x114>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d133      	bne.n	8002c06 <HAL_TIM_IC_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	613b      	str	r3, [r7, #16]
 8002ba2:	4b1c      	ldr	r3, [pc, #112]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba6:	4a1b      	ldr	r2, [pc, #108]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002ba8:	f043 0304 	orr.w	r3, r3, #4
 8002bac:	6413      	str	r3, [r2, #64]	; 0x40
 8002bae:	4b19      	ldr	r3, [pc, #100]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	f003 0304 	and.w	r3, r3, #4
 8002bb6:	613b      	str	r3, [r7, #16]
 8002bb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	4b15      	ldr	r3, [pc, #84]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc2:	4a14      	ldr	r2, [pc, #80]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002bc4:	f043 0302 	orr.w	r3, r3, #2
 8002bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bca:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <HAL_TIM_IC_MspInit+0x10c>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PLC_PulsePort_Pin;
 8002bd6:	2340      	movs	r3, #64	; 0x40
 8002bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bda:	2302      	movs	r3, #2
 8002bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bde:	2300      	movs	r3, #0
 8002be0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be2:	2300      	movs	r3, #0
 8002be4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002be6:	2302      	movs	r3, #2
 8002be8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PLC_PulsePort_GPIO_Port, &GPIO_InitStruct);
 8002bea:	f107 031c 	add.w	r3, r7, #28
 8002bee:	4619      	mov	r1, r3
 8002bf0:	480b      	ldr	r0, [pc, #44]	; (8002c20 <HAL_TIM_IC_MspInit+0x118>)
 8002bf2:	f000 faf5 	bl	80031e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	201e      	movs	r0, #30
 8002bfc:	f000 fa27 	bl	800304e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002c00:	201e      	movs	r0, #30
 8002c02:	f000 fa40 	bl	8003086 <HAL_NVIC_EnableIRQ>
}
 8002c06:	bf00      	nop
 8002c08:	3730      	adds	r7, #48	; 0x30
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	40000400 	.word	0x40000400
 8002c14:	40023800 	.word	0x40023800
 8002c18:	40020000 	.word	0x40020000
 8002c1c:	40000800 	.word	0x40000800
 8002c20:	40020400 	.word	0x40020400

08002c24 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c28:	4b11      	ldr	r3, [pc, #68]	; (8002c70 <MX_USART2_UART_Init+0x4c>)
 8002c2a:	4a12      	ldr	r2, [pc, #72]	; (8002c74 <MX_USART2_UART_Init+0x50>)
 8002c2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c2e:	4b10      	ldr	r3, [pc, #64]	; (8002c70 <MX_USART2_UART_Init+0x4c>)
 8002c30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c36:	4b0e      	ldr	r3, [pc, #56]	; (8002c70 <MX_USART2_UART_Init+0x4c>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c3c:	4b0c      	ldr	r3, [pc, #48]	; (8002c70 <MX_USART2_UART_Init+0x4c>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c42:	4b0b      	ldr	r3, [pc, #44]	; (8002c70 <MX_USART2_UART_Init+0x4c>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c48:	4b09      	ldr	r3, [pc, #36]	; (8002c70 <MX_USART2_UART_Init+0x4c>)
 8002c4a:	220c      	movs	r2, #12
 8002c4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c4e:	4b08      	ldr	r3, [pc, #32]	; (8002c70 <MX_USART2_UART_Init+0x4c>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c54:	4b06      	ldr	r3, [pc, #24]	; (8002c70 <MX_USART2_UART_Init+0x4c>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c5a:	4805      	ldr	r0, [pc, #20]	; (8002c70 <MX_USART2_UART_Init+0x4c>)
 8002c5c:	f002 ffc0 	bl	8005be0 <HAL_UART_Init>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002c66:	f7fe ff81 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c6a:	bf00      	nop
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	2000036c 	.word	0x2000036c
 8002c74:	40004400 	.word	0x40004400

08002c78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b08a      	sub	sp, #40	; 0x28
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c80:	f107 0314 	add.w	r3, r7, #20
 8002c84:	2200      	movs	r2, #0
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	605a      	str	r2, [r3, #4]
 8002c8a:	609a      	str	r2, [r3, #8]
 8002c8c:	60da      	str	r2, [r3, #12]
 8002c8e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a1d      	ldr	r2, [pc, #116]	; (8002d0c <HAL_UART_MspInit+0x94>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d133      	bne.n	8002d02 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	613b      	str	r3, [r7, #16]
 8002c9e:	4b1c      	ldr	r3, [pc, #112]	; (8002d10 <HAL_UART_MspInit+0x98>)
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	4a1b      	ldr	r2, [pc, #108]	; (8002d10 <HAL_UART_MspInit+0x98>)
 8002ca4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ca8:	6413      	str	r3, [r2, #64]	; 0x40
 8002caa:	4b19      	ldr	r3, [pc, #100]	; (8002d10 <HAL_UART_MspInit+0x98>)
 8002cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60fb      	str	r3, [r7, #12]
 8002cba:	4b15      	ldr	r3, [pc, #84]	; (8002d10 <HAL_UART_MspInit+0x98>)
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cbe:	4a14      	ldr	r2, [pc, #80]	; (8002d10 <HAL_UART_MspInit+0x98>)
 8002cc0:	f043 0301 	orr.w	r3, r3, #1
 8002cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cc6:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <HAL_UART_MspInit+0x98>)
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	60fb      	str	r3, [r7, #12]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002cd2:	230c      	movs	r3, #12
 8002cd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd6:	2302      	movs	r3, #2
 8002cd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ce2:	2307      	movs	r3, #7
 8002ce4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ce6:	f107 0314 	add.w	r3, r7, #20
 8002cea:	4619      	mov	r1, r3
 8002cec:	4809      	ldr	r0, [pc, #36]	; (8002d14 <HAL_UART_MspInit+0x9c>)
 8002cee:	f000 fa77 	bl	80031e0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 1);
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	2026      	movs	r0, #38	; 0x26
 8002cf8:	f000 f9a9 	bl	800304e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002cfc:	2026      	movs	r0, #38	; 0x26
 8002cfe:	f000 f9c2 	bl	8003086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002d02:	bf00      	nop
 8002d04:	3728      	adds	r7, #40	; 0x28
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40004400 	.word	0x40004400
 8002d10:	40023800 	.word	0x40023800
 8002d14:	40020000 	.word	0x40020000

08002d18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d1c:	480d      	ldr	r0, [pc, #52]	; (8002d54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d1e:	490e      	ldr	r1, [pc, #56]	; (8002d58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d20:	4a0e      	ldr	r2, [pc, #56]	; (8002d5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d24:	e002      	b.n	8002d2c <LoopCopyDataInit>

08002d26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d2a:	3304      	adds	r3, #4

08002d2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d30:	d3f9      	bcc.n	8002d26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d32:	4a0b      	ldr	r2, [pc, #44]	; (8002d60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d34:	4c0b      	ldr	r4, [pc, #44]	; (8002d64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d38:	e001      	b.n	8002d3e <LoopFillZerobss>

08002d3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d3c:	3204      	adds	r2, #4

08002d3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d40:	d3fb      	bcc.n	8002d3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d42:	f7ff fe27 	bl	8002994 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d46:	f003 fe5d 	bl	8006a04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d4a:	f7fe fc77 	bl	800163c <main>
  bx  lr    
 8002d4e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d58:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002d5c:	08009ccc 	.word	0x08009ccc
  ldr r2, =_sbss
 8002d60:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002d64:	200003c4 	.word	0x200003c4

08002d68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d68:	e7fe      	b.n	8002d68 <ADC_IRQHandler>
	...

08002d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d70:	4b0e      	ldr	r3, [pc, #56]	; (8002dac <HAL_Init+0x40>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a0d      	ldr	r2, [pc, #52]	; (8002dac <HAL_Init+0x40>)
 8002d76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d7c:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <HAL_Init+0x40>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a0a      	ldr	r2, [pc, #40]	; (8002dac <HAL_Init+0x40>)
 8002d82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d88:	4b08      	ldr	r3, [pc, #32]	; (8002dac <HAL_Init+0x40>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a07      	ldr	r2, [pc, #28]	; (8002dac <HAL_Init+0x40>)
 8002d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d94:	2003      	movs	r0, #3
 8002d96:	f000 f94f 	bl	8003038 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	f000 f808 	bl	8002db0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002da0:	f7ff fcb4 	bl	800270c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40023c00 	.word	0x40023c00

08002db0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002db8:	4b12      	ldr	r3, [pc, #72]	; (8002e04 <HAL_InitTick+0x54>)
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	4b12      	ldr	r3, [pc, #72]	; (8002e08 <HAL_InitTick+0x58>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f000 f967 	bl	80030a2 <HAL_SYSTICK_Config>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e00e      	b.n	8002dfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b0f      	cmp	r3, #15
 8002de2:	d80a      	bhi.n	8002dfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002de4:	2200      	movs	r2, #0
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	f04f 30ff 	mov.w	r0, #4294967295
 8002dec:	f000 f92f 	bl	800304e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002df0:	4a06      	ldr	r2, [pc, #24]	; (8002e0c <HAL_InitTick+0x5c>)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
 8002df8:	e000      	b.n	8002dfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	20000000 	.word	0x20000000
 8002e08:	20000008 	.word	0x20000008
 8002e0c:	20000004 	.word	0x20000004

08002e10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e14:	4b06      	ldr	r3, [pc, #24]	; (8002e30 <HAL_IncTick+0x20>)
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	461a      	mov	r2, r3
 8002e1a:	4b06      	ldr	r3, [pc, #24]	; (8002e34 <HAL_IncTick+0x24>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4413      	add	r3, r2
 8002e20:	4a04      	ldr	r2, [pc, #16]	; (8002e34 <HAL_IncTick+0x24>)
 8002e22:	6013      	str	r3, [r2, #0]
}
 8002e24:	bf00      	nop
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	20000008 	.word	0x20000008
 8002e34:	200003b0 	.word	0x200003b0

08002e38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e3c:	4b03      	ldr	r3, [pc, #12]	; (8002e4c <HAL_GetTick+0x14>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	200003b0 	.word	0x200003b0

08002e50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e58:	f7ff ffee 	bl	8002e38 <HAL_GetTick>
 8002e5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e68:	d005      	beq.n	8002e76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e6a:	4b0a      	ldr	r3, [pc, #40]	; (8002e94 <HAL_Delay+0x44>)
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	461a      	mov	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	4413      	add	r3, r2
 8002e74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e76:	bf00      	nop
 8002e78:	f7ff ffde 	bl	8002e38 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d8f7      	bhi.n	8002e78 <HAL_Delay+0x28>
  {
  }
}
 8002e88:	bf00      	nop
 8002e8a:	bf00      	nop
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	20000008 	.word	0x20000008

08002e98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ea8:	4b0c      	ldr	r3, [pc, #48]	; (8002edc <__NVIC_SetPriorityGrouping+0x44>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eae:	68ba      	ldr	r2, [r7, #8]
 8002eb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ec0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ec4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ec8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eca:	4a04      	ldr	r2, [pc, #16]	; (8002edc <__NVIC_SetPriorityGrouping+0x44>)
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	60d3      	str	r3, [r2, #12]
}
 8002ed0:	bf00      	nop
 8002ed2:	3714      	adds	r7, #20
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	e000ed00 	.word	0xe000ed00

08002ee0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ee4:	4b04      	ldr	r3, [pc, #16]	; (8002ef8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	0a1b      	lsrs	r3, r3, #8
 8002eea:	f003 0307 	and.w	r3, r3, #7
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr
 8002ef8:	e000ed00 	.word	0xe000ed00

08002efc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	4603      	mov	r3, r0
 8002f04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	db0b      	blt.n	8002f26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f0e:	79fb      	ldrb	r3, [r7, #7]
 8002f10:	f003 021f 	and.w	r2, r3, #31
 8002f14:	4907      	ldr	r1, [pc, #28]	; (8002f34 <__NVIC_EnableIRQ+0x38>)
 8002f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1a:	095b      	lsrs	r3, r3, #5
 8002f1c:	2001      	movs	r0, #1
 8002f1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f26:	bf00      	nop
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	e000e100 	.word	0xe000e100

08002f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	4603      	mov	r3, r0
 8002f40:	6039      	str	r1, [r7, #0]
 8002f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	db0a      	blt.n	8002f62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	b2da      	uxtb	r2, r3
 8002f50:	490c      	ldr	r1, [pc, #48]	; (8002f84 <__NVIC_SetPriority+0x4c>)
 8002f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f56:	0112      	lsls	r2, r2, #4
 8002f58:	b2d2      	uxtb	r2, r2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f60:	e00a      	b.n	8002f78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	b2da      	uxtb	r2, r3
 8002f66:	4908      	ldr	r1, [pc, #32]	; (8002f88 <__NVIC_SetPriority+0x50>)
 8002f68:	79fb      	ldrb	r3, [r7, #7]
 8002f6a:	f003 030f 	and.w	r3, r3, #15
 8002f6e:	3b04      	subs	r3, #4
 8002f70:	0112      	lsls	r2, r2, #4
 8002f72:	b2d2      	uxtb	r2, r2
 8002f74:	440b      	add	r3, r1
 8002f76:	761a      	strb	r2, [r3, #24]
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	e000e100 	.word	0xe000e100
 8002f88:	e000ed00 	.word	0xe000ed00

08002f8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b089      	sub	sp, #36	; 0x24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f003 0307 	and.w	r3, r3, #7
 8002f9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	f1c3 0307 	rsb	r3, r3, #7
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	bf28      	it	cs
 8002faa:	2304      	movcs	r3, #4
 8002fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	2b06      	cmp	r3, #6
 8002fb4:	d902      	bls.n	8002fbc <NVIC_EncodePriority+0x30>
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	3b03      	subs	r3, #3
 8002fba:	e000      	b.n	8002fbe <NVIC_EncodePriority+0x32>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	43da      	mvns	r2, r3
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	401a      	ands	r2, r3
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	fa01 f303 	lsl.w	r3, r1, r3
 8002fde:	43d9      	mvns	r1, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fe4:	4313      	orrs	r3, r2
         );
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3724      	adds	r7, #36	; 0x24
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
	...

08002ff4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003004:	d301      	bcc.n	800300a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003006:	2301      	movs	r3, #1
 8003008:	e00f      	b.n	800302a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800300a:	4a0a      	ldr	r2, [pc, #40]	; (8003034 <SysTick_Config+0x40>)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3b01      	subs	r3, #1
 8003010:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003012:	210f      	movs	r1, #15
 8003014:	f04f 30ff 	mov.w	r0, #4294967295
 8003018:	f7ff ff8e 	bl	8002f38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800301c:	4b05      	ldr	r3, [pc, #20]	; (8003034 <SysTick_Config+0x40>)
 800301e:	2200      	movs	r2, #0
 8003020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003022:	4b04      	ldr	r3, [pc, #16]	; (8003034 <SysTick_Config+0x40>)
 8003024:	2207      	movs	r2, #7
 8003026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	e000e010 	.word	0xe000e010

08003038 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f7ff ff29 	bl	8002e98 <__NVIC_SetPriorityGrouping>
}
 8003046:	bf00      	nop
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800304e:	b580      	push	{r7, lr}
 8003050:	b086      	sub	sp, #24
 8003052:	af00      	add	r7, sp, #0
 8003054:	4603      	mov	r3, r0
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
 800305a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800305c:	2300      	movs	r3, #0
 800305e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003060:	f7ff ff3e 	bl	8002ee0 <__NVIC_GetPriorityGrouping>
 8003064:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	68b9      	ldr	r1, [r7, #8]
 800306a:	6978      	ldr	r0, [r7, #20]
 800306c:	f7ff ff8e 	bl	8002f8c <NVIC_EncodePriority>
 8003070:	4602      	mov	r2, r0
 8003072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003076:	4611      	mov	r1, r2
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff ff5d 	bl	8002f38 <__NVIC_SetPriority>
}
 800307e:	bf00      	nop
 8003080:	3718      	adds	r7, #24
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b082      	sub	sp, #8
 800308a:	af00      	add	r7, sp, #0
 800308c:	4603      	mov	r3, r0
 800308e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff ff31 	bl	8002efc <__NVIC_EnableIRQ>
}
 800309a:	bf00      	nop
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b082      	sub	sp, #8
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f7ff ffa2 	bl	8002ff4 <SysTick_Config>
 80030b0:	4603      	mov	r3, r0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b084      	sub	sp, #16
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80030c8:	f7ff feb6 	bl	8002e38 <HAL_GetTick>
 80030cc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d008      	beq.n	80030ec <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2280      	movs	r2, #128	; 0x80
 80030de:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e052      	b.n	8003192 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0216 	bic.w	r2, r2, #22
 80030fa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	695a      	ldr	r2, [r3, #20]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800310a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003110:	2b00      	cmp	r3, #0
 8003112:	d103      	bne.n	800311c <HAL_DMA_Abort+0x62>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003118:	2b00      	cmp	r3, #0
 800311a:	d007      	beq.n	800312c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0208 	bic.w	r2, r2, #8
 800312a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f022 0201 	bic.w	r2, r2, #1
 800313a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800313c:	e013      	b.n	8003166 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800313e:	f7ff fe7b 	bl	8002e38 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b05      	cmp	r3, #5
 800314a:	d90c      	bls.n	8003166 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2220      	movs	r2, #32
 8003150:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2203      	movs	r2, #3
 8003156:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e015      	b.n	8003192 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1e4      	bne.n	800313e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003178:	223f      	movs	r2, #63	; 0x3f
 800317a:	409a      	lsls	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d004      	beq.n	80031b8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2280      	movs	r2, #128	; 0x80
 80031b2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e00c      	b.n	80031d2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2205      	movs	r2, #5
 80031bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0201 	bic.w	r2, r2, #1
 80031ce:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
	...

080031e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b089      	sub	sp, #36	; 0x24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031ea:	2300      	movs	r3, #0
 80031ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031ee:	2300      	movs	r3, #0
 80031f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031f2:	2300      	movs	r3, #0
 80031f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031f6:	2300      	movs	r3, #0
 80031f8:	61fb      	str	r3, [r7, #28]
 80031fa:	e159      	b.n	80034b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031fc:	2201      	movs	r2, #1
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	fa02 f303 	lsl.w	r3, r2, r3
 8003204:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	697a      	ldr	r2, [r7, #20]
 800320c:	4013      	ands	r3, r2
 800320e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	429a      	cmp	r2, r3
 8003216:	f040 8148 	bne.w	80034aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f003 0303 	and.w	r3, r3, #3
 8003222:	2b01      	cmp	r3, #1
 8003224:	d005      	beq.n	8003232 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800322e:	2b02      	cmp	r3, #2
 8003230:	d130      	bne.n	8003294 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	005b      	lsls	r3, r3, #1
 800323c:	2203      	movs	r2, #3
 800323e:	fa02 f303 	lsl.w	r3, r2, r3
 8003242:	43db      	mvns	r3, r3
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	4013      	ands	r3, r2
 8003248:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	4313      	orrs	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	69ba      	ldr	r2, [r7, #24]
 8003260:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003268:	2201      	movs	r2, #1
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	fa02 f303 	lsl.w	r3, r2, r3
 8003270:	43db      	mvns	r3, r3
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4013      	ands	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	091b      	lsrs	r3, r3, #4
 800327e:	f003 0201 	and.w	r2, r3, #1
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	69ba      	ldr	r2, [r7, #24]
 800328a:	4313      	orrs	r3, r2
 800328c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 0303 	and.w	r3, r3, #3
 800329c:	2b03      	cmp	r3, #3
 800329e:	d017      	beq.n	80032d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	005b      	lsls	r3, r3, #1
 80032aa:	2203      	movs	r2, #3
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	43db      	mvns	r3, r3
 80032b2:	69ba      	ldr	r2, [r7, #24]
 80032b4:	4013      	ands	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	689a      	ldr	r2, [r3, #8]
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f003 0303 	and.w	r3, r3, #3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d123      	bne.n	8003324 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	08da      	lsrs	r2, r3, #3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3208      	adds	r2, #8
 80032e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	f003 0307 	and.w	r3, r3, #7
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	220f      	movs	r2, #15
 80032f4:	fa02 f303 	lsl.w	r3, r2, r3
 80032f8:	43db      	mvns	r3, r3
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	4013      	ands	r3, r2
 80032fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	691a      	ldr	r2, [r3, #16]
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	f003 0307 	and.w	r3, r3, #7
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4313      	orrs	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	08da      	lsrs	r2, r3, #3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	3208      	adds	r2, #8
 800331e:	69b9      	ldr	r1, [r7, #24]
 8003320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	2203      	movs	r2, #3
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	43db      	mvns	r3, r3
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	4013      	ands	r3, r2
 800333a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f003 0203 	and.w	r2, r3, #3
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	4313      	orrs	r3, r2
 8003350:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 80a2 	beq.w	80034aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	4b57      	ldr	r3, [pc, #348]	; (80034c8 <HAL_GPIO_Init+0x2e8>)
 800336c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336e:	4a56      	ldr	r2, [pc, #344]	; (80034c8 <HAL_GPIO_Init+0x2e8>)
 8003370:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003374:	6453      	str	r3, [r2, #68]	; 0x44
 8003376:	4b54      	ldr	r3, [pc, #336]	; (80034c8 <HAL_GPIO_Init+0x2e8>)
 8003378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800337a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003382:	4a52      	ldr	r2, [pc, #328]	; (80034cc <HAL_GPIO_Init+0x2ec>)
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	089b      	lsrs	r3, r3, #2
 8003388:	3302      	adds	r3, #2
 800338a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800338e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	f003 0303 	and.w	r3, r3, #3
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	220f      	movs	r2, #15
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
 800339e:	43db      	mvns	r3, r3
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	4013      	ands	r3, r2
 80033a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a49      	ldr	r2, [pc, #292]	; (80034d0 <HAL_GPIO_Init+0x2f0>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d019      	beq.n	80033e2 <HAL_GPIO_Init+0x202>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a48      	ldr	r2, [pc, #288]	; (80034d4 <HAL_GPIO_Init+0x2f4>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d013      	beq.n	80033de <HAL_GPIO_Init+0x1fe>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a47      	ldr	r2, [pc, #284]	; (80034d8 <HAL_GPIO_Init+0x2f8>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d00d      	beq.n	80033da <HAL_GPIO_Init+0x1fa>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a46      	ldr	r2, [pc, #280]	; (80034dc <HAL_GPIO_Init+0x2fc>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d007      	beq.n	80033d6 <HAL_GPIO_Init+0x1f6>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a45      	ldr	r2, [pc, #276]	; (80034e0 <HAL_GPIO_Init+0x300>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d101      	bne.n	80033d2 <HAL_GPIO_Init+0x1f2>
 80033ce:	2304      	movs	r3, #4
 80033d0:	e008      	b.n	80033e4 <HAL_GPIO_Init+0x204>
 80033d2:	2307      	movs	r3, #7
 80033d4:	e006      	b.n	80033e4 <HAL_GPIO_Init+0x204>
 80033d6:	2303      	movs	r3, #3
 80033d8:	e004      	b.n	80033e4 <HAL_GPIO_Init+0x204>
 80033da:	2302      	movs	r3, #2
 80033dc:	e002      	b.n	80033e4 <HAL_GPIO_Init+0x204>
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <HAL_GPIO_Init+0x204>
 80033e2:	2300      	movs	r3, #0
 80033e4:	69fa      	ldr	r2, [r7, #28]
 80033e6:	f002 0203 	and.w	r2, r2, #3
 80033ea:	0092      	lsls	r2, r2, #2
 80033ec:	4093      	lsls	r3, r2
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033f4:	4935      	ldr	r1, [pc, #212]	; (80034cc <HAL_GPIO_Init+0x2ec>)
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	089b      	lsrs	r3, r3, #2
 80033fa:	3302      	adds	r3, #2
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003402:	4b38      	ldr	r3, [pc, #224]	; (80034e4 <HAL_GPIO_Init+0x304>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	43db      	mvns	r3, r3
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	4013      	ands	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	4313      	orrs	r3, r2
 8003424:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003426:	4a2f      	ldr	r2, [pc, #188]	; (80034e4 <HAL_GPIO_Init+0x304>)
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800342c:	4b2d      	ldr	r3, [pc, #180]	; (80034e4 <HAL_GPIO_Init+0x304>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	43db      	mvns	r3, r3
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	4013      	ands	r3, r2
 800343a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d003      	beq.n	8003450 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	4313      	orrs	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003450:	4a24      	ldr	r2, [pc, #144]	; (80034e4 <HAL_GPIO_Init+0x304>)
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003456:	4b23      	ldr	r3, [pc, #140]	; (80034e4 <HAL_GPIO_Init+0x304>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	43db      	mvns	r3, r3
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	4013      	ands	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	4313      	orrs	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800347a:	4a1a      	ldr	r2, [pc, #104]	; (80034e4 <HAL_GPIO_Init+0x304>)
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003480:	4b18      	ldr	r3, [pc, #96]	; (80034e4 <HAL_GPIO_Init+0x304>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	43db      	mvns	r3, r3
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4013      	ands	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034a4:	4a0f      	ldr	r2, [pc, #60]	; (80034e4 <HAL_GPIO_Init+0x304>)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	3301      	adds	r3, #1
 80034ae:	61fb      	str	r3, [r7, #28]
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	2b0f      	cmp	r3, #15
 80034b4:	f67f aea2 	bls.w	80031fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034b8:	bf00      	nop
 80034ba:	bf00      	nop
 80034bc:	3724      	adds	r7, #36	; 0x24
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	40023800 	.word	0x40023800
 80034cc:	40013800 	.word	0x40013800
 80034d0:	40020000 	.word	0x40020000
 80034d4:	40020400 	.word	0x40020400
 80034d8:	40020800 	.word	0x40020800
 80034dc:	40020c00 	.word	0x40020c00
 80034e0:	40021000 	.word	0x40021000
 80034e4:	40013c00 	.word	0x40013c00

080034e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	460b      	mov	r3, r1
 80034f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691a      	ldr	r2, [r3, #16]
 80034f8:	887b      	ldrh	r3, [r7, #2]
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d002      	beq.n	8003506 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003500:	2301      	movs	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
 8003504:	e001      	b.n	800350a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003506:	2300      	movs	r3, #0
 8003508:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800350a:	7bfb      	ldrb	r3, [r7, #15]
}
 800350c:	4618      	mov	r0, r3
 800350e:	3714      	adds	r7, #20
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	460b      	mov	r3, r1
 8003522:	807b      	strh	r3, [r7, #2]
 8003524:	4613      	mov	r3, r2
 8003526:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003528:	787b      	ldrb	r3, [r7, #1]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800352e:	887a      	ldrh	r2, [r7, #2]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003534:	e003      	b.n	800353e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003536:	887b      	ldrh	r3, [r7, #2]
 8003538:	041a      	lsls	r2, r3, #16
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	619a      	str	r2, [r3, #24]
}
 800353e:	bf00      	nop
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800354a:	b480      	push	{r7}
 800354c:	b085      	sub	sp, #20
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
 8003552:	460b      	mov	r3, r1
 8003554:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800355c:	887a      	ldrh	r2, [r7, #2]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	4013      	ands	r3, r2
 8003562:	041a      	lsls	r2, r3, #16
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	43d9      	mvns	r1, r3
 8003568:	887b      	ldrh	r3, [r7, #2]
 800356a:	400b      	ands	r3, r1
 800356c:	431a      	orrs	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	619a      	str	r2, [r3, #24]
}
 8003572:	bf00      	nop
 8003574:	3714      	adds	r7, #20
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
	...

08003580 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800358a:	4b08      	ldr	r3, [pc, #32]	; (80035ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800358c:	695a      	ldr	r2, [r3, #20]
 800358e:	88fb      	ldrh	r3, [r7, #6]
 8003590:	4013      	ands	r3, r2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d006      	beq.n	80035a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003596:	4a05      	ldr	r2, [pc, #20]	; (80035ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800359c:	88fb      	ldrh	r3, [r7, #6]
 800359e:	4618      	mov	r0, r3
 80035a0:	f7fe faa8 	bl	8001af4 <HAL_GPIO_EXTI_Callback>
  }
}
 80035a4:	bf00      	nop
 80035a6:	3708      	adds	r7, #8
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	40013c00 	.word	0x40013c00

080035b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e12b      	b.n	800381a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d106      	bne.n	80035dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7fd fdde 	bl	8001198 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2224      	movs	r2, #36	; 0x24
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 0201 	bic.w	r2, r2, #1
 80035f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003602:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003612:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003614:	f001 fd06 	bl	8005024 <HAL_RCC_GetPCLK1Freq>
 8003618:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	4a81      	ldr	r2, [pc, #516]	; (8003824 <HAL_I2C_Init+0x274>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d807      	bhi.n	8003634 <HAL_I2C_Init+0x84>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4a80      	ldr	r2, [pc, #512]	; (8003828 <HAL_I2C_Init+0x278>)
 8003628:	4293      	cmp	r3, r2
 800362a:	bf94      	ite	ls
 800362c:	2301      	movls	r3, #1
 800362e:	2300      	movhi	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	e006      	b.n	8003642 <HAL_I2C_Init+0x92>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	4a7d      	ldr	r2, [pc, #500]	; (800382c <HAL_I2C_Init+0x27c>)
 8003638:	4293      	cmp	r3, r2
 800363a:	bf94      	ite	ls
 800363c:	2301      	movls	r3, #1
 800363e:	2300      	movhi	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e0e7      	b.n	800381a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	4a78      	ldr	r2, [pc, #480]	; (8003830 <HAL_I2C_Init+0x280>)
 800364e:	fba2 2303 	umull	r2, r3, r2, r3
 8003652:	0c9b      	lsrs	r3, r3, #18
 8003654:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	430a      	orrs	r2, r1
 8003668:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	4a6a      	ldr	r2, [pc, #424]	; (8003824 <HAL_I2C_Init+0x274>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d802      	bhi.n	8003684 <HAL_I2C_Init+0xd4>
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	3301      	adds	r3, #1
 8003682:	e009      	b.n	8003698 <HAL_I2C_Init+0xe8>
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800368a:	fb02 f303 	mul.w	r3, r2, r3
 800368e:	4a69      	ldr	r2, [pc, #420]	; (8003834 <HAL_I2C_Init+0x284>)
 8003690:	fba2 2303 	umull	r2, r3, r2, r3
 8003694:	099b      	lsrs	r3, r3, #6
 8003696:	3301      	adds	r3, #1
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6812      	ldr	r2, [r2, #0]
 800369c:	430b      	orrs	r3, r1
 800369e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	495c      	ldr	r1, [pc, #368]	; (8003824 <HAL_I2C_Init+0x274>)
 80036b4:	428b      	cmp	r3, r1
 80036b6:	d819      	bhi.n	80036ec <HAL_I2C_Init+0x13c>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	1e59      	subs	r1, r3, #1
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80036c6:	1c59      	adds	r1, r3, #1
 80036c8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036cc:	400b      	ands	r3, r1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00a      	beq.n	80036e8 <HAL_I2C_Init+0x138>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	1e59      	subs	r1, r3, #1
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80036e0:	3301      	adds	r3, #1
 80036e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e6:	e051      	b.n	800378c <HAL_I2C_Init+0x1dc>
 80036e8:	2304      	movs	r3, #4
 80036ea:	e04f      	b.n	800378c <HAL_I2C_Init+0x1dc>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d111      	bne.n	8003718 <HAL_I2C_Init+0x168>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	1e58      	subs	r0, r3, #1
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6859      	ldr	r1, [r3, #4]
 80036fc:	460b      	mov	r3, r1
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	440b      	add	r3, r1
 8003702:	fbb0 f3f3 	udiv	r3, r0, r3
 8003706:	3301      	adds	r3, #1
 8003708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800370c:	2b00      	cmp	r3, #0
 800370e:	bf0c      	ite	eq
 8003710:	2301      	moveq	r3, #1
 8003712:	2300      	movne	r3, #0
 8003714:	b2db      	uxtb	r3, r3
 8003716:	e012      	b.n	800373e <HAL_I2C_Init+0x18e>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	1e58      	subs	r0, r3, #1
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6859      	ldr	r1, [r3, #4]
 8003720:	460b      	mov	r3, r1
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	440b      	add	r3, r1
 8003726:	0099      	lsls	r1, r3, #2
 8003728:	440b      	add	r3, r1
 800372a:	fbb0 f3f3 	udiv	r3, r0, r3
 800372e:	3301      	adds	r3, #1
 8003730:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003734:	2b00      	cmp	r3, #0
 8003736:	bf0c      	ite	eq
 8003738:	2301      	moveq	r3, #1
 800373a:	2300      	movne	r3, #0
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <HAL_I2C_Init+0x196>
 8003742:	2301      	movs	r3, #1
 8003744:	e022      	b.n	800378c <HAL_I2C_Init+0x1dc>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10e      	bne.n	800376c <HAL_I2C_Init+0x1bc>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	1e58      	subs	r0, r3, #1
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6859      	ldr	r1, [r3, #4]
 8003756:	460b      	mov	r3, r1
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	440b      	add	r3, r1
 800375c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003760:	3301      	adds	r3, #1
 8003762:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003766:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800376a:	e00f      	b.n	800378c <HAL_I2C_Init+0x1dc>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	1e58      	subs	r0, r3, #1
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6859      	ldr	r1, [r3, #4]
 8003774:	460b      	mov	r3, r1
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	0099      	lsls	r1, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003782:	3301      	adds	r3, #1
 8003784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003788:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	6809      	ldr	r1, [r1, #0]
 8003790:	4313      	orrs	r3, r2
 8003792:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	69da      	ldr	r2, [r3, #28]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	431a      	orrs	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6911      	ldr	r1, [r2, #16]
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	68d2      	ldr	r2, [r2, #12]
 80037c6:	4311      	orrs	r1, r2
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6812      	ldr	r2, [r2, #0]
 80037cc:	430b      	orrs	r3, r1
 80037ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	695a      	ldr	r2, [r3, #20]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	431a      	orrs	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	430a      	orrs	r2, r1
 80037ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f042 0201 	orr.w	r2, r2, #1
 80037fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2220      	movs	r2, #32
 8003806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	000186a0 	.word	0x000186a0
 8003828:	001e847f 	.word	0x001e847f
 800382c:	003d08ff 	.word	0x003d08ff
 8003830:	431bde83 	.word	0x431bde83
 8003834:	10624dd3 	.word	0x10624dd3

08003838 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b088      	sub	sp, #32
 800383c:	af02      	add	r7, sp, #8
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	4608      	mov	r0, r1
 8003842:	4611      	mov	r1, r2
 8003844:	461a      	mov	r2, r3
 8003846:	4603      	mov	r3, r0
 8003848:	817b      	strh	r3, [r7, #10]
 800384a:	460b      	mov	r3, r1
 800384c:	813b      	strh	r3, [r7, #8]
 800384e:	4613      	mov	r3, r2
 8003850:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003852:	f7ff faf1 	bl	8002e38 <HAL_GetTick>
 8003856:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b20      	cmp	r3, #32
 8003862:	f040 80d9 	bne.w	8003a18 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	9300      	str	r3, [sp, #0]
 800386a:	2319      	movs	r3, #25
 800386c:	2201      	movs	r2, #1
 800386e:	496d      	ldr	r1, [pc, #436]	; (8003a24 <HAL_I2C_Mem_Write+0x1ec>)
 8003870:	68f8      	ldr	r0, [r7, #12]
 8003872:	f000 fdad 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800387c:	2302      	movs	r3, #2
 800387e:	e0cc      	b.n	8003a1a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003886:	2b01      	cmp	r3, #1
 8003888:	d101      	bne.n	800388e <HAL_I2C_Mem_Write+0x56>
 800388a:	2302      	movs	r3, #2
 800388c:	e0c5      	b.n	8003a1a <HAL_I2C_Mem_Write+0x1e2>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0301 	and.w	r3, r3, #1
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d007      	beq.n	80038b4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f042 0201 	orr.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2221      	movs	r2, #33	; 0x21
 80038c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2240      	movs	r2, #64	; 0x40
 80038d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a3a      	ldr	r2, [r7, #32]
 80038de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80038e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	4a4d      	ldr	r2, [pc, #308]	; (8003a28 <HAL_I2C_Mem_Write+0x1f0>)
 80038f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038f6:	88f8      	ldrh	r0, [r7, #6]
 80038f8:	893a      	ldrh	r2, [r7, #8]
 80038fa:	8979      	ldrh	r1, [r7, #10]
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	9301      	str	r3, [sp, #4]
 8003900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	4603      	mov	r3, r0
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f000 fbe4 	bl	80040d4 <I2C_RequestMemoryWrite>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d052      	beq.n	80039b8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e081      	b.n	8003a1a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 fe2e 	bl	800457c <I2C_WaitOnTXEFlagUntilTimeout>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00d      	beq.n	8003942 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392a:	2b04      	cmp	r3, #4
 800392c:	d107      	bne.n	800393e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800393c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e06b      	b.n	8003a1a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003946:	781a      	ldrb	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800395c:	3b01      	subs	r3, #1
 800395e:	b29a      	uxth	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003968:	b29b      	uxth	r3, r3
 800396a:	3b01      	subs	r3, #1
 800396c:	b29a      	uxth	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	695b      	ldr	r3, [r3, #20]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b04      	cmp	r3, #4
 800397e:	d11b      	bne.n	80039b8 <HAL_I2C_Mem_Write+0x180>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003984:	2b00      	cmp	r3, #0
 8003986:	d017      	beq.n	80039b8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398c:	781a      	ldrb	r2, [r3, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003998:	1c5a      	adds	r2, r3, #1
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	3b01      	subs	r3, #1
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1aa      	bne.n	8003916 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039c0:	697a      	ldr	r2, [r7, #20]
 80039c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 fe1a 	bl	80045fe <I2C_WaitOnBTFFlagUntilTimeout>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d00d      	beq.n	80039ec <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d4:	2b04      	cmp	r3, #4
 80039d6:	d107      	bne.n	80039e8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039e6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e016      	b.n	8003a1a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2220      	movs	r2, #32
 8003a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a14:	2300      	movs	r3, #0
 8003a16:	e000      	b.n	8003a1a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a18:	2302      	movs	r3, #2
  }
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3718      	adds	r7, #24
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	00100002 	.word	0x00100002
 8003a28:	ffff0000 	.word	0xffff0000

08003a2c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b08c      	sub	sp, #48	; 0x30
 8003a30:	af02      	add	r7, sp, #8
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	4608      	mov	r0, r1
 8003a36:	4611      	mov	r1, r2
 8003a38:	461a      	mov	r2, r3
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	817b      	strh	r3, [r7, #10]
 8003a3e:	460b      	mov	r3, r1
 8003a40:	813b      	strh	r3, [r7, #8]
 8003a42:	4613      	mov	r3, r2
 8003a44:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a46:	f7ff f9f7 	bl	8002e38 <HAL_GetTick>
 8003a4a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	2b20      	cmp	r3, #32
 8003a56:	f040 8208 	bne.w	8003e6a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	2319      	movs	r3, #25
 8003a60:	2201      	movs	r2, #1
 8003a62:	497b      	ldr	r1, [pc, #492]	; (8003c50 <HAL_I2C_Mem_Read+0x224>)
 8003a64:	68f8      	ldr	r0, [r7, #12]
 8003a66:	f000 fcb3 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d001      	beq.n	8003a74 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a70:	2302      	movs	r3, #2
 8003a72:	e1fb      	b.n	8003e6c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d101      	bne.n	8003a82 <HAL_I2C_Mem_Read+0x56>
 8003a7e:	2302      	movs	r3, #2
 8003a80:	e1f4      	b.n	8003e6c <HAL_I2C_Mem_Read+0x440>
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2201      	movs	r2, #1
 8003a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d007      	beq.n	8003aa8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f042 0201 	orr.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ab6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2222      	movs	r2, #34	; 0x22
 8003abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2240      	movs	r2, #64	; 0x40
 8003ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ad2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003ad8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ade:	b29a      	uxth	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	4a5b      	ldr	r2, [pc, #364]	; (8003c54 <HAL_I2C_Mem_Read+0x228>)
 8003ae8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003aea:	88f8      	ldrh	r0, [r7, #6]
 8003aec:	893a      	ldrh	r2, [r7, #8]
 8003aee:	8979      	ldrh	r1, [r7, #10]
 8003af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af2:	9301      	str	r3, [sp, #4]
 8003af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003af6:	9300      	str	r3, [sp, #0]
 8003af8:	4603      	mov	r3, r0
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 fb80 	bl	8004200 <I2C_RequestMemoryRead>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e1b0      	b.n	8003e6c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d113      	bne.n	8003b3a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b12:	2300      	movs	r3, #0
 8003b14:	623b      	str	r3, [r7, #32]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	623b      	str	r3, [r7, #32]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	623b      	str	r3, [r7, #32]
 8003b26:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b36:	601a      	str	r2, [r3, #0]
 8003b38:	e184      	b.n	8003e44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d11b      	bne.n	8003b7a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b52:	2300      	movs	r3, #0
 8003b54:	61fb      	str	r3, [r7, #28]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	61fb      	str	r3, [r7, #28]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	61fb      	str	r3, [r7, #28]
 8003b66:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	e164      	b.n	8003e44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d11b      	bne.n	8003bba <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b90:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ba0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	61bb      	str	r3, [r7, #24]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	61bb      	str	r3, [r7, #24]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	61bb      	str	r3, [r7, #24]
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	e144      	b.n	8003e44 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bba:	2300      	movs	r3, #0
 8003bbc:	617b      	str	r3, [r7, #20]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	695b      	ldr	r3, [r3, #20]
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	617b      	str	r3, [r7, #20]
 8003bce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003bd0:	e138      	b.n	8003e44 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd6:	2b03      	cmp	r3, #3
 8003bd8:	f200 80f1 	bhi.w	8003dbe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d123      	bne.n	8003c2c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003be6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 fd49 	bl	8004680 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e139      	b.n	8003e6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	691a      	ldr	r2, [r3, #16]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c02:	b2d2      	uxtb	r2, r2
 8003c04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0a:	1c5a      	adds	r2, r3, #1
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c14:	3b01      	subs	r3, #1
 8003c16:	b29a      	uxth	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	3b01      	subs	r3, #1
 8003c24:	b29a      	uxth	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c2a:	e10b      	b.n	8003e44 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d14e      	bne.n	8003cd2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	4906      	ldr	r1, [pc, #24]	; (8003c58 <HAL_I2C_Mem_Read+0x22c>)
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	f000 fbc6 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d008      	beq.n	8003c5c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e10e      	b.n	8003e6c <HAL_I2C_Mem_Read+0x440>
 8003c4e:	bf00      	nop
 8003c50:	00100002 	.word	0x00100002
 8003c54:	ffff0000 	.word	0xffff0000
 8003c58:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	691a      	ldr	r2, [r3, #16]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c76:	b2d2      	uxtb	r2, r2
 8003c78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7e:	1c5a      	adds	r2, r3, #1
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	3b01      	subs	r3, #1
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	691a      	ldr	r2, [r3, #16]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca8:	b2d2      	uxtb	r2, r2
 8003caa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb0:	1c5a      	adds	r2, r3, #1
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cd0:	e0b8      	b.n	8003e44 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cd8:	2200      	movs	r2, #0
 8003cda:	4966      	ldr	r1, [pc, #408]	; (8003e74 <HAL_I2C_Mem_Read+0x448>)
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f000 fb77 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e0bf      	b.n	8003e6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	691a      	ldr	r2, [r3, #16]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	b2d2      	uxtb	r2, r2
 8003d08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0e:	1c5a      	adds	r2, r3, #1
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	3b01      	subs	r3, #1
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d30:	9300      	str	r3, [sp, #0]
 8003d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d34:	2200      	movs	r2, #0
 8003d36:	494f      	ldr	r1, [pc, #316]	; (8003e74 <HAL_I2C_Mem_Read+0x448>)
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f000 fb49 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e091      	b.n	8003e6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	691a      	ldr	r2, [r3, #16]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d62:	b2d2      	uxtb	r2, r2
 8003d64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6a:	1c5a      	adds	r2, r3, #1
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d74:	3b01      	subs	r3, #1
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	3b01      	subs	r3, #1
 8003d84:	b29a      	uxth	r2, r3
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	691a      	ldr	r2, [r3, #16]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d94:	b2d2      	uxtb	r2, r2
 8003d96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9c:	1c5a      	adds	r2, r3, #1
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	3b01      	subs	r3, #1
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003dbc:	e042      	b.n	8003e44 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dc0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 fc5c 	bl	8004680 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e04c      	b.n	8003e6c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	691a      	ldr	r2, [r3, #16]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ddc:	b2d2      	uxtb	r2, r2
 8003dde:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de4:	1c5a      	adds	r2, r3, #1
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dee:	3b01      	subs	r3, #1
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	3b01      	subs	r3, #1
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	f003 0304 	and.w	r3, r3, #4
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	d118      	bne.n	8003e44 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	691a      	ldr	r2, [r3, #16]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1c:	b2d2      	uxtb	r2, r2
 8003e1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e24:	1c5a      	adds	r2, r3, #1
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f47f aec2 	bne.w	8003bd2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2220      	movs	r2, #32
 8003e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e66:	2300      	movs	r3, #0
 8003e68:	e000      	b.n	8003e6c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003e6a:	2302      	movs	r3, #2
  }
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3728      	adds	r7, #40	; 0x28
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	00010004 	.word	0x00010004

08003e78 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b08a      	sub	sp, #40	; 0x28
 8003e7c:	af02      	add	r7, sp, #8
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	607a      	str	r2, [r7, #4]
 8003e82:	603b      	str	r3, [r7, #0]
 8003e84:	460b      	mov	r3, r1
 8003e86:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003e88:	f7fe ffd6 	bl	8002e38 <HAL_GetTick>
 8003e8c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	2b20      	cmp	r3, #32
 8003e9c:	f040 8111 	bne.w	80040c2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	9300      	str	r3, [sp, #0]
 8003ea4:	2319      	movs	r3, #25
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	4988      	ldr	r1, [pc, #544]	; (80040cc <HAL_I2C_IsDeviceReady+0x254>)
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f000 fa90 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d001      	beq.n	8003eba <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	e104      	b.n	80040c4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d101      	bne.n	8003ec8 <HAL_I2C_IsDeviceReady+0x50>
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	e0fd      	b.n	80040c4 <HAL_I2C_IsDeviceReady+0x24c>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d007      	beq.n	8003eee <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f042 0201 	orr.w	r2, r2, #1
 8003eec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003efc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2224      	movs	r2, #36	; 0x24
 8003f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	4a70      	ldr	r2, [pc, #448]	; (80040d0 <HAL_I2C_IsDeviceReady+0x258>)
 8003f10:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f20:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	9300      	str	r3, [sp, #0]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f000 fa4e 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00d      	beq.n	8003f56 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f48:	d103      	bne.n	8003f52 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f50:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e0b6      	b.n	80040c4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f56:	897b      	ldrh	r3, [r7, #10]
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f64:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003f66:	f7fe ff67 	bl	8002e38 <HAL_GetTick>
 8003f6a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	695b      	ldr	r3, [r3, #20]
 8003f72:	f003 0302 	and.w	r3, r3, #2
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	bf0c      	ite	eq
 8003f7a:	2301      	moveq	r3, #1
 8003f7c:	2300      	movne	r3, #0
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	695b      	ldr	r3, [r3, #20]
 8003f88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f90:	bf0c      	ite	eq
 8003f92:	2301      	moveq	r3, #1
 8003f94:	2300      	movne	r3, #0
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003f9a:	e025      	b.n	8003fe8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f9c:	f7fe ff4c 	bl	8002e38 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d302      	bcc.n	8003fb2 <HAL_I2C_IsDeviceReady+0x13a>
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d103      	bne.n	8003fba <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	22a0      	movs	r2, #160	; 0xa0
 8003fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	bf0c      	ite	eq
 8003fc8:	2301      	moveq	r3, #1
 8003fca:	2300      	movne	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fde:	bf0c      	ite	eq
 8003fe0:	2301      	moveq	r3, #1
 8003fe2:	2300      	movne	r3, #0
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2ba0      	cmp	r3, #160	; 0xa0
 8003ff2:	d005      	beq.n	8004000 <HAL_I2C_IsDeviceReady+0x188>
 8003ff4:	7dfb      	ldrb	r3, [r7, #23]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d102      	bne.n	8004000 <HAL_I2C_IsDeviceReady+0x188>
 8003ffa:	7dbb      	ldrb	r3, [r7, #22]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d0cd      	beq.n	8003f9c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2220      	movs	r2, #32
 8004004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b02      	cmp	r3, #2
 8004014:	d129      	bne.n	800406a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004024:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004026:	2300      	movs	r3, #0
 8004028:	613b      	str	r3, [r7, #16]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	695b      	ldr	r3, [r3, #20]
 8004030:	613b      	str	r3, [r7, #16]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	9300      	str	r3, [sp, #0]
 8004040:	2319      	movs	r3, #25
 8004042:	2201      	movs	r2, #1
 8004044:	4921      	ldr	r1, [pc, #132]	; (80040cc <HAL_I2C_IsDeviceReady+0x254>)
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 f9c2 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e036      	b.n	80040c4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2220      	movs	r2, #32
 800405a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	e02c      	b.n	80040c4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004078:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004082:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	9300      	str	r3, [sp, #0]
 8004088:	2319      	movs	r3, #25
 800408a:	2201      	movs	r2, #1
 800408c:	490f      	ldr	r1, [pc, #60]	; (80040cc <HAL_I2C_IsDeviceReady+0x254>)
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 f99e 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e012      	b.n	80040c4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	3301      	adds	r3, #1
 80040a2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	f4ff af32 	bcc.w	8003f12 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2220      	movs	r2, #32
 80040b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e000      	b.n	80040c4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80040c2:	2302      	movs	r3, #2
  }
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3720      	adds	r7, #32
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	00100002 	.word	0x00100002
 80040d0:	ffff0000 	.word	0xffff0000

080040d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b088      	sub	sp, #32
 80040d8:	af02      	add	r7, sp, #8
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	4608      	mov	r0, r1
 80040de:	4611      	mov	r1, r2
 80040e0:	461a      	mov	r2, r3
 80040e2:	4603      	mov	r3, r0
 80040e4:	817b      	strh	r3, [r7, #10]
 80040e6:	460b      	mov	r3, r1
 80040e8:	813b      	strh	r3, [r7, #8]
 80040ea:	4613      	mov	r3, r2
 80040ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004100:	9300      	str	r3, [sp, #0]
 8004102:	6a3b      	ldr	r3, [r7, #32]
 8004104:	2200      	movs	r2, #0
 8004106:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 f960 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00d      	beq.n	8004132 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004124:	d103      	bne.n	800412e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f44f 7200 	mov.w	r2, #512	; 0x200
 800412c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e05f      	b.n	80041f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004132:	897b      	ldrh	r3, [r7, #10]
 8004134:	b2db      	uxtb	r3, r3
 8004136:	461a      	mov	r2, r3
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004140:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004144:	6a3a      	ldr	r2, [r7, #32]
 8004146:	492d      	ldr	r1, [pc, #180]	; (80041fc <I2C_RequestMemoryWrite+0x128>)
 8004148:	68f8      	ldr	r0, [r7, #12]
 800414a:	f000 f998 	bl	800447e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e04c      	b.n	80041f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004158:	2300      	movs	r3, #0
 800415a:	617b      	str	r3, [r7, #20]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	617b      	str	r3, [r7, #20]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	617b      	str	r3, [r7, #20]
 800416c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800416e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004170:	6a39      	ldr	r1, [r7, #32]
 8004172:	68f8      	ldr	r0, [r7, #12]
 8004174:	f000 fa02 	bl	800457c <I2C_WaitOnTXEFlagUntilTimeout>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00d      	beq.n	800419a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004182:	2b04      	cmp	r3, #4
 8004184:	d107      	bne.n	8004196 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004194:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e02b      	b.n	80041f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800419a:	88fb      	ldrh	r3, [r7, #6]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d105      	bne.n	80041ac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041a0:	893b      	ldrh	r3, [r7, #8]
 80041a2:	b2da      	uxtb	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	611a      	str	r2, [r3, #16]
 80041aa:	e021      	b.n	80041f0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041ac:	893b      	ldrh	r3, [r7, #8]
 80041ae:	0a1b      	lsrs	r3, r3, #8
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	b2da      	uxtb	r2, r3
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041bc:	6a39      	ldr	r1, [r7, #32]
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f000 f9dc 	bl	800457c <I2C_WaitOnTXEFlagUntilTimeout>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00d      	beq.n	80041e6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	d107      	bne.n	80041e2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e005      	b.n	80041f2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041e6:	893b      	ldrh	r3, [r7, #8]
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3718      	adds	r7, #24
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	00010002 	.word	0x00010002

08004200 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b088      	sub	sp, #32
 8004204:	af02      	add	r7, sp, #8
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	4608      	mov	r0, r1
 800420a:	4611      	mov	r1, r2
 800420c:	461a      	mov	r2, r3
 800420e:	4603      	mov	r3, r0
 8004210:	817b      	strh	r3, [r7, #10]
 8004212:	460b      	mov	r3, r1
 8004214:	813b      	strh	r3, [r7, #8]
 8004216:	4613      	mov	r3, r2
 8004218:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004228:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004238:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	6a3b      	ldr	r3, [r7, #32]
 8004240:	2200      	movs	r2, #0
 8004242:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 f8c2 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00d      	beq.n	800426e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800425c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004260:	d103      	bne.n	800426a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004268:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e0aa      	b.n	80043c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800426e:	897b      	ldrh	r3, [r7, #10]
 8004270:	b2db      	uxtb	r3, r3
 8004272:	461a      	mov	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800427c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800427e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004280:	6a3a      	ldr	r2, [r7, #32]
 8004282:	4952      	ldr	r1, [pc, #328]	; (80043cc <I2C_RequestMemoryRead+0x1cc>)
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f000 f8fa 	bl	800447e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d001      	beq.n	8004294 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e097      	b.n	80043c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004294:	2300      	movs	r3, #0
 8004296:	617b      	str	r3, [r7, #20]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	695b      	ldr	r3, [r3, #20]
 800429e:	617b      	str	r3, [r7, #20]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	617b      	str	r3, [r7, #20]
 80042a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ac:	6a39      	ldr	r1, [r7, #32]
 80042ae:	68f8      	ldr	r0, [r7, #12]
 80042b0:	f000 f964 	bl	800457c <I2C_WaitOnTXEFlagUntilTimeout>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00d      	beq.n	80042d6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042be:	2b04      	cmp	r3, #4
 80042c0:	d107      	bne.n	80042d2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e076      	b.n	80043c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042d6:	88fb      	ldrh	r3, [r7, #6]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d105      	bne.n	80042e8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042dc:	893b      	ldrh	r3, [r7, #8]
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	611a      	str	r2, [r3, #16]
 80042e6:	e021      	b.n	800432c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80042e8:	893b      	ldrh	r3, [r7, #8]
 80042ea:	0a1b      	lsrs	r3, r3, #8
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	b2da      	uxtb	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042f8:	6a39      	ldr	r1, [r7, #32]
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f000 f93e 	bl	800457c <I2C_WaitOnTXEFlagUntilTimeout>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00d      	beq.n	8004322 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430a:	2b04      	cmp	r3, #4
 800430c:	d107      	bne.n	800431e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800431c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e050      	b.n	80043c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004322:	893b      	ldrh	r3, [r7, #8]
 8004324:	b2da      	uxtb	r2, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800432c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800432e:	6a39      	ldr	r1, [r7, #32]
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	f000 f923 	bl	800457c <I2C_WaitOnTXEFlagUntilTimeout>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00d      	beq.n	8004358 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004340:	2b04      	cmp	r3, #4
 8004342:	d107      	bne.n	8004354 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004352:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e035      	b.n	80043c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004366:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	6a3b      	ldr	r3, [r7, #32]
 800436e:	2200      	movs	r2, #0
 8004370:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	f000 f82b 	bl	80043d0 <I2C_WaitOnFlagUntilTimeout>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00d      	beq.n	800439c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800438e:	d103      	bne.n	8004398 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004396:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e013      	b.n	80043c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800439c:	897b      	ldrh	r3, [r7, #10]
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	f043 0301 	orr.w	r3, r3, #1
 80043a4:	b2da      	uxtb	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ae:	6a3a      	ldr	r2, [r7, #32]
 80043b0:	4906      	ldr	r1, [pc, #24]	; (80043cc <I2C_RequestMemoryRead+0x1cc>)
 80043b2:	68f8      	ldr	r0, [r7, #12]
 80043b4:	f000 f863 	bl	800447e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e000      	b.n	80043c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3718      	adds	r7, #24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	00010002 	.word	0x00010002

080043d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	4613      	mov	r3, r2
 80043de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043e0:	e025      	b.n	800442e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e8:	d021      	beq.n	800442e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ea:	f7fe fd25 	bl	8002e38 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	683a      	ldr	r2, [r7, #0]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d302      	bcc.n	8004400 <I2C_WaitOnFlagUntilTimeout+0x30>
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d116      	bne.n	800442e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2220      	movs	r2, #32
 800440a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	f043 0220 	orr.w	r2, r3, #32
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e023      	b.n	8004476 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	0c1b      	lsrs	r3, r3, #16
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b01      	cmp	r3, #1
 8004436:	d10d      	bne.n	8004454 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	43da      	mvns	r2, r3
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	4013      	ands	r3, r2
 8004444:	b29b      	uxth	r3, r3
 8004446:	2b00      	cmp	r3, #0
 8004448:	bf0c      	ite	eq
 800444a:	2301      	moveq	r3, #1
 800444c:	2300      	movne	r3, #0
 800444e:	b2db      	uxtb	r3, r3
 8004450:	461a      	mov	r2, r3
 8004452:	e00c      	b.n	800446e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	43da      	mvns	r2, r3
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	4013      	ands	r3, r2
 8004460:	b29b      	uxth	r3, r3
 8004462:	2b00      	cmp	r3, #0
 8004464:	bf0c      	ite	eq
 8004466:	2301      	moveq	r3, #1
 8004468:	2300      	movne	r3, #0
 800446a:	b2db      	uxtb	r3, r3
 800446c:	461a      	mov	r2, r3
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	429a      	cmp	r2, r3
 8004472:	d0b6      	beq.n	80043e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3710      	adds	r7, #16
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}

0800447e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800447e:	b580      	push	{r7, lr}
 8004480:	b084      	sub	sp, #16
 8004482:	af00      	add	r7, sp, #0
 8004484:	60f8      	str	r0, [r7, #12]
 8004486:	60b9      	str	r1, [r7, #8]
 8004488:	607a      	str	r2, [r7, #4]
 800448a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800448c:	e051      	b.n	8004532 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004498:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800449c:	d123      	bne.n	80044e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044ac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044b6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2200      	movs	r2, #0
 80044bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2220      	movs	r2, #32
 80044c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d2:	f043 0204 	orr.w	r2, r3, #4
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e046      	b.n	8004574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ec:	d021      	beq.n	8004532 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ee:	f7fe fca3 	bl	8002e38 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d302      	bcc.n	8004504 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d116      	bne.n	8004532 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2220      	movs	r2, #32
 800450e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	f043 0220 	orr.w	r2, r3, #32
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e020      	b.n	8004574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	0c1b      	lsrs	r3, r3, #16
 8004536:	b2db      	uxtb	r3, r3
 8004538:	2b01      	cmp	r3, #1
 800453a:	d10c      	bne.n	8004556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	43da      	mvns	r2, r3
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	4013      	ands	r3, r2
 8004548:	b29b      	uxth	r3, r3
 800454a:	2b00      	cmp	r3, #0
 800454c:	bf14      	ite	ne
 800454e:	2301      	movne	r3, #1
 8004550:	2300      	moveq	r3, #0
 8004552:	b2db      	uxtb	r3, r3
 8004554:	e00b      	b.n	800456e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	699b      	ldr	r3, [r3, #24]
 800455c:	43da      	mvns	r2, r3
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	4013      	ands	r3, r2
 8004562:	b29b      	uxth	r3, r3
 8004564:	2b00      	cmp	r3, #0
 8004566:	bf14      	ite	ne
 8004568:	2301      	movne	r3, #1
 800456a:	2300      	moveq	r3, #0
 800456c:	b2db      	uxtb	r3, r3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d18d      	bne.n	800448e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004588:	e02d      	b.n	80045e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800458a:	68f8      	ldr	r0, [r7, #12]
 800458c:	f000 f8ce 	bl	800472c <I2C_IsAcknowledgeFailed>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e02d      	b.n	80045f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a0:	d021      	beq.n	80045e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045a2:	f7fe fc49 	bl	8002e38 <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	68ba      	ldr	r2, [r7, #8]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d302      	bcc.n	80045b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d116      	bne.n	80045e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d2:	f043 0220 	orr.w	r2, r3, #32
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e007      	b.n	80045f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	695b      	ldr	r3, [r3, #20]
 80045ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045f0:	2b80      	cmp	r3, #128	; 0x80
 80045f2:	d1ca      	bne.n	800458a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3710      	adds	r7, #16
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}

080045fe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b084      	sub	sp, #16
 8004602:	af00      	add	r7, sp, #0
 8004604:	60f8      	str	r0, [r7, #12]
 8004606:	60b9      	str	r1, [r7, #8]
 8004608:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800460a:	e02d      	b.n	8004668 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f000 f88d 	bl	800472c <I2C_IsAcknowledgeFailed>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e02d      	b.n	8004678 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004622:	d021      	beq.n	8004668 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004624:	f7fe fc08 	bl	8002e38 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	68ba      	ldr	r2, [r7, #8]
 8004630:	429a      	cmp	r2, r3
 8004632:	d302      	bcc.n	800463a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d116      	bne.n	8004668 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2220      	movs	r2, #32
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004654:	f043 0220 	orr.w	r2, r3, #32
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e007      	b.n	8004678 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	f003 0304 	and.w	r3, r3, #4
 8004672:	2b04      	cmp	r3, #4
 8004674:	d1ca      	bne.n	800460c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800468c:	e042      	b.n	8004714 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	695b      	ldr	r3, [r3, #20]
 8004694:	f003 0310 	and.w	r3, r3, #16
 8004698:	2b10      	cmp	r3, #16
 800469a:	d119      	bne.n	80046d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f06f 0210 	mvn.w	r2, #16
 80046a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2220      	movs	r2, #32
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e029      	b.n	8004724 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d0:	f7fe fbb2 	bl	8002e38 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	68ba      	ldr	r2, [r7, #8]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d302      	bcc.n	80046e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d116      	bne.n	8004714 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2220      	movs	r2, #32
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004700:	f043 0220 	orr.w	r2, r3, #32
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e007      	b.n	8004724 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471e:	2b40      	cmp	r3, #64	; 0x40
 8004720:	d1b5      	bne.n	800468e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800473e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004742:	d11b      	bne.n	800477c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800474c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2220      	movs	r2, #32
 8004758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004768:	f043 0204 	orr.w	r2, r3, #4
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
	...

0800478c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e264      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d075      	beq.n	8004896 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047aa:	4ba3      	ldr	r3, [pc, #652]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f003 030c 	and.w	r3, r3, #12
 80047b2:	2b04      	cmp	r3, #4
 80047b4:	d00c      	beq.n	80047d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047b6:	4ba0      	ldr	r3, [pc, #640]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047be:	2b08      	cmp	r3, #8
 80047c0:	d112      	bne.n	80047e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047c2:	4b9d      	ldr	r3, [pc, #628]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047ce:	d10b      	bne.n	80047e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047d0:	4b99      	ldr	r3, [pc, #612]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d05b      	beq.n	8004894 <HAL_RCC_OscConfig+0x108>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d157      	bne.n	8004894 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e23f      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047f0:	d106      	bne.n	8004800 <HAL_RCC_OscConfig+0x74>
 80047f2:	4b91      	ldr	r3, [pc, #580]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a90      	ldr	r2, [pc, #576]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80047f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	e01d      	b.n	800483c <HAL_RCC_OscConfig+0xb0>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004808:	d10c      	bne.n	8004824 <HAL_RCC_OscConfig+0x98>
 800480a:	4b8b      	ldr	r3, [pc, #556]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a8a      	ldr	r2, [pc, #552]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004810:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004814:	6013      	str	r3, [r2, #0]
 8004816:	4b88      	ldr	r3, [pc, #544]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a87      	ldr	r2, [pc, #540]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 800481c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004820:	6013      	str	r3, [r2, #0]
 8004822:	e00b      	b.n	800483c <HAL_RCC_OscConfig+0xb0>
 8004824:	4b84      	ldr	r3, [pc, #528]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a83      	ldr	r2, [pc, #524]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 800482a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800482e:	6013      	str	r3, [r2, #0]
 8004830:	4b81      	ldr	r3, [pc, #516]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a80      	ldr	r2, [pc, #512]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004836:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800483a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d013      	beq.n	800486c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004844:	f7fe faf8 	bl	8002e38 <HAL_GetTick>
 8004848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800484a:	e008      	b.n	800485e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800484c:	f7fe faf4 	bl	8002e38 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b64      	cmp	r3, #100	; 0x64
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e204      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800485e:	4b76      	ldr	r3, [pc, #472]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d0f0      	beq.n	800484c <HAL_RCC_OscConfig+0xc0>
 800486a:	e014      	b.n	8004896 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800486c:	f7fe fae4 	bl	8002e38 <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004872:	e008      	b.n	8004886 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004874:	f7fe fae0 	bl	8002e38 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b64      	cmp	r3, #100	; 0x64
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e1f0      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004886:	4b6c      	ldr	r3, [pc, #432]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1f0      	bne.n	8004874 <HAL_RCC_OscConfig+0xe8>
 8004892:	e000      	b.n	8004896 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004894:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d063      	beq.n	800496a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048a2:	4b65      	ldr	r3, [pc, #404]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f003 030c 	and.w	r3, r3, #12
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00b      	beq.n	80048c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ae:	4b62      	ldr	r3, [pc, #392]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048b6:	2b08      	cmp	r3, #8
 80048b8:	d11c      	bne.n	80048f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ba:	4b5f      	ldr	r3, [pc, #380]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d116      	bne.n	80048f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048c6:	4b5c      	ldr	r3, [pc, #368]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d005      	beq.n	80048de <HAL_RCC_OscConfig+0x152>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d001      	beq.n	80048de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e1c4      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048de:	4b56      	ldr	r3, [pc, #344]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	4952      	ldr	r1, [pc, #328]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048f2:	e03a      	b.n	800496a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d020      	beq.n	800493e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048fc:	4b4f      	ldr	r3, [pc, #316]	; (8004a3c <HAL_RCC_OscConfig+0x2b0>)
 80048fe:	2201      	movs	r2, #1
 8004900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004902:	f7fe fa99 	bl	8002e38 <HAL_GetTick>
 8004906:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004908:	e008      	b.n	800491c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800490a:	f7fe fa95 	bl	8002e38 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	2b02      	cmp	r3, #2
 8004916:	d901      	bls.n	800491c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	e1a5      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800491c:	4b46      	ldr	r3, [pc, #280]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d0f0      	beq.n	800490a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004928:	4b43      	ldr	r3, [pc, #268]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	691b      	ldr	r3, [r3, #16]
 8004934:	00db      	lsls	r3, r3, #3
 8004936:	4940      	ldr	r1, [pc, #256]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004938:	4313      	orrs	r3, r2
 800493a:	600b      	str	r3, [r1, #0]
 800493c:	e015      	b.n	800496a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800493e:	4b3f      	ldr	r3, [pc, #252]	; (8004a3c <HAL_RCC_OscConfig+0x2b0>)
 8004940:	2200      	movs	r2, #0
 8004942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004944:	f7fe fa78 	bl	8002e38 <HAL_GetTick>
 8004948:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800494a:	e008      	b.n	800495e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800494c:	f7fe fa74 	bl	8002e38 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b02      	cmp	r3, #2
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e184      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800495e:	4b36      	ldr	r3, [pc, #216]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0302 	and.w	r3, r3, #2
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1f0      	bne.n	800494c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0308 	and.w	r3, r3, #8
 8004972:	2b00      	cmp	r3, #0
 8004974:	d030      	beq.n	80049d8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d016      	beq.n	80049ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800497e:	4b30      	ldr	r3, [pc, #192]	; (8004a40 <HAL_RCC_OscConfig+0x2b4>)
 8004980:	2201      	movs	r2, #1
 8004982:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004984:	f7fe fa58 	bl	8002e38 <HAL_GetTick>
 8004988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800498a:	e008      	b.n	800499e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800498c:	f7fe fa54 	bl	8002e38 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e164      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800499e:	4b26      	ldr	r3, [pc, #152]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80049a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d0f0      	beq.n	800498c <HAL_RCC_OscConfig+0x200>
 80049aa:	e015      	b.n	80049d8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049ac:	4b24      	ldr	r3, [pc, #144]	; (8004a40 <HAL_RCC_OscConfig+0x2b4>)
 80049ae:	2200      	movs	r2, #0
 80049b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049b2:	f7fe fa41 	bl	8002e38 <HAL_GetTick>
 80049b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049b8:	e008      	b.n	80049cc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049ba:	f7fe fa3d 	bl	8002e38 <HAL_GetTick>
 80049be:	4602      	mov	r2, r0
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d901      	bls.n	80049cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e14d      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049cc:	4b1a      	ldr	r3, [pc, #104]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80049ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049d0:	f003 0302 	and.w	r3, r3, #2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d1f0      	bne.n	80049ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0304 	and.w	r3, r3, #4
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 80a0 	beq.w	8004b26 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049e6:	2300      	movs	r3, #0
 80049e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ea:	4b13      	ldr	r3, [pc, #76]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d10f      	bne.n	8004a16 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049f6:	2300      	movs	r3, #0
 80049f8:	60bb      	str	r3, [r7, #8]
 80049fa:	4b0f      	ldr	r3, [pc, #60]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 80049fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fe:	4a0e      	ldr	r2, [pc, #56]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a04:	6413      	str	r3, [r2, #64]	; 0x40
 8004a06:	4b0c      	ldr	r3, [pc, #48]	; (8004a38 <HAL_RCC_OscConfig+0x2ac>)
 8004a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a0e:	60bb      	str	r3, [r7, #8]
 8004a10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a12:	2301      	movs	r3, #1
 8004a14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a16:	4b0b      	ldr	r3, [pc, #44]	; (8004a44 <HAL_RCC_OscConfig+0x2b8>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d121      	bne.n	8004a66 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a22:	4b08      	ldr	r3, [pc, #32]	; (8004a44 <HAL_RCC_OscConfig+0x2b8>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a07      	ldr	r2, [pc, #28]	; (8004a44 <HAL_RCC_OscConfig+0x2b8>)
 8004a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a2e:	f7fe fa03 	bl	8002e38 <HAL_GetTick>
 8004a32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a34:	e011      	b.n	8004a5a <HAL_RCC_OscConfig+0x2ce>
 8004a36:	bf00      	nop
 8004a38:	40023800 	.word	0x40023800
 8004a3c:	42470000 	.word	0x42470000
 8004a40:	42470e80 	.word	0x42470e80
 8004a44:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a48:	f7fe f9f6 	bl	8002e38 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e106      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a5a:	4b85      	ldr	r3, [pc, #532]	; (8004c70 <HAL_RCC_OscConfig+0x4e4>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d0f0      	beq.n	8004a48 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d106      	bne.n	8004a7c <HAL_RCC_OscConfig+0x2f0>
 8004a6e:	4b81      	ldr	r3, [pc, #516]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a72:	4a80      	ldr	r2, [pc, #512]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004a74:	f043 0301 	orr.w	r3, r3, #1
 8004a78:	6713      	str	r3, [r2, #112]	; 0x70
 8004a7a:	e01c      	b.n	8004ab6 <HAL_RCC_OscConfig+0x32a>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	2b05      	cmp	r3, #5
 8004a82:	d10c      	bne.n	8004a9e <HAL_RCC_OscConfig+0x312>
 8004a84:	4b7b      	ldr	r3, [pc, #492]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a88:	4a7a      	ldr	r2, [pc, #488]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004a8a:	f043 0304 	orr.w	r3, r3, #4
 8004a8e:	6713      	str	r3, [r2, #112]	; 0x70
 8004a90:	4b78      	ldr	r3, [pc, #480]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a94:	4a77      	ldr	r2, [pc, #476]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004a96:	f043 0301 	orr.w	r3, r3, #1
 8004a9a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a9c:	e00b      	b.n	8004ab6 <HAL_RCC_OscConfig+0x32a>
 8004a9e:	4b75      	ldr	r3, [pc, #468]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004aa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa2:	4a74      	ldr	r2, [pc, #464]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004aa4:	f023 0301 	bic.w	r3, r3, #1
 8004aa8:	6713      	str	r3, [r2, #112]	; 0x70
 8004aaa:	4b72      	ldr	r3, [pc, #456]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aae:	4a71      	ldr	r2, [pc, #452]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004ab0:	f023 0304 	bic.w	r3, r3, #4
 8004ab4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d015      	beq.n	8004aea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004abe:	f7fe f9bb 	bl	8002e38 <HAL_GetTick>
 8004ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ac4:	e00a      	b.n	8004adc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ac6:	f7fe f9b7 	bl	8002e38 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d901      	bls.n	8004adc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e0c5      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004adc:	4b65      	ldr	r3, [pc, #404]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d0ee      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x33a>
 8004ae8:	e014      	b.n	8004b14 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aea:	f7fe f9a5 	bl	8002e38 <HAL_GetTick>
 8004aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004af0:	e00a      	b.n	8004b08 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004af2:	f7fe f9a1 	bl	8002e38 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d901      	bls.n	8004b08 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004b04:	2303      	movs	r3, #3
 8004b06:	e0af      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b08:	4b5a      	ldr	r3, [pc, #360]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004b0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d1ee      	bne.n	8004af2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b14:	7dfb      	ldrb	r3, [r7, #23]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d105      	bne.n	8004b26 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b1a:	4b56      	ldr	r3, [pc, #344]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1e:	4a55      	ldr	r2, [pc, #340]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004b20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b24:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	699b      	ldr	r3, [r3, #24]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f000 809b 	beq.w	8004c66 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b30:	4b50      	ldr	r3, [pc, #320]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f003 030c 	and.w	r3, r3, #12
 8004b38:	2b08      	cmp	r3, #8
 8004b3a:	d05c      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d141      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b44:	4b4c      	ldr	r3, [pc, #304]	; (8004c78 <HAL_RCC_OscConfig+0x4ec>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b4a:	f7fe f975 	bl	8002e38 <HAL_GetTick>
 8004b4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b50:	e008      	b.n	8004b64 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b52:	f7fe f971 	bl	8002e38 <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d901      	bls.n	8004b64 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e081      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b64:	4b43      	ldr	r3, [pc, #268]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1f0      	bne.n	8004b52 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	69da      	ldr	r2, [r3, #28]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a1b      	ldr	r3, [r3, #32]
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	019b      	lsls	r3, r3, #6
 8004b80:	431a      	orrs	r2, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b86:	085b      	lsrs	r3, r3, #1
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	041b      	lsls	r3, r3, #16
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b92:	061b      	lsls	r3, r3, #24
 8004b94:	4937      	ldr	r1, [pc, #220]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b9a:	4b37      	ldr	r3, [pc, #220]	; (8004c78 <HAL_RCC_OscConfig+0x4ec>)
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba0:	f7fe f94a 	bl	8002e38 <HAL_GetTick>
 8004ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ba6:	e008      	b.n	8004bba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ba8:	f7fe f946 	bl	8002e38 <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e056      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bba:	4b2e      	ldr	r3, [pc, #184]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d0f0      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x41c>
 8004bc6:	e04e      	b.n	8004c66 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bc8:	4b2b      	ldr	r3, [pc, #172]	; (8004c78 <HAL_RCC_OscConfig+0x4ec>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bce:	f7fe f933 	bl	8002e38 <HAL_GetTick>
 8004bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bd4:	e008      	b.n	8004be8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bd6:	f7fe f92f 	bl	8002e38 <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e03f      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004be8:	4b22      	ldr	r3, [pc, #136]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1f0      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x44a>
 8004bf4:	e037      	b.n	8004c66 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d101      	bne.n	8004c02 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e032      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c02:	4b1c      	ldr	r3, [pc, #112]	; (8004c74 <HAL_RCC_OscConfig+0x4e8>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d028      	beq.n	8004c62 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d121      	bne.n	8004c62 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d11a      	bne.n	8004c62 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c32:	4013      	ands	r3, r2
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c38:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d111      	bne.n	8004c62 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c48:	085b      	lsrs	r3, r3, #1
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d107      	bne.n	8004c62 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d001      	beq.n	8004c66 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e000      	b.n	8004c68 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3718      	adds	r7, #24
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	40007000 	.word	0x40007000
 8004c74:	40023800 	.word	0x40023800
 8004c78:	42470060 	.word	0x42470060

08004c7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d101      	bne.n	8004c90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e0cc      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c90:	4b68      	ldr	r3, [pc, #416]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0307 	and.w	r3, r3, #7
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d90c      	bls.n	8004cb8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c9e:	4b65      	ldr	r3, [pc, #404]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca0:	683a      	ldr	r2, [r7, #0]
 8004ca2:	b2d2      	uxtb	r2, r2
 8004ca4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ca6:	4b63      	ldr	r3, [pc, #396]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0307 	and.w	r3, r3, #7
 8004cae:	683a      	ldr	r2, [r7, #0]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d001      	beq.n	8004cb8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e0b8      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d020      	beq.n	8004d06 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0304 	and.w	r3, r3, #4
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d005      	beq.n	8004cdc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cd0:	4b59      	ldr	r3, [pc, #356]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	4a58      	ldr	r2, [pc, #352]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cda:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0308 	and.w	r3, r3, #8
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d005      	beq.n	8004cf4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ce8:	4b53      	ldr	r3, [pc, #332]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	4a52      	ldr	r2, [pc, #328]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004cee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cf2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cf4:	4b50      	ldr	r3, [pc, #320]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	494d      	ldr	r1, [pc, #308]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d044      	beq.n	8004d9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d107      	bne.n	8004d2a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d1a:	4b47      	ldr	r3, [pc, #284]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d119      	bne.n	8004d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e07f      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d003      	beq.n	8004d3a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d36:	2b03      	cmp	r3, #3
 8004d38:	d107      	bne.n	8004d4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d3a:	4b3f      	ldr	r3, [pc, #252]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d109      	bne.n	8004d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e06f      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d4a:	4b3b      	ldr	r3, [pc, #236]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d101      	bne.n	8004d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e067      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d5a:	4b37      	ldr	r3, [pc, #220]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f023 0203 	bic.w	r2, r3, #3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	4934      	ldr	r1, [pc, #208]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d6c:	f7fe f864 	bl	8002e38 <HAL_GetTick>
 8004d70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d72:	e00a      	b.n	8004d8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d74:	f7fe f860 	bl	8002e38 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e04f      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d8a:	4b2b      	ldr	r3, [pc, #172]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f003 020c 	and.w	r2, r3, #12
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d1eb      	bne.n	8004d74 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d9c:	4b25      	ldr	r3, [pc, #148]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0307 	and.w	r3, r3, #7
 8004da4:	683a      	ldr	r2, [r7, #0]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d20c      	bcs.n	8004dc4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004daa:	4b22      	ldr	r3, [pc, #136]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004dac:	683a      	ldr	r2, [r7, #0]
 8004dae:	b2d2      	uxtb	r2, r2
 8004db0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004db2:	4b20      	ldr	r3, [pc, #128]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	683a      	ldr	r2, [r7, #0]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d001      	beq.n	8004dc4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e032      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0304 	and.w	r3, r3, #4
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d008      	beq.n	8004de2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dd0:	4b19      	ldr	r3, [pc, #100]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	4916      	ldr	r1, [pc, #88]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0308 	and.w	r3, r3, #8
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d009      	beq.n	8004e02 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dee:	4b12      	ldr	r3, [pc, #72]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	490e      	ldr	r1, [pc, #56]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e02:	f000 f821 	bl	8004e48 <HAL_RCC_GetSysClockFreq>
 8004e06:	4602      	mov	r2, r0
 8004e08:	4b0b      	ldr	r3, [pc, #44]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	091b      	lsrs	r3, r3, #4
 8004e0e:	f003 030f 	and.w	r3, r3, #15
 8004e12:	490a      	ldr	r1, [pc, #40]	; (8004e3c <HAL_RCC_ClockConfig+0x1c0>)
 8004e14:	5ccb      	ldrb	r3, [r1, r3]
 8004e16:	fa22 f303 	lsr.w	r3, r2, r3
 8004e1a:	4a09      	ldr	r2, [pc, #36]	; (8004e40 <HAL_RCC_ClockConfig+0x1c4>)
 8004e1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e1e:	4b09      	ldr	r3, [pc, #36]	; (8004e44 <HAL_RCC_ClockConfig+0x1c8>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7fd ffc4 	bl	8002db0 <HAL_InitTick>

  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	40023c00 	.word	0x40023c00
 8004e38:	40023800 	.word	0x40023800
 8004e3c:	080098c4 	.word	0x080098c4
 8004e40:	20000000 	.word	0x20000000
 8004e44:	20000004 	.word	0x20000004

08004e48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004e4c:	b084      	sub	sp, #16
 8004e4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e50:	2300      	movs	r3, #0
 8004e52:	607b      	str	r3, [r7, #4]
 8004e54:	2300      	movs	r3, #0
 8004e56:	60fb      	str	r3, [r7, #12]
 8004e58:	2300      	movs	r3, #0
 8004e5a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e60:	4b67      	ldr	r3, [pc, #412]	; (8005000 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f003 030c 	and.w	r3, r3, #12
 8004e68:	2b08      	cmp	r3, #8
 8004e6a:	d00d      	beq.n	8004e88 <HAL_RCC_GetSysClockFreq+0x40>
 8004e6c:	2b08      	cmp	r3, #8
 8004e6e:	f200 80bd 	bhi.w	8004fec <HAL_RCC_GetSysClockFreq+0x1a4>
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d002      	beq.n	8004e7c <HAL_RCC_GetSysClockFreq+0x34>
 8004e76:	2b04      	cmp	r3, #4
 8004e78:	d003      	beq.n	8004e82 <HAL_RCC_GetSysClockFreq+0x3a>
 8004e7a:	e0b7      	b.n	8004fec <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e7c:	4b61      	ldr	r3, [pc, #388]	; (8005004 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004e7e:	60bb      	str	r3, [r7, #8]
       break;
 8004e80:	e0b7      	b.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e82:	4b61      	ldr	r3, [pc, #388]	; (8005008 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004e84:	60bb      	str	r3, [r7, #8]
      break;
 8004e86:	e0b4      	b.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e88:	4b5d      	ldr	r3, [pc, #372]	; (8005000 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e90:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e92:	4b5b      	ldr	r3, [pc, #364]	; (8005000 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d04d      	beq.n	8004f3a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e9e:	4b58      	ldr	r3, [pc, #352]	; (8005000 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	099b      	lsrs	r3, r3, #6
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	f04f 0300 	mov.w	r3, #0
 8004eaa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004eae:	f04f 0100 	mov.w	r1, #0
 8004eb2:	ea02 0800 	and.w	r8, r2, r0
 8004eb6:	ea03 0901 	and.w	r9, r3, r1
 8004eba:	4640      	mov	r0, r8
 8004ebc:	4649      	mov	r1, r9
 8004ebe:	f04f 0200 	mov.w	r2, #0
 8004ec2:	f04f 0300 	mov.w	r3, #0
 8004ec6:	014b      	lsls	r3, r1, #5
 8004ec8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ecc:	0142      	lsls	r2, r0, #5
 8004ece:	4610      	mov	r0, r2
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	ebb0 0008 	subs.w	r0, r0, r8
 8004ed6:	eb61 0109 	sbc.w	r1, r1, r9
 8004eda:	f04f 0200 	mov.w	r2, #0
 8004ede:	f04f 0300 	mov.w	r3, #0
 8004ee2:	018b      	lsls	r3, r1, #6
 8004ee4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004ee8:	0182      	lsls	r2, r0, #6
 8004eea:	1a12      	subs	r2, r2, r0
 8004eec:	eb63 0301 	sbc.w	r3, r3, r1
 8004ef0:	f04f 0000 	mov.w	r0, #0
 8004ef4:	f04f 0100 	mov.w	r1, #0
 8004ef8:	00d9      	lsls	r1, r3, #3
 8004efa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004efe:	00d0      	lsls	r0, r2, #3
 8004f00:	4602      	mov	r2, r0
 8004f02:	460b      	mov	r3, r1
 8004f04:	eb12 0208 	adds.w	r2, r2, r8
 8004f08:	eb43 0309 	adc.w	r3, r3, r9
 8004f0c:	f04f 0000 	mov.w	r0, #0
 8004f10:	f04f 0100 	mov.w	r1, #0
 8004f14:	0259      	lsls	r1, r3, #9
 8004f16:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004f1a:	0250      	lsls	r0, r2, #9
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	4610      	mov	r0, r2
 8004f22:	4619      	mov	r1, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	461a      	mov	r2, r3
 8004f28:	f04f 0300 	mov.w	r3, #0
 8004f2c:	f7fb feb4 	bl	8000c98 <__aeabi_uldivmod>
 8004f30:	4602      	mov	r2, r0
 8004f32:	460b      	mov	r3, r1
 8004f34:	4613      	mov	r3, r2
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	e04a      	b.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f3a:	4b31      	ldr	r3, [pc, #196]	; (8005000 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	099b      	lsrs	r3, r3, #6
 8004f40:	461a      	mov	r2, r3
 8004f42:	f04f 0300 	mov.w	r3, #0
 8004f46:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004f4a:	f04f 0100 	mov.w	r1, #0
 8004f4e:	ea02 0400 	and.w	r4, r2, r0
 8004f52:	ea03 0501 	and.w	r5, r3, r1
 8004f56:	4620      	mov	r0, r4
 8004f58:	4629      	mov	r1, r5
 8004f5a:	f04f 0200 	mov.w	r2, #0
 8004f5e:	f04f 0300 	mov.w	r3, #0
 8004f62:	014b      	lsls	r3, r1, #5
 8004f64:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004f68:	0142      	lsls	r2, r0, #5
 8004f6a:	4610      	mov	r0, r2
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	1b00      	subs	r0, r0, r4
 8004f70:	eb61 0105 	sbc.w	r1, r1, r5
 8004f74:	f04f 0200 	mov.w	r2, #0
 8004f78:	f04f 0300 	mov.w	r3, #0
 8004f7c:	018b      	lsls	r3, r1, #6
 8004f7e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004f82:	0182      	lsls	r2, r0, #6
 8004f84:	1a12      	subs	r2, r2, r0
 8004f86:	eb63 0301 	sbc.w	r3, r3, r1
 8004f8a:	f04f 0000 	mov.w	r0, #0
 8004f8e:	f04f 0100 	mov.w	r1, #0
 8004f92:	00d9      	lsls	r1, r3, #3
 8004f94:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004f98:	00d0      	lsls	r0, r2, #3
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	1912      	adds	r2, r2, r4
 8004fa0:	eb45 0303 	adc.w	r3, r5, r3
 8004fa4:	f04f 0000 	mov.w	r0, #0
 8004fa8:	f04f 0100 	mov.w	r1, #0
 8004fac:	0299      	lsls	r1, r3, #10
 8004fae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004fb2:	0290      	lsls	r0, r2, #10
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	4610      	mov	r0, r2
 8004fba:	4619      	mov	r1, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	f04f 0300 	mov.w	r3, #0
 8004fc4:	f7fb fe68 	bl	8000c98 <__aeabi_uldivmod>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	460b      	mov	r3, r1
 8004fcc:	4613      	mov	r3, r2
 8004fce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fd0:	4b0b      	ldr	r3, [pc, #44]	; (8005000 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	0c1b      	lsrs	r3, r3, #16
 8004fd6:	f003 0303 	and.w	r3, r3, #3
 8004fda:	3301      	adds	r3, #1
 8004fdc:	005b      	lsls	r3, r3, #1
 8004fde:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004fe0:	68fa      	ldr	r2, [r7, #12]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fe8:	60bb      	str	r3, [r7, #8]
      break;
 8004fea:	e002      	b.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fec:	4b05      	ldr	r3, [pc, #20]	; (8005004 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004fee:	60bb      	str	r3, [r7, #8]
      break;
 8004ff0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ff2:	68bb      	ldr	r3, [r7, #8]
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3710      	adds	r7, #16
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004ffe:	bf00      	nop
 8005000:	40023800 	.word	0x40023800
 8005004:	00f42400 	.word	0x00f42400
 8005008:	007a1200 	.word	0x007a1200

0800500c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800500c:	b480      	push	{r7}
 800500e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005010:	4b03      	ldr	r3, [pc, #12]	; (8005020 <HAL_RCC_GetHCLKFreq+0x14>)
 8005012:	681b      	ldr	r3, [r3, #0]
}
 8005014:	4618      	mov	r0, r3
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	20000000 	.word	0x20000000

08005024 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005028:	f7ff fff0 	bl	800500c <HAL_RCC_GetHCLKFreq>
 800502c:	4602      	mov	r2, r0
 800502e:	4b05      	ldr	r3, [pc, #20]	; (8005044 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	0a9b      	lsrs	r3, r3, #10
 8005034:	f003 0307 	and.w	r3, r3, #7
 8005038:	4903      	ldr	r1, [pc, #12]	; (8005048 <HAL_RCC_GetPCLK1Freq+0x24>)
 800503a:	5ccb      	ldrb	r3, [r1, r3]
 800503c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005040:	4618      	mov	r0, r3
 8005042:	bd80      	pop	{r7, pc}
 8005044:	40023800 	.word	0x40023800
 8005048:	080098d4 	.word	0x080098d4

0800504c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005050:	f7ff ffdc 	bl	800500c <HAL_RCC_GetHCLKFreq>
 8005054:	4602      	mov	r2, r0
 8005056:	4b05      	ldr	r3, [pc, #20]	; (800506c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	0b5b      	lsrs	r3, r3, #13
 800505c:	f003 0307 	and.w	r3, r3, #7
 8005060:	4903      	ldr	r1, [pc, #12]	; (8005070 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005062:	5ccb      	ldrb	r3, [r1, r3]
 8005064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005068:	4618      	mov	r0, r3
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40023800 	.word	0x40023800
 8005070:	080098d4 	.word	0x080098d4

08005074 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e041      	b.n	800510a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800508c:	b2db      	uxtb	r3, r3
 800508e:	2b00      	cmp	r3, #0
 8005090:	d106      	bne.n	80050a0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f7fd fd34 	bl	8002b08 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2202      	movs	r2, #2
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	3304      	adds	r3, #4
 80050b0:	4619      	mov	r1, r3
 80050b2:	4610      	mov	r0, r2
 80050b4:	f000 fb4e 	bl	8005754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3708      	adds	r7, #8
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
	...

08005114 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800511e:	2300      	movs	r3, #0
 8005120:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d104      	bne.n	8005132 <HAL_TIM_IC_Start_IT+0x1e>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800512e:	b2db      	uxtb	r3, r3
 8005130:	e013      	b.n	800515a <HAL_TIM_IC_Start_IT+0x46>
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	2b04      	cmp	r3, #4
 8005136:	d104      	bne.n	8005142 <HAL_TIM_IC_Start_IT+0x2e>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800513e:	b2db      	uxtb	r3, r3
 8005140:	e00b      	b.n	800515a <HAL_TIM_IC_Start_IT+0x46>
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	2b08      	cmp	r3, #8
 8005146:	d104      	bne.n	8005152 <HAL_TIM_IC_Start_IT+0x3e>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800514e:	b2db      	uxtb	r3, r3
 8005150:	e003      	b.n	800515a <HAL_TIM_IC_Start_IT+0x46>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005158:	b2db      	uxtb	r3, r3
 800515a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d104      	bne.n	800516c <HAL_TIM_IC_Start_IT+0x58>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005168:	b2db      	uxtb	r3, r3
 800516a:	e013      	b.n	8005194 <HAL_TIM_IC_Start_IT+0x80>
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	2b04      	cmp	r3, #4
 8005170:	d104      	bne.n	800517c <HAL_TIM_IC_Start_IT+0x68>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005178:	b2db      	uxtb	r3, r3
 800517a:	e00b      	b.n	8005194 <HAL_TIM_IC_Start_IT+0x80>
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2b08      	cmp	r3, #8
 8005180:	d104      	bne.n	800518c <HAL_TIM_IC_Start_IT+0x78>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005188:	b2db      	uxtb	r3, r3
 800518a:	e003      	b.n	8005194 <HAL_TIM_IC_Start_IT+0x80>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005192:	b2db      	uxtb	r3, r3
 8005194:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005196:	7bbb      	ldrb	r3, [r7, #14]
 8005198:	2b01      	cmp	r3, #1
 800519a:	d102      	bne.n	80051a2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800519c:	7b7b      	ldrb	r3, [r7, #13]
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d001      	beq.n	80051a6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e0c2      	b.n	800532c <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d104      	bne.n	80051b6 <HAL_TIM_IC_Start_IT+0xa2>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2202      	movs	r2, #2
 80051b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051b4:	e013      	b.n	80051de <HAL_TIM_IC_Start_IT+0xca>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b04      	cmp	r3, #4
 80051ba:	d104      	bne.n	80051c6 <HAL_TIM_IC_Start_IT+0xb2>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2202      	movs	r2, #2
 80051c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051c4:	e00b      	b.n	80051de <HAL_TIM_IC_Start_IT+0xca>
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d104      	bne.n	80051d6 <HAL_TIM_IC_Start_IT+0xc2>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2202      	movs	r2, #2
 80051d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051d4:	e003      	b.n	80051de <HAL_TIM_IC_Start_IT+0xca>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2202      	movs	r2, #2
 80051da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d104      	bne.n	80051ee <HAL_TIM_IC_Start_IT+0xda>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051ec:	e013      	b.n	8005216 <HAL_TIM_IC_Start_IT+0x102>
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	2b04      	cmp	r3, #4
 80051f2:	d104      	bne.n	80051fe <HAL_TIM_IC_Start_IT+0xea>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2202      	movs	r2, #2
 80051f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051fc:	e00b      	b.n	8005216 <HAL_TIM_IC_Start_IT+0x102>
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b08      	cmp	r3, #8
 8005202:	d104      	bne.n	800520e <HAL_TIM_IC_Start_IT+0xfa>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800520c:	e003      	b.n	8005216 <HAL_TIM_IC_Start_IT+0x102>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2202      	movs	r2, #2
 8005212:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	2b0c      	cmp	r3, #12
 800521a:	d841      	bhi.n	80052a0 <HAL_TIM_IC_Start_IT+0x18c>
 800521c:	a201      	add	r2, pc, #4	; (adr r2, 8005224 <HAL_TIM_IC_Start_IT+0x110>)
 800521e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005222:	bf00      	nop
 8005224:	08005259 	.word	0x08005259
 8005228:	080052a1 	.word	0x080052a1
 800522c:	080052a1 	.word	0x080052a1
 8005230:	080052a1 	.word	0x080052a1
 8005234:	0800526b 	.word	0x0800526b
 8005238:	080052a1 	.word	0x080052a1
 800523c:	080052a1 	.word	0x080052a1
 8005240:	080052a1 	.word	0x080052a1
 8005244:	0800527d 	.word	0x0800527d
 8005248:	080052a1 	.word	0x080052a1
 800524c:	080052a1 	.word	0x080052a1
 8005250:	080052a1 	.word	0x080052a1
 8005254:	0800528f 	.word	0x0800528f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68da      	ldr	r2, [r3, #12]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f042 0202 	orr.w	r2, r2, #2
 8005266:	60da      	str	r2, [r3, #12]
      break;
 8005268:	e01d      	b.n	80052a6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68da      	ldr	r2, [r3, #12]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f042 0204 	orr.w	r2, r2, #4
 8005278:	60da      	str	r2, [r3, #12]
      break;
 800527a:	e014      	b.n	80052a6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0208 	orr.w	r2, r2, #8
 800528a:	60da      	str	r2, [r3, #12]
      break;
 800528c:	e00b      	b.n	80052a6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68da      	ldr	r2, [r3, #12]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f042 0210 	orr.w	r2, r2, #16
 800529c:	60da      	str	r2, [r3, #12]
      break;
 800529e:	e002      	b.n	80052a6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	73fb      	strb	r3, [r7, #15]
      break;
 80052a4:	bf00      	nop
  }

  if (status == HAL_OK)
 80052a6:	7bfb      	ldrb	r3, [r7, #15]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d13e      	bne.n	800532a <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2201      	movs	r2, #1
 80052b2:	6839      	ldr	r1, [r7, #0]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f000 fbeb 	bl	8005a90 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a1d      	ldr	r2, [pc, #116]	; (8005334 <HAL_TIM_IC_Start_IT+0x220>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d018      	beq.n	80052f6 <HAL_TIM_IC_Start_IT+0x1e2>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052cc:	d013      	beq.n	80052f6 <HAL_TIM_IC_Start_IT+0x1e2>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a19      	ldr	r2, [pc, #100]	; (8005338 <HAL_TIM_IC_Start_IT+0x224>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d00e      	beq.n	80052f6 <HAL_TIM_IC_Start_IT+0x1e2>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a17      	ldr	r2, [pc, #92]	; (800533c <HAL_TIM_IC_Start_IT+0x228>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d009      	beq.n	80052f6 <HAL_TIM_IC_Start_IT+0x1e2>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a16      	ldr	r2, [pc, #88]	; (8005340 <HAL_TIM_IC_Start_IT+0x22c>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d004      	beq.n	80052f6 <HAL_TIM_IC_Start_IT+0x1e2>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a14      	ldr	r2, [pc, #80]	; (8005344 <HAL_TIM_IC_Start_IT+0x230>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d111      	bne.n	800531a <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f003 0307 	and.w	r3, r3, #7
 8005300:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	2b06      	cmp	r3, #6
 8005306:	d010      	beq.n	800532a <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f042 0201 	orr.w	r2, r2, #1
 8005316:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005318:	e007      	b.n	800532a <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f042 0201 	orr.w	r2, r2, #1
 8005328:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800532a:	7bfb      	ldrb	r3, [r7, #15]
}
 800532c:	4618      	mov	r0, r3
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	40010000 	.word	0x40010000
 8005338:	40000400 	.word	0x40000400
 800533c:	40000800 	.word	0x40000800
 8005340:	40000c00 	.word	0x40000c00
 8005344:	40014000 	.word	0x40014000

08005348 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b02      	cmp	r3, #2
 800535c:	d122      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f003 0302 	and.w	r3, r3, #2
 8005368:	2b02      	cmp	r3, #2
 800536a:	d11b      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f06f 0202 	mvn.w	r2, #2
 8005374:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	f003 0303 	and.w	r3, r3, #3
 8005386:	2b00      	cmp	r3, #0
 8005388:	d003      	beq.n	8005392 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f7fb ff66 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 8005390:	e005      	b.n	800539e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 f9c0 	bl	8005718 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 f9c7 	bl	800572c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	f003 0304 	and.w	r3, r3, #4
 80053ae:	2b04      	cmp	r3, #4
 80053b0:	d122      	bne.n	80053f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f003 0304 	and.w	r3, r3, #4
 80053bc:	2b04      	cmp	r3, #4
 80053be:	d11b      	bne.n	80053f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f06f 0204 	mvn.w	r2, #4
 80053c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2202      	movs	r2, #2
 80053ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d003      	beq.n	80053e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7fb ff3c 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 80053e4:	e005      	b.n	80053f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 f996 	bl	8005718 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 f99d 	bl	800572c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	f003 0308 	and.w	r3, r3, #8
 8005402:	2b08      	cmp	r3, #8
 8005404:	d122      	bne.n	800544c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f003 0308 	and.w	r3, r3, #8
 8005410:	2b08      	cmp	r3, #8
 8005412:	d11b      	bne.n	800544c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f06f 0208 	mvn.w	r2, #8
 800541c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2204      	movs	r2, #4
 8005422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	69db      	ldr	r3, [r3, #28]
 800542a:	f003 0303 	and.w	r3, r3, #3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d003      	beq.n	800543a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f7fb ff12 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 8005438:	e005      	b.n	8005446 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 f96c 	bl	8005718 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 f973 	bl	800572c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	f003 0310 	and.w	r3, r3, #16
 8005456:	2b10      	cmp	r3, #16
 8005458:	d122      	bne.n	80054a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	f003 0310 	and.w	r3, r3, #16
 8005464:	2b10      	cmp	r3, #16
 8005466:	d11b      	bne.n	80054a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f06f 0210 	mvn.w	r2, #16
 8005470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2208      	movs	r2, #8
 8005476:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	69db      	ldr	r3, [r3, #28]
 800547e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005482:	2b00      	cmp	r3, #0
 8005484:	d003      	beq.n	800548e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f7fb fee8 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 800548c:	e005      	b.n	800549a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 f942 	bl	8005718 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 f949 	bl	800572c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d10e      	bne.n	80054cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	f003 0301 	and.w	r3, r3, #1
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d107      	bne.n	80054cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f06f 0201 	mvn.w	r2, #1
 80054c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f7fc fafe 	bl	8001ac8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d6:	2b80      	cmp	r3, #128	; 0x80
 80054d8:	d10e      	bne.n	80054f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e4:	2b80      	cmp	r3, #128	; 0x80
 80054e6:	d107      	bne.n	80054f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 fb6a 	bl	8005bcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005502:	2b40      	cmp	r3, #64	; 0x40
 8005504:	d10e      	bne.n	8005524 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005510:	2b40      	cmp	r3, #64	; 0x40
 8005512:	d107      	bne.n	8005524 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800551c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f90e 	bl	8005740 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b20      	cmp	r3, #32
 8005530:	d10e      	bne.n	8005550 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	f003 0320 	and.w	r3, r3, #32
 800553c:	2b20      	cmp	r3, #32
 800553e:	d107      	bne.n	8005550 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f06f 0220 	mvn.w	r2, #32
 8005548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 fb34 	bl	8005bb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005550:	bf00      	nop
 8005552:	3708      	adds	r7, #8
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005564:	2300      	movs	r3, #0
 8005566:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800556e:	2b01      	cmp	r3, #1
 8005570:	d101      	bne.n	8005576 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005572:	2302      	movs	r3, #2
 8005574:	e088      	b.n	8005688 <HAL_TIM_IC_ConfigChannel+0x130>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d11b      	bne.n	80055bc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6818      	ldr	r0, [r3, #0]
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	6819      	ldr	r1, [r3, #0]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	685a      	ldr	r2, [r3, #4]
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	f000 f95e 	bl	8005854 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	699a      	ldr	r2, [r3, #24]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 020c 	bic.w	r2, r2, #12
 80055a6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6999      	ldr	r1, [r3, #24]
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	689a      	ldr	r2, [r3, #8]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	430a      	orrs	r2, r1
 80055b8:	619a      	str	r2, [r3, #24]
 80055ba:	e060      	b.n	800567e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2b04      	cmp	r3, #4
 80055c0:	d11c      	bne.n	80055fc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6818      	ldr	r0, [r3, #0]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	6819      	ldr	r1, [r3, #0]
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	685a      	ldr	r2, [r3, #4]
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	f000 f9a7 	bl	8005924 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	699a      	ldr	r2, [r3, #24]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80055e4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	6999      	ldr	r1, [r3, #24]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	021a      	lsls	r2, r3, #8
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	619a      	str	r2, [r3, #24]
 80055fa:	e040      	b.n	800567e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b08      	cmp	r3, #8
 8005600:	d11b      	bne.n	800563a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6818      	ldr	r0, [r3, #0]
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	6819      	ldr	r1, [r3, #0]
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	f000 f9c4 	bl	800599e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69da      	ldr	r2, [r3, #28]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f022 020c 	bic.w	r2, r2, #12
 8005624:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	69d9      	ldr	r1, [r3, #28]
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	689a      	ldr	r2, [r3, #8]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	430a      	orrs	r2, r1
 8005636:	61da      	str	r2, [r3, #28]
 8005638:	e021      	b.n	800567e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2b0c      	cmp	r3, #12
 800563e:	d11c      	bne.n	800567a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6818      	ldr	r0, [r3, #0]
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	6819      	ldr	r1, [r3, #0]
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	f000 f9e1 	bl	8005a16 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	69da      	ldr	r2, [r3, #28]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005662:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	69d9      	ldr	r1, [r3, #28]
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	021a      	lsls	r2, r3, #8
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	430a      	orrs	r2, r1
 8005676:	61da      	str	r2, [r3, #28]
 8005678:	e001      	b.n	800567e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005686:	7dfb      	ldrb	r3, [r7, #23]
}
 8005688:	4618      	mov	r0, r3
 800568a:	3718      	adds	r7, #24
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005690:	b480      	push	{r7}
 8005692:	b085      	sub	sp, #20
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800569a:	2300      	movs	r3, #0
 800569c:	60fb      	str	r3, [r7, #12]
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	2b0c      	cmp	r3, #12
 80056a2:	d831      	bhi.n	8005708 <HAL_TIM_ReadCapturedValue+0x78>
 80056a4:	a201      	add	r2, pc, #4	; (adr r2, 80056ac <HAL_TIM_ReadCapturedValue+0x1c>)
 80056a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056aa:	bf00      	nop
 80056ac:	080056e1 	.word	0x080056e1
 80056b0:	08005709 	.word	0x08005709
 80056b4:	08005709 	.word	0x08005709
 80056b8:	08005709 	.word	0x08005709
 80056bc:	080056eb 	.word	0x080056eb
 80056c0:	08005709 	.word	0x08005709
 80056c4:	08005709 	.word	0x08005709
 80056c8:	08005709 	.word	0x08005709
 80056cc:	080056f5 	.word	0x080056f5
 80056d0:	08005709 	.word	0x08005709
 80056d4:	08005709 	.word	0x08005709
 80056d8:	08005709 	.word	0x08005709
 80056dc:	080056ff 	.word	0x080056ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056e6:	60fb      	str	r3, [r7, #12]

      break;
 80056e8:	e00f      	b.n	800570a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f0:	60fb      	str	r3, [r7, #12]

      break;
 80056f2:	e00a      	b.n	800570a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056fa:	60fb      	str	r3, [r7, #12]

      break;
 80056fc:	e005      	b.n	800570a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005704:	60fb      	str	r3, [r7, #12]

      break;
 8005706:	e000      	b.n	800570a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005708:	bf00      	nop
  }

  return tmpreg;
 800570a:	68fb      	ldr	r3, [r7, #12]
}
 800570c:	4618      	mov	r0, r3
 800570e:	3714      	adds	r7, #20
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005748:	bf00      	nop
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005754:	b480      	push	{r7}
 8005756:	b085      	sub	sp, #20
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a34      	ldr	r2, [pc, #208]	; (8005838 <TIM_Base_SetConfig+0xe4>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d00f      	beq.n	800578c <TIM_Base_SetConfig+0x38>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005772:	d00b      	beq.n	800578c <TIM_Base_SetConfig+0x38>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a31      	ldr	r2, [pc, #196]	; (800583c <TIM_Base_SetConfig+0xe8>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d007      	beq.n	800578c <TIM_Base_SetConfig+0x38>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a30      	ldr	r2, [pc, #192]	; (8005840 <TIM_Base_SetConfig+0xec>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d003      	beq.n	800578c <TIM_Base_SetConfig+0x38>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a2f      	ldr	r2, [pc, #188]	; (8005844 <TIM_Base_SetConfig+0xf0>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d108      	bne.n	800579e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005792:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	4313      	orrs	r3, r2
 800579c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a25      	ldr	r2, [pc, #148]	; (8005838 <TIM_Base_SetConfig+0xe4>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d01b      	beq.n	80057de <TIM_Base_SetConfig+0x8a>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ac:	d017      	beq.n	80057de <TIM_Base_SetConfig+0x8a>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a22      	ldr	r2, [pc, #136]	; (800583c <TIM_Base_SetConfig+0xe8>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d013      	beq.n	80057de <TIM_Base_SetConfig+0x8a>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a21      	ldr	r2, [pc, #132]	; (8005840 <TIM_Base_SetConfig+0xec>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d00f      	beq.n	80057de <TIM_Base_SetConfig+0x8a>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a20      	ldr	r2, [pc, #128]	; (8005844 <TIM_Base_SetConfig+0xf0>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d00b      	beq.n	80057de <TIM_Base_SetConfig+0x8a>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a1f      	ldr	r2, [pc, #124]	; (8005848 <TIM_Base_SetConfig+0xf4>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d007      	beq.n	80057de <TIM_Base_SetConfig+0x8a>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a1e      	ldr	r2, [pc, #120]	; (800584c <TIM_Base_SetConfig+0xf8>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d003      	beq.n	80057de <TIM_Base_SetConfig+0x8a>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a1d      	ldr	r2, [pc, #116]	; (8005850 <TIM_Base_SetConfig+0xfc>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d108      	bne.n	80057f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68fa      	ldr	r2, [r7, #12]
 8005802:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	689a      	ldr	r2, [r3, #8]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a08      	ldr	r2, [pc, #32]	; (8005838 <TIM_Base_SetConfig+0xe4>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d103      	bne.n	8005824 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	691a      	ldr	r2, [r3, #16]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	615a      	str	r2, [r3, #20]
}
 800582a:	bf00      	nop
 800582c:	3714      	adds	r7, #20
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	40010000 	.word	0x40010000
 800583c:	40000400 	.word	0x40000400
 8005840:	40000800 	.word	0x40000800
 8005844:	40000c00 	.word	0x40000c00
 8005848:	40014000 	.word	0x40014000
 800584c:	40014400 	.word	0x40014400
 8005850:	40014800 	.word	0x40014800

08005854 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005854:	b480      	push	{r7}
 8005856:	b087      	sub	sp, #28
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
 8005860:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6a1b      	ldr	r3, [r3, #32]
 8005866:	f023 0201 	bic.w	r2, r3, #1
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	699b      	ldr	r3, [r3, #24]
 8005872:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	4a24      	ldr	r2, [pc, #144]	; (8005910 <TIM_TI1_SetConfig+0xbc>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d013      	beq.n	80058aa <TIM_TI1_SetConfig+0x56>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005888:	d00f      	beq.n	80058aa <TIM_TI1_SetConfig+0x56>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	4a21      	ldr	r2, [pc, #132]	; (8005914 <TIM_TI1_SetConfig+0xc0>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d00b      	beq.n	80058aa <TIM_TI1_SetConfig+0x56>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	4a20      	ldr	r2, [pc, #128]	; (8005918 <TIM_TI1_SetConfig+0xc4>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d007      	beq.n	80058aa <TIM_TI1_SetConfig+0x56>
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	4a1f      	ldr	r2, [pc, #124]	; (800591c <TIM_TI1_SetConfig+0xc8>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d003      	beq.n	80058aa <TIM_TI1_SetConfig+0x56>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	4a1e      	ldr	r2, [pc, #120]	; (8005920 <TIM_TI1_SetConfig+0xcc>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d101      	bne.n	80058ae <TIM_TI1_SetConfig+0x5a>
 80058aa:	2301      	movs	r3, #1
 80058ac:	e000      	b.n	80058b0 <TIM_TI1_SetConfig+0x5c>
 80058ae:	2300      	movs	r3, #0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d008      	beq.n	80058c6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	f023 0303 	bic.w	r3, r3, #3
 80058ba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	617b      	str	r3, [r7, #20]
 80058c4:	e003      	b.n	80058ce <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	f043 0301 	orr.w	r3, r3, #1
 80058cc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	011b      	lsls	r3, r3, #4
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	4313      	orrs	r3, r2
 80058e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	f023 030a 	bic.w	r3, r3, #10
 80058e8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	f003 030a 	and.w	r3, r3, #10
 80058f0:	693a      	ldr	r2, [r7, #16]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	621a      	str	r2, [r3, #32]
}
 8005902:	bf00      	nop
 8005904:	371c      	adds	r7, #28
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	40010000 	.word	0x40010000
 8005914:	40000400 	.word	0x40000400
 8005918:	40000800 	.word	0x40000800
 800591c:	40000c00 	.word	0x40000c00
 8005920:	40014000 	.word	0x40014000

08005924 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005924:	b480      	push	{r7}
 8005926:	b087      	sub	sp, #28
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
 8005930:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	f023 0210 	bic.w	r2, r3, #16
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	699b      	ldr	r3, [r3, #24]
 8005942:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6a1b      	ldr	r3, [r3, #32]
 8005948:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005950:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	021b      	lsls	r3, r3, #8
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	4313      	orrs	r3, r2
 800595a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005962:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	031b      	lsls	r3, r3, #12
 8005968:	b29b      	uxth	r3, r3
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	4313      	orrs	r3, r2
 800596e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005976:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	011b      	lsls	r3, r3, #4
 800597c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005980:	693a      	ldr	r2, [r7, #16]
 8005982:	4313      	orrs	r3, r2
 8005984:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	697a      	ldr	r2, [r7, #20]
 800598a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	621a      	str	r2, [r3, #32]
}
 8005992:	bf00      	nop
 8005994:	371c      	adds	r7, #28
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr

0800599e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800599e:	b480      	push	{r7}
 80059a0:	b087      	sub	sp, #28
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	60f8      	str	r0, [r7, #12]
 80059a6:	60b9      	str	r1, [r7, #8]
 80059a8:	607a      	str	r2, [r7, #4]
 80059aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6a1b      	ldr	r3, [r3, #32]
 80059b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6a1b      	ldr	r3, [r3, #32]
 80059c2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	f023 0303 	bic.w	r3, r3, #3
 80059ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059da:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	011b      	lsls	r3, r3, #4
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80059ee:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	021b      	lsls	r3, r3, #8
 80059f4:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80059f8:	693a      	ldr	r2, [r7, #16]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	697a      	ldr	r2, [r7, #20]
 8005a02:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	621a      	str	r2, [r3, #32]
}
 8005a0a:	bf00      	nop
 8005a0c:	371c      	adds	r7, #28
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr

08005a16 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b087      	sub	sp, #28
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	60f8      	str	r0, [r7, #12]
 8005a1e:	60b9      	str	r1, [r7, #8]
 8005a20:	607a      	str	r2, [r7, #4]
 8005a22:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6a1b      	ldr	r3, [r3, #32]
 8005a28:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	69db      	ldr	r3, [r3, #28]
 8005a34:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a42:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	021b      	lsls	r3, r3, #8
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a54:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	031b      	lsls	r3, r3, #12
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005a68:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	031b      	lsls	r3, r3, #12
 8005a6e:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	621a      	str	r2, [r3, #32]
}
 8005a84:	bf00      	nop
 8005a86:	371c      	adds	r7, #28
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b087      	sub	sp, #28
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	f003 031f 	and.w	r3, r3, #31
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6a1a      	ldr	r2, [r3, #32]
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	43db      	mvns	r3, r3
 8005ab2:	401a      	ands	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6a1a      	ldr	r2, [r3, #32]
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	f003 031f 	and.w	r3, r3, #31
 8005ac2:	6879      	ldr	r1, [r7, #4]
 8005ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac8:	431a      	orrs	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	621a      	str	r2, [r3, #32]
}
 8005ace:	bf00      	nop
 8005ad0:	371c      	adds	r7, #28
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
	...

08005adc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b085      	sub	sp, #20
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d101      	bne.n	8005af4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005af0:	2302      	movs	r3, #2
 8005af2:	e050      	b.n	8005b96 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2202      	movs	r2, #2
 8005b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a1c      	ldr	r2, [pc, #112]	; (8005ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d018      	beq.n	8005b6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b40:	d013      	beq.n	8005b6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a18      	ldr	r2, [pc, #96]	; (8005ba8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d00e      	beq.n	8005b6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a16      	ldr	r2, [pc, #88]	; (8005bac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d009      	beq.n	8005b6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a15      	ldr	r2, [pc, #84]	; (8005bb0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d004      	beq.n	8005b6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a13      	ldr	r2, [pc, #76]	; (8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d10c      	bne.n	8005b84 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3714      	adds	r7, #20
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	40010000 	.word	0x40010000
 8005ba8:	40000400 	.word	0x40000400
 8005bac:	40000800 	.word	0x40000800
 8005bb0:	40000c00 	.word	0x40000c00
 8005bb4:	40014000 	.word	0x40014000

08005bb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d101      	bne.n	8005bf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e03f      	b.n	8005c72 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d106      	bne.n	8005c0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f7fd f836 	bl	8002c78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2224      	movs	r2, #36	; 0x24
 8005c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68da      	ldr	r2, [r3, #12]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 fd1f 	bl	8006668 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	691a      	ldr	r2, [r3, #16]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	695a      	ldr	r2, [r3, #20]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68da      	ldr	r2, [r3, #12]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2220      	movs	r2, #32
 8005c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2220      	movs	r2, #32
 8005c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c70:	2300      	movs	r3, #0
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c7a:	b480      	push	{r7}
 8005c7c:	b085      	sub	sp, #20
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	60f8      	str	r0, [r7, #12]
 8005c82:	60b9      	str	r1, [r7, #8]
 8005c84:	4613      	mov	r3, r2
 8005c86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	2b20      	cmp	r3, #32
 8005c92:	d130      	bne.n	8005cf6 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d002      	beq.n	8005ca0 <HAL_UART_Transmit_IT+0x26>
 8005c9a:	88fb      	ldrh	r3, [r7, #6]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d101      	bne.n	8005ca4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e029      	b.n	8005cf8 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d101      	bne.n	8005cb2 <HAL_UART_Transmit_IT+0x38>
 8005cae:	2302      	movs	r3, #2
 8005cb0:	e022      	b.n	8005cf8 <HAL_UART_Transmit_IT+0x7e>
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	68ba      	ldr	r2, [r7, #8]
 8005cbe:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	88fa      	ldrh	r2, [r7, #6]
 8005cc4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	88fa      	ldrh	r2, [r7, #6]
 8005cca:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2221      	movs	r2, #33	; 0x21
 8005cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68da      	ldr	r2, [r3, #12]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005cf0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	e000      	b.n	8005cf8 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005cf6:	2302      	movs	r3, #2
  }
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3714      	adds	r7, #20
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	2b20      	cmp	r3, #32
 8005d1c:	d11d      	bne.n	8005d5a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d002      	beq.n	8005d2a <HAL_UART_Receive_IT+0x26>
 8005d24:	88fb      	ldrh	r3, [r7, #6]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e016      	b.n	8005d5c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d101      	bne.n	8005d3c <HAL_UART_Receive_IT+0x38>
 8005d38:	2302      	movs	r3, #2
 8005d3a:	e00f      	b.n	8005d5c <HAL_UART_Receive_IT+0x58>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2200      	movs	r2, #0
 8005d48:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005d4a:	88fb      	ldrh	r3, [r7, #6]
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	68b9      	ldr	r1, [r7, #8]
 8005d50:	68f8      	ldr	r0, [r7, #12]
 8005d52:	f000 fab5 	bl	80062c0 <UART_Start_Receive_IT>
 8005d56:	4603      	mov	r3, r0
 8005d58:	e000      	b.n	8005d5c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005d5a:	2302      	movs	r3, #2
  }
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3710      	adds	r7, #16
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b0ba      	sub	sp, #232	; 0xe8
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005d90:	2300      	movs	r3, #0
 8005d92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d9a:	f003 030f 	and.w	r3, r3, #15
 8005d9e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005da2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10f      	bne.n	8005dca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dae:	f003 0320 	and.w	r3, r3, #32
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d009      	beq.n	8005dca <HAL_UART_IRQHandler+0x66>
 8005db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dba:	f003 0320 	and.w	r3, r3, #32
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d003      	beq.n	8005dca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f000 fb95 	bl	80064f2 <UART_Receive_IT>
      return;
 8005dc8:	e256      	b.n	8006278 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005dca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f000 80de 	beq.w	8005f90 <HAL_UART_IRQHandler+0x22c>
 8005dd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dd8:	f003 0301 	and.w	r3, r3, #1
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d106      	bne.n	8005dee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005de0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005de4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f000 80d1 	beq.w	8005f90 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00b      	beq.n	8005e12 <HAL_UART_IRQHandler+0xae>
 8005dfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d005      	beq.n	8005e12 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e0a:	f043 0201 	orr.w	r2, r3, #1
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e16:	f003 0304 	and.w	r3, r3, #4
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00b      	beq.n	8005e36 <HAL_UART_IRQHandler+0xd2>
 8005e1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e22:	f003 0301 	and.w	r3, r3, #1
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d005      	beq.n	8005e36 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2e:	f043 0202 	orr.w	r2, r3, #2
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00b      	beq.n	8005e5a <HAL_UART_IRQHandler+0xf6>
 8005e42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d005      	beq.n	8005e5a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e52:	f043 0204 	orr.w	r2, r3, #4
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e5e:	f003 0308 	and.w	r3, r3, #8
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d011      	beq.n	8005e8a <HAL_UART_IRQHandler+0x126>
 8005e66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e6a:	f003 0320 	and.w	r3, r3, #32
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d105      	bne.n	8005e7e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d005      	beq.n	8005e8a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e82:	f043 0208 	orr.w	r2, r3, #8
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	f000 81ed 	beq.w	800626e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e98:	f003 0320 	and.w	r3, r3, #32
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d008      	beq.n	8005eb2 <HAL_UART_IRQHandler+0x14e>
 8005ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ea4:	f003 0320 	and.w	r3, r3, #32
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d002      	beq.n	8005eb2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 fb20 	bl	80064f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	695b      	ldr	r3, [r3, #20]
 8005eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ebc:	2b40      	cmp	r3, #64	; 0x40
 8005ebe:	bf0c      	ite	eq
 8005ec0:	2301      	moveq	r3, #1
 8005ec2:	2300      	movne	r3, #0
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	f003 0308 	and.w	r3, r3, #8
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d103      	bne.n	8005ede <HAL_UART_IRQHandler+0x17a>
 8005ed6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d04f      	beq.n	8005f7e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 fa28 	bl	8006334 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eee:	2b40      	cmp	r3, #64	; 0x40
 8005ef0:	d141      	bne.n	8005f76 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	3314      	adds	r3, #20
 8005ef8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005f00:	e853 3f00 	ldrex	r3, [r3]
 8005f04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005f08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005f0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	3314      	adds	r3, #20
 8005f1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005f1e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005f22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005f2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005f2e:	e841 2300 	strex	r3, r2, [r1]
 8005f32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005f36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d1d9      	bne.n	8005ef2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d013      	beq.n	8005f6e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f4a:	4a7d      	ldr	r2, [pc, #500]	; (8006140 <HAL_UART_IRQHandler+0x3dc>)
 8005f4c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f52:	4618      	mov	r0, r3
 8005f54:	f7fd f921 	bl	800319a <HAL_DMA_Abort_IT>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d016      	beq.n	8005f8c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f68:	4610      	mov	r0, r2
 8005f6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f6c:	e00e      	b.n	8005f8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 f990 	bl	8006294 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f74:	e00a      	b.n	8005f8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 f98c 	bl	8006294 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f7c:	e006      	b.n	8005f8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 f988 	bl	8006294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2200      	movs	r2, #0
 8005f88:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005f8a:	e170      	b.n	800626e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f8c:	bf00      	nop
    return;
 8005f8e:	e16e      	b.n	800626e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	f040 814a 	bne.w	800622e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f9e:	f003 0310 	and.w	r3, r3, #16
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	f000 8143 	beq.w	800622e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fac:	f003 0310 	and.w	r3, r3, #16
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f000 813c 	beq.w	800622e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	60bb      	str	r3, [r7, #8]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	60bb      	str	r3, [r7, #8]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	60bb      	str	r3, [r7, #8]
 8005fca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	695b      	ldr	r3, [r3, #20]
 8005fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fd6:	2b40      	cmp	r3, #64	; 0x40
 8005fd8:	f040 80b4 	bne.w	8006144 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005fe8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	f000 8140 	beq.w	8006272 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005ff6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	f080 8139 	bcs.w	8006272 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006006:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800600c:	69db      	ldr	r3, [r3, #28]
 800600e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006012:	f000 8088 	beq.w	8006126 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	330c      	adds	r3, #12
 800601c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006020:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006024:	e853 3f00 	ldrex	r3, [r3]
 8006028:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800602c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006030:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006034:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	330c      	adds	r3, #12
 800603e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006042:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006046:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800604a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800604e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006052:	e841 2300 	strex	r3, r2, [r1]
 8006056:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800605a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800605e:	2b00      	cmp	r3, #0
 8006060:	d1d9      	bne.n	8006016 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	3314      	adds	r3, #20
 8006068:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800606c:	e853 3f00 	ldrex	r3, [r3]
 8006070:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006072:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006074:	f023 0301 	bic.w	r3, r3, #1
 8006078:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	3314      	adds	r3, #20
 8006082:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006086:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800608a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800608c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800608e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006092:	e841 2300 	strex	r3, r2, [r1]
 8006096:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006098:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800609a:	2b00      	cmp	r3, #0
 800609c:	d1e1      	bne.n	8006062 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	3314      	adds	r3, #20
 80060a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060a8:	e853 3f00 	ldrex	r3, [r3]
 80060ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80060ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80060b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	3314      	adds	r3, #20
 80060be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80060c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80060c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80060c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80060ca:	e841 2300 	strex	r3, r2, [r1]
 80060ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80060d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d1e3      	bne.n	800609e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2220      	movs	r2, #32
 80060da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	330c      	adds	r3, #12
 80060ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060ee:	e853 3f00 	ldrex	r3, [r3]
 80060f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80060f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060f6:	f023 0310 	bic.w	r3, r3, #16
 80060fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	330c      	adds	r3, #12
 8006104:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006108:	65ba      	str	r2, [r7, #88]	; 0x58
 800610a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800610e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006110:	e841 2300 	strex	r3, r2, [r1]
 8006114:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006116:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006118:	2b00      	cmp	r3, #0
 800611a:	d1e3      	bne.n	80060e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006120:	4618      	mov	r0, r3
 8006122:	f7fc ffca 	bl	80030ba <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800612e:	b29b      	uxth	r3, r3
 8006130:	1ad3      	subs	r3, r2, r3
 8006132:	b29b      	uxth	r3, r3
 8006134:	4619      	mov	r1, r3
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f8b6 	bl	80062a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800613c:	e099      	b.n	8006272 <HAL_UART_IRQHandler+0x50e>
 800613e:	bf00      	nop
 8006140:	080063fb 	.word	0x080063fb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800614c:	b29b      	uxth	r3, r3
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006158:	b29b      	uxth	r3, r3
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 808b 	beq.w	8006276 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006160:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 8086 	beq.w	8006276 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	330c      	adds	r3, #12
 8006170:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006174:	e853 3f00 	ldrex	r3, [r3]
 8006178:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800617a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800617c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006180:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	330c      	adds	r3, #12
 800618a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800618e:	647a      	str	r2, [r7, #68]	; 0x44
 8006190:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006192:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006194:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006196:	e841 2300 	strex	r3, r2, [r1]
 800619a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800619c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1e3      	bne.n	800616a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	3314      	adds	r3, #20
 80061a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ac:	e853 3f00 	ldrex	r3, [r3]
 80061b0:	623b      	str	r3, [r7, #32]
   return(result);
 80061b2:	6a3b      	ldr	r3, [r7, #32]
 80061b4:	f023 0301 	bic.w	r3, r3, #1
 80061b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	3314      	adds	r3, #20
 80061c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80061c6:	633a      	str	r2, [r7, #48]	; 0x30
 80061c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80061cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061ce:	e841 2300 	strex	r3, r2, [r1]
 80061d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80061d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d1e3      	bne.n	80061a2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2220      	movs	r2, #32
 80061de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	330c      	adds	r3, #12
 80061ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	e853 3f00 	ldrex	r3, [r3]
 80061f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f023 0310 	bic.w	r3, r3, #16
 80061fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	330c      	adds	r3, #12
 8006208:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800620c:	61fa      	str	r2, [r7, #28]
 800620e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006210:	69b9      	ldr	r1, [r7, #24]
 8006212:	69fa      	ldr	r2, [r7, #28]
 8006214:	e841 2300 	strex	r3, r2, [r1]
 8006218:	617b      	str	r3, [r7, #20]
   return(result);
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1e3      	bne.n	80061e8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006220:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006224:	4619      	mov	r1, r3
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f000 f83e 	bl	80062a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800622c:	e023      	b.n	8006276 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800622e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006236:	2b00      	cmp	r3, #0
 8006238:	d009      	beq.n	800624e <HAL_UART_IRQHandler+0x4ea>
 800623a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800623e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 f8eb 	bl	8006422 <UART_Transmit_IT>
    return;
 800624c:	e014      	b.n	8006278 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800624e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006256:	2b00      	cmp	r3, #0
 8006258:	d00e      	beq.n	8006278 <HAL_UART_IRQHandler+0x514>
 800625a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800625e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006262:	2b00      	cmp	r3, #0
 8006264:	d008      	beq.n	8006278 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f000 f92b 	bl	80064c2 <UART_EndTransmit_IT>
    return;
 800626c:	e004      	b.n	8006278 <HAL_UART_IRQHandler+0x514>
    return;
 800626e:	bf00      	nop
 8006270:	e002      	b.n	8006278 <HAL_UART_IRQHandler+0x514>
      return;
 8006272:	bf00      	nop
 8006274:	e000      	b.n	8006278 <HAL_UART_IRQHandler+0x514>
      return;
 8006276:	bf00      	nop
  }
}
 8006278:	37e8      	adds	r7, #232	; 0xe8
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop

08006280 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	460b      	mov	r3, r1
 80062b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b085      	sub	sp, #20
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	4613      	mov	r3, r2
 80062cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	68ba      	ldr	r2, [r7, #8]
 80062d2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	88fa      	ldrh	r2, [r7, #6]
 80062d8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	88fa      	ldrh	r2, [r7, #6]
 80062de:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2222      	movs	r2, #34	; 0x22
 80062ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68da      	ldr	r2, [r3, #12]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006304:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	695a      	ldr	r2, [r3, #20]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f042 0201 	orr.w	r2, r2, #1
 8006314:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68da      	ldr	r2, [r3, #12]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f042 0220 	orr.w	r2, r2, #32
 8006324:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	3714      	adds	r7, #20
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006334:	b480      	push	{r7}
 8006336:	b095      	sub	sp, #84	; 0x54
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	330c      	adds	r3, #12
 8006342:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006346:	e853 3f00 	ldrex	r3, [r3]
 800634a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800634c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800634e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006352:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	330c      	adds	r3, #12
 800635a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800635c:	643a      	str	r2, [r7, #64]	; 0x40
 800635e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006360:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006362:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006364:	e841 2300 	strex	r3, r2, [r1]
 8006368:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800636a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1e5      	bne.n	800633c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	3314      	adds	r3, #20
 8006376:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006378:	6a3b      	ldr	r3, [r7, #32]
 800637a:	e853 3f00 	ldrex	r3, [r3]
 800637e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	f023 0301 	bic.w	r3, r3, #1
 8006386:	64bb      	str	r3, [r7, #72]	; 0x48
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	3314      	adds	r3, #20
 800638e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006390:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006392:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006394:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006396:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006398:	e841 2300 	strex	r3, r2, [r1]
 800639c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800639e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d1e5      	bne.n	8006370 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d119      	bne.n	80063e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	330c      	adds	r3, #12
 80063b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	e853 3f00 	ldrex	r3, [r3]
 80063ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	f023 0310 	bic.w	r3, r3, #16
 80063c2:	647b      	str	r3, [r7, #68]	; 0x44
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	330c      	adds	r3, #12
 80063ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063cc:	61ba      	str	r2, [r7, #24]
 80063ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d0:	6979      	ldr	r1, [r7, #20]
 80063d2:	69ba      	ldr	r2, [r7, #24]
 80063d4:	e841 2300 	strex	r3, r2, [r1]
 80063d8:	613b      	str	r3, [r7, #16]
   return(result);
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d1e5      	bne.n	80063ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2220      	movs	r2, #32
 80063e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	631a      	str	r2, [r3, #48]	; 0x30
}
 80063ee:	bf00      	nop
 80063f0:	3754      	adds	r7, #84	; 0x54
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr

080063fa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b084      	sub	sp, #16
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006406:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006414:	68f8      	ldr	r0, [r7, #12]
 8006416:	f7ff ff3d 	bl	8006294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800641a:	bf00      	nop
 800641c:	3710      	adds	r7, #16
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006422:	b480      	push	{r7}
 8006424:	b085      	sub	sp, #20
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b21      	cmp	r3, #33	; 0x21
 8006434:	d13e      	bne.n	80064b4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800643e:	d114      	bne.n	800646a <UART_Transmit_IT+0x48>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	691b      	ldr	r3, [r3, #16]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d110      	bne.n	800646a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6a1b      	ldr	r3, [r3, #32]
 800644c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	881b      	ldrh	r3, [r3, #0]
 8006452:	461a      	mov	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800645c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	1c9a      	adds	r2, r3, #2
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	621a      	str	r2, [r3, #32]
 8006468:	e008      	b.n	800647c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a1b      	ldr	r3, [r3, #32]
 800646e:	1c59      	adds	r1, r3, #1
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	6211      	str	r1, [r2, #32]
 8006474:	781a      	ldrb	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006480:	b29b      	uxth	r3, r3
 8006482:	3b01      	subs	r3, #1
 8006484:	b29b      	uxth	r3, r3
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	4619      	mov	r1, r3
 800648a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800648c:	2b00      	cmp	r3, #0
 800648e:	d10f      	bne.n	80064b0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800649e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68da      	ldr	r2, [r3, #12]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80064b0:	2300      	movs	r3, #0
 80064b2:	e000      	b.n	80064b6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80064b4:	2302      	movs	r3, #2
  }
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr

080064c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064c2:	b580      	push	{r7, lr}
 80064c4:	b082      	sub	sp, #8
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68da      	ldr	r2, [r3, #12]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2220      	movs	r2, #32
 80064de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7ff fecc 	bl	8006280 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}

080064f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80064f2:	b580      	push	{r7, lr}
 80064f4:	b08c      	sub	sp, #48	; 0x30
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006500:	b2db      	uxtb	r3, r3
 8006502:	2b22      	cmp	r3, #34	; 0x22
 8006504:	f040 80ab 	bne.w	800665e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006510:	d117      	bne.n	8006542 <UART_Receive_IT+0x50>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d113      	bne.n	8006542 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800651a:	2300      	movs	r3, #0
 800651c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006522:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	b29b      	uxth	r3, r3
 800652c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006530:	b29a      	uxth	r2, r3
 8006532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006534:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800653a:	1c9a      	adds	r2, r3, #2
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	629a      	str	r2, [r3, #40]	; 0x28
 8006540:	e026      	b.n	8006590 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006546:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006548:	2300      	movs	r3, #0
 800654a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006554:	d007      	beq.n	8006566 <UART_Receive_IT+0x74>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d10a      	bne.n	8006574 <UART_Receive_IT+0x82>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d106      	bne.n	8006574 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	b2da      	uxtb	r2, r3
 800656e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006570:	701a      	strb	r2, [r3, #0]
 8006572:	e008      	b.n	8006586 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	b2db      	uxtb	r3, r3
 800657c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006580:	b2da      	uxtb	r2, r3
 8006582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006584:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800658a:	1c5a      	adds	r2, r3, #1
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006594:	b29b      	uxth	r3, r3
 8006596:	3b01      	subs	r3, #1
 8006598:	b29b      	uxth	r3, r3
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	4619      	mov	r1, r3
 800659e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d15a      	bne.n	800665a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68da      	ldr	r2, [r3, #12]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f022 0220 	bic.w	r2, r2, #32
 80065b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68da      	ldr	r2, [r3, #12]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	695a      	ldr	r2, [r3, #20]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f022 0201 	bic.w	r2, r2, #1
 80065d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2220      	movs	r2, #32
 80065d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d135      	bne.n	8006650 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	330c      	adds	r3, #12
 80065f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	e853 3f00 	ldrex	r3, [r3]
 80065f8:	613b      	str	r3, [r7, #16]
   return(result);
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	f023 0310 	bic.w	r3, r3, #16
 8006600:	627b      	str	r3, [r7, #36]	; 0x24
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	330c      	adds	r3, #12
 8006608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800660a:	623a      	str	r2, [r7, #32]
 800660c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660e:	69f9      	ldr	r1, [r7, #28]
 8006610:	6a3a      	ldr	r2, [r7, #32]
 8006612:	e841 2300 	strex	r3, r2, [r1]
 8006616:	61bb      	str	r3, [r7, #24]
   return(result);
 8006618:	69bb      	ldr	r3, [r7, #24]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1e5      	bne.n	80065ea <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 0310 	and.w	r3, r3, #16
 8006628:	2b10      	cmp	r3, #16
 800662a:	d10a      	bne.n	8006642 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800662c:	2300      	movs	r3, #0
 800662e:	60fb      	str	r3, [r7, #12]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	60fb      	str	r3, [r7, #12]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	60fb      	str	r3, [r7, #12]
 8006640:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006646:	4619      	mov	r1, r3
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f7ff fe2d 	bl	80062a8 <HAL_UARTEx_RxEventCallback>
 800664e:	e002      	b.n	8006656 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f7fb f8fd 	bl	8001850 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006656:	2300      	movs	r3, #0
 8006658:	e002      	b.n	8006660 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800665a:	2300      	movs	r3, #0
 800665c:	e000      	b.n	8006660 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800665e:	2302      	movs	r3, #2
  }
}
 8006660:	4618      	mov	r0, r3
 8006662:	3730      	adds	r7, #48	; 0x30
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800666c:	b09f      	sub	sp, #124	; 0x7c
 800666e:	af00      	add	r7, sp, #0
 8006670:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006672:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800667c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800667e:	68d9      	ldr	r1, [r3, #12]
 8006680:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	ea40 0301 	orr.w	r3, r0, r1
 8006688:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800668a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800668c:	689a      	ldr	r2, [r3, #8]
 800668e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	431a      	orrs	r2, r3
 8006694:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006696:	695b      	ldr	r3, [r3, #20]
 8006698:	431a      	orrs	r2, r3
 800669a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800669c:	69db      	ldr	r3, [r3, #28]
 800669e:	4313      	orrs	r3, r2
 80066a0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80066a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80066ac:	f021 010c 	bic.w	r1, r1, #12
 80066b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066b6:	430b      	orrs	r3, r1
 80066b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	695b      	ldr	r3, [r3, #20]
 80066c0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80066c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066c6:	6999      	ldr	r1, [r3, #24]
 80066c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	ea40 0301 	orr.w	r3, r0, r1
 80066d0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	4bc5      	ldr	r3, [pc, #788]	; (80069ec <UART_SetConfig+0x384>)
 80066d8:	429a      	cmp	r2, r3
 80066da:	d004      	beq.n	80066e6 <UART_SetConfig+0x7e>
 80066dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	4bc3      	ldr	r3, [pc, #780]	; (80069f0 <UART_SetConfig+0x388>)
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d103      	bne.n	80066ee <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066e6:	f7fe fcb1 	bl	800504c <HAL_RCC_GetPCLK2Freq>
 80066ea:	6778      	str	r0, [r7, #116]	; 0x74
 80066ec:	e002      	b.n	80066f4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066ee:	f7fe fc99 	bl	8005024 <HAL_RCC_GetPCLK1Freq>
 80066f2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066f6:	69db      	ldr	r3, [r3, #28]
 80066f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066fc:	f040 80b6 	bne.w	800686c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006700:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006702:	461c      	mov	r4, r3
 8006704:	f04f 0500 	mov.w	r5, #0
 8006708:	4622      	mov	r2, r4
 800670a:	462b      	mov	r3, r5
 800670c:	1891      	adds	r1, r2, r2
 800670e:	6439      	str	r1, [r7, #64]	; 0x40
 8006710:	415b      	adcs	r3, r3
 8006712:	647b      	str	r3, [r7, #68]	; 0x44
 8006714:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006718:	1912      	adds	r2, r2, r4
 800671a:	eb45 0303 	adc.w	r3, r5, r3
 800671e:	f04f 0000 	mov.w	r0, #0
 8006722:	f04f 0100 	mov.w	r1, #0
 8006726:	00d9      	lsls	r1, r3, #3
 8006728:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800672c:	00d0      	lsls	r0, r2, #3
 800672e:	4602      	mov	r2, r0
 8006730:	460b      	mov	r3, r1
 8006732:	1911      	adds	r1, r2, r4
 8006734:	6639      	str	r1, [r7, #96]	; 0x60
 8006736:	416b      	adcs	r3, r5
 8006738:	667b      	str	r3, [r7, #100]	; 0x64
 800673a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	461a      	mov	r2, r3
 8006740:	f04f 0300 	mov.w	r3, #0
 8006744:	1891      	adds	r1, r2, r2
 8006746:	63b9      	str	r1, [r7, #56]	; 0x38
 8006748:	415b      	adcs	r3, r3
 800674a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800674c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006750:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006754:	f7fa faa0 	bl	8000c98 <__aeabi_uldivmod>
 8006758:	4602      	mov	r2, r0
 800675a:	460b      	mov	r3, r1
 800675c:	4ba5      	ldr	r3, [pc, #660]	; (80069f4 <UART_SetConfig+0x38c>)
 800675e:	fba3 2302 	umull	r2, r3, r3, r2
 8006762:	095b      	lsrs	r3, r3, #5
 8006764:	011e      	lsls	r6, r3, #4
 8006766:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006768:	461c      	mov	r4, r3
 800676a:	f04f 0500 	mov.w	r5, #0
 800676e:	4622      	mov	r2, r4
 8006770:	462b      	mov	r3, r5
 8006772:	1891      	adds	r1, r2, r2
 8006774:	6339      	str	r1, [r7, #48]	; 0x30
 8006776:	415b      	adcs	r3, r3
 8006778:	637b      	str	r3, [r7, #52]	; 0x34
 800677a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800677e:	1912      	adds	r2, r2, r4
 8006780:	eb45 0303 	adc.w	r3, r5, r3
 8006784:	f04f 0000 	mov.w	r0, #0
 8006788:	f04f 0100 	mov.w	r1, #0
 800678c:	00d9      	lsls	r1, r3, #3
 800678e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006792:	00d0      	lsls	r0, r2, #3
 8006794:	4602      	mov	r2, r0
 8006796:	460b      	mov	r3, r1
 8006798:	1911      	adds	r1, r2, r4
 800679a:	65b9      	str	r1, [r7, #88]	; 0x58
 800679c:	416b      	adcs	r3, r5
 800679e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	461a      	mov	r2, r3
 80067a6:	f04f 0300 	mov.w	r3, #0
 80067aa:	1891      	adds	r1, r2, r2
 80067ac:	62b9      	str	r1, [r7, #40]	; 0x28
 80067ae:	415b      	adcs	r3, r3
 80067b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80067b6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80067ba:	f7fa fa6d 	bl	8000c98 <__aeabi_uldivmod>
 80067be:	4602      	mov	r2, r0
 80067c0:	460b      	mov	r3, r1
 80067c2:	4b8c      	ldr	r3, [pc, #560]	; (80069f4 <UART_SetConfig+0x38c>)
 80067c4:	fba3 1302 	umull	r1, r3, r3, r2
 80067c8:	095b      	lsrs	r3, r3, #5
 80067ca:	2164      	movs	r1, #100	; 0x64
 80067cc:	fb01 f303 	mul.w	r3, r1, r3
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	00db      	lsls	r3, r3, #3
 80067d4:	3332      	adds	r3, #50	; 0x32
 80067d6:	4a87      	ldr	r2, [pc, #540]	; (80069f4 <UART_SetConfig+0x38c>)
 80067d8:	fba2 2303 	umull	r2, r3, r2, r3
 80067dc:	095b      	lsrs	r3, r3, #5
 80067de:	005b      	lsls	r3, r3, #1
 80067e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80067e4:	441e      	add	r6, r3
 80067e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067e8:	4618      	mov	r0, r3
 80067ea:	f04f 0100 	mov.w	r1, #0
 80067ee:	4602      	mov	r2, r0
 80067f0:	460b      	mov	r3, r1
 80067f2:	1894      	adds	r4, r2, r2
 80067f4:	623c      	str	r4, [r7, #32]
 80067f6:	415b      	adcs	r3, r3
 80067f8:	627b      	str	r3, [r7, #36]	; 0x24
 80067fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80067fe:	1812      	adds	r2, r2, r0
 8006800:	eb41 0303 	adc.w	r3, r1, r3
 8006804:	f04f 0400 	mov.w	r4, #0
 8006808:	f04f 0500 	mov.w	r5, #0
 800680c:	00dd      	lsls	r5, r3, #3
 800680e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006812:	00d4      	lsls	r4, r2, #3
 8006814:	4622      	mov	r2, r4
 8006816:	462b      	mov	r3, r5
 8006818:	1814      	adds	r4, r2, r0
 800681a:	653c      	str	r4, [r7, #80]	; 0x50
 800681c:	414b      	adcs	r3, r1
 800681e:	657b      	str	r3, [r7, #84]	; 0x54
 8006820:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	461a      	mov	r2, r3
 8006826:	f04f 0300 	mov.w	r3, #0
 800682a:	1891      	adds	r1, r2, r2
 800682c:	61b9      	str	r1, [r7, #24]
 800682e:	415b      	adcs	r3, r3
 8006830:	61fb      	str	r3, [r7, #28]
 8006832:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006836:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800683a:	f7fa fa2d 	bl	8000c98 <__aeabi_uldivmod>
 800683e:	4602      	mov	r2, r0
 8006840:	460b      	mov	r3, r1
 8006842:	4b6c      	ldr	r3, [pc, #432]	; (80069f4 <UART_SetConfig+0x38c>)
 8006844:	fba3 1302 	umull	r1, r3, r3, r2
 8006848:	095b      	lsrs	r3, r3, #5
 800684a:	2164      	movs	r1, #100	; 0x64
 800684c:	fb01 f303 	mul.w	r3, r1, r3
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	00db      	lsls	r3, r3, #3
 8006854:	3332      	adds	r3, #50	; 0x32
 8006856:	4a67      	ldr	r2, [pc, #412]	; (80069f4 <UART_SetConfig+0x38c>)
 8006858:	fba2 2303 	umull	r2, r3, r2, r3
 800685c:	095b      	lsrs	r3, r3, #5
 800685e:	f003 0207 	and.w	r2, r3, #7
 8006862:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4432      	add	r2, r6
 8006868:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800686a:	e0b9      	b.n	80069e0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800686c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800686e:	461c      	mov	r4, r3
 8006870:	f04f 0500 	mov.w	r5, #0
 8006874:	4622      	mov	r2, r4
 8006876:	462b      	mov	r3, r5
 8006878:	1891      	adds	r1, r2, r2
 800687a:	6139      	str	r1, [r7, #16]
 800687c:	415b      	adcs	r3, r3
 800687e:	617b      	str	r3, [r7, #20]
 8006880:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006884:	1912      	adds	r2, r2, r4
 8006886:	eb45 0303 	adc.w	r3, r5, r3
 800688a:	f04f 0000 	mov.w	r0, #0
 800688e:	f04f 0100 	mov.w	r1, #0
 8006892:	00d9      	lsls	r1, r3, #3
 8006894:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006898:	00d0      	lsls	r0, r2, #3
 800689a:	4602      	mov	r2, r0
 800689c:	460b      	mov	r3, r1
 800689e:	eb12 0804 	adds.w	r8, r2, r4
 80068a2:	eb43 0905 	adc.w	r9, r3, r5
 80068a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	4618      	mov	r0, r3
 80068ac:	f04f 0100 	mov.w	r1, #0
 80068b0:	f04f 0200 	mov.w	r2, #0
 80068b4:	f04f 0300 	mov.w	r3, #0
 80068b8:	008b      	lsls	r3, r1, #2
 80068ba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80068be:	0082      	lsls	r2, r0, #2
 80068c0:	4640      	mov	r0, r8
 80068c2:	4649      	mov	r1, r9
 80068c4:	f7fa f9e8 	bl	8000c98 <__aeabi_uldivmod>
 80068c8:	4602      	mov	r2, r0
 80068ca:	460b      	mov	r3, r1
 80068cc:	4b49      	ldr	r3, [pc, #292]	; (80069f4 <UART_SetConfig+0x38c>)
 80068ce:	fba3 2302 	umull	r2, r3, r3, r2
 80068d2:	095b      	lsrs	r3, r3, #5
 80068d4:	011e      	lsls	r6, r3, #4
 80068d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068d8:	4618      	mov	r0, r3
 80068da:	f04f 0100 	mov.w	r1, #0
 80068de:	4602      	mov	r2, r0
 80068e0:	460b      	mov	r3, r1
 80068e2:	1894      	adds	r4, r2, r2
 80068e4:	60bc      	str	r4, [r7, #8]
 80068e6:	415b      	adcs	r3, r3
 80068e8:	60fb      	str	r3, [r7, #12]
 80068ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068ee:	1812      	adds	r2, r2, r0
 80068f0:	eb41 0303 	adc.w	r3, r1, r3
 80068f4:	f04f 0400 	mov.w	r4, #0
 80068f8:	f04f 0500 	mov.w	r5, #0
 80068fc:	00dd      	lsls	r5, r3, #3
 80068fe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006902:	00d4      	lsls	r4, r2, #3
 8006904:	4622      	mov	r2, r4
 8006906:	462b      	mov	r3, r5
 8006908:	1814      	adds	r4, r2, r0
 800690a:	64bc      	str	r4, [r7, #72]	; 0x48
 800690c:	414b      	adcs	r3, r1
 800690e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006910:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	4618      	mov	r0, r3
 8006916:	f04f 0100 	mov.w	r1, #0
 800691a:	f04f 0200 	mov.w	r2, #0
 800691e:	f04f 0300 	mov.w	r3, #0
 8006922:	008b      	lsls	r3, r1, #2
 8006924:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006928:	0082      	lsls	r2, r0, #2
 800692a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800692e:	f7fa f9b3 	bl	8000c98 <__aeabi_uldivmod>
 8006932:	4602      	mov	r2, r0
 8006934:	460b      	mov	r3, r1
 8006936:	4b2f      	ldr	r3, [pc, #188]	; (80069f4 <UART_SetConfig+0x38c>)
 8006938:	fba3 1302 	umull	r1, r3, r3, r2
 800693c:	095b      	lsrs	r3, r3, #5
 800693e:	2164      	movs	r1, #100	; 0x64
 8006940:	fb01 f303 	mul.w	r3, r1, r3
 8006944:	1ad3      	subs	r3, r2, r3
 8006946:	011b      	lsls	r3, r3, #4
 8006948:	3332      	adds	r3, #50	; 0x32
 800694a:	4a2a      	ldr	r2, [pc, #168]	; (80069f4 <UART_SetConfig+0x38c>)
 800694c:	fba2 2303 	umull	r2, r3, r2, r3
 8006950:	095b      	lsrs	r3, r3, #5
 8006952:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006956:	441e      	add	r6, r3
 8006958:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800695a:	4618      	mov	r0, r3
 800695c:	f04f 0100 	mov.w	r1, #0
 8006960:	4602      	mov	r2, r0
 8006962:	460b      	mov	r3, r1
 8006964:	1894      	adds	r4, r2, r2
 8006966:	603c      	str	r4, [r7, #0]
 8006968:	415b      	adcs	r3, r3
 800696a:	607b      	str	r3, [r7, #4]
 800696c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006970:	1812      	adds	r2, r2, r0
 8006972:	eb41 0303 	adc.w	r3, r1, r3
 8006976:	f04f 0400 	mov.w	r4, #0
 800697a:	f04f 0500 	mov.w	r5, #0
 800697e:	00dd      	lsls	r5, r3, #3
 8006980:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006984:	00d4      	lsls	r4, r2, #3
 8006986:	4622      	mov	r2, r4
 8006988:	462b      	mov	r3, r5
 800698a:	eb12 0a00 	adds.w	sl, r2, r0
 800698e:	eb43 0b01 	adc.w	fp, r3, r1
 8006992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	4618      	mov	r0, r3
 8006998:	f04f 0100 	mov.w	r1, #0
 800699c:	f04f 0200 	mov.w	r2, #0
 80069a0:	f04f 0300 	mov.w	r3, #0
 80069a4:	008b      	lsls	r3, r1, #2
 80069a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80069aa:	0082      	lsls	r2, r0, #2
 80069ac:	4650      	mov	r0, sl
 80069ae:	4659      	mov	r1, fp
 80069b0:	f7fa f972 	bl	8000c98 <__aeabi_uldivmod>
 80069b4:	4602      	mov	r2, r0
 80069b6:	460b      	mov	r3, r1
 80069b8:	4b0e      	ldr	r3, [pc, #56]	; (80069f4 <UART_SetConfig+0x38c>)
 80069ba:	fba3 1302 	umull	r1, r3, r3, r2
 80069be:	095b      	lsrs	r3, r3, #5
 80069c0:	2164      	movs	r1, #100	; 0x64
 80069c2:	fb01 f303 	mul.w	r3, r1, r3
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	011b      	lsls	r3, r3, #4
 80069ca:	3332      	adds	r3, #50	; 0x32
 80069cc:	4a09      	ldr	r2, [pc, #36]	; (80069f4 <UART_SetConfig+0x38c>)
 80069ce:	fba2 2303 	umull	r2, r3, r2, r3
 80069d2:	095b      	lsrs	r3, r3, #5
 80069d4:	f003 020f 	and.w	r2, r3, #15
 80069d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4432      	add	r2, r6
 80069de:	609a      	str	r2, [r3, #8]
}
 80069e0:	bf00      	nop
 80069e2:	377c      	adds	r7, #124	; 0x7c
 80069e4:	46bd      	mov	sp, r7
 80069e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ea:	bf00      	nop
 80069ec:	40011000 	.word	0x40011000
 80069f0:	40011400 	.word	0x40011400
 80069f4:	51eb851f 	.word	0x51eb851f

080069f8 <__errno>:
 80069f8:	4b01      	ldr	r3, [pc, #4]	; (8006a00 <__errno+0x8>)
 80069fa:	6818      	ldr	r0, [r3, #0]
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	2000000c 	.word	0x2000000c

08006a04 <__libc_init_array>:
 8006a04:	b570      	push	{r4, r5, r6, lr}
 8006a06:	4d0d      	ldr	r5, [pc, #52]	; (8006a3c <__libc_init_array+0x38>)
 8006a08:	4c0d      	ldr	r4, [pc, #52]	; (8006a40 <__libc_init_array+0x3c>)
 8006a0a:	1b64      	subs	r4, r4, r5
 8006a0c:	10a4      	asrs	r4, r4, #2
 8006a0e:	2600      	movs	r6, #0
 8006a10:	42a6      	cmp	r6, r4
 8006a12:	d109      	bne.n	8006a28 <__libc_init_array+0x24>
 8006a14:	4d0b      	ldr	r5, [pc, #44]	; (8006a44 <__libc_init_array+0x40>)
 8006a16:	4c0c      	ldr	r4, [pc, #48]	; (8006a48 <__libc_init_array+0x44>)
 8006a18:	f002 ff36 	bl	8009888 <_init>
 8006a1c:	1b64      	subs	r4, r4, r5
 8006a1e:	10a4      	asrs	r4, r4, #2
 8006a20:	2600      	movs	r6, #0
 8006a22:	42a6      	cmp	r6, r4
 8006a24:	d105      	bne.n	8006a32 <__libc_init_array+0x2e>
 8006a26:	bd70      	pop	{r4, r5, r6, pc}
 8006a28:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a2c:	4798      	blx	r3
 8006a2e:	3601      	adds	r6, #1
 8006a30:	e7ee      	b.n	8006a10 <__libc_init_array+0xc>
 8006a32:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a36:	4798      	blx	r3
 8006a38:	3601      	adds	r6, #1
 8006a3a:	e7f2      	b.n	8006a22 <__libc_init_array+0x1e>
 8006a3c:	08009cc4 	.word	0x08009cc4
 8006a40:	08009cc4 	.word	0x08009cc4
 8006a44:	08009cc4 	.word	0x08009cc4
 8006a48:	08009cc8 	.word	0x08009cc8

08006a4c <memset>:
 8006a4c:	4402      	add	r2, r0
 8006a4e:	4603      	mov	r3, r0
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d100      	bne.n	8006a56 <memset+0xa>
 8006a54:	4770      	bx	lr
 8006a56:	f803 1b01 	strb.w	r1, [r3], #1
 8006a5a:	e7f9      	b.n	8006a50 <memset+0x4>

08006a5c <__cvt>:
 8006a5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a60:	ec55 4b10 	vmov	r4, r5, d0
 8006a64:	2d00      	cmp	r5, #0
 8006a66:	460e      	mov	r6, r1
 8006a68:	4619      	mov	r1, r3
 8006a6a:	462b      	mov	r3, r5
 8006a6c:	bfbb      	ittet	lt
 8006a6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006a72:	461d      	movlt	r5, r3
 8006a74:	2300      	movge	r3, #0
 8006a76:	232d      	movlt	r3, #45	; 0x2d
 8006a78:	700b      	strb	r3, [r1, #0]
 8006a7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a7c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006a80:	4691      	mov	r9, r2
 8006a82:	f023 0820 	bic.w	r8, r3, #32
 8006a86:	bfbc      	itt	lt
 8006a88:	4622      	movlt	r2, r4
 8006a8a:	4614      	movlt	r4, r2
 8006a8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a90:	d005      	beq.n	8006a9e <__cvt+0x42>
 8006a92:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a96:	d100      	bne.n	8006a9a <__cvt+0x3e>
 8006a98:	3601      	adds	r6, #1
 8006a9a:	2102      	movs	r1, #2
 8006a9c:	e000      	b.n	8006aa0 <__cvt+0x44>
 8006a9e:	2103      	movs	r1, #3
 8006aa0:	ab03      	add	r3, sp, #12
 8006aa2:	9301      	str	r3, [sp, #4]
 8006aa4:	ab02      	add	r3, sp, #8
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	ec45 4b10 	vmov	d0, r4, r5
 8006aac:	4653      	mov	r3, sl
 8006aae:	4632      	mov	r2, r6
 8006ab0:	f000 fcea 	bl	8007488 <_dtoa_r>
 8006ab4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006ab8:	4607      	mov	r7, r0
 8006aba:	d102      	bne.n	8006ac2 <__cvt+0x66>
 8006abc:	f019 0f01 	tst.w	r9, #1
 8006ac0:	d022      	beq.n	8006b08 <__cvt+0xac>
 8006ac2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ac6:	eb07 0906 	add.w	r9, r7, r6
 8006aca:	d110      	bne.n	8006aee <__cvt+0x92>
 8006acc:	783b      	ldrb	r3, [r7, #0]
 8006ace:	2b30      	cmp	r3, #48	; 0x30
 8006ad0:	d10a      	bne.n	8006ae8 <__cvt+0x8c>
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	4629      	mov	r1, r5
 8006ada:	f7f9 fffd 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ade:	b918      	cbnz	r0, 8006ae8 <__cvt+0x8c>
 8006ae0:	f1c6 0601 	rsb	r6, r6, #1
 8006ae4:	f8ca 6000 	str.w	r6, [sl]
 8006ae8:	f8da 3000 	ldr.w	r3, [sl]
 8006aec:	4499      	add	r9, r3
 8006aee:	2200      	movs	r2, #0
 8006af0:	2300      	movs	r3, #0
 8006af2:	4620      	mov	r0, r4
 8006af4:	4629      	mov	r1, r5
 8006af6:	f7f9 ffef 	bl	8000ad8 <__aeabi_dcmpeq>
 8006afa:	b108      	cbz	r0, 8006b00 <__cvt+0xa4>
 8006afc:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b00:	2230      	movs	r2, #48	; 0x30
 8006b02:	9b03      	ldr	r3, [sp, #12]
 8006b04:	454b      	cmp	r3, r9
 8006b06:	d307      	bcc.n	8006b18 <__cvt+0xbc>
 8006b08:	9b03      	ldr	r3, [sp, #12]
 8006b0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b0c:	1bdb      	subs	r3, r3, r7
 8006b0e:	4638      	mov	r0, r7
 8006b10:	6013      	str	r3, [r2, #0]
 8006b12:	b004      	add	sp, #16
 8006b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b18:	1c59      	adds	r1, r3, #1
 8006b1a:	9103      	str	r1, [sp, #12]
 8006b1c:	701a      	strb	r2, [r3, #0]
 8006b1e:	e7f0      	b.n	8006b02 <__cvt+0xa6>

08006b20 <__exponent>:
 8006b20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b22:	4603      	mov	r3, r0
 8006b24:	2900      	cmp	r1, #0
 8006b26:	bfb8      	it	lt
 8006b28:	4249      	neglt	r1, r1
 8006b2a:	f803 2b02 	strb.w	r2, [r3], #2
 8006b2e:	bfb4      	ite	lt
 8006b30:	222d      	movlt	r2, #45	; 0x2d
 8006b32:	222b      	movge	r2, #43	; 0x2b
 8006b34:	2909      	cmp	r1, #9
 8006b36:	7042      	strb	r2, [r0, #1]
 8006b38:	dd2a      	ble.n	8006b90 <__exponent+0x70>
 8006b3a:	f10d 0407 	add.w	r4, sp, #7
 8006b3e:	46a4      	mov	ip, r4
 8006b40:	270a      	movs	r7, #10
 8006b42:	46a6      	mov	lr, r4
 8006b44:	460a      	mov	r2, r1
 8006b46:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b4a:	fb07 1516 	mls	r5, r7, r6, r1
 8006b4e:	3530      	adds	r5, #48	; 0x30
 8006b50:	2a63      	cmp	r2, #99	; 0x63
 8006b52:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b56:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b5a:	4631      	mov	r1, r6
 8006b5c:	dcf1      	bgt.n	8006b42 <__exponent+0x22>
 8006b5e:	3130      	adds	r1, #48	; 0x30
 8006b60:	f1ae 0502 	sub.w	r5, lr, #2
 8006b64:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b68:	1c44      	adds	r4, r0, #1
 8006b6a:	4629      	mov	r1, r5
 8006b6c:	4561      	cmp	r1, ip
 8006b6e:	d30a      	bcc.n	8006b86 <__exponent+0x66>
 8006b70:	f10d 0209 	add.w	r2, sp, #9
 8006b74:	eba2 020e 	sub.w	r2, r2, lr
 8006b78:	4565      	cmp	r5, ip
 8006b7a:	bf88      	it	hi
 8006b7c:	2200      	movhi	r2, #0
 8006b7e:	4413      	add	r3, r2
 8006b80:	1a18      	subs	r0, r3, r0
 8006b82:	b003      	add	sp, #12
 8006b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b8a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006b8e:	e7ed      	b.n	8006b6c <__exponent+0x4c>
 8006b90:	2330      	movs	r3, #48	; 0x30
 8006b92:	3130      	adds	r1, #48	; 0x30
 8006b94:	7083      	strb	r3, [r0, #2]
 8006b96:	70c1      	strb	r1, [r0, #3]
 8006b98:	1d03      	adds	r3, r0, #4
 8006b9a:	e7f1      	b.n	8006b80 <__exponent+0x60>

08006b9c <_printf_float>:
 8006b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba0:	ed2d 8b02 	vpush	{d8}
 8006ba4:	b08d      	sub	sp, #52	; 0x34
 8006ba6:	460c      	mov	r4, r1
 8006ba8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006bac:	4616      	mov	r6, r2
 8006bae:	461f      	mov	r7, r3
 8006bb0:	4605      	mov	r5, r0
 8006bb2:	f001 fa55 	bl	8008060 <_localeconv_r>
 8006bb6:	f8d0 a000 	ldr.w	sl, [r0]
 8006bba:	4650      	mov	r0, sl
 8006bbc:	f7f9 fb10 	bl	80001e0 <strlen>
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	930a      	str	r3, [sp, #40]	; 0x28
 8006bc4:	6823      	ldr	r3, [r4, #0]
 8006bc6:	9305      	str	r3, [sp, #20]
 8006bc8:	f8d8 3000 	ldr.w	r3, [r8]
 8006bcc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006bd0:	3307      	adds	r3, #7
 8006bd2:	f023 0307 	bic.w	r3, r3, #7
 8006bd6:	f103 0208 	add.w	r2, r3, #8
 8006bda:	f8c8 2000 	str.w	r2, [r8]
 8006bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006be6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006bea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006bee:	9307      	str	r3, [sp, #28]
 8006bf0:	f8cd 8018 	str.w	r8, [sp, #24]
 8006bf4:	ee08 0a10 	vmov	s16, r0
 8006bf8:	4b9f      	ldr	r3, [pc, #636]	; (8006e78 <_printf_float+0x2dc>)
 8006bfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8006c02:	f7f9 ff9b 	bl	8000b3c <__aeabi_dcmpun>
 8006c06:	bb88      	cbnz	r0, 8006c6c <_printf_float+0xd0>
 8006c08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c0c:	4b9a      	ldr	r3, [pc, #616]	; (8006e78 <_printf_float+0x2dc>)
 8006c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c12:	f7f9 ff75 	bl	8000b00 <__aeabi_dcmple>
 8006c16:	bb48      	cbnz	r0, 8006c6c <_printf_float+0xd0>
 8006c18:	2200      	movs	r2, #0
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	4640      	mov	r0, r8
 8006c1e:	4649      	mov	r1, r9
 8006c20:	f7f9 ff64 	bl	8000aec <__aeabi_dcmplt>
 8006c24:	b110      	cbz	r0, 8006c2c <_printf_float+0x90>
 8006c26:	232d      	movs	r3, #45	; 0x2d
 8006c28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c2c:	4b93      	ldr	r3, [pc, #588]	; (8006e7c <_printf_float+0x2e0>)
 8006c2e:	4894      	ldr	r0, [pc, #592]	; (8006e80 <_printf_float+0x2e4>)
 8006c30:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006c34:	bf94      	ite	ls
 8006c36:	4698      	movls	r8, r3
 8006c38:	4680      	movhi	r8, r0
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	6123      	str	r3, [r4, #16]
 8006c3e:	9b05      	ldr	r3, [sp, #20]
 8006c40:	f023 0204 	bic.w	r2, r3, #4
 8006c44:	6022      	str	r2, [r4, #0]
 8006c46:	f04f 0900 	mov.w	r9, #0
 8006c4a:	9700      	str	r7, [sp, #0]
 8006c4c:	4633      	mov	r3, r6
 8006c4e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006c50:	4621      	mov	r1, r4
 8006c52:	4628      	mov	r0, r5
 8006c54:	f000 f9d8 	bl	8007008 <_printf_common>
 8006c58:	3001      	adds	r0, #1
 8006c5a:	f040 8090 	bne.w	8006d7e <_printf_float+0x1e2>
 8006c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c62:	b00d      	add	sp, #52	; 0x34
 8006c64:	ecbd 8b02 	vpop	{d8}
 8006c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c6c:	4642      	mov	r2, r8
 8006c6e:	464b      	mov	r3, r9
 8006c70:	4640      	mov	r0, r8
 8006c72:	4649      	mov	r1, r9
 8006c74:	f7f9 ff62 	bl	8000b3c <__aeabi_dcmpun>
 8006c78:	b140      	cbz	r0, 8006c8c <_printf_float+0xf0>
 8006c7a:	464b      	mov	r3, r9
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	bfbc      	itt	lt
 8006c80:	232d      	movlt	r3, #45	; 0x2d
 8006c82:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c86:	487f      	ldr	r0, [pc, #508]	; (8006e84 <_printf_float+0x2e8>)
 8006c88:	4b7f      	ldr	r3, [pc, #508]	; (8006e88 <_printf_float+0x2ec>)
 8006c8a:	e7d1      	b.n	8006c30 <_printf_float+0x94>
 8006c8c:	6863      	ldr	r3, [r4, #4]
 8006c8e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006c92:	9206      	str	r2, [sp, #24]
 8006c94:	1c5a      	adds	r2, r3, #1
 8006c96:	d13f      	bne.n	8006d18 <_printf_float+0x17c>
 8006c98:	2306      	movs	r3, #6
 8006c9a:	6063      	str	r3, [r4, #4]
 8006c9c:	9b05      	ldr	r3, [sp, #20]
 8006c9e:	6861      	ldr	r1, [r4, #4]
 8006ca0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	9303      	str	r3, [sp, #12]
 8006ca8:	ab0a      	add	r3, sp, #40	; 0x28
 8006caa:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006cae:	ab09      	add	r3, sp, #36	; 0x24
 8006cb0:	ec49 8b10 	vmov	d0, r8, r9
 8006cb4:	9300      	str	r3, [sp, #0]
 8006cb6:	6022      	str	r2, [r4, #0]
 8006cb8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	f7ff fecd 	bl	8006a5c <__cvt>
 8006cc2:	9b06      	ldr	r3, [sp, #24]
 8006cc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cc6:	2b47      	cmp	r3, #71	; 0x47
 8006cc8:	4680      	mov	r8, r0
 8006cca:	d108      	bne.n	8006cde <_printf_float+0x142>
 8006ccc:	1cc8      	adds	r0, r1, #3
 8006cce:	db02      	blt.n	8006cd6 <_printf_float+0x13a>
 8006cd0:	6863      	ldr	r3, [r4, #4]
 8006cd2:	4299      	cmp	r1, r3
 8006cd4:	dd41      	ble.n	8006d5a <_printf_float+0x1be>
 8006cd6:	f1ab 0b02 	sub.w	fp, fp, #2
 8006cda:	fa5f fb8b 	uxtb.w	fp, fp
 8006cde:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ce2:	d820      	bhi.n	8006d26 <_printf_float+0x18a>
 8006ce4:	3901      	subs	r1, #1
 8006ce6:	465a      	mov	r2, fp
 8006ce8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006cec:	9109      	str	r1, [sp, #36]	; 0x24
 8006cee:	f7ff ff17 	bl	8006b20 <__exponent>
 8006cf2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cf4:	1813      	adds	r3, r2, r0
 8006cf6:	2a01      	cmp	r2, #1
 8006cf8:	4681      	mov	r9, r0
 8006cfa:	6123      	str	r3, [r4, #16]
 8006cfc:	dc02      	bgt.n	8006d04 <_printf_float+0x168>
 8006cfe:	6822      	ldr	r2, [r4, #0]
 8006d00:	07d2      	lsls	r2, r2, #31
 8006d02:	d501      	bpl.n	8006d08 <_printf_float+0x16c>
 8006d04:	3301      	adds	r3, #1
 8006d06:	6123      	str	r3, [r4, #16]
 8006d08:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d09c      	beq.n	8006c4a <_printf_float+0xae>
 8006d10:	232d      	movs	r3, #45	; 0x2d
 8006d12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d16:	e798      	b.n	8006c4a <_printf_float+0xae>
 8006d18:	9a06      	ldr	r2, [sp, #24]
 8006d1a:	2a47      	cmp	r2, #71	; 0x47
 8006d1c:	d1be      	bne.n	8006c9c <_printf_float+0x100>
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1bc      	bne.n	8006c9c <_printf_float+0x100>
 8006d22:	2301      	movs	r3, #1
 8006d24:	e7b9      	b.n	8006c9a <_printf_float+0xfe>
 8006d26:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006d2a:	d118      	bne.n	8006d5e <_printf_float+0x1c2>
 8006d2c:	2900      	cmp	r1, #0
 8006d2e:	6863      	ldr	r3, [r4, #4]
 8006d30:	dd0b      	ble.n	8006d4a <_printf_float+0x1ae>
 8006d32:	6121      	str	r1, [r4, #16]
 8006d34:	b913      	cbnz	r3, 8006d3c <_printf_float+0x1a0>
 8006d36:	6822      	ldr	r2, [r4, #0]
 8006d38:	07d0      	lsls	r0, r2, #31
 8006d3a:	d502      	bpl.n	8006d42 <_printf_float+0x1a6>
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	440b      	add	r3, r1
 8006d40:	6123      	str	r3, [r4, #16]
 8006d42:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d44:	f04f 0900 	mov.w	r9, #0
 8006d48:	e7de      	b.n	8006d08 <_printf_float+0x16c>
 8006d4a:	b913      	cbnz	r3, 8006d52 <_printf_float+0x1b6>
 8006d4c:	6822      	ldr	r2, [r4, #0]
 8006d4e:	07d2      	lsls	r2, r2, #31
 8006d50:	d501      	bpl.n	8006d56 <_printf_float+0x1ba>
 8006d52:	3302      	adds	r3, #2
 8006d54:	e7f4      	b.n	8006d40 <_printf_float+0x1a4>
 8006d56:	2301      	movs	r3, #1
 8006d58:	e7f2      	b.n	8006d40 <_printf_float+0x1a4>
 8006d5a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d60:	4299      	cmp	r1, r3
 8006d62:	db05      	blt.n	8006d70 <_printf_float+0x1d4>
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	6121      	str	r1, [r4, #16]
 8006d68:	07d8      	lsls	r0, r3, #31
 8006d6a:	d5ea      	bpl.n	8006d42 <_printf_float+0x1a6>
 8006d6c:	1c4b      	adds	r3, r1, #1
 8006d6e:	e7e7      	b.n	8006d40 <_printf_float+0x1a4>
 8006d70:	2900      	cmp	r1, #0
 8006d72:	bfd4      	ite	le
 8006d74:	f1c1 0202 	rsble	r2, r1, #2
 8006d78:	2201      	movgt	r2, #1
 8006d7a:	4413      	add	r3, r2
 8006d7c:	e7e0      	b.n	8006d40 <_printf_float+0x1a4>
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	055a      	lsls	r2, r3, #21
 8006d82:	d407      	bmi.n	8006d94 <_printf_float+0x1f8>
 8006d84:	6923      	ldr	r3, [r4, #16]
 8006d86:	4642      	mov	r2, r8
 8006d88:	4631      	mov	r1, r6
 8006d8a:	4628      	mov	r0, r5
 8006d8c:	47b8      	blx	r7
 8006d8e:	3001      	adds	r0, #1
 8006d90:	d12c      	bne.n	8006dec <_printf_float+0x250>
 8006d92:	e764      	b.n	8006c5e <_printf_float+0xc2>
 8006d94:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d98:	f240 80e0 	bls.w	8006f5c <_printf_float+0x3c0>
 8006d9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006da0:	2200      	movs	r2, #0
 8006da2:	2300      	movs	r3, #0
 8006da4:	f7f9 fe98 	bl	8000ad8 <__aeabi_dcmpeq>
 8006da8:	2800      	cmp	r0, #0
 8006daa:	d034      	beq.n	8006e16 <_printf_float+0x27a>
 8006dac:	4a37      	ldr	r2, [pc, #220]	; (8006e8c <_printf_float+0x2f0>)
 8006dae:	2301      	movs	r3, #1
 8006db0:	4631      	mov	r1, r6
 8006db2:	4628      	mov	r0, r5
 8006db4:	47b8      	blx	r7
 8006db6:	3001      	adds	r0, #1
 8006db8:	f43f af51 	beq.w	8006c5e <_printf_float+0xc2>
 8006dbc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	db02      	blt.n	8006dca <_printf_float+0x22e>
 8006dc4:	6823      	ldr	r3, [r4, #0]
 8006dc6:	07d8      	lsls	r0, r3, #31
 8006dc8:	d510      	bpl.n	8006dec <_printf_float+0x250>
 8006dca:	ee18 3a10 	vmov	r3, s16
 8006dce:	4652      	mov	r2, sl
 8006dd0:	4631      	mov	r1, r6
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	47b8      	blx	r7
 8006dd6:	3001      	adds	r0, #1
 8006dd8:	f43f af41 	beq.w	8006c5e <_printf_float+0xc2>
 8006ddc:	f04f 0800 	mov.w	r8, #0
 8006de0:	f104 091a 	add.w	r9, r4, #26
 8006de4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006de6:	3b01      	subs	r3, #1
 8006de8:	4543      	cmp	r3, r8
 8006dea:	dc09      	bgt.n	8006e00 <_printf_float+0x264>
 8006dec:	6823      	ldr	r3, [r4, #0]
 8006dee:	079b      	lsls	r3, r3, #30
 8006df0:	f100 8105 	bmi.w	8006ffe <_printf_float+0x462>
 8006df4:	68e0      	ldr	r0, [r4, #12]
 8006df6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006df8:	4298      	cmp	r0, r3
 8006dfa:	bfb8      	it	lt
 8006dfc:	4618      	movlt	r0, r3
 8006dfe:	e730      	b.n	8006c62 <_printf_float+0xc6>
 8006e00:	2301      	movs	r3, #1
 8006e02:	464a      	mov	r2, r9
 8006e04:	4631      	mov	r1, r6
 8006e06:	4628      	mov	r0, r5
 8006e08:	47b8      	blx	r7
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	f43f af27 	beq.w	8006c5e <_printf_float+0xc2>
 8006e10:	f108 0801 	add.w	r8, r8, #1
 8006e14:	e7e6      	b.n	8006de4 <_printf_float+0x248>
 8006e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	dc39      	bgt.n	8006e90 <_printf_float+0x2f4>
 8006e1c:	4a1b      	ldr	r2, [pc, #108]	; (8006e8c <_printf_float+0x2f0>)
 8006e1e:	2301      	movs	r3, #1
 8006e20:	4631      	mov	r1, r6
 8006e22:	4628      	mov	r0, r5
 8006e24:	47b8      	blx	r7
 8006e26:	3001      	adds	r0, #1
 8006e28:	f43f af19 	beq.w	8006c5e <_printf_float+0xc2>
 8006e2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e30:	4313      	orrs	r3, r2
 8006e32:	d102      	bne.n	8006e3a <_printf_float+0x29e>
 8006e34:	6823      	ldr	r3, [r4, #0]
 8006e36:	07d9      	lsls	r1, r3, #31
 8006e38:	d5d8      	bpl.n	8006dec <_printf_float+0x250>
 8006e3a:	ee18 3a10 	vmov	r3, s16
 8006e3e:	4652      	mov	r2, sl
 8006e40:	4631      	mov	r1, r6
 8006e42:	4628      	mov	r0, r5
 8006e44:	47b8      	blx	r7
 8006e46:	3001      	adds	r0, #1
 8006e48:	f43f af09 	beq.w	8006c5e <_printf_float+0xc2>
 8006e4c:	f04f 0900 	mov.w	r9, #0
 8006e50:	f104 0a1a 	add.w	sl, r4, #26
 8006e54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e56:	425b      	negs	r3, r3
 8006e58:	454b      	cmp	r3, r9
 8006e5a:	dc01      	bgt.n	8006e60 <_printf_float+0x2c4>
 8006e5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e5e:	e792      	b.n	8006d86 <_printf_float+0x1ea>
 8006e60:	2301      	movs	r3, #1
 8006e62:	4652      	mov	r2, sl
 8006e64:	4631      	mov	r1, r6
 8006e66:	4628      	mov	r0, r5
 8006e68:	47b8      	blx	r7
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	f43f aef7 	beq.w	8006c5e <_printf_float+0xc2>
 8006e70:	f109 0901 	add.w	r9, r9, #1
 8006e74:	e7ee      	b.n	8006e54 <_printf_float+0x2b8>
 8006e76:	bf00      	nop
 8006e78:	7fefffff 	.word	0x7fefffff
 8006e7c:	080098e0 	.word	0x080098e0
 8006e80:	080098e4 	.word	0x080098e4
 8006e84:	080098ec 	.word	0x080098ec
 8006e88:	080098e8 	.word	0x080098e8
 8006e8c:	080098f0 	.word	0x080098f0
 8006e90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e94:	429a      	cmp	r2, r3
 8006e96:	bfa8      	it	ge
 8006e98:	461a      	movge	r2, r3
 8006e9a:	2a00      	cmp	r2, #0
 8006e9c:	4691      	mov	r9, r2
 8006e9e:	dc37      	bgt.n	8006f10 <_printf_float+0x374>
 8006ea0:	f04f 0b00 	mov.w	fp, #0
 8006ea4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ea8:	f104 021a 	add.w	r2, r4, #26
 8006eac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006eae:	9305      	str	r3, [sp, #20]
 8006eb0:	eba3 0309 	sub.w	r3, r3, r9
 8006eb4:	455b      	cmp	r3, fp
 8006eb6:	dc33      	bgt.n	8006f20 <_printf_float+0x384>
 8006eb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	db3b      	blt.n	8006f38 <_printf_float+0x39c>
 8006ec0:	6823      	ldr	r3, [r4, #0]
 8006ec2:	07da      	lsls	r2, r3, #31
 8006ec4:	d438      	bmi.n	8006f38 <_printf_float+0x39c>
 8006ec6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ec8:	9b05      	ldr	r3, [sp, #20]
 8006eca:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	eba2 0901 	sub.w	r9, r2, r1
 8006ed2:	4599      	cmp	r9, r3
 8006ed4:	bfa8      	it	ge
 8006ed6:	4699      	movge	r9, r3
 8006ed8:	f1b9 0f00 	cmp.w	r9, #0
 8006edc:	dc35      	bgt.n	8006f4a <_printf_float+0x3ae>
 8006ede:	f04f 0800 	mov.w	r8, #0
 8006ee2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ee6:	f104 0a1a 	add.w	sl, r4, #26
 8006eea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006eee:	1a9b      	subs	r3, r3, r2
 8006ef0:	eba3 0309 	sub.w	r3, r3, r9
 8006ef4:	4543      	cmp	r3, r8
 8006ef6:	f77f af79 	ble.w	8006dec <_printf_float+0x250>
 8006efa:	2301      	movs	r3, #1
 8006efc:	4652      	mov	r2, sl
 8006efe:	4631      	mov	r1, r6
 8006f00:	4628      	mov	r0, r5
 8006f02:	47b8      	blx	r7
 8006f04:	3001      	adds	r0, #1
 8006f06:	f43f aeaa 	beq.w	8006c5e <_printf_float+0xc2>
 8006f0a:	f108 0801 	add.w	r8, r8, #1
 8006f0e:	e7ec      	b.n	8006eea <_printf_float+0x34e>
 8006f10:	4613      	mov	r3, r2
 8006f12:	4631      	mov	r1, r6
 8006f14:	4642      	mov	r2, r8
 8006f16:	4628      	mov	r0, r5
 8006f18:	47b8      	blx	r7
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	d1c0      	bne.n	8006ea0 <_printf_float+0x304>
 8006f1e:	e69e      	b.n	8006c5e <_printf_float+0xc2>
 8006f20:	2301      	movs	r3, #1
 8006f22:	4631      	mov	r1, r6
 8006f24:	4628      	mov	r0, r5
 8006f26:	9205      	str	r2, [sp, #20]
 8006f28:	47b8      	blx	r7
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	f43f ae97 	beq.w	8006c5e <_printf_float+0xc2>
 8006f30:	9a05      	ldr	r2, [sp, #20]
 8006f32:	f10b 0b01 	add.w	fp, fp, #1
 8006f36:	e7b9      	b.n	8006eac <_printf_float+0x310>
 8006f38:	ee18 3a10 	vmov	r3, s16
 8006f3c:	4652      	mov	r2, sl
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	d1be      	bne.n	8006ec6 <_printf_float+0x32a>
 8006f48:	e689      	b.n	8006c5e <_printf_float+0xc2>
 8006f4a:	9a05      	ldr	r2, [sp, #20]
 8006f4c:	464b      	mov	r3, r9
 8006f4e:	4442      	add	r2, r8
 8006f50:	4631      	mov	r1, r6
 8006f52:	4628      	mov	r0, r5
 8006f54:	47b8      	blx	r7
 8006f56:	3001      	adds	r0, #1
 8006f58:	d1c1      	bne.n	8006ede <_printf_float+0x342>
 8006f5a:	e680      	b.n	8006c5e <_printf_float+0xc2>
 8006f5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f5e:	2a01      	cmp	r2, #1
 8006f60:	dc01      	bgt.n	8006f66 <_printf_float+0x3ca>
 8006f62:	07db      	lsls	r3, r3, #31
 8006f64:	d538      	bpl.n	8006fd8 <_printf_float+0x43c>
 8006f66:	2301      	movs	r3, #1
 8006f68:	4642      	mov	r2, r8
 8006f6a:	4631      	mov	r1, r6
 8006f6c:	4628      	mov	r0, r5
 8006f6e:	47b8      	blx	r7
 8006f70:	3001      	adds	r0, #1
 8006f72:	f43f ae74 	beq.w	8006c5e <_printf_float+0xc2>
 8006f76:	ee18 3a10 	vmov	r3, s16
 8006f7a:	4652      	mov	r2, sl
 8006f7c:	4631      	mov	r1, r6
 8006f7e:	4628      	mov	r0, r5
 8006f80:	47b8      	blx	r7
 8006f82:	3001      	adds	r0, #1
 8006f84:	f43f ae6b 	beq.w	8006c5e <_printf_float+0xc2>
 8006f88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	2300      	movs	r3, #0
 8006f90:	f7f9 fda2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f94:	b9d8      	cbnz	r0, 8006fce <_printf_float+0x432>
 8006f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f98:	f108 0201 	add.w	r2, r8, #1
 8006f9c:	3b01      	subs	r3, #1
 8006f9e:	4631      	mov	r1, r6
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	47b8      	blx	r7
 8006fa4:	3001      	adds	r0, #1
 8006fa6:	d10e      	bne.n	8006fc6 <_printf_float+0x42a>
 8006fa8:	e659      	b.n	8006c5e <_printf_float+0xc2>
 8006faa:	2301      	movs	r3, #1
 8006fac:	4652      	mov	r2, sl
 8006fae:	4631      	mov	r1, r6
 8006fb0:	4628      	mov	r0, r5
 8006fb2:	47b8      	blx	r7
 8006fb4:	3001      	adds	r0, #1
 8006fb6:	f43f ae52 	beq.w	8006c5e <_printf_float+0xc2>
 8006fba:	f108 0801 	add.w	r8, r8, #1
 8006fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	4543      	cmp	r3, r8
 8006fc4:	dcf1      	bgt.n	8006faa <_printf_float+0x40e>
 8006fc6:	464b      	mov	r3, r9
 8006fc8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006fcc:	e6dc      	b.n	8006d88 <_printf_float+0x1ec>
 8006fce:	f04f 0800 	mov.w	r8, #0
 8006fd2:	f104 0a1a 	add.w	sl, r4, #26
 8006fd6:	e7f2      	b.n	8006fbe <_printf_float+0x422>
 8006fd8:	2301      	movs	r3, #1
 8006fda:	4642      	mov	r2, r8
 8006fdc:	e7df      	b.n	8006f9e <_printf_float+0x402>
 8006fde:	2301      	movs	r3, #1
 8006fe0:	464a      	mov	r2, r9
 8006fe2:	4631      	mov	r1, r6
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	47b8      	blx	r7
 8006fe8:	3001      	adds	r0, #1
 8006fea:	f43f ae38 	beq.w	8006c5e <_printf_float+0xc2>
 8006fee:	f108 0801 	add.w	r8, r8, #1
 8006ff2:	68e3      	ldr	r3, [r4, #12]
 8006ff4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ff6:	1a5b      	subs	r3, r3, r1
 8006ff8:	4543      	cmp	r3, r8
 8006ffa:	dcf0      	bgt.n	8006fde <_printf_float+0x442>
 8006ffc:	e6fa      	b.n	8006df4 <_printf_float+0x258>
 8006ffe:	f04f 0800 	mov.w	r8, #0
 8007002:	f104 0919 	add.w	r9, r4, #25
 8007006:	e7f4      	b.n	8006ff2 <_printf_float+0x456>

08007008 <_printf_common>:
 8007008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800700c:	4616      	mov	r6, r2
 800700e:	4699      	mov	r9, r3
 8007010:	688a      	ldr	r2, [r1, #8]
 8007012:	690b      	ldr	r3, [r1, #16]
 8007014:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007018:	4293      	cmp	r3, r2
 800701a:	bfb8      	it	lt
 800701c:	4613      	movlt	r3, r2
 800701e:	6033      	str	r3, [r6, #0]
 8007020:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007024:	4607      	mov	r7, r0
 8007026:	460c      	mov	r4, r1
 8007028:	b10a      	cbz	r2, 800702e <_printf_common+0x26>
 800702a:	3301      	adds	r3, #1
 800702c:	6033      	str	r3, [r6, #0]
 800702e:	6823      	ldr	r3, [r4, #0]
 8007030:	0699      	lsls	r1, r3, #26
 8007032:	bf42      	ittt	mi
 8007034:	6833      	ldrmi	r3, [r6, #0]
 8007036:	3302      	addmi	r3, #2
 8007038:	6033      	strmi	r3, [r6, #0]
 800703a:	6825      	ldr	r5, [r4, #0]
 800703c:	f015 0506 	ands.w	r5, r5, #6
 8007040:	d106      	bne.n	8007050 <_printf_common+0x48>
 8007042:	f104 0a19 	add.w	sl, r4, #25
 8007046:	68e3      	ldr	r3, [r4, #12]
 8007048:	6832      	ldr	r2, [r6, #0]
 800704a:	1a9b      	subs	r3, r3, r2
 800704c:	42ab      	cmp	r3, r5
 800704e:	dc26      	bgt.n	800709e <_printf_common+0x96>
 8007050:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007054:	1e13      	subs	r3, r2, #0
 8007056:	6822      	ldr	r2, [r4, #0]
 8007058:	bf18      	it	ne
 800705a:	2301      	movne	r3, #1
 800705c:	0692      	lsls	r2, r2, #26
 800705e:	d42b      	bmi.n	80070b8 <_printf_common+0xb0>
 8007060:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007064:	4649      	mov	r1, r9
 8007066:	4638      	mov	r0, r7
 8007068:	47c0      	blx	r8
 800706a:	3001      	adds	r0, #1
 800706c:	d01e      	beq.n	80070ac <_printf_common+0xa4>
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	68e5      	ldr	r5, [r4, #12]
 8007072:	6832      	ldr	r2, [r6, #0]
 8007074:	f003 0306 	and.w	r3, r3, #6
 8007078:	2b04      	cmp	r3, #4
 800707a:	bf08      	it	eq
 800707c:	1aad      	subeq	r5, r5, r2
 800707e:	68a3      	ldr	r3, [r4, #8]
 8007080:	6922      	ldr	r2, [r4, #16]
 8007082:	bf0c      	ite	eq
 8007084:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007088:	2500      	movne	r5, #0
 800708a:	4293      	cmp	r3, r2
 800708c:	bfc4      	itt	gt
 800708e:	1a9b      	subgt	r3, r3, r2
 8007090:	18ed      	addgt	r5, r5, r3
 8007092:	2600      	movs	r6, #0
 8007094:	341a      	adds	r4, #26
 8007096:	42b5      	cmp	r5, r6
 8007098:	d11a      	bne.n	80070d0 <_printf_common+0xc8>
 800709a:	2000      	movs	r0, #0
 800709c:	e008      	b.n	80070b0 <_printf_common+0xa8>
 800709e:	2301      	movs	r3, #1
 80070a0:	4652      	mov	r2, sl
 80070a2:	4649      	mov	r1, r9
 80070a4:	4638      	mov	r0, r7
 80070a6:	47c0      	blx	r8
 80070a8:	3001      	adds	r0, #1
 80070aa:	d103      	bne.n	80070b4 <_printf_common+0xac>
 80070ac:	f04f 30ff 	mov.w	r0, #4294967295
 80070b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070b4:	3501      	adds	r5, #1
 80070b6:	e7c6      	b.n	8007046 <_printf_common+0x3e>
 80070b8:	18e1      	adds	r1, r4, r3
 80070ba:	1c5a      	adds	r2, r3, #1
 80070bc:	2030      	movs	r0, #48	; 0x30
 80070be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80070c2:	4422      	add	r2, r4
 80070c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80070c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070cc:	3302      	adds	r3, #2
 80070ce:	e7c7      	b.n	8007060 <_printf_common+0x58>
 80070d0:	2301      	movs	r3, #1
 80070d2:	4622      	mov	r2, r4
 80070d4:	4649      	mov	r1, r9
 80070d6:	4638      	mov	r0, r7
 80070d8:	47c0      	blx	r8
 80070da:	3001      	adds	r0, #1
 80070dc:	d0e6      	beq.n	80070ac <_printf_common+0xa4>
 80070de:	3601      	adds	r6, #1
 80070e0:	e7d9      	b.n	8007096 <_printf_common+0x8e>
	...

080070e4 <_printf_i>:
 80070e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070e8:	460c      	mov	r4, r1
 80070ea:	4691      	mov	r9, r2
 80070ec:	7e27      	ldrb	r7, [r4, #24]
 80070ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 80070f0:	2f78      	cmp	r7, #120	; 0x78
 80070f2:	4680      	mov	r8, r0
 80070f4:	469a      	mov	sl, r3
 80070f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070fa:	d807      	bhi.n	800710c <_printf_i+0x28>
 80070fc:	2f62      	cmp	r7, #98	; 0x62
 80070fe:	d80a      	bhi.n	8007116 <_printf_i+0x32>
 8007100:	2f00      	cmp	r7, #0
 8007102:	f000 80d8 	beq.w	80072b6 <_printf_i+0x1d2>
 8007106:	2f58      	cmp	r7, #88	; 0x58
 8007108:	f000 80a3 	beq.w	8007252 <_printf_i+0x16e>
 800710c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007110:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007114:	e03a      	b.n	800718c <_printf_i+0xa8>
 8007116:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800711a:	2b15      	cmp	r3, #21
 800711c:	d8f6      	bhi.n	800710c <_printf_i+0x28>
 800711e:	a001      	add	r0, pc, #4	; (adr r0, 8007124 <_printf_i+0x40>)
 8007120:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007124:	0800717d 	.word	0x0800717d
 8007128:	08007191 	.word	0x08007191
 800712c:	0800710d 	.word	0x0800710d
 8007130:	0800710d 	.word	0x0800710d
 8007134:	0800710d 	.word	0x0800710d
 8007138:	0800710d 	.word	0x0800710d
 800713c:	08007191 	.word	0x08007191
 8007140:	0800710d 	.word	0x0800710d
 8007144:	0800710d 	.word	0x0800710d
 8007148:	0800710d 	.word	0x0800710d
 800714c:	0800710d 	.word	0x0800710d
 8007150:	0800729d 	.word	0x0800729d
 8007154:	080071c1 	.word	0x080071c1
 8007158:	0800727f 	.word	0x0800727f
 800715c:	0800710d 	.word	0x0800710d
 8007160:	0800710d 	.word	0x0800710d
 8007164:	080072bf 	.word	0x080072bf
 8007168:	0800710d 	.word	0x0800710d
 800716c:	080071c1 	.word	0x080071c1
 8007170:	0800710d 	.word	0x0800710d
 8007174:	0800710d 	.word	0x0800710d
 8007178:	08007287 	.word	0x08007287
 800717c:	680b      	ldr	r3, [r1, #0]
 800717e:	1d1a      	adds	r2, r3, #4
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	600a      	str	r2, [r1, #0]
 8007184:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007188:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800718c:	2301      	movs	r3, #1
 800718e:	e0a3      	b.n	80072d8 <_printf_i+0x1f4>
 8007190:	6825      	ldr	r5, [r4, #0]
 8007192:	6808      	ldr	r0, [r1, #0]
 8007194:	062e      	lsls	r6, r5, #24
 8007196:	f100 0304 	add.w	r3, r0, #4
 800719a:	d50a      	bpl.n	80071b2 <_printf_i+0xce>
 800719c:	6805      	ldr	r5, [r0, #0]
 800719e:	600b      	str	r3, [r1, #0]
 80071a0:	2d00      	cmp	r5, #0
 80071a2:	da03      	bge.n	80071ac <_printf_i+0xc8>
 80071a4:	232d      	movs	r3, #45	; 0x2d
 80071a6:	426d      	negs	r5, r5
 80071a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071ac:	485e      	ldr	r0, [pc, #376]	; (8007328 <_printf_i+0x244>)
 80071ae:	230a      	movs	r3, #10
 80071b0:	e019      	b.n	80071e6 <_printf_i+0x102>
 80071b2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80071b6:	6805      	ldr	r5, [r0, #0]
 80071b8:	600b      	str	r3, [r1, #0]
 80071ba:	bf18      	it	ne
 80071bc:	b22d      	sxthne	r5, r5
 80071be:	e7ef      	b.n	80071a0 <_printf_i+0xbc>
 80071c0:	680b      	ldr	r3, [r1, #0]
 80071c2:	6825      	ldr	r5, [r4, #0]
 80071c4:	1d18      	adds	r0, r3, #4
 80071c6:	6008      	str	r0, [r1, #0]
 80071c8:	0628      	lsls	r0, r5, #24
 80071ca:	d501      	bpl.n	80071d0 <_printf_i+0xec>
 80071cc:	681d      	ldr	r5, [r3, #0]
 80071ce:	e002      	b.n	80071d6 <_printf_i+0xf2>
 80071d0:	0669      	lsls	r1, r5, #25
 80071d2:	d5fb      	bpl.n	80071cc <_printf_i+0xe8>
 80071d4:	881d      	ldrh	r5, [r3, #0]
 80071d6:	4854      	ldr	r0, [pc, #336]	; (8007328 <_printf_i+0x244>)
 80071d8:	2f6f      	cmp	r7, #111	; 0x6f
 80071da:	bf0c      	ite	eq
 80071dc:	2308      	moveq	r3, #8
 80071de:	230a      	movne	r3, #10
 80071e0:	2100      	movs	r1, #0
 80071e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071e6:	6866      	ldr	r6, [r4, #4]
 80071e8:	60a6      	str	r6, [r4, #8]
 80071ea:	2e00      	cmp	r6, #0
 80071ec:	bfa2      	ittt	ge
 80071ee:	6821      	ldrge	r1, [r4, #0]
 80071f0:	f021 0104 	bicge.w	r1, r1, #4
 80071f4:	6021      	strge	r1, [r4, #0]
 80071f6:	b90d      	cbnz	r5, 80071fc <_printf_i+0x118>
 80071f8:	2e00      	cmp	r6, #0
 80071fa:	d04d      	beq.n	8007298 <_printf_i+0x1b4>
 80071fc:	4616      	mov	r6, r2
 80071fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8007202:	fb03 5711 	mls	r7, r3, r1, r5
 8007206:	5dc7      	ldrb	r7, [r0, r7]
 8007208:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800720c:	462f      	mov	r7, r5
 800720e:	42bb      	cmp	r3, r7
 8007210:	460d      	mov	r5, r1
 8007212:	d9f4      	bls.n	80071fe <_printf_i+0x11a>
 8007214:	2b08      	cmp	r3, #8
 8007216:	d10b      	bne.n	8007230 <_printf_i+0x14c>
 8007218:	6823      	ldr	r3, [r4, #0]
 800721a:	07df      	lsls	r7, r3, #31
 800721c:	d508      	bpl.n	8007230 <_printf_i+0x14c>
 800721e:	6923      	ldr	r3, [r4, #16]
 8007220:	6861      	ldr	r1, [r4, #4]
 8007222:	4299      	cmp	r1, r3
 8007224:	bfde      	ittt	le
 8007226:	2330      	movle	r3, #48	; 0x30
 8007228:	f806 3c01 	strble.w	r3, [r6, #-1]
 800722c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007230:	1b92      	subs	r2, r2, r6
 8007232:	6122      	str	r2, [r4, #16]
 8007234:	f8cd a000 	str.w	sl, [sp]
 8007238:	464b      	mov	r3, r9
 800723a:	aa03      	add	r2, sp, #12
 800723c:	4621      	mov	r1, r4
 800723e:	4640      	mov	r0, r8
 8007240:	f7ff fee2 	bl	8007008 <_printf_common>
 8007244:	3001      	adds	r0, #1
 8007246:	d14c      	bne.n	80072e2 <_printf_i+0x1fe>
 8007248:	f04f 30ff 	mov.w	r0, #4294967295
 800724c:	b004      	add	sp, #16
 800724e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007252:	4835      	ldr	r0, [pc, #212]	; (8007328 <_printf_i+0x244>)
 8007254:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007258:	6823      	ldr	r3, [r4, #0]
 800725a:	680e      	ldr	r6, [r1, #0]
 800725c:	061f      	lsls	r7, r3, #24
 800725e:	f856 5b04 	ldr.w	r5, [r6], #4
 8007262:	600e      	str	r6, [r1, #0]
 8007264:	d514      	bpl.n	8007290 <_printf_i+0x1ac>
 8007266:	07d9      	lsls	r1, r3, #31
 8007268:	bf44      	itt	mi
 800726a:	f043 0320 	orrmi.w	r3, r3, #32
 800726e:	6023      	strmi	r3, [r4, #0]
 8007270:	b91d      	cbnz	r5, 800727a <_printf_i+0x196>
 8007272:	6823      	ldr	r3, [r4, #0]
 8007274:	f023 0320 	bic.w	r3, r3, #32
 8007278:	6023      	str	r3, [r4, #0]
 800727a:	2310      	movs	r3, #16
 800727c:	e7b0      	b.n	80071e0 <_printf_i+0xfc>
 800727e:	6823      	ldr	r3, [r4, #0]
 8007280:	f043 0320 	orr.w	r3, r3, #32
 8007284:	6023      	str	r3, [r4, #0]
 8007286:	2378      	movs	r3, #120	; 0x78
 8007288:	4828      	ldr	r0, [pc, #160]	; (800732c <_printf_i+0x248>)
 800728a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800728e:	e7e3      	b.n	8007258 <_printf_i+0x174>
 8007290:	065e      	lsls	r6, r3, #25
 8007292:	bf48      	it	mi
 8007294:	b2ad      	uxthmi	r5, r5
 8007296:	e7e6      	b.n	8007266 <_printf_i+0x182>
 8007298:	4616      	mov	r6, r2
 800729a:	e7bb      	b.n	8007214 <_printf_i+0x130>
 800729c:	680b      	ldr	r3, [r1, #0]
 800729e:	6826      	ldr	r6, [r4, #0]
 80072a0:	6960      	ldr	r0, [r4, #20]
 80072a2:	1d1d      	adds	r5, r3, #4
 80072a4:	600d      	str	r5, [r1, #0]
 80072a6:	0635      	lsls	r5, r6, #24
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	d501      	bpl.n	80072b0 <_printf_i+0x1cc>
 80072ac:	6018      	str	r0, [r3, #0]
 80072ae:	e002      	b.n	80072b6 <_printf_i+0x1d2>
 80072b0:	0671      	lsls	r1, r6, #25
 80072b2:	d5fb      	bpl.n	80072ac <_printf_i+0x1c8>
 80072b4:	8018      	strh	r0, [r3, #0]
 80072b6:	2300      	movs	r3, #0
 80072b8:	6123      	str	r3, [r4, #16]
 80072ba:	4616      	mov	r6, r2
 80072bc:	e7ba      	b.n	8007234 <_printf_i+0x150>
 80072be:	680b      	ldr	r3, [r1, #0]
 80072c0:	1d1a      	adds	r2, r3, #4
 80072c2:	600a      	str	r2, [r1, #0]
 80072c4:	681e      	ldr	r6, [r3, #0]
 80072c6:	6862      	ldr	r2, [r4, #4]
 80072c8:	2100      	movs	r1, #0
 80072ca:	4630      	mov	r0, r6
 80072cc:	f7f8 ff90 	bl	80001f0 <memchr>
 80072d0:	b108      	cbz	r0, 80072d6 <_printf_i+0x1f2>
 80072d2:	1b80      	subs	r0, r0, r6
 80072d4:	6060      	str	r0, [r4, #4]
 80072d6:	6863      	ldr	r3, [r4, #4]
 80072d8:	6123      	str	r3, [r4, #16]
 80072da:	2300      	movs	r3, #0
 80072dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072e0:	e7a8      	b.n	8007234 <_printf_i+0x150>
 80072e2:	6923      	ldr	r3, [r4, #16]
 80072e4:	4632      	mov	r2, r6
 80072e6:	4649      	mov	r1, r9
 80072e8:	4640      	mov	r0, r8
 80072ea:	47d0      	blx	sl
 80072ec:	3001      	adds	r0, #1
 80072ee:	d0ab      	beq.n	8007248 <_printf_i+0x164>
 80072f0:	6823      	ldr	r3, [r4, #0]
 80072f2:	079b      	lsls	r3, r3, #30
 80072f4:	d413      	bmi.n	800731e <_printf_i+0x23a>
 80072f6:	68e0      	ldr	r0, [r4, #12]
 80072f8:	9b03      	ldr	r3, [sp, #12]
 80072fa:	4298      	cmp	r0, r3
 80072fc:	bfb8      	it	lt
 80072fe:	4618      	movlt	r0, r3
 8007300:	e7a4      	b.n	800724c <_printf_i+0x168>
 8007302:	2301      	movs	r3, #1
 8007304:	4632      	mov	r2, r6
 8007306:	4649      	mov	r1, r9
 8007308:	4640      	mov	r0, r8
 800730a:	47d0      	blx	sl
 800730c:	3001      	adds	r0, #1
 800730e:	d09b      	beq.n	8007248 <_printf_i+0x164>
 8007310:	3501      	adds	r5, #1
 8007312:	68e3      	ldr	r3, [r4, #12]
 8007314:	9903      	ldr	r1, [sp, #12]
 8007316:	1a5b      	subs	r3, r3, r1
 8007318:	42ab      	cmp	r3, r5
 800731a:	dcf2      	bgt.n	8007302 <_printf_i+0x21e>
 800731c:	e7eb      	b.n	80072f6 <_printf_i+0x212>
 800731e:	2500      	movs	r5, #0
 8007320:	f104 0619 	add.w	r6, r4, #25
 8007324:	e7f5      	b.n	8007312 <_printf_i+0x22e>
 8007326:	bf00      	nop
 8007328:	080098f2 	.word	0x080098f2
 800732c:	08009903 	.word	0x08009903

08007330 <siprintf>:
 8007330:	b40e      	push	{r1, r2, r3}
 8007332:	b500      	push	{lr}
 8007334:	b09c      	sub	sp, #112	; 0x70
 8007336:	ab1d      	add	r3, sp, #116	; 0x74
 8007338:	9002      	str	r0, [sp, #8]
 800733a:	9006      	str	r0, [sp, #24]
 800733c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007340:	4809      	ldr	r0, [pc, #36]	; (8007368 <siprintf+0x38>)
 8007342:	9107      	str	r1, [sp, #28]
 8007344:	9104      	str	r1, [sp, #16]
 8007346:	4909      	ldr	r1, [pc, #36]	; (800736c <siprintf+0x3c>)
 8007348:	f853 2b04 	ldr.w	r2, [r3], #4
 800734c:	9105      	str	r1, [sp, #20]
 800734e:	6800      	ldr	r0, [r0, #0]
 8007350:	9301      	str	r3, [sp, #4]
 8007352:	a902      	add	r1, sp, #8
 8007354:	f001 fb32 	bl	80089bc <_svfiprintf_r>
 8007358:	9b02      	ldr	r3, [sp, #8]
 800735a:	2200      	movs	r2, #0
 800735c:	701a      	strb	r2, [r3, #0]
 800735e:	b01c      	add	sp, #112	; 0x70
 8007360:	f85d eb04 	ldr.w	lr, [sp], #4
 8007364:	b003      	add	sp, #12
 8007366:	4770      	bx	lr
 8007368:	2000000c 	.word	0x2000000c
 800736c:	ffff0208 	.word	0xffff0208

08007370 <quorem>:
 8007370:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007374:	6903      	ldr	r3, [r0, #16]
 8007376:	690c      	ldr	r4, [r1, #16]
 8007378:	42a3      	cmp	r3, r4
 800737a:	4607      	mov	r7, r0
 800737c:	f2c0 8081 	blt.w	8007482 <quorem+0x112>
 8007380:	3c01      	subs	r4, #1
 8007382:	f101 0814 	add.w	r8, r1, #20
 8007386:	f100 0514 	add.w	r5, r0, #20
 800738a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800738e:	9301      	str	r3, [sp, #4]
 8007390:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007394:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007398:	3301      	adds	r3, #1
 800739a:	429a      	cmp	r2, r3
 800739c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80073a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80073a8:	d331      	bcc.n	800740e <quorem+0x9e>
 80073aa:	f04f 0e00 	mov.w	lr, #0
 80073ae:	4640      	mov	r0, r8
 80073b0:	46ac      	mov	ip, r5
 80073b2:	46f2      	mov	sl, lr
 80073b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80073b8:	b293      	uxth	r3, r2
 80073ba:	fb06 e303 	mla	r3, r6, r3, lr
 80073be:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	ebaa 0303 	sub.w	r3, sl, r3
 80073c8:	0c12      	lsrs	r2, r2, #16
 80073ca:	f8dc a000 	ldr.w	sl, [ip]
 80073ce:	fb06 e202 	mla	r2, r6, r2, lr
 80073d2:	fa13 f38a 	uxtah	r3, r3, sl
 80073d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80073da:	fa1f fa82 	uxth.w	sl, r2
 80073de:	f8dc 2000 	ldr.w	r2, [ip]
 80073e2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80073e6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073f0:	4581      	cmp	r9, r0
 80073f2:	f84c 3b04 	str.w	r3, [ip], #4
 80073f6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80073fa:	d2db      	bcs.n	80073b4 <quorem+0x44>
 80073fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8007400:	b92b      	cbnz	r3, 800740e <quorem+0x9e>
 8007402:	9b01      	ldr	r3, [sp, #4]
 8007404:	3b04      	subs	r3, #4
 8007406:	429d      	cmp	r5, r3
 8007408:	461a      	mov	r2, r3
 800740a:	d32e      	bcc.n	800746a <quorem+0xfa>
 800740c:	613c      	str	r4, [r7, #16]
 800740e:	4638      	mov	r0, r7
 8007410:	f001 f8be 	bl	8008590 <__mcmp>
 8007414:	2800      	cmp	r0, #0
 8007416:	db24      	blt.n	8007462 <quorem+0xf2>
 8007418:	3601      	adds	r6, #1
 800741a:	4628      	mov	r0, r5
 800741c:	f04f 0c00 	mov.w	ip, #0
 8007420:	f858 2b04 	ldr.w	r2, [r8], #4
 8007424:	f8d0 e000 	ldr.w	lr, [r0]
 8007428:	b293      	uxth	r3, r2
 800742a:	ebac 0303 	sub.w	r3, ip, r3
 800742e:	0c12      	lsrs	r2, r2, #16
 8007430:	fa13 f38e 	uxtah	r3, r3, lr
 8007434:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007438:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800743c:	b29b      	uxth	r3, r3
 800743e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007442:	45c1      	cmp	r9, r8
 8007444:	f840 3b04 	str.w	r3, [r0], #4
 8007448:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800744c:	d2e8      	bcs.n	8007420 <quorem+0xb0>
 800744e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007452:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007456:	b922      	cbnz	r2, 8007462 <quorem+0xf2>
 8007458:	3b04      	subs	r3, #4
 800745a:	429d      	cmp	r5, r3
 800745c:	461a      	mov	r2, r3
 800745e:	d30a      	bcc.n	8007476 <quorem+0x106>
 8007460:	613c      	str	r4, [r7, #16]
 8007462:	4630      	mov	r0, r6
 8007464:	b003      	add	sp, #12
 8007466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800746a:	6812      	ldr	r2, [r2, #0]
 800746c:	3b04      	subs	r3, #4
 800746e:	2a00      	cmp	r2, #0
 8007470:	d1cc      	bne.n	800740c <quorem+0x9c>
 8007472:	3c01      	subs	r4, #1
 8007474:	e7c7      	b.n	8007406 <quorem+0x96>
 8007476:	6812      	ldr	r2, [r2, #0]
 8007478:	3b04      	subs	r3, #4
 800747a:	2a00      	cmp	r2, #0
 800747c:	d1f0      	bne.n	8007460 <quorem+0xf0>
 800747e:	3c01      	subs	r4, #1
 8007480:	e7eb      	b.n	800745a <quorem+0xea>
 8007482:	2000      	movs	r0, #0
 8007484:	e7ee      	b.n	8007464 <quorem+0xf4>
	...

08007488 <_dtoa_r>:
 8007488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800748c:	ed2d 8b02 	vpush	{d8}
 8007490:	ec57 6b10 	vmov	r6, r7, d0
 8007494:	b095      	sub	sp, #84	; 0x54
 8007496:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007498:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800749c:	9105      	str	r1, [sp, #20]
 800749e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80074a2:	4604      	mov	r4, r0
 80074a4:	9209      	str	r2, [sp, #36]	; 0x24
 80074a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80074a8:	b975      	cbnz	r5, 80074c8 <_dtoa_r+0x40>
 80074aa:	2010      	movs	r0, #16
 80074ac:	f000 fddc 	bl	8008068 <malloc>
 80074b0:	4602      	mov	r2, r0
 80074b2:	6260      	str	r0, [r4, #36]	; 0x24
 80074b4:	b920      	cbnz	r0, 80074c0 <_dtoa_r+0x38>
 80074b6:	4bb2      	ldr	r3, [pc, #712]	; (8007780 <_dtoa_r+0x2f8>)
 80074b8:	21ea      	movs	r1, #234	; 0xea
 80074ba:	48b2      	ldr	r0, [pc, #712]	; (8007784 <_dtoa_r+0x2fc>)
 80074bc:	f001 fb8e 	bl	8008bdc <__assert_func>
 80074c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80074c4:	6005      	str	r5, [r0, #0]
 80074c6:	60c5      	str	r5, [r0, #12]
 80074c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074ca:	6819      	ldr	r1, [r3, #0]
 80074cc:	b151      	cbz	r1, 80074e4 <_dtoa_r+0x5c>
 80074ce:	685a      	ldr	r2, [r3, #4]
 80074d0:	604a      	str	r2, [r1, #4]
 80074d2:	2301      	movs	r3, #1
 80074d4:	4093      	lsls	r3, r2
 80074d6:	608b      	str	r3, [r1, #8]
 80074d8:	4620      	mov	r0, r4
 80074da:	f000 fe1b 	bl	8008114 <_Bfree>
 80074de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074e0:	2200      	movs	r2, #0
 80074e2:	601a      	str	r2, [r3, #0]
 80074e4:	1e3b      	subs	r3, r7, #0
 80074e6:	bfb9      	ittee	lt
 80074e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80074ec:	9303      	strlt	r3, [sp, #12]
 80074ee:	2300      	movge	r3, #0
 80074f0:	f8c8 3000 	strge.w	r3, [r8]
 80074f4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80074f8:	4ba3      	ldr	r3, [pc, #652]	; (8007788 <_dtoa_r+0x300>)
 80074fa:	bfbc      	itt	lt
 80074fc:	2201      	movlt	r2, #1
 80074fe:	f8c8 2000 	strlt.w	r2, [r8]
 8007502:	ea33 0309 	bics.w	r3, r3, r9
 8007506:	d11b      	bne.n	8007540 <_dtoa_r+0xb8>
 8007508:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800750a:	f242 730f 	movw	r3, #9999	; 0x270f
 800750e:	6013      	str	r3, [r2, #0]
 8007510:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007514:	4333      	orrs	r3, r6
 8007516:	f000 857a 	beq.w	800800e <_dtoa_r+0xb86>
 800751a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800751c:	b963      	cbnz	r3, 8007538 <_dtoa_r+0xb0>
 800751e:	4b9b      	ldr	r3, [pc, #620]	; (800778c <_dtoa_r+0x304>)
 8007520:	e024      	b.n	800756c <_dtoa_r+0xe4>
 8007522:	4b9b      	ldr	r3, [pc, #620]	; (8007790 <_dtoa_r+0x308>)
 8007524:	9300      	str	r3, [sp, #0]
 8007526:	3308      	adds	r3, #8
 8007528:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800752a:	6013      	str	r3, [r2, #0]
 800752c:	9800      	ldr	r0, [sp, #0]
 800752e:	b015      	add	sp, #84	; 0x54
 8007530:	ecbd 8b02 	vpop	{d8}
 8007534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007538:	4b94      	ldr	r3, [pc, #592]	; (800778c <_dtoa_r+0x304>)
 800753a:	9300      	str	r3, [sp, #0]
 800753c:	3303      	adds	r3, #3
 800753e:	e7f3      	b.n	8007528 <_dtoa_r+0xa0>
 8007540:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007544:	2200      	movs	r2, #0
 8007546:	ec51 0b17 	vmov	r0, r1, d7
 800754a:	2300      	movs	r3, #0
 800754c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007550:	f7f9 fac2 	bl	8000ad8 <__aeabi_dcmpeq>
 8007554:	4680      	mov	r8, r0
 8007556:	b158      	cbz	r0, 8007570 <_dtoa_r+0xe8>
 8007558:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800755a:	2301      	movs	r3, #1
 800755c:	6013      	str	r3, [r2, #0]
 800755e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007560:	2b00      	cmp	r3, #0
 8007562:	f000 8551 	beq.w	8008008 <_dtoa_r+0xb80>
 8007566:	488b      	ldr	r0, [pc, #556]	; (8007794 <_dtoa_r+0x30c>)
 8007568:	6018      	str	r0, [r3, #0]
 800756a:	1e43      	subs	r3, r0, #1
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	e7dd      	b.n	800752c <_dtoa_r+0xa4>
 8007570:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007574:	aa12      	add	r2, sp, #72	; 0x48
 8007576:	a913      	add	r1, sp, #76	; 0x4c
 8007578:	4620      	mov	r0, r4
 800757a:	f001 f8ad 	bl	80086d8 <__d2b>
 800757e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007582:	4683      	mov	fp, r0
 8007584:	2d00      	cmp	r5, #0
 8007586:	d07c      	beq.n	8007682 <_dtoa_r+0x1fa>
 8007588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800758a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800758e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007592:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007596:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800759a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800759e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80075a2:	4b7d      	ldr	r3, [pc, #500]	; (8007798 <_dtoa_r+0x310>)
 80075a4:	2200      	movs	r2, #0
 80075a6:	4630      	mov	r0, r6
 80075a8:	4639      	mov	r1, r7
 80075aa:	f7f8 fe75 	bl	8000298 <__aeabi_dsub>
 80075ae:	a36e      	add	r3, pc, #440	; (adr r3, 8007768 <_dtoa_r+0x2e0>)
 80075b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b4:	f7f9 f828 	bl	8000608 <__aeabi_dmul>
 80075b8:	a36d      	add	r3, pc, #436	; (adr r3, 8007770 <_dtoa_r+0x2e8>)
 80075ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075be:	f7f8 fe6d 	bl	800029c <__adddf3>
 80075c2:	4606      	mov	r6, r0
 80075c4:	4628      	mov	r0, r5
 80075c6:	460f      	mov	r7, r1
 80075c8:	f7f8 ffb4 	bl	8000534 <__aeabi_i2d>
 80075cc:	a36a      	add	r3, pc, #424	; (adr r3, 8007778 <_dtoa_r+0x2f0>)
 80075ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d2:	f7f9 f819 	bl	8000608 <__aeabi_dmul>
 80075d6:	4602      	mov	r2, r0
 80075d8:	460b      	mov	r3, r1
 80075da:	4630      	mov	r0, r6
 80075dc:	4639      	mov	r1, r7
 80075de:	f7f8 fe5d 	bl	800029c <__adddf3>
 80075e2:	4606      	mov	r6, r0
 80075e4:	460f      	mov	r7, r1
 80075e6:	f7f9 fabf 	bl	8000b68 <__aeabi_d2iz>
 80075ea:	2200      	movs	r2, #0
 80075ec:	4682      	mov	sl, r0
 80075ee:	2300      	movs	r3, #0
 80075f0:	4630      	mov	r0, r6
 80075f2:	4639      	mov	r1, r7
 80075f4:	f7f9 fa7a 	bl	8000aec <__aeabi_dcmplt>
 80075f8:	b148      	cbz	r0, 800760e <_dtoa_r+0x186>
 80075fa:	4650      	mov	r0, sl
 80075fc:	f7f8 ff9a 	bl	8000534 <__aeabi_i2d>
 8007600:	4632      	mov	r2, r6
 8007602:	463b      	mov	r3, r7
 8007604:	f7f9 fa68 	bl	8000ad8 <__aeabi_dcmpeq>
 8007608:	b908      	cbnz	r0, 800760e <_dtoa_r+0x186>
 800760a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800760e:	f1ba 0f16 	cmp.w	sl, #22
 8007612:	d854      	bhi.n	80076be <_dtoa_r+0x236>
 8007614:	4b61      	ldr	r3, [pc, #388]	; (800779c <_dtoa_r+0x314>)
 8007616:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800761a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007622:	f7f9 fa63 	bl	8000aec <__aeabi_dcmplt>
 8007626:	2800      	cmp	r0, #0
 8007628:	d04b      	beq.n	80076c2 <_dtoa_r+0x23a>
 800762a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800762e:	2300      	movs	r3, #0
 8007630:	930e      	str	r3, [sp, #56]	; 0x38
 8007632:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007634:	1b5d      	subs	r5, r3, r5
 8007636:	1e6b      	subs	r3, r5, #1
 8007638:	9304      	str	r3, [sp, #16]
 800763a:	bf43      	ittte	mi
 800763c:	2300      	movmi	r3, #0
 800763e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007642:	9304      	strmi	r3, [sp, #16]
 8007644:	f04f 0800 	movpl.w	r8, #0
 8007648:	f1ba 0f00 	cmp.w	sl, #0
 800764c:	db3b      	blt.n	80076c6 <_dtoa_r+0x23e>
 800764e:	9b04      	ldr	r3, [sp, #16]
 8007650:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007654:	4453      	add	r3, sl
 8007656:	9304      	str	r3, [sp, #16]
 8007658:	2300      	movs	r3, #0
 800765a:	9306      	str	r3, [sp, #24]
 800765c:	9b05      	ldr	r3, [sp, #20]
 800765e:	2b09      	cmp	r3, #9
 8007660:	d869      	bhi.n	8007736 <_dtoa_r+0x2ae>
 8007662:	2b05      	cmp	r3, #5
 8007664:	bfc4      	itt	gt
 8007666:	3b04      	subgt	r3, #4
 8007668:	9305      	strgt	r3, [sp, #20]
 800766a:	9b05      	ldr	r3, [sp, #20]
 800766c:	f1a3 0302 	sub.w	r3, r3, #2
 8007670:	bfcc      	ite	gt
 8007672:	2500      	movgt	r5, #0
 8007674:	2501      	movle	r5, #1
 8007676:	2b03      	cmp	r3, #3
 8007678:	d869      	bhi.n	800774e <_dtoa_r+0x2c6>
 800767a:	e8df f003 	tbb	[pc, r3]
 800767e:	4e2c      	.short	0x4e2c
 8007680:	5a4c      	.short	0x5a4c
 8007682:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007686:	441d      	add	r5, r3
 8007688:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800768c:	2b20      	cmp	r3, #32
 800768e:	bfc1      	itttt	gt
 8007690:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007694:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007698:	fa09 f303 	lslgt.w	r3, r9, r3
 800769c:	fa26 f000 	lsrgt.w	r0, r6, r0
 80076a0:	bfda      	itte	le
 80076a2:	f1c3 0320 	rsble	r3, r3, #32
 80076a6:	fa06 f003 	lslle.w	r0, r6, r3
 80076aa:	4318      	orrgt	r0, r3
 80076ac:	f7f8 ff32 	bl	8000514 <__aeabi_ui2d>
 80076b0:	2301      	movs	r3, #1
 80076b2:	4606      	mov	r6, r0
 80076b4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80076b8:	3d01      	subs	r5, #1
 80076ba:	9310      	str	r3, [sp, #64]	; 0x40
 80076bc:	e771      	b.n	80075a2 <_dtoa_r+0x11a>
 80076be:	2301      	movs	r3, #1
 80076c0:	e7b6      	b.n	8007630 <_dtoa_r+0x1a8>
 80076c2:	900e      	str	r0, [sp, #56]	; 0x38
 80076c4:	e7b5      	b.n	8007632 <_dtoa_r+0x1aa>
 80076c6:	f1ca 0300 	rsb	r3, sl, #0
 80076ca:	9306      	str	r3, [sp, #24]
 80076cc:	2300      	movs	r3, #0
 80076ce:	eba8 080a 	sub.w	r8, r8, sl
 80076d2:	930d      	str	r3, [sp, #52]	; 0x34
 80076d4:	e7c2      	b.n	800765c <_dtoa_r+0x1d4>
 80076d6:	2300      	movs	r3, #0
 80076d8:	9308      	str	r3, [sp, #32]
 80076da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076dc:	2b00      	cmp	r3, #0
 80076de:	dc39      	bgt.n	8007754 <_dtoa_r+0x2cc>
 80076e0:	f04f 0901 	mov.w	r9, #1
 80076e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80076e8:	464b      	mov	r3, r9
 80076ea:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80076ee:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80076f0:	2200      	movs	r2, #0
 80076f2:	6042      	str	r2, [r0, #4]
 80076f4:	2204      	movs	r2, #4
 80076f6:	f102 0614 	add.w	r6, r2, #20
 80076fa:	429e      	cmp	r6, r3
 80076fc:	6841      	ldr	r1, [r0, #4]
 80076fe:	d92f      	bls.n	8007760 <_dtoa_r+0x2d8>
 8007700:	4620      	mov	r0, r4
 8007702:	f000 fcc7 	bl	8008094 <_Balloc>
 8007706:	9000      	str	r0, [sp, #0]
 8007708:	2800      	cmp	r0, #0
 800770a:	d14b      	bne.n	80077a4 <_dtoa_r+0x31c>
 800770c:	4b24      	ldr	r3, [pc, #144]	; (80077a0 <_dtoa_r+0x318>)
 800770e:	4602      	mov	r2, r0
 8007710:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007714:	e6d1      	b.n	80074ba <_dtoa_r+0x32>
 8007716:	2301      	movs	r3, #1
 8007718:	e7de      	b.n	80076d8 <_dtoa_r+0x250>
 800771a:	2300      	movs	r3, #0
 800771c:	9308      	str	r3, [sp, #32]
 800771e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007720:	eb0a 0903 	add.w	r9, sl, r3
 8007724:	f109 0301 	add.w	r3, r9, #1
 8007728:	2b01      	cmp	r3, #1
 800772a:	9301      	str	r3, [sp, #4]
 800772c:	bfb8      	it	lt
 800772e:	2301      	movlt	r3, #1
 8007730:	e7dd      	b.n	80076ee <_dtoa_r+0x266>
 8007732:	2301      	movs	r3, #1
 8007734:	e7f2      	b.n	800771c <_dtoa_r+0x294>
 8007736:	2501      	movs	r5, #1
 8007738:	2300      	movs	r3, #0
 800773a:	9305      	str	r3, [sp, #20]
 800773c:	9508      	str	r5, [sp, #32]
 800773e:	f04f 39ff 	mov.w	r9, #4294967295
 8007742:	2200      	movs	r2, #0
 8007744:	f8cd 9004 	str.w	r9, [sp, #4]
 8007748:	2312      	movs	r3, #18
 800774a:	9209      	str	r2, [sp, #36]	; 0x24
 800774c:	e7cf      	b.n	80076ee <_dtoa_r+0x266>
 800774e:	2301      	movs	r3, #1
 8007750:	9308      	str	r3, [sp, #32]
 8007752:	e7f4      	b.n	800773e <_dtoa_r+0x2b6>
 8007754:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007758:	f8cd 9004 	str.w	r9, [sp, #4]
 800775c:	464b      	mov	r3, r9
 800775e:	e7c6      	b.n	80076ee <_dtoa_r+0x266>
 8007760:	3101      	adds	r1, #1
 8007762:	6041      	str	r1, [r0, #4]
 8007764:	0052      	lsls	r2, r2, #1
 8007766:	e7c6      	b.n	80076f6 <_dtoa_r+0x26e>
 8007768:	636f4361 	.word	0x636f4361
 800776c:	3fd287a7 	.word	0x3fd287a7
 8007770:	8b60c8b3 	.word	0x8b60c8b3
 8007774:	3fc68a28 	.word	0x3fc68a28
 8007778:	509f79fb 	.word	0x509f79fb
 800777c:	3fd34413 	.word	0x3fd34413
 8007780:	08009921 	.word	0x08009921
 8007784:	08009938 	.word	0x08009938
 8007788:	7ff00000 	.word	0x7ff00000
 800778c:	0800991d 	.word	0x0800991d
 8007790:	08009914 	.word	0x08009914
 8007794:	080098f1 	.word	0x080098f1
 8007798:	3ff80000 	.word	0x3ff80000
 800779c:	08009a30 	.word	0x08009a30
 80077a0:	08009997 	.word	0x08009997
 80077a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077a6:	9a00      	ldr	r2, [sp, #0]
 80077a8:	601a      	str	r2, [r3, #0]
 80077aa:	9b01      	ldr	r3, [sp, #4]
 80077ac:	2b0e      	cmp	r3, #14
 80077ae:	f200 80ad 	bhi.w	800790c <_dtoa_r+0x484>
 80077b2:	2d00      	cmp	r5, #0
 80077b4:	f000 80aa 	beq.w	800790c <_dtoa_r+0x484>
 80077b8:	f1ba 0f00 	cmp.w	sl, #0
 80077bc:	dd36      	ble.n	800782c <_dtoa_r+0x3a4>
 80077be:	4ac3      	ldr	r2, [pc, #780]	; (8007acc <_dtoa_r+0x644>)
 80077c0:	f00a 030f 	and.w	r3, sl, #15
 80077c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80077c8:	ed93 7b00 	vldr	d7, [r3]
 80077cc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80077d0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80077d4:	eeb0 8a47 	vmov.f32	s16, s14
 80077d8:	eef0 8a67 	vmov.f32	s17, s15
 80077dc:	d016      	beq.n	800780c <_dtoa_r+0x384>
 80077de:	4bbc      	ldr	r3, [pc, #752]	; (8007ad0 <_dtoa_r+0x648>)
 80077e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80077e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077e8:	f7f9 f838 	bl	800085c <__aeabi_ddiv>
 80077ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077f0:	f007 070f 	and.w	r7, r7, #15
 80077f4:	2503      	movs	r5, #3
 80077f6:	4eb6      	ldr	r6, [pc, #728]	; (8007ad0 <_dtoa_r+0x648>)
 80077f8:	b957      	cbnz	r7, 8007810 <_dtoa_r+0x388>
 80077fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077fe:	ec53 2b18 	vmov	r2, r3, d8
 8007802:	f7f9 f82b 	bl	800085c <__aeabi_ddiv>
 8007806:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800780a:	e029      	b.n	8007860 <_dtoa_r+0x3d8>
 800780c:	2502      	movs	r5, #2
 800780e:	e7f2      	b.n	80077f6 <_dtoa_r+0x36e>
 8007810:	07f9      	lsls	r1, r7, #31
 8007812:	d508      	bpl.n	8007826 <_dtoa_r+0x39e>
 8007814:	ec51 0b18 	vmov	r0, r1, d8
 8007818:	e9d6 2300 	ldrd	r2, r3, [r6]
 800781c:	f7f8 fef4 	bl	8000608 <__aeabi_dmul>
 8007820:	ec41 0b18 	vmov	d8, r0, r1
 8007824:	3501      	adds	r5, #1
 8007826:	107f      	asrs	r7, r7, #1
 8007828:	3608      	adds	r6, #8
 800782a:	e7e5      	b.n	80077f8 <_dtoa_r+0x370>
 800782c:	f000 80a6 	beq.w	800797c <_dtoa_r+0x4f4>
 8007830:	f1ca 0600 	rsb	r6, sl, #0
 8007834:	4ba5      	ldr	r3, [pc, #660]	; (8007acc <_dtoa_r+0x644>)
 8007836:	4fa6      	ldr	r7, [pc, #664]	; (8007ad0 <_dtoa_r+0x648>)
 8007838:	f006 020f 	and.w	r2, r6, #15
 800783c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007844:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007848:	f7f8 fede 	bl	8000608 <__aeabi_dmul>
 800784c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007850:	1136      	asrs	r6, r6, #4
 8007852:	2300      	movs	r3, #0
 8007854:	2502      	movs	r5, #2
 8007856:	2e00      	cmp	r6, #0
 8007858:	f040 8085 	bne.w	8007966 <_dtoa_r+0x4de>
 800785c:	2b00      	cmp	r3, #0
 800785e:	d1d2      	bne.n	8007806 <_dtoa_r+0x37e>
 8007860:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007862:	2b00      	cmp	r3, #0
 8007864:	f000 808c 	beq.w	8007980 <_dtoa_r+0x4f8>
 8007868:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800786c:	4b99      	ldr	r3, [pc, #612]	; (8007ad4 <_dtoa_r+0x64c>)
 800786e:	2200      	movs	r2, #0
 8007870:	4630      	mov	r0, r6
 8007872:	4639      	mov	r1, r7
 8007874:	f7f9 f93a 	bl	8000aec <__aeabi_dcmplt>
 8007878:	2800      	cmp	r0, #0
 800787a:	f000 8081 	beq.w	8007980 <_dtoa_r+0x4f8>
 800787e:	9b01      	ldr	r3, [sp, #4]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d07d      	beq.n	8007980 <_dtoa_r+0x4f8>
 8007884:	f1b9 0f00 	cmp.w	r9, #0
 8007888:	dd3c      	ble.n	8007904 <_dtoa_r+0x47c>
 800788a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800788e:	9307      	str	r3, [sp, #28]
 8007890:	2200      	movs	r2, #0
 8007892:	4b91      	ldr	r3, [pc, #580]	; (8007ad8 <_dtoa_r+0x650>)
 8007894:	4630      	mov	r0, r6
 8007896:	4639      	mov	r1, r7
 8007898:	f7f8 feb6 	bl	8000608 <__aeabi_dmul>
 800789c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078a0:	3501      	adds	r5, #1
 80078a2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80078a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80078aa:	4628      	mov	r0, r5
 80078ac:	f7f8 fe42 	bl	8000534 <__aeabi_i2d>
 80078b0:	4632      	mov	r2, r6
 80078b2:	463b      	mov	r3, r7
 80078b4:	f7f8 fea8 	bl	8000608 <__aeabi_dmul>
 80078b8:	4b88      	ldr	r3, [pc, #544]	; (8007adc <_dtoa_r+0x654>)
 80078ba:	2200      	movs	r2, #0
 80078bc:	f7f8 fcee 	bl	800029c <__adddf3>
 80078c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80078c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078c8:	9303      	str	r3, [sp, #12]
 80078ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d15c      	bne.n	800798a <_dtoa_r+0x502>
 80078d0:	4b83      	ldr	r3, [pc, #524]	; (8007ae0 <_dtoa_r+0x658>)
 80078d2:	2200      	movs	r2, #0
 80078d4:	4630      	mov	r0, r6
 80078d6:	4639      	mov	r1, r7
 80078d8:	f7f8 fcde 	bl	8000298 <__aeabi_dsub>
 80078dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078e0:	4606      	mov	r6, r0
 80078e2:	460f      	mov	r7, r1
 80078e4:	f7f9 f920 	bl	8000b28 <__aeabi_dcmpgt>
 80078e8:	2800      	cmp	r0, #0
 80078ea:	f040 8296 	bne.w	8007e1a <_dtoa_r+0x992>
 80078ee:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80078f2:	4630      	mov	r0, r6
 80078f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80078f8:	4639      	mov	r1, r7
 80078fa:	f7f9 f8f7 	bl	8000aec <__aeabi_dcmplt>
 80078fe:	2800      	cmp	r0, #0
 8007900:	f040 8288 	bne.w	8007e14 <_dtoa_r+0x98c>
 8007904:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007908:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800790c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800790e:	2b00      	cmp	r3, #0
 8007910:	f2c0 8158 	blt.w	8007bc4 <_dtoa_r+0x73c>
 8007914:	f1ba 0f0e 	cmp.w	sl, #14
 8007918:	f300 8154 	bgt.w	8007bc4 <_dtoa_r+0x73c>
 800791c:	4b6b      	ldr	r3, [pc, #428]	; (8007acc <_dtoa_r+0x644>)
 800791e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007922:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007926:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007928:	2b00      	cmp	r3, #0
 800792a:	f280 80e3 	bge.w	8007af4 <_dtoa_r+0x66c>
 800792e:	9b01      	ldr	r3, [sp, #4]
 8007930:	2b00      	cmp	r3, #0
 8007932:	f300 80df 	bgt.w	8007af4 <_dtoa_r+0x66c>
 8007936:	f040 826d 	bne.w	8007e14 <_dtoa_r+0x98c>
 800793a:	4b69      	ldr	r3, [pc, #420]	; (8007ae0 <_dtoa_r+0x658>)
 800793c:	2200      	movs	r2, #0
 800793e:	4640      	mov	r0, r8
 8007940:	4649      	mov	r1, r9
 8007942:	f7f8 fe61 	bl	8000608 <__aeabi_dmul>
 8007946:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800794a:	f7f9 f8e3 	bl	8000b14 <__aeabi_dcmpge>
 800794e:	9e01      	ldr	r6, [sp, #4]
 8007950:	4637      	mov	r7, r6
 8007952:	2800      	cmp	r0, #0
 8007954:	f040 8243 	bne.w	8007dde <_dtoa_r+0x956>
 8007958:	9d00      	ldr	r5, [sp, #0]
 800795a:	2331      	movs	r3, #49	; 0x31
 800795c:	f805 3b01 	strb.w	r3, [r5], #1
 8007960:	f10a 0a01 	add.w	sl, sl, #1
 8007964:	e23f      	b.n	8007de6 <_dtoa_r+0x95e>
 8007966:	07f2      	lsls	r2, r6, #31
 8007968:	d505      	bpl.n	8007976 <_dtoa_r+0x4ee>
 800796a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800796e:	f7f8 fe4b 	bl	8000608 <__aeabi_dmul>
 8007972:	3501      	adds	r5, #1
 8007974:	2301      	movs	r3, #1
 8007976:	1076      	asrs	r6, r6, #1
 8007978:	3708      	adds	r7, #8
 800797a:	e76c      	b.n	8007856 <_dtoa_r+0x3ce>
 800797c:	2502      	movs	r5, #2
 800797e:	e76f      	b.n	8007860 <_dtoa_r+0x3d8>
 8007980:	9b01      	ldr	r3, [sp, #4]
 8007982:	f8cd a01c 	str.w	sl, [sp, #28]
 8007986:	930c      	str	r3, [sp, #48]	; 0x30
 8007988:	e78d      	b.n	80078a6 <_dtoa_r+0x41e>
 800798a:	9900      	ldr	r1, [sp, #0]
 800798c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800798e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007990:	4b4e      	ldr	r3, [pc, #312]	; (8007acc <_dtoa_r+0x644>)
 8007992:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007996:	4401      	add	r1, r0
 8007998:	9102      	str	r1, [sp, #8]
 800799a:	9908      	ldr	r1, [sp, #32]
 800799c:	eeb0 8a47 	vmov.f32	s16, s14
 80079a0:	eef0 8a67 	vmov.f32	s17, s15
 80079a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079ac:	2900      	cmp	r1, #0
 80079ae:	d045      	beq.n	8007a3c <_dtoa_r+0x5b4>
 80079b0:	494c      	ldr	r1, [pc, #304]	; (8007ae4 <_dtoa_r+0x65c>)
 80079b2:	2000      	movs	r0, #0
 80079b4:	f7f8 ff52 	bl	800085c <__aeabi_ddiv>
 80079b8:	ec53 2b18 	vmov	r2, r3, d8
 80079bc:	f7f8 fc6c 	bl	8000298 <__aeabi_dsub>
 80079c0:	9d00      	ldr	r5, [sp, #0]
 80079c2:	ec41 0b18 	vmov	d8, r0, r1
 80079c6:	4639      	mov	r1, r7
 80079c8:	4630      	mov	r0, r6
 80079ca:	f7f9 f8cd 	bl	8000b68 <__aeabi_d2iz>
 80079ce:	900c      	str	r0, [sp, #48]	; 0x30
 80079d0:	f7f8 fdb0 	bl	8000534 <__aeabi_i2d>
 80079d4:	4602      	mov	r2, r0
 80079d6:	460b      	mov	r3, r1
 80079d8:	4630      	mov	r0, r6
 80079da:	4639      	mov	r1, r7
 80079dc:	f7f8 fc5c 	bl	8000298 <__aeabi_dsub>
 80079e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079e2:	3330      	adds	r3, #48	; 0x30
 80079e4:	f805 3b01 	strb.w	r3, [r5], #1
 80079e8:	ec53 2b18 	vmov	r2, r3, d8
 80079ec:	4606      	mov	r6, r0
 80079ee:	460f      	mov	r7, r1
 80079f0:	f7f9 f87c 	bl	8000aec <__aeabi_dcmplt>
 80079f4:	2800      	cmp	r0, #0
 80079f6:	d165      	bne.n	8007ac4 <_dtoa_r+0x63c>
 80079f8:	4632      	mov	r2, r6
 80079fa:	463b      	mov	r3, r7
 80079fc:	4935      	ldr	r1, [pc, #212]	; (8007ad4 <_dtoa_r+0x64c>)
 80079fe:	2000      	movs	r0, #0
 8007a00:	f7f8 fc4a 	bl	8000298 <__aeabi_dsub>
 8007a04:	ec53 2b18 	vmov	r2, r3, d8
 8007a08:	f7f9 f870 	bl	8000aec <__aeabi_dcmplt>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	f040 80b9 	bne.w	8007b84 <_dtoa_r+0x6fc>
 8007a12:	9b02      	ldr	r3, [sp, #8]
 8007a14:	429d      	cmp	r5, r3
 8007a16:	f43f af75 	beq.w	8007904 <_dtoa_r+0x47c>
 8007a1a:	4b2f      	ldr	r3, [pc, #188]	; (8007ad8 <_dtoa_r+0x650>)
 8007a1c:	ec51 0b18 	vmov	r0, r1, d8
 8007a20:	2200      	movs	r2, #0
 8007a22:	f7f8 fdf1 	bl	8000608 <__aeabi_dmul>
 8007a26:	4b2c      	ldr	r3, [pc, #176]	; (8007ad8 <_dtoa_r+0x650>)
 8007a28:	ec41 0b18 	vmov	d8, r0, r1
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	4630      	mov	r0, r6
 8007a30:	4639      	mov	r1, r7
 8007a32:	f7f8 fde9 	bl	8000608 <__aeabi_dmul>
 8007a36:	4606      	mov	r6, r0
 8007a38:	460f      	mov	r7, r1
 8007a3a:	e7c4      	b.n	80079c6 <_dtoa_r+0x53e>
 8007a3c:	ec51 0b17 	vmov	r0, r1, d7
 8007a40:	f7f8 fde2 	bl	8000608 <__aeabi_dmul>
 8007a44:	9b02      	ldr	r3, [sp, #8]
 8007a46:	9d00      	ldr	r5, [sp, #0]
 8007a48:	930c      	str	r3, [sp, #48]	; 0x30
 8007a4a:	ec41 0b18 	vmov	d8, r0, r1
 8007a4e:	4639      	mov	r1, r7
 8007a50:	4630      	mov	r0, r6
 8007a52:	f7f9 f889 	bl	8000b68 <__aeabi_d2iz>
 8007a56:	9011      	str	r0, [sp, #68]	; 0x44
 8007a58:	f7f8 fd6c 	bl	8000534 <__aeabi_i2d>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	460b      	mov	r3, r1
 8007a60:	4630      	mov	r0, r6
 8007a62:	4639      	mov	r1, r7
 8007a64:	f7f8 fc18 	bl	8000298 <__aeabi_dsub>
 8007a68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a6a:	3330      	adds	r3, #48	; 0x30
 8007a6c:	f805 3b01 	strb.w	r3, [r5], #1
 8007a70:	9b02      	ldr	r3, [sp, #8]
 8007a72:	429d      	cmp	r5, r3
 8007a74:	4606      	mov	r6, r0
 8007a76:	460f      	mov	r7, r1
 8007a78:	f04f 0200 	mov.w	r2, #0
 8007a7c:	d134      	bne.n	8007ae8 <_dtoa_r+0x660>
 8007a7e:	4b19      	ldr	r3, [pc, #100]	; (8007ae4 <_dtoa_r+0x65c>)
 8007a80:	ec51 0b18 	vmov	r0, r1, d8
 8007a84:	f7f8 fc0a 	bl	800029c <__adddf3>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	4639      	mov	r1, r7
 8007a90:	f7f9 f84a 	bl	8000b28 <__aeabi_dcmpgt>
 8007a94:	2800      	cmp	r0, #0
 8007a96:	d175      	bne.n	8007b84 <_dtoa_r+0x6fc>
 8007a98:	ec53 2b18 	vmov	r2, r3, d8
 8007a9c:	4911      	ldr	r1, [pc, #68]	; (8007ae4 <_dtoa_r+0x65c>)
 8007a9e:	2000      	movs	r0, #0
 8007aa0:	f7f8 fbfa 	bl	8000298 <__aeabi_dsub>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	460b      	mov	r3, r1
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	4639      	mov	r1, r7
 8007aac:	f7f9 f81e 	bl	8000aec <__aeabi_dcmplt>
 8007ab0:	2800      	cmp	r0, #0
 8007ab2:	f43f af27 	beq.w	8007904 <_dtoa_r+0x47c>
 8007ab6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ab8:	1e6b      	subs	r3, r5, #1
 8007aba:	930c      	str	r3, [sp, #48]	; 0x30
 8007abc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ac0:	2b30      	cmp	r3, #48	; 0x30
 8007ac2:	d0f8      	beq.n	8007ab6 <_dtoa_r+0x62e>
 8007ac4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007ac8:	e04a      	b.n	8007b60 <_dtoa_r+0x6d8>
 8007aca:	bf00      	nop
 8007acc:	08009a30 	.word	0x08009a30
 8007ad0:	08009a08 	.word	0x08009a08
 8007ad4:	3ff00000 	.word	0x3ff00000
 8007ad8:	40240000 	.word	0x40240000
 8007adc:	401c0000 	.word	0x401c0000
 8007ae0:	40140000 	.word	0x40140000
 8007ae4:	3fe00000 	.word	0x3fe00000
 8007ae8:	4baf      	ldr	r3, [pc, #700]	; (8007da8 <_dtoa_r+0x920>)
 8007aea:	f7f8 fd8d 	bl	8000608 <__aeabi_dmul>
 8007aee:	4606      	mov	r6, r0
 8007af0:	460f      	mov	r7, r1
 8007af2:	e7ac      	b.n	8007a4e <_dtoa_r+0x5c6>
 8007af4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007af8:	9d00      	ldr	r5, [sp, #0]
 8007afa:	4642      	mov	r2, r8
 8007afc:	464b      	mov	r3, r9
 8007afe:	4630      	mov	r0, r6
 8007b00:	4639      	mov	r1, r7
 8007b02:	f7f8 feab 	bl	800085c <__aeabi_ddiv>
 8007b06:	f7f9 f82f 	bl	8000b68 <__aeabi_d2iz>
 8007b0a:	9002      	str	r0, [sp, #8]
 8007b0c:	f7f8 fd12 	bl	8000534 <__aeabi_i2d>
 8007b10:	4642      	mov	r2, r8
 8007b12:	464b      	mov	r3, r9
 8007b14:	f7f8 fd78 	bl	8000608 <__aeabi_dmul>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	460b      	mov	r3, r1
 8007b1c:	4630      	mov	r0, r6
 8007b1e:	4639      	mov	r1, r7
 8007b20:	f7f8 fbba 	bl	8000298 <__aeabi_dsub>
 8007b24:	9e02      	ldr	r6, [sp, #8]
 8007b26:	9f01      	ldr	r7, [sp, #4]
 8007b28:	3630      	adds	r6, #48	; 0x30
 8007b2a:	f805 6b01 	strb.w	r6, [r5], #1
 8007b2e:	9e00      	ldr	r6, [sp, #0]
 8007b30:	1bae      	subs	r6, r5, r6
 8007b32:	42b7      	cmp	r7, r6
 8007b34:	4602      	mov	r2, r0
 8007b36:	460b      	mov	r3, r1
 8007b38:	d137      	bne.n	8007baa <_dtoa_r+0x722>
 8007b3a:	f7f8 fbaf 	bl	800029c <__adddf3>
 8007b3e:	4642      	mov	r2, r8
 8007b40:	464b      	mov	r3, r9
 8007b42:	4606      	mov	r6, r0
 8007b44:	460f      	mov	r7, r1
 8007b46:	f7f8 ffef 	bl	8000b28 <__aeabi_dcmpgt>
 8007b4a:	b9c8      	cbnz	r0, 8007b80 <_dtoa_r+0x6f8>
 8007b4c:	4642      	mov	r2, r8
 8007b4e:	464b      	mov	r3, r9
 8007b50:	4630      	mov	r0, r6
 8007b52:	4639      	mov	r1, r7
 8007b54:	f7f8 ffc0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b58:	b110      	cbz	r0, 8007b60 <_dtoa_r+0x6d8>
 8007b5a:	9b02      	ldr	r3, [sp, #8]
 8007b5c:	07d9      	lsls	r1, r3, #31
 8007b5e:	d40f      	bmi.n	8007b80 <_dtoa_r+0x6f8>
 8007b60:	4620      	mov	r0, r4
 8007b62:	4659      	mov	r1, fp
 8007b64:	f000 fad6 	bl	8008114 <_Bfree>
 8007b68:	2300      	movs	r3, #0
 8007b6a:	702b      	strb	r3, [r5, #0]
 8007b6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b6e:	f10a 0001 	add.w	r0, sl, #1
 8007b72:	6018      	str	r0, [r3, #0]
 8007b74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	f43f acd8 	beq.w	800752c <_dtoa_r+0xa4>
 8007b7c:	601d      	str	r5, [r3, #0]
 8007b7e:	e4d5      	b.n	800752c <_dtoa_r+0xa4>
 8007b80:	f8cd a01c 	str.w	sl, [sp, #28]
 8007b84:	462b      	mov	r3, r5
 8007b86:	461d      	mov	r5, r3
 8007b88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b8c:	2a39      	cmp	r2, #57	; 0x39
 8007b8e:	d108      	bne.n	8007ba2 <_dtoa_r+0x71a>
 8007b90:	9a00      	ldr	r2, [sp, #0]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d1f7      	bne.n	8007b86 <_dtoa_r+0x6fe>
 8007b96:	9a07      	ldr	r2, [sp, #28]
 8007b98:	9900      	ldr	r1, [sp, #0]
 8007b9a:	3201      	adds	r2, #1
 8007b9c:	9207      	str	r2, [sp, #28]
 8007b9e:	2230      	movs	r2, #48	; 0x30
 8007ba0:	700a      	strb	r2, [r1, #0]
 8007ba2:	781a      	ldrb	r2, [r3, #0]
 8007ba4:	3201      	adds	r2, #1
 8007ba6:	701a      	strb	r2, [r3, #0]
 8007ba8:	e78c      	b.n	8007ac4 <_dtoa_r+0x63c>
 8007baa:	4b7f      	ldr	r3, [pc, #508]	; (8007da8 <_dtoa_r+0x920>)
 8007bac:	2200      	movs	r2, #0
 8007bae:	f7f8 fd2b 	bl	8000608 <__aeabi_dmul>
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	4606      	mov	r6, r0
 8007bb8:	460f      	mov	r7, r1
 8007bba:	f7f8 ff8d 	bl	8000ad8 <__aeabi_dcmpeq>
 8007bbe:	2800      	cmp	r0, #0
 8007bc0:	d09b      	beq.n	8007afa <_dtoa_r+0x672>
 8007bc2:	e7cd      	b.n	8007b60 <_dtoa_r+0x6d8>
 8007bc4:	9a08      	ldr	r2, [sp, #32]
 8007bc6:	2a00      	cmp	r2, #0
 8007bc8:	f000 80c4 	beq.w	8007d54 <_dtoa_r+0x8cc>
 8007bcc:	9a05      	ldr	r2, [sp, #20]
 8007bce:	2a01      	cmp	r2, #1
 8007bd0:	f300 80a8 	bgt.w	8007d24 <_dtoa_r+0x89c>
 8007bd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007bd6:	2a00      	cmp	r2, #0
 8007bd8:	f000 80a0 	beq.w	8007d1c <_dtoa_r+0x894>
 8007bdc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007be0:	9e06      	ldr	r6, [sp, #24]
 8007be2:	4645      	mov	r5, r8
 8007be4:	9a04      	ldr	r2, [sp, #16]
 8007be6:	2101      	movs	r1, #1
 8007be8:	441a      	add	r2, r3
 8007bea:	4620      	mov	r0, r4
 8007bec:	4498      	add	r8, r3
 8007bee:	9204      	str	r2, [sp, #16]
 8007bf0:	f000 fb4c 	bl	800828c <__i2b>
 8007bf4:	4607      	mov	r7, r0
 8007bf6:	2d00      	cmp	r5, #0
 8007bf8:	dd0b      	ble.n	8007c12 <_dtoa_r+0x78a>
 8007bfa:	9b04      	ldr	r3, [sp, #16]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	dd08      	ble.n	8007c12 <_dtoa_r+0x78a>
 8007c00:	42ab      	cmp	r3, r5
 8007c02:	9a04      	ldr	r2, [sp, #16]
 8007c04:	bfa8      	it	ge
 8007c06:	462b      	movge	r3, r5
 8007c08:	eba8 0803 	sub.w	r8, r8, r3
 8007c0c:	1aed      	subs	r5, r5, r3
 8007c0e:	1ad3      	subs	r3, r2, r3
 8007c10:	9304      	str	r3, [sp, #16]
 8007c12:	9b06      	ldr	r3, [sp, #24]
 8007c14:	b1fb      	cbz	r3, 8007c56 <_dtoa_r+0x7ce>
 8007c16:	9b08      	ldr	r3, [sp, #32]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f000 809f 	beq.w	8007d5c <_dtoa_r+0x8d4>
 8007c1e:	2e00      	cmp	r6, #0
 8007c20:	dd11      	ble.n	8007c46 <_dtoa_r+0x7be>
 8007c22:	4639      	mov	r1, r7
 8007c24:	4632      	mov	r2, r6
 8007c26:	4620      	mov	r0, r4
 8007c28:	f000 fbec 	bl	8008404 <__pow5mult>
 8007c2c:	465a      	mov	r2, fp
 8007c2e:	4601      	mov	r1, r0
 8007c30:	4607      	mov	r7, r0
 8007c32:	4620      	mov	r0, r4
 8007c34:	f000 fb40 	bl	80082b8 <__multiply>
 8007c38:	4659      	mov	r1, fp
 8007c3a:	9007      	str	r0, [sp, #28]
 8007c3c:	4620      	mov	r0, r4
 8007c3e:	f000 fa69 	bl	8008114 <_Bfree>
 8007c42:	9b07      	ldr	r3, [sp, #28]
 8007c44:	469b      	mov	fp, r3
 8007c46:	9b06      	ldr	r3, [sp, #24]
 8007c48:	1b9a      	subs	r2, r3, r6
 8007c4a:	d004      	beq.n	8007c56 <_dtoa_r+0x7ce>
 8007c4c:	4659      	mov	r1, fp
 8007c4e:	4620      	mov	r0, r4
 8007c50:	f000 fbd8 	bl	8008404 <__pow5mult>
 8007c54:	4683      	mov	fp, r0
 8007c56:	2101      	movs	r1, #1
 8007c58:	4620      	mov	r0, r4
 8007c5a:	f000 fb17 	bl	800828c <__i2b>
 8007c5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	4606      	mov	r6, r0
 8007c64:	dd7c      	ble.n	8007d60 <_dtoa_r+0x8d8>
 8007c66:	461a      	mov	r2, r3
 8007c68:	4601      	mov	r1, r0
 8007c6a:	4620      	mov	r0, r4
 8007c6c:	f000 fbca 	bl	8008404 <__pow5mult>
 8007c70:	9b05      	ldr	r3, [sp, #20]
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	4606      	mov	r6, r0
 8007c76:	dd76      	ble.n	8007d66 <_dtoa_r+0x8de>
 8007c78:	2300      	movs	r3, #0
 8007c7a:	9306      	str	r3, [sp, #24]
 8007c7c:	6933      	ldr	r3, [r6, #16]
 8007c7e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007c82:	6918      	ldr	r0, [r3, #16]
 8007c84:	f000 fab2 	bl	80081ec <__hi0bits>
 8007c88:	f1c0 0020 	rsb	r0, r0, #32
 8007c8c:	9b04      	ldr	r3, [sp, #16]
 8007c8e:	4418      	add	r0, r3
 8007c90:	f010 001f 	ands.w	r0, r0, #31
 8007c94:	f000 8086 	beq.w	8007da4 <_dtoa_r+0x91c>
 8007c98:	f1c0 0320 	rsb	r3, r0, #32
 8007c9c:	2b04      	cmp	r3, #4
 8007c9e:	dd7f      	ble.n	8007da0 <_dtoa_r+0x918>
 8007ca0:	f1c0 001c 	rsb	r0, r0, #28
 8007ca4:	9b04      	ldr	r3, [sp, #16]
 8007ca6:	4403      	add	r3, r0
 8007ca8:	4480      	add	r8, r0
 8007caa:	4405      	add	r5, r0
 8007cac:	9304      	str	r3, [sp, #16]
 8007cae:	f1b8 0f00 	cmp.w	r8, #0
 8007cb2:	dd05      	ble.n	8007cc0 <_dtoa_r+0x838>
 8007cb4:	4659      	mov	r1, fp
 8007cb6:	4642      	mov	r2, r8
 8007cb8:	4620      	mov	r0, r4
 8007cba:	f000 fbfd 	bl	80084b8 <__lshift>
 8007cbe:	4683      	mov	fp, r0
 8007cc0:	9b04      	ldr	r3, [sp, #16]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	dd05      	ble.n	8007cd2 <_dtoa_r+0x84a>
 8007cc6:	4631      	mov	r1, r6
 8007cc8:	461a      	mov	r2, r3
 8007cca:	4620      	mov	r0, r4
 8007ccc:	f000 fbf4 	bl	80084b8 <__lshift>
 8007cd0:	4606      	mov	r6, r0
 8007cd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d069      	beq.n	8007dac <_dtoa_r+0x924>
 8007cd8:	4631      	mov	r1, r6
 8007cda:	4658      	mov	r0, fp
 8007cdc:	f000 fc58 	bl	8008590 <__mcmp>
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	da63      	bge.n	8007dac <_dtoa_r+0x924>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	4659      	mov	r1, fp
 8007ce8:	220a      	movs	r2, #10
 8007cea:	4620      	mov	r0, r4
 8007cec:	f000 fa34 	bl	8008158 <__multadd>
 8007cf0:	9b08      	ldr	r3, [sp, #32]
 8007cf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cf6:	4683      	mov	fp, r0
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	f000 818f 	beq.w	800801c <_dtoa_r+0xb94>
 8007cfe:	4639      	mov	r1, r7
 8007d00:	2300      	movs	r3, #0
 8007d02:	220a      	movs	r2, #10
 8007d04:	4620      	mov	r0, r4
 8007d06:	f000 fa27 	bl	8008158 <__multadd>
 8007d0a:	f1b9 0f00 	cmp.w	r9, #0
 8007d0e:	4607      	mov	r7, r0
 8007d10:	f300 808e 	bgt.w	8007e30 <_dtoa_r+0x9a8>
 8007d14:	9b05      	ldr	r3, [sp, #20]
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	dc50      	bgt.n	8007dbc <_dtoa_r+0x934>
 8007d1a:	e089      	b.n	8007e30 <_dtoa_r+0x9a8>
 8007d1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d1e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007d22:	e75d      	b.n	8007be0 <_dtoa_r+0x758>
 8007d24:	9b01      	ldr	r3, [sp, #4]
 8007d26:	1e5e      	subs	r6, r3, #1
 8007d28:	9b06      	ldr	r3, [sp, #24]
 8007d2a:	42b3      	cmp	r3, r6
 8007d2c:	bfbf      	itttt	lt
 8007d2e:	9b06      	ldrlt	r3, [sp, #24]
 8007d30:	9606      	strlt	r6, [sp, #24]
 8007d32:	1af2      	sublt	r2, r6, r3
 8007d34:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007d36:	bfb6      	itet	lt
 8007d38:	189b      	addlt	r3, r3, r2
 8007d3a:	1b9e      	subge	r6, r3, r6
 8007d3c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007d3e:	9b01      	ldr	r3, [sp, #4]
 8007d40:	bfb8      	it	lt
 8007d42:	2600      	movlt	r6, #0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	bfb5      	itete	lt
 8007d48:	eba8 0503 	sublt.w	r5, r8, r3
 8007d4c:	9b01      	ldrge	r3, [sp, #4]
 8007d4e:	2300      	movlt	r3, #0
 8007d50:	4645      	movge	r5, r8
 8007d52:	e747      	b.n	8007be4 <_dtoa_r+0x75c>
 8007d54:	9e06      	ldr	r6, [sp, #24]
 8007d56:	9f08      	ldr	r7, [sp, #32]
 8007d58:	4645      	mov	r5, r8
 8007d5a:	e74c      	b.n	8007bf6 <_dtoa_r+0x76e>
 8007d5c:	9a06      	ldr	r2, [sp, #24]
 8007d5e:	e775      	b.n	8007c4c <_dtoa_r+0x7c4>
 8007d60:	9b05      	ldr	r3, [sp, #20]
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	dc18      	bgt.n	8007d98 <_dtoa_r+0x910>
 8007d66:	9b02      	ldr	r3, [sp, #8]
 8007d68:	b9b3      	cbnz	r3, 8007d98 <_dtoa_r+0x910>
 8007d6a:	9b03      	ldr	r3, [sp, #12]
 8007d6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d70:	b9a3      	cbnz	r3, 8007d9c <_dtoa_r+0x914>
 8007d72:	9b03      	ldr	r3, [sp, #12]
 8007d74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d78:	0d1b      	lsrs	r3, r3, #20
 8007d7a:	051b      	lsls	r3, r3, #20
 8007d7c:	b12b      	cbz	r3, 8007d8a <_dtoa_r+0x902>
 8007d7e:	9b04      	ldr	r3, [sp, #16]
 8007d80:	3301      	adds	r3, #1
 8007d82:	9304      	str	r3, [sp, #16]
 8007d84:	f108 0801 	add.w	r8, r8, #1
 8007d88:	2301      	movs	r3, #1
 8007d8a:	9306      	str	r3, [sp, #24]
 8007d8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	f47f af74 	bne.w	8007c7c <_dtoa_r+0x7f4>
 8007d94:	2001      	movs	r0, #1
 8007d96:	e779      	b.n	8007c8c <_dtoa_r+0x804>
 8007d98:	2300      	movs	r3, #0
 8007d9a:	e7f6      	b.n	8007d8a <_dtoa_r+0x902>
 8007d9c:	9b02      	ldr	r3, [sp, #8]
 8007d9e:	e7f4      	b.n	8007d8a <_dtoa_r+0x902>
 8007da0:	d085      	beq.n	8007cae <_dtoa_r+0x826>
 8007da2:	4618      	mov	r0, r3
 8007da4:	301c      	adds	r0, #28
 8007da6:	e77d      	b.n	8007ca4 <_dtoa_r+0x81c>
 8007da8:	40240000 	.word	0x40240000
 8007dac:	9b01      	ldr	r3, [sp, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	dc38      	bgt.n	8007e24 <_dtoa_r+0x99c>
 8007db2:	9b05      	ldr	r3, [sp, #20]
 8007db4:	2b02      	cmp	r3, #2
 8007db6:	dd35      	ble.n	8007e24 <_dtoa_r+0x99c>
 8007db8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007dbc:	f1b9 0f00 	cmp.w	r9, #0
 8007dc0:	d10d      	bne.n	8007dde <_dtoa_r+0x956>
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	464b      	mov	r3, r9
 8007dc6:	2205      	movs	r2, #5
 8007dc8:	4620      	mov	r0, r4
 8007dca:	f000 f9c5 	bl	8008158 <__multadd>
 8007dce:	4601      	mov	r1, r0
 8007dd0:	4606      	mov	r6, r0
 8007dd2:	4658      	mov	r0, fp
 8007dd4:	f000 fbdc 	bl	8008590 <__mcmp>
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	f73f adbd 	bgt.w	8007958 <_dtoa_r+0x4d0>
 8007dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007de0:	9d00      	ldr	r5, [sp, #0]
 8007de2:	ea6f 0a03 	mvn.w	sl, r3
 8007de6:	f04f 0800 	mov.w	r8, #0
 8007dea:	4631      	mov	r1, r6
 8007dec:	4620      	mov	r0, r4
 8007dee:	f000 f991 	bl	8008114 <_Bfree>
 8007df2:	2f00      	cmp	r7, #0
 8007df4:	f43f aeb4 	beq.w	8007b60 <_dtoa_r+0x6d8>
 8007df8:	f1b8 0f00 	cmp.w	r8, #0
 8007dfc:	d005      	beq.n	8007e0a <_dtoa_r+0x982>
 8007dfe:	45b8      	cmp	r8, r7
 8007e00:	d003      	beq.n	8007e0a <_dtoa_r+0x982>
 8007e02:	4641      	mov	r1, r8
 8007e04:	4620      	mov	r0, r4
 8007e06:	f000 f985 	bl	8008114 <_Bfree>
 8007e0a:	4639      	mov	r1, r7
 8007e0c:	4620      	mov	r0, r4
 8007e0e:	f000 f981 	bl	8008114 <_Bfree>
 8007e12:	e6a5      	b.n	8007b60 <_dtoa_r+0x6d8>
 8007e14:	2600      	movs	r6, #0
 8007e16:	4637      	mov	r7, r6
 8007e18:	e7e1      	b.n	8007dde <_dtoa_r+0x956>
 8007e1a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007e1c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007e20:	4637      	mov	r7, r6
 8007e22:	e599      	b.n	8007958 <_dtoa_r+0x4d0>
 8007e24:	9b08      	ldr	r3, [sp, #32]
 8007e26:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f000 80fd 	beq.w	800802a <_dtoa_r+0xba2>
 8007e30:	2d00      	cmp	r5, #0
 8007e32:	dd05      	ble.n	8007e40 <_dtoa_r+0x9b8>
 8007e34:	4639      	mov	r1, r7
 8007e36:	462a      	mov	r2, r5
 8007e38:	4620      	mov	r0, r4
 8007e3a:	f000 fb3d 	bl	80084b8 <__lshift>
 8007e3e:	4607      	mov	r7, r0
 8007e40:	9b06      	ldr	r3, [sp, #24]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d05c      	beq.n	8007f00 <_dtoa_r+0xa78>
 8007e46:	6879      	ldr	r1, [r7, #4]
 8007e48:	4620      	mov	r0, r4
 8007e4a:	f000 f923 	bl	8008094 <_Balloc>
 8007e4e:	4605      	mov	r5, r0
 8007e50:	b928      	cbnz	r0, 8007e5e <_dtoa_r+0x9d6>
 8007e52:	4b80      	ldr	r3, [pc, #512]	; (8008054 <_dtoa_r+0xbcc>)
 8007e54:	4602      	mov	r2, r0
 8007e56:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007e5a:	f7ff bb2e 	b.w	80074ba <_dtoa_r+0x32>
 8007e5e:	693a      	ldr	r2, [r7, #16]
 8007e60:	3202      	adds	r2, #2
 8007e62:	0092      	lsls	r2, r2, #2
 8007e64:	f107 010c 	add.w	r1, r7, #12
 8007e68:	300c      	adds	r0, #12
 8007e6a:	f000 f905 	bl	8008078 <memcpy>
 8007e6e:	2201      	movs	r2, #1
 8007e70:	4629      	mov	r1, r5
 8007e72:	4620      	mov	r0, r4
 8007e74:	f000 fb20 	bl	80084b8 <__lshift>
 8007e78:	9b00      	ldr	r3, [sp, #0]
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	9301      	str	r3, [sp, #4]
 8007e7e:	9b00      	ldr	r3, [sp, #0]
 8007e80:	444b      	add	r3, r9
 8007e82:	9307      	str	r3, [sp, #28]
 8007e84:	9b02      	ldr	r3, [sp, #8]
 8007e86:	f003 0301 	and.w	r3, r3, #1
 8007e8a:	46b8      	mov	r8, r7
 8007e8c:	9306      	str	r3, [sp, #24]
 8007e8e:	4607      	mov	r7, r0
 8007e90:	9b01      	ldr	r3, [sp, #4]
 8007e92:	4631      	mov	r1, r6
 8007e94:	3b01      	subs	r3, #1
 8007e96:	4658      	mov	r0, fp
 8007e98:	9302      	str	r3, [sp, #8]
 8007e9a:	f7ff fa69 	bl	8007370 <quorem>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	3330      	adds	r3, #48	; 0x30
 8007ea2:	9004      	str	r0, [sp, #16]
 8007ea4:	4641      	mov	r1, r8
 8007ea6:	4658      	mov	r0, fp
 8007ea8:	9308      	str	r3, [sp, #32]
 8007eaa:	f000 fb71 	bl	8008590 <__mcmp>
 8007eae:	463a      	mov	r2, r7
 8007eb0:	4681      	mov	r9, r0
 8007eb2:	4631      	mov	r1, r6
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	f000 fb87 	bl	80085c8 <__mdiff>
 8007eba:	68c2      	ldr	r2, [r0, #12]
 8007ebc:	9b08      	ldr	r3, [sp, #32]
 8007ebe:	4605      	mov	r5, r0
 8007ec0:	bb02      	cbnz	r2, 8007f04 <_dtoa_r+0xa7c>
 8007ec2:	4601      	mov	r1, r0
 8007ec4:	4658      	mov	r0, fp
 8007ec6:	f000 fb63 	bl	8008590 <__mcmp>
 8007eca:	9b08      	ldr	r3, [sp, #32]
 8007ecc:	4602      	mov	r2, r0
 8007ece:	4629      	mov	r1, r5
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007ed6:	f000 f91d 	bl	8008114 <_Bfree>
 8007eda:	9b05      	ldr	r3, [sp, #20]
 8007edc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ede:	9d01      	ldr	r5, [sp, #4]
 8007ee0:	ea43 0102 	orr.w	r1, r3, r2
 8007ee4:	9b06      	ldr	r3, [sp, #24]
 8007ee6:	430b      	orrs	r3, r1
 8007ee8:	9b08      	ldr	r3, [sp, #32]
 8007eea:	d10d      	bne.n	8007f08 <_dtoa_r+0xa80>
 8007eec:	2b39      	cmp	r3, #57	; 0x39
 8007eee:	d029      	beq.n	8007f44 <_dtoa_r+0xabc>
 8007ef0:	f1b9 0f00 	cmp.w	r9, #0
 8007ef4:	dd01      	ble.n	8007efa <_dtoa_r+0xa72>
 8007ef6:	9b04      	ldr	r3, [sp, #16]
 8007ef8:	3331      	adds	r3, #49	; 0x31
 8007efa:	9a02      	ldr	r2, [sp, #8]
 8007efc:	7013      	strb	r3, [r2, #0]
 8007efe:	e774      	b.n	8007dea <_dtoa_r+0x962>
 8007f00:	4638      	mov	r0, r7
 8007f02:	e7b9      	b.n	8007e78 <_dtoa_r+0x9f0>
 8007f04:	2201      	movs	r2, #1
 8007f06:	e7e2      	b.n	8007ece <_dtoa_r+0xa46>
 8007f08:	f1b9 0f00 	cmp.w	r9, #0
 8007f0c:	db06      	blt.n	8007f1c <_dtoa_r+0xa94>
 8007f0e:	9905      	ldr	r1, [sp, #20]
 8007f10:	ea41 0909 	orr.w	r9, r1, r9
 8007f14:	9906      	ldr	r1, [sp, #24]
 8007f16:	ea59 0101 	orrs.w	r1, r9, r1
 8007f1a:	d120      	bne.n	8007f5e <_dtoa_r+0xad6>
 8007f1c:	2a00      	cmp	r2, #0
 8007f1e:	ddec      	ble.n	8007efa <_dtoa_r+0xa72>
 8007f20:	4659      	mov	r1, fp
 8007f22:	2201      	movs	r2, #1
 8007f24:	4620      	mov	r0, r4
 8007f26:	9301      	str	r3, [sp, #4]
 8007f28:	f000 fac6 	bl	80084b8 <__lshift>
 8007f2c:	4631      	mov	r1, r6
 8007f2e:	4683      	mov	fp, r0
 8007f30:	f000 fb2e 	bl	8008590 <__mcmp>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	9b01      	ldr	r3, [sp, #4]
 8007f38:	dc02      	bgt.n	8007f40 <_dtoa_r+0xab8>
 8007f3a:	d1de      	bne.n	8007efa <_dtoa_r+0xa72>
 8007f3c:	07da      	lsls	r2, r3, #31
 8007f3e:	d5dc      	bpl.n	8007efa <_dtoa_r+0xa72>
 8007f40:	2b39      	cmp	r3, #57	; 0x39
 8007f42:	d1d8      	bne.n	8007ef6 <_dtoa_r+0xa6e>
 8007f44:	9a02      	ldr	r2, [sp, #8]
 8007f46:	2339      	movs	r3, #57	; 0x39
 8007f48:	7013      	strb	r3, [r2, #0]
 8007f4a:	462b      	mov	r3, r5
 8007f4c:	461d      	mov	r5, r3
 8007f4e:	3b01      	subs	r3, #1
 8007f50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f54:	2a39      	cmp	r2, #57	; 0x39
 8007f56:	d050      	beq.n	8007ffa <_dtoa_r+0xb72>
 8007f58:	3201      	adds	r2, #1
 8007f5a:	701a      	strb	r2, [r3, #0]
 8007f5c:	e745      	b.n	8007dea <_dtoa_r+0x962>
 8007f5e:	2a00      	cmp	r2, #0
 8007f60:	dd03      	ble.n	8007f6a <_dtoa_r+0xae2>
 8007f62:	2b39      	cmp	r3, #57	; 0x39
 8007f64:	d0ee      	beq.n	8007f44 <_dtoa_r+0xabc>
 8007f66:	3301      	adds	r3, #1
 8007f68:	e7c7      	b.n	8007efa <_dtoa_r+0xa72>
 8007f6a:	9a01      	ldr	r2, [sp, #4]
 8007f6c:	9907      	ldr	r1, [sp, #28]
 8007f6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007f72:	428a      	cmp	r2, r1
 8007f74:	d02a      	beq.n	8007fcc <_dtoa_r+0xb44>
 8007f76:	4659      	mov	r1, fp
 8007f78:	2300      	movs	r3, #0
 8007f7a:	220a      	movs	r2, #10
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	f000 f8eb 	bl	8008158 <__multadd>
 8007f82:	45b8      	cmp	r8, r7
 8007f84:	4683      	mov	fp, r0
 8007f86:	f04f 0300 	mov.w	r3, #0
 8007f8a:	f04f 020a 	mov.w	r2, #10
 8007f8e:	4641      	mov	r1, r8
 8007f90:	4620      	mov	r0, r4
 8007f92:	d107      	bne.n	8007fa4 <_dtoa_r+0xb1c>
 8007f94:	f000 f8e0 	bl	8008158 <__multadd>
 8007f98:	4680      	mov	r8, r0
 8007f9a:	4607      	mov	r7, r0
 8007f9c:	9b01      	ldr	r3, [sp, #4]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	9301      	str	r3, [sp, #4]
 8007fa2:	e775      	b.n	8007e90 <_dtoa_r+0xa08>
 8007fa4:	f000 f8d8 	bl	8008158 <__multadd>
 8007fa8:	4639      	mov	r1, r7
 8007faa:	4680      	mov	r8, r0
 8007fac:	2300      	movs	r3, #0
 8007fae:	220a      	movs	r2, #10
 8007fb0:	4620      	mov	r0, r4
 8007fb2:	f000 f8d1 	bl	8008158 <__multadd>
 8007fb6:	4607      	mov	r7, r0
 8007fb8:	e7f0      	b.n	8007f9c <_dtoa_r+0xb14>
 8007fba:	f1b9 0f00 	cmp.w	r9, #0
 8007fbe:	9a00      	ldr	r2, [sp, #0]
 8007fc0:	bfcc      	ite	gt
 8007fc2:	464d      	movgt	r5, r9
 8007fc4:	2501      	movle	r5, #1
 8007fc6:	4415      	add	r5, r2
 8007fc8:	f04f 0800 	mov.w	r8, #0
 8007fcc:	4659      	mov	r1, fp
 8007fce:	2201      	movs	r2, #1
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	9301      	str	r3, [sp, #4]
 8007fd4:	f000 fa70 	bl	80084b8 <__lshift>
 8007fd8:	4631      	mov	r1, r6
 8007fda:	4683      	mov	fp, r0
 8007fdc:	f000 fad8 	bl	8008590 <__mcmp>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	dcb2      	bgt.n	8007f4a <_dtoa_r+0xac2>
 8007fe4:	d102      	bne.n	8007fec <_dtoa_r+0xb64>
 8007fe6:	9b01      	ldr	r3, [sp, #4]
 8007fe8:	07db      	lsls	r3, r3, #31
 8007fea:	d4ae      	bmi.n	8007f4a <_dtoa_r+0xac2>
 8007fec:	462b      	mov	r3, r5
 8007fee:	461d      	mov	r5, r3
 8007ff0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ff4:	2a30      	cmp	r2, #48	; 0x30
 8007ff6:	d0fa      	beq.n	8007fee <_dtoa_r+0xb66>
 8007ff8:	e6f7      	b.n	8007dea <_dtoa_r+0x962>
 8007ffa:	9a00      	ldr	r2, [sp, #0]
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d1a5      	bne.n	8007f4c <_dtoa_r+0xac4>
 8008000:	f10a 0a01 	add.w	sl, sl, #1
 8008004:	2331      	movs	r3, #49	; 0x31
 8008006:	e779      	b.n	8007efc <_dtoa_r+0xa74>
 8008008:	4b13      	ldr	r3, [pc, #76]	; (8008058 <_dtoa_r+0xbd0>)
 800800a:	f7ff baaf 	b.w	800756c <_dtoa_r+0xe4>
 800800e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008010:	2b00      	cmp	r3, #0
 8008012:	f47f aa86 	bne.w	8007522 <_dtoa_r+0x9a>
 8008016:	4b11      	ldr	r3, [pc, #68]	; (800805c <_dtoa_r+0xbd4>)
 8008018:	f7ff baa8 	b.w	800756c <_dtoa_r+0xe4>
 800801c:	f1b9 0f00 	cmp.w	r9, #0
 8008020:	dc03      	bgt.n	800802a <_dtoa_r+0xba2>
 8008022:	9b05      	ldr	r3, [sp, #20]
 8008024:	2b02      	cmp	r3, #2
 8008026:	f73f aec9 	bgt.w	8007dbc <_dtoa_r+0x934>
 800802a:	9d00      	ldr	r5, [sp, #0]
 800802c:	4631      	mov	r1, r6
 800802e:	4658      	mov	r0, fp
 8008030:	f7ff f99e 	bl	8007370 <quorem>
 8008034:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008038:	f805 3b01 	strb.w	r3, [r5], #1
 800803c:	9a00      	ldr	r2, [sp, #0]
 800803e:	1aaa      	subs	r2, r5, r2
 8008040:	4591      	cmp	r9, r2
 8008042:	ddba      	ble.n	8007fba <_dtoa_r+0xb32>
 8008044:	4659      	mov	r1, fp
 8008046:	2300      	movs	r3, #0
 8008048:	220a      	movs	r2, #10
 800804a:	4620      	mov	r0, r4
 800804c:	f000 f884 	bl	8008158 <__multadd>
 8008050:	4683      	mov	fp, r0
 8008052:	e7eb      	b.n	800802c <_dtoa_r+0xba4>
 8008054:	08009997 	.word	0x08009997
 8008058:	080098f0 	.word	0x080098f0
 800805c:	08009914 	.word	0x08009914

08008060 <_localeconv_r>:
 8008060:	4800      	ldr	r0, [pc, #0]	; (8008064 <_localeconv_r+0x4>)
 8008062:	4770      	bx	lr
 8008064:	20000160 	.word	0x20000160

08008068 <malloc>:
 8008068:	4b02      	ldr	r3, [pc, #8]	; (8008074 <malloc+0xc>)
 800806a:	4601      	mov	r1, r0
 800806c:	6818      	ldr	r0, [r3, #0]
 800806e:	f000 bbef 	b.w	8008850 <_malloc_r>
 8008072:	bf00      	nop
 8008074:	2000000c 	.word	0x2000000c

08008078 <memcpy>:
 8008078:	440a      	add	r2, r1
 800807a:	4291      	cmp	r1, r2
 800807c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008080:	d100      	bne.n	8008084 <memcpy+0xc>
 8008082:	4770      	bx	lr
 8008084:	b510      	push	{r4, lr}
 8008086:	f811 4b01 	ldrb.w	r4, [r1], #1
 800808a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800808e:	4291      	cmp	r1, r2
 8008090:	d1f9      	bne.n	8008086 <memcpy+0xe>
 8008092:	bd10      	pop	{r4, pc}

08008094 <_Balloc>:
 8008094:	b570      	push	{r4, r5, r6, lr}
 8008096:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008098:	4604      	mov	r4, r0
 800809a:	460d      	mov	r5, r1
 800809c:	b976      	cbnz	r6, 80080bc <_Balloc+0x28>
 800809e:	2010      	movs	r0, #16
 80080a0:	f7ff ffe2 	bl	8008068 <malloc>
 80080a4:	4602      	mov	r2, r0
 80080a6:	6260      	str	r0, [r4, #36]	; 0x24
 80080a8:	b920      	cbnz	r0, 80080b4 <_Balloc+0x20>
 80080aa:	4b18      	ldr	r3, [pc, #96]	; (800810c <_Balloc+0x78>)
 80080ac:	4818      	ldr	r0, [pc, #96]	; (8008110 <_Balloc+0x7c>)
 80080ae:	2166      	movs	r1, #102	; 0x66
 80080b0:	f000 fd94 	bl	8008bdc <__assert_func>
 80080b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080b8:	6006      	str	r6, [r0, #0]
 80080ba:	60c6      	str	r6, [r0, #12]
 80080bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80080be:	68f3      	ldr	r3, [r6, #12]
 80080c0:	b183      	cbz	r3, 80080e4 <_Balloc+0x50>
 80080c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080ca:	b9b8      	cbnz	r0, 80080fc <_Balloc+0x68>
 80080cc:	2101      	movs	r1, #1
 80080ce:	fa01 f605 	lsl.w	r6, r1, r5
 80080d2:	1d72      	adds	r2, r6, #5
 80080d4:	0092      	lsls	r2, r2, #2
 80080d6:	4620      	mov	r0, r4
 80080d8:	f000 fb5a 	bl	8008790 <_calloc_r>
 80080dc:	b160      	cbz	r0, 80080f8 <_Balloc+0x64>
 80080de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80080e2:	e00e      	b.n	8008102 <_Balloc+0x6e>
 80080e4:	2221      	movs	r2, #33	; 0x21
 80080e6:	2104      	movs	r1, #4
 80080e8:	4620      	mov	r0, r4
 80080ea:	f000 fb51 	bl	8008790 <_calloc_r>
 80080ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080f0:	60f0      	str	r0, [r6, #12]
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d1e4      	bne.n	80080c2 <_Balloc+0x2e>
 80080f8:	2000      	movs	r0, #0
 80080fa:	bd70      	pop	{r4, r5, r6, pc}
 80080fc:	6802      	ldr	r2, [r0, #0]
 80080fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008102:	2300      	movs	r3, #0
 8008104:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008108:	e7f7      	b.n	80080fa <_Balloc+0x66>
 800810a:	bf00      	nop
 800810c:	08009921 	.word	0x08009921
 8008110:	080099a8 	.word	0x080099a8

08008114 <_Bfree>:
 8008114:	b570      	push	{r4, r5, r6, lr}
 8008116:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008118:	4605      	mov	r5, r0
 800811a:	460c      	mov	r4, r1
 800811c:	b976      	cbnz	r6, 800813c <_Bfree+0x28>
 800811e:	2010      	movs	r0, #16
 8008120:	f7ff ffa2 	bl	8008068 <malloc>
 8008124:	4602      	mov	r2, r0
 8008126:	6268      	str	r0, [r5, #36]	; 0x24
 8008128:	b920      	cbnz	r0, 8008134 <_Bfree+0x20>
 800812a:	4b09      	ldr	r3, [pc, #36]	; (8008150 <_Bfree+0x3c>)
 800812c:	4809      	ldr	r0, [pc, #36]	; (8008154 <_Bfree+0x40>)
 800812e:	218a      	movs	r1, #138	; 0x8a
 8008130:	f000 fd54 	bl	8008bdc <__assert_func>
 8008134:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008138:	6006      	str	r6, [r0, #0]
 800813a:	60c6      	str	r6, [r0, #12]
 800813c:	b13c      	cbz	r4, 800814e <_Bfree+0x3a>
 800813e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008140:	6862      	ldr	r2, [r4, #4]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008148:	6021      	str	r1, [r4, #0]
 800814a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800814e:	bd70      	pop	{r4, r5, r6, pc}
 8008150:	08009921 	.word	0x08009921
 8008154:	080099a8 	.word	0x080099a8

08008158 <__multadd>:
 8008158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800815c:	690e      	ldr	r6, [r1, #16]
 800815e:	4607      	mov	r7, r0
 8008160:	4698      	mov	r8, r3
 8008162:	460c      	mov	r4, r1
 8008164:	f101 0014 	add.w	r0, r1, #20
 8008168:	2300      	movs	r3, #0
 800816a:	6805      	ldr	r5, [r0, #0]
 800816c:	b2a9      	uxth	r1, r5
 800816e:	fb02 8101 	mla	r1, r2, r1, r8
 8008172:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008176:	0c2d      	lsrs	r5, r5, #16
 8008178:	fb02 c505 	mla	r5, r2, r5, ip
 800817c:	b289      	uxth	r1, r1
 800817e:	3301      	adds	r3, #1
 8008180:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008184:	429e      	cmp	r6, r3
 8008186:	f840 1b04 	str.w	r1, [r0], #4
 800818a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800818e:	dcec      	bgt.n	800816a <__multadd+0x12>
 8008190:	f1b8 0f00 	cmp.w	r8, #0
 8008194:	d022      	beq.n	80081dc <__multadd+0x84>
 8008196:	68a3      	ldr	r3, [r4, #8]
 8008198:	42b3      	cmp	r3, r6
 800819a:	dc19      	bgt.n	80081d0 <__multadd+0x78>
 800819c:	6861      	ldr	r1, [r4, #4]
 800819e:	4638      	mov	r0, r7
 80081a0:	3101      	adds	r1, #1
 80081a2:	f7ff ff77 	bl	8008094 <_Balloc>
 80081a6:	4605      	mov	r5, r0
 80081a8:	b928      	cbnz	r0, 80081b6 <__multadd+0x5e>
 80081aa:	4602      	mov	r2, r0
 80081ac:	4b0d      	ldr	r3, [pc, #52]	; (80081e4 <__multadd+0x8c>)
 80081ae:	480e      	ldr	r0, [pc, #56]	; (80081e8 <__multadd+0x90>)
 80081b0:	21b5      	movs	r1, #181	; 0xb5
 80081b2:	f000 fd13 	bl	8008bdc <__assert_func>
 80081b6:	6922      	ldr	r2, [r4, #16]
 80081b8:	3202      	adds	r2, #2
 80081ba:	f104 010c 	add.w	r1, r4, #12
 80081be:	0092      	lsls	r2, r2, #2
 80081c0:	300c      	adds	r0, #12
 80081c2:	f7ff ff59 	bl	8008078 <memcpy>
 80081c6:	4621      	mov	r1, r4
 80081c8:	4638      	mov	r0, r7
 80081ca:	f7ff ffa3 	bl	8008114 <_Bfree>
 80081ce:	462c      	mov	r4, r5
 80081d0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80081d4:	3601      	adds	r6, #1
 80081d6:	f8c3 8014 	str.w	r8, [r3, #20]
 80081da:	6126      	str	r6, [r4, #16]
 80081dc:	4620      	mov	r0, r4
 80081de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e2:	bf00      	nop
 80081e4:	08009997 	.word	0x08009997
 80081e8:	080099a8 	.word	0x080099a8

080081ec <__hi0bits>:
 80081ec:	0c03      	lsrs	r3, r0, #16
 80081ee:	041b      	lsls	r3, r3, #16
 80081f0:	b9d3      	cbnz	r3, 8008228 <__hi0bits+0x3c>
 80081f2:	0400      	lsls	r0, r0, #16
 80081f4:	2310      	movs	r3, #16
 80081f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80081fa:	bf04      	itt	eq
 80081fc:	0200      	lsleq	r0, r0, #8
 80081fe:	3308      	addeq	r3, #8
 8008200:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008204:	bf04      	itt	eq
 8008206:	0100      	lsleq	r0, r0, #4
 8008208:	3304      	addeq	r3, #4
 800820a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800820e:	bf04      	itt	eq
 8008210:	0080      	lsleq	r0, r0, #2
 8008212:	3302      	addeq	r3, #2
 8008214:	2800      	cmp	r0, #0
 8008216:	db05      	blt.n	8008224 <__hi0bits+0x38>
 8008218:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800821c:	f103 0301 	add.w	r3, r3, #1
 8008220:	bf08      	it	eq
 8008222:	2320      	moveq	r3, #32
 8008224:	4618      	mov	r0, r3
 8008226:	4770      	bx	lr
 8008228:	2300      	movs	r3, #0
 800822a:	e7e4      	b.n	80081f6 <__hi0bits+0xa>

0800822c <__lo0bits>:
 800822c:	6803      	ldr	r3, [r0, #0]
 800822e:	f013 0207 	ands.w	r2, r3, #7
 8008232:	4601      	mov	r1, r0
 8008234:	d00b      	beq.n	800824e <__lo0bits+0x22>
 8008236:	07da      	lsls	r2, r3, #31
 8008238:	d424      	bmi.n	8008284 <__lo0bits+0x58>
 800823a:	0798      	lsls	r0, r3, #30
 800823c:	bf49      	itett	mi
 800823e:	085b      	lsrmi	r3, r3, #1
 8008240:	089b      	lsrpl	r3, r3, #2
 8008242:	2001      	movmi	r0, #1
 8008244:	600b      	strmi	r3, [r1, #0]
 8008246:	bf5c      	itt	pl
 8008248:	600b      	strpl	r3, [r1, #0]
 800824a:	2002      	movpl	r0, #2
 800824c:	4770      	bx	lr
 800824e:	b298      	uxth	r0, r3
 8008250:	b9b0      	cbnz	r0, 8008280 <__lo0bits+0x54>
 8008252:	0c1b      	lsrs	r3, r3, #16
 8008254:	2010      	movs	r0, #16
 8008256:	f013 0fff 	tst.w	r3, #255	; 0xff
 800825a:	bf04      	itt	eq
 800825c:	0a1b      	lsreq	r3, r3, #8
 800825e:	3008      	addeq	r0, #8
 8008260:	071a      	lsls	r2, r3, #28
 8008262:	bf04      	itt	eq
 8008264:	091b      	lsreq	r3, r3, #4
 8008266:	3004      	addeq	r0, #4
 8008268:	079a      	lsls	r2, r3, #30
 800826a:	bf04      	itt	eq
 800826c:	089b      	lsreq	r3, r3, #2
 800826e:	3002      	addeq	r0, #2
 8008270:	07da      	lsls	r2, r3, #31
 8008272:	d403      	bmi.n	800827c <__lo0bits+0x50>
 8008274:	085b      	lsrs	r3, r3, #1
 8008276:	f100 0001 	add.w	r0, r0, #1
 800827a:	d005      	beq.n	8008288 <__lo0bits+0x5c>
 800827c:	600b      	str	r3, [r1, #0]
 800827e:	4770      	bx	lr
 8008280:	4610      	mov	r0, r2
 8008282:	e7e8      	b.n	8008256 <__lo0bits+0x2a>
 8008284:	2000      	movs	r0, #0
 8008286:	4770      	bx	lr
 8008288:	2020      	movs	r0, #32
 800828a:	4770      	bx	lr

0800828c <__i2b>:
 800828c:	b510      	push	{r4, lr}
 800828e:	460c      	mov	r4, r1
 8008290:	2101      	movs	r1, #1
 8008292:	f7ff feff 	bl	8008094 <_Balloc>
 8008296:	4602      	mov	r2, r0
 8008298:	b928      	cbnz	r0, 80082a6 <__i2b+0x1a>
 800829a:	4b05      	ldr	r3, [pc, #20]	; (80082b0 <__i2b+0x24>)
 800829c:	4805      	ldr	r0, [pc, #20]	; (80082b4 <__i2b+0x28>)
 800829e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80082a2:	f000 fc9b 	bl	8008bdc <__assert_func>
 80082a6:	2301      	movs	r3, #1
 80082a8:	6144      	str	r4, [r0, #20]
 80082aa:	6103      	str	r3, [r0, #16]
 80082ac:	bd10      	pop	{r4, pc}
 80082ae:	bf00      	nop
 80082b0:	08009997 	.word	0x08009997
 80082b4:	080099a8 	.word	0x080099a8

080082b8 <__multiply>:
 80082b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082bc:	4614      	mov	r4, r2
 80082be:	690a      	ldr	r2, [r1, #16]
 80082c0:	6923      	ldr	r3, [r4, #16]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	bfb8      	it	lt
 80082c6:	460b      	movlt	r3, r1
 80082c8:	460d      	mov	r5, r1
 80082ca:	bfbc      	itt	lt
 80082cc:	4625      	movlt	r5, r4
 80082ce:	461c      	movlt	r4, r3
 80082d0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80082d4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80082d8:	68ab      	ldr	r3, [r5, #8]
 80082da:	6869      	ldr	r1, [r5, #4]
 80082dc:	eb0a 0709 	add.w	r7, sl, r9
 80082e0:	42bb      	cmp	r3, r7
 80082e2:	b085      	sub	sp, #20
 80082e4:	bfb8      	it	lt
 80082e6:	3101      	addlt	r1, #1
 80082e8:	f7ff fed4 	bl	8008094 <_Balloc>
 80082ec:	b930      	cbnz	r0, 80082fc <__multiply+0x44>
 80082ee:	4602      	mov	r2, r0
 80082f0:	4b42      	ldr	r3, [pc, #264]	; (80083fc <__multiply+0x144>)
 80082f2:	4843      	ldr	r0, [pc, #268]	; (8008400 <__multiply+0x148>)
 80082f4:	f240 115d 	movw	r1, #349	; 0x15d
 80082f8:	f000 fc70 	bl	8008bdc <__assert_func>
 80082fc:	f100 0614 	add.w	r6, r0, #20
 8008300:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008304:	4633      	mov	r3, r6
 8008306:	2200      	movs	r2, #0
 8008308:	4543      	cmp	r3, r8
 800830a:	d31e      	bcc.n	800834a <__multiply+0x92>
 800830c:	f105 0c14 	add.w	ip, r5, #20
 8008310:	f104 0314 	add.w	r3, r4, #20
 8008314:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008318:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800831c:	9202      	str	r2, [sp, #8]
 800831e:	ebac 0205 	sub.w	r2, ip, r5
 8008322:	3a15      	subs	r2, #21
 8008324:	f022 0203 	bic.w	r2, r2, #3
 8008328:	3204      	adds	r2, #4
 800832a:	f105 0115 	add.w	r1, r5, #21
 800832e:	458c      	cmp	ip, r1
 8008330:	bf38      	it	cc
 8008332:	2204      	movcc	r2, #4
 8008334:	9201      	str	r2, [sp, #4]
 8008336:	9a02      	ldr	r2, [sp, #8]
 8008338:	9303      	str	r3, [sp, #12]
 800833a:	429a      	cmp	r2, r3
 800833c:	d808      	bhi.n	8008350 <__multiply+0x98>
 800833e:	2f00      	cmp	r7, #0
 8008340:	dc55      	bgt.n	80083ee <__multiply+0x136>
 8008342:	6107      	str	r7, [r0, #16]
 8008344:	b005      	add	sp, #20
 8008346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800834a:	f843 2b04 	str.w	r2, [r3], #4
 800834e:	e7db      	b.n	8008308 <__multiply+0x50>
 8008350:	f8b3 a000 	ldrh.w	sl, [r3]
 8008354:	f1ba 0f00 	cmp.w	sl, #0
 8008358:	d020      	beq.n	800839c <__multiply+0xe4>
 800835a:	f105 0e14 	add.w	lr, r5, #20
 800835e:	46b1      	mov	r9, r6
 8008360:	2200      	movs	r2, #0
 8008362:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008366:	f8d9 b000 	ldr.w	fp, [r9]
 800836a:	b2a1      	uxth	r1, r4
 800836c:	fa1f fb8b 	uxth.w	fp, fp
 8008370:	fb0a b101 	mla	r1, sl, r1, fp
 8008374:	4411      	add	r1, r2
 8008376:	f8d9 2000 	ldr.w	r2, [r9]
 800837a:	0c24      	lsrs	r4, r4, #16
 800837c:	0c12      	lsrs	r2, r2, #16
 800837e:	fb0a 2404 	mla	r4, sl, r4, r2
 8008382:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008386:	b289      	uxth	r1, r1
 8008388:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800838c:	45f4      	cmp	ip, lr
 800838e:	f849 1b04 	str.w	r1, [r9], #4
 8008392:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008396:	d8e4      	bhi.n	8008362 <__multiply+0xaa>
 8008398:	9901      	ldr	r1, [sp, #4]
 800839a:	5072      	str	r2, [r6, r1]
 800839c:	9a03      	ldr	r2, [sp, #12]
 800839e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083a2:	3304      	adds	r3, #4
 80083a4:	f1b9 0f00 	cmp.w	r9, #0
 80083a8:	d01f      	beq.n	80083ea <__multiply+0x132>
 80083aa:	6834      	ldr	r4, [r6, #0]
 80083ac:	f105 0114 	add.w	r1, r5, #20
 80083b0:	46b6      	mov	lr, r6
 80083b2:	f04f 0a00 	mov.w	sl, #0
 80083b6:	880a      	ldrh	r2, [r1, #0]
 80083b8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80083bc:	fb09 b202 	mla	r2, r9, r2, fp
 80083c0:	4492      	add	sl, r2
 80083c2:	b2a4      	uxth	r4, r4
 80083c4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80083c8:	f84e 4b04 	str.w	r4, [lr], #4
 80083cc:	f851 4b04 	ldr.w	r4, [r1], #4
 80083d0:	f8be 2000 	ldrh.w	r2, [lr]
 80083d4:	0c24      	lsrs	r4, r4, #16
 80083d6:	fb09 2404 	mla	r4, r9, r4, r2
 80083da:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80083de:	458c      	cmp	ip, r1
 80083e0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80083e4:	d8e7      	bhi.n	80083b6 <__multiply+0xfe>
 80083e6:	9a01      	ldr	r2, [sp, #4]
 80083e8:	50b4      	str	r4, [r6, r2]
 80083ea:	3604      	adds	r6, #4
 80083ec:	e7a3      	b.n	8008336 <__multiply+0x7e>
 80083ee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d1a5      	bne.n	8008342 <__multiply+0x8a>
 80083f6:	3f01      	subs	r7, #1
 80083f8:	e7a1      	b.n	800833e <__multiply+0x86>
 80083fa:	bf00      	nop
 80083fc:	08009997 	.word	0x08009997
 8008400:	080099a8 	.word	0x080099a8

08008404 <__pow5mult>:
 8008404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008408:	4615      	mov	r5, r2
 800840a:	f012 0203 	ands.w	r2, r2, #3
 800840e:	4606      	mov	r6, r0
 8008410:	460f      	mov	r7, r1
 8008412:	d007      	beq.n	8008424 <__pow5mult+0x20>
 8008414:	4c25      	ldr	r4, [pc, #148]	; (80084ac <__pow5mult+0xa8>)
 8008416:	3a01      	subs	r2, #1
 8008418:	2300      	movs	r3, #0
 800841a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800841e:	f7ff fe9b 	bl	8008158 <__multadd>
 8008422:	4607      	mov	r7, r0
 8008424:	10ad      	asrs	r5, r5, #2
 8008426:	d03d      	beq.n	80084a4 <__pow5mult+0xa0>
 8008428:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800842a:	b97c      	cbnz	r4, 800844c <__pow5mult+0x48>
 800842c:	2010      	movs	r0, #16
 800842e:	f7ff fe1b 	bl	8008068 <malloc>
 8008432:	4602      	mov	r2, r0
 8008434:	6270      	str	r0, [r6, #36]	; 0x24
 8008436:	b928      	cbnz	r0, 8008444 <__pow5mult+0x40>
 8008438:	4b1d      	ldr	r3, [pc, #116]	; (80084b0 <__pow5mult+0xac>)
 800843a:	481e      	ldr	r0, [pc, #120]	; (80084b4 <__pow5mult+0xb0>)
 800843c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008440:	f000 fbcc 	bl	8008bdc <__assert_func>
 8008444:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008448:	6004      	str	r4, [r0, #0]
 800844a:	60c4      	str	r4, [r0, #12]
 800844c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008450:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008454:	b94c      	cbnz	r4, 800846a <__pow5mult+0x66>
 8008456:	f240 2171 	movw	r1, #625	; 0x271
 800845a:	4630      	mov	r0, r6
 800845c:	f7ff ff16 	bl	800828c <__i2b>
 8008460:	2300      	movs	r3, #0
 8008462:	f8c8 0008 	str.w	r0, [r8, #8]
 8008466:	4604      	mov	r4, r0
 8008468:	6003      	str	r3, [r0, #0]
 800846a:	f04f 0900 	mov.w	r9, #0
 800846e:	07eb      	lsls	r3, r5, #31
 8008470:	d50a      	bpl.n	8008488 <__pow5mult+0x84>
 8008472:	4639      	mov	r1, r7
 8008474:	4622      	mov	r2, r4
 8008476:	4630      	mov	r0, r6
 8008478:	f7ff ff1e 	bl	80082b8 <__multiply>
 800847c:	4639      	mov	r1, r7
 800847e:	4680      	mov	r8, r0
 8008480:	4630      	mov	r0, r6
 8008482:	f7ff fe47 	bl	8008114 <_Bfree>
 8008486:	4647      	mov	r7, r8
 8008488:	106d      	asrs	r5, r5, #1
 800848a:	d00b      	beq.n	80084a4 <__pow5mult+0xa0>
 800848c:	6820      	ldr	r0, [r4, #0]
 800848e:	b938      	cbnz	r0, 80084a0 <__pow5mult+0x9c>
 8008490:	4622      	mov	r2, r4
 8008492:	4621      	mov	r1, r4
 8008494:	4630      	mov	r0, r6
 8008496:	f7ff ff0f 	bl	80082b8 <__multiply>
 800849a:	6020      	str	r0, [r4, #0]
 800849c:	f8c0 9000 	str.w	r9, [r0]
 80084a0:	4604      	mov	r4, r0
 80084a2:	e7e4      	b.n	800846e <__pow5mult+0x6a>
 80084a4:	4638      	mov	r0, r7
 80084a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084aa:	bf00      	nop
 80084ac:	08009af8 	.word	0x08009af8
 80084b0:	08009921 	.word	0x08009921
 80084b4:	080099a8 	.word	0x080099a8

080084b8 <__lshift>:
 80084b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084bc:	460c      	mov	r4, r1
 80084be:	6849      	ldr	r1, [r1, #4]
 80084c0:	6923      	ldr	r3, [r4, #16]
 80084c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084c6:	68a3      	ldr	r3, [r4, #8]
 80084c8:	4607      	mov	r7, r0
 80084ca:	4691      	mov	r9, r2
 80084cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80084d0:	f108 0601 	add.w	r6, r8, #1
 80084d4:	42b3      	cmp	r3, r6
 80084d6:	db0b      	blt.n	80084f0 <__lshift+0x38>
 80084d8:	4638      	mov	r0, r7
 80084da:	f7ff fddb 	bl	8008094 <_Balloc>
 80084de:	4605      	mov	r5, r0
 80084e0:	b948      	cbnz	r0, 80084f6 <__lshift+0x3e>
 80084e2:	4602      	mov	r2, r0
 80084e4:	4b28      	ldr	r3, [pc, #160]	; (8008588 <__lshift+0xd0>)
 80084e6:	4829      	ldr	r0, [pc, #164]	; (800858c <__lshift+0xd4>)
 80084e8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80084ec:	f000 fb76 	bl	8008bdc <__assert_func>
 80084f0:	3101      	adds	r1, #1
 80084f2:	005b      	lsls	r3, r3, #1
 80084f4:	e7ee      	b.n	80084d4 <__lshift+0x1c>
 80084f6:	2300      	movs	r3, #0
 80084f8:	f100 0114 	add.w	r1, r0, #20
 80084fc:	f100 0210 	add.w	r2, r0, #16
 8008500:	4618      	mov	r0, r3
 8008502:	4553      	cmp	r3, sl
 8008504:	db33      	blt.n	800856e <__lshift+0xb6>
 8008506:	6920      	ldr	r0, [r4, #16]
 8008508:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800850c:	f104 0314 	add.w	r3, r4, #20
 8008510:	f019 091f 	ands.w	r9, r9, #31
 8008514:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008518:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800851c:	d02b      	beq.n	8008576 <__lshift+0xbe>
 800851e:	f1c9 0e20 	rsb	lr, r9, #32
 8008522:	468a      	mov	sl, r1
 8008524:	2200      	movs	r2, #0
 8008526:	6818      	ldr	r0, [r3, #0]
 8008528:	fa00 f009 	lsl.w	r0, r0, r9
 800852c:	4302      	orrs	r2, r0
 800852e:	f84a 2b04 	str.w	r2, [sl], #4
 8008532:	f853 2b04 	ldr.w	r2, [r3], #4
 8008536:	459c      	cmp	ip, r3
 8008538:	fa22 f20e 	lsr.w	r2, r2, lr
 800853c:	d8f3      	bhi.n	8008526 <__lshift+0x6e>
 800853e:	ebac 0304 	sub.w	r3, ip, r4
 8008542:	3b15      	subs	r3, #21
 8008544:	f023 0303 	bic.w	r3, r3, #3
 8008548:	3304      	adds	r3, #4
 800854a:	f104 0015 	add.w	r0, r4, #21
 800854e:	4584      	cmp	ip, r0
 8008550:	bf38      	it	cc
 8008552:	2304      	movcc	r3, #4
 8008554:	50ca      	str	r2, [r1, r3]
 8008556:	b10a      	cbz	r2, 800855c <__lshift+0xa4>
 8008558:	f108 0602 	add.w	r6, r8, #2
 800855c:	3e01      	subs	r6, #1
 800855e:	4638      	mov	r0, r7
 8008560:	612e      	str	r6, [r5, #16]
 8008562:	4621      	mov	r1, r4
 8008564:	f7ff fdd6 	bl	8008114 <_Bfree>
 8008568:	4628      	mov	r0, r5
 800856a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800856e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008572:	3301      	adds	r3, #1
 8008574:	e7c5      	b.n	8008502 <__lshift+0x4a>
 8008576:	3904      	subs	r1, #4
 8008578:	f853 2b04 	ldr.w	r2, [r3], #4
 800857c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008580:	459c      	cmp	ip, r3
 8008582:	d8f9      	bhi.n	8008578 <__lshift+0xc0>
 8008584:	e7ea      	b.n	800855c <__lshift+0xa4>
 8008586:	bf00      	nop
 8008588:	08009997 	.word	0x08009997
 800858c:	080099a8 	.word	0x080099a8

08008590 <__mcmp>:
 8008590:	b530      	push	{r4, r5, lr}
 8008592:	6902      	ldr	r2, [r0, #16]
 8008594:	690c      	ldr	r4, [r1, #16]
 8008596:	1b12      	subs	r2, r2, r4
 8008598:	d10e      	bne.n	80085b8 <__mcmp+0x28>
 800859a:	f100 0314 	add.w	r3, r0, #20
 800859e:	3114      	adds	r1, #20
 80085a0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80085a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80085a8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80085ac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80085b0:	42a5      	cmp	r5, r4
 80085b2:	d003      	beq.n	80085bc <__mcmp+0x2c>
 80085b4:	d305      	bcc.n	80085c2 <__mcmp+0x32>
 80085b6:	2201      	movs	r2, #1
 80085b8:	4610      	mov	r0, r2
 80085ba:	bd30      	pop	{r4, r5, pc}
 80085bc:	4283      	cmp	r3, r0
 80085be:	d3f3      	bcc.n	80085a8 <__mcmp+0x18>
 80085c0:	e7fa      	b.n	80085b8 <__mcmp+0x28>
 80085c2:	f04f 32ff 	mov.w	r2, #4294967295
 80085c6:	e7f7      	b.n	80085b8 <__mcmp+0x28>

080085c8 <__mdiff>:
 80085c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085cc:	460c      	mov	r4, r1
 80085ce:	4606      	mov	r6, r0
 80085d0:	4611      	mov	r1, r2
 80085d2:	4620      	mov	r0, r4
 80085d4:	4617      	mov	r7, r2
 80085d6:	f7ff ffdb 	bl	8008590 <__mcmp>
 80085da:	1e05      	subs	r5, r0, #0
 80085dc:	d110      	bne.n	8008600 <__mdiff+0x38>
 80085de:	4629      	mov	r1, r5
 80085e0:	4630      	mov	r0, r6
 80085e2:	f7ff fd57 	bl	8008094 <_Balloc>
 80085e6:	b930      	cbnz	r0, 80085f6 <__mdiff+0x2e>
 80085e8:	4b39      	ldr	r3, [pc, #228]	; (80086d0 <__mdiff+0x108>)
 80085ea:	4602      	mov	r2, r0
 80085ec:	f240 2132 	movw	r1, #562	; 0x232
 80085f0:	4838      	ldr	r0, [pc, #224]	; (80086d4 <__mdiff+0x10c>)
 80085f2:	f000 faf3 	bl	8008bdc <__assert_func>
 80085f6:	2301      	movs	r3, #1
 80085f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80085fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008600:	bfa4      	itt	ge
 8008602:	463b      	movge	r3, r7
 8008604:	4627      	movge	r7, r4
 8008606:	4630      	mov	r0, r6
 8008608:	6879      	ldr	r1, [r7, #4]
 800860a:	bfa6      	itte	ge
 800860c:	461c      	movge	r4, r3
 800860e:	2500      	movge	r5, #0
 8008610:	2501      	movlt	r5, #1
 8008612:	f7ff fd3f 	bl	8008094 <_Balloc>
 8008616:	b920      	cbnz	r0, 8008622 <__mdiff+0x5a>
 8008618:	4b2d      	ldr	r3, [pc, #180]	; (80086d0 <__mdiff+0x108>)
 800861a:	4602      	mov	r2, r0
 800861c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008620:	e7e6      	b.n	80085f0 <__mdiff+0x28>
 8008622:	693e      	ldr	r6, [r7, #16]
 8008624:	60c5      	str	r5, [r0, #12]
 8008626:	6925      	ldr	r5, [r4, #16]
 8008628:	f107 0114 	add.w	r1, r7, #20
 800862c:	f104 0914 	add.w	r9, r4, #20
 8008630:	f100 0e14 	add.w	lr, r0, #20
 8008634:	f107 0210 	add.w	r2, r7, #16
 8008638:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800863c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008640:	46f2      	mov	sl, lr
 8008642:	2700      	movs	r7, #0
 8008644:	f859 3b04 	ldr.w	r3, [r9], #4
 8008648:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800864c:	fa1f f883 	uxth.w	r8, r3
 8008650:	fa17 f78b 	uxtah	r7, r7, fp
 8008654:	0c1b      	lsrs	r3, r3, #16
 8008656:	eba7 0808 	sub.w	r8, r7, r8
 800865a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800865e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008662:	fa1f f888 	uxth.w	r8, r8
 8008666:	141f      	asrs	r7, r3, #16
 8008668:	454d      	cmp	r5, r9
 800866a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800866e:	f84a 3b04 	str.w	r3, [sl], #4
 8008672:	d8e7      	bhi.n	8008644 <__mdiff+0x7c>
 8008674:	1b2b      	subs	r3, r5, r4
 8008676:	3b15      	subs	r3, #21
 8008678:	f023 0303 	bic.w	r3, r3, #3
 800867c:	3304      	adds	r3, #4
 800867e:	3415      	adds	r4, #21
 8008680:	42a5      	cmp	r5, r4
 8008682:	bf38      	it	cc
 8008684:	2304      	movcc	r3, #4
 8008686:	4419      	add	r1, r3
 8008688:	4473      	add	r3, lr
 800868a:	469e      	mov	lr, r3
 800868c:	460d      	mov	r5, r1
 800868e:	4565      	cmp	r5, ip
 8008690:	d30e      	bcc.n	80086b0 <__mdiff+0xe8>
 8008692:	f10c 0203 	add.w	r2, ip, #3
 8008696:	1a52      	subs	r2, r2, r1
 8008698:	f022 0203 	bic.w	r2, r2, #3
 800869c:	3903      	subs	r1, #3
 800869e:	458c      	cmp	ip, r1
 80086a0:	bf38      	it	cc
 80086a2:	2200      	movcc	r2, #0
 80086a4:	441a      	add	r2, r3
 80086a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80086aa:	b17b      	cbz	r3, 80086cc <__mdiff+0x104>
 80086ac:	6106      	str	r6, [r0, #16]
 80086ae:	e7a5      	b.n	80085fc <__mdiff+0x34>
 80086b0:	f855 8b04 	ldr.w	r8, [r5], #4
 80086b4:	fa17 f488 	uxtah	r4, r7, r8
 80086b8:	1422      	asrs	r2, r4, #16
 80086ba:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80086be:	b2a4      	uxth	r4, r4
 80086c0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80086c4:	f84e 4b04 	str.w	r4, [lr], #4
 80086c8:	1417      	asrs	r7, r2, #16
 80086ca:	e7e0      	b.n	800868e <__mdiff+0xc6>
 80086cc:	3e01      	subs	r6, #1
 80086ce:	e7ea      	b.n	80086a6 <__mdiff+0xde>
 80086d0:	08009997 	.word	0x08009997
 80086d4:	080099a8 	.word	0x080099a8

080086d8 <__d2b>:
 80086d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086dc:	4689      	mov	r9, r1
 80086de:	2101      	movs	r1, #1
 80086e0:	ec57 6b10 	vmov	r6, r7, d0
 80086e4:	4690      	mov	r8, r2
 80086e6:	f7ff fcd5 	bl	8008094 <_Balloc>
 80086ea:	4604      	mov	r4, r0
 80086ec:	b930      	cbnz	r0, 80086fc <__d2b+0x24>
 80086ee:	4602      	mov	r2, r0
 80086f0:	4b25      	ldr	r3, [pc, #148]	; (8008788 <__d2b+0xb0>)
 80086f2:	4826      	ldr	r0, [pc, #152]	; (800878c <__d2b+0xb4>)
 80086f4:	f240 310a 	movw	r1, #778	; 0x30a
 80086f8:	f000 fa70 	bl	8008bdc <__assert_func>
 80086fc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008700:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008704:	bb35      	cbnz	r5, 8008754 <__d2b+0x7c>
 8008706:	2e00      	cmp	r6, #0
 8008708:	9301      	str	r3, [sp, #4]
 800870a:	d028      	beq.n	800875e <__d2b+0x86>
 800870c:	4668      	mov	r0, sp
 800870e:	9600      	str	r6, [sp, #0]
 8008710:	f7ff fd8c 	bl	800822c <__lo0bits>
 8008714:	9900      	ldr	r1, [sp, #0]
 8008716:	b300      	cbz	r0, 800875a <__d2b+0x82>
 8008718:	9a01      	ldr	r2, [sp, #4]
 800871a:	f1c0 0320 	rsb	r3, r0, #32
 800871e:	fa02 f303 	lsl.w	r3, r2, r3
 8008722:	430b      	orrs	r3, r1
 8008724:	40c2      	lsrs	r2, r0
 8008726:	6163      	str	r3, [r4, #20]
 8008728:	9201      	str	r2, [sp, #4]
 800872a:	9b01      	ldr	r3, [sp, #4]
 800872c:	61a3      	str	r3, [r4, #24]
 800872e:	2b00      	cmp	r3, #0
 8008730:	bf14      	ite	ne
 8008732:	2202      	movne	r2, #2
 8008734:	2201      	moveq	r2, #1
 8008736:	6122      	str	r2, [r4, #16]
 8008738:	b1d5      	cbz	r5, 8008770 <__d2b+0x98>
 800873a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800873e:	4405      	add	r5, r0
 8008740:	f8c9 5000 	str.w	r5, [r9]
 8008744:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008748:	f8c8 0000 	str.w	r0, [r8]
 800874c:	4620      	mov	r0, r4
 800874e:	b003      	add	sp, #12
 8008750:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008754:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008758:	e7d5      	b.n	8008706 <__d2b+0x2e>
 800875a:	6161      	str	r1, [r4, #20]
 800875c:	e7e5      	b.n	800872a <__d2b+0x52>
 800875e:	a801      	add	r0, sp, #4
 8008760:	f7ff fd64 	bl	800822c <__lo0bits>
 8008764:	9b01      	ldr	r3, [sp, #4]
 8008766:	6163      	str	r3, [r4, #20]
 8008768:	2201      	movs	r2, #1
 800876a:	6122      	str	r2, [r4, #16]
 800876c:	3020      	adds	r0, #32
 800876e:	e7e3      	b.n	8008738 <__d2b+0x60>
 8008770:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008774:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008778:	f8c9 0000 	str.w	r0, [r9]
 800877c:	6918      	ldr	r0, [r3, #16]
 800877e:	f7ff fd35 	bl	80081ec <__hi0bits>
 8008782:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008786:	e7df      	b.n	8008748 <__d2b+0x70>
 8008788:	08009997 	.word	0x08009997
 800878c:	080099a8 	.word	0x080099a8

08008790 <_calloc_r>:
 8008790:	b513      	push	{r0, r1, r4, lr}
 8008792:	434a      	muls	r2, r1
 8008794:	4611      	mov	r1, r2
 8008796:	9201      	str	r2, [sp, #4]
 8008798:	f000 f85a 	bl	8008850 <_malloc_r>
 800879c:	4604      	mov	r4, r0
 800879e:	b118      	cbz	r0, 80087a8 <_calloc_r+0x18>
 80087a0:	9a01      	ldr	r2, [sp, #4]
 80087a2:	2100      	movs	r1, #0
 80087a4:	f7fe f952 	bl	8006a4c <memset>
 80087a8:	4620      	mov	r0, r4
 80087aa:	b002      	add	sp, #8
 80087ac:	bd10      	pop	{r4, pc}
	...

080087b0 <_free_r>:
 80087b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087b2:	2900      	cmp	r1, #0
 80087b4:	d048      	beq.n	8008848 <_free_r+0x98>
 80087b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087ba:	9001      	str	r0, [sp, #4]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	f1a1 0404 	sub.w	r4, r1, #4
 80087c2:	bfb8      	it	lt
 80087c4:	18e4      	addlt	r4, r4, r3
 80087c6:	f000 fa65 	bl	8008c94 <__malloc_lock>
 80087ca:	4a20      	ldr	r2, [pc, #128]	; (800884c <_free_r+0x9c>)
 80087cc:	9801      	ldr	r0, [sp, #4]
 80087ce:	6813      	ldr	r3, [r2, #0]
 80087d0:	4615      	mov	r5, r2
 80087d2:	b933      	cbnz	r3, 80087e2 <_free_r+0x32>
 80087d4:	6063      	str	r3, [r4, #4]
 80087d6:	6014      	str	r4, [r2, #0]
 80087d8:	b003      	add	sp, #12
 80087da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80087de:	f000 ba5f 	b.w	8008ca0 <__malloc_unlock>
 80087e2:	42a3      	cmp	r3, r4
 80087e4:	d90b      	bls.n	80087fe <_free_r+0x4e>
 80087e6:	6821      	ldr	r1, [r4, #0]
 80087e8:	1862      	adds	r2, r4, r1
 80087ea:	4293      	cmp	r3, r2
 80087ec:	bf04      	itt	eq
 80087ee:	681a      	ldreq	r2, [r3, #0]
 80087f0:	685b      	ldreq	r3, [r3, #4]
 80087f2:	6063      	str	r3, [r4, #4]
 80087f4:	bf04      	itt	eq
 80087f6:	1852      	addeq	r2, r2, r1
 80087f8:	6022      	streq	r2, [r4, #0]
 80087fa:	602c      	str	r4, [r5, #0]
 80087fc:	e7ec      	b.n	80087d8 <_free_r+0x28>
 80087fe:	461a      	mov	r2, r3
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	b10b      	cbz	r3, 8008808 <_free_r+0x58>
 8008804:	42a3      	cmp	r3, r4
 8008806:	d9fa      	bls.n	80087fe <_free_r+0x4e>
 8008808:	6811      	ldr	r1, [r2, #0]
 800880a:	1855      	adds	r5, r2, r1
 800880c:	42a5      	cmp	r5, r4
 800880e:	d10b      	bne.n	8008828 <_free_r+0x78>
 8008810:	6824      	ldr	r4, [r4, #0]
 8008812:	4421      	add	r1, r4
 8008814:	1854      	adds	r4, r2, r1
 8008816:	42a3      	cmp	r3, r4
 8008818:	6011      	str	r1, [r2, #0]
 800881a:	d1dd      	bne.n	80087d8 <_free_r+0x28>
 800881c:	681c      	ldr	r4, [r3, #0]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	6053      	str	r3, [r2, #4]
 8008822:	4421      	add	r1, r4
 8008824:	6011      	str	r1, [r2, #0]
 8008826:	e7d7      	b.n	80087d8 <_free_r+0x28>
 8008828:	d902      	bls.n	8008830 <_free_r+0x80>
 800882a:	230c      	movs	r3, #12
 800882c:	6003      	str	r3, [r0, #0]
 800882e:	e7d3      	b.n	80087d8 <_free_r+0x28>
 8008830:	6825      	ldr	r5, [r4, #0]
 8008832:	1961      	adds	r1, r4, r5
 8008834:	428b      	cmp	r3, r1
 8008836:	bf04      	itt	eq
 8008838:	6819      	ldreq	r1, [r3, #0]
 800883a:	685b      	ldreq	r3, [r3, #4]
 800883c:	6063      	str	r3, [r4, #4]
 800883e:	bf04      	itt	eq
 8008840:	1949      	addeq	r1, r1, r5
 8008842:	6021      	streq	r1, [r4, #0]
 8008844:	6054      	str	r4, [r2, #4]
 8008846:	e7c7      	b.n	80087d8 <_free_r+0x28>
 8008848:	b003      	add	sp, #12
 800884a:	bd30      	pop	{r4, r5, pc}
 800884c:	20000248 	.word	0x20000248

08008850 <_malloc_r>:
 8008850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008852:	1ccd      	adds	r5, r1, #3
 8008854:	f025 0503 	bic.w	r5, r5, #3
 8008858:	3508      	adds	r5, #8
 800885a:	2d0c      	cmp	r5, #12
 800885c:	bf38      	it	cc
 800885e:	250c      	movcc	r5, #12
 8008860:	2d00      	cmp	r5, #0
 8008862:	4606      	mov	r6, r0
 8008864:	db01      	blt.n	800886a <_malloc_r+0x1a>
 8008866:	42a9      	cmp	r1, r5
 8008868:	d903      	bls.n	8008872 <_malloc_r+0x22>
 800886a:	230c      	movs	r3, #12
 800886c:	6033      	str	r3, [r6, #0]
 800886e:	2000      	movs	r0, #0
 8008870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008872:	f000 fa0f 	bl	8008c94 <__malloc_lock>
 8008876:	4921      	ldr	r1, [pc, #132]	; (80088fc <_malloc_r+0xac>)
 8008878:	680a      	ldr	r2, [r1, #0]
 800887a:	4614      	mov	r4, r2
 800887c:	b99c      	cbnz	r4, 80088a6 <_malloc_r+0x56>
 800887e:	4f20      	ldr	r7, [pc, #128]	; (8008900 <_malloc_r+0xb0>)
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	b923      	cbnz	r3, 800888e <_malloc_r+0x3e>
 8008884:	4621      	mov	r1, r4
 8008886:	4630      	mov	r0, r6
 8008888:	f000 f998 	bl	8008bbc <_sbrk_r>
 800888c:	6038      	str	r0, [r7, #0]
 800888e:	4629      	mov	r1, r5
 8008890:	4630      	mov	r0, r6
 8008892:	f000 f993 	bl	8008bbc <_sbrk_r>
 8008896:	1c43      	adds	r3, r0, #1
 8008898:	d123      	bne.n	80088e2 <_malloc_r+0x92>
 800889a:	230c      	movs	r3, #12
 800889c:	6033      	str	r3, [r6, #0]
 800889e:	4630      	mov	r0, r6
 80088a0:	f000 f9fe 	bl	8008ca0 <__malloc_unlock>
 80088a4:	e7e3      	b.n	800886e <_malloc_r+0x1e>
 80088a6:	6823      	ldr	r3, [r4, #0]
 80088a8:	1b5b      	subs	r3, r3, r5
 80088aa:	d417      	bmi.n	80088dc <_malloc_r+0x8c>
 80088ac:	2b0b      	cmp	r3, #11
 80088ae:	d903      	bls.n	80088b8 <_malloc_r+0x68>
 80088b0:	6023      	str	r3, [r4, #0]
 80088b2:	441c      	add	r4, r3
 80088b4:	6025      	str	r5, [r4, #0]
 80088b6:	e004      	b.n	80088c2 <_malloc_r+0x72>
 80088b8:	6863      	ldr	r3, [r4, #4]
 80088ba:	42a2      	cmp	r2, r4
 80088bc:	bf0c      	ite	eq
 80088be:	600b      	streq	r3, [r1, #0]
 80088c0:	6053      	strne	r3, [r2, #4]
 80088c2:	4630      	mov	r0, r6
 80088c4:	f000 f9ec 	bl	8008ca0 <__malloc_unlock>
 80088c8:	f104 000b 	add.w	r0, r4, #11
 80088cc:	1d23      	adds	r3, r4, #4
 80088ce:	f020 0007 	bic.w	r0, r0, #7
 80088d2:	1ac2      	subs	r2, r0, r3
 80088d4:	d0cc      	beq.n	8008870 <_malloc_r+0x20>
 80088d6:	1a1b      	subs	r3, r3, r0
 80088d8:	50a3      	str	r3, [r4, r2]
 80088da:	e7c9      	b.n	8008870 <_malloc_r+0x20>
 80088dc:	4622      	mov	r2, r4
 80088de:	6864      	ldr	r4, [r4, #4]
 80088e0:	e7cc      	b.n	800887c <_malloc_r+0x2c>
 80088e2:	1cc4      	adds	r4, r0, #3
 80088e4:	f024 0403 	bic.w	r4, r4, #3
 80088e8:	42a0      	cmp	r0, r4
 80088ea:	d0e3      	beq.n	80088b4 <_malloc_r+0x64>
 80088ec:	1a21      	subs	r1, r4, r0
 80088ee:	4630      	mov	r0, r6
 80088f0:	f000 f964 	bl	8008bbc <_sbrk_r>
 80088f4:	3001      	adds	r0, #1
 80088f6:	d1dd      	bne.n	80088b4 <_malloc_r+0x64>
 80088f8:	e7cf      	b.n	800889a <_malloc_r+0x4a>
 80088fa:	bf00      	nop
 80088fc:	20000248 	.word	0x20000248
 8008900:	2000024c 	.word	0x2000024c

08008904 <__ssputs_r>:
 8008904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008908:	688e      	ldr	r6, [r1, #8]
 800890a:	429e      	cmp	r6, r3
 800890c:	4682      	mov	sl, r0
 800890e:	460c      	mov	r4, r1
 8008910:	4690      	mov	r8, r2
 8008912:	461f      	mov	r7, r3
 8008914:	d838      	bhi.n	8008988 <__ssputs_r+0x84>
 8008916:	898a      	ldrh	r2, [r1, #12]
 8008918:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800891c:	d032      	beq.n	8008984 <__ssputs_r+0x80>
 800891e:	6825      	ldr	r5, [r4, #0]
 8008920:	6909      	ldr	r1, [r1, #16]
 8008922:	eba5 0901 	sub.w	r9, r5, r1
 8008926:	6965      	ldr	r5, [r4, #20]
 8008928:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800892c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008930:	3301      	adds	r3, #1
 8008932:	444b      	add	r3, r9
 8008934:	106d      	asrs	r5, r5, #1
 8008936:	429d      	cmp	r5, r3
 8008938:	bf38      	it	cc
 800893a:	461d      	movcc	r5, r3
 800893c:	0553      	lsls	r3, r2, #21
 800893e:	d531      	bpl.n	80089a4 <__ssputs_r+0xa0>
 8008940:	4629      	mov	r1, r5
 8008942:	f7ff ff85 	bl	8008850 <_malloc_r>
 8008946:	4606      	mov	r6, r0
 8008948:	b950      	cbnz	r0, 8008960 <__ssputs_r+0x5c>
 800894a:	230c      	movs	r3, #12
 800894c:	f8ca 3000 	str.w	r3, [sl]
 8008950:	89a3      	ldrh	r3, [r4, #12]
 8008952:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008956:	81a3      	strh	r3, [r4, #12]
 8008958:	f04f 30ff 	mov.w	r0, #4294967295
 800895c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008960:	6921      	ldr	r1, [r4, #16]
 8008962:	464a      	mov	r2, r9
 8008964:	f7ff fb88 	bl	8008078 <memcpy>
 8008968:	89a3      	ldrh	r3, [r4, #12]
 800896a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800896e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008972:	81a3      	strh	r3, [r4, #12]
 8008974:	6126      	str	r6, [r4, #16]
 8008976:	6165      	str	r5, [r4, #20]
 8008978:	444e      	add	r6, r9
 800897a:	eba5 0509 	sub.w	r5, r5, r9
 800897e:	6026      	str	r6, [r4, #0]
 8008980:	60a5      	str	r5, [r4, #8]
 8008982:	463e      	mov	r6, r7
 8008984:	42be      	cmp	r6, r7
 8008986:	d900      	bls.n	800898a <__ssputs_r+0x86>
 8008988:	463e      	mov	r6, r7
 800898a:	4632      	mov	r2, r6
 800898c:	6820      	ldr	r0, [r4, #0]
 800898e:	4641      	mov	r1, r8
 8008990:	f000 f966 	bl	8008c60 <memmove>
 8008994:	68a3      	ldr	r3, [r4, #8]
 8008996:	6822      	ldr	r2, [r4, #0]
 8008998:	1b9b      	subs	r3, r3, r6
 800899a:	4432      	add	r2, r6
 800899c:	60a3      	str	r3, [r4, #8]
 800899e:	6022      	str	r2, [r4, #0]
 80089a0:	2000      	movs	r0, #0
 80089a2:	e7db      	b.n	800895c <__ssputs_r+0x58>
 80089a4:	462a      	mov	r2, r5
 80089a6:	f000 f981 	bl	8008cac <_realloc_r>
 80089aa:	4606      	mov	r6, r0
 80089ac:	2800      	cmp	r0, #0
 80089ae:	d1e1      	bne.n	8008974 <__ssputs_r+0x70>
 80089b0:	6921      	ldr	r1, [r4, #16]
 80089b2:	4650      	mov	r0, sl
 80089b4:	f7ff fefc 	bl	80087b0 <_free_r>
 80089b8:	e7c7      	b.n	800894a <__ssputs_r+0x46>
	...

080089bc <_svfiprintf_r>:
 80089bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c0:	4698      	mov	r8, r3
 80089c2:	898b      	ldrh	r3, [r1, #12]
 80089c4:	061b      	lsls	r3, r3, #24
 80089c6:	b09d      	sub	sp, #116	; 0x74
 80089c8:	4607      	mov	r7, r0
 80089ca:	460d      	mov	r5, r1
 80089cc:	4614      	mov	r4, r2
 80089ce:	d50e      	bpl.n	80089ee <_svfiprintf_r+0x32>
 80089d0:	690b      	ldr	r3, [r1, #16]
 80089d2:	b963      	cbnz	r3, 80089ee <_svfiprintf_r+0x32>
 80089d4:	2140      	movs	r1, #64	; 0x40
 80089d6:	f7ff ff3b 	bl	8008850 <_malloc_r>
 80089da:	6028      	str	r0, [r5, #0]
 80089dc:	6128      	str	r0, [r5, #16]
 80089de:	b920      	cbnz	r0, 80089ea <_svfiprintf_r+0x2e>
 80089e0:	230c      	movs	r3, #12
 80089e2:	603b      	str	r3, [r7, #0]
 80089e4:	f04f 30ff 	mov.w	r0, #4294967295
 80089e8:	e0d1      	b.n	8008b8e <_svfiprintf_r+0x1d2>
 80089ea:	2340      	movs	r3, #64	; 0x40
 80089ec:	616b      	str	r3, [r5, #20]
 80089ee:	2300      	movs	r3, #0
 80089f0:	9309      	str	r3, [sp, #36]	; 0x24
 80089f2:	2320      	movs	r3, #32
 80089f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80089fc:	2330      	movs	r3, #48	; 0x30
 80089fe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008ba8 <_svfiprintf_r+0x1ec>
 8008a02:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a06:	f04f 0901 	mov.w	r9, #1
 8008a0a:	4623      	mov	r3, r4
 8008a0c:	469a      	mov	sl, r3
 8008a0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a12:	b10a      	cbz	r2, 8008a18 <_svfiprintf_r+0x5c>
 8008a14:	2a25      	cmp	r2, #37	; 0x25
 8008a16:	d1f9      	bne.n	8008a0c <_svfiprintf_r+0x50>
 8008a18:	ebba 0b04 	subs.w	fp, sl, r4
 8008a1c:	d00b      	beq.n	8008a36 <_svfiprintf_r+0x7a>
 8008a1e:	465b      	mov	r3, fp
 8008a20:	4622      	mov	r2, r4
 8008a22:	4629      	mov	r1, r5
 8008a24:	4638      	mov	r0, r7
 8008a26:	f7ff ff6d 	bl	8008904 <__ssputs_r>
 8008a2a:	3001      	adds	r0, #1
 8008a2c:	f000 80aa 	beq.w	8008b84 <_svfiprintf_r+0x1c8>
 8008a30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a32:	445a      	add	r2, fp
 8008a34:	9209      	str	r2, [sp, #36]	; 0x24
 8008a36:	f89a 3000 	ldrb.w	r3, [sl]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	f000 80a2 	beq.w	8008b84 <_svfiprintf_r+0x1c8>
 8008a40:	2300      	movs	r3, #0
 8008a42:	f04f 32ff 	mov.w	r2, #4294967295
 8008a46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a4a:	f10a 0a01 	add.w	sl, sl, #1
 8008a4e:	9304      	str	r3, [sp, #16]
 8008a50:	9307      	str	r3, [sp, #28]
 8008a52:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a56:	931a      	str	r3, [sp, #104]	; 0x68
 8008a58:	4654      	mov	r4, sl
 8008a5a:	2205      	movs	r2, #5
 8008a5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a60:	4851      	ldr	r0, [pc, #324]	; (8008ba8 <_svfiprintf_r+0x1ec>)
 8008a62:	f7f7 fbc5 	bl	80001f0 <memchr>
 8008a66:	9a04      	ldr	r2, [sp, #16]
 8008a68:	b9d8      	cbnz	r0, 8008aa2 <_svfiprintf_r+0xe6>
 8008a6a:	06d0      	lsls	r0, r2, #27
 8008a6c:	bf44      	itt	mi
 8008a6e:	2320      	movmi	r3, #32
 8008a70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a74:	0711      	lsls	r1, r2, #28
 8008a76:	bf44      	itt	mi
 8008a78:	232b      	movmi	r3, #43	; 0x2b
 8008a7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a7e:	f89a 3000 	ldrb.w	r3, [sl]
 8008a82:	2b2a      	cmp	r3, #42	; 0x2a
 8008a84:	d015      	beq.n	8008ab2 <_svfiprintf_r+0xf6>
 8008a86:	9a07      	ldr	r2, [sp, #28]
 8008a88:	4654      	mov	r4, sl
 8008a8a:	2000      	movs	r0, #0
 8008a8c:	f04f 0c0a 	mov.w	ip, #10
 8008a90:	4621      	mov	r1, r4
 8008a92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a96:	3b30      	subs	r3, #48	; 0x30
 8008a98:	2b09      	cmp	r3, #9
 8008a9a:	d94e      	bls.n	8008b3a <_svfiprintf_r+0x17e>
 8008a9c:	b1b0      	cbz	r0, 8008acc <_svfiprintf_r+0x110>
 8008a9e:	9207      	str	r2, [sp, #28]
 8008aa0:	e014      	b.n	8008acc <_svfiprintf_r+0x110>
 8008aa2:	eba0 0308 	sub.w	r3, r0, r8
 8008aa6:	fa09 f303 	lsl.w	r3, r9, r3
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	9304      	str	r3, [sp, #16]
 8008aae:	46a2      	mov	sl, r4
 8008ab0:	e7d2      	b.n	8008a58 <_svfiprintf_r+0x9c>
 8008ab2:	9b03      	ldr	r3, [sp, #12]
 8008ab4:	1d19      	adds	r1, r3, #4
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	9103      	str	r1, [sp, #12]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	bfbb      	ittet	lt
 8008abe:	425b      	neglt	r3, r3
 8008ac0:	f042 0202 	orrlt.w	r2, r2, #2
 8008ac4:	9307      	strge	r3, [sp, #28]
 8008ac6:	9307      	strlt	r3, [sp, #28]
 8008ac8:	bfb8      	it	lt
 8008aca:	9204      	strlt	r2, [sp, #16]
 8008acc:	7823      	ldrb	r3, [r4, #0]
 8008ace:	2b2e      	cmp	r3, #46	; 0x2e
 8008ad0:	d10c      	bne.n	8008aec <_svfiprintf_r+0x130>
 8008ad2:	7863      	ldrb	r3, [r4, #1]
 8008ad4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ad6:	d135      	bne.n	8008b44 <_svfiprintf_r+0x188>
 8008ad8:	9b03      	ldr	r3, [sp, #12]
 8008ada:	1d1a      	adds	r2, r3, #4
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	9203      	str	r2, [sp, #12]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	bfb8      	it	lt
 8008ae4:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ae8:	3402      	adds	r4, #2
 8008aea:	9305      	str	r3, [sp, #20]
 8008aec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008bb8 <_svfiprintf_r+0x1fc>
 8008af0:	7821      	ldrb	r1, [r4, #0]
 8008af2:	2203      	movs	r2, #3
 8008af4:	4650      	mov	r0, sl
 8008af6:	f7f7 fb7b 	bl	80001f0 <memchr>
 8008afa:	b140      	cbz	r0, 8008b0e <_svfiprintf_r+0x152>
 8008afc:	2340      	movs	r3, #64	; 0x40
 8008afe:	eba0 000a 	sub.w	r0, r0, sl
 8008b02:	fa03 f000 	lsl.w	r0, r3, r0
 8008b06:	9b04      	ldr	r3, [sp, #16]
 8008b08:	4303      	orrs	r3, r0
 8008b0a:	3401      	adds	r4, #1
 8008b0c:	9304      	str	r3, [sp, #16]
 8008b0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b12:	4826      	ldr	r0, [pc, #152]	; (8008bac <_svfiprintf_r+0x1f0>)
 8008b14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b18:	2206      	movs	r2, #6
 8008b1a:	f7f7 fb69 	bl	80001f0 <memchr>
 8008b1e:	2800      	cmp	r0, #0
 8008b20:	d038      	beq.n	8008b94 <_svfiprintf_r+0x1d8>
 8008b22:	4b23      	ldr	r3, [pc, #140]	; (8008bb0 <_svfiprintf_r+0x1f4>)
 8008b24:	bb1b      	cbnz	r3, 8008b6e <_svfiprintf_r+0x1b2>
 8008b26:	9b03      	ldr	r3, [sp, #12]
 8008b28:	3307      	adds	r3, #7
 8008b2a:	f023 0307 	bic.w	r3, r3, #7
 8008b2e:	3308      	adds	r3, #8
 8008b30:	9303      	str	r3, [sp, #12]
 8008b32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b34:	4433      	add	r3, r6
 8008b36:	9309      	str	r3, [sp, #36]	; 0x24
 8008b38:	e767      	b.n	8008a0a <_svfiprintf_r+0x4e>
 8008b3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b3e:	460c      	mov	r4, r1
 8008b40:	2001      	movs	r0, #1
 8008b42:	e7a5      	b.n	8008a90 <_svfiprintf_r+0xd4>
 8008b44:	2300      	movs	r3, #0
 8008b46:	3401      	adds	r4, #1
 8008b48:	9305      	str	r3, [sp, #20]
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	f04f 0c0a 	mov.w	ip, #10
 8008b50:	4620      	mov	r0, r4
 8008b52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b56:	3a30      	subs	r2, #48	; 0x30
 8008b58:	2a09      	cmp	r2, #9
 8008b5a:	d903      	bls.n	8008b64 <_svfiprintf_r+0x1a8>
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d0c5      	beq.n	8008aec <_svfiprintf_r+0x130>
 8008b60:	9105      	str	r1, [sp, #20]
 8008b62:	e7c3      	b.n	8008aec <_svfiprintf_r+0x130>
 8008b64:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b68:	4604      	mov	r4, r0
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e7f0      	b.n	8008b50 <_svfiprintf_r+0x194>
 8008b6e:	ab03      	add	r3, sp, #12
 8008b70:	9300      	str	r3, [sp, #0]
 8008b72:	462a      	mov	r2, r5
 8008b74:	4b0f      	ldr	r3, [pc, #60]	; (8008bb4 <_svfiprintf_r+0x1f8>)
 8008b76:	a904      	add	r1, sp, #16
 8008b78:	4638      	mov	r0, r7
 8008b7a:	f7fe f80f 	bl	8006b9c <_printf_float>
 8008b7e:	1c42      	adds	r2, r0, #1
 8008b80:	4606      	mov	r6, r0
 8008b82:	d1d6      	bne.n	8008b32 <_svfiprintf_r+0x176>
 8008b84:	89ab      	ldrh	r3, [r5, #12]
 8008b86:	065b      	lsls	r3, r3, #25
 8008b88:	f53f af2c 	bmi.w	80089e4 <_svfiprintf_r+0x28>
 8008b8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b8e:	b01d      	add	sp, #116	; 0x74
 8008b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b94:	ab03      	add	r3, sp, #12
 8008b96:	9300      	str	r3, [sp, #0]
 8008b98:	462a      	mov	r2, r5
 8008b9a:	4b06      	ldr	r3, [pc, #24]	; (8008bb4 <_svfiprintf_r+0x1f8>)
 8008b9c:	a904      	add	r1, sp, #16
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	f7fe faa0 	bl	80070e4 <_printf_i>
 8008ba4:	e7eb      	b.n	8008b7e <_svfiprintf_r+0x1c2>
 8008ba6:	bf00      	nop
 8008ba8:	08009b04 	.word	0x08009b04
 8008bac:	08009b0e 	.word	0x08009b0e
 8008bb0:	08006b9d 	.word	0x08006b9d
 8008bb4:	08008905 	.word	0x08008905
 8008bb8:	08009b0a 	.word	0x08009b0a

08008bbc <_sbrk_r>:
 8008bbc:	b538      	push	{r3, r4, r5, lr}
 8008bbe:	4d06      	ldr	r5, [pc, #24]	; (8008bd8 <_sbrk_r+0x1c>)
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	4604      	mov	r4, r0
 8008bc4:	4608      	mov	r0, r1
 8008bc6:	602b      	str	r3, [r5, #0]
 8008bc8:	f7f9 feae 	bl	8002928 <_sbrk>
 8008bcc:	1c43      	adds	r3, r0, #1
 8008bce:	d102      	bne.n	8008bd6 <_sbrk_r+0x1a>
 8008bd0:	682b      	ldr	r3, [r5, #0]
 8008bd2:	b103      	cbz	r3, 8008bd6 <_sbrk_r+0x1a>
 8008bd4:	6023      	str	r3, [r4, #0]
 8008bd6:	bd38      	pop	{r3, r4, r5, pc}
 8008bd8:	200003b4 	.word	0x200003b4

08008bdc <__assert_func>:
 8008bdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008bde:	4614      	mov	r4, r2
 8008be0:	461a      	mov	r2, r3
 8008be2:	4b09      	ldr	r3, [pc, #36]	; (8008c08 <__assert_func+0x2c>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	4605      	mov	r5, r0
 8008be8:	68d8      	ldr	r0, [r3, #12]
 8008bea:	b14c      	cbz	r4, 8008c00 <__assert_func+0x24>
 8008bec:	4b07      	ldr	r3, [pc, #28]	; (8008c0c <__assert_func+0x30>)
 8008bee:	9100      	str	r1, [sp, #0]
 8008bf0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008bf4:	4906      	ldr	r1, [pc, #24]	; (8008c10 <__assert_func+0x34>)
 8008bf6:	462b      	mov	r3, r5
 8008bf8:	f000 f80e 	bl	8008c18 <fiprintf>
 8008bfc:	f000 faa4 	bl	8009148 <abort>
 8008c00:	4b04      	ldr	r3, [pc, #16]	; (8008c14 <__assert_func+0x38>)
 8008c02:	461c      	mov	r4, r3
 8008c04:	e7f3      	b.n	8008bee <__assert_func+0x12>
 8008c06:	bf00      	nop
 8008c08:	2000000c 	.word	0x2000000c
 8008c0c:	08009b15 	.word	0x08009b15
 8008c10:	08009b22 	.word	0x08009b22
 8008c14:	08009b50 	.word	0x08009b50

08008c18 <fiprintf>:
 8008c18:	b40e      	push	{r1, r2, r3}
 8008c1a:	b503      	push	{r0, r1, lr}
 8008c1c:	4601      	mov	r1, r0
 8008c1e:	ab03      	add	r3, sp, #12
 8008c20:	4805      	ldr	r0, [pc, #20]	; (8008c38 <fiprintf+0x20>)
 8008c22:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c26:	6800      	ldr	r0, [r0, #0]
 8008c28:	9301      	str	r3, [sp, #4]
 8008c2a:	f000 f88f 	bl	8008d4c <_vfiprintf_r>
 8008c2e:	b002      	add	sp, #8
 8008c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c34:	b003      	add	sp, #12
 8008c36:	4770      	bx	lr
 8008c38:	2000000c 	.word	0x2000000c

08008c3c <__ascii_mbtowc>:
 8008c3c:	b082      	sub	sp, #8
 8008c3e:	b901      	cbnz	r1, 8008c42 <__ascii_mbtowc+0x6>
 8008c40:	a901      	add	r1, sp, #4
 8008c42:	b142      	cbz	r2, 8008c56 <__ascii_mbtowc+0x1a>
 8008c44:	b14b      	cbz	r3, 8008c5a <__ascii_mbtowc+0x1e>
 8008c46:	7813      	ldrb	r3, [r2, #0]
 8008c48:	600b      	str	r3, [r1, #0]
 8008c4a:	7812      	ldrb	r2, [r2, #0]
 8008c4c:	1e10      	subs	r0, r2, #0
 8008c4e:	bf18      	it	ne
 8008c50:	2001      	movne	r0, #1
 8008c52:	b002      	add	sp, #8
 8008c54:	4770      	bx	lr
 8008c56:	4610      	mov	r0, r2
 8008c58:	e7fb      	b.n	8008c52 <__ascii_mbtowc+0x16>
 8008c5a:	f06f 0001 	mvn.w	r0, #1
 8008c5e:	e7f8      	b.n	8008c52 <__ascii_mbtowc+0x16>

08008c60 <memmove>:
 8008c60:	4288      	cmp	r0, r1
 8008c62:	b510      	push	{r4, lr}
 8008c64:	eb01 0402 	add.w	r4, r1, r2
 8008c68:	d902      	bls.n	8008c70 <memmove+0x10>
 8008c6a:	4284      	cmp	r4, r0
 8008c6c:	4623      	mov	r3, r4
 8008c6e:	d807      	bhi.n	8008c80 <memmove+0x20>
 8008c70:	1e43      	subs	r3, r0, #1
 8008c72:	42a1      	cmp	r1, r4
 8008c74:	d008      	beq.n	8008c88 <memmove+0x28>
 8008c76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008c7e:	e7f8      	b.n	8008c72 <memmove+0x12>
 8008c80:	4402      	add	r2, r0
 8008c82:	4601      	mov	r1, r0
 8008c84:	428a      	cmp	r2, r1
 8008c86:	d100      	bne.n	8008c8a <memmove+0x2a>
 8008c88:	bd10      	pop	{r4, pc}
 8008c8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c92:	e7f7      	b.n	8008c84 <memmove+0x24>

08008c94 <__malloc_lock>:
 8008c94:	4801      	ldr	r0, [pc, #4]	; (8008c9c <__malloc_lock+0x8>)
 8008c96:	f000 bc17 	b.w	80094c8 <__retarget_lock_acquire_recursive>
 8008c9a:	bf00      	nop
 8008c9c:	200003bc 	.word	0x200003bc

08008ca0 <__malloc_unlock>:
 8008ca0:	4801      	ldr	r0, [pc, #4]	; (8008ca8 <__malloc_unlock+0x8>)
 8008ca2:	f000 bc12 	b.w	80094ca <__retarget_lock_release_recursive>
 8008ca6:	bf00      	nop
 8008ca8:	200003bc 	.word	0x200003bc

08008cac <_realloc_r>:
 8008cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cae:	4607      	mov	r7, r0
 8008cb0:	4614      	mov	r4, r2
 8008cb2:	460e      	mov	r6, r1
 8008cb4:	b921      	cbnz	r1, 8008cc0 <_realloc_r+0x14>
 8008cb6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008cba:	4611      	mov	r1, r2
 8008cbc:	f7ff bdc8 	b.w	8008850 <_malloc_r>
 8008cc0:	b922      	cbnz	r2, 8008ccc <_realloc_r+0x20>
 8008cc2:	f7ff fd75 	bl	80087b0 <_free_r>
 8008cc6:	4625      	mov	r5, r4
 8008cc8:	4628      	mov	r0, r5
 8008cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ccc:	f000 fc62 	bl	8009594 <_malloc_usable_size_r>
 8008cd0:	42a0      	cmp	r0, r4
 8008cd2:	d20f      	bcs.n	8008cf4 <_realloc_r+0x48>
 8008cd4:	4621      	mov	r1, r4
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	f7ff fdba 	bl	8008850 <_malloc_r>
 8008cdc:	4605      	mov	r5, r0
 8008cde:	2800      	cmp	r0, #0
 8008ce0:	d0f2      	beq.n	8008cc8 <_realloc_r+0x1c>
 8008ce2:	4631      	mov	r1, r6
 8008ce4:	4622      	mov	r2, r4
 8008ce6:	f7ff f9c7 	bl	8008078 <memcpy>
 8008cea:	4631      	mov	r1, r6
 8008cec:	4638      	mov	r0, r7
 8008cee:	f7ff fd5f 	bl	80087b0 <_free_r>
 8008cf2:	e7e9      	b.n	8008cc8 <_realloc_r+0x1c>
 8008cf4:	4635      	mov	r5, r6
 8008cf6:	e7e7      	b.n	8008cc8 <_realloc_r+0x1c>

08008cf8 <__sfputc_r>:
 8008cf8:	6893      	ldr	r3, [r2, #8]
 8008cfa:	3b01      	subs	r3, #1
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	b410      	push	{r4}
 8008d00:	6093      	str	r3, [r2, #8]
 8008d02:	da08      	bge.n	8008d16 <__sfputc_r+0x1e>
 8008d04:	6994      	ldr	r4, [r2, #24]
 8008d06:	42a3      	cmp	r3, r4
 8008d08:	db01      	blt.n	8008d0e <__sfputc_r+0x16>
 8008d0a:	290a      	cmp	r1, #10
 8008d0c:	d103      	bne.n	8008d16 <__sfputc_r+0x1e>
 8008d0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d12:	f000 b94b 	b.w	8008fac <__swbuf_r>
 8008d16:	6813      	ldr	r3, [r2, #0]
 8008d18:	1c58      	adds	r0, r3, #1
 8008d1a:	6010      	str	r0, [r2, #0]
 8008d1c:	7019      	strb	r1, [r3, #0]
 8008d1e:	4608      	mov	r0, r1
 8008d20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d24:	4770      	bx	lr

08008d26 <__sfputs_r>:
 8008d26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d28:	4606      	mov	r6, r0
 8008d2a:	460f      	mov	r7, r1
 8008d2c:	4614      	mov	r4, r2
 8008d2e:	18d5      	adds	r5, r2, r3
 8008d30:	42ac      	cmp	r4, r5
 8008d32:	d101      	bne.n	8008d38 <__sfputs_r+0x12>
 8008d34:	2000      	movs	r0, #0
 8008d36:	e007      	b.n	8008d48 <__sfputs_r+0x22>
 8008d38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d3c:	463a      	mov	r2, r7
 8008d3e:	4630      	mov	r0, r6
 8008d40:	f7ff ffda 	bl	8008cf8 <__sfputc_r>
 8008d44:	1c43      	adds	r3, r0, #1
 8008d46:	d1f3      	bne.n	8008d30 <__sfputs_r+0xa>
 8008d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008d4c <_vfiprintf_r>:
 8008d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d50:	460d      	mov	r5, r1
 8008d52:	b09d      	sub	sp, #116	; 0x74
 8008d54:	4614      	mov	r4, r2
 8008d56:	4698      	mov	r8, r3
 8008d58:	4606      	mov	r6, r0
 8008d5a:	b118      	cbz	r0, 8008d64 <_vfiprintf_r+0x18>
 8008d5c:	6983      	ldr	r3, [r0, #24]
 8008d5e:	b90b      	cbnz	r3, 8008d64 <_vfiprintf_r+0x18>
 8008d60:	f000 fb14 	bl	800938c <__sinit>
 8008d64:	4b89      	ldr	r3, [pc, #548]	; (8008f8c <_vfiprintf_r+0x240>)
 8008d66:	429d      	cmp	r5, r3
 8008d68:	d11b      	bne.n	8008da2 <_vfiprintf_r+0x56>
 8008d6a:	6875      	ldr	r5, [r6, #4]
 8008d6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d6e:	07d9      	lsls	r1, r3, #31
 8008d70:	d405      	bmi.n	8008d7e <_vfiprintf_r+0x32>
 8008d72:	89ab      	ldrh	r3, [r5, #12]
 8008d74:	059a      	lsls	r2, r3, #22
 8008d76:	d402      	bmi.n	8008d7e <_vfiprintf_r+0x32>
 8008d78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d7a:	f000 fba5 	bl	80094c8 <__retarget_lock_acquire_recursive>
 8008d7e:	89ab      	ldrh	r3, [r5, #12]
 8008d80:	071b      	lsls	r3, r3, #28
 8008d82:	d501      	bpl.n	8008d88 <_vfiprintf_r+0x3c>
 8008d84:	692b      	ldr	r3, [r5, #16]
 8008d86:	b9eb      	cbnz	r3, 8008dc4 <_vfiprintf_r+0x78>
 8008d88:	4629      	mov	r1, r5
 8008d8a:	4630      	mov	r0, r6
 8008d8c:	f000 f96e 	bl	800906c <__swsetup_r>
 8008d90:	b1c0      	cbz	r0, 8008dc4 <_vfiprintf_r+0x78>
 8008d92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d94:	07dc      	lsls	r4, r3, #31
 8008d96:	d50e      	bpl.n	8008db6 <_vfiprintf_r+0x6a>
 8008d98:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9c:	b01d      	add	sp, #116	; 0x74
 8008d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008da2:	4b7b      	ldr	r3, [pc, #492]	; (8008f90 <_vfiprintf_r+0x244>)
 8008da4:	429d      	cmp	r5, r3
 8008da6:	d101      	bne.n	8008dac <_vfiprintf_r+0x60>
 8008da8:	68b5      	ldr	r5, [r6, #8]
 8008daa:	e7df      	b.n	8008d6c <_vfiprintf_r+0x20>
 8008dac:	4b79      	ldr	r3, [pc, #484]	; (8008f94 <_vfiprintf_r+0x248>)
 8008dae:	429d      	cmp	r5, r3
 8008db0:	bf08      	it	eq
 8008db2:	68f5      	ldreq	r5, [r6, #12]
 8008db4:	e7da      	b.n	8008d6c <_vfiprintf_r+0x20>
 8008db6:	89ab      	ldrh	r3, [r5, #12]
 8008db8:	0598      	lsls	r0, r3, #22
 8008dba:	d4ed      	bmi.n	8008d98 <_vfiprintf_r+0x4c>
 8008dbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008dbe:	f000 fb84 	bl	80094ca <__retarget_lock_release_recursive>
 8008dc2:	e7e9      	b.n	8008d98 <_vfiprintf_r+0x4c>
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	9309      	str	r3, [sp, #36]	; 0x24
 8008dc8:	2320      	movs	r3, #32
 8008dca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008dce:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dd2:	2330      	movs	r3, #48	; 0x30
 8008dd4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008f98 <_vfiprintf_r+0x24c>
 8008dd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ddc:	f04f 0901 	mov.w	r9, #1
 8008de0:	4623      	mov	r3, r4
 8008de2:	469a      	mov	sl, r3
 8008de4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008de8:	b10a      	cbz	r2, 8008dee <_vfiprintf_r+0xa2>
 8008dea:	2a25      	cmp	r2, #37	; 0x25
 8008dec:	d1f9      	bne.n	8008de2 <_vfiprintf_r+0x96>
 8008dee:	ebba 0b04 	subs.w	fp, sl, r4
 8008df2:	d00b      	beq.n	8008e0c <_vfiprintf_r+0xc0>
 8008df4:	465b      	mov	r3, fp
 8008df6:	4622      	mov	r2, r4
 8008df8:	4629      	mov	r1, r5
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	f7ff ff93 	bl	8008d26 <__sfputs_r>
 8008e00:	3001      	adds	r0, #1
 8008e02:	f000 80aa 	beq.w	8008f5a <_vfiprintf_r+0x20e>
 8008e06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e08:	445a      	add	r2, fp
 8008e0a:	9209      	str	r2, [sp, #36]	; 0x24
 8008e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	f000 80a2 	beq.w	8008f5a <_vfiprintf_r+0x20e>
 8008e16:	2300      	movs	r3, #0
 8008e18:	f04f 32ff 	mov.w	r2, #4294967295
 8008e1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e20:	f10a 0a01 	add.w	sl, sl, #1
 8008e24:	9304      	str	r3, [sp, #16]
 8008e26:	9307      	str	r3, [sp, #28]
 8008e28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e2c:	931a      	str	r3, [sp, #104]	; 0x68
 8008e2e:	4654      	mov	r4, sl
 8008e30:	2205      	movs	r2, #5
 8008e32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e36:	4858      	ldr	r0, [pc, #352]	; (8008f98 <_vfiprintf_r+0x24c>)
 8008e38:	f7f7 f9da 	bl	80001f0 <memchr>
 8008e3c:	9a04      	ldr	r2, [sp, #16]
 8008e3e:	b9d8      	cbnz	r0, 8008e78 <_vfiprintf_r+0x12c>
 8008e40:	06d1      	lsls	r1, r2, #27
 8008e42:	bf44      	itt	mi
 8008e44:	2320      	movmi	r3, #32
 8008e46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e4a:	0713      	lsls	r3, r2, #28
 8008e4c:	bf44      	itt	mi
 8008e4e:	232b      	movmi	r3, #43	; 0x2b
 8008e50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e54:	f89a 3000 	ldrb.w	r3, [sl]
 8008e58:	2b2a      	cmp	r3, #42	; 0x2a
 8008e5a:	d015      	beq.n	8008e88 <_vfiprintf_r+0x13c>
 8008e5c:	9a07      	ldr	r2, [sp, #28]
 8008e5e:	4654      	mov	r4, sl
 8008e60:	2000      	movs	r0, #0
 8008e62:	f04f 0c0a 	mov.w	ip, #10
 8008e66:	4621      	mov	r1, r4
 8008e68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e6c:	3b30      	subs	r3, #48	; 0x30
 8008e6e:	2b09      	cmp	r3, #9
 8008e70:	d94e      	bls.n	8008f10 <_vfiprintf_r+0x1c4>
 8008e72:	b1b0      	cbz	r0, 8008ea2 <_vfiprintf_r+0x156>
 8008e74:	9207      	str	r2, [sp, #28]
 8008e76:	e014      	b.n	8008ea2 <_vfiprintf_r+0x156>
 8008e78:	eba0 0308 	sub.w	r3, r0, r8
 8008e7c:	fa09 f303 	lsl.w	r3, r9, r3
 8008e80:	4313      	orrs	r3, r2
 8008e82:	9304      	str	r3, [sp, #16]
 8008e84:	46a2      	mov	sl, r4
 8008e86:	e7d2      	b.n	8008e2e <_vfiprintf_r+0xe2>
 8008e88:	9b03      	ldr	r3, [sp, #12]
 8008e8a:	1d19      	adds	r1, r3, #4
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	9103      	str	r1, [sp, #12]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	bfbb      	ittet	lt
 8008e94:	425b      	neglt	r3, r3
 8008e96:	f042 0202 	orrlt.w	r2, r2, #2
 8008e9a:	9307      	strge	r3, [sp, #28]
 8008e9c:	9307      	strlt	r3, [sp, #28]
 8008e9e:	bfb8      	it	lt
 8008ea0:	9204      	strlt	r2, [sp, #16]
 8008ea2:	7823      	ldrb	r3, [r4, #0]
 8008ea4:	2b2e      	cmp	r3, #46	; 0x2e
 8008ea6:	d10c      	bne.n	8008ec2 <_vfiprintf_r+0x176>
 8008ea8:	7863      	ldrb	r3, [r4, #1]
 8008eaa:	2b2a      	cmp	r3, #42	; 0x2a
 8008eac:	d135      	bne.n	8008f1a <_vfiprintf_r+0x1ce>
 8008eae:	9b03      	ldr	r3, [sp, #12]
 8008eb0:	1d1a      	adds	r2, r3, #4
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	9203      	str	r2, [sp, #12]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	bfb8      	it	lt
 8008eba:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ebe:	3402      	adds	r4, #2
 8008ec0:	9305      	str	r3, [sp, #20]
 8008ec2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008fa8 <_vfiprintf_r+0x25c>
 8008ec6:	7821      	ldrb	r1, [r4, #0]
 8008ec8:	2203      	movs	r2, #3
 8008eca:	4650      	mov	r0, sl
 8008ecc:	f7f7 f990 	bl	80001f0 <memchr>
 8008ed0:	b140      	cbz	r0, 8008ee4 <_vfiprintf_r+0x198>
 8008ed2:	2340      	movs	r3, #64	; 0x40
 8008ed4:	eba0 000a 	sub.w	r0, r0, sl
 8008ed8:	fa03 f000 	lsl.w	r0, r3, r0
 8008edc:	9b04      	ldr	r3, [sp, #16]
 8008ede:	4303      	orrs	r3, r0
 8008ee0:	3401      	adds	r4, #1
 8008ee2:	9304      	str	r3, [sp, #16]
 8008ee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ee8:	482c      	ldr	r0, [pc, #176]	; (8008f9c <_vfiprintf_r+0x250>)
 8008eea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008eee:	2206      	movs	r2, #6
 8008ef0:	f7f7 f97e 	bl	80001f0 <memchr>
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	d03f      	beq.n	8008f78 <_vfiprintf_r+0x22c>
 8008ef8:	4b29      	ldr	r3, [pc, #164]	; (8008fa0 <_vfiprintf_r+0x254>)
 8008efa:	bb1b      	cbnz	r3, 8008f44 <_vfiprintf_r+0x1f8>
 8008efc:	9b03      	ldr	r3, [sp, #12]
 8008efe:	3307      	adds	r3, #7
 8008f00:	f023 0307 	bic.w	r3, r3, #7
 8008f04:	3308      	adds	r3, #8
 8008f06:	9303      	str	r3, [sp, #12]
 8008f08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f0a:	443b      	add	r3, r7
 8008f0c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f0e:	e767      	b.n	8008de0 <_vfiprintf_r+0x94>
 8008f10:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f14:	460c      	mov	r4, r1
 8008f16:	2001      	movs	r0, #1
 8008f18:	e7a5      	b.n	8008e66 <_vfiprintf_r+0x11a>
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	3401      	adds	r4, #1
 8008f1e:	9305      	str	r3, [sp, #20]
 8008f20:	4619      	mov	r1, r3
 8008f22:	f04f 0c0a 	mov.w	ip, #10
 8008f26:	4620      	mov	r0, r4
 8008f28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f2c:	3a30      	subs	r2, #48	; 0x30
 8008f2e:	2a09      	cmp	r2, #9
 8008f30:	d903      	bls.n	8008f3a <_vfiprintf_r+0x1ee>
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d0c5      	beq.n	8008ec2 <_vfiprintf_r+0x176>
 8008f36:	9105      	str	r1, [sp, #20]
 8008f38:	e7c3      	b.n	8008ec2 <_vfiprintf_r+0x176>
 8008f3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f3e:	4604      	mov	r4, r0
 8008f40:	2301      	movs	r3, #1
 8008f42:	e7f0      	b.n	8008f26 <_vfiprintf_r+0x1da>
 8008f44:	ab03      	add	r3, sp, #12
 8008f46:	9300      	str	r3, [sp, #0]
 8008f48:	462a      	mov	r2, r5
 8008f4a:	4b16      	ldr	r3, [pc, #88]	; (8008fa4 <_vfiprintf_r+0x258>)
 8008f4c:	a904      	add	r1, sp, #16
 8008f4e:	4630      	mov	r0, r6
 8008f50:	f7fd fe24 	bl	8006b9c <_printf_float>
 8008f54:	4607      	mov	r7, r0
 8008f56:	1c78      	adds	r0, r7, #1
 8008f58:	d1d6      	bne.n	8008f08 <_vfiprintf_r+0x1bc>
 8008f5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f5c:	07d9      	lsls	r1, r3, #31
 8008f5e:	d405      	bmi.n	8008f6c <_vfiprintf_r+0x220>
 8008f60:	89ab      	ldrh	r3, [r5, #12]
 8008f62:	059a      	lsls	r2, r3, #22
 8008f64:	d402      	bmi.n	8008f6c <_vfiprintf_r+0x220>
 8008f66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f68:	f000 faaf 	bl	80094ca <__retarget_lock_release_recursive>
 8008f6c:	89ab      	ldrh	r3, [r5, #12]
 8008f6e:	065b      	lsls	r3, r3, #25
 8008f70:	f53f af12 	bmi.w	8008d98 <_vfiprintf_r+0x4c>
 8008f74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f76:	e711      	b.n	8008d9c <_vfiprintf_r+0x50>
 8008f78:	ab03      	add	r3, sp, #12
 8008f7a:	9300      	str	r3, [sp, #0]
 8008f7c:	462a      	mov	r2, r5
 8008f7e:	4b09      	ldr	r3, [pc, #36]	; (8008fa4 <_vfiprintf_r+0x258>)
 8008f80:	a904      	add	r1, sp, #16
 8008f82:	4630      	mov	r0, r6
 8008f84:	f7fe f8ae 	bl	80070e4 <_printf_i>
 8008f88:	e7e4      	b.n	8008f54 <_vfiprintf_r+0x208>
 8008f8a:	bf00      	nop
 8008f8c:	08009c7c 	.word	0x08009c7c
 8008f90:	08009c9c 	.word	0x08009c9c
 8008f94:	08009c5c 	.word	0x08009c5c
 8008f98:	08009b04 	.word	0x08009b04
 8008f9c:	08009b0e 	.word	0x08009b0e
 8008fa0:	08006b9d 	.word	0x08006b9d
 8008fa4:	08008d27 	.word	0x08008d27
 8008fa8:	08009b0a 	.word	0x08009b0a

08008fac <__swbuf_r>:
 8008fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fae:	460e      	mov	r6, r1
 8008fb0:	4614      	mov	r4, r2
 8008fb2:	4605      	mov	r5, r0
 8008fb4:	b118      	cbz	r0, 8008fbe <__swbuf_r+0x12>
 8008fb6:	6983      	ldr	r3, [r0, #24]
 8008fb8:	b90b      	cbnz	r3, 8008fbe <__swbuf_r+0x12>
 8008fba:	f000 f9e7 	bl	800938c <__sinit>
 8008fbe:	4b21      	ldr	r3, [pc, #132]	; (8009044 <__swbuf_r+0x98>)
 8008fc0:	429c      	cmp	r4, r3
 8008fc2:	d12b      	bne.n	800901c <__swbuf_r+0x70>
 8008fc4:	686c      	ldr	r4, [r5, #4]
 8008fc6:	69a3      	ldr	r3, [r4, #24]
 8008fc8:	60a3      	str	r3, [r4, #8]
 8008fca:	89a3      	ldrh	r3, [r4, #12]
 8008fcc:	071a      	lsls	r2, r3, #28
 8008fce:	d52f      	bpl.n	8009030 <__swbuf_r+0x84>
 8008fd0:	6923      	ldr	r3, [r4, #16]
 8008fd2:	b36b      	cbz	r3, 8009030 <__swbuf_r+0x84>
 8008fd4:	6923      	ldr	r3, [r4, #16]
 8008fd6:	6820      	ldr	r0, [r4, #0]
 8008fd8:	1ac0      	subs	r0, r0, r3
 8008fda:	6963      	ldr	r3, [r4, #20]
 8008fdc:	b2f6      	uxtb	r6, r6
 8008fde:	4283      	cmp	r3, r0
 8008fe0:	4637      	mov	r7, r6
 8008fe2:	dc04      	bgt.n	8008fee <__swbuf_r+0x42>
 8008fe4:	4621      	mov	r1, r4
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	f000 f93c 	bl	8009264 <_fflush_r>
 8008fec:	bb30      	cbnz	r0, 800903c <__swbuf_r+0x90>
 8008fee:	68a3      	ldr	r3, [r4, #8]
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	60a3      	str	r3, [r4, #8]
 8008ff4:	6823      	ldr	r3, [r4, #0]
 8008ff6:	1c5a      	adds	r2, r3, #1
 8008ff8:	6022      	str	r2, [r4, #0]
 8008ffa:	701e      	strb	r6, [r3, #0]
 8008ffc:	6963      	ldr	r3, [r4, #20]
 8008ffe:	3001      	adds	r0, #1
 8009000:	4283      	cmp	r3, r0
 8009002:	d004      	beq.n	800900e <__swbuf_r+0x62>
 8009004:	89a3      	ldrh	r3, [r4, #12]
 8009006:	07db      	lsls	r3, r3, #31
 8009008:	d506      	bpl.n	8009018 <__swbuf_r+0x6c>
 800900a:	2e0a      	cmp	r6, #10
 800900c:	d104      	bne.n	8009018 <__swbuf_r+0x6c>
 800900e:	4621      	mov	r1, r4
 8009010:	4628      	mov	r0, r5
 8009012:	f000 f927 	bl	8009264 <_fflush_r>
 8009016:	b988      	cbnz	r0, 800903c <__swbuf_r+0x90>
 8009018:	4638      	mov	r0, r7
 800901a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800901c:	4b0a      	ldr	r3, [pc, #40]	; (8009048 <__swbuf_r+0x9c>)
 800901e:	429c      	cmp	r4, r3
 8009020:	d101      	bne.n	8009026 <__swbuf_r+0x7a>
 8009022:	68ac      	ldr	r4, [r5, #8]
 8009024:	e7cf      	b.n	8008fc6 <__swbuf_r+0x1a>
 8009026:	4b09      	ldr	r3, [pc, #36]	; (800904c <__swbuf_r+0xa0>)
 8009028:	429c      	cmp	r4, r3
 800902a:	bf08      	it	eq
 800902c:	68ec      	ldreq	r4, [r5, #12]
 800902e:	e7ca      	b.n	8008fc6 <__swbuf_r+0x1a>
 8009030:	4621      	mov	r1, r4
 8009032:	4628      	mov	r0, r5
 8009034:	f000 f81a 	bl	800906c <__swsetup_r>
 8009038:	2800      	cmp	r0, #0
 800903a:	d0cb      	beq.n	8008fd4 <__swbuf_r+0x28>
 800903c:	f04f 37ff 	mov.w	r7, #4294967295
 8009040:	e7ea      	b.n	8009018 <__swbuf_r+0x6c>
 8009042:	bf00      	nop
 8009044:	08009c7c 	.word	0x08009c7c
 8009048:	08009c9c 	.word	0x08009c9c
 800904c:	08009c5c 	.word	0x08009c5c

08009050 <__ascii_wctomb>:
 8009050:	b149      	cbz	r1, 8009066 <__ascii_wctomb+0x16>
 8009052:	2aff      	cmp	r2, #255	; 0xff
 8009054:	bf85      	ittet	hi
 8009056:	238a      	movhi	r3, #138	; 0x8a
 8009058:	6003      	strhi	r3, [r0, #0]
 800905a:	700a      	strbls	r2, [r1, #0]
 800905c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009060:	bf98      	it	ls
 8009062:	2001      	movls	r0, #1
 8009064:	4770      	bx	lr
 8009066:	4608      	mov	r0, r1
 8009068:	4770      	bx	lr
	...

0800906c <__swsetup_r>:
 800906c:	4b32      	ldr	r3, [pc, #200]	; (8009138 <__swsetup_r+0xcc>)
 800906e:	b570      	push	{r4, r5, r6, lr}
 8009070:	681d      	ldr	r5, [r3, #0]
 8009072:	4606      	mov	r6, r0
 8009074:	460c      	mov	r4, r1
 8009076:	b125      	cbz	r5, 8009082 <__swsetup_r+0x16>
 8009078:	69ab      	ldr	r3, [r5, #24]
 800907a:	b913      	cbnz	r3, 8009082 <__swsetup_r+0x16>
 800907c:	4628      	mov	r0, r5
 800907e:	f000 f985 	bl	800938c <__sinit>
 8009082:	4b2e      	ldr	r3, [pc, #184]	; (800913c <__swsetup_r+0xd0>)
 8009084:	429c      	cmp	r4, r3
 8009086:	d10f      	bne.n	80090a8 <__swsetup_r+0x3c>
 8009088:	686c      	ldr	r4, [r5, #4]
 800908a:	89a3      	ldrh	r3, [r4, #12]
 800908c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009090:	0719      	lsls	r1, r3, #28
 8009092:	d42c      	bmi.n	80090ee <__swsetup_r+0x82>
 8009094:	06dd      	lsls	r5, r3, #27
 8009096:	d411      	bmi.n	80090bc <__swsetup_r+0x50>
 8009098:	2309      	movs	r3, #9
 800909a:	6033      	str	r3, [r6, #0]
 800909c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80090a0:	81a3      	strh	r3, [r4, #12]
 80090a2:	f04f 30ff 	mov.w	r0, #4294967295
 80090a6:	e03e      	b.n	8009126 <__swsetup_r+0xba>
 80090a8:	4b25      	ldr	r3, [pc, #148]	; (8009140 <__swsetup_r+0xd4>)
 80090aa:	429c      	cmp	r4, r3
 80090ac:	d101      	bne.n	80090b2 <__swsetup_r+0x46>
 80090ae:	68ac      	ldr	r4, [r5, #8]
 80090b0:	e7eb      	b.n	800908a <__swsetup_r+0x1e>
 80090b2:	4b24      	ldr	r3, [pc, #144]	; (8009144 <__swsetup_r+0xd8>)
 80090b4:	429c      	cmp	r4, r3
 80090b6:	bf08      	it	eq
 80090b8:	68ec      	ldreq	r4, [r5, #12]
 80090ba:	e7e6      	b.n	800908a <__swsetup_r+0x1e>
 80090bc:	0758      	lsls	r0, r3, #29
 80090be:	d512      	bpl.n	80090e6 <__swsetup_r+0x7a>
 80090c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090c2:	b141      	cbz	r1, 80090d6 <__swsetup_r+0x6a>
 80090c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090c8:	4299      	cmp	r1, r3
 80090ca:	d002      	beq.n	80090d2 <__swsetup_r+0x66>
 80090cc:	4630      	mov	r0, r6
 80090ce:	f7ff fb6f 	bl	80087b0 <_free_r>
 80090d2:	2300      	movs	r3, #0
 80090d4:	6363      	str	r3, [r4, #52]	; 0x34
 80090d6:	89a3      	ldrh	r3, [r4, #12]
 80090d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090dc:	81a3      	strh	r3, [r4, #12]
 80090de:	2300      	movs	r3, #0
 80090e0:	6063      	str	r3, [r4, #4]
 80090e2:	6923      	ldr	r3, [r4, #16]
 80090e4:	6023      	str	r3, [r4, #0]
 80090e6:	89a3      	ldrh	r3, [r4, #12]
 80090e8:	f043 0308 	orr.w	r3, r3, #8
 80090ec:	81a3      	strh	r3, [r4, #12]
 80090ee:	6923      	ldr	r3, [r4, #16]
 80090f0:	b94b      	cbnz	r3, 8009106 <__swsetup_r+0x9a>
 80090f2:	89a3      	ldrh	r3, [r4, #12]
 80090f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80090f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090fc:	d003      	beq.n	8009106 <__swsetup_r+0x9a>
 80090fe:	4621      	mov	r1, r4
 8009100:	4630      	mov	r0, r6
 8009102:	f000 fa07 	bl	8009514 <__smakebuf_r>
 8009106:	89a0      	ldrh	r0, [r4, #12]
 8009108:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800910c:	f010 0301 	ands.w	r3, r0, #1
 8009110:	d00a      	beq.n	8009128 <__swsetup_r+0xbc>
 8009112:	2300      	movs	r3, #0
 8009114:	60a3      	str	r3, [r4, #8]
 8009116:	6963      	ldr	r3, [r4, #20]
 8009118:	425b      	negs	r3, r3
 800911a:	61a3      	str	r3, [r4, #24]
 800911c:	6923      	ldr	r3, [r4, #16]
 800911e:	b943      	cbnz	r3, 8009132 <__swsetup_r+0xc6>
 8009120:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009124:	d1ba      	bne.n	800909c <__swsetup_r+0x30>
 8009126:	bd70      	pop	{r4, r5, r6, pc}
 8009128:	0781      	lsls	r1, r0, #30
 800912a:	bf58      	it	pl
 800912c:	6963      	ldrpl	r3, [r4, #20]
 800912e:	60a3      	str	r3, [r4, #8]
 8009130:	e7f4      	b.n	800911c <__swsetup_r+0xb0>
 8009132:	2000      	movs	r0, #0
 8009134:	e7f7      	b.n	8009126 <__swsetup_r+0xba>
 8009136:	bf00      	nop
 8009138:	2000000c 	.word	0x2000000c
 800913c:	08009c7c 	.word	0x08009c7c
 8009140:	08009c9c 	.word	0x08009c9c
 8009144:	08009c5c 	.word	0x08009c5c

08009148 <abort>:
 8009148:	b508      	push	{r3, lr}
 800914a:	2006      	movs	r0, #6
 800914c:	f000 fa52 	bl	80095f4 <raise>
 8009150:	2001      	movs	r0, #1
 8009152:	f7f9 fb71 	bl	8002838 <_exit>
	...

08009158 <__sflush_r>:
 8009158:	898a      	ldrh	r2, [r1, #12]
 800915a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800915e:	4605      	mov	r5, r0
 8009160:	0710      	lsls	r0, r2, #28
 8009162:	460c      	mov	r4, r1
 8009164:	d458      	bmi.n	8009218 <__sflush_r+0xc0>
 8009166:	684b      	ldr	r3, [r1, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	dc05      	bgt.n	8009178 <__sflush_r+0x20>
 800916c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800916e:	2b00      	cmp	r3, #0
 8009170:	dc02      	bgt.n	8009178 <__sflush_r+0x20>
 8009172:	2000      	movs	r0, #0
 8009174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009178:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800917a:	2e00      	cmp	r6, #0
 800917c:	d0f9      	beq.n	8009172 <__sflush_r+0x1a>
 800917e:	2300      	movs	r3, #0
 8009180:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009184:	682f      	ldr	r7, [r5, #0]
 8009186:	602b      	str	r3, [r5, #0]
 8009188:	d032      	beq.n	80091f0 <__sflush_r+0x98>
 800918a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800918c:	89a3      	ldrh	r3, [r4, #12]
 800918e:	075a      	lsls	r2, r3, #29
 8009190:	d505      	bpl.n	800919e <__sflush_r+0x46>
 8009192:	6863      	ldr	r3, [r4, #4]
 8009194:	1ac0      	subs	r0, r0, r3
 8009196:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009198:	b10b      	cbz	r3, 800919e <__sflush_r+0x46>
 800919a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800919c:	1ac0      	subs	r0, r0, r3
 800919e:	2300      	movs	r3, #0
 80091a0:	4602      	mov	r2, r0
 80091a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091a4:	6a21      	ldr	r1, [r4, #32]
 80091a6:	4628      	mov	r0, r5
 80091a8:	47b0      	blx	r6
 80091aa:	1c43      	adds	r3, r0, #1
 80091ac:	89a3      	ldrh	r3, [r4, #12]
 80091ae:	d106      	bne.n	80091be <__sflush_r+0x66>
 80091b0:	6829      	ldr	r1, [r5, #0]
 80091b2:	291d      	cmp	r1, #29
 80091b4:	d82c      	bhi.n	8009210 <__sflush_r+0xb8>
 80091b6:	4a2a      	ldr	r2, [pc, #168]	; (8009260 <__sflush_r+0x108>)
 80091b8:	40ca      	lsrs	r2, r1
 80091ba:	07d6      	lsls	r6, r2, #31
 80091bc:	d528      	bpl.n	8009210 <__sflush_r+0xb8>
 80091be:	2200      	movs	r2, #0
 80091c0:	6062      	str	r2, [r4, #4]
 80091c2:	04d9      	lsls	r1, r3, #19
 80091c4:	6922      	ldr	r2, [r4, #16]
 80091c6:	6022      	str	r2, [r4, #0]
 80091c8:	d504      	bpl.n	80091d4 <__sflush_r+0x7c>
 80091ca:	1c42      	adds	r2, r0, #1
 80091cc:	d101      	bne.n	80091d2 <__sflush_r+0x7a>
 80091ce:	682b      	ldr	r3, [r5, #0]
 80091d0:	b903      	cbnz	r3, 80091d4 <__sflush_r+0x7c>
 80091d2:	6560      	str	r0, [r4, #84]	; 0x54
 80091d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091d6:	602f      	str	r7, [r5, #0]
 80091d8:	2900      	cmp	r1, #0
 80091da:	d0ca      	beq.n	8009172 <__sflush_r+0x1a>
 80091dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091e0:	4299      	cmp	r1, r3
 80091e2:	d002      	beq.n	80091ea <__sflush_r+0x92>
 80091e4:	4628      	mov	r0, r5
 80091e6:	f7ff fae3 	bl	80087b0 <_free_r>
 80091ea:	2000      	movs	r0, #0
 80091ec:	6360      	str	r0, [r4, #52]	; 0x34
 80091ee:	e7c1      	b.n	8009174 <__sflush_r+0x1c>
 80091f0:	6a21      	ldr	r1, [r4, #32]
 80091f2:	2301      	movs	r3, #1
 80091f4:	4628      	mov	r0, r5
 80091f6:	47b0      	blx	r6
 80091f8:	1c41      	adds	r1, r0, #1
 80091fa:	d1c7      	bne.n	800918c <__sflush_r+0x34>
 80091fc:	682b      	ldr	r3, [r5, #0]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d0c4      	beq.n	800918c <__sflush_r+0x34>
 8009202:	2b1d      	cmp	r3, #29
 8009204:	d001      	beq.n	800920a <__sflush_r+0xb2>
 8009206:	2b16      	cmp	r3, #22
 8009208:	d101      	bne.n	800920e <__sflush_r+0xb6>
 800920a:	602f      	str	r7, [r5, #0]
 800920c:	e7b1      	b.n	8009172 <__sflush_r+0x1a>
 800920e:	89a3      	ldrh	r3, [r4, #12]
 8009210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009214:	81a3      	strh	r3, [r4, #12]
 8009216:	e7ad      	b.n	8009174 <__sflush_r+0x1c>
 8009218:	690f      	ldr	r7, [r1, #16]
 800921a:	2f00      	cmp	r7, #0
 800921c:	d0a9      	beq.n	8009172 <__sflush_r+0x1a>
 800921e:	0793      	lsls	r3, r2, #30
 8009220:	680e      	ldr	r6, [r1, #0]
 8009222:	bf08      	it	eq
 8009224:	694b      	ldreq	r3, [r1, #20]
 8009226:	600f      	str	r7, [r1, #0]
 8009228:	bf18      	it	ne
 800922a:	2300      	movne	r3, #0
 800922c:	eba6 0807 	sub.w	r8, r6, r7
 8009230:	608b      	str	r3, [r1, #8]
 8009232:	f1b8 0f00 	cmp.w	r8, #0
 8009236:	dd9c      	ble.n	8009172 <__sflush_r+0x1a>
 8009238:	6a21      	ldr	r1, [r4, #32]
 800923a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800923c:	4643      	mov	r3, r8
 800923e:	463a      	mov	r2, r7
 8009240:	4628      	mov	r0, r5
 8009242:	47b0      	blx	r6
 8009244:	2800      	cmp	r0, #0
 8009246:	dc06      	bgt.n	8009256 <__sflush_r+0xfe>
 8009248:	89a3      	ldrh	r3, [r4, #12]
 800924a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800924e:	81a3      	strh	r3, [r4, #12]
 8009250:	f04f 30ff 	mov.w	r0, #4294967295
 8009254:	e78e      	b.n	8009174 <__sflush_r+0x1c>
 8009256:	4407      	add	r7, r0
 8009258:	eba8 0800 	sub.w	r8, r8, r0
 800925c:	e7e9      	b.n	8009232 <__sflush_r+0xda>
 800925e:	bf00      	nop
 8009260:	20400001 	.word	0x20400001

08009264 <_fflush_r>:
 8009264:	b538      	push	{r3, r4, r5, lr}
 8009266:	690b      	ldr	r3, [r1, #16]
 8009268:	4605      	mov	r5, r0
 800926a:	460c      	mov	r4, r1
 800926c:	b913      	cbnz	r3, 8009274 <_fflush_r+0x10>
 800926e:	2500      	movs	r5, #0
 8009270:	4628      	mov	r0, r5
 8009272:	bd38      	pop	{r3, r4, r5, pc}
 8009274:	b118      	cbz	r0, 800927e <_fflush_r+0x1a>
 8009276:	6983      	ldr	r3, [r0, #24]
 8009278:	b90b      	cbnz	r3, 800927e <_fflush_r+0x1a>
 800927a:	f000 f887 	bl	800938c <__sinit>
 800927e:	4b14      	ldr	r3, [pc, #80]	; (80092d0 <_fflush_r+0x6c>)
 8009280:	429c      	cmp	r4, r3
 8009282:	d11b      	bne.n	80092bc <_fflush_r+0x58>
 8009284:	686c      	ldr	r4, [r5, #4]
 8009286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d0ef      	beq.n	800926e <_fflush_r+0xa>
 800928e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009290:	07d0      	lsls	r0, r2, #31
 8009292:	d404      	bmi.n	800929e <_fflush_r+0x3a>
 8009294:	0599      	lsls	r1, r3, #22
 8009296:	d402      	bmi.n	800929e <_fflush_r+0x3a>
 8009298:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800929a:	f000 f915 	bl	80094c8 <__retarget_lock_acquire_recursive>
 800929e:	4628      	mov	r0, r5
 80092a0:	4621      	mov	r1, r4
 80092a2:	f7ff ff59 	bl	8009158 <__sflush_r>
 80092a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092a8:	07da      	lsls	r2, r3, #31
 80092aa:	4605      	mov	r5, r0
 80092ac:	d4e0      	bmi.n	8009270 <_fflush_r+0xc>
 80092ae:	89a3      	ldrh	r3, [r4, #12]
 80092b0:	059b      	lsls	r3, r3, #22
 80092b2:	d4dd      	bmi.n	8009270 <_fflush_r+0xc>
 80092b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092b6:	f000 f908 	bl	80094ca <__retarget_lock_release_recursive>
 80092ba:	e7d9      	b.n	8009270 <_fflush_r+0xc>
 80092bc:	4b05      	ldr	r3, [pc, #20]	; (80092d4 <_fflush_r+0x70>)
 80092be:	429c      	cmp	r4, r3
 80092c0:	d101      	bne.n	80092c6 <_fflush_r+0x62>
 80092c2:	68ac      	ldr	r4, [r5, #8]
 80092c4:	e7df      	b.n	8009286 <_fflush_r+0x22>
 80092c6:	4b04      	ldr	r3, [pc, #16]	; (80092d8 <_fflush_r+0x74>)
 80092c8:	429c      	cmp	r4, r3
 80092ca:	bf08      	it	eq
 80092cc:	68ec      	ldreq	r4, [r5, #12]
 80092ce:	e7da      	b.n	8009286 <_fflush_r+0x22>
 80092d0:	08009c7c 	.word	0x08009c7c
 80092d4:	08009c9c 	.word	0x08009c9c
 80092d8:	08009c5c 	.word	0x08009c5c

080092dc <std>:
 80092dc:	2300      	movs	r3, #0
 80092de:	b510      	push	{r4, lr}
 80092e0:	4604      	mov	r4, r0
 80092e2:	e9c0 3300 	strd	r3, r3, [r0]
 80092e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092ea:	6083      	str	r3, [r0, #8]
 80092ec:	8181      	strh	r1, [r0, #12]
 80092ee:	6643      	str	r3, [r0, #100]	; 0x64
 80092f0:	81c2      	strh	r2, [r0, #14]
 80092f2:	6183      	str	r3, [r0, #24]
 80092f4:	4619      	mov	r1, r3
 80092f6:	2208      	movs	r2, #8
 80092f8:	305c      	adds	r0, #92	; 0x5c
 80092fa:	f7fd fba7 	bl	8006a4c <memset>
 80092fe:	4b05      	ldr	r3, [pc, #20]	; (8009314 <std+0x38>)
 8009300:	6263      	str	r3, [r4, #36]	; 0x24
 8009302:	4b05      	ldr	r3, [pc, #20]	; (8009318 <std+0x3c>)
 8009304:	62a3      	str	r3, [r4, #40]	; 0x28
 8009306:	4b05      	ldr	r3, [pc, #20]	; (800931c <std+0x40>)
 8009308:	62e3      	str	r3, [r4, #44]	; 0x2c
 800930a:	4b05      	ldr	r3, [pc, #20]	; (8009320 <std+0x44>)
 800930c:	6224      	str	r4, [r4, #32]
 800930e:	6323      	str	r3, [r4, #48]	; 0x30
 8009310:	bd10      	pop	{r4, pc}
 8009312:	bf00      	nop
 8009314:	0800962d 	.word	0x0800962d
 8009318:	0800964f 	.word	0x0800964f
 800931c:	08009687 	.word	0x08009687
 8009320:	080096ab 	.word	0x080096ab

08009324 <_cleanup_r>:
 8009324:	4901      	ldr	r1, [pc, #4]	; (800932c <_cleanup_r+0x8>)
 8009326:	f000 b8af 	b.w	8009488 <_fwalk_reent>
 800932a:	bf00      	nop
 800932c:	08009265 	.word	0x08009265

08009330 <__sfmoreglue>:
 8009330:	b570      	push	{r4, r5, r6, lr}
 8009332:	1e4a      	subs	r2, r1, #1
 8009334:	2568      	movs	r5, #104	; 0x68
 8009336:	4355      	muls	r5, r2
 8009338:	460e      	mov	r6, r1
 800933a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800933e:	f7ff fa87 	bl	8008850 <_malloc_r>
 8009342:	4604      	mov	r4, r0
 8009344:	b140      	cbz	r0, 8009358 <__sfmoreglue+0x28>
 8009346:	2100      	movs	r1, #0
 8009348:	e9c0 1600 	strd	r1, r6, [r0]
 800934c:	300c      	adds	r0, #12
 800934e:	60a0      	str	r0, [r4, #8]
 8009350:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009354:	f7fd fb7a 	bl	8006a4c <memset>
 8009358:	4620      	mov	r0, r4
 800935a:	bd70      	pop	{r4, r5, r6, pc}

0800935c <__sfp_lock_acquire>:
 800935c:	4801      	ldr	r0, [pc, #4]	; (8009364 <__sfp_lock_acquire+0x8>)
 800935e:	f000 b8b3 	b.w	80094c8 <__retarget_lock_acquire_recursive>
 8009362:	bf00      	nop
 8009364:	200003c0 	.word	0x200003c0

08009368 <__sfp_lock_release>:
 8009368:	4801      	ldr	r0, [pc, #4]	; (8009370 <__sfp_lock_release+0x8>)
 800936a:	f000 b8ae 	b.w	80094ca <__retarget_lock_release_recursive>
 800936e:	bf00      	nop
 8009370:	200003c0 	.word	0x200003c0

08009374 <__sinit_lock_acquire>:
 8009374:	4801      	ldr	r0, [pc, #4]	; (800937c <__sinit_lock_acquire+0x8>)
 8009376:	f000 b8a7 	b.w	80094c8 <__retarget_lock_acquire_recursive>
 800937a:	bf00      	nop
 800937c:	200003bb 	.word	0x200003bb

08009380 <__sinit_lock_release>:
 8009380:	4801      	ldr	r0, [pc, #4]	; (8009388 <__sinit_lock_release+0x8>)
 8009382:	f000 b8a2 	b.w	80094ca <__retarget_lock_release_recursive>
 8009386:	bf00      	nop
 8009388:	200003bb 	.word	0x200003bb

0800938c <__sinit>:
 800938c:	b510      	push	{r4, lr}
 800938e:	4604      	mov	r4, r0
 8009390:	f7ff fff0 	bl	8009374 <__sinit_lock_acquire>
 8009394:	69a3      	ldr	r3, [r4, #24]
 8009396:	b11b      	cbz	r3, 80093a0 <__sinit+0x14>
 8009398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800939c:	f7ff bff0 	b.w	8009380 <__sinit_lock_release>
 80093a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80093a4:	6523      	str	r3, [r4, #80]	; 0x50
 80093a6:	4b13      	ldr	r3, [pc, #76]	; (80093f4 <__sinit+0x68>)
 80093a8:	4a13      	ldr	r2, [pc, #76]	; (80093f8 <__sinit+0x6c>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80093ae:	42a3      	cmp	r3, r4
 80093b0:	bf04      	itt	eq
 80093b2:	2301      	moveq	r3, #1
 80093b4:	61a3      	streq	r3, [r4, #24]
 80093b6:	4620      	mov	r0, r4
 80093b8:	f000 f820 	bl	80093fc <__sfp>
 80093bc:	6060      	str	r0, [r4, #4]
 80093be:	4620      	mov	r0, r4
 80093c0:	f000 f81c 	bl	80093fc <__sfp>
 80093c4:	60a0      	str	r0, [r4, #8]
 80093c6:	4620      	mov	r0, r4
 80093c8:	f000 f818 	bl	80093fc <__sfp>
 80093cc:	2200      	movs	r2, #0
 80093ce:	60e0      	str	r0, [r4, #12]
 80093d0:	2104      	movs	r1, #4
 80093d2:	6860      	ldr	r0, [r4, #4]
 80093d4:	f7ff ff82 	bl	80092dc <std>
 80093d8:	68a0      	ldr	r0, [r4, #8]
 80093da:	2201      	movs	r2, #1
 80093dc:	2109      	movs	r1, #9
 80093de:	f7ff ff7d 	bl	80092dc <std>
 80093e2:	68e0      	ldr	r0, [r4, #12]
 80093e4:	2202      	movs	r2, #2
 80093e6:	2112      	movs	r1, #18
 80093e8:	f7ff ff78 	bl	80092dc <std>
 80093ec:	2301      	movs	r3, #1
 80093ee:	61a3      	str	r3, [r4, #24]
 80093f0:	e7d2      	b.n	8009398 <__sinit+0xc>
 80093f2:	bf00      	nop
 80093f4:	080098dc 	.word	0x080098dc
 80093f8:	08009325 	.word	0x08009325

080093fc <__sfp>:
 80093fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093fe:	4607      	mov	r7, r0
 8009400:	f7ff ffac 	bl	800935c <__sfp_lock_acquire>
 8009404:	4b1e      	ldr	r3, [pc, #120]	; (8009480 <__sfp+0x84>)
 8009406:	681e      	ldr	r6, [r3, #0]
 8009408:	69b3      	ldr	r3, [r6, #24]
 800940a:	b913      	cbnz	r3, 8009412 <__sfp+0x16>
 800940c:	4630      	mov	r0, r6
 800940e:	f7ff ffbd 	bl	800938c <__sinit>
 8009412:	3648      	adds	r6, #72	; 0x48
 8009414:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009418:	3b01      	subs	r3, #1
 800941a:	d503      	bpl.n	8009424 <__sfp+0x28>
 800941c:	6833      	ldr	r3, [r6, #0]
 800941e:	b30b      	cbz	r3, 8009464 <__sfp+0x68>
 8009420:	6836      	ldr	r6, [r6, #0]
 8009422:	e7f7      	b.n	8009414 <__sfp+0x18>
 8009424:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009428:	b9d5      	cbnz	r5, 8009460 <__sfp+0x64>
 800942a:	4b16      	ldr	r3, [pc, #88]	; (8009484 <__sfp+0x88>)
 800942c:	60e3      	str	r3, [r4, #12]
 800942e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009432:	6665      	str	r5, [r4, #100]	; 0x64
 8009434:	f000 f847 	bl	80094c6 <__retarget_lock_init_recursive>
 8009438:	f7ff ff96 	bl	8009368 <__sfp_lock_release>
 800943c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009440:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009444:	6025      	str	r5, [r4, #0]
 8009446:	61a5      	str	r5, [r4, #24]
 8009448:	2208      	movs	r2, #8
 800944a:	4629      	mov	r1, r5
 800944c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009450:	f7fd fafc 	bl	8006a4c <memset>
 8009454:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009458:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800945c:	4620      	mov	r0, r4
 800945e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009460:	3468      	adds	r4, #104	; 0x68
 8009462:	e7d9      	b.n	8009418 <__sfp+0x1c>
 8009464:	2104      	movs	r1, #4
 8009466:	4638      	mov	r0, r7
 8009468:	f7ff ff62 	bl	8009330 <__sfmoreglue>
 800946c:	4604      	mov	r4, r0
 800946e:	6030      	str	r0, [r6, #0]
 8009470:	2800      	cmp	r0, #0
 8009472:	d1d5      	bne.n	8009420 <__sfp+0x24>
 8009474:	f7ff ff78 	bl	8009368 <__sfp_lock_release>
 8009478:	230c      	movs	r3, #12
 800947a:	603b      	str	r3, [r7, #0]
 800947c:	e7ee      	b.n	800945c <__sfp+0x60>
 800947e:	bf00      	nop
 8009480:	080098dc 	.word	0x080098dc
 8009484:	ffff0001 	.word	0xffff0001

08009488 <_fwalk_reent>:
 8009488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800948c:	4606      	mov	r6, r0
 800948e:	4688      	mov	r8, r1
 8009490:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009494:	2700      	movs	r7, #0
 8009496:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800949a:	f1b9 0901 	subs.w	r9, r9, #1
 800949e:	d505      	bpl.n	80094ac <_fwalk_reent+0x24>
 80094a0:	6824      	ldr	r4, [r4, #0]
 80094a2:	2c00      	cmp	r4, #0
 80094a4:	d1f7      	bne.n	8009496 <_fwalk_reent+0xe>
 80094a6:	4638      	mov	r0, r7
 80094a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ac:	89ab      	ldrh	r3, [r5, #12]
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d907      	bls.n	80094c2 <_fwalk_reent+0x3a>
 80094b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80094b6:	3301      	adds	r3, #1
 80094b8:	d003      	beq.n	80094c2 <_fwalk_reent+0x3a>
 80094ba:	4629      	mov	r1, r5
 80094bc:	4630      	mov	r0, r6
 80094be:	47c0      	blx	r8
 80094c0:	4307      	orrs	r7, r0
 80094c2:	3568      	adds	r5, #104	; 0x68
 80094c4:	e7e9      	b.n	800949a <_fwalk_reent+0x12>

080094c6 <__retarget_lock_init_recursive>:
 80094c6:	4770      	bx	lr

080094c8 <__retarget_lock_acquire_recursive>:
 80094c8:	4770      	bx	lr

080094ca <__retarget_lock_release_recursive>:
 80094ca:	4770      	bx	lr

080094cc <__swhatbuf_r>:
 80094cc:	b570      	push	{r4, r5, r6, lr}
 80094ce:	460e      	mov	r6, r1
 80094d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094d4:	2900      	cmp	r1, #0
 80094d6:	b096      	sub	sp, #88	; 0x58
 80094d8:	4614      	mov	r4, r2
 80094da:	461d      	mov	r5, r3
 80094dc:	da07      	bge.n	80094ee <__swhatbuf_r+0x22>
 80094de:	2300      	movs	r3, #0
 80094e0:	602b      	str	r3, [r5, #0]
 80094e2:	89b3      	ldrh	r3, [r6, #12]
 80094e4:	061a      	lsls	r2, r3, #24
 80094e6:	d410      	bmi.n	800950a <__swhatbuf_r+0x3e>
 80094e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094ec:	e00e      	b.n	800950c <__swhatbuf_r+0x40>
 80094ee:	466a      	mov	r2, sp
 80094f0:	f000 f902 	bl	80096f8 <_fstat_r>
 80094f4:	2800      	cmp	r0, #0
 80094f6:	dbf2      	blt.n	80094de <__swhatbuf_r+0x12>
 80094f8:	9a01      	ldr	r2, [sp, #4]
 80094fa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80094fe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009502:	425a      	negs	r2, r3
 8009504:	415a      	adcs	r2, r3
 8009506:	602a      	str	r2, [r5, #0]
 8009508:	e7ee      	b.n	80094e8 <__swhatbuf_r+0x1c>
 800950a:	2340      	movs	r3, #64	; 0x40
 800950c:	2000      	movs	r0, #0
 800950e:	6023      	str	r3, [r4, #0]
 8009510:	b016      	add	sp, #88	; 0x58
 8009512:	bd70      	pop	{r4, r5, r6, pc}

08009514 <__smakebuf_r>:
 8009514:	898b      	ldrh	r3, [r1, #12]
 8009516:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009518:	079d      	lsls	r5, r3, #30
 800951a:	4606      	mov	r6, r0
 800951c:	460c      	mov	r4, r1
 800951e:	d507      	bpl.n	8009530 <__smakebuf_r+0x1c>
 8009520:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009524:	6023      	str	r3, [r4, #0]
 8009526:	6123      	str	r3, [r4, #16]
 8009528:	2301      	movs	r3, #1
 800952a:	6163      	str	r3, [r4, #20]
 800952c:	b002      	add	sp, #8
 800952e:	bd70      	pop	{r4, r5, r6, pc}
 8009530:	ab01      	add	r3, sp, #4
 8009532:	466a      	mov	r2, sp
 8009534:	f7ff ffca 	bl	80094cc <__swhatbuf_r>
 8009538:	9900      	ldr	r1, [sp, #0]
 800953a:	4605      	mov	r5, r0
 800953c:	4630      	mov	r0, r6
 800953e:	f7ff f987 	bl	8008850 <_malloc_r>
 8009542:	b948      	cbnz	r0, 8009558 <__smakebuf_r+0x44>
 8009544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009548:	059a      	lsls	r2, r3, #22
 800954a:	d4ef      	bmi.n	800952c <__smakebuf_r+0x18>
 800954c:	f023 0303 	bic.w	r3, r3, #3
 8009550:	f043 0302 	orr.w	r3, r3, #2
 8009554:	81a3      	strh	r3, [r4, #12]
 8009556:	e7e3      	b.n	8009520 <__smakebuf_r+0xc>
 8009558:	4b0d      	ldr	r3, [pc, #52]	; (8009590 <__smakebuf_r+0x7c>)
 800955a:	62b3      	str	r3, [r6, #40]	; 0x28
 800955c:	89a3      	ldrh	r3, [r4, #12]
 800955e:	6020      	str	r0, [r4, #0]
 8009560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009564:	81a3      	strh	r3, [r4, #12]
 8009566:	9b00      	ldr	r3, [sp, #0]
 8009568:	6163      	str	r3, [r4, #20]
 800956a:	9b01      	ldr	r3, [sp, #4]
 800956c:	6120      	str	r0, [r4, #16]
 800956e:	b15b      	cbz	r3, 8009588 <__smakebuf_r+0x74>
 8009570:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009574:	4630      	mov	r0, r6
 8009576:	f000 f8d1 	bl	800971c <_isatty_r>
 800957a:	b128      	cbz	r0, 8009588 <__smakebuf_r+0x74>
 800957c:	89a3      	ldrh	r3, [r4, #12]
 800957e:	f023 0303 	bic.w	r3, r3, #3
 8009582:	f043 0301 	orr.w	r3, r3, #1
 8009586:	81a3      	strh	r3, [r4, #12]
 8009588:	89a0      	ldrh	r0, [r4, #12]
 800958a:	4305      	orrs	r5, r0
 800958c:	81a5      	strh	r5, [r4, #12]
 800958e:	e7cd      	b.n	800952c <__smakebuf_r+0x18>
 8009590:	08009325 	.word	0x08009325

08009594 <_malloc_usable_size_r>:
 8009594:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009598:	1f18      	subs	r0, r3, #4
 800959a:	2b00      	cmp	r3, #0
 800959c:	bfbc      	itt	lt
 800959e:	580b      	ldrlt	r3, [r1, r0]
 80095a0:	18c0      	addlt	r0, r0, r3
 80095a2:	4770      	bx	lr

080095a4 <_raise_r>:
 80095a4:	291f      	cmp	r1, #31
 80095a6:	b538      	push	{r3, r4, r5, lr}
 80095a8:	4604      	mov	r4, r0
 80095aa:	460d      	mov	r5, r1
 80095ac:	d904      	bls.n	80095b8 <_raise_r+0x14>
 80095ae:	2316      	movs	r3, #22
 80095b0:	6003      	str	r3, [r0, #0]
 80095b2:	f04f 30ff 	mov.w	r0, #4294967295
 80095b6:	bd38      	pop	{r3, r4, r5, pc}
 80095b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80095ba:	b112      	cbz	r2, 80095c2 <_raise_r+0x1e>
 80095bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095c0:	b94b      	cbnz	r3, 80095d6 <_raise_r+0x32>
 80095c2:	4620      	mov	r0, r4
 80095c4:	f000 f830 	bl	8009628 <_getpid_r>
 80095c8:	462a      	mov	r2, r5
 80095ca:	4601      	mov	r1, r0
 80095cc:	4620      	mov	r0, r4
 80095ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095d2:	f000 b817 	b.w	8009604 <_kill_r>
 80095d6:	2b01      	cmp	r3, #1
 80095d8:	d00a      	beq.n	80095f0 <_raise_r+0x4c>
 80095da:	1c59      	adds	r1, r3, #1
 80095dc:	d103      	bne.n	80095e6 <_raise_r+0x42>
 80095de:	2316      	movs	r3, #22
 80095e0:	6003      	str	r3, [r0, #0]
 80095e2:	2001      	movs	r0, #1
 80095e4:	e7e7      	b.n	80095b6 <_raise_r+0x12>
 80095e6:	2400      	movs	r4, #0
 80095e8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80095ec:	4628      	mov	r0, r5
 80095ee:	4798      	blx	r3
 80095f0:	2000      	movs	r0, #0
 80095f2:	e7e0      	b.n	80095b6 <_raise_r+0x12>

080095f4 <raise>:
 80095f4:	4b02      	ldr	r3, [pc, #8]	; (8009600 <raise+0xc>)
 80095f6:	4601      	mov	r1, r0
 80095f8:	6818      	ldr	r0, [r3, #0]
 80095fa:	f7ff bfd3 	b.w	80095a4 <_raise_r>
 80095fe:	bf00      	nop
 8009600:	2000000c 	.word	0x2000000c

08009604 <_kill_r>:
 8009604:	b538      	push	{r3, r4, r5, lr}
 8009606:	4d07      	ldr	r5, [pc, #28]	; (8009624 <_kill_r+0x20>)
 8009608:	2300      	movs	r3, #0
 800960a:	4604      	mov	r4, r0
 800960c:	4608      	mov	r0, r1
 800960e:	4611      	mov	r1, r2
 8009610:	602b      	str	r3, [r5, #0]
 8009612:	f7f9 f901 	bl	8002818 <_kill>
 8009616:	1c43      	adds	r3, r0, #1
 8009618:	d102      	bne.n	8009620 <_kill_r+0x1c>
 800961a:	682b      	ldr	r3, [r5, #0]
 800961c:	b103      	cbz	r3, 8009620 <_kill_r+0x1c>
 800961e:	6023      	str	r3, [r4, #0]
 8009620:	bd38      	pop	{r3, r4, r5, pc}
 8009622:	bf00      	nop
 8009624:	200003b4 	.word	0x200003b4

08009628 <_getpid_r>:
 8009628:	f7f9 b8ee 	b.w	8002808 <_getpid>

0800962c <__sread>:
 800962c:	b510      	push	{r4, lr}
 800962e:	460c      	mov	r4, r1
 8009630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009634:	f000 f894 	bl	8009760 <_read_r>
 8009638:	2800      	cmp	r0, #0
 800963a:	bfab      	itete	ge
 800963c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800963e:	89a3      	ldrhlt	r3, [r4, #12]
 8009640:	181b      	addge	r3, r3, r0
 8009642:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009646:	bfac      	ite	ge
 8009648:	6563      	strge	r3, [r4, #84]	; 0x54
 800964a:	81a3      	strhlt	r3, [r4, #12]
 800964c:	bd10      	pop	{r4, pc}

0800964e <__swrite>:
 800964e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009652:	461f      	mov	r7, r3
 8009654:	898b      	ldrh	r3, [r1, #12]
 8009656:	05db      	lsls	r3, r3, #23
 8009658:	4605      	mov	r5, r0
 800965a:	460c      	mov	r4, r1
 800965c:	4616      	mov	r6, r2
 800965e:	d505      	bpl.n	800966c <__swrite+0x1e>
 8009660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009664:	2302      	movs	r3, #2
 8009666:	2200      	movs	r2, #0
 8009668:	f000 f868 	bl	800973c <_lseek_r>
 800966c:	89a3      	ldrh	r3, [r4, #12]
 800966e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009672:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009676:	81a3      	strh	r3, [r4, #12]
 8009678:	4632      	mov	r2, r6
 800967a:	463b      	mov	r3, r7
 800967c:	4628      	mov	r0, r5
 800967e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009682:	f000 b817 	b.w	80096b4 <_write_r>

08009686 <__sseek>:
 8009686:	b510      	push	{r4, lr}
 8009688:	460c      	mov	r4, r1
 800968a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800968e:	f000 f855 	bl	800973c <_lseek_r>
 8009692:	1c43      	adds	r3, r0, #1
 8009694:	89a3      	ldrh	r3, [r4, #12]
 8009696:	bf15      	itete	ne
 8009698:	6560      	strne	r0, [r4, #84]	; 0x54
 800969a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800969e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80096a2:	81a3      	strheq	r3, [r4, #12]
 80096a4:	bf18      	it	ne
 80096a6:	81a3      	strhne	r3, [r4, #12]
 80096a8:	bd10      	pop	{r4, pc}

080096aa <__sclose>:
 80096aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ae:	f000 b813 	b.w	80096d8 <_close_r>
	...

080096b4 <_write_r>:
 80096b4:	b538      	push	{r3, r4, r5, lr}
 80096b6:	4d07      	ldr	r5, [pc, #28]	; (80096d4 <_write_r+0x20>)
 80096b8:	4604      	mov	r4, r0
 80096ba:	4608      	mov	r0, r1
 80096bc:	4611      	mov	r1, r2
 80096be:	2200      	movs	r2, #0
 80096c0:	602a      	str	r2, [r5, #0]
 80096c2:	461a      	mov	r2, r3
 80096c4:	f7f9 f8df 	bl	8002886 <_write>
 80096c8:	1c43      	adds	r3, r0, #1
 80096ca:	d102      	bne.n	80096d2 <_write_r+0x1e>
 80096cc:	682b      	ldr	r3, [r5, #0]
 80096ce:	b103      	cbz	r3, 80096d2 <_write_r+0x1e>
 80096d0:	6023      	str	r3, [r4, #0]
 80096d2:	bd38      	pop	{r3, r4, r5, pc}
 80096d4:	200003b4 	.word	0x200003b4

080096d8 <_close_r>:
 80096d8:	b538      	push	{r3, r4, r5, lr}
 80096da:	4d06      	ldr	r5, [pc, #24]	; (80096f4 <_close_r+0x1c>)
 80096dc:	2300      	movs	r3, #0
 80096de:	4604      	mov	r4, r0
 80096e0:	4608      	mov	r0, r1
 80096e2:	602b      	str	r3, [r5, #0]
 80096e4:	f7f9 f8eb 	bl	80028be <_close>
 80096e8:	1c43      	adds	r3, r0, #1
 80096ea:	d102      	bne.n	80096f2 <_close_r+0x1a>
 80096ec:	682b      	ldr	r3, [r5, #0]
 80096ee:	b103      	cbz	r3, 80096f2 <_close_r+0x1a>
 80096f0:	6023      	str	r3, [r4, #0]
 80096f2:	bd38      	pop	{r3, r4, r5, pc}
 80096f4:	200003b4 	.word	0x200003b4

080096f8 <_fstat_r>:
 80096f8:	b538      	push	{r3, r4, r5, lr}
 80096fa:	4d07      	ldr	r5, [pc, #28]	; (8009718 <_fstat_r+0x20>)
 80096fc:	2300      	movs	r3, #0
 80096fe:	4604      	mov	r4, r0
 8009700:	4608      	mov	r0, r1
 8009702:	4611      	mov	r1, r2
 8009704:	602b      	str	r3, [r5, #0]
 8009706:	f7f9 f8e6 	bl	80028d6 <_fstat>
 800970a:	1c43      	adds	r3, r0, #1
 800970c:	d102      	bne.n	8009714 <_fstat_r+0x1c>
 800970e:	682b      	ldr	r3, [r5, #0]
 8009710:	b103      	cbz	r3, 8009714 <_fstat_r+0x1c>
 8009712:	6023      	str	r3, [r4, #0]
 8009714:	bd38      	pop	{r3, r4, r5, pc}
 8009716:	bf00      	nop
 8009718:	200003b4 	.word	0x200003b4

0800971c <_isatty_r>:
 800971c:	b538      	push	{r3, r4, r5, lr}
 800971e:	4d06      	ldr	r5, [pc, #24]	; (8009738 <_isatty_r+0x1c>)
 8009720:	2300      	movs	r3, #0
 8009722:	4604      	mov	r4, r0
 8009724:	4608      	mov	r0, r1
 8009726:	602b      	str	r3, [r5, #0]
 8009728:	f7f9 f8e5 	bl	80028f6 <_isatty>
 800972c:	1c43      	adds	r3, r0, #1
 800972e:	d102      	bne.n	8009736 <_isatty_r+0x1a>
 8009730:	682b      	ldr	r3, [r5, #0]
 8009732:	b103      	cbz	r3, 8009736 <_isatty_r+0x1a>
 8009734:	6023      	str	r3, [r4, #0]
 8009736:	bd38      	pop	{r3, r4, r5, pc}
 8009738:	200003b4 	.word	0x200003b4

0800973c <_lseek_r>:
 800973c:	b538      	push	{r3, r4, r5, lr}
 800973e:	4d07      	ldr	r5, [pc, #28]	; (800975c <_lseek_r+0x20>)
 8009740:	4604      	mov	r4, r0
 8009742:	4608      	mov	r0, r1
 8009744:	4611      	mov	r1, r2
 8009746:	2200      	movs	r2, #0
 8009748:	602a      	str	r2, [r5, #0]
 800974a:	461a      	mov	r2, r3
 800974c:	f7f9 f8de 	bl	800290c <_lseek>
 8009750:	1c43      	adds	r3, r0, #1
 8009752:	d102      	bne.n	800975a <_lseek_r+0x1e>
 8009754:	682b      	ldr	r3, [r5, #0]
 8009756:	b103      	cbz	r3, 800975a <_lseek_r+0x1e>
 8009758:	6023      	str	r3, [r4, #0]
 800975a:	bd38      	pop	{r3, r4, r5, pc}
 800975c:	200003b4 	.word	0x200003b4

08009760 <_read_r>:
 8009760:	b538      	push	{r3, r4, r5, lr}
 8009762:	4d07      	ldr	r5, [pc, #28]	; (8009780 <_read_r+0x20>)
 8009764:	4604      	mov	r4, r0
 8009766:	4608      	mov	r0, r1
 8009768:	4611      	mov	r1, r2
 800976a:	2200      	movs	r2, #0
 800976c:	602a      	str	r2, [r5, #0]
 800976e:	461a      	mov	r2, r3
 8009770:	f7f9 f86c 	bl	800284c <_read>
 8009774:	1c43      	adds	r3, r0, #1
 8009776:	d102      	bne.n	800977e <_read_r+0x1e>
 8009778:	682b      	ldr	r3, [r5, #0]
 800977a:	b103      	cbz	r3, 800977e <_read_r+0x1e>
 800977c:	6023      	str	r3, [r4, #0]
 800977e:	bd38      	pop	{r3, r4, r5, pc}
 8009780:	200003b4 	.word	0x200003b4
 8009784:	00000000 	.word	0x00000000

08009788 <floor>:
 8009788:	ec51 0b10 	vmov	r0, r1, d0
 800978c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009790:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009794:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009798:	2e13      	cmp	r6, #19
 800979a:	ee10 5a10 	vmov	r5, s0
 800979e:	ee10 8a10 	vmov	r8, s0
 80097a2:	460c      	mov	r4, r1
 80097a4:	dc32      	bgt.n	800980c <floor+0x84>
 80097a6:	2e00      	cmp	r6, #0
 80097a8:	da14      	bge.n	80097d4 <floor+0x4c>
 80097aa:	a333      	add	r3, pc, #204	; (adr r3, 8009878 <floor+0xf0>)
 80097ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b0:	f7f6 fd74 	bl	800029c <__adddf3>
 80097b4:	2200      	movs	r2, #0
 80097b6:	2300      	movs	r3, #0
 80097b8:	f7f7 f9b6 	bl	8000b28 <__aeabi_dcmpgt>
 80097bc:	b138      	cbz	r0, 80097ce <floor+0x46>
 80097be:	2c00      	cmp	r4, #0
 80097c0:	da57      	bge.n	8009872 <floor+0xea>
 80097c2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80097c6:	431d      	orrs	r5, r3
 80097c8:	d001      	beq.n	80097ce <floor+0x46>
 80097ca:	4c2d      	ldr	r4, [pc, #180]	; (8009880 <floor+0xf8>)
 80097cc:	2500      	movs	r5, #0
 80097ce:	4621      	mov	r1, r4
 80097d0:	4628      	mov	r0, r5
 80097d2:	e025      	b.n	8009820 <floor+0x98>
 80097d4:	4f2b      	ldr	r7, [pc, #172]	; (8009884 <floor+0xfc>)
 80097d6:	4137      	asrs	r7, r6
 80097d8:	ea01 0307 	and.w	r3, r1, r7
 80097dc:	4303      	orrs	r3, r0
 80097de:	d01f      	beq.n	8009820 <floor+0x98>
 80097e0:	a325      	add	r3, pc, #148	; (adr r3, 8009878 <floor+0xf0>)
 80097e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e6:	f7f6 fd59 	bl	800029c <__adddf3>
 80097ea:	2200      	movs	r2, #0
 80097ec:	2300      	movs	r3, #0
 80097ee:	f7f7 f99b 	bl	8000b28 <__aeabi_dcmpgt>
 80097f2:	2800      	cmp	r0, #0
 80097f4:	d0eb      	beq.n	80097ce <floor+0x46>
 80097f6:	2c00      	cmp	r4, #0
 80097f8:	bfbe      	ittt	lt
 80097fa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80097fe:	fa43 f606 	asrlt.w	r6, r3, r6
 8009802:	19a4      	addlt	r4, r4, r6
 8009804:	ea24 0407 	bic.w	r4, r4, r7
 8009808:	2500      	movs	r5, #0
 800980a:	e7e0      	b.n	80097ce <floor+0x46>
 800980c:	2e33      	cmp	r6, #51	; 0x33
 800980e:	dd0b      	ble.n	8009828 <floor+0xa0>
 8009810:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009814:	d104      	bne.n	8009820 <floor+0x98>
 8009816:	ee10 2a10 	vmov	r2, s0
 800981a:	460b      	mov	r3, r1
 800981c:	f7f6 fd3e 	bl	800029c <__adddf3>
 8009820:	ec41 0b10 	vmov	d0, r0, r1
 8009824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009828:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800982c:	f04f 33ff 	mov.w	r3, #4294967295
 8009830:	fa23 f707 	lsr.w	r7, r3, r7
 8009834:	4207      	tst	r7, r0
 8009836:	d0f3      	beq.n	8009820 <floor+0x98>
 8009838:	a30f      	add	r3, pc, #60	; (adr r3, 8009878 <floor+0xf0>)
 800983a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800983e:	f7f6 fd2d 	bl	800029c <__adddf3>
 8009842:	2200      	movs	r2, #0
 8009844:	2300      	movs	r3, #0
 8009846:	f7f7 f96f 	bl	8000b28 <__aeabi_dcmpgt>
 800984a:	2800      	cmp	r0, #0
 800984c:	d0bf      	beq.n	80097ce <floor+0x46>
 800984e:	2c00      	cmp	r4, #0
 8009850:	da02      	bge.n	8009858 <floor+0xd0>
 8009852:	2e14      	cmp	r6, #20
 8009854:	d103      	bne.n	800985e <floor+0xd6>
 8009856:	3401      	adds	r4, #1
 8009858:	ea25 0507 	bic.w	r5, r5, r7
 800985c:	e7b7      	b.n	80097ce <floor+0x46>
 800985e:	2301      	movs	r3, #1
 8009860:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009864:	fa03 f606 	lsl.w	r6, r3, r6
 8009868:	4435      	add	r5, r6
 800986a:	4545      	cmp	r5, r8
 800986c:	bf38      	it	cc
 800986e:	18e4      	addcc	r4, r4, r3
 8009870:	e7f2      	b.n	8009858 <floor+0xd0>
 8009872:	2500      	movs	r5, #0
 8009874:	462c      	mov	r4, r5
 8009876:	e7aa      	b.n	80097ce <floor+0x46>
 8009878:	8800759c 	.word	0x8800759c
 800987c:	7e37e43c 	.word	0x7e37e43c
 8009880:	bff00000 	.word	0xbff00000
 8009884:	000fffff 	.word	0x000fffff

08009888 <_init>:
 8009888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800988a:	bf00      	nop
 800988c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800988e:	bc08      	pop	{r3}
 8009890:	469e      	mov	lr, r3
 8009892:	4770      	bx	lr

08009894 <_fini>:
 8009894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009896:	bf00      	nop
 8009898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800989a:	bc08      	pop	{r3}
 800989c:	469e      	mov	lr, r3
 800989e:	4770      	bx	lr
