================================================================================ 
Commit: 26ea4ba5b1fa751ded0d3ea430e5766d1264b8a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:09:36 2022 +0530 
-------------------------------------------------------------------------------- 
Modified files:
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 94412e703a3a46a16c1e41cc81c8f65d7c4d7eb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:07:09 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS ID and FSP version for 3365_00 Label

[Issue Description] or [Feature Description]
Update BIOS ID and FSP version

[Resolution]
Update BIOS ID and FSP version

Package/Module:

[Impacted Platform]
ADL-P/M/S

Hsd-es-id: N/A
Original commit date: Fri Sep 2 11:47:31 2022 +0530
Change-Id: I711a22ad8f365417c9d409434b09f18f3cf40f14
Original commit hash: 81a1fedc4423c6d82ca18a563beceee82b0c9a85

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2e65819956bf8c84232f36b3c46ab7a34cf25aed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:07:06 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS/Pcode mailbox to allow disabling of "dynamic ST-Iccmax in TCcold"

[Feature Description]
Enabled PCODE Command Code 0x2B subcommands 0x0A and 0x0B along with added functionality to disable Tccold Handshake

[Resolution]
Added PCODE command and related checks and policy changes.

Package/Module:

[Impacted Platform]
M, P

Hsd-es-id: 22015470530
Original commit date: Thu Jul 28 10:37:04 2022 -0700
Change-Id: I8648976cd6e79452e62f182af6266b43eca7c2a9
Original commit hash: 346385849723b672abf127c2fbc80742cdcf80cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 4da8641da6ea0a7b7572e4ff1ce9894cbc43d1a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:07:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.79

Hsd-es-id: N/A
Original commit date: Thu Aug 25 11:53:26 2022 -0700
Change-Id: Ia48b6b858644fcc1d0a4b0705d0f46339764fe47
Original commit hash: c72cd2fbe7de92af07fc7f23f30b1b98a88e2ce4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 30006288682e653a0dbd14d384f345942b9b764f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:07:00 2022 +0530 
-------------------------------------------------------------------------------- 
Remove the DLL Reset command and mpcApplyVrefCa in DDR5 SAGV MR sequence.

[Feature Description]
Remove the DLL Reset command and mpcApplyVrefCa in DDR5 SAGV MR sequence.

[Resolution]
Remove the DLL Reset command and mpcApplyVrefCa in DDR5 SAGV MR sequence.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15011785113
Original commit date: Mon Mar 14 15:59:10 2022 +0800
Change-Id: I5fe2fb0c583d7e7783576a093a8855444ed33405
Original commit hash: 7de3878834f89ffc667e4e17cb915f2e53169898

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: a177d10e078bd09393b77ff7c6cf92fe1600471e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:57 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][CrashLog] Request to clear Bios crashlog mailbox data before use

[Issue Description]
The value of reserved fields of crashlog_mailbox_interface register is non 0 which make crashlog command was not working

[Resolution]
The data buffer BIOS used to write to the crashlog_mailbox_interface register shall be cleared and only populates the meaningful fields in the variable

Package/Module:
ClientOneSiliconPkg/PeiDxeTelemetryPrivateLib

[Impacted Platform]
ADL/RPL

Hsd-es-id: 1309984110
Original commit date: Fri Jul 15 19:48:49 2022 +0800
Change-Id: I0028eaff5bc937235a62b8e70acbd2435edc1d75
Original commit hash: f82c0ab3e9a775e7043c320b7caa1413768d6392

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c

================================================================================ 
Commit: 27327f3374dbf8afbf462c88e61aa10ca11beaf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:54 2022 +0530 
-------------------------------------------------------------------------------- 
W_DISABLE#2 de-assertion logic on PLDR timeout case

[Feature Description]
During Wi-Fi initiated Product PLDR abort flow, it is observed that BT
is disappearing. It is found that BT is disappearing when PLDR abort
timeout. Hence it required to de-assert W_Disable#2 on PLDR abort
timeout scenario to bring back Bluetooth.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ADL

Hsd-es-id: 16018037866
Original commit date: Wed Aug 31 01:06:56 2022 +0530
Change-Id: I5810a1100561591ef30844e7d07aab301c3190ca
Original commit hash: cdd97fc8996e4ef83c69d6d9f66e2813549dfa2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/CnviAdl.asl

================================================================================ 
Commit: e484bbf565282d91af75a6b45c4d36d991e2d250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:51 2022 +0530 
-------------------------------------------------------------------------------- 
Check size and assign fixed size in GetMebxConfig() and SetMebxConfig()

[Issue Description]
If VariableSize is bigger than sizeof(MEBX_DATA)
data overflow would be occurred

[Resolution]
Check size and assign fixed size in GetMebxConfig() and SetMebxConfig()

Package/Module:
MebxFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 15011729867
Original commit date: Wed Aug 24 17:24:44 2022 +0800
Change-Id: I529431a2a065e70162adb675ed5c91b134c809d1
Original commit hash: 595947cc73645361924a33cdf249381354db819a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c

================================================================================ 
Commit: cfd0a8ee0b2205e19da62dc441d29f98a5f56ccc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:48 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] Remove and change mSpiProtocol to SpiProtocol

[Issue Description]
Correct the name of local variable

[Resolution]
Remove mSpiProtocol in FlashAccessLibConstructor.
Change mSpiProtocol to SpiProtocol in
UpdateGbERegion, UpdateMeFirmware & InternalSpiFlashUpdateBlock.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL

Hsd-es-id: 15011749637
Original commit date: Wed Aug 17 21:39:09 2022 +0800
Change-Id: Iffa58b1581ddc584cd364183590160f277882757
Original commit hash: 2fb7caecc86ef542b3afa9b269dc75380c5ede2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c

================================================================================ 
Commit: 609827a92abf2f78ef4608bb52c000521d9f977c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:45 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] Prevent locating gPchSpiProtocolGuid fail and assert

[Issue Description]
ASSERT if locating protocol gPchSpiProtocolGuid fail
file: Intel\AlderLakePlatSamplePkg\Features\CapsuleUpdate\Library\PlatformFlashAccessLib\PlatformFlashAccessLib.c
Line: 176

[Resolution]
Add the protocol in depex

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ADL

Hsd-es-id: 15011749637
Original commit date: Wed Aug 17 14:09:31 2022 +0800
Change-Id: If92e9aee00b01f6f1aa5853ef9f021c1d1e74d43
Original commit hash: 6f51d442594ce9ab32fed9cd22bc1acc6cc48cff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf

================================================================================ 
Commit: 7f45d32d6e4d0307e8ad77628247bdc36deef553 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:42 2022 +0530 
-------------------------------------------------------------------------------- 
BT lost after S3_S4 mixed test when BT is disabled in device manager

[Issue Description]
BT device lost in device manager after system run S3_S4 mixed testing when BT is disabled in device manager

[Resolution]
Toggle BT RF kill pin if CNVi USB BT port is connected but disabled.
If toggle time is 0, skip this step.

Package/Module:
PlatformPkg/CNVi

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15011672837
Original commit date: Tue Jun 28 11:47:03 2022 +0800
Change-Id: I851bde3b7c43dfb107529fe5094aa722a72947cf
Original commit hash: dc25cab57fc80174a01e318d0b99c9cf3610620a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: e4e91a36d43444d715c5ed2fd013f09569cb2e73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:39 2022 +0530 
-------------------------------------------------------------------------------- 
MEBx password exposed in BIOS log.

[Issue Description]
MEBx password exposed in BIOS log.

[Resolution]
Add condition to check HECI command to trim sensitive information.

Package/Module:
C1S/ME

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15011785503
Original commit date: Fri Aug 19 17:08:40 2022 +0800
Change-Id: I7004cc7b9dafd20418a0bdffec277a615f5bad38
Original commit hash: c2641cffba0d53d33617015a9eb01a12b1a6ba49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: ee165291d56a2979146555edf5a274934ca9f79b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:36 2022 +0530 
-------------------------------------------------------------------------------- 
Install PPI to notify end of Display Init Pre Mem

[Feature Description]
Install PPI to notify Display PreMem Done

[Resolution]
install the PPI to notify for Display Init Pre Mem Phase

Package/Module: Graphics

[Impacted Platform]
Default ALL

Hsd-es-id: 16017671565
Original commit date: Wed Jul 13 23:42:58 2022 +0530
Change-Id: I04cf6791eb249e69dcf3992880f6c264e59bc30f
Original commit hash: 7ed2240e3601a70ed92fb96d8f0415ddd654c215

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.inf

================================================================================ 
Commit: 8f10ef7cedba2668bbd9aa8f485ac5893d02915c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:32 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] Correct HCNT and LCNT values for different frequencies.

[Issue Description]
Current values which are programed are not correct.
We already have a function that programs correct values,
but that is not getting called from protocol services.

[Resolution]
Corrected the flow for protocol services to program correct values.
Also updated value for existing function which is used in
PPI just to be sure that it works there as well.

Package/Module: ClientOneSiliconPkg/IpBlock/SerialIo

[Impacted Platform]
S, M, N, P

Hsd-es-id: 16017814318
Original commit date: Fri Aug 19 12:04:06 2022 +0530
Change-Id: I4c8ec3983a1b6d30ba29525eb56b8426f06a447e
Original commit hash: 4a97a889701e82f8173d4f4d55090c3a2c209653

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c

================================================================================ 
Commit: 2d2ffaafb37271ce28adcaec64788ba4d285f4fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:29 2022 +0530 
-------------------------------------------------------------------------------- 
2-wire BSSB UFP mode restart twice for warm reset.

[Issue Description]
Platform connected with 2-wire BSSB and level shifter adjust to UFP
mode, system reboot twice for warm boot/S4/shutdown.

[Resolution]
Platform reboot twice is due to chipset init crc mismatch,
which is caused by current USB SPR port status mismatch from
that of previous boot.

BIOS always gets the previous SPR port status instead of the latest
because BIOS reads it before PMC updating it.

Move PMC programming SPR (after receving IOM ready from BIOS)
before BIOS read it and program usb2 phy to ensure BIOS
gets latest SPR status.

Intepreted in to code, is moving TcssInit before PchInit.

Package/Module:
ClientOneSiliconPkg\Product\AlderLake\SiInit\Pei

[Impacted Platform]
ADLP

Hsd-es-id: 16017744579
Original commit date: Thu Jul 28 19:22:42 2022 +0800
Change-Id: I458cb12ed1aa22c397149583d42efb460f6900c3
Original commit hash: de902e783201fb76d92d36d53d00138079df133e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 57ee28f2e4a24cd5a3575b255543b24b2036d9b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:26 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] Free allocated memory in SMRAM for all paths

[Issue Description]
During SPI calls through SMM to make our code hardened against TOCTOU
attacks and copy buffer coming into the function to local instance for
further processing. Only successful path at the moment has freeing
previously allocated memory leading to potential running out of SMRAM.

[Resolution]
Made sure allocated pool gets cleared in all paths. No only in correct
one.

Package/Module:
ClientOneSiliconPkg/IpBlock/Spi/Dxe

[Impacted Platform]
All

Hsd-es-id: 18023277794
Original commit date: Thu Jul 28 17:29:18 2022 +0200
Original commit hash: 118e588ac2757bf58f971cf53e5af647c41c77f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 4eb935a79c56c4dbf833e4c1bc4030ad34e3b314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:23 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] Request for THC recovery flow when THC is unresponsive with stall bit set.

[Issue Description]
Quick SPI stalls when it cannot read data in time as TPL is taken over by some other IP.

[Resolution]
Added recovery mechanism and stall detection logic

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver

[Impacted Platform]
ALL

Hsd-es-id: 14017207973
Original commit date: Fri Jul 1 17:52:20 2022 -0700
Change-Id: Iaa5317a94c92469bd2c3273f1b4f1154e6c85121
Original commit hash: 9ef7aefa1010cfd55371c66be09a4ce760248590

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 7a1cd451ce91aa6a3aa31e3bf956620012247632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL] EnableDMAxCommandReg function fails static code analysis.

[Issue Description]
EnableDmaXCommandReg() is failing static code analysis as it can theoretically result in an infinite loop if MAX_HOST_ITBT_DMA_NUMBER value become 0.
Current code:
\AlderLakePlatSamplePkg\Platform\PciPlatform\Dxe\PciPlatform.c
for (Func = ((UINT8) GetTbtDma0FuncNumber ()); Func <= (((UINT8) GetTbtDma0FuncNumber ()) + MAX_HOST_ITBT_DMA_NUMBER - 1); Func++) {

[Resolution]
Resolution will be to add another condition check in for loop. Which will be if Func is not greater than PCI_MAX_FUNC.
In addition, for performance reasons, we recommend not calling GetTbtDma0FuncNumber() every time through the loop.
Consider creating a variable to hold the return value from the function and call the function only once before the for-loop.

Package/Module: PciPlatform

[Impacted Platform]
Default ALL.

Hsd-es-id: 22015557545
Original commit date: Tue Aug 2 17:37:07 2022 +0530
Change-Id: I54123102588ba8919c7ed6b6b062fec1d882797b
Original commit hash: c3f3df71059c60a33cd7f6c0b3bc36e8baff3bb3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c

================================================================================ 
Commit: 3d433d318dcd3b866d2bb09c8c295706d94e898d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:16 2022 +0530 
-------------------------------------------------------------------------------- 
Check return status after GetVariable

[Issue Description]
Return status not checked after GetVariable

[Resolution]
Check return status after GetVariable

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011729867
Original commit date: Thu Aug 11 14:20:36 2022 +0800
Change-Id: I7b653490972ec3212ccbdbb1b0a567078c9bae55
Original commit hash: 27df0ef48f59544780175594bbd88630d0cbb0c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 42b0f027dde26fedaf2e7d6796d35b62281eefbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL/RPL][TCSS] Fix vpro disabling after S3 exit

[Issue Description]
Feature expected behavior:
After G3, bios sends a command to PD through EC in order to enable or disable vpro.

Issue:
BIOS reads ME bios payload hob before reading the boot type (G3 boot or other type of boot).
By design, ME bios payload hob is never installed during S3 exit boot.
So, vpro get disabled after S3 due to missing ME bios payload hob.
Bios should not try to read ME bios payload hob after S3 exit.

[Resolution]
ME bios payload hob is loaded only after confirmation that G3 status is 1.
That fixes the issue in case of boot from S3 exit, since G3 status will always be 0.
Due to G3 status being 0, vpro enabling/disabling function is exited and vpro status remains unchanged.

Package/Module:
PeiAdlMMultiBoardInitLib
PeiAdlPMultiBoardInitLib
PeiAdlSMultiBoardInitLib
PeiRplPMultiBoardInitLib
PeiRplSMultiBoardInitLib

[Impacted Platform]
ALL

Hsd-es-id: 15011653323
Original commit date: Thu Jul 14 16:11:59 2022 +0800
Change-Id: Ia68af329220d9ef63455875b958839fdcec7bdf4
Original commit hash: 7b8b5390987ef31c22ba6498f11ab91d815de9df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 2de254d7a50e92e3d6c179d82d9039ca10151744 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL/RPL] : Fix for DEBUG macros having incorrect number of arguments

[Issue/Feature Description]
In ADL, DEBUG macros have incorrect arguments specifiers not mapped with
total number of arguments

[Resolution]
Fix all the errors by editing the debug statements according to required
arguments in respective files

Package/Module:

[Impacted Platform]
ADL, RPL

Hsd-es-id: 16017618820
Original commit date: Wed Aug 10 02:22:00 2022 -0700
Change-Id: I74b38cd905e24c1a1ae2c28a6d0105823a05a641
Original commit hash: c13c158cce348986d6fbd857bfdeecfc975ffbe4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.c
AlderLakePlatSamplePkg/Features/Nvme/PowerLossNotifyDxe/PowerLossNotify.c
AlderLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/PcieTunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb3Tunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4Protocols.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.c
AlderLakePlatSamplePkg/Features/Wdt/WdtAppDxe/WdtAppDxe.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Wdt/Library/PeiOcWdtLib/PeiOcWdtLib.c

================================================================================ 
Commit: c55b22c313cb374cfc85e1981a0277aaf8d771db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] USB4 design point only works with platforms with 4 TBT ports exposed

[Issue Description]
OS report receive USB4 _DSD while disable DMA and RP with HLK test.
It should be receive only support USB3 capacity.

[Resolution]
- Adding check TBT DMA is enable or not when in SW CM mode

Package/Module:
C1S/Tcss asl

[Impacted Platform]
ADL, RPL

Hsd-es-id: 14016809975
Original commit date: Fri Jun 24 17:29:40 2022 +0800
Change-Id: I804912519272d6920e4fa141a05d17d1171e3917
Original commit hash: 75d91c3550704bb32825f6eac8555b77402f40c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 18021ba4e661cf18b9351ae21ec61a9a46cac125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:06:03 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] USB programming updates

[Feature Description]
After replugging dock with USB hub equipped for multiple times
sporadically USB2 HUB would show YB and all USB2 devices connected to
that dock would stop working.

[Resolution]
Adding enabling of USB2 Back to Back BTO Handling

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib

[Impacted Platform]
ALL

Hsd-es-id: 18023454569
Original commit date: Thu Aug 11 13:33:51 2022 +0200
Original commit hash: e23b0b958ac3746414f8901752afe715962c7947

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: c0ca500a50eb05a0dbd9bd84e9bfec986f1d4684 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:05:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Fix to resolve the debug build failure due to Flashmap issues in TC

[Issue Description]
Debug builds are failing when raised PR in TC due to FlashMap issues.

[Resolution]
Edited the FlashMap files to adjust the FV sizes according to FlashMap changes in Family branch.

Package/Module:
AlderLakeBoardPkg\Include\Fdf

[Impacted Platform]
ADL

Hsd-es-id: N/A
Original commit date: Tue Aug 23 05:02:31 2022 -0700
Change-Id: I32bb43e0763df9a15e2e37b2779431aa65d10d7c
Original commit hash: 0acfa0976314d6527e1cdcaeefe2e7302760e44d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: b22430f1f05cb62aa4a7e03b904ffb9edf7f3008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:05:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP] Fix FSP-M FV size error in release build.

[Issue Description]
In Release build, The required FSP-M size is 0xb0408 but Actully Defined size is 0xb0000,
Due to Low FSP-M FV size builds are failing in Release Mode.
TO fix this issue, Increases the FSP-M size by reducing FSP-T size.

[Resolution]
Getting build error due to Low FSP-M Fv Size.
This changes fix the Build error by Increase FSP-M Fv Size.

Package/Module: FSP

[Impacted Platform]
ADL-P

Hsd-es-id: N/A
Original commit date: Thu Aug 4 07:58:35 2022 -0700
Change-Id: I248789a90dc47d82d41265fd46691482c3b0a867
Original commit hash: 4ed3b2476578892bcf06e687dfd413ddb6e9aa34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 2758aaadbcda16c058d18a6a0ecb110886e95fd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 14 13:05:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update ADLS GOP-1077 vbt files in AlderLakeFspBinPkg

Hsd-es-id: NA
Original commit date: Wed Aug 10 14:33:38 2022 +0530
Change-Id: Id7c4bd1112a5bda0a74cac6065c3b50c9241e2b8
Original commit hash: ab66078428bf932891c4a803a7f723503ae20de2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
