0.7
2020.2
Oct 13 2023
20:21:30
/home/danny/Documents/HDL/pipeline_riscv/rtl/Branch_cond_gen.sv,1710266028,systemVerilog,/home/danny/Documents/HDL/pipeline_riscv/rtl/alu.sv;/home/danny/Documents/HDL/pipeline_riscv/rtl/control_unit.sv;/home/danny/Documents/HDL/pipeline_riscv/rtl/hazard.sv;/home/danny/Documents/HDL/pipeline_riscv/rtl/immed_gen.sv;/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_mcu.sv;/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_memory.sv;/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_wrapper.sv;/home/danny/Documents/HDL/pipeline_riscv/rtl/reg_file.sv;/home/danny/Documents/HDL/pipeline_riscv/rtl/register_nb.sv;/home/danny/Documents/HDL/pipeline_riscv/rtl/structs.sv;/home/danny/Documents/HDL/pipeline_riscv/rtl/test_pipeline.sv,/home/danny/Documents/HDL/pipeline_riscv/rtl/alu.sv,,$unit_Branch_cond_gen_sv_2928928602;BranchCondGen,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/alu.sv,1710266028,systemVerilog,,/home/danny/Documents/HDL/pipeline_riscv/rtl/control_unit.sv,,ALU,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/control_unit.sv,1710266028,systemVerilog,,/home/danny/Documents/HDL/pipeline_riscv/rtl/hazard.sv,,ControlUnit,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/hazard.sv,1710268605,systemVerilog,,/home/danny/Documents/HDL/pipeline_riscv/rtl/immed_gen.sv,,HazardUnit,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/immed_gen.sv,1710266028,systemVerilog,,/home/danny/Documents/HDL/pipeline_riscv/rtl/structs.sv,,ImmedGen,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_mcu.sv,1710268890,systemVerilog,,/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_memory.sv,,OTTER_MCU,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_memory.sv,1710266028,systemVerilog,,/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_wrapper.sv,,Memory,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_wrapper.sv,1710269545,systemVerilog,,/home/danny/Documents/HDL/pipeline_riscv/rtl/reg_file.sv,,OTTER_Wrapper,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/reg_file.sv,1710266028,systemVerilog,,/home/danny/Documents/HDL/pipeline_riscv/rtl/register_nb.sv,,RegFile,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/register_nb.sv,1710266028,systemVerilog,,/home/danny/Documents/HDL/pipeline_riscv/rtl/test_pipeline.sv,,reg_nb,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/structs.sv,1710266028,systemVerilog,/home/danny/Documents/HDL/pipeline_riscv/rtl/Branch_cond_gen.sv,/home/danny/Documents/HDL/pipeline_riscv/rtl/otter_mcu.sv,,p_structs;structs,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/rtl/test_pipeline.sv,1710266028,systemVerilog,,,,test_pipeline,,uvm,,,,,,
/home/danny/Documents/HDL/pipeline_riscv/vivado_2023.2/vivado_2023.2.sim/sim_1/behav/xsim/glbl.v,1710266028,verilog,,,,glbl,,uvm,,,,,,
