CCS PCH C Compiler, Version 5.011, 5967               22-Μαρ-21 22:44

               Filename:   F:\Embedded Systems\Εργαστήριο2\Ask1\askisi1.lst

               ROM used:   250 bytes (1%)
                           Largest free fragment is 30466
               RAM used:   5 (0%) at main() level
                           7 (0%) worst case
               Stack used: 1 locations
               Stack size: 31

*
0800:  GOTO   0834
.................... #include <main.h>  
.................... #include <18F4550.h> 
.................... //////// Standard Header file for the PIC18F4550 device //////////////// 
.................... #device PIC18F4550 
....................  
.................... #list 
....................  
.................... #DEVICE HIGH_INTS=TRUE 
.................... #device adc=10 
....................  
.................... #FUSES NOWDT                     //No Watch Dog Timer 
.................... #FUSES WDT32768                    //Watch Dog Timer uses 1:128 Postscale 
.................... #FUSES HSPLL                     //High Speed Crystal/Resonator with PLL enabled 
.................... #FUSES NOPROTECT                 //Code not protected from reading 
.................... #FUSES BROWNOUT                //No brownout reset 
.................... //#FUSES BORV20                    //Brownout reset at 2.0V 
.................... #FUSES NOPUT                     //No Power Up Timer 
.................... #FUSES NOCPD                     //No EE protection 
.................... #FUSES STVREN                    //Stack full/underflow will cause reset 
.................... #FUSES NODEBUG                   //No Debug mode for ICD 
.................... #FUSES NOLVP                     //No low voltage prgming, B3(PIC16) or B5(PIC18) used for I/O 
.................... #FUSES NOWRT                     //Program memory not write protected 
.................... #FUSES NOWRTD                    //Data EEPROM not write protected 
.................... #FUSES NOIESO                      //Internal External Switch Over mode enabled 
.................... #FUSES NOFCMEN                     //Fail-safe clock monitor enabled 
.................... #FUSES NOPBADEN                 ///PORTB pins are configured as analog input channels on RESET 
.................... #FUSES NOWRTC                    //configuration not registers write protected 
.................... #FUSES NOWRTB                    //Boot block not write protected 
.................... #FUSES NOEBTR                    //Memory not protected from table reads 
.................... #FUSES NOEBTRB                   //Boot block not protected from table reads 
.................... #FUSES NOCPB                     //No Boot Block code protection 
.................... #FUSES MCLR                      //Master Clear pin enabled 
.................... #FUSES NOLPT1OSC                   //Timer1 configured for low-power operation 
.................... #FUSES NOXINST                   //Extended set extension and Indexed Addressing mode disabled (Legacy mode) 
.................... #FUSES PLL5                      //Divide By 12(48MHz oscillator input) 
.................... #FUSES CPUDIV1                   //System Clock by 2 
.................... #FUSES USBDIV                    //USB clock source comes from PLL divide by 2 
.................... #FUSES VREGEN                    //USB voltage regulator enabled 
.................... #FUSES ICPRT                     //ICPRT enabled 
.................... #FUSES WRTB 
.................... #FUSES NOICPRT  
.................... #FUSES NOLPT1OSC 
.................... #FUSES CCP2B3  
.................... #FUSES NOCPB 
.................... #FUSES NOCPD 
.................... #FUSES NOWRTC 
.................... #FUSES NOWRTD 
.................... #FUSES NOEBTR 
.................... #FUSES NOEBTRB               
....................  
.................... /* systm clock is 48 MHz */ 
.................... #use delay(clock=48000000,RESTART_WDT) 
*
0808:  CLRF   FEA
080A:  MOVLW  07
080C:  MOVWF  FE9
080E:  MOVF   FEF,W
0810:  BZ    0832
0812:  MOVLW  0F
0814:  MOVWF  01
0816:  MOVLW  BF
0818:  MOVWF  00
081A:  CLRWDT
081C:  DECFSZ 00,F
081E:  BRA    081A
0820:  DECFSZ 01,F
0822:  BRA    0816
0824:  MOVLW  8F
0826:  MOVWF  00
0828:  DECFSZ 00,F
082A:  BRA    0828
082C:  CLRWDT
082E:  DECFSZ FEF,F
0830:  BRA    0812
0832:  RETURN 0
.................... /* --- BEGIN: changes required for bootloader ------------------------------ */ 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* map reset vector and interrupt vector                                     */ 
.................... /* 0x000-0x7FF is used by the bootloader. The bootloader maps the original   */ 
.................... /* reset vecotr (0x000) to 0x800 and the reset vector (0x008) to 0x800.      */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... #build (reset=0x800, interrupt=0x808) 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* reserve boot block area                                                   */ 
.................... /* This memory range is used by the bootloader, so the application must not  */ 
.................... /* use this area.                                                            */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... #org 0, 0x7FF {} 
....................  
.................... /* --- END: changes required for bootloader -------------------------------- */ 
....................  
....................  
....................  
....................  
....................  
....................                    
.................... #byte PORTB=0xF81  
.................... #byte PORTD=0xF83 
....................         
....................                    
....................  
....................  
.................... void main(void){ 
0834:  CLRF   FF8
0836:  BSF    FD0.7
0838:  MOVF   FC1,W
083A:  ANDLW  C0
083C:  IORLW  0F
083E:  MOVWF  FC1
0840:  MOVLW  07
0842:  MOVWF  FB4
....................  
.................... set_tris_b(0x00);   
0844:  MOVLW  00
0846:  MOVWF  F93
.................... set_tris_d(0xff); 
0848:  MOVLW  FF
084A:  MOVWF  F95
....................  
....................  
.................... int i; 
....................    while(TRUE) { 
....................       if(PORTD%2==0) { 
084C:  MOVF   F83,W
084E:  ANDLW  01
0850:  BNZ   0884
....................         for(i=0;i<10;i++){ 
0852:  CLRF   05
0854:  MOVF   05,W
0856:  SUBLW  09
0858:  BNC   0882
....................             output_high(PIN_B0); 
085A:  BCF    F93.0
085C:  BSF    F8A.0
....................             delay_ms(1000); 
085E:  MOVLW  04
0860:  MOVWF  06
0862:  MOVLW  FA
0864:  MOVWF  07
0866:  RCALL  0808
0868:  DECFSZ 06,F
086A:  BRA    0862
....................             output_low(PIN_B0); 
086C:  BCF    F93.0
086E:  BCF    F8A.0
....................             delay_ms(1000); 
0870:  MOVLW  04
0872:  MOVWF  06
0874:  MOVLW  FA
0876:  MOVWF  07
0878:  RCALL  0808
087A:  DECFSZ 06,F
087C:  BRA    0874
087E:  INCF   05,F
0880:  BRA    0854
....................         } 
....................       } 
0882:  BRA    08FA
....................       else{ 
....................          if(input(PIN_D7)){ 
0884:  BSF    F95.7
0886:  BTFSS  F83.7
0888:  BRA    08BC
....................             for(i=0;i<5;i++) 
088A:  CLRF   05
088C:  MOVF   05,W
088E:  SUBLW  04
0890:  BNC   08BA
....................             { 
....................             output_high(PIN_B1); 
0892:  BCF    F93.1
0894:  BSF    F8A.1
....................             delay_ms(1000); 
0896:  MOVLW  04
0898:  MOVWF  06
089A:  MOVLW  FA
089C:  MOVWF  07
089E:  RCALL  0808
08A0:  DECFSZ 06,F
08A2:  BRA    089A
....................             output_low(PIN_B1); 
08A4:  BCF    F93.1
08A6:  BCF    F8A.1
....................             delay_ms(1000);} 
08A8:  MOVLW  04
08AA:  MOVWF  06
08AC:  MOVLW  FA
08AE:  MOVWF  07
08B0:  RCALL  0808
08B2:  DECFSZ 06,F
08B4:  BRA    08AC
08B6:  INCF   05,F
08B8:  BRA    088C
....................          }else{ 
08BA:  BRA    08EC
....................             for(i=0;i<2;i++){ 
08BC:  CLRF   05
08BE:  MOVF   05,W
08C0:  SUBLW  01
08C2:  BNC   08EC
....................             output_high(PIN_B2); 
08C4:  BCF    F93.2
08C6:  BSF    F8A.2
....................             delay_ms(1000); 
08C8:  MOVLW  04
08CA:  MOVWF  06
08CC:  MOVLW  FA
08CE:  MOVWF  07
08D0:  RCALL  0808
08D2:  DECFSZ 06,F
08D4:  BRA    08CC
....................             output_low(PIN_B2); 
08D6:  BCF    F93.2
08D8:  BCF    F8A.2
....................             delay_ms(1000);} 
08DA:  MOVLW  04
08DC:  MOVWF  06
08DE:  MOVLW  FA
08E0:  MOVWF  07
08E2:  RCALL  0808
08E4:  DECFSZ 06,F
08E6:  BRA    08DE
08E8:  INCF   05,F
08EA:  BRA    08BE
....................          } 
....................        
....................       delay_ms(3000); 
08EC:  MOVLW  0C
08EE:  MOVWF  06
08F0:  MOVLW  FA
08F2:  MOVWF  07
08F4:  RCALL  0808
08F6:  DECFSZ 06,F
08F8:  BRA    08F0
....................    } 
08FA:  BRA    084C
.................... } 
.................... } 
....................      
08FC:  SLEEP 

Configuration Fuses:
   Word  1: 0E24   PLL5 CPUDIV1 USBDIV HSPLL NOFCMEN NOIESO
   Word  2: 1E3F   NOPUT BROWNOUT BORV21 VREGEN NOWDT WDT32768
   Word  3: 8000   CCP2B3 NOPBADEN NOLPT1OSC MCLR
   Word  4: 0081   STVREN NOLVP ICSP1 NOXINST NODEBUG
   Word  5: C00F   NOPROTECT NOCPB NOCPD
   Word  6: A00F   NOWRT NOWRTC WRTB NOWRTD
   Word  7: 400F   NOEBTR NOEBTRB
