Coverage Report by file with details

=================================================================================
=== File: ../apb_ram.v
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        16        14         2     87.50

================================Branch Details================================

Branch Coverage for file ../apb_ram.v --

------------------------------------IF Branch------------------------------------
    21                                      4324     Count coming in to IF
    21              1                         25           if(presetn == 1'b0) //active low 
    34              1                       4299           else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    37                                      4299     Count coming in to CASE
    38              1                         13           idle : 
    46              1                       1432           setup: ///start of transaction
    55              1                       1428           access: 
    96              1                       1426             transfer: begin
    104             1                    ***0***           default : state <= idle;
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    48                                      1432     Count coming in to IF
    48              1                       1432                if(psel == 1'b1)
    50              1                    ***0***                else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                      1428     Count coming in to IF
    57              1                        803             if(pwrite && penable) 
    73              1                        623             else if (!pwrite && penable)
    90              1                          2             else
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                       803     Count coming in to IF
    59              1                        500                 if(paddr < 32) 
    66              1                        303                 else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                       623     Count coming in to IF
    75              1                        320                 if(paddr < 32) 
    82              1                        303                 else 
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              6         4         2     66.66

================================Condition Details================================

Condition Coverage for file ../apb_ram.v --

----------------Focused Condition View-------------------
Line       57 Item    1  (pwrite && penable)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      pwrite         Y
     penable         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          6  pwrite_0              -                             
  Row   2:          5  pwrite_1              penable                       
  Row   3:    ***0***  penable_0             pwrite                        
  Row   4:          5  penable_1             pwrite                        

----------------Focused Condition View-------------------
Line       59 Item    1  (paddr < 32)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       73 Item    1  (~pwrite && penable)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      pwrite         N  '_1' not hit             Hit '_1'
     penable         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          6  pwrite_0              penable                       
  Row   2:    ***0***  pwrite_1              -                             
  Row   3:          1  penable_0             ~pwrite                       
  Row   4:          6  penable_1             ~pwrite                       

----------------Focused Condition View-------------------
Line       75 Item    1  (paddr < 32)
Condition totals: 1 of 1 input term covered = 100.00%


FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       93.75
        States                       4         4         0    100.00
        Transitions                  8         7         1     87.50

================================FSM Details================================

FSM Coverage for file ../apb_ram.v --

FSM_ID: state
    Current State Object : state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  38                idle                   0
  46               setup                   1
  55              access                   2
  96            transfer                   3
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  25
                   setup                1441
                  access                1432
                transfer                1426
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  43                   0                  13          idle -> setup       
  49                   1                1432          setup -> access     
  23                   2                   1          setup -> idle       
  91                   3                   2          access -> setup     
  84                   4                1426          access -> transfer  
  23                   5                   4          access -> idle      
  97                   6                1426          transfer -> setup   
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  23                   7          transfer -> idle    


    Summary                     Active      Hits    Misses % Covered
    -------                     ------      ----    ------ ---------
        States                       4         4         0    100.00
        Transitions                  8         7         1     87.50
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    210       210         0    100.00

================================Toggle Details================================

Toggle Coverage for File ../apb_ram.v --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------
         17                                  state               ENUM type       Value       Count 

Total Node Count     =        107 
Toggled Node Count   =        107 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (210 of 210 bins)

=================================================================================
=== File: ../tb/apb_if.sv
=================================================================================
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    206       206         0    100.00

================================Toggle Details================================

Toggle Coverage for File ../tb/apb_if.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------

Total Node Count     =        103 
Toggled Node Count   =        103 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (206 of 206 bins)

=================================================================================
=== File: ../uvc/env/apb_config.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10      0.00

================================Branch Details================================

Branch Coverage for file ../uvc/env/apb_config.sv --

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***       `uvm_object_utils(abp_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***       `uvm_object_utils(abp_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***       `uvm_object_utils(abp_config)
    2               4                    ***0***       `uvm_object_utils(abp_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***       `uvm_object_utils(abp_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***       `uvm_object_utils(abp_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              2         0         2      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/env/apb_config.sv --

----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



=================================================================================
=== File: ../uvc/env/apb_ram_agent.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2     50.00

================================Branch Details================================

Branch Coverage for file ../uvc/env/apb_ram_agent.sv --

------------------------------------IF Branch------------------------------------
    21                                         8     Count coming in to IF
    21              1                          8       if(cfg.is_active == UVM_ACTIVE)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                         8     Count coming in to IF
    32              1                          8       if(cfg.is_active == UVM_ACTIVE) begin  
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%



=================================================================================
=== File: ../uvc/env/apb_ram_driver.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        14         7         7     50.00

================================Branch Details================================

Branch Coverage for file ../uvc/env/apb_ram_driver.sv --

------------------------------------IF Branch------------------------------------
    16                                         8     Count coming in to IF
    16              1                    ***0***           if(!uvm_config_db#(virtual apb_if)::get(this,"","vif",vif))//uvm_test_top.env.agent.drv.aif
                                               8     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***           `uvm_error("drv","Unable to access Interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                        40     Count coming in to IF
    32              1                         40          `uvm_info("DRV", "System Reset : Start of Simulation", UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    44                                      1456     Count coming in to IF
    44              1                         30                        if(tr.op ==  rst)
    55              1                        803                       else if(tr.op == writed)
    70              1                        623                           else if(tr.op ==  readd)
                                         ***0***     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    64                                       803     Count coming in to IF
    64              1                        803          `uvm_info("DRV", $sformatf("mode:%0s, addr:%0d, wdata:%0d, rdata:%0d, slverr:%0d",tr.op.name(),tr.PADDR,tr.PWDATA,tr.PRDATA,tr.PSLVERR), UVM_NONE);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    78                                       623     Count coming in to IF
    78              1                        623          `uvm_info("DRV", $sformatf("mode:%0s, addr:%0d, wdata:%0d, rdata:%0d, slverr:%0d",tr.op.name(),tr.PADDR,tr.PWDATA,tr.PRDATA,tr.PSLVERR), UVM_NONE);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              3         2         1     66.66

================================Condition Details================================

Condition Coverage for file ../uvc/env/apb_ram_driver.sv --

----------------Focused Condition View-------------------
Line       44 Item    1  (this.tr.op == rst)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       55 Item    1  (this.tr.op == writed)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       70 Item    1  (this.tr.op == readd)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.tr.op == readd)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (this.tr.op == readd)_0  -                             
  Row   2:          6  (this.tr.op == readd)_1  -                             



=================================================================================
=== File: ../uvc/env/apb_ram_monitor.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        13         9         4     69.23

================================Branch Details================================

Branch Coverage for file ../uvc/env/apb_ram_monitor.sv --

------------------------------------IF Branch------------------------------------
    17                                         8     Count coming in to IF
    17              1                    ***0***           if(!uvm_config_db#(virtual apb_if)::get(this,"","vif",vif))//uvm_test_top.env.agent.drv.aif
                                               8     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              1                    ***0***             `uvm_error("MON","Unable to access Interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    25                                      4383     Count coming in to IF
    25              1                         84             if (!vif.presetn) begin
    31              1                       1426             else if (vif.psel && vif.penable && vif.pready) begin
                                            2873     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                      1426     Count coming in to IF
    37              1                        803                 collected_tr.op      = (vif.pwrite) ? writed : readd;
    37              2                        623                 collected_tr.op      = (vif.pwrite) ? writed : readd;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                      1426     Count coming in to IF
    40              1                        803                 if (vif.pwrite) 
    42              1                        623                 else            
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                      1426     Count coming in to IF
    45              1                    ***0***                 `uvm_info("MON", $sformatf("Collected: addr:%0d, pslverr:%0b", collected_tr.PADDR, collected_tr.PSLVERR), UVM_HIGH)
                                            1426     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              3         2         1     66.66

================================Condition Details================================

Condition Coverage for file ../uvc/env/apb_ram_monitor.sv --

----------------Focused Condition View-------------------
Line       31 Item    1  (this.vif.psel && this.vif.penable && this.vif.pready)
Condition totals: 2 of 3 input terms covered = 66.66%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
     this.vif.psel         N  '_0' not hit             Hit '_0'
  this.vif.penable         Y
   this.vif.pready         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  this.vif.psel_0       -                             
  Row   2:          8  this.vif.psel_1       (this.vif.penable && this.vif.pready)
  Row   3:          8  this.vif.penable_0    this.vif.psel                 
  Row   4:          8  this.vif.penable_1    (this.vif.psel && this.vif.pready)
  Row   5:          8  this.vif.pready_0     (this.vif.psel && this.vif.penable)
  Row   6:          8  this.vif.pready_1     (this.vif.psel && this.vif.penable)



=================================================================================
=== File: ../uvc/env/apb_ram_scoreboard.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        22        13         9     59.09

================================Branch Details================================

Branch Coverage for file ../uvc/env/apb_ram_scoreboard.sv --

------------------------------------IF Branch------------------------------------
    21                                      1510     Count coming in to IF
    21              1                         84         if(tr.op == rst)
    25              1                        803         else if (tr.op == writed)
    37              1                        623         else if (tr.op == readd)
                                         ***0***     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    23                                        84     Count coming in to IF
    23              1                         84                     `uvm_info("SCO", "SYSTEM RESET DETECTED", UVM_NONE);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                       803     Count coming in to IF
    27              1                        303                 if(tr.PSLVERR == 1'b1)
    31              1                        500                   else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    29                                       303     Count coming in to IF
    29              1                        303                       `uvm_info("SCO", "SLV ERROR during WRITE OP", UVM_NONE);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    34                                       500     Count coming in to IF
    34              1                        500                       `uvm_info("SCO", $sformatf("DATA WRITE OP  addr:%0d, wdata:%0d arr_wr:%0d",tr.PADDR,tr.PWDATA,  arr[tr.PADDR]), UVM_NONE);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                       623     Count coming in to IF
    39              1                        303                if(tr.PSLVERR == 1'b1)
    43              1                        320                   else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                       303     Count coming in to IF
    41              1                        303                       `uvm_info("SCO", "SLV ERROR during READ OP", UVM_NONE);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    46                                       320     Count coming in to IF
    46              1                        320                      		 if (data_rd == tr.PRDATA)
    48              1                    ***0***                              else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                       320     Count coming in to IF
    47              1                        320                      			 `uvm_info("SCO", $sformatf("DATA MATCHED : addr:%0d, rdata:%0d",tr.PADDR,tr.PRDATA), UVM_NONE)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              1                    ***0***                                `uvm_info("SCO",$sformatf("TEST FAILED : addr:%0d, rdata:%0d data_rd_arr:%0d",tr.PADDR,tr.PRDATA,data_rd), UVM_NONE) 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              4         2         2     50.00

================================Condition Details================================

Condition Coverage for file ../uvc/env/apb_ram_scoreboard.sv --

----------------Focused Condition View-------------------
Line       21 Item    1  (tr.op == rst)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       25 Item    1  (tr.op == writed)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       37 Item    1  (tr.op == readd)
Condition totals: 0 of 1 input term covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (tr.op == readd)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (tr.op == readd)_0    -                             
  Row   2:          6  (tr.op == readd)_1    -                             

----------------Focused Condition View-------------------
Line       46 Item    1  (this.data_rd == tr.PRDATA)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.data_rd == tr.PRDATA)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  (this.data_rd == tr.PRDATA)_0  -                             
  Row   2:          5  (this.data_rd == tr.PRDATA)_1  -                             



=================================================================================
=== File: ../uvc/seq/apb_ram_seq.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10      0.00

================================Branch Details================================

Branch Coverage for file ../uvc/seq/apb_ram_seq.sv --

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***       `uvm_object_utils(apb_ram_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***       `uvm_object_utils(apb_ram_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***       `uvm_object_utils(apb_ram_seq)
    2               4                    ***0***       `uvm_object_utils(apb_ram_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***       `uvm_object_utils(apb_ram_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***       `uvm_object_utils(apb_ram_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              2         0         2      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/seq/apb_ram_seq.sv --

----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



=================================================================================
=== File: ../uvc/seq/read_err_seq.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10      0.00

================================Branch Details================================

Branch Coverage for file ../uvc/seq/read_err_seq.sv --

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***       `uvm_object_utils(read_err_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***       `uvm_object_utils(read_err_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***       `uvm_object_utils(read_err_seq)
    2               4                    ***0***       `uvm_object_utils(read_err_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***       `uvm_object_utils(read_err_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***       `uvm_object_utils(read_err_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              2         0         2      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/seq/read_err_seq.sv --

----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



=================================================================================
=== File: ../uvc/seq/read_seq.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10      0.00

================================Branch Details================================

Branch Coverage for file ../uvc/seq/read_seq.sv --

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***       `uvm_object_utils(read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***       `uvm_object_utils(read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***       `uvm_object_utils(read_seq)
    2               4                    ***0***       `uvm_object_utils(read_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***       `uvm_object_utils(read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***       `uvm_object_utils(read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              2         0         2      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/seq/read_seq.sv --

----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



=================================================================================
=== File: ../uvc/seq/reset_dut_seq.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10      0.00

================================Branch Details================================

Branch Coverage for file ../uvc/seq/reset_dut_seq.sv --

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               1                    ***0***       `uvm_object_utils(reset_dut_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               2                    ***0***       `uvm_object_utils(reset_dut_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               3                    ***0***       `uvm_object_utils(reset_dut_seq)
    3               4                    ***0***       `uvm_object_utils(reset_dut_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               5                    ***0***       `uvm_object_utils(reset_dut_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               6                    ***0***       `uvm_object_utils(reset_dut_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              2         0         2      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/seq/reset_dut_seq.sv --

----------------Focused Condition View-------------------
Line       3 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       3 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



=================================================================================
=== File: ../uvc/seq/transaction.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                       157         0       157      0.00

================================Branch Details================================

Branch Coverage for file ../uvc/seq/transaction.sv --

------------------------------------IF Branch------------------------------------
    14                                   ***0***     Count coming in to IF
    14              1                    ***0***         `uvm_object_utils_begin(transaction)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    14                                   ***0***     Count coming in to IF
    14              2                    ***0***         `uvm_object_utils_begin(transaction)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    14                                   ***0***     Count coming in to IF
    14              3                    ***0***         `uvm_object_utils_begin(transaction)
    14              4                    ***0***         `uvm_object_utils_begin(transaction)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    14                                   ***0***     Count coming in to IF
    14              5                    ***0***         `uvm_object_utils_begin(transaction)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    14                                   ***0***     Count coming in to IF
    14              6                    ***0***         `uvm_object_utils_begin(transaction)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    15                                   ***0***     Count coming in to CASE
    15              2                    ***0***             `uvm_field_int (PWRITE,  UVM_ALL_ON)
    15              3                    ***0***     
    15              5                    ***0***     
    15              9                    ***0***     
    15             10                    ***0***     
    15             11                    ***0***     
    15             12                    ***0***     
    15             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    15                                   ***0***     Count coming in to IF
    15              4                    ***0***             `uvm_field_int (PWRITE,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    15                                   ***0***     Count coming in to IF
    15              6                    ***0***             `uvm_field_int (PWRITE,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    15                                   ***0***     Count coming in to IF
    15              7                    ***0***             `uvm_field_int (PWRITE,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    15                                   ***0***     Count coming in to IF
    15              8                    ***0***             `uvm_field_int (PWRITE,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    15                                   ***0***     Count coming in to IF
    15             14                    ***0***             `uvm_field_int (PWRITE,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    15                                   ***0***     Count coming in to IF
    15             15                    ***0***             `uvm_field_int (PWRITE,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    16                                   ***0***     Count coming in to CASE
    16              2                    ***0***             `uvm_field_int (PWDATA,  UVM_ALL_ON)
    16              3                    ***0***     
    16              5                    ***0***     
    16              9                    ***0***     
    16             10                    ***0***     
    16             11                    ***0***     
    16             12                    ***0***     
    16             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16              4                    ***0***             `uvm_field_int (PWDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16              6                    ***0***             `uvm_field_int (PWDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16              7                    ***0***             `uvm_field_int (PWDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16              8                    ***0***             `uvm_field_int (PWDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16             14                    ***0***             `uvm_field_int (PWDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16             15                    ***0***             `uvm_field_int (PWDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    17                                   ***0***     Count coming in to CASE
    17              2                    ***0***             `uvm_field_int (PADDR,   UVM_ALL_ON)
    17              3                    ***0***     
    17              5                    ***0***     
    17              9                    ***0***     
    17             10                    ***0***     
    17             11                    ***0***     
    17             12                    ***0***     
    17             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              4                    ***0***             `uvm_field_int (PADDR,   UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              6                    ***0***             `uvm_field_int (PADDR,   UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              7                    ***0***             `uvm_field_int (PADDR,   UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              8                    ***0***             `uvm_field_int (PADDR,   UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17             14                    ***0***             `uvm_field_int (PADDR,   UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17             15                    ***0***             `uvm_field_int (PADDR,   UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    18                                   ***0***     Count coming in to CASE
    18              2                    ***0***             `uvm_field_int (PREADY,  UVM_ALL_ON)
    18              3                    ***0***     
    18              5                    ***0***     
    18              9                    ***0***     
    18             10                    ***0***     
    18             11                    ***0***     
    18             12                    ***0***     
    18             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              4                    ***0***             `uvm_field_int (PREADY,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              6                    ***0***             `uvm_field_int (PREADY,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              7                    ***0***             `uvm_field_int (PREADY,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              8                    ***0***             `uvm_field_int (PREADY,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18             14                    ***0***             `uvm_field_int (PREADY,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18             15                    ***0***             `uvm_field_int (PREADY,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    19                                   ***0***     Count coming in to CASE
    19              2                    ***0***             `uvm_field_int (PSLVERR, UVM_ALL_ON)
    19              3                    ***0***     
    19              5                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    19             11                    ***0***     
    19             12                    ***0***     
    19             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              4                    ***0***             `uvm_field_int (PSLVERR, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***             `uvm_field_int (PSLVERR, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              7                    ***0***             `uvm_field_int (PSLVERR, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              8                    ***0***             `uvm_field_int (PSLVERR, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19             14                    ***0***             `uvm_field_int (PSLVERR, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19             15                    ***0***             `uvm_field_int (PSLVERR, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    20                                   ***0***     Count coming in to CASE
    20              2                    ***0***             `uvm_field_int (PRDATA,  UVM_ALL_ON)
    20              3                    ***0***     
    20              5                    ***0***     
    20              9                    ***0***     
    20             10                    ***0***     
    20             11                    ***0***     
    20             12                    ***0***     
    20             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              4                    ***0***             `uvm_field_int (PRDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              6                    ***0***             `uvm_field_int (PRDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              7                    ***0***             `uvm_field_int (PRDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              8                    ***0***             `uvm_field_int (PRDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20             14                    ***0***             `uvm_field_int (PRDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20             15                    ***0***             `uvm_field_int (PRDATA,  UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    21                                   ***0***     Count coming in to CASE
    21              2                    ***0***             `uvm_field_enum(oper_mode, op, UVM_DEFAULT)
    21              3                    ***0***     
    21              5                    ***0***     
    21              9                    ***0***     
    21             10                    ***0***     
    21             11                    ***0***     
    21             12                    ***0***     
    21             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              4                    ***0***             `uvm_field_enum(oper_mode, op, UVM_DEFAULT)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              6                    ***0***             `uvm_field_enum(oper_mode, op, UVM_DEFAULT)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              7                    ***0***             `uvm_field_enum(oper_mode, op, UVM_DEFAULT)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              8                    ***0***             `uvm_field_enum(oper_mode, op, UVM_DEFAULT)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21             14                    ***0***             `uvm_field_enum(oper_mode, op, UVM_DEFAULT)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21             15                    ***0***             `uvm_field_enum(oper_mode, op, UVM_DEFAULT)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms             30         0        30      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/seq/transaction.sv --

----------------Focused Condition View-------------------
Line       14 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       14 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       15 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       15 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       15 Item    3  (this.PWRITE !== local_data__.PWRITE)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.PWRITE !== local_data__.PWRITE)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.PWRITE !== local_data__.PWRITE)_0  -                             
  Row   2:    ***0***  (this.PWRITE !== local_data__.PWRITE)_1  -                             

----------------Focused Condition View-------------------
Line       15 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       16 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       16 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       16 Item    3  (this.PWDATA !== local_data__.PWDATA)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.PWDATA !== local_data__.PWDATA)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.PWDATA !== local_data__.PWDATA)_0  -                             
  Row   2:    ***0***  (this.PWDATA !== local_data__.PWDATA)_1  -                             

----------------Focused Condition View-------------------
Line       16 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       17 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       17 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       17 Item    3  (this.PADDR !== local_data__.PADDR)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (this.PADDR !== local_data__.PADDR)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (this.PADDR !== local_data__.PADDR)_0  -                             
  Row   2:    ***0***  (this.PADDR !== local_data__.PADDR)_1  -                             

----------------Focused Condition View-------------------
Line       17 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       18 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       18 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       18 Item    3  (this.PREADY !== local_data__.PREADY)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.PREADY !== local_data__.PREADY)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.PREADY !== local_data__.PREADY)_0  -                             
  Row   2:    ***0***  (this.PREADY !== local_data__.PREADY)_1  -                             

----------------Focused Condition View-------------------
Line       18 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       19 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       19 Item    3  (this.PSLVERR !== local_data__.PSLVERR)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (this.PSLVERR !== local_data__.PSLVERR)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (this.PSLVERR !== local_data__.PSLVERR)_0  -                             
  Row   2:    ***0***  (this.PSLVERR !== local_data__.PSLVERR)_1  -                             

----------------Focused Condition View-------------------
Line       19 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       20 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       20 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       20 Item    3  (this.PRDATA !== local_data__.PRDATA)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.PRDATA !== local_data__.PRDATA)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.PRDATA !== local_data__.PRDATA)_0  -                             
  Row   2:    ***0***  (this.PRDATA !== local_data__.PRDATA)_1  -                             

----------------Focused Condition View-------------------
Line       20 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       21 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       21 Item    3  (this.op !== local_data__.op)
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (this.op !== local_data__.op)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:    ***0***  (this.op !== local_data__.op)_0  -                             
  Row   2:    ***0***  (this.op !== local_data__.op)_1  -                             

----------------Focused Condition View-------------------
Line       21 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             



=================================================================================
=== File: ../uvc/seq/wr_bulk_rd_bulk_seq.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10      0.00

================================Branch Details================================

Branch Coverage for file ../uvc/seq/wr_bulk_rd_bulk_seq.sv --

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***       `uvm_object_utils(wr_bulk_rd_bulk_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***       `uvm_object_utils(wr_bulk_rd_bulk_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***       `uvm_object_utils(wr_bulk_rd_bulk_seq)
    2               4                    ***0***       `uvm_object_utils(wr_bulk_rd_bulk_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***       `uvm_object_utils(wr_bulk_rd_bulk_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***       `uvm_object_utils(wr_bulk_rd_bulk_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              2         0         2      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/seq/wr_bulk_rd_bulk_seq.sv --

----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



=================================================================================
=== File: ../uvc/seq/wr_rd_seq.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10      0.00

================================Branch Details================================

Branch Coverage for file ../uvc/seq/wr_rd_seq.sv --

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***       `uvm_object_utils(wr_rd_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***       `uvm_object_utils(wr_rd_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***       `uvm_object_utils(wr_rd_seq)
    2               4                    ***0***       `uvm_object_utils(wr_rd_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***       `uvm_object_utils(wr_rd_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***       `uvm_object_utils(wr_rd_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              2         0         2      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/seq/wr_rd_seq.sv --

----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



=================================================================================
=== File: ../uvc/seq/write_err_seq.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10      0.00

================================Branch Details================================

Branch Coverage for file ../uvc/seq/write_err_seq.sv --

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               1                    ***0***       `uvm_object_utils(write_err_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               2                    ***0***       `uvm_object_utils(write_err_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               3                    ***0***       `uvm_object_utils(write_err_seq)
    3               4                    ***0***       `uvm_object_utils(write_err_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               5                    ***0***       `uvm_object_utils(write_err_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               6                    ***0***       `uvm_object_utils(write_err_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              2         0         2      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/seq/write_err_seq.sv --

----------------Focused Condition View-------------------
Line       3 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       3 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



=================================================================================
=== File: ../uvc/seq/write_seq.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10      0.00

================================Branch Details================================

Branch Coverage for file ../uvc/seq/write_seq.sv --

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               1                    ***0***       `uvm_object_utils(write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               2                    ***0***       `uvm_object_utils(write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               3                    ***0***       `uvm_object_utils(write_seq)
    2               4                    ***0***       `uvm_object_utils(write_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               5                    ***0***       `uvm_object_utils(write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    2                                    ***0***     Count coming in to IF
    2               6                    ***0***       `uvm_object_utils(write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              2         0         2      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/seq/write_seq.sv --

----------------Focused Condition View-------------------
Line       2 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       2 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



=================================================================================
=== File: ../uvc/tests/base_test.sv
=================================================================================
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         2         4     33.33

================================Branch Details================================

Branch Coverage for file ../uvc/tests/base_test.sv --

------------------------------------IF Branch------------------------------------
    39                                         8     Count coming in to IF
    39              1                          8             if (err_cnt == 0) begin
    41              1                    ***0***             end else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                         8     Count coming in to IF
    40              1                          8                 `uvm_info("BASE_TEST", "*** TEST PASSED ***", UVM_NONE)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***                 `uvm_info("BASE_TEST", "*** TEST FAILED ***", UVM_NONE)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              1         0         1      0.00

================================Condition Details================================

Condition Coverage for file ../uvc/tests/base_test.sv --

----------------Focused Condition View-------------------
Line       39 Item    1  (err_cnt == 0)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (err_cnt == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (err_cnt == 0)_0      -                             
  Row   2:          8  (err_cnt == 0)_1      -                             



COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /apb_ram_pkg/apb_ram_coverage/cov_inst          100.00%        100    Covered              
    covered/total bins:                                   104        104                      
    missing/total bins:                                     0        104                      
    % Hit:                                            100.00%        100                      
    Coverpoint cov_inst::CP_OP                        100.00%        100    Covered              
        covered/total bins:                                 3          3                      
        missing/total bins:                                 0          3                      
        % Hit:                                        100.00%        100                      
        bin read                                          623          1    Covered              
        bin write                                         803          1    Covered              
        bin reset                                          84          1    Covered              
    Coverpoint cov_inst::CP_ADDR                      100.00%        100    Covered              
        covered/total bins:                                33         33                      
        missing/total bins:                                 0         33                      
        % Hit:                                        100.00%        100                      
        bin valid[0]                                      114          1    Covered              
        bin valid[1]                                       21          1    Covered              
        bin valid[2]                                       25          1    Covered              
        bin valid[3]                                       25          1    Covered              
        bin valid[4]                                       36          1    Covered              
        bin valid[5]                                       22          1    Covered              
        bin valid[6]                                       31          1    Covered              
        bin valid[7]                                       20          1    Covered              
        bin valid[8]                                       26          1    Covered              
        bin valid[9]                                       21          1    Covered              
        bin valid[10]                                      39          1    Covered              
        bin valid[11]                                      28          1    Covered              
        bin valid[12]                                      19          1    Covered              
        bin valid[13]                                      38          1    Covered              
        bin valid[14]                                      33          1    Covered              
        bin valid[15]                                      37          1    Covered              
        bin valid[16]                                      30          1    Covered              
        bin valid[17]                                      19          1    Covered              
        bin valid[18]                                      24          1    Covered              
        bin valid[19]                                      24          1    Covered              
        bin valid[20]                                      25          1    Covered              
        bin valid[21]                                      25          1    Covered              
        bin valid[22]                                      28          1    Covered              
        bin valid[23]                                      12          1    Covered              
        bin valid[24]                                      24          1    Covered              
        bin valid[25]                                      24          1    Covered              
        bin valid[26]                                      19          1    Covered              
        bin valid[27]                                      21          1    Covered              
        bin valid[28]                                      30          1    Covered              
        bin valid[29]                                      23          1    Covered              
        bin valid[30]                                      24          1    Covered              
        bin valid[31]                                      17          1    Covered              
        bin invalid                                       606          1    Covered              
    Coverpoint cov_inst::CP_PSLVERR                   100.00%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                        100.00%        100                      
        bin no_err                                        904          1    Covered              
        bin has_err                                       606          1    Covered              
    Cross cov_inst::X_RW_ADDR                         100.00%        100    Covered              
        covered/total bins:                                65         65                      
        missing/total bins:                                 0         65                      
        % Hit:                                        100.00%        100                      
        bin <read,valid[0]>                                12          1    Covered              
        ignore_bin reset_op                                84               Occurred             
        bin addr_error                                    606          1    Covered              
        bin <read,valid[9]>                                 5          1    Covered              
        bin <read,valid[8]>                                 7          1    Covered              
        bin <read,valid[28]>                               11          1    Covered              
        bin <write,valid[0]>                               18          1    Covered              
        bin <read,valid[16]>                               13          1    Covered              
        bin <write,valid[16]>                              17          1    Covered              
        bin <write,valid[8]>                               19          1    Covered              
        bin <write,valid[24]>                              11          1    Covered              
        bin <write,valid[4]>                               24          1    Covered              
        bin <write,valid[20]>                              12          1    Covered              
        bin <write,valid[12]>                              13          1    Covered              
        bin <write,valid[28]>                              19          1    Covered              
        bin <write,valid[2]>                               15          1    Covered              
        bin <write,valid[18]>                              17          1    Covered              
        bin <read,valid[10]>                               15          1    Covered              
        bin <write,valid[10]>                              24          1    Covered              
        bin <write,valid[26]>                               9          1    Covered              
        bin <write,valid[6]>                               25          1    Covered              
        bin <read,valid[22]>                               14          1    Covered              
        bin <write,valid[22]>                              14          1    Covered              
        bin <write,valid[14]>                              24          1    Covered              
        bin <write,valid[30]>                              16          1    Covered              
        bin <write,valid[17]>                              16          1    Covered              
        bin <write,valid[9]>                               16          1    Covered              
        bin <read,valid[25]>                               11          1    Covered              
        bin <write,valid[25]>                              13          1    Covered              
        bin <read,valid[5]>                                12          1    Covered              
        bin <write,valid[5]>                               10          1    Covered              
        bin <write,valid[21]>                              16          1    Covered              
        bin <read,valid[13]>                               10          1    Covered              
        bin <write,valid[13]>                              28          1    Covered              
        bin <read,valid[29]>                               12          1    Covered              
        bin <write,valid[29]>                              11          1    Covered              
        bin <write,valid[3]>                               16          1    Covered              
        bin <read,valid[19]>                               11          1    Covered              
        bin <write,valid[19]>                              13          1    Covered              
        bin <read,valid[11]>                               16          1    Covered              
        bin <write,valid[11]>                              12          1    Covered              
        bin <read,valid[27]>                               11          1    Covered              
        bin <write,valid[27]>                              10          1    Covered              
        bin <read,valid[7]>                                 8          1    Covered              
        bin <write,valid[7]>                               12          1    Covered              
        bin <write,valid[23]>                               7          1    Covered              
        bin <read,valid[15]>                               14          1    Covered              
        bin <write,valid[15]>                              23          1    Covered              
        bin <write,valid[31]>                              11          1    Covered              
        bin <read,valid[24]>                               13          1    Covered              
        bin <read,valid[4]>                                12          1    Covered              
        bin <read,valid[20]>                               13          1    Covered              
        bin <read,valid[12]>                                6          1    Covered              
        bin <read,valid[2]>                                10          1    Covered              
        bin <read,valid[18]>                                7          1    Covered              
        bin <read,valid[26]>                               10          1    Covered              
        bin <read,valid[6]>                                 6          1    Covered              
        bin <read,valid[14]>                                9          1    Covered              
        bin <read,valid[30]>                                8          1    Covered              
        bin <read,valid[1]>                                12          1    Covered              
        bin <write,valid[1]>                                9          1    Covered              
        bin <read,valid[17]>                                3          1    Covered              
        bin <read,valid[21]>                                9          1    Covered              
        bin <read,valid[3]>                                 9          1    Covered              
        bin <read,valid[23]>                                5          1    Covered              
        bin <read,valid[31]>                                6          1    Covered              
    Cross cov_inst::X_ERR_VALIDATION                  100.00%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                        100.00%        100                      
        illegal_bin unexpected_err                          0               ZERO                 
        ignore_bin ignore_valid_no_err                    904               Occurred             
        ignore_bin ignore_invalid_no_err                    0               ZERO                 
        bin pslverr_hit                                   606          1    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/apb_ram_pkg/apb_ram_seq/body/#ublk#137039735#11/immed__26
                     ../uvc/seq/apb_ram_seq.sv(26)
                                                        0          1
/apb_ram_pkg/apb_ram_seq/body/#ublk#137039735#11/immed__17
                     ../uvc/seq/apb_ram_seq.sv(17)
                                                        0          1
/apb_ram_pkg/write_seq/body/#ublk#137039735#12/immed__17
                     ../uvc/seq/write_seq.sv(17)
                                                        0          1
/apb_ram_pkg/read_seq/body/#ublk#137039735#12/immed__17
                     ../uvc/seq/read_seq.sv(17)
                                                        0          1
/apb_ram_pkg/wr_rd_seq/body/#ublk#137039735#12/immed__23
                     ../uvc/seq/wr_rd_seq.sv(23)
                                                        0          1
/apb_ram_pkg/wr_rd_seq/body/#ublk#137039735#12/immed__18
                     ../uvc/seq/wr_rd_seq.sv(18)
                                                        0          1
/apb_ram_pkg/write_err_seq/body/#ublk#137039735#13/immed__19
                     ../uvc/seq/write_err_seq.sv(19)
                                                        0          1
/apb_ram_pkg/read_err_seq/body/#ublk#137039735#12/immed__18
                     ../uvc/seq/read_err_seq.sv(18)
                                                        0          1
/apb_ram_pkg/reset_dut_seq/body/#ublk#137039735#14/immed__26
                     ../uvc/seq/reset_dut_seq.sv(26)
                                                        0          1
/apb_ram_pkg/reset_dut_seq/body/#ublk#137039735#14/immed__20
                     ../uvc/seq/reset_dut_seq.sv(20)
                                                        0          1
/apb_ram_pkg/wr_bulk_rd_bulk_seq/body/#ublk#137039735#12/immed__18
                     ../uvc/seq/wr_bulk_rd_bulk_seq.sv(18)
                                                        0          1
/apb_ram_pkg/wr_bulk_rd_bulk_seq/body/#ublk#137039735#26/immed__32
                     ../uvc/seq/wr_bulk_rd_bulk_seq.sv(32)
                                                        0          1

Total Coverage By File (code coverage only, filtered view): 55.93%

