INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SUXP/Desktop/ov7725/video_cap/project_1/project_1.srcs/sources_1/new/ov7725_data_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7725_data_sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SUXP/Desktop/ov7725/video_cap/project_1/project_1.srcs/sim_1/new/tb_ov7725_data_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ov7725_data_sample
