
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : impl1

# Written on Tue Dec 17 19:14:31 2024

##### DESIGN INFO #######################################################

Top View:                "df1_lidar_top"
Constraint File(s):      "D:\FreeWork\df1_demo\df1_lidar_top\prj\df1_lidar.sdc"




##### SUMMARY ############################################################

Found 4 issues in 4 out of 4 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                Ending                                  |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  System                                  |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                  w_pll_50m                               |     20.000           |     No paths         |     No paths         |     No paths                         
System                                  w_pll_100m                              |     10.000           |     No paths         |     No paths         |     No paths                         
System                                  eth_pll|CLKOS_inferred_clock            |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                  df1_lidar_top|i_ethphy_refclk           |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                  ddr3_sdram_mem_top_ddr3_ipcore|sclk     |     1000.000         |     No paths         |     No paths         |     No paths                         
w_pll_50m                               System                                  |     20.000           |     No paths         |     No paths         |     No paths                         
w_pll_50m                               w_pll_50m                               |     20.000           |     No paths         |     No paths         |     No paths                         
w_pll_50m                               w_pll_100m                              |     10.000           |     No paths         |     No paths         |     No paths                         
w_pll_100m                              System                                  |     10.000           |     No paths         |     No paths         |     No paths                         
w_pll_100m                              w_pll_50m                               |     10.000           |     No paths         |     No paths         |     No paths                         
w_pll_100m                              w_pll_100m                              |     10.000           |     No paths         |     No paths         |     No paths                         
w_pll_100m                              eth_pll|CLKOS_inferred_clock            |     Diff grp         |     No paths         |     No paths         |     No paths                         
w_pll_100m                              df1_lidar_top|i_ethphy_refclk           |     Diff grp         |     No paths         |     No paths         |     No paths                         
w_pll_100m                              ddr3_sdram_mem_top_ddr3_ipcore|sclk     |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_clk_50m                 System                                  |     1000.000         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_clk_50m                 w_pll_50m                               |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_clk_50m                 w_pll_100m                              |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_clk_50m                 df1_lidar_top|i_clk_50m                 |     1000.000         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_clk_50m                 eth_pll|CLKOS_inferred_clock            |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_clk_50m                 df1_lidar_top|i_ethphy_refclk           |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_clk_50m                 ddr3_sdram_mem_top_ddr3_ipcore|sclk     |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_gpx2_lvds_lclkout       w_pll_100m                              |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_gpx2_lvds_lclkout       df1_lidar_top|i_gpx2_lvds_lclkout       |     1000.000         |     No paths         |     No paths         |     No paths                         
eth_pll|CLKOS_inferred_clock            System                                  |     1000.000         |     No paths         |     No paths         |     No paths                         
eth_pll|CLKOS_inferred_clock            w_pll_100m                              |     Diff grp         |     No paths         |     No paths         |     No paths                         
eth_pll|CLKOS_inferred_clock            eth_pll|CLKOS_inferred_clock            |     1000.000         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_ethphy_refclk           System                                  |     1000.000         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_ethphy_refclk           w_pll_100m                              |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|i_ethphy_refclk           df1_lidar_top|i_ethphy_refclk           |     1000.000         |     No paths         |     No paths         |     No paths                         
ddr3_sdram_mem_top_ddr3_ipcore|sclk     System                                  |     1000.000         |     No paths         |     No paths         |     No paths                         
ddr3_sdram_mem_top_ddr3_ipcore|sclk     w_pll_100m                              |     Diff grp         |     No paths         |     No paths         |     No paths                         
ddr3_sdram_mem_top_ddr3_ipcore|sclk     ddr3_sdram_mem_top_ddr3_ipcore|sclk     |     1000.000         |     No paths         |     No paths         |     No paths                         
===========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:em_ddr_addr[0]
p:em_ddr_addr[1]
p:em_ddr_addr[2]
p:em_ddr_addr[3]
p:em_ddr_addr[4]
p:em_ddr_addr[5]
p:em_ddr_addr[6]
p:em_ddr_addr[7]
p:em_ddr_addr[8]
p:em_ddr_addr[9]
p:em_ddr_addr[10]
p:em_ddr_addr[11]
p:em_ddr_addr[12]
p:em_ddr_addr[13]
p:em_ddr_ba[0]
p:em_ddr_ba[1]
p:em_ddr_ba[2]
p:em_ddr_cas_n
p:em_ddr_cke
p:em_ddr_clk
p:em_ddr_cs_n
p:em_ddr_data[0] (bidir end point)
p:em_ddr_data[0] (bidir start point)
p:em_ddr_data[1] (bidir end point)
p:em_ddr_data[1] (bidir start point)
p:em_ddr_data[2] (bidir end point)
p:em_ddr_data[2] (bidir start point)
p:em_ddr_data[3] (bidir end point)
p:em_ddr_data[3] (bidir start point)
p:em_ddr_data[4] (bidir end point)
p:em_ddr_data[4] (bidir start point)
p:em_ddr_data[5] (bidir end point)
p:em_ddr_data[5] (bidir start point)
p:em_ddr_data[6] (bidir end point)
p:em_ddr_data[6] (bidir start point)
p:em_ddr_data[7] (bidir end point)
p:em_ddr_data[7] (bidir start point)
p:em_ddr_data[8] (bidir end point)
p:em_ddr_data[8] (bidir start point)
p:em_ddr_data[9] (bidir end point)
p:em_ddr_data[9] (bidir start point)
p:em_ddr_data[10] (bidir end point)
p:em_ddr_data[10] (bidir start point)
p:em_ddr_data[11] (bidir end point)
p:em_ddr_data[11] (bidir start point)
p:em_ddr_data[12] (bidir end point)
p:em_ddr_data[12] (bidir start point)
p:em_ddr_data[13] (bidir end point)
p:em_ddr_data[13] (bidir start point)
p:em_ddr_data[14] (bidir end point)
p:em_ddr_data[14] (bidir start point)
p:em_ddr_data[15] (bidir end point)
p:em_ddr_data[15] (bidir start point)
p:em_ddr_dm[0]
p:em_ddr_dm[1]
p:em_ddr_dqs[0] (bidir end point)
p:em_ddr_dqs[0] (bidir start point)
p:em_ddr_dqs[1] (bidir end point)
p:em_ddr_dqs[1] (bidir start point)
p:em_ddr_odt
p:em_ddr_ras_n
p:em_ddr_reset_n
p:em_ddr_we_n
p:i_adc_sda
p:i_code_sigin1
p:i_code_sigin2
p:i_ddrclk_100m
p:i_ethphy_rxd[0]
p:i_ethphy_rxd[1]
p:i_ethphy_rxdv
p:i_flash_miso
p:i_gpx2_lvds_frame[0]
p:i_gpx2_lvds_frame[1]
p:i_gpx2_lvds_frame[2]
p:i_gpx2_lvds_sdo[0]
p:i_gpx2_lvds_sdo[1]
p:i_gpx2_lvds_sdo[2]
p:i_motor_fg1
p:i_motor_fg2
p:i_motor_rd1
p:i_motor_rd2
p:i_rst_n
p:i_tdc_interrupt
p:i_tdc_spi_miso
p:io_phy_mdio (bidir end point)
p:io_phy_mdio (bidir start point)
p:o_adc_cs1
p:o_adc_cs2
p:o_adc_sclk
p:o_da_pwm
p:o_disable_tdc
p:o_ethphy_txd[0]
p:o_ethphy_txd[1]
p:o_ethphy_txen
p:o_flash_cs
p:o_flash_mosi
p:o_hv_en
p:o_laser_str
p:o_motor_pwm1
p:o_motor_pwm2
p:o_phy_mdc
p:o_phy_reset_n
p:o_refclk_pll5m
p:o_rstidx_tdc
p:o_tdc_spi_clk
p:o_tdc_spi_mosi
p:o_tdc_spi_ssn


Inapplicable constraints
************************

create_clock -period 10 [get_pins i_ddrclk_100m]
	@E:MT511:"d:/freework/df1_demo/df1_lidar_top/prj/df1_lidar.sdc":2:0:2:0|Clock source [get_pins i_ddrclk_100m] not found in netlist: create_clock -period 10 [get_pins i_ddrclk_100m].
create_clock -period 20 [get_pins i_clk_50m]
	@E:MT511:"d:/freework/df1_demo/df1_lidar_top/prj/df1_lidar.sdc":1:0:1:0|Clock source [get_pins i_clk_50m] not found in netlist: create_clock -period 20 [get_pins i_clk_50m].

Applicable constraints with issues
**********************************

create_clock -period 10 [get_nets w_pll_100m]
	@W:Z241:"d:/freework/df1_demo/df1_lidar_top/prj/df1_lidar.sdc":4:0:4:0|Source for clock w_pll_100m should be moved to net u_pll.CLKOS connected to driving cell pin u_pll.PLLInst_0.CLKOS
create_clock -period 20 [get_nets w_pll_50m]
	@W:Z241:"d:/freework/df1_demo/df1_lidar_top/prj/df1_lidar.sdc":3:0:3:0|Source for clock w_pll_50m should be moved to net u_pll.CLKOP connected to driving cell pin u_pll.PLLInst_0.CLKOP

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
