#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555bb4546c40 .scope module, "flopenr" "flopenr" 2 61;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
P_0x555bb44f9430 .param/l "WIDTH" 0 2 61, +C4<00000000000000000000000000001000>;
o0x7f579128a018 .functor BUFZ 1, C4<z>; HiZ drive
v0x555bb4547400_0 .net "clk", 0 0, o0x7f579128a018;  0 drivers
o0x7f579128a048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555bb456ade0_0 .net "d", 7 0, o0x7f579128a048;  0 drivers
o0x7f579128a078 .functor BUFZ 1, C4<z>; HiZ drive
v0x555bb456aec0_0 .net "en", 0 0, o0x7f579128a078;  0 drivers
v0x555bb456af60_0 .var "q", 7 0;
o0x7f579128a0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555bb456b040_0 .net "reset", 0 0, o0x7f579128a0d8;  0 drivers
E_0x555bb45151b0 .event posedge, v0x555bb456b040_0, v0x555bb4547400_0;
S_0x555bb4544900 .scope module, "testbench" "testbench" 3 7;
 .timescale 0 0;
v0x555bb457c2e0_0 .var "clk", 0 0;
v0x555bb457c3a0_0 .net "dataadr", 31 0, L_0x555bb458f730;  1 drivers
v0x555bb457c570_0 .net "memwrite", 0 0, L_0x555bb457ca60;  1 drivers
v0x555bb457c610_0 .var "reset", 0 0;
v0x555bb457c6b0_0 .net "writedata", 31 0, L_0x555bb458e7d0;  1 drivers
E_0x555bb450e940 .event negedge, v0x555bb456b910_0;
S_0x555bb456b1e0 .scope module, "dut" "top" 3 17, 4 7 0, S_0x555bb4544900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x555bb457baf0_0 .net "clk", 0 0, v0x555bb457c2e0_0;  1 drivers
v0x555bb457bbb0_0 .net "dataadr", 31 0, L_0x555bb458f730;  alias, 1 drivers
v0x555bb457bc70_0 .net "instr", 31 0, L_0x555bb458faa0;  1 drivers
v0x555bb457bd10_0 .net "memwrite", 0 0, L_0x555bb457ca60;  alias, 1 drivers
v0x555bb457be40_0 .net "pc", 31 0, v0x555bb45757d0_0;  1 drivers
v0x555bb457bf90_0 .net "readdata", 31 0, L_0x555bb458fde0;  1 drivers
v0x555bb457c0e0_0 .net "reset", 0 0, v0x555bb457c610_0;  1 drivers
v0x555bb457c180_0 .net "writedata", 31 0, L_0x555bb458e7d0;  alias, 1 drivers
L_0x555bb458fb60 .part v0x555bb45757d0_0, 2, 6;
S_0x555bb456b380 .scope module, "dmem" "dmem" 4 16, 5 8 0, S_0x555bb456b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x555bb458fde0 .functor BUFZ 32, L_0x555bb458fc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555bb456b5b0 .array "RAM", 0 63, 31 0;
v0x555bb456b690_0 .net *"_s0", 31 0, L_0x555bb458fc50;  1 drivers
v0x555bb456b770_0 .net *"_s3", 29 0, L_0x555bb458fcf0;  1 drivers
v0x555bb456b830_0 .net "a", 31 0, L_0x555bb458f730;  alias, 1 drivers
v0x555bb456b910_0 .net "clk", 0 0, v0x555bb457c2e0_0;  alias, 1 drivers
v0x555bb456ba20_0 .net "rd", 31 0, L_0x555bb458fde0;  alias, 1 drivers
v0x555bb456bb00_0 .net "wd", 31 0, L_0x555bb458e7d0;  alias, 1 drivers
v0x555bb456bbe0_0 .net "we", 0 0, L_0x555bb457ca60;  alias, 1 drivers
E_0x555bb450ea80 .event posedge, v0x555bb456b910_0;
L_0x555bb458fc50 .array/port v0x555bb456b5b0, L_0x555bb458fcf0;
L_0x555bb458fcf0 .part L_0x555bb458f730, 2, 30;
S_0x555bb456bd40 .scope module, "imem" "imem" 4 15, 5 21 0, S_0x555bb456b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x555bb458faa0 .functor BUFZ 32, L_0x555bb458f8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555bb456bf30 .array "RAM", 0 63, 31 0;
v0x555bb456c010_0 .net *"_s0", 31 0, L_0x555bb458f8c0;  1 drivers
v0x555bb456c0f0_0 .net *"_s2", 7 0, L_0x555bb458f960;  1 drivers
L_0x7f5791241330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555bb456c1b0_0 .net *"_s5", 1 0, L_0x7f5791241330;  1 drivers
v0x555bb456c290_0 .net "a", 5 0, L_0x555bb458fb60;  1 drivers
v0x555bb456c3c0_0 .net "rd", 31 0, L_0x555bb458faa0;  alias, 1 drivers
L_0x555bb458f8c0 .array/port v0x555bb456bf30, L_0x555bb458f960;
L_0x555bb458f960 .concat [ 6 2 0 0], L_0x555bb458fb60, L_0x7f5791241330;
S_0x555bb456c500 .scope module, "mips" "mips" 4 14, 6 3 0, S_0x555bb456b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x555bb457a990_0 .net "alucontrol", 2 0, v0x555bb456cd70_0;  1 drivers
v0x555bb457aa70_0 .net "aluout", 31 0, L_0x555bb458f730;  alias, 1 drivers
v0x555bb457ab30_0 .net "alusrc", 0 0, L_0x555bb457c890;  1 drivers
v0x555bb457abd0_0 .net "bne", 0 0, L_0x555bb457ce30;  1 drivers
v0x555bb457ac70_0 .net "clk", 0 0, v0x555bb457c2e0_0;  alias, 1 drivers
v0x555bb457ada0_0 .net "instr", 31 0, L_0x555bb458faa0;  alias, 1 drivers
v0x555bb457ae40_0 .net "jump", 0 0, L_0x555bb457cbe0;  1 drivers
v0x555bb457af70_0 .net "memtoreg", 0 0, L_0x555bb457cb00;  1 drivers
v0x555bb457b0a0_0 .net "memwrite", 0 0, L_0x555bb457ca60;  alias, 1 drivers
v0x555bb457b1d0_0 .net "pc", 31 0, v0x555bb45757d0_0;  alias, 1 drivers
v0x555bb457b290_0 .net "pcsrc", 0 0, L_0x555bb457d0d0;  1 drivers
v0x555bb457b330_0 .net "readdata", 31 0, L_0x555bb458fde0;  alias, 1 drivers
v0x555bb457b3f0_0 .net "regdst", 0 0, L_0x555bb457c7f0;  1 drivers
v0x555bb457b520_0 .net "regwrite", 0 0, L_0x555bb457c750;  1 drivers
v0x555bb457b650_0 .net "reset", 0 0, v0x555bb457c610_0;  alias, 1 drivers
v0x555bb457b6f0_0 .net "writedata", 31 0, L_0x555bb458e7d0;  alias, 1 drivers
v0x555bb457b840_0 .net "zero", 0 0, v0x555bb4572a60_0;  1 drivers
L_0x555bb457d1d0 .part L_0x555bb458faa0, 26, 6;
L_0x555bb457d300 .part L_0x555bb458faa0, 0, 6;
S_0x555bb456c7f0 .scope module, "c" "controller" 6 15, 6 26 0, S_0x555bb456c500;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "bne"
    .port_info 11 /OUTPUT 3 "alucontrol"
L_0x555bb457cf40 .functor NOT 1, v0x555bb4572a60_0, C4<0>, C4<0>, C4<0>;
L_0x555bb457cfd0 .functor AND 1, L_0x555bb457cf40, L_0x555bb457ce30, C4<1>, C4<1>;
L_0x555bb457d060 .functor AND 1, v0x555bb4572a60_0, L_0x555bb457c930, C4<1>, C4<1>;
L_0x555bb457d0d0 .functor OR 1, L_0x555bb457cfd0, L_0x555bb457d060, C4<0>, C4<0>;
v0x555bb456dea0_0 .net *"_s0", 0 0, L_0x555bb457cf40;  1 drivers
v0x555bb456dfa0_0 .net *"_s2", 0 0, L_0x555bb457cfd0;  1 drivers
v0x555bb456e080_0 .net *"_s4", 0 0, L_0x555bb457d060;  1 drivers
v0x555bb456e170_0 .net "alucontrol", 2 0, v0x555bb456cd70_0;  alias, 1 drivers
v0x555bb456e260_0 .net "aluop", 1 0, L_0x555bb457cc80;  1 drivers
v0x555bb456e350_0 .net "alusrc", 0 0, L_0x555bb457c890;  alias, 1 drivers
v0x555bb456e3f0_0 .net "bne", 0 0, L_0x555bb457ce30;  alias, 1 drivers
v0x555bb456e490_0 .net "branch", 0 0, L_0x555bb457c930;  1 drivers
v0x555bb456e560_0 .net "funct", 5 0, L_0x555bb457d300;  1 drivers
v0x555bb456e630_0 .net "jump", 0 0, L_0x555bb457cbe0;  alias, 1 drivers
v0x555bb456e700_0 .net "memtoreg", 0 0, L_0x555bb457cb00;  alias, 1 drivers
v0x555bb456e7d0_0 .net "memwrite", 0 0, L_0x555bb457ca60;  alias, 1 drivers
v0x555bb456e870_0 .net "op", 5 0, L_0x555bb457d1d0;  1 drivers
v0x555bb456e910_0 .net "pcsrc", 0 0, L_0x555bb457d0d0;  alias, 1 drivers
v0x555bb456e9b0_0 .net "regdst", 0 0, L_0x555bb457c7f0;  alias, 1 drivers
v0x555bb456ea80_0 .net "regwrite", 0 0, L_0x555bb457c750;  alias, 1 drivers
v0x555bb456eb50_0 .net "zero", 0 0, v0x555bb4572a60_0;  alias, 1 drivers
S_0x555bb456caf0 .scope module, "ad" "aludec" 6 40, 6 74 0, S_0x555bb456c7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x555bb456cd70_0 .var "alucontrol", 2 0;
v0x555bb456ce70_0 .net "aluop", 1 0, L_0x555bb457cc80;  alias, 1 drivers
v0x555bb456cf50_0 .net "funct", 5 0, L_0x555bb457d300;  alias, 1 drivers
E_0x555bb450ede0 .event edge, v0x555bb456ce70_0, v0x555bb456cf50_0;
S_0x555bb456d0c0 .scope module, "md" "maindec" 6 37, 6 46 0, S_0x555bb456c7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 1 "bne"
    .port_info 9 /OUTPUT 2 "aluop"
v0x555bb456d3b0_0 .net *"_s11", 9 0, v0x555bb456d820_0;  1 drivers
v0x555bb456d4b0_0 .net "aluop", 1 0, L_0x555bb457cc80;  alias, 1 drivers
v0x555bb456d5a0_0 .net "alusrc", 0 0, L_0x555bb457c890;  alias, 1 drivers
v0x555bb456d670_0 .net "bne", 0 0, L_0x555bb457ce30;  alias, 1 drivers
v0x555bb456d710_0 .net "branch", 0 0, L_0x555bb457c930;  alias, 1 drivers
v0x555bb456d820_0 .var "controls", 9 0;
v0x555bb456d900_0 .net "jump", 0 0, L_0x555bb457cbe0;  alias, 1 drivers
v0x555bb456d9c0_0 .net "memtoreg", 0 0, L_0x555bb457cb00;  alias, 1 drivers
v0x555bb456da80_0 .net "memwrite", 0 0, L_0x555bb457ca60;  alias, 1 drivers
v0x555bb456db20_0 .net "op", 5 0, L_0x555bb457d1d0;  alias, 1 drivers
v0x555bb456dbe0_0 .net "regdst", 0 0, L_0x555bb457c7f0;  alias, 1 drivers
v0x555bb456dca0_0 .net "regwrite", 0 0, L_0x555bb457c750;  alias, 1 drivers
E_0x555bb4553a50 .event edge, v0x555bb456db20_0;
L_0x555bb457c750 .part v0x555bb456d820_0, 9, 1;
L_0x555bb457c7f0 .part v0x555bb456d820_0, 8, 1;
L_0x555bb457c890 .part v0x555bb456d820_0, 7, 1;
L_0x555bb457c930 .part v0x555bb456d820_0, 6, 1;
L_0x555bb457ca60 .part v0x555bb456d820_0, 5, 1;
L_0x555bb457cb00 .part v0x555bb456d820_0, 4, 1;
L_0x555bb457cbe0 .part v0x555bb456d820_0, 3, 1;
L_0x555bb457cc80 .part v0x555bb456d820_0, 1, 2;
L_0x555bb457ce30 .part v0x555bb456d820_0, 0, 1;
S_0x555bb456ecd0 .scope module, "dp" "datapath" 6 19, 6 94 0, S_0x555bb456c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 1 "bne"
    .port_info 9 /INPUT 3 "alucontrol"
    .port_info 10 /OUTPUT 1 "zero"
    .port_info 11 /OUTPUT 32 "pc"
    .port_info 12 /INPUT 32 "instr"
    .port_info 13 /OUTPUT 32 "aluout"
    .port_info 14 /OUTPUT 32 "writedata"
    .port_info 15 /INPUT 32 "readdata"
v0x555bb4578ec0_0 .net *"_s3", 3 0, L_0x555bb458daf0;  1 drivers
v0x555bb4578fc0_0 .net *"_s5", 25 0, L_0x555bb458db90;  1 drivers
L_0x7f57912410a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555bb45790a0_0 .net/2u *"_s6", 1 0, L_0x7f57912410a8;  1 drivers
v0x555bb4579160_0 .net "alucontrol", 2 0, v0x555bb456cd70_0;  alias, 1 drivers
v0x555bb4579220_0 .net "aluout", 31 0, L_0x555bb458f730;  alias, 1 drivers
v0x555bb4579330_0 .net "alusrc", 0 0, L_0x555bb457c890;  alias, 1 drivers
v0x555bb45793d0_0 .net "bne", 0 0, L_0x555bb457ce30;  alias, 1 drivers
v0x555bb45794c0_0 .net "clk", 0 0, v0x555bb457c2e0_0;  alias, 1 drivers
v0x555bb4579560_0 .net "instr", 31 0, L_0x555bb458faa0;  alias, 1 drivers
v0x555bb4579620_0 .net "jump", 0 0, L_0x555bb457cbe0;  alias, 1 drivers
v0x555bb45796c0_0 .net "memtoreg", 0 0, L_0x555bb457cb00;  alias, 1 drivers
v0x555bb4579760_0 .net "pc", 31 0, v0x555bb45757d0_0;  alias, 1 drivers
v0x555bb4579800_0 .net "pcbranch", 31 0, L_0x555bb458d720;  1 drivers
v0x555bb4579910_0 .net "pcnext", 31 0, L_0x555bb458d980;  1 drivers
v0x555bb4579a20_0 .net "pcnextbr", 31 0, L_0x555bb458d850;  1 drivers
v0x555bb4579b30_0 .net "pcplus4", 31 0, L_0x555bb457d3a0;  1 drivers
v0x555bb4579bf0_0 .net "pcsrc", 0 0, L_0x555bb457d0d0;  alias, 1 drivers
v0x555bb4579df0_0 .net "readdata", 31 0, L_0x555bb458fde0;  alias, 1 drivers
v0x555bb4579f00_0 .net "regdst", 0 0, L_0x555bb457c7f0;  alias, 1 drivers
v0x555bb4579fa0_0 .net "regwrite", 0 0, L_0x555bb457c750;  alias, 1 drivers
v0x555bb457a040_0 .net "reset", 0 0, v0x555bb457c610_0;  alias, 1 drivers
v0x555bb457a0e0_0 .net "result", 31 0, L_0x555bb458eeb0;  1 drivers
v0x555bb457a1d0_0 .net "signimm", 31 0, v0x555bb4577f10_0;  1 drivers
v0x555bb457a290_0 .net "signimmsh", 31 0, L_0x555bb458d680;  1 drivers
v0x555bb457a3a0_0 .net "srca", 31 0, L_0x555bb458e110;  1 drivers
v0x555bb457a460_0 .net "srcb", 31 0, L_0x555bb458f040;  1 drivers
v0x555bb457a520_0 .net "writedata", 31 0, L_0x555bb458e7d0;  alias, 1 drivers
v0x555bb457a5e0_0 .net "writereg", 4 0, L_0x555bb458ebf0;  1 drivers
v0x555bb457a6f0_0 .net "zero", 0 0, v0x555bb4572a60_0;  alias, 1 drivers
L_0x555bb458daf0 .part L_0x555bb457d3a0, 28, 4;
L_0x555bb458db90 .part L_0x555bb458faa0, 0, 26;
L_0x555bb458dc30 .concat [ 2 26 4 0], L_0x7f57912410a8, L_0x555bb458db90, L_0x555bb458daf0;
L_0x555bb458e970 .part L_0x555bb458faa0, 21, 5;
L_0x555bb458ea40 .part L_0x555bb458faa0, 16, 5;
L_0x555bb458ec90 .part L_0x555bb458faa0, 16, 5;
L_0x555bb458edc0 .part L_0x555bb458faa0, 11, 5;
L_0x555bb458ef50 .part L_0x555bb458faa0, 0, 16;
S_0x555bb456eec0 .scope module, "alu" "alu" 6 137, 7 109 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "cero"
v0x555bb4572b40_0 .net "a", 31 0, L_0x555bb458e110;  alias, 1 drivers
v0x555bb4572c90_0 .net "arithout", 31 0, L_0x555bb458f5a0;  1 drivers
v0x555bb4572de0_0 .net "b", 31 0, L_0x555bb458f040;  alias, 1 drivers
v0x555bb4572f10_0 .net "cero", 0 0, v0x555bb4572a60_0;  alias, 1 drivers
v0x555bb4572fb0_0 .net "logicout", 31 0, v0x555bb4572430_0;  1 drivers
v0x555bb4573070_0 .net "op", 2 0, v0x555bb456cd70_0;  alias, 1 drivers
v0x555bb45731c0_0 .net "result", 31 0, L_0x555bb458f730;  alias, 1 drivers
L_0x555bb458f7d0 .part v0x555bb456cd70_0, 1, 1;
S_0x555bb456f0c0 .scope module, "a_block" "a_part" 7 123, 7 58 0, S_0x555bb456eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 32 "arithout"
v0x555bb4571410_0 .net "a", 31 0, L_0x555bb458e110;  alias, 1 drivers
v0x555bb4571520_0 .net "addout", 31 0, v0x555bb456fa50_0;  1 drivers
v0x555bb4571670_0 .net "arithout", 31 0, L_0x555bb458f5a0;  alias, 1 drivers
v0x555bb4571710_0 .net "b", 31 0, L_0x555bb458f040;  alias, 1 drivers
v0x555bb4571820_0 .net "op", 2 0, v0x555bb456cd70_0;  alias, 1 drivers
L_0x555bb458f3f0 .part v0x555bb456cd70_0, 2, 1;
L_0x555bb458f690 .part v0x555bb456cd70_0, 0, 1;
S_0x555bb456f2e0 .scope module, "first_adder_substractor" "adder_substractor" 7 69, 7 25 0, S_0x555bb456f0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
L_0x555bb457d440 .functor NOT 32, L_0x555bb458f040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555bb4570240_0 .net "a", 31 0, L_0x555bb458e110;  alias, 1 drivers
v0x555bb4570320_0 .net "b", 31 0, L_0x555bb458f040;  alias, 1 drivers
v0x555bb45703f0_0 .net "con", 31 0, L_0x555bb458f1f0;  1 drivers
v0x555bb4570510_0 .net "s", 0 0, L_0x555bb458f3f0;  1 drivers
v0x555bb4570600_0 .net "y", 31 0, v0x555bb456fa50_0;  alias, 1 drivers
S_0x555bb456f500 .scope module, "first_adder" "Adder" 7 36, 7 1 0, S_0x555bb456f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x555bb456f7a0_0 .net "a", 31 0, L_0x555bb458e110;  alias, 1 drivers
v0x555bb456f8a0_0 .net "b", 31 0, L_0x555bb458f1f0;  alias, 1 drivers
v0x555bb456f980_0 .net "s", 0 0, L_0x555bb458f3f0;  alias, 1 drivers
v0x555bb456fa50_0 .var "y", 31 0;
E_0x555bb456f720 .event edge, v0x555bb456f980_0, v0x555bb456f7a0_0, v0x555bb456f8a0_0;
S_0x555bb456fbe0 .scope module, "first_mux" "mux2x1" 7 35, 7 17 0, S_0x555bb456f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x555bb456fe40_0 .net "a", 31 0, L_0x555bb458f040;  alias, 1 drivers
v0x555bb456ff20_0 .net "b", 31 0, L_0x555bb457d440;  1 drivers
v0x555bb4570000_0 .net "s", 0 0, L_0x555bb458f3f0;  alias, 1 drivers
v0x555bb4570100_0 .net "y", 31 0, L_0x555bb458f1f0;  alias, 1 drivers
L_0x555bb458f1f0 .functor MUXZ 32, L_0x555bb458f040, L_0x555bb457d440, L_0x555bb458f3f0, C4<>;
S_0x555bb4570750 .scope module, "first_stl" "stl" 7 70, 7 40 0, S_0x555bb456f0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /OUTPUT 32 "y"
v0x555bb4571080_0 .net "a", 31 0, v0x555bb456fa50_0;  alias, 1 drivers
v0x555bb4571160_0 .var "extend", 31 0;
v0x555bb4571220_0 .net "s", 0 0, L_0x555bb458f690;  1 drivers
v0x555bb4571320_0 .net "y", 31 0, L_0x555bb458f5a0;  alias, 1 drivers
E_0x555bb4570990 .event edge, v0x555bb456fa50_0;
S_0x555bb4570a10 .scope module, "first_mux" "mux2x1" 7 54, 7 17 0, S_0x555bb4570750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x555bb4570c70_0 .net "a", 31 0, v0x555bb456fa50_0;  alias, 1 drivers
v0x555bb4570da0_0 .net "b", 31 0, v0x555bb4571160_0;  1 drivers
v0x555bb4570e80_0 .net "s", 0 0, L_0x555bb458f690;  alias, 1 drivers
v0x555bb4570f20_0 .net "y", 31 0, L_0x555bb458f5a0;  alias, 1 drivers
L_0x555bb458f5a0 .functor MUXZ 32, v0x555bb456fa50_0, v0x555bb4571160_0, L_0x555bb458f690, C4<>;
S_0x555bb4571a00 .scope module, "answer" "mux2x1" 7 127, 7 17 0, S_0x555bb456eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x555bb4571c60_0 .net "a", 31 0, v0x555bb4572430_0;  alias, 1 drivers
v0x555bb4571d40_0 .net "b", 31 0, L_0x555bb458f5a0;  alias, 1 drivers
v0x555bb4571e00_0 .net "s", 0 0, L_0x555bb458f7d0;  1 drivers
v0x555bb4571ea0_0 .net "y", 31 0, L_0x555bb458f730;  alias, 1 drivers
L_0x555bb458f730 .functor MUXZ 32, v0x555bb4572430_0, L_0x555bb458f5a0, L_0x555bb458f7d0, C4<>;
S_0x555bb4571fc0 .scope module, "l_block" "l_part" 7 125, 7 73 0, S_0x555bb456eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 32 "logicout"
v0x555bb4572290_0 .net "a", 31 0, L_0x555bb458e110;  alias, 1 drivers
v0x555bb4572370_0 .net "b", 31 0, L_0x555bb458f040;  alias, 1 drivers
v0x555bb4572430_0 .var "logicout", 31 0;
v0x555bb4572530_0 .net "op", 2 0, v0x555bb456cd70_0;  alias, 1 drivers
E_0x555bb4572230 .event edge, v0x555bb456cd70_0, v0x555bb456f7a0_0, v0x555bb456fe40_0;
S_0x555bb4572680 .scope module, "z_block" "cero" 7 128, 7 93 0, S_0x555bb456eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 1 "y"
v0x555bb4572930_0 .net "a", 31 0, L_0x555bb458f730;  alias, 1 drivers
v0x555bb4572a60_0 .var "y", 0 0;
E_0x555bb45728b0 .event edge, v0x555bb456b830_0;
S_0x555bb4573320 .scope module, "immsh" "sl2" 6 115, 2 30 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x555bb4573500_0 .net *"_s1", 29 0, L_0x555bb458d550;  1 drivers
L_0x7f5791241060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555bb4573600_0 .net/2u *"_s2", 1 0, L_0x7f5791241060;  1 drivers
v0x555bb45736e0_0 .net "a", 31 0, v0x555bb4577f10_0;  alias, 1 drivers
v0x555bb45737a0_0 .net "y", 31 0, L_0x555bb458d680;  alias, 1 drivers
L_0x555bb458d550 .part v0x555bb4577f10_0, 0, 30;
L_0x555bb458d680 .concat [ 2 30 0 0], L_0x7f5791241060, L_0x555bb458d550;
S_0x555bb45738e0 .scope module, "pcadd1" "adder" 6 114, 2 24 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x555bb4573b00_0 .net "a", 31 0, v0x555bb45757d0_0;  alias, 1 drivers
L_0x7f5791241018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555bb4573be0_0 .net "b", 31 0, L_0x7f5791241018;  1 drivers
v0x555bb4573cc0_0 .net "y", 31 0, L_0x555bb457d3a0;  alias, 1 drivers
L_0x555bb457d3a0 .arith/sum 32, v0x555bb45757d0_0, L_0x7f5791241018;
S_0x555bb4573e00 .scope module, "pcadd2" "adder" 6 116, 2 24 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x555bb4574020_0 .net "a", 31 0, L_0x555bb457d3a0;  alias, 1 drivers
v0x555bb4574130_0 .net "b", 31 0, L_0x555bb458d680;  alias, 1 drivers
v0x555bb4574200_0 .net "y", 31 0, L_0x555bb458d720;  alias, 1 drivers
L_0x555bb458d720 .arith/sum 32, L_0x555bb457d3a0, L_0x555bb458d680;
S_0x555bb4574350 .scope module, "pcbrmux" "mux2" 6 117, 2 74 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x555bb4574570 .param/l "WIDTH" 0 2 74, +C4<00000000000000000000000000100000>;
v0x555bb4574740_0 .net "d0", 31 0, L_0x555bb457d3a0;  alias, 1 drivers
v0x555bb4574850_0 .net "d1", 31 0, L_0x555bb458d720;  alias, 1 drivers
v0x555bb4574910_0 .net "s", 0 0, L_0x555bb457d0d0;  alias, 1 drivers
v0x555bb4574a10_0 .net "y", 31 0, L_0x555bb458d850;  alias, 1 drivers
L_0x555bb458d850 .functor MUXZ 32, L_0x555bb457d3a0, L_0x555bb458d720, L_0x555bb457d0d0, C4<>;
S_0x555bb4574b40 .scope module, "pcmux" "mux2" 6 119, 2 74 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x555bb4574d10 .param/l "WIDTH" 0 2 74, +C4<00000000000000000000000000100000>;
v0x555bb4574e50_0 .net "d0", 31 0, L_0x555bb458d850;  alias, 1 drivers
v0x555bb4574f60_0 .net "d1", 31 0, L_0x555bb458dc30;  1 drivers
v0x555bb4575020_0 .net "s", 0 0, L_0x555bb457cbe0;  alias, 1 drivers
v0x555bb4575140_0 .net "y", 31 0, L_0x555bb458d980;  alias, 1 drivers
L_0x555bb458d980 .functor MUXZ 32, L_0x555bb458d850, L_0x555bb458dc30, L_0x555bb457cbe0, C4<>;
S_0x555bb4575280 .scope module, "pcreg" "flopr" 6 112, 2 49 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x555bb4575450 .param/l "WIDTH" 0 2 49, +C4<00000000000000000000000000100000>;
v0x555bb4575610_0 .net "clk", 0 0, v0x555bb457c2e0_0;  alias, 1 drivers
v0x555bb4575700_0 .net "d", 31 0, L_0x555bb458d980;  alias, 1 drivers
v0x555bb45757d0_0 .var "q", 31 0;
v0x555bb45758d0_0 .net "reset", 0 0, v0x555bb457c610_0;  alias, 1 drivers
E_0x555bb4575590 .event posedge, v0x555bb45758d0_0, v0x555bb456b910_0;
S_0x555bb4575a00 .scope module, "resmux" "mux2" 6 129, 2 74 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x555bb4575bd0 .param/l "WIDTH" 0 2 74, +C4<00000000000000000000000000100000>;
v0x555bb4575d10_0 .net "d0", 31 0, L_0x555bb458f730;  alias, 1 drivers
v0x555bb4575df0_0 .net "d1", 31 0, L_0x555bb458fde0;  alias, 1 drivers
v0x555bb4575ee0_0 .net "s", 0 0, L_0x555bb457cb00;  alias, 1 drivers
v0x555bb4575fb0_0 .net "y", 31 0, L_0x555bb458eeb0;  alias, 1 drivers
L_0x555bb458eeb0 .functor MUXZ 32, L_0x555bb458f730, L_0x555bb458fde0, L_0x555bb457cb00, C4<>;
S_0x555bb45760d0 .scope module, "rf" "regfile" 6 124, 2 4 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x555bb4576400_0 .net *"_s0", 31 0, L_0x555bb458dcd0;  1 drivers
v0x555bb4576500_0 .net *"_s10", 6 0, L_0x555bb458df50;  1 drivers
L_0x7f5791241180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555bb45765e0_0 .net *"_s13", 1 0, L_0x7f5791241180;  1 drivers
L_0x7f57912411c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555bb45766a0_0 .net/2u *"_s14", 31 0, L_0x7f57912411c8;  1 drivers
v0x555bb4576780_0 .net *"_s18", 31 0, L_0x555bb458e2a0;  1 drivers
L_0x7f5791241210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555bb45768b0_0 .net *"_s21", 26 0, L_0x7f5791241210;  1 drivers
L_0x7f5791241258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555bb4576990_0 .net/2u *"_s22", 31 0, L_0x7f5791241258;  1 drivers
v0x555bb4576a70_0 .net *"_s24", 0 0, L_0x555bb458e460;  1 drivers
v0x555bb4576b30_0 .net *"_s26", 31 0, L_0x555bb458e550;  1 drivers
v0x555bb4576ca0_0 .net *"_s28", 6 0, L_0x555bb458e640;  1 drivers
L_0x7f57912410f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555bb4576d80_0 .net *"_s3", 26 0, L_0x7f57912410f0;  1 drivers
L_0x7f57912412a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555bb4576e60_0 .net *"_s31", 1 0, L_0x7f57912412a0;  1 drivers
L_0x7f57912412e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555bb4576f40_0 .net/2u *"_s32", 31 0, L_0x7f57912412e8;  1 drivers
L_0x7f5791241138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555bb4577020_0 .net/2u *"_s4", 31 0, L_0x7f5791241138;  1 drivers
v0x555bb4577100_0 .net *"_s6", 0 0, L_0x555bb458dd70;  1 drivers
v0x555bb45771c0_0 .net *"_s8", 31 0, L_0x555bb458deb0;  1 drivers
v0x555bb45772a0_0 .net "clk", 0 0, v0x555bb457c2e0_0;  alias, 1 drivers
v0x555bb4577340_0 .net "ra1", 4 0, L_0x555bb458e970;  1 drivers
v0x555bb4577420_0 .net "ra2", 4 0, L_0x555bb458ea40;  1 drivers
v0x555bb4577500_0 .net "rd1", 31 0, L_0x555bb458e110;  alias, 1 drivers
v0x555bb45775c0_0 .net "rd2", 31 0, L_0x555bb458e7d0;  alias, 1 drivers
v0x555bb4577680 .array "rf", 0 31, 31 0;
v0x555bb4577720_0 .net "wa3", 4 0, L_0x555bb458ebf0;  alias, 1 drivers
v0x555bb4577800_0 .net "wd3", 31 0, L_0x555bb458eeb0;  alias, 1 drivers
v0x555bb45778c0_0 .net "we3", 0 0, L_0x555bb457c750;  alias, 1 drivers
L_0x555bb458dcd0 .concat [ 5 27 0 0], L_0x555bb458e970, L_0x7f57912410f0;
L_0x555bb458dd70 .cmp/ne 32, L_0x555bb458dcd0, L_0x7f5791241138;
L_0x555bb458deb0 .array/port v0x555bb4577680, L_0x555bb458df50;
L_0x555bb458df50 .concat [ 5 2 0 0], L_0x555bb458e970, L_0x7f5791241180;
L_0x555bb458e110 .functor MUXZ 32, L_0x7f57912411c8, L_0x555bb458deb0, L_0x555bb458dd70, C4<>;
L_0x555bb458e2a0 .concat [ 5 27 0 0], L_0x555bb458ea40, L_0x7f5791241210;
L_0x555bb458e460 .cmp/ne 32, L_0x555bb458e2a0, L_0x7f5791241258;
L_0x555bb458e550 .array/port v0x555bb4577680, L_0x555bb458e640;
L_0x555bb458e640 .concat [ 5 2 0 0], L_0x555bb458ea40, L_0x7f57912412a0;
L_0x555bb458e7d0 .functor MUXZ 32, L_0x7f57912412e8, L_0x555bb458e550, L_0x555bb458e460, C4<>;
S_0x555bb4577ae0 .scope module, "se" "signext" 6 132, 2 37 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 3 "alucontrol"
    .port_info 2 /OUTPUT 32 "y"
v0x555bb4577d50_0 .net "a", 15 0, L_0x555bb458ef50;  1 drivers
v0x555bb4577e50_0 .net "alucontrol", 2 0, v0x555bb456cd70_0;  alias, 1 drivers
v0x555bb4577f10_0 .var "y", 31 0;
E_0x555bb4577cd0 .event edge, v0x555bb456cd70_0, v0x555bb4577d50_0;
S_0x555bb4578040 .scope module, "srcbmux" "mux2" 6 135, 2 74 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x555bb4578210 .param/l "WIDTH" 0 2 74, +C4<00000000000000000000000000100000>;
v0x555bb4578380_0 .net "d0", 31 0, L_0x555bb458e7d0;  alias, 1 drivers
v0x555bb4578490_0 .net "d1", 31 0, v0x555bb4577f10_0;  alias, 1 drivers
v0x555bb45785a0_0 .net "s", 0 0, L_0x555bb457c890;  alias, 1 drivers
v0x555bb4578690_0 .net "y", 31 0, L_0x555bb458f040;  alias, 1 drivers
L_0x555bb458f040 .functor MUXZ 32, L_0x555bb458e7d0, v0x555bb4577f10_0, L_0x555bb457c890, C4<>;
S_0x555bb45787b0 .scope module, "wrmux" "mux2" 6 127, 2 74 0, S_0x555bb456ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x555bb4578980 .param/l "WIDTH" 0 2 74, +C4<00000000000000000000000000000101>;
v0x555bb4578a90_0 .net "d0", 4 0, L_0x555bb458ec90;  1 drivers
v0x555bb4578b90_0 .net "d1", 4 0, L_0x555bb458edc0;  1 drivers
v0x555bb4578c70_0 .net "s", 0 0, L_0x555bb457c7f0;  alias, 1 drivers
v0x555bb4578d90_0 .net "y", 4 0, L_0x555bb458ebf0;  alias, 1 drivers
L_0x555bb458ebf0 .functor MUXZ 5, L_0x555bb458ec90, L_0x555bb458edc0, L_0x555bb457c7f0, C4<>;
    .scope S_0x555bb4546c40;
T_0 ;
    %wait E_0x555bb45151b0;
    %load/vec4 v0x555bb456b040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555bb456af60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555bb456aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555bb456ade0_0;
    %assign/vec4 v0x555bb456af60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555bb456d0c0;
T_1 ;
    %wait E_0x555bb4553a50;
    %load/vec4 v0x555bb456db20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0x555bb456d820_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 772, 0, 10;
    %assign/vec4 v0x555bb456d820_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 656, 0, 10;
    %assign/vec4 v0x555bb456d820_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 160, 0, 10;
    %assign/vec4 v0x555bb456d820_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 66, 0, 10;
    %assign/vec4 v0x555bb456d820_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 640, 0, 10;
    %assign/vec4 v0x555bb456d820_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 8, 0, 10;
    %assign/vec4 v0x555bb456d820_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 646, 0, 10;
    %assign/vec4 v0x555bb456d820_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v0x555bb456d820_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555bb456caf0;
T_2 ;
    %wait E_0x555bb450ede0;
    %load/vec4 v0x555bb456ce70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v0x555bb456cf50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x555bb456cd70_0, 0;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555bb456cd70_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555bb456cd70_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555bb456cd70_0, 0;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555bb456cd70_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555bb456cd70_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555bb456cd70_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555bb456cd70_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555bb456cd70_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555bb4575280;
T_3 ;
    %wait E_0x555bb4575590;
    %load/vec4 v0x555bb45758d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555bb45757d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555bb4575700_0;
    %assign/vec4 v0x555bb45757d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555bb45760d0;
T_4 ;
    %wait E_0x555bb450ea80;
    %load/vec4 v0x555bb45778c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x555bb4577800_0;
    %load/vec4 v0x555bb4577720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bb4577680, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555bb4577ae0;
T_5 ;
    %wait E_0x555bb4577cd0;
    %load/vec4 v0x555bb4577e50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %load/vec4 v0x555bb4577d50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x555bb4577d50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555bb4577f10_0, 0, 32;
    %jmp T_5.2;
T_5.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555bb4577d50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555bb4577f10_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555bb456f500;
T_6 ;
    %wait E_0x555bb456f720;
    %load/vec4 v0x555bb456f980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0x555bb456f7a0_0;
    %load/vec4 v0x555bb456f8a0_0;
    %add;
    %assign/vec4 v0x555bb456fa50_0, 0;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x555bb456f7a0_0;
    %load/vec4 v0x555bb456f8a0_0;
    %add;
    %assign/vec4 v0x555bb456fa50_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x555bb456f7a0_0;
    %load/vec4 v0x555bb456f8a0_0;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0x555bb456fa50_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555bb4570750;
T_7 ;
    %wait E_0x555bb4570990;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555bb4571080_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555bb4571160_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555bb4571fc0;
T_8 ;
    %wait E_0x555bb4572230;
    %load/vec4 v0x555bb4572530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555bb4572430_0, 0, 32;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x555bb4572290_0;
    %load/vec4 v0x555bb4572370_0;
    %and;
    %store/vec4 v0x555bb4572430_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x555bb4572290_0;
    %load/vec4 v0x555bb4572370_0;
    %or;
    %store/vec4 v0x555bb4572430_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555bb4572680;
T_9 ;
    %wait E_0x555bb45728b0;
    %load/vec4 v0x555bb4572930_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bb4572a60_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bb4572a60_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555bb456bd40;
T_10 ;
    %vpi_call 5 28 "$readmemh", "memfile2.dat", v0x555bb456bf30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001011 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x555bb456b380;
T_11 ;
    %wait E_0x555bb450ea80;
    %load/vec4 v0x555bb456bbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x555bb456bb00_0;
    %load/vec4 v0x555bb456b830_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bb456b5b0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555bb4544900;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bb457c610_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bb457c610_0, 0;
    %end;
    .thread T_12;
    .scope S_0x555bb4544900;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bb457c2e0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bb457c2e0_0, 0;
    %delay 5, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555bb4544900;
T_14 ;
    %wait E_0x555bb450e940;
    %vpi_call 3 35 "$display", "dataadr ...", v0x555bb457c3a0_0 {0 0 0};
    %vpi_call 3 36 "$display", "writedata ...", v0x555bb457c6b0_0 {0 0 0};
    %vpi_call 3 37 "$display", "memwrite ...", v0x555bb457c570_0 {0 0 0};
    %vpi_call 3 38 "$display", "\012" {0 0 0};
    %load/vec4 v0x555bb457c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x555bb457c6b0_0;
    %pad/u 33;
    %pushi/vec4 4294934274, 0, 33;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x555bb457c3a0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 3 41 "$display", "\012Simulation succeeded" {0 0 0};
    %vpi_call 3 42 "$stop" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x555bb457c3a0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_14.4, 6;
    %vpi_call 3 44 "$display", "\012Simulation failed" {0 0 0};
    %vpi_call 3 45 "$stop" {0 0 0};
T_14.4 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555bb4544900;
T_15 ;
    %vpi_call 3 50 "$dumpfile", "lab07other.vcd" {0 0 0};
    %vpi_call 3 51 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "mipsparts.v";
    "mipstest2.v";
    "mipstop.v";
    "mipsmem2.v";
    "mips.v";
    "ALU.v";
