{"vcs1":{"timestamp_begin":1701296451.867376387, "rt":0.94, "ut":0.51, "st":0.33}}
{"vcselab":{"timestamp_begin":1701296452.908411875, "rt":0.91, "ut":0.58, "st":0.27}}
{"link":{"timestamp_begin":1701296453.880705867, "rt":0.49, "ut":0.17, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701296450.799141207}
{"VCS_COMP_START_TIME": 1701296450.799141207}
{"VCS_COMP_END_TIME": 1701296454.476293888}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -debug -gui library.sv task2.sv"}
{"vcs1": {"peak_mem": 338804}}
{"stitch_vcselab": {"peak_mem": 239076}}
