<!DOCTYPE html><html lang="en"><head>
	<title>One Stop Shop Reports</title>
	<meta charset="utf-8">
	<meta name="description" content="">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <link rel="stylesheet" type="text/css" href="./4723_Silver_files/bootstrap.css">
	
    
    <link href="/templates/css/showLoading.css" rel="stylesheet" type="text/css">
    
    
</head>
<body>
	<div id="content">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"><title>Test Report</title>
<link rel="stylesheet" type="text/css" href="./4723_Silver_files/report_frame.css">
    <div class="panel-group" id="main-panel-group">
        <script>
            jQuery(document).ready(function ($) {
                if('True' == 'True' && '0' == '1' ){
                uniteTable(sw_table, 2);
                autoRowSpan(sw_table, 0);
                }
            });
            $('.CollapseBtn').click(function(){
                var btn = $(this),
                on = 'not-collapsed',
                off = 'collapsed';
                console.log("CollapseBtn!")
                //这里通过切换按钮中图标的类来控制出现不同的按钮图标，每次点击来回切换声音开关图标
                if(btn.hasClass('not-collapsed')) {
                    btn.removeClass('not-collapsed');
                    btn.addClass('collapsed');
                }else if(btn.hasClass('collapsed')) {
                    btn.removeClass('collapsed');
                    btn.addClass('not-collapsed');
                }else {
                    btn.addClass('not-collapsed');
                }
            });
            function init_cases_domain_bars(div_id){
                if(div_id == 'cases_domain_chart'){
                    var domains = 'Power Management,FPGA';
                    var pass_data = '8,6';
                    var fail_data = '0,0';
                    var block_data = '0,0';
                    var norun_data = '0,0';}
                else{
                    var domains = '';
                    var pass_data = '';
                    var fail_data = '';
                    var block_data = '';
                    var norun_data = '';
                }
                domains = domains.split(',');
                pass_data = pass_data.split(',');
                fail_data = fail_data.split(',');
                block_data = block_data.split(',');
                norun_data = norun_data.split(',');
                for(var j=0; j<pass_data.length; j++){
                    pass_data[j] = parseInt(pass_data[j]);
                }
                for(var j=0; j<fail_data.length; j++){
                    fail_data[j] = parseInt(fail_data[j]);
                }
                for(var j=0; j<block_data.length; j++){
                    block_data[j] = parseInt(block_data[j]);
                }
                for(var j=0; j<norun_data.length; j++){
                    norun_data[j] = parseInt(norun_data[j]);
                }
                series = [
                             {name:'NoRun',data:norun_data,color:'#717171'},
                             {name:'Block',data:block_data,color:'#ffae00'},
                             {name:'Fail',data:fail_data,color:'#fd4f02'},
                             {name:'Pass',data:pass_data,color:'#6fd007'}
                         ];
                if (1 == 2){
                    if(div_id == 'cases_domain_chart'){
                        var title_name = 'Purley_FPGA Silver Validation Result'
                    }else{
                        var title_name = ' Silver Validation Result'
                    }
                }else{
                    var title_name = 'Purley-FPGA Server SKX/LBG B-Stepping Silver Validation Result'
                }
                $('#'+div_id).highcharts({
                    chart: {
                        type: 'column'
                    },
                    title: {
                        text: title_name
                    },
                    credits:{enabled: false},
                    xAxis: {
                        categories: domains
                    },
                    yAxis: {
                        min: 0,
                        title: {
                            text: 'Pass Rate'
                        }
                    },
                    tooltip: {
                        pointFormat: '<span style="color:{series.color}">{series.name}</span>: <b>{point.y}</b> ({point.percentage:.0f}%)<br/>',
                        shared: true
                    },
                    plotOptions: {
                        column: {
                            stacking: 'percent'
                        }
                    },
                    series: series
                });
            }
            function init_cases_pie(div_id){
                if(div_id == 'cases_pie_chart'){
                    var pie_data = [
                                    {name:'Pass',y:parseInt('14'),selected:true,sliced:true,color:'#6fd007'},
                                    {name:'Fail',y:parseInt('0'),color:'#fd4f02'},
                                    {name:'Block',y:parseInt('0'),color:'#ffae00'},
                                    {name:'NoRun',y:parseInt('0'),color:'#717171'}
                               ];
                }else{
                    var pie_data = [
                                    {name:'Pass',y:parseInt(''),selected:true,sliced:true,color:'#6fd007'},
                                    {name:'Fail',y:parseInt(''),color:'#fd4f02'},
                                    {name:'Block',y:parseInt(''),color:'#ffae00'},
                                    {name:'NoRun',y:parseInt(''),color:'#717171'}
                               ];
                }
                if (1 == 2){
                    if(div_id == 'cases_pie_chart'){
                        var title_name = 'Purley_FPGA Silver Validation Result'
                    }else{
                        var title_name = ' Silver Validation Result'
                    }
                }else{
                    var title_name = 'Purley-FPGA Server SKX/LBG B-Stepping Silver Validation Status'
                }
                $('#'+div_id).highcharts({
                    chart: {
                        plotBackgroundColor: null,
                        plotBorderWidth: null,
                        plotShadow: false,
                        type: 'pie'
                    },
                    title: {
                        text: title_name
                    },
                    credits:{enabled: false},
                    tooltip: {
                        pointFormat: '{series.name}: <b>{point.percentage:.1f}</b>'
                    },
                    plotOptions: {
                        pie: {
                            allowPointSelect: true,
                            cursor: 'pointer',
                            dataLabels: {
                                enabled: false
                            },
                            showInLegend: true
                        }
                    },
                    series: [{
                        name: 'Cases',
                        colorByPoint: true,
                        data: pie_data
                    }]
                });
            }
            function init_cases_pass_rate_history(div_id){
                if(div_id == 'cases_history_chart'){
                    var ww_names = '2016 WW40,2016 WW42,2016 WW43,2016 WW44,2016 WW45,2016 WW46,2016 WW47,2016 WW48';
                    var history_passrate = 'null,90.91%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%';
                }else{
                     var ww_names = '';
                    var history_passrate = '';
                }
                ww_names = ww_names.split(',');
                history_passrate = history_passrate.split(',');
                for(var j=0; j<history_passrate.length; j++){
                    if(history_passrate[j]=='null'){
                        history_passrate[j] = null;
                    }else{
                        history_passrate[j] = parseFloat(history_passrate[j]);
                    }
                }
                if (1 == 2){
                    if(div_id == 'cases_history_chart'){
                        var title_name = 'Purley_FPGA Silver Analysis PASS%'
                    }else{
                        var title_name = ' Silver Analysis PASS%'
                    }
                }else{
                    var title_name = 'Purley-FPGA Server SKX/LBG B-Stepping Silver Analysis PASS%'
                }
                $('#'+div_id).highcharts({
                    chart: {
                        type: 'line'
                    },
                    title: {
                        text: title_name
                    },
                    credits:{enabled: false},
                    xAxis: {
                        categories: ww_names
                    },
                    yAxis: {
                        title: {
                            text: 'Pass Rate'
                        },
                        min:0,
                        max:100,
                        labels: {formatter:function(){return this.value + " %";}},
                    },
                    plotOptions: {
                        line: {
                            dataLabels: {
                            enabled: true
                            },
                        enableMouseTracking: false,
                        },
                        series: { connectNulls: true}
                    },
                    tooltip: {valueSuffix: '%'},
                    series: [{
                        name: 'Silver',
                        data: history_passrate
                    }]
                });
            }
            $(function () {
                init_cases_domain_bars('cases_domain_chart');
                init_cases_pie('cases_pie_chart');
                init_cases_pass_rate_history('cases_history_chart');
                if (1 == 2)
                {
                    init_cases_domain_bars('cases_domain_chart_2');
                    init_cases_pie('cases_pie_chart_2');
                    init_cases_pass_rate_history('cases_history_chart_2');
                }
                if(0 == 1)
                {
                    var pnp_result = {"Performance": {}, "Power": {}}
                    for (var object  in pnp_result)
                    {
                        var ratio = pnp_result[object].ratio;
                        var case_name =  pnp_result[object].case_name;
                        var categories_data = pnp_result[object].categories
                        var series_data = new Array();
                        for(var i=0; i<ratio.length; i++)
                        {
                            var is_null = 1
                            dict = {};
                            dict['name'] = case_name[i];
                            for(var k=0; k < ratio[i].length; k++)
                            {
                                if(ratio[i][k] == -1)
                                {
                                    ratio[i][k] = null;
                                }else{
                                    is_null = 0
                                }
                            }
                            dict['data'] = ratio[i];
                            if(is_null == 0){
                                series_data.push(dict)}
                        }
                        var chart1;
                        var xAxis_list = new Array();
                        if(pnp_result[object].target_ww == 'WW00'){
                            title_content = object + ' Trend-- WWn to Target Ratio'
                        }else{
                            title_content = object + ' Trend-- WWn to ' + pnp_result[object].target_ww + ' ' +  pnp_result[object].target_cpu +' Ratio'
                        }
                        $('#'+object + '_highcharts').highcharts({
                            title:  {text: title_content},
                            xAxis: {categories: categories_data ,
                                    labels: {rotation:30,y:45}
                            },
                            yAxis: {title: {text: object},
                                                    labels: {formatter:function(){return this.value + " %";}},
                                                    plotLines: [{value: 0, width: 1, color: '#808080'}]
                                                    },
                            tooltip: {valueSuffix: '%'},
                            credits:{enabled: false},
                            plotOptions: {series: { connectNulls: true}, spline : {dataLabels: {enabled: true},enableMouseTracking: true}},
                            series: series_data
                        });
                    }
                }
            });
        </script>
        <div style="margin-left:-4px">
            
            <img src="./4723_Silver_files/Purley-FPGA_Silver.png">
            
            <!--<img src="cid:Purley-FPGA_Silver.png">-->
        </div>
        <div style="width:600px">
        
        <table class="DetailTable">
            <tbody><tr>
                
                <td width="200px" style="background-color:#DBDBDB;">Silver: Basic Test Coverage</td>
                <td width="200px">Gold: Medium Test Coverage</td>
                <td width="200px">BKC: Full Test Coverage</td>
                
                
                
            </tr>
        </tbody></table>
        
        </div>
        <table width="100%" class="ReportHead">
            <tbody><tr>
                
                    <td>
                
                
                    
                     <!--<p style="text-align:left;margin-bottom:0px">Purley-FPGA Server SKX/LBG B-Stepping Silver Release Announcement - 2016 WW48 (BKC #7)</p>-->
                    <p style="text-align:left;margin-bottom:0px">2016 WW48 Purley-FPGA Server SKX/LBG B-Stepping Silver Release Announcement (BKC #7)</p>
                    
                
                <p style="color:black;font-size:13px;text-align:left">DEG Platform Integration Team</p>
                
                </td>
            </tr>
        </tbody></table>
        <p class="sh3" style="width:100%">The DEG platform Integration team announces the release of <font style="font-weight:bold">2016 WW48 Purley-FPGA Server SKX/LBG B-Stepping Silver release package</font> for Intel internal use. The release is based on OS of
            
                Linux
             server. The auto-installer packages are available on the Artifactory server (both SH site and OR site). Any questions please contact <a href="mailto:ling.bei@intel.com">Bei, Ling</a>.</p>
        <table class="DetailTable" width="100%">
            <tbody><tr>
                <th width="20%">Auto Installer</th>
                <th width="40%">SH Artifactory Server</th>
                <th width="40%">OR Artifactory Server</th>
            </tr>
            
            <tr>
                <td width="20%">Linux</td>
                <td width="40%"><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/Purley_FPGA/2016WW48/WithoutOS_BKC-PurleyFPGA_BkcLinux_61.106678-2016WW48.zip" style="color:#0071c5">WithoutOS_BKC-PurleyFPGA_BkcLinux_61.106678-2016WW48.zip</a>
               
                                <br><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/OS/RHEL/RHEL7.2x86_64.zip" style="color:#0071c5">RHEL7.2x86_64.zip</a>
                                </td>
                <td width="40%"><a href="https://ubit-artifactory-or.intel.com/artifactory/DEG-Purley-sh-cache/Release/Purley_FPGA/2016WW48/WithoutOS_BKC-PurleyFPGA_BkcLinux_61.106678-2016WW48.zip" style="color:#0071c5">WithoutOS_BKC-PurleyFPGA_BkcLinux_61.106678-2016WW48.zip</a>
                   
                                <br><a href="https://ubit-artifactory-or.intel.com/artifactory/DEG-Purley-sh-cache/Release/OS/RHEL/RHEL7.2x86_64.zip" style="color:#0071c5">RHEL7.2x86_64.zip</a>
                                </td>
            </tr>
            
            
        </tbody></table>
        <div><p class="sh3" style="width:100%">*Note: Please select the server which is closer to your region to get the better data accessing/downloading performance</p></div>
        <br>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  Summary </span>
                <div class="FoldIcon" style="display: none">
                    <div class="CollapseBtn not-collapsed" data-toggle="collapse" href="#collapseSummary"></div>
                </div>
            </div>
            <div id="collapseSummary" class="panel-collapse collapse in">
                <div class="panel-body">
                    <table class="DetailTable" width="100%">
                        
                        <tbody><tr>
                            <td>
                                <h4 style="margin:0in;margin-bottom:.0001pt;line-height:15.55pt"><u><span lang="EN-GB" style="font-family:"Calibri",sans-serif;color:#333333;mso-ansi-language:
EN-GB">Test Result:</span></u><o:p></o:p></h4><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.5in;
margin-bottom:.0001pt;text-indent:-.25in;line-height:15.55pt"><span style="font-family: Symbol; color: rgb(51, 51, 51);">·</span><span style="font-size: 7pt; font-family: "Times New Roman", serif; color: rgb(51, 51, 51);">       </span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Finish
BKC test execution on RHEL 7.2. Please visit<span class="apple-converted-space"> </span></span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2554437"><span style="font-family: Calibri, sans-serif;">HPQC</span></a><span class="apple-converted-space"><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);"> </span></span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">for test details. Refer to the <a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/Purley/InstallationGuide/" target="_blank">installation guide</a> for the BKC package installation</span></h4><span style="font-size:10.0pt;font-family:"Calibri",sans-serif;
mso-fareast-font-family:宋体;mso-fareast-theme-font:minor-fareast;mso-bidi-font-family:
"Times New Roman";mso-ansi-language:EN-US;mso-fareast-language:ZH-CN;
mso-bidi-language:AR-SA"><i> <br></i></span><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.5in;
margin-bottom:.0001pt;text-indent:-.25in;line-height:15.55pt"><span style="font-family: Symbol; color: rgb(51, 51, 51);">·</span><span style="font-size: 7pt; font-family: "Times New Roman", serif; color: rgb(51, 51, 51);">       </span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Purley<span class="apple-converted-space"> FPGA</span> (RP</span><span class="apple-converted-space"><span style="font-family: Calibri, sans-serif; color: rgb(31, 73, 125);"> </span></span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Board:</span><span class="apple-converted-space"><span style="font-family: Calibri, sans-serif; color: rgb(31, 73, 125);"> </span></span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Neon City FPGA)</span><o:p></o:p></h4><h4 style="margin: 0in 0in 0.0001pt 72.6pt; text-indent: -18.6pt; line-height: 15.55pt; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><span style="font-family: "Courier New"; color: rgb(51, 51, 51);">o<span style="font-variant-numeric: normal; font-stretch: normal; font-size: 7pt; line-height: normal; font-family: "Times New Roman";">  
</span></span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Total test cases: </span><span style="font-family: Calibri, sans-serif; color: rgb(31, 73, 125);">14</span><span style="font-family: Calibri, sans-serif;">; Passed test
cases is <span style="color: rgb(31, 73, 125);">14 </span>and pass rate is <span style="color:#1F497D">100</span><span style="color:#333333">%. </span></span><span style="color: rgb(51, 51, 51); font-size: 13.5pt; text-indent: -18.6pt; font-family: "Intel Clear", sans-serif;"></span></h4><p class="MsoNormal" style="margin: 0cm 0cm 0.0001pt 72.6pt; text-indent: -18.6pt; line-height: 15.55pt; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><a name="OLE_LINK6"></a><span lang="EN-US" style="font-size: 13.5pt; font-family: "Intel Clear", sans-serif;"><o:p></o:p></span></p><h4 style="margin: 0in 0in 0.0001pt 72.6pt; text-indent: -18.6pt; line-height: 15.55pt; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><span style="font-family: "Courier New"; color: rgb(51, 51, 51);">o<span style="font-variant-numeric: normal; font-stretch: normal; font-size: 7pt; line-height: normal; font-family: "Times New Roman";">  
</span></span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Test coverage:  </span><span style="font-size: 13.5pt; font-family: "Intel Clear", sans-serif; color: rgb(31, 73, 125);"><o:p></o:p></span></h4><h4 style="margin: 0in 0in 0.0001pt 1in; text-indent: -3.3pt; line-height: 15.55pt; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><span style="font-size: 13.5pt; font-family: Wingdings; color: rgb(31, 73, 125);">§<span style="font-variant-numeric: normal; font-stretch: normal; font-size: 7pt; line-height: normal; font-family: "Times New Roman";">     </span></span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51); font-weight: bold;">SKX-FPGA B0 VIS/LBG B1</span><span style="font-size: 13.5pt; font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">: </span><span style="font-family: Calibri, sans-serif;">Run full BKC test case, P&P and Power cycling test.</span></h4><div><span style="font-family: Calibri, sans-serif; line-height: 1.42857;">                          </span><br></div><div><u style="color: inherit; font-family: inherit; font-size: 18px;"><span lang="EN-GB" style="font-family:"Calibri",sans-serif;color:#333333;mso-ansi-language:
EN-GB">Sighting Update:</span></u></div><h4 style="margin:0in;margin-bottom:.0001pt;line-height:15.55pt"><o:p></o:p></h4><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.5in;
margin-bottom:.0001pt;text-indent:-.25in;line-height:15.55pt"><span style="font-family: Symbol; color: rgb(51, 51, 51);">·</span><span style="font-size: 7pt; font-family: "Times New Roman", serif; color: rgb(51, 51, 51);">       </span><span style="font-family: Calibri, sans-serif; color: black;">Key
Sightings:</span></h4><div><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:37.2pt;
margin-bottom:.0001pt;line-height:15.55pt"><span style="font-size: 9.5pt; font-family: "Courier New"; color: rgb(51, 51, 51);">o</span><span style="font-size: 7pt; color: rgb(51, 51, 51);">      
</span><span style="font-size: 9.5pt; font-family: "Intel Clear", sans-serif; color: rgb(51, 51, 51);">[2016_WW46
BKC][BIOS 108.D11][P&P][Neon City FPGA] Mlc Local all read memory peak
Bandwidth decreased 13.74% (from 182.9 GB/s to 157.6 GB/s ) </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2623683"><span style="font-size: 9.5pt; font-family: "Intel Clear", sans-serif;">5345552</span></a><o:p></o:p></h4>
<h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:37.2pt;
margin-bottom:.0001pt;line-height:15.55pt"><span style="font-size: 11pt; font-family: "Courier New"; color: rgb(31, 73, 125);">o</span><span style="font-size: 7pt; color: rgb(31, 73, 125);">      
</span><span style="font-size: 9.5pt; font-family: "Intel Clear", sans-serif; color: rgb(51, 51, 51); background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;">[2016_WW43 BKC][BIOS:105_D11][Neon city FPGA] Cannot enter
OS after enable VT-d in BIOS</span><span class="MsoHyperlink"><span style="color: rgb(0, 113, 197); background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"> </span></span><span style="font-size: 9.5pt; font-family: "Intel Clear", sans-serif; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2623684">5345474</a></span><o:p></o:p></h4><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:37.2pt;
margin-bottom:.0001pt;line-height:15.55pt"><br></h4></div><h4 style="font-family: "Intel Clear", Arial, sans-serif; line-height: 15.55pt; color: rgb(51, 51, 51); margin: 0in 0in 0.0001pt 0.5in; text-indent: -0.25in;"><span style="font-family: Symbol;">·</span><span style="font-size: 7pt; font-family: "Times New Roman", serif;">       </span><span style="font-family: Calibri, sans-serif;">Open Sighting details</span><span style="font-family: Calibri, sans-serif; color: rgb(31, 73, 125);"> </span><span style="font-family: Calibri, sans-serif;">can be found<span class="apple-converted-space"> </span></span><a href="https://dcg-oss.intel.com/ossreport/auto/Purley-FPGA/Silver/2016%20WW46/4629_Silver.html#_New_Sightings" style="text-decoration: underline;"><span style="font-family: Calibri, sans-serif;">here</span></a><i><span style="font-family: Calibri, sans-serif; color: rgb(31, 73, 125);">;<span class="apple-converted-space"> </span></span></i><span style="font-family: Calibri, sans-serif;">Full sighting list can be found<span class="apple-converted-space"> </span></span><a href="http://targetmailer.intel.com/TMService/Redir.aspx?ID=2554441" style="text-decoration: underline;"><span style="font-family: Calibri, sans-serif;">in HSD</span></a><o:p></o:p></h4><h4 style="font-family: "Intel Clear", Arial, sans-serif; line-height: 13.8pt; color: rgb(51, 51, 51); margin: 0in 0in 0.0001pt;"> <o:p></o:p></h4><h4 style="font-family: "Intel Clear", Arial, sans-serif; line-height: 15.55pt; color: rgb(51, 51, 51); margin: 0in 0in 0.0001pt;"><br></h4>
                                </td>
                        </tr>
                        
                     </tbody></table>
                </div>
            </div>
        </div>
        <br>
    <!--     <span class="sh2">&nbsp Key Sightings: </span>
             <table class="MsoNormalTable">
                 <tr>
                    <th width="7%">ID</th>
                    <th width="93%">Title</th>
                 </tr>
                 
                 
             </table><br/> -->
        
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  New Sightings </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseNewSightings"></div>
                </div>
            </div>
            <div id="collapseNewSightings" class="panel-collapse collapse ">
                <div class="panel-body">
                    
                    <p>  N/A</p>
                    
                    <br>
                </div>
            </div>
        </div>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  Existing Sightings </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseExistingSightings"></div>
                </div>
            </div>
            <div id="collapseExistingSightings" class="panel-collapse collapse ">
                <div class="panel-body">
                
                <table class="MsoNormalTable" width="100%">
                    <tbody><tr>
                         <th width="5%">ID</th>
                        <th width="45%">Title</th>
                        <th width="7%">Priority</th>
                        <th width="7%">Severity</th>
                        <th width="7%">Owner</th>
                        <th width="7%">Status</th>
                        <th width="10%">Subsystem</th>
                        <th width="12%">Promoted ID</th>
                    </tr>
                      
                        
                            <tr style="background-color:#ff6633">
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345474">5345474</a></td>
                        
                         <td style="text-align:left;">[2016_WW43 BKC][BIOS:105_D11][Neon city FPGA] There would be a caterr and then reset when running the reboot stress test.</td>
                         <td>P1</td>
                         <td>2 High</td>
                         <td>erikamor</td>
                         <td>Assigned</td>
                         <td></td>
                         <td>
                                    
                                
                                            <p>N/A</p>
                                        
                                    
                        </td>
                     </tr>
                     
                        
                            <tr style="background-color:#ff6633">
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>
                        
                         <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Occasionally cat error and hang at code 'A9' during warmboot cycling tests</td>
                         <td>P2</td>
                         <td>2 High</td>
                         <td>pdle1</td>
                         <td>Assigned</td>
                         <td></td>
                         <td>
                                    
                                
                                            <p>N/A</p>
                                        
                                    
                        </td>
                     </tr>
                     
                        
                            <tr>
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345552">5345552</a></td>
                        
                         <td style="text-align:left;">[2016_WW46 BKC][BIOS 108.D11][P&P][Neon City FPGA] Mlc Local all read memory peak Bandwidth decreased 13.74% (from 182.9 GB/s to 157.6 GB/s )</td>
                         <td>P2</td>
                         <td>2 High</td>
                         <td>jvoelz7</td>
                         <td>Assigned</td>
                         <td></td>
                         <td>
                                    
                                
                                            <p>N/A</p>
                                        
                                    
                        </td>
                     </tr>
                     
                        
                            <tr>
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345424">5345424</a></td>
                        
                         <td style="text-align:left;">[2016_WW40 BKC][BIOS:102_D12][Neon city FPGA]System  will  Reboot when boot to  tboot  kernel</td>
                         <td>P2</td>
                         <td>3 Medium</td>
                         <td>yanghe1</td>
                         <td>Assigned</td>
                         <td></td>
                         <td>
                                    
                                
                                            <p>N/A</p>
                                        
                                    
                        </td>
                     </tr>
                     
                        
                            <tr>
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345465">5345465</a></td>
                        
                         <td style="text-align:left;">[2016_WW42 BKC][BIOS:104_D12][Neon city FPGA]The consumption can’t rise when set T state from maxmum to minimum.</td>
                         <td>P3</td>
                         <td>3 Medium</td>
                         <td>jwesteba</td>
                         <td>Assigned</td>
                         <td></td>
                         <td>
                                    
                                
                                            <p>N/A</p>
                                        
                                    
                        </td>
                     </tr>
                     
                        
                            <tr>
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345530">5345530</a></td>
                        
                         <td style="text-align:left;">[2016_WW45 BKC][BIOS:107_D07][Neon city FPGA]Can't ping SUT BMC IP from a RHEL server  .</td>
                         <td>P3</td>
                         <td>3 Medium</td>
                         <td>yanghe1</td>
                         <td>Assigned</td>
                         <td></td>
                         <td>
                                    
                                
                                    
                                                
                                                    <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345399">5345399</a></p>
                                                
                                            
                                        
                                    
                        </td>
                     </tr>
                     
                        
                            <tr>
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345546">5345546</a></td>
                        
                         <td style="text-align:left;">[2016_WW45 BKC][BIOS:107_D07][Neon city FPGA]WOL function is still working when disabled in BIOS.</td>
                         <td>P3</td>
                         <td>3 Medium</td>
                         <td>yanghe1</td>
                         <td>Assigned</td>
                         <td></td>
                         <td>
                                    
                                
                                    
                                                
                                                    <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345499">5345499</a></p>
                                                
                                            
                                        
                                    
                        </td>
                     </tr>
                     
                        
                            <tr>
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345608">5345608</a></td>
                        
                         <td style="text-align:left;">[2016_WW47 BKC][BIOS:109_D12][Neon city FPGA]SUT will hang when add new boot option.</td>
                         <td>P3</td>
                         <td>3 Medium</td>
                         <td>junyuton</td>
                         <td>Assigned</td>
                         <td></td>
                         <td>
                                    
                                
                                    
                                                
                                                    <p> <a href="https://vthsd.png.intel.com/hsd/bios_purley/sighting/default.aspx?sighting_id=5372828">bios_purley_5372828</a></p>
                                                
                                            
                                        
                                    
                        </td>
                     </tr>
                     
                        
                            <tr>
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345420">5345420</a></td>
                        
                         <td style="text-align:left;">[2016_WW40 BKC][BIOS:102_D12][Neon city FPGA]CPLD 1 version show‘F.F’ after flash CPLD 0x11_0x22</td>
                         <td>P3</td>
                         <td>4 Low</td>
                         <td>jdbolano</td>
                         <td>Assigned</td>
                         <td></td>
                         <td>
                                    
                                
                                            <p>N/A</p>
                                        
                                    
                        </td>
                     </tr>
                     
                        
                            <tr>
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345493">5345493</a></td>
                        
                         <td style="text-align:left;">[2016_WW43 BKC][BIOS:105_D11][Neon city FPGA] Entering "Platform Configuration -> PCH Configuration" resets other saved change.</td>
                         <td>P3</td>
                         <td>4 Low</td>
                         <td>xuewenxi</td>
                         <td>Assigned</td>
                         <td></td>
                         <td>
                                    
                                
                                            <p>N/A</p>
                                        
                                    
                        </td>
                     </tr>
                     
                        
                            <tr>
                        
                        
                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345572">5345572</a></td>
                        
                         <td style="text-align:left;">[2016_WW46 BKC][BIOS:108_D11][Neon city FPGA]CPU name show ‘0000%@’ in BIOS setup and cpuinfo.</td>
                         <td>P3</td>
                         <td>4 Low</td>
                         <td>yanghe1</td>
                         <td>Pending</td>
                         <td></td>
                         <td>
                                    
                                
                                    
                                                
                                                    <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345575">5345575</a></p>
                                                
                                            
                                        
                                    
                        </td>
                     </tr>
                     
                 
                </tbody></table><br>
                </div>
            </div>
        </div>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  Closed Sightings </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed data-toggle=" collapse"="" href="#collapseClosedSightings"></div>
                </div>
            </div>
            <div id="collapseClosedSightings" class="panel-collapse collapse ">
                <div class="panel-body">
                    
                    <p>  N/A</p>
                    
                    <br>
                
                </div>
            </div>
        </div>
        <br>
        
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  HW Rework </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseHWRework"></div>
                </div>
            </div>
            <div id="collapseHWRework" class="panel-collapse collapse ">
                <div class="panel-body">
                <table class="DetailTable" width="100%">
                    <tbody><tr>
                        <td> 
                                <h4 style="margin: 0in 0in 0pt;"><u><span lang="EN-GB" style="font-family: Calibri, sans-serif; font-size: 11pt;">Key Workaround</span></u><span lang="EN-GB" style="font-family: Calibri, sans-serif; font-size: 11pt;"> (detail guide is</span><span lang="EN-GB" style="font-family: Calibri, sans-serif; font-size: 11pt;"> </span><a href="https://dcg-oss.intel.com/document_download/16/?file_id=37" target="_blank">here</a><span lang="EN-GB" style="font-family: Calibri, sans-serif; font-size: 11pt;">)</span><o:p></o:p></h4>
<p class="default" style="margin: 0in 0in 0pt 0.5in; line-height: 115%; text-indent: -0.25in;"><span style="line-height: 115%; font-family: Symbol; font-size: 11pt;">·</span><span style="line-height: 115%; font-family: "Times New Roman", serif; font-size: 7pt;">        
</span><span style="line-height: 115%; font-family: Calibri, sans-serif; font-size: 11pt;">Please use PCIe Video card instead of onboard BMC video due to
known BMC issue</span><o:p></o:p></p>
<h4 style="margin: 0in 0in 0pt;"> <o:p></o:p></h4>
<h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;"><u><span lang="EN-GB" style="color: black; font-family: "Calibri",sans-serif; font-size: 11pt; mso-ansi-language: EN-GB;">Pedigree and Board Jumper Settings:</span></u><a href="https://dcg-oss.intel.com/document_download/16/?file_id=34"><span style="color: rgb(31, 73, 125); font-family: "Calibri",sans-serif; font-size: 11pt;"> </span><span style="font-family: "Calibri",sans-serif; font-size: 11pt;">guide</span></a><o:p></o:p></h4>
<p class="MsoNormal" style="line-height: 12.1pt;"><i><span style="color: black; font-family: "Calibri",sans-serif; font-size: 11pt;">Note:
Only mandatory and necessary optional rework is implemented by BKC team</span></i><i><span style="font-family: "Calibri",sans-serif; font-size: 11pt;"><o:p></o:p></span></i></p>
<p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;"><span style="font-family: Symbol; font-size: 11pt; mso-fareast-font-family: Symbol; mso-bidi-font-family: Symbol;">·<span style="line-height: normal; font-family: "Times New Roman"; font-size: 7pt; font-stretch: normal;">       
</span></span>Mandatory rework FPGA JTAG chain missing CPU1
TCK resistor<span style="font-size: 11pt;"><o:p></o:p></span></p>
<p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;"><span style="font-family: Symbol; mso-fareast-font-family: Symbol; mso-bidi-font-family: Symbol;">·<span style="line-height: normal; font-family: "Times New Roman"; font-size: 7pt; font-stretch: normal;">       
</span></span>Mandatory rework to replace FPGA KR RX AC Caps<o:p></o:p></p>
<p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;"><span style="font-family: Symbol; mso-fareast-font-family: Symbol; mso-bidi-font-family: Symbol;">·<span style="line-height: normal; font-family: "Times New Roman"; font-size: 7pt; font-stretch: normal;">       
</span></span>Mandatory rework add a pull down to RSMRST<o:p></o:p></p>
<p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;"><span style="font-family: Symbol; mso-fareast-font-family: Symbol; mso-bidi-font-family: Symbol;">·<span style="line-height: normal; font-family: "Times New Roman"; font-size: 7pt; font-stretch: normal;">       
</span></span>Mandatory rework to update VR FW<o:p></o:p></p><p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;">       CPLD updates to address IFWI issue with 2 SKX FPGA CPUs populated</p>
<p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;"><span style="font-family: Symbol; mso-fareast-font-family: Symbol; mso-bidi-font-family: Symbol;">·<span style="line-height: normal; font-family: "Times New Roman"; font-size: 7pt; font-stretch: normal;">       
</span></span>Required CPLD updates to address reset and FSC
issues</p>
                            
                        </td>
                    </tr>
                </tbody></table><br>
                </div>
            </div>
        </div>
        
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  HW Configuration </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseHWConfiguration"></div>
                </div>
            </div>
            <div id="collapseHWConfiguration" class="panel-collapse collapse ">
                <div class="panel-body">
                
                    
                        <table border="0" cellpadding="0" cellspacing="0" class="DetailTable">
<colgroup><col span="4" style="mso-width-source:userset;mso-width-alt:6272;
 width:147pt" width="196">
<col style="mso-width-source:userset;mso-width-alt:8288;width:194pt" width="259">
</colgroup><tbody><tr height="18">
<td height="37" rowspan="2">　</td>
<td rowspan="2">System 1</td>
<td rowspan="2">System 2</td>
<td rowspan="2">System 3~6</td>
<td rowspan="2">System 7~8<font class="font9">（</font><font class="font6">cyclingt
  est</font><font class="font9">）</font></td>
</tr>
<tr height="19">
</tr>
<tr height="25">
<td height="25">Ingredient</td>
<td>HW/SW Version Details</td>
<td>HW/SW Version Details</td>
<td>HW/SW Version Details</td>
<td>HW/SW Version Details</td>
</tr>
<tr height="25">
<td height="25">CPU 0/1</td>
<td>QL66 ( B0 )</td>
<td>QL66 ( B0 )</td>
<td>QL67 ( B0 )</td>
<td>QL66 ( B0 )</td>
</tr>
<tr height="25">
<td height="25">PCH</td>
<td>QLJ7(LBG  B1)</td>
<td>QLJ7(LBG  B1)</td>
<td>QLJ7(LBG  B1)</td>
<td>QLJ7(LBG  B1)</td>
</tr>
<tr height="52">
<td height="52">Memory<font class="font8"> </font><font class="font7">Type</font></td>
<td> Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8
  PC4-2666V-RE1-11-MA0</td>
<td>hynix 32GB 2Rx4 PC4-2400T-RB1-11
  HMA84GR7MFR4N-UH TD AB 1627</td>
<td> Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8
  PC4-2666V-RE1-11-MA0</td>
<td> Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8
  PC4-2666V-RE1-11-MA0</td>
</tr>
<tr height="25">
<td height="25">Memory Amount</td>
<td>12*16GB</td>
<td>11*32GB</td>
<td>12*16GB</td>
<td>2*16GB</td>
</tr>
<tr height="25">
<td height="25">Base
  Board</td>
<td>Neon City FPGA PBA H90983-300</td>
<td>Neon City FPGA PBA H90983-300</td>
<td>Neon City FPGA PBA H90983-300</td>
<td>Neon City FPGA PBA H90983-200</td>
</tr>
<tr height="25">
<td height="25">Chassis</td>
<td>ASSEMBLY NO.H36149-004</td>
<td>ASSEMBLY NO.H48593-003</td>
<td>ASSEMBLY NO.H36149-004</td>
<td>ASSEMBLY NO.H48593-003</td>
</tr>
<tr height="25">
<td height="25">Video
  Card</td>
<td>NVDIA GEFORCE 210 </td>
<td>NVDIA GEFORCE 210 </td>
<td>NVDIA GEFORCE 210 </td>
<td>NVDIA GEFORCE 210 </td>
</tr></tbody></table>
                    
                
                </div>
            </div>
        </div>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  SW Configuration </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseSWConfiguration"></div>
                </div>
            </div>
            <div id="collapseSWConfiguration" class="panel-collapse collapse ">
                <div class="panel-body">
                
                    
                        <table border="0" cellpadding="0" cellspacing="0" class="DetailTable" id="sw_table">
<tbody><tr>
<th colspan="2"></th>
<th>
<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">Ingredient<o:p></o:p></span></b></div>
</th>
<th>
<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">SW Version Details<o:p></o:p></span></b></div>
</th>
<th>
<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">Changed(last release)<o:p></o:p></span></b></div>
</th>
<th>
<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">Comments<o:p></o:p></span></b></div>
</th>
</tr>
<tr>
<td colspan="2" id="tb__1_0" rowspan="5">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">APPs<o:p></o:p></span></div>
</td>
<td id="tb__1_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">hw_rework<o:p></o:p></span></div>
</td>
<td id="tb__1_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Documents/HWRework/NC_FPGA_Rework_WW42.2.zip">WW42.2</a><o:p></o:p></span></div>
</td>
<td id="tb__1_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__1_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__2_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">qemu<o:p></o:p></span></div>
</td>
<td id="tb__2_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/utility/qemu-2.6.1.tar.bz2">2.6.1</a><o:p></o:p></span></div>
</td>
<td id="tb__2_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__2_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__3_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">AAL_pkg<o:p></o:p></span></div>
</td>
<td id="tb__3_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/AAL/AAL_6.2.1-RC0.zip">6.2.1-RC0</a><o:p></o:p></span></div>
</td>
<td id="tb__3_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__3_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/AAL/AAL_6.2.1-RC0.zip!/README-6.2.1.txt">Release Notes</a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__4_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">GBS<o:p></o:p></span></div>
</td>
<td id="tb__4_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/AAL/GBS_6.2.2.zip">6.2.2</a><o:p></o:p></span></div>
</td>
<td id="tb__4_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__4_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__5_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">AAL_doc<o:p></o:p></span></div>
</td>
<td id="tb__5_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/AAL/BKC_FPGA_docs_WW42.zip">WW42</a><o:p></o:p></span></div>
</td>
<td id="tb__5_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__5_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  use ONLY<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td colspan="2" id="tb__6_0" rowspan="10">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Firmwares<o:p></o:p></span></div>
</td>
<td id="tb__6_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SKX_CPLD<o:p></o:p></span></div>
</td>
<td id="tb__6_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/CPLD/SKX_CPLD_0430_1209.zip">0430_1209</a><o:p></o:p></span></div>
</td>
<td id="tb__6_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__6_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__7_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SPS_Config<o:p></o:p></span></div>
</td>
<td id="tb__7_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/SPS/SPS_E5_04.00.03.114.0_ConfigFile_WW48.zip">SPS_E5_04.00.03.114.0_ConfigFile_WW48</a><o:p></o:p></span></div>
</td>
<td id="tb__7_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(SPS_E5_04.00.03.113.0_ConfigFile_WW47->SPS_E5_04.00.03.114.0_ConfigFile_WW48)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="tb__7_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__8_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RSTe-PreOS<o:p></o:p></span></div>
</td>
<td id="tb__8_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/RSTe-PreOS/PreOS-1148.zip">5.0.0.1148</a><o:p></o:p></span></div>
</td>
<td id="tb__8_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__8_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__9_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">ACM<o:p></o:p></span></div>
</td>
<td id="tb__9_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/ACM/PurleyACM094_prod.zip">0.94_prod</a><o:p></o:p></span></div>
</td>
<td id="tb__9_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__9_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/ACM/PurleyACM094_prod.zip!/Purley%20ACM%20094%20%20Release%20Notes.pdf">Release Notes</a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__10_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">FPGA<o:p></o:p></span></div>
</td>
<td id="tb__10_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/FPGA/FPGA_BBS_N4PE_6.2.2_08.12.4_WW46.zip">6.22_08.12.4_WW45</a><o:p></o:p></span></div>
</td>
<td id="tb__10_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__10_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__11_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Omin-Path<o:p></o:p></span></div>
</td>
<td id="tb__11_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/Omni-Path/HfiPcieGen3_2106WW42.zip">2016WW42</a><o:p></o:p></span></div>
</td>
<td id="tb__11_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__11_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__12_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">VR<o:p></o:p></span></div>
</td>
<td id="tb__12_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/VR/NC_FPGA_VRs_0x03.zip">0x03</a><o:p></o:p></span></div>
</td>
<td id="tb__12_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__12_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__13_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IFWI<o:p></o:p></span></div>
</td>
<td id="tb__13_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/IFWI/FPGA_2016.47.5.05.zip">2016.47.5.05</a><o:p></o:p></span></div>
</td>
<td id="tb__13_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(2016.46.4.08->2016.47.5.05)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="tb__13_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__14_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">BMC<o:p></o:p></span></div>
</td>
<td id="tb__14_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/BMC/NC_BMC_PO_79_16_r10118.zip">79.16.r10118</a><o:p></o:p></span></div>
</td>
<td id="tb__14_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__14_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__15_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">CPLD<o:p></o:p></span></div>
</td>
<td id="tb__15_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/CPLD/0d12_0x22.zip">0d12_0x22</a><o:p></o:p></span></div>
</td>
<td id="tb__15_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__15_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__16_0" rowspan="14">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Linux<o:p></o:p></span></div>
</td>
<td id="tb__16_1" rowspan="6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">APPs<o:p></o:p></span></div>
</td>
<td id="tb__16_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SST<o:p></o:p></span></div>
</td>
<td id="tb__16_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/SST/Intel_SysScope_Install_Linux_Redhat7_Rev3.0.1037.zip">3.0.1037</a><o:p></o:p></span></div>
</td>
<td id="tb__16_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__16_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/SST/Intel_SysScope_Install_Linux_Redhat7_Rev3.0.1037.zip!/ReadMe_Linux.html">Release Notes</a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__17_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">DPDK<o:p></o:p></span></div>
</td>
<td id="tb__17_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/DPDK/dpdk-16.11.tar.gz">16.11</a><o:p></o:p></span></div>
</td>
<td id="tb__17_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(16.11-rc3->16.11)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="tb__17_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__18_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RRC_Tools<o:p></o:p></span></div>
</td>
<td id="tb__18_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/utility/rrc-4.1.7-bkc-v2.tgz">4.1.7</a><o:p></o:p></span></div>
</td>
<td id="tb__18_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__18_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__19_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SPS_Tool<o:p></o:p></span></div>
</td>
<td id="tb__19_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/SPS_Tool/SPS_Tools_4.2.42.66.zip">4.2.42.66</a><o:p></o:p></span></div>
</td>
<td id="tb__19_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__19_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__20_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IPMI<o:p></o:p></span></div>
</td>
<td id="tb__20_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/IPMI/ipmiutil-3.0.0.tar.gz">3.0.0</a><o:p></o:p></span></div>
</td>
<td id="tb__20_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(None->3.0.0)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="tb__20_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only (it is for SST data collection)<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__21_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IDK<o:p></o:p></span></div>
</td>
<td id="tb__21_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Apps/TestTool/IDK_2.11.zip">2.11</a><o:p></o:p></span></div>
</td>
<td id="tb__21_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__21_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__22_1">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Configs<o:p></o:p></span></div>
</td>
<td id="tb__22_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">kernel_update<o:p></o:p></span></div>
</td>
<td id="tb__22_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/config/kernelupdate_to_RHEL7.2-4.6.3-1-4.7.0-Patched-1.tgz">RHEL7.2-4.6.3-1-4.7.0-Patched-rev01</a><o:p></o:p></span></div>
</td>
<td id="tb__22_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__22_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__23_1" rowspan="6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Drivers<o:p></o:p></span></div>
</td>
<td id="tb__23_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">NIC_FM10K<o:p></o:p></span></div>
</td>
<td id="tb__23_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/drivers/NIC_FM10K/fm10k-0.21.7.tar.gz">0.21.7</a><o:p></o:p></span></div>
</td>
<td id="tb__23_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__23_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__24_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RSTe<o:p></o:p></span></div>
</td>
<td id="tb__24_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/drivers/RSTe/Beta-Package-RSTe-Linux-5.zip">Beta-Linux-5</a><o:p></o:p></span></div>
</td>
<td id="tb__24_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__24_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__25_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IntelOPA-IFS<o:p></o:p></span></div>
</td>
<td id="tb__25_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/drivers/IntelOPA-IFS/IntelOPA-IFS.RHEL73-x86_64.10.3.0.0.81.tgz">10.3.0.0.81</a><o:p></o:p></span></div>
</td>
<td id="tb__25_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(10.2.0.0.158->10.3.0.0.81)</span><span lang="EN-US" style=""><o:p></o:p></span></div>
</td>
<td id="tb__25_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__26_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">QAT<o:p></o:p></span></div>
</td>
<td id="tb__26_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/QAT/QAT1.7.Upstream_DEV.L.0.0.0-278.tar.gz">1.7.L.0.0.0-278</a><o:p></o:p></span></div>
</td>
<td id="tb__26_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__26_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/QAT/QAT1.7.Upstream_DEV.L.0.0.0-278.tar.gz!/README">Release Notes</a><o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__27_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">LOM_Jacksonville<o:p></o:p></span></div>
</td>
<td id="tb__27_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/drivers/LOM_Jacksonville/e1000e-3.3.5.2.tar.gz">3.3.5.2</a><o:p></o:p></span></div>
</td>
<td id="tb__27_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__27_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__28_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">LOM_FortPark<o:p></o:p></span></div>
</td>
<td id="tb__28_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/drivers/LOM_FortPark/2016_WW45_LBG_B1_LEK_PKG_IP_Plans.zip">2016.WW45</a><o:p></o:p></span></div>
</td>
<td id="tb__28_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__28_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>
</td>
</tr>
<tr>
<td id="tb__29_1">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">OSes<o:p></o:p></span></div>
</td>
<td id="tb__29_2">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RHEL<o:p></o:p></span></div>
</td>
<td id="tb__29_3">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/OS/RHEL/RHEL7.2x86_64.zip">7.2</a><o:p></o:p></span></div>
</td>
<td id="tb__29_4">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>
</td>
<td id="tb__29_6">
<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal
  Use Only<o:p></o:p></span></div>
</td>
</tr>
</tbody></table>
                    
                    <br>
                
                </div>
            </div>
        </div>
        
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  IFWI Configuration </span>
                <div class="FoldIcon">
                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseIFWIConfiguration"></div>
                </div>
            </div>
            <div id="collapseIFWIConfiguration" class="panel-collapse collapse ">
                <div class="panel-body">
                    <table class="MsoNormalTable" width="100%">
                        <tbody><tr>
                            <th width="40%">Ingredient</th>
                            <th width="30%">Version Details</th>
                            <th width="30%">Changed</th>
                        </tr>
                         
                            <tr>
                                <td> IFWI File</td>
                                <td>PLYDCRB.86B.BR.64.2016.47.5.05.0323_LBG_SPS_FPGA.bin</td>
                                
                                <td style="color:#FF0000" class="td-center">PLYDCRB.86B.BR.64.2016.46.4.08.0556_LBG_SPS_FPGA.bin->PLYDCRB.86B.BR.64.2016.47.5.05.0323_LBG_SPS_FPGA.bin</td>
                                
                            </tr>
                        
                            <tr>
                                <td> BiosID</td>
                                <td>PLYDCRB1.86B.0111.D04.1611171923</td>
                                
                                <td style="color:#FF0000" class="td-center">PLYDCRB1.86B.0109.D12.1611092156->PLYDCRB1.86B.0111.D04.1611171923</td>
                                
                            </tr>
                        
                            <tr>
                                <td> 10GNicEFI</td>
                                <td>v4.2.22</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> 1GNicEFI</td>
                                <td>v00.00.11</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> ASTVBIOS</td>
                                <td>800</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> AspeedVideo</td>
                                <td>PrePO</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> BIOSACM</td>
                                <td>Production,v0.9.4_LBG</td>
                                
                                <td style="color:#FF0000" class="td-center">Debug_NT,v0.9.4_LBG->Production,v0.9.4_LBG</td>
                                
                            </tr>
                        
                            <tr>
                                <td> BiosGuard</td>
                                <td>Beta</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> FPGABBS_GBE</td>
                                <td>v6.2.2</td>
                                
                                <td style="color:#FF0000" class="td-center">None->v6.2.2</td>
                                
                            </tr>
                        
                            <tr>
                                <td> FPGABBS_PCIE</td>
                                <td>DUMMY</td>
                                
                                <td style="color:#FF0000" class="td-center">None->DUMMY</td>
                                
                            </tr>
                        
                            <tr>
                                <td> FPGAN4PE</td>
                                <td>v081204_signed</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> FpkSi</td>
                                <td>v3.14_80000695</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> FpkSiLR</td>
                                <td>NA</td>
                                
                                <td style="color:#FF0000" class="td-center">None->NA</td>
                                
                            </tr>
                        
                            <tr>
                                <td> GBE</td>
                                <td>_I219_Nahum7_Purley_LM_No-LAN-Switch_Rev0.2</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> HfiPcieGen3</td>
                                <td>v29</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> IccOverClocking</td>
                                <td>PrePO</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> JacksonvillePxe</td>
                                <td>v1.07</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> LBGNSPcieGen3</td>
                                <td>PrePO</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> ME</td>
                                <td>SPS/4.0.3.114</td>
                                
                                <td style="color:#FF0000" class="td-center">SPS/4.0.3.113->SPS/4.0.3.114</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Mebx</td>
                                <td>v11.0.0.0005</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> MebxSetupBrowser</td>
                                <td>PrePo</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Microcode1</td>
                                <td>M1350650_8000002B.inc</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Microcode2</td>
                                <td>M1350651_8000002B.inc</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Microcode3</td>
                                <td>M9750652_80000031.inc</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Microcode4</td>
                                <td>M9750653_01000030.inc</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> Microcode5</td>
                                <td>M9750654_02000009.inc</td>
                                
                                <td style="color:#FF0000" class="td-center">M9750654_02000007.inc->M9750654_02000009.inc</td>
                                
                            </tr>
                        
                            <tr>
                                <td> NvmDimmDriver</td>
                                <td>v01.00.01.1016</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> NvmDimmHii</td>
                                <td>v01.00.01.1016</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> PDR</td>
                                <td>PrePO</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTSataEfi</td>
                                <td>PrePO</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTeSataEfi</td>
                                <td>v5.0.0.1148</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTeSataLegacy</td>
                                <td>v5.0.0.1148</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTeSataRaidEfi</td>
                                <td>v5.0.0.1148</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTesSataEfi</td>
                                <td>v5.0.0.1148</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> RSTesSataLegacy</td>
                                <td>v5.0.0.1148</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> SINIT</td>
                                <td>Production,v0.9.4_LBG</td>
                                
                                <td style="color:#FF0000" class="td-center">Debug_NT,v0.9.4_LBG->Production,v0.9.4_LBG</td>
                                
                            </tr>
                        
                            <tr>
                                <td> SataAHCI</td>
                                <td>v2.00i</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> TwinvillePxe</td>
                                <td>v2.3.17</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> VMDDxeEfi</td>
                                <td>v1.0.0.5066</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> iBMCVideo</td>
                                <td>v3.8SQ</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                            <tr>
                                <td> iBMCVideoGop</td>
                                <td>v26</td>
                                
                                <td class="td-center">N</td>
                                
                            </tr>
                        
                        
                    </tbody></table><br>
                </div>
            </div>
        </div>
        
        <br>
        <div class="panel collapse-report-panel">
            <div class="panel-heading">
                <span class="sh2">  Platform Integration Validation Result </span>
                <div class="FoldIcon">
                    <div id="PlatformIntegrationValidationResultBtn" class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapsePlatformIntegrationValidationResult">
</div>
                </div>
            </div>
            <div id="collapsePlatformIntegrationValidationResult" class="panel-collapse collapse ">
                <div class="panel-body">
                    <table class="MsoNormalTable" width="100%">
                        <tbody><tr>
                            <th rowspan="4" width="9%">Purley_FPGA Test Execution Status</th>
                            <th width="9%">Domains</th>
                            <th width="8%">Attempted</th>
                            <th width="8%">Blocked</th>
                            <th width="8%">No Run</th>
                            <th width="8%">Failed</th>
                            <th width="8%">Passed</th>
                            <th width="8%">Total</th>
                            <th width="8%">% Attempted</th>
                            <th width="8%">Passed% (per attempted)</th>
                            <th width="8%">Pass%</th>
                            <th width="10%">Key Sightings</th>
                        </tr>
                        
                        
                        <tr>
                            
                             <td>Power Management</td>
                            
                             <td>8</td>
                             <td>0</td>
                             <td>0</td>
                            
                             <td>0</td>
                            
                             <td>8</td>
                             <td>8</td>
                             <td>100.00%</td>
                             <td>8/8</td>
                             <td>100.00%</td>
                             <td>
                                 
                             </td>
                        </tr>
                        
                        
                        
                        
                        
                        <tr>
                            
                             <td>FPGA</td>
                            
                             <td>6</td>
                             <td>0</td>
                             <td>0</td>
                            
                             <td>0</td>
                            
                             <td>6</td>
                             <td>6</td>
                             <td>100.00%</td>
                             <td>6/6</td>
                             <td>100.00%</td>
                             <td>
                                 
                             </td>
                        </tr>
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        <tr>
                            
                             <td>Summary</td>
                            
                             <td>14</td>
                             <td>0</td>
                             <td>0</td>
                            
                             <td>0</td>
                            
                             <td>14</td>
                             <td>14</td>
                             <td>100.00%</td>
                             <td>14/14</td>
                             <td>100.00%</td>
                             <td>
                                 
                             </td>
                        </tr>
                        
                        
                    </tbody></table><br>
                    <div class="stable">Detail case result could be found in this <a href="http://dcg-oss.intel.com/test_report/report_case/4723/Silver/Purley_FPGA" target="_blank" style="text-decoration: underline;">page</a></div>
                    <div style="border:1px solid #000000">
                        <div id="cases_domain_chart" style="width:70%;float:left;" data-highcharts-chart="0"><div class="highcharts-container" id="highcharts-0" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 427px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:"Lucida Grande", "Lucida Sans Unicode", Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="427" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-1"><rect x="0" y="0" width="350" height="259"></rect></clipPath></defs><rect x="0" y="0" width="427" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-grid" zIndex="1"></g><g class="highcharts-grid" zIndex="1"><path fill="none" d="M 67 327.5 L 417 327.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 262.5 L 417 262.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 198.5 L 417 198.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 133.5 L 417 133.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 67.5 L 417 67.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path></g><g class="highcharts-axis" zIndex="2"><path fill="none" d="M 241.5 327 L 241.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 417.5 327 L 417.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 66.5 327 L 66.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 67 327.5 L 417 327.5" stroke="#C0D0E0" stroke-width="1" zIndex="7" visibility="visible"></path></g><g class="highcharts-axis" zIndex="2"><text x="24" zIndex="7" text-anchor="middle" transform="translate(0,0) rotate(270 24 197.5)" class=" highcharts-yaxis-title" style="color:#707070;fill:#707070;" visibility="visible" y="197.5"><tspan>Pass Rate</tspan></text></g><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,300.56857689519154) scale(1 0.10294977483283253)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#717171" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#717171" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,300.56857689519154) scale(1 0.10294977483283253)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#ffae00" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#ffae00" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,300.56857689519154) scale(1 0.10294977483283253)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#fd4f02" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#fd4f02" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,300.56857689519154) scale(1 0.10294977483283253)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="260" stroke="#FFFFFF" stroke-width="1" fill="#6fd007" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="260" stroke="#FFFFFF" stroke-width="1" fill="#6fd007" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g></g><text x="214" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:363px;" y="24"><tspan>Purley-FPGA Server SKX/LBG B-Stepping</tspan><tspan dy="21" x="214">Silver Validation Result</tspan><title>Purley-FPGA Server SKX/LBG B-Stepping Silver Validation Result</title></text><g class="highcharts-legend" zIndex="7" transform="translate(74,360)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">NoRun</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#717171"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(90,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Block</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#ffae00"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(163,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Fail</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#fd4f02"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(223,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Pass</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#6fd007"></rect></g></g></g></g><g class="highcharts-axis-labels highcharts-xaxis-labels" zIndex="7"><text x="154.5" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:165px;text-overflow:clip;" text-anchor="middle" transform="translate(0,0)" y="346" opacity="1"><tspan>Power Management</tspan></text><text x="329.5" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:165px;text-overflow:clip;" text-anchor="middle" transform="translate(0,0)" y="346" opacity="1">FPGA</text></g><g class="highcharts-axis-labels highcharts-yaxis-labels" zIndex="7"><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="332" opacity="1">0</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="267" opacity="1">25</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="202" opacity="1">50</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="137" opacity="1">75</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="73" opacity="1">100</text></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>
                        <div id="cases_pie_chart" style="width:28%;float:right;border-left:1px solid #000000" data-highcharts-chart="1"><div class="highcharts-container" id="highcharts-2" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 170px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:"Lucida Grande", "Lucida Sans Unicode", Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="170" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-3"><rect x="0" y="0" width="150" height="147"></rect></clipPath></defs><rect x="0" y="0" width="170" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(10,173) scale(1 1)" style="cursor:pointer;"><path fill="#6fd007" d="M 74.99986530570906 67.01970900852209 A 6.480290992877744 6.480290992877744 0 0 1 78.87088818642366 68.30284731794627 L 75 73.5 A 0 0 0 0 0 75 73.5 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,10)"></path><path fill="#fd4f02" d="M 78.87608340279559 68.30672080406367 A 6.480290992877744 6.480290992877744 0 0 1 78.87088818642366 68.30284731794627 L 75 73.5 A 0 0 0 0 0 75 73.5 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path><path fill="#ffae00" d="M 78.87608340279559 68.30672080406367 A 6.480290992877744 6.480290992877744 0 0 1 78.87088818642366 68.30284731794627 L 75 73.5 A 0 0 0 0 0 75 73.5 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path><path fill="#717171" d="M 78.87608340279559 68.30672080406367 A 6.480290992877744 6.480290992877744 0 0 1 78.87088818642366 68.30284731794627 L 75 73.5 A 0 0 0 0 0 75 73.5 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(10,173) scale(1 1)"></g></g><text x="85" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:106px;" y="24"><tspan>Purley-FPGA</tspan><tspan dy="21" x="85">Server</tspan><tspan dy="21" x="85">SKX/LBG B-</tspan><tspan dy="21" x="85">Stepping</tspan><tspan dy="21" x="85">Silver</tspan><tspan dy="21" x="85">Validation</tspan><tspan dy="21" x="85">Status</tspan><title>Purley-FPGA Server SKX/LBG B-Stepping Silver Validation Status</title></text><g class="highcharts-legend" zIndex="7" transform="translate(23,332)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">Pass</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#6fd007"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(76,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Fail</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#fd4f02"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,17)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Block</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#ffae00"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,31)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">NoRun</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#717171"></rect></g></g></g></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>
                        <div style="clear:both;"></div>
                        <div style="border-top:1px solid #000000" id="cases_history_chart" data-highcharts-chart="2"><div class="highcharts-container" id="highcharts-4" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 611px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:"Lucida Grande", "Lucida Sans Unicode", Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="611" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-5"><rect x="0" y="0" width="520" height="242"></rect></clipPath><clipPath id="highcharts-6"><rect x="-99" y="-47" width="152.06694986293587" height="400"></rect></clipPath><clipPath id="highcharts-7"><rect x="0" y="0" width="53.06694986293586" height="242"></rect></clipPath></defs><rect x="0" y="0" width="611" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-grid" zIndex="1"></g><g class="highcharts-grid" zIndex="1"><path fill="none" d="M 81 289.5 L 601 289.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 229.5 L 601 229.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 168.5 L 601 168.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 108.5 L 601 108.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 46.5 L 601 46.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path></g><g class="highcharts-axis" zIndex="2"><path fill="none" d="M 145.5 289 L 145.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 210.5 289 L 210.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 275.5 289 L 275.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 340.5 289 L 340.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 405.5 289 L 405.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 470.5 289 L 470.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 535.5 289 L 535.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 601.5 289 L 601.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 80.5 289 L 80.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 81 289.5 L 601 289.5" stroke="#C0D0E0" stroke-width="1" zIndex="7" visibility="visible"></path></g><g class="highcharts-axis" zIndex="2"><text x="24" zIndex="7" text-anchor="middle" transform="translate(0,0) rotate(270 24 168)" class=" highcharts-yaxis-title" style="color:#707070;fill:#707070;" visibility="visible" y="168"><tspan>Pass Rate</tspan></text></g><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series" visibility="visible" zIndex="0.1" transform="translate(81,47) scale(1 1)" clip-path="url(#highcharts-7)"><path fill="none" d="M 97.5 21.997800000000012 L 162.5 0 L 227.5 0 L 292.5 0 L 357.5 0 L 422.5 0 L 487.5 0" stroke="#7cb5ec" stroke-width="2" zIndex="1" stroke-linejoin="round" stroke-linecap="round"></path></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(81,47) scale(1 1)" clip-path="url(#highcharts-6)"><path fill="#7cb5ec" d="M 487 -4 C 492.328 -4 492.328 4 487 4 C 481.672 4 481.672 -4 487 -4 Z"></path><path fill="#7cb5ec" d="M 422 -4 C 427.328 -4 427.328 4 422 4 C 416.672 4 416.672 -4 422 -4 Z"></path><path fill="#7cb5ec" d="M 357 -4 C 362.328 -4 362.328 4 357 4 C 351.672 4 351.672 -4 357 -4 Z"></path><path fill="#7cb5ec" d="M 292 -4 C 297.328 -4 297.328 4 292 4 C 286.672 4 286.672 -4 292 -4 Z"></path><path fill="#7cb5ec" d="M 227 -4 C 232.328 -4 232.328 4 227 4 C 221.672 4 221.672 -4 227 -4 Z"></path><path fill="#7cb5ec" d="M 162 -4 C 167.328 -4 167.328 4 162 4 C 156.672 4 156.672 -4 162 -4 Z"></path><path fill="#7cb5ec" d="M 97 17.997800000000012 C 102.328 17.997800000000012 102.328 25.997800000000012 97 25.997800000000012 C 91.672 25.997800000000012 91.672 17.997800000000012 97 17.997800000000012 Z"></path></g></g><text x="306" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:547px;" y="24"><tspan>Purley-FPGA Server SKX/LBG B-Stepping Silver Analysis PASS%</tspan></text><g class="highcharts-data-labels" visibility="visible" zIndex="6" transform="translate(81,47) scale(1 1)" opacity="0"><g zIndex="1" style="" transform="translate(77,-1)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>90.91</tspan></text></g><g zIndex="1" style="" transform="translate(147,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(212,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(277,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(342,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(407,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(472,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g></g><g class="highcharts-legend" zIndex="7" transform="translate(271,360)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><path fill="none" d="M 0 11 L 16 11" stroke="#7cb5ec" stroke-width="2"></path><path fill="#7cb5ec" d="M 8 7 C 13.328 7 13.328 15 8 15 C 2.6719999999999997 15 2.6719999999999997 7 8 7 Z"></path><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">Silver</text></g></g></g></g><g class="highcharts-axis-labels highcharts-xaxis-labels" zIndex="7"><text x="116.09272486435069" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 116.09272486435069 305)" y="305" opacity="1"><tspan>2016 WW40</tspan></text><text x="181.09272486435069" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 181.09272486435069 305)" y="305" opacity="1"><tspan>2016 WW42</tspan></text><text x="246.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 246.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW43</tspan></text><text x="311.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 311.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW44</tspan></text><text x="376.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 376.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW45</tspan></text><text x="441.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 441.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW46</tspan></text><text x="506.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 506.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW47</tspan></text><text x="571.0927248643507" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 571.0927248643507 305)" y="305" opacity="1"><tspan>2016 WW48</tspan></text></g><g class="highcharts-axis-labels highcharts-yaxis-labels" zIndex="7"><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="294" opacity="1"><tspan>0 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="233" opacity="1"><tspan>25 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="173" opacity="1"><tspan>50 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="112" opacity="1"><tspan>75 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="52" opacity="1"><tspan>100 %</tspan></text></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>
                    </div>
                <br>
                
                </div>
            </div>
            
            
            
        </div>
    
    
        <br>
        <br>
    </div>
</div>
</body></html>
