============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 11:17:38 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(120)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 25 trigger nets, 25 data nets.
KIT-1004 : Chipwatcher code = 0001011001111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=88) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=88) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=88)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=88)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2037/20 useful/useless nets, 1145/9 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 1786/18 useful/useless nets, 1483/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 304 better
SYN-1014 : Optimize round 2
SYN-1032 : 1541/45 useful/useless nets, 1238/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1549/83 useful/useless nets, 1257/29 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 118 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1951/4 useful/useless nets, 1659/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 182 (3.68), #lev = 5 (1.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 213 (3.62), #lev = 4 (1.78)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 429 instances into 213 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.181936s wall, 0.984375s user + 0.078125s system = 1.062500s CPU (89.9%)

RUN-1004 : used memory is 147 MB, reserved memory is 112 MB, peak memory is 149 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (196 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1176 instances
RUN-0007 : 468 luts, 505 seqs, 103 mslices, 61 lslices, 18 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1479 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 829 nets have 2 pins
RUN-1001 : 502 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     254     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     243     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1174 instances, 468 luts, 505 seqs, 164 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 348440
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1174.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 236561, overlap = 45
PHY-3002 : Step(2): len = 171537, overlap = 45
PHY-3002 : Step(3): len = 116066, overlap = 42.75
PHY-3002 : Step(4): len = 90870.3, overlap = 36
PHY-3002 : Step(5): len = 84822.2, overlap = 36
PHY-3002 : Step(6): len = 66514.6, overlap = 40.5
PHY-3002 : Step(7): len = 61553.6, overlap = 42.75
PHY-3002 : Step(8): len = 56843.2, overlap = 45
PHY-3002 : Step(9): len = 53817.1, overlap = 45
PHY-3002 : Step(10): len = 48682, overlap = 45
PHY-3002 : Step(11): len = 46619.3, overlap = 45
PHY-3002 : Step(12): len = 42971.2, overlap = 45
PHY-3002 : Step(13): len = 40718.9, overlap = 45
PHY-3002 : Step(14): len = 38216.4, overlap = 45
PHY-3002 : Step(15): len = 37298.5, overlap = 45
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47517e-06
PHY-3002 : Step(16): len = 38128.1, overlap = 33.75
PHY-3002 : Step(17): len = 38475, overlap = 33.75
PHY-3002 : Step(18): len = 37285, overlap = 38.25
PHY-3002 : Step(19): len = 37778.5, overlap = 36
PHY-3002 : Step(20): len = 38068.9, overlap = 36
PHY-3002 : Step(21): len = 38124.7, overlap = 33.75
PHY-3002 : Step(22): len = 34733.7, overlap = 33.75
PHY-3002 : Step(23): len = 33313.3, overlap = 42.75
PHY-3002 : Step(24): len = 34218.5, overlap = 42.75
PHY-3002 : Step(25): len = 35080.3, overlap = 42.75
PHY-3002 : Step(26): len = 35067.4, overlap = 38.25
PHY-3002 : Step(27): len = 32314.9, overlap = 34.4375
PHY-3002 : Step(28): len = 32867.1, overlap = 32.3125
PHY-3002 : Step(29): len = 32963.5, overlap = 32.25
PHY-3002 : Step(30): len = 30536.4, overlap = 32.125
PHY-3002 : Step(31): len = 30336.3, overlap = 34.3125
PHY-3002 : Step(32): len = 31186.2, overlap = 36.625
PHY-3002 : Step(33): len = 31329.1, overlap = 36.5
PHY-3002 : Step(34): len = 31337.4, overlap = 36.3125
PHY-3002 : Step(35): len = 31310.8, overlap = 36.2188
PHY-3002 : Step(36): len = 29206.8, overlap = 38.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95035e-06
PHY-3002 : Step(37): len = 31447.4, overlap = 34.4375
PHY-3002 : Step(38): len = 31636.6, overlap = 35.0625
PHY-3002 : Step(39): len = 32051.2, overlap = 32.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.39007e-05
PHY-3002 : Step(40): len = 32804, overlap = 30.3125
PHY-3002 : Step(41): len = 32883.7, overlap = 30.3125
PHY-3002 : Step(42): len = 32682.5, overlap = 30.3125
PHY-3002 : Step(43): len = 32495.2, overlap = 30.3125
PHY-3002 : Step(44): len = 32391.1, overlap = 25.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019987s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(45): len = 36839.7, overlap = 17.0312
PHY-3002 : Step(46): len = 36923, overlap = 17.4375
PHY-3002 : Step(47): len = 35267.7, overlap = 16.4688
PHY-3002 : Step(48): len = 35401.1, overlap = 15.6875
PHY-3002 : Step(49): len = 34343.1, overlap = 17.625
PHY-3002 : Step(50): len = 34253.3, overlap = 16.8125
PHY-3002 : Step(51): len = 33645.1, overlap = 17.5938
PHY-3002 : Step(52): len = 33963.2, overlap = 17.0625
PHY-3002 : Step(53): len = 33570.4, overlap = 16.2812
PHY-3002 : Step(54): len = 33011.8, overlap = 16.4375
PHY-3002 : Step(55): len = 32422.4, overlap = 17.0938
PHY-3002 : Step(56): len = 32362, overlap = 17.0625
PHY-3002 : Step(57): len = 32133.6, overlap = 17.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.50617e-05
PHY-3002 : Step(58): len = 32113.8, overlap = 20.2812
PHY-3002 : Step(59): len = 32113.8, overlap = 20.2812
PHY-3002 : Step(60): len = 31882.1, overlap = 20.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.01233e-05
PHY-3002 : Step(61): len = 32127.5, overlap = 24.1875
PHY-3002 : Step(62): len = 32330.3, overlap = 24.1875
PHY-3002 : Step(63): len = 32519.8, overlap = 26.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69617e-05
PHY-3002 : Step(64): len = 33332.5, overlap = 55.5938
PHY-3002 : Step(65): len = 33332.5, overlap = 55.5938
PHY-3002 : Step(66): len = 32530.1, overlap = 55.5
PHY-3002 : Step(67): len = 32649, overlap = 55.4688
PHY-3002 : Step(68): len = 33406.9, overlap = 51.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.39234e-05
PHY-3002 : Step(69): len = 33221.9, overlap = 43.2812
PHY-3002 : Step(70): len = 33221.9, overlap = 43.2812
PHY-3002 : Step(71): len = 33639.6, overlap = 40.5938
PHY-3002 : Step(72): len = 33639.6, overlap = 40.5938
PHY-3002 : Step(73): len = 33305, overlap = 39.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.78469e-05
PHY-3002 : Step(74): len = 34808.3, overlap = 36.625
PHY-3002 : Step(75): len = 35016.3, overlap = 36.6875
PHY-3002 : Step(76): len = 34423.2, overlap = 34.9375
PHY-3002 : Step(77): len = 34493.9, overlap = 34.4375
PHY-3002 : Step(78): len = 34808.4, overlap = 35.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 76.19 peak overflow 4.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1479.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 38248, over cnt = 161(0%), over = 617, worst = 15
PHY-1001 : End global iterations;  0.096653s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (64.7%)

PHY-1001 : Congestion index: top1 = 36.12, top5 = 18.44, top10 = 11.38, top15 = 8.12.
PHY-1001 : End incremental global routing;  0.214250s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (80.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6037, tnet num: 1477, tinst num: 1174, tnode num: 8002, tedge num: 10078.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.203191s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.441283s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (85.0%)

OPT-1001 : Current memory(MB): used = 201, reserve = 166, peak = 201.
OPT-1001 : End physical optimization;  0.458242s wall, 0.328125s user + 0.078125s system = 0.406250s CPU (88.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 468 LUT to BLE ...
SYN-4008 : Packed 468 LUT and 205 SEQ to BLE.
SYN-4003 : Packing 300 remaining SEQ's ...
SYN-4005 : Packed 188 SEQ with LUT/SLICE
SYN-4006 : 104 single LUT's are left
SYN-4006 : 112 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 580/917 primitive instances ...
PHY-3001 : End packing;  0.047455s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 534 instances
RUN-1001 : 248 mslices, 247 lslices, 18 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1279 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 610 nets have 2 pins
RUN-1001 : 515 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 532 instances, 495 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 35527.6, Over = 41.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.82735e-05
PHY-3002 : Step(79): len = 34725.5, overlap = 39.25
PHY-3002 : Step(80): len = 34806.6, overlap = 39.5
PHY-3002 : Step(81): len = 34645.2, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6547e-05
PHY-3002 : Step(82): len = 34975.5, overlap = 36.75
PHY-3002 : Step(83): len = 35239.1, overlap = 35.75
PHY-3002 : Step(84): len = 35675.5, overlap = 33.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.30939e-05
PHY-3002 : Step(85): len = 35872.3, overlap = 34
PHY-3002 : Step(86): len = 35973.4, overlap = 33.75
PHY-3002 : Step(87): len = 36135.3, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.193347s wall, 0.031250s user + 0.093750s system = 0.125000s CPU (64.7%)

PHY-3001 : Trial Legalized: Len = 46974
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000394182
PHY-3002 : Step(88): len = 42125.2, overlap = 7
PHY-3002 : Step(89): len = 39669.5, overlap = 12.25
PHY-3002 : Step(90): len = 38864.3, overlap = 13.5
PHY-3002 : Step(91): len = 37778.5, overlap = 15.25
PHY-3002 : Step(92): len = 37758.1, overlap = 14.5
PHY-3002 : Step(93): len = 37759.3, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000788363
PHY-3002 : Step(94): len = 37816.7, overlap = 14.25
PHY-3002 : Step(95): len = 37855.9, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00157673
PHY-3002 : Step(96): len = 37940.7, overlap = 13.25
PHY-3002 : Step(97): len = 37977.7, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005336s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43030.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005976s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (261.5%)

PHY-3001 : 3 instances has been re-located, deltaX = 2, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 43112.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 65/1279.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 50288, over cnt = 154(0%), over = 234, worst = 5
PHY-1002 : len = 51560, over cnt = 66(0%), over = 77, worst = 2
PHY-1002 : len = 52232, over cnt = 21(0%), over = 25, worst = 2
PHY-1002 : len = 52584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.185216s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.4%)

PHY-1001 : Congestion index: top1 = 28.84, top5 = 20.76, top10 = 14.84, top15 = 10.89.
PHY-1001 : End incremental global routing;  0.251968s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (31.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5215, tnet num: 1277, tinst num: 532, tnode num: 6671, tedge num: 9052.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.209660s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (104.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.485842s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (64.3%)

OPT-1001 : Current memory(MB): used = 204, reserve = 169, peak = 204.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1084/1279.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008083s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (193.3%)

PHY-1001 : Congestion index: top1 = 28.84, top5 = 20.76, top10 = 14.84, top15 = 10.89.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002181s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.575977s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (70.5%)

RUN-1003 : finish command "place" in  4.774466s wall, 1.796875s user + 1.406250s system = 3.203125s CPU (67.1%)

RUN-1004 : used memory is 185 MB, reserved memory is 150 MB, peak memory is 205 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 534 instances
RUN-1001 : 248 mslices, 247 lslices, 18 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1279 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 610 nets have 2 pins
RUN-1001 : 515 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5215, tnet num: 1277, tinst num: 532, tnode num: 6671, tedge num: 9052.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 248 mslices, 247 lslices, 18 pads, 16 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 704 clock pins, and constraint 1456 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49912, over cnt = 162(0%), over = 246, worst = 5
PHY-1002 : len = 51256, over cnt = 69(0%), over = 80, worst = 2
PHY-1002 : len = 52040, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 52272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.195754s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (8.0%)

PHY-1001 : Congestion index: top1 = 29.09, top5 = 20.71, top10 = 14.76, top15 = 10.79.
PHY-1001 : End global routing;  0.286295s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (32.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 234, reserve = 199, peak = 247.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 499, reserve = 469, peak = 499.
PHY-1001 : End build detailed router design. 4.202773s wall, 3.578125s user + 0.171875s system = 3.750000s CPU (89.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 25088, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.055651s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (93.2%)

PHY-1001 : Current memory(MB): used = 531, reserve = 502, peak = 531.
PHY-1001 : End phase 1; 1.067472s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (93.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 178936, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 531, reserve = 502, peak = 531.
PHY-1001 : End initial routed; 2.881564s wall, 1.906250s user + 0.062500s system = 1.968750s CPU (68.3%)

PHY-1001 : Current memory(MB): used = 531, reserve = 502, peak = 531.
PHY-1001 : End phase 2; 2.881627s wall, 1.906250s user + 0.062500s system = 1.968750s CPU (68.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 178808, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.028351s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 178656, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.028172s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 178672, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.023756s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 6 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.168691s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.9%)

PHY-1001 : Current memory(MB): used = 544, reserve = 515, peak = 544.
PHY-1001 : End phase 3; 0.393003s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (75.5%)

PHY-1003 : Routed, final wirelength = 178672
PHY-1001 : Current memory(MB): used = 544, reserve = 515, peak = 544.
PHY-1001 : End export database. 0.014785s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.7%)

PHY-1001 : End detail routing;  8.860255s wall, 7.031250s user + 0.265625s system = 7.296875s CPU (82.4%)

RUN-1003 : finish command "route" in  9.488181s wall, 7.390625s user + 0.296875s system = 7.687500s CPU (81.0%)

RUN-1004 : used memory is 476 MB, reserved memory is 447 MB, peak memory is 545 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      819   out of  19600    4.18%
#reg                      526   out of  19600    2.68%
#le                       931
  #lut only               405   out of    931   43.50%
  #reg only               112   out of    931   12.03%
  #lut&reg                414   out of    931   44.47%
#dsp                        0   out of     29    0.00%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                232
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            112
#3        adc/clk_adc          GCLK               mslice             adc/clk_adc_reg_syn_5.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |931    |655     |164     |541     |16      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |141    |91      |45      |59      |4       |0       |
|    fifo_list                       |fifo           |105    |64      |36      |46      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |53     |47      |6       |34      |0       |0       |
|  tx                                |uart_tx        |69     |47      |8       |38      |0       |0       |
|  type                              |type_choice    |117    |109     |8       |65      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |496    |314     |91      |296     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |496    |314     |91      |296     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |193    |119     |0       |186     |0       |0       |
|        reg_inst                    |register       |190    |116     |0       |183     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |303    |195     |91      |110     |0       |0       |
|        bus_inst                    |bus_top        |79     |36      |30      |27      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |29     |12      |10      |9       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |27     |11      |10      |11      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |23     |13      |10      |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |134    |105     |29      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       592   
    #2          2       374   
    #3          3        91   
    #4          4        50   
    #5        5-10       99   
    #6        11-50      39   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.84            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: a35b41782ea0b227425cc81495b0c19019c1beb5d4b299ef1f2a5113ab8f2b07 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 532
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1279, pip num: 12349
BIT-1002 : Init feedthrough completely, num: 6
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1329 valid insts, and 33604 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110000001011001111111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.535729s wall, 13.750000s user + 0.125000s system = 13.875000s CPU (547.2%)

RUN-1004 : used memory is 477 MB, reserved memory is 450 MB, peak memory is 678 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_111738.log"
