--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
ordbur.twr ordbur.ncd ordbur.pcf

Design file:              ordbur.ncd
Physical constraint file: ordbur.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;

 40419 paths analyzed, 11804 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.853ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_8 (FF)
  Destination:          r5/SR[17].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.818ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_8 to r5/SR[17].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.AQ      Tcko                  0.375   shift_i/state<9>
                                                       shift_i/state_8
    SLICE_X39Y20.A6      net (fanout=66)       0.635   shift_i/state<8>
    SLICE_X39Y20.A       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<12>
                                                       r5_wen1
    SLICE_X56Y15.CE      net (fanout=43)       1.454   r5_wen
    SLICE_X56Y15.CLK     Tceck                 0.268   r5/SR[17].shift_i/state<4>
                                                       r5/SR[17].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.818ns (0.729ns logic, 2.089ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_4 (FF)
  Destination:          r3/SR[18].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_4 to r3/SR[18].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y22.AQ      Tcko                  0.375   shift_i/state<7>
                                                       shift_i/state_4
    SLICE_X35Y22.A6      net (fanout=2)        0.249   shift_i/state<4>
    SLICE_X35Y22.A       Tilo                  0.086   shift_i/state<7>
                                                       r3_wen1
    SLICE_X58Y17.CE      net (fanout=40)       1.834   r3_wen
    SLICE_X58Y17.CLK     Tceck                 0.268   r3/SR[18].shift_i/state<4>
                                                       r3/SR[18].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (0.729ns logic, 2.083ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk000004fa (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.803ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 to fdiv1/xilinx_fdiv_i/blk00000003/blk000004fa
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.AQ       Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000543
    SLICE_X22Y0.AX       net (fanout=27)       1.494   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
    SLICE_X22Y0.COUT     Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig000005b7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ce
    SLICE_X22Y1.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000618
    SLICE_X22Y1.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004d6
    SLICE_X22Y2.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000628
    SLICE_X22Y2.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004de
    SLICE_X22Y3.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000638
    SLICE_X22Y3.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004e6
    SLICE_X22Y4.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000648
    SLICE_X22Y4.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ee
    SLICE_X22Y5.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000658
    SLICE_X22Y5.CLK      Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig0000066c
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004f6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004fa
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (1.309ns logic, 1.494ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk000004f9 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.787ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 to fdiv1/xilinx_fdiv_i/blk00000003/blk000004f9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.AQ       Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000543
    SLICE_X22Y0.AX       net (fanout=27)       1.494   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
    SLICE_X22Y0.COUT     Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig000005b7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ce
    SLICE_X22Y1.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000618
    SLICE_X22Y1.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004d6
    SLICE_X22Y2.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000628
    SLICE_X22Y2.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004de
    SLICE_X22Y3.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000638
    SLICE_X22Y3.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004e6
    SLICE_X22Y4.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000648
    SLICE_X22Y4.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ee
    SLICE_X22Y5.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000658
    SLICE_X22Y5.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig0000066c
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004f6
    SLICE_X22Y6.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000668
    SLICE_X22Y6.CLK      Tcinck                0.044   fdiv1/xilinx_fdiv_i/blk00000003/sig000005a7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004f9
    -------------------------------------------------  ---------------------------
    Total                                      2.787ns (1.293ns logic, 1.494ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk000004fc (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.750ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 to fdiv1/xilinx_fdiv_i/blk00000003/blk000004fc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.AQ       Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000543
    SLICE_X22Y0.AX       net (fanout=27)       1.494   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
    SLICE_X22Y0.COUT     Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig000005b7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ce
    SLICE_X22Y1.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000618
    SLICE_X22Y1.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004d6
    SLICE_X22Y2.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000628
    SLICE_X22Y2.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004de
    SLICE_X22Y3.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000638
    SLICE_X22Y3.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004e6
    SLICE_X22Y4.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000648
    SLICE_X22Y4.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ee
    SLICE_X22Y5.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000658
    SLICE_X22Y5.CLK      Tcinck                0.098   fdiv1/xilinx_fdiv_i/blk00000003/sig0000066c
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004f6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004fc
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (1.256ns logic, 1.494ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_8 (FF)
  Destination:          r5/SR[17].shift_i/state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.745ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_8 to r5/SR[17].shift_i/state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.AQ      Tcko                  0.375   shift_i/state<9>
                                                       shift_i/state_8
    SLICE_X39Y20.A6      net (fanout=66)       0.635   shift_i/state<8>
    SLICE_X39Y20.A       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<12>
                                                       r5_wen1
    SLICE_X56Y15.CE      net (fanout=43)       1.454   r5_wen
    SLICE_X56Y15.CLK     Tceck                 0.195   r5/SR[17].shift_i/state<4>
                                                       r5/SR[17].shift_i/state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (0.656ns logic, 2.089ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk000004fb (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.742ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 to fdiv1/xilinx_fdiv_i/blk00000003/blk000004fb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.AQ       Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000543
    SLICE_X22Y0.AX       net (fanout=27)       1.494   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
    SLICE_X22Y0.COUT     Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig000005b7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ce
    SLICE_X22Y1.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000618
    SLICE_X22Y1.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004d6
    SLICE_X22Y2.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000628
    SLICE_X22Y2.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004de
    SLICE_X22Y3.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000638
    SLICE_X22Y3.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004e6
    SLICE_X22Y4.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000648
    SLICE_X22Y4.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ee
    SLICE_X22Y5.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000658
    SLICE_X22Y5.CLK      Tcinck                0.090   fdiv1/xilinx_fdiv_i/blk00000003/sig0000066c
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004f6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004fb
    -------------------------------------------------  ---------------------------
    Total                                      2.742ns (1.248ns logic, 1.494ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_4 (FF)
  Destination:          r3/SR[18].shift_i/state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.739ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_4 to r3/SR[18].shift_i/state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y22.AQ      Tcko                  0.375   shift_i/state<7>
                                                       shift_i/state_4
    SLICE_X35Y22.A6      net (fanout=2)        0.249   shift_i/state<4>
    SLICE_X35Y22.A       Tilo                  0.086   shift_i/state<7>
                                                       r3_wen1
    SLICE_X58Y17.CE      net (fanout=40)       1.834   r3_wen
    SLICE_X58Y17.CLK     Tceck                 0.195   r3/SR[18].shift_i/state<4>
                                                       r3/SR[18].shift_i/state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.739ns (0.656ns logic, 2.083ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk000004fe (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.712ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 to fdiv1/xilinx_fdiv_i/blk00000003/blk000004fe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.AQ       Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000543
    SLICE_X22Y0.AX       net (fanout=27)       1.494   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
    SLICE_X22Y0.COUT     Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig000005b7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ce
    SLICE_X22Y1.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000618
    SLICE_X22Y1.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004d6
    SLICE_X22Y2.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000628
    SLICE_X22Y2.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004de
    SLICE_X22Y3.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000638
    SLICE_X22Y3.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004e6
    SLICE_X22Y4.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000648
    SLICE_X22Y4.CLK      Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig000005f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ee
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004fe
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (1.218ns logic, 1.494ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000153 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000ce (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000153 to fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.375   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000153
    SLICE_X54Y17.A2      net (fanout=18)       2.319   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
    SLICE_X54Y17.CLK     Tas                   0.006   fadd1/xilinx_fadd_i/blk00000003/sig000001a7
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000292
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (0.381ns logic, 2.319ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk000004fd (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.696ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 to fdiv1/xilinx_fdiv_i/blk00000003/blk000004fd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.AQ       Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000543
    SLICE_X22Y0.AX       net (fanout=27)       1.494   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
    SLICE_X22Y0.COUT     Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig000005b7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ce
    SLICE_X22Y1.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000618
    SLICE_X22Y1.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004d6
    SLICE_X22Y2.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000628
    SLICE_X22Y2.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004de
    SLICE_X22Y3.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000638
    SLICE_X22Y3.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004e6
    SLICE_X22Y4.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000648
    SLICE_X22Y4.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ee
    SLICE_X22Y5.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000658
    SLICE_X22Y5.CLK      Tcinck                0.044   fdiv1/xilinx_fdiv_i/blk00000003/sig0000066c
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004f6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004fd
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.202ns logic, 1.494ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000153 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000cf (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000153 to fadd1/xilinx_fadd_i/blk00000003/blk000000cf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.375   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000153
    SLICE_X54Y17.B2      net (fanout=18)       2.312   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
    SLICE_X54Y17.CLK     Tas                   0.001   fadd1/xilinx_fadd_i/blk00000003/sig000001a7
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000288
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000cf
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.376ns logic, 2.312ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_4 (FF)
  Destination:          r3/SR[17].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_4 to r3/SR[17].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y22.AQ      Tcko                  0.375   shift_i/state<7>
                                                       shift_i/state_4
    SLICE_X35Y22.A6      net (fanout=2)        0.249   shift_i/state<4>
    SLICE_X35Y22.A       Tilo                  0.086   shift_i/state<7>
                                                       r3_wen1
    SLICE_X52Y15.CE      net (fanout=40)       1.709   r3_wen
    SLICE_X52Y15.CLK     Tceck                 0.268   r3/SR[17].shift_i/state<4>
                                                       r3/SR[17].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (0.729ns logic, 1.958ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_15 (FF)
  Destination:          fadd1_in1_r/register_7 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.662ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_15 to fadd1_in1_r/register_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.CQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<16>
                                                       FSM/SR[0].shiftCtl_i/state_15
    SLICE_X22Y23.A4      net (fanout=68)       1.114   FSM/SR[0].shiftCtl_i/state<15>
    SLICE_X22Y23.A       Tilo                  0.086   N371
                                                       mux21/Z<23>21
    SLICE_X20Y18.D4      net (fanout=24)       1.080   N42
    SLICE_X20Y18.CLK     Tas                   0.007   fadd1_in1_r/register<7>
                                                       mux21/Z<7>
                                                       fadd1_in1_r/register_7
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (0.468ns logic, 2.194ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_4 (FF)
  Destination:          r3/SR[16].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_4 to r3/SR[16].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y22.AQ      Tcko                  0.375   shift_i/state<7>
                                                       shift_i/state_4
    SLICE_X35Y22.A6      net (fanout=2)        0.249   shift_i/state<4>
    SLICE_X35Y22.A       Tilo                  0.086   shift_i/state<7>
                                                       r3_wen1
    SLICE_X58Y15.CE      net (fanout=40)       1.682   r3_wen
    SLICE_X58Y15.CLK     Tceck                 0.268   r3/SR[16].shift_i/state<4>
                                                       r3/SR[16].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.660ns (0.729ns logic, 1.931ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000500 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.659ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000500
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.AQ       Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000543
    SLICE_X22Y0.AX       net (fanout=27)       1.494   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
    SLICE_X22Y0.COUT     Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig000005b7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ce
    SLICE_X22Y1.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000618
    SLICE_X22Y1.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004d6
    SLICE_X22Y2.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000628
    SLICE_X22Y2.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004de
    SLICE_X22Y3.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000638
    SLICE_X22Y3.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004e6
    SLICE_X22Y4.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000648
    SLICE_X22Y4.CLK      Tcinck                0.098   fdiv1/xilinx_fdiv_i/blk00000003/sig000005f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ee
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000500
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (1.165ns logic, 1.494ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_8 (FF)
  Destination:          r5/SR[22].shift_i/Mshreg_state_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_8 to r5/SR[22].shift_i/Mshreg_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.AQ      Tcko                  0.375   shift_i/state<9>
                                                       shift_i/state_8
    SLICE_X39Y20.A6      net (fanout=66)       0.635   shift_i/state<8>
    SLICE_X39Y20.A       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<12>
                                                       r5_wen1
    SLICE_X54Y24.CE      net (fanout=43)       1.287   r5_wen
    SLICE_X54Y24.CLK     Tceck                 0.268   r5/SR[22].shift_i/state<4>
                                                       r5/SR[22].shift_i/Mshreg_state_4
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (0.729ns logic, 1.922ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk000004ff (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.651ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000543 to fdiv1/xilinx_fdiv_i/blk00000003/blk000004ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.AQ       Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000543
    SLICE_X22Y0.AX       net (fanout=27)       1.494   fdiv1/xilinx_fdiv_i/blk00000003/sig0000060a
    SLICE_X22Y0.COUT     Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig000005b7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ce
    SLICE_X22Y1.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000618
    SLICE_X22Y1.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004d6
    SLICE_X22Y2.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000628
    SLICE_X22Y2.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004de
    SLICE_X22Y3.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000638
    SLICE_X22Y3.COUT     Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000005e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004e6
    SLICE_X22Y4.CIN      net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000648
    SLICE_X22Y4.CLK      Tcinck                0.090   fdiv1/xilinx_fdiv_i/blk00000003/sig000005f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ee
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ff
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (1.157ns logic, 1.494ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000153 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000cb (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000153 to fadd1/xilinx_fadd_i/blk00000003/blk000000cb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.375   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000153
    SLICE_X55Y16.B5      net (fanout=18)       2.239   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
    SLICE_X55Y16.CLK     Tas                   0.029   fadd1/xilinx_fadd_i/blk00000003/sig0000019f
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000295
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000cb
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.404ns logic, 2.239ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_51 (FF)
  Destination:          fmul1_in1_r/register_26 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.635ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_51 to fmul1_in1_r/register_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y28.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<51>
                                                       FSM/SR[0].shiftCtl_i/state_51
    SLICE_X43Y20.B5      net (fanout=67)       1.167   FSM/SR[0].shiftCtl_i/state<51>
    SLICE_X43Y20.B       Tilo                  0.086   fadd1_out<7>
                                                       s101
    SLICE_X28Y24.D5      net (fanout=32)       1.000   s10
    SLICE_X28Y24.CLK     Tas                   0.007   fmul1_in1_r/register<26>
                                                       mux10/Z<26>
                                                       fmul1_in1_r/register_26
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.468ns logic, 2.167ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Location pin: DSP48_X0Y4.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Location pin: DSP48_X0Y5.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X0Y7.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Location pin: DSP48_X0Y6.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X0Y9.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d68/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d93/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d68/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d93/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d92/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d79/CLK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d92/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d79/CLK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a0/CLK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a0/CLK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a2/CLK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a2/CLK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d2/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a4/CLK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d2/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a4/CLK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d2/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a6/CLK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbur_fdiv1_out_28 (FF)
  Destination:          ordbur_fdiv1_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_28 to ordbur_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.396   ordbur_fdiv1_out<31>
                                                       ordbur_fdiv1_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbur_fdiv1_out_30 (FF)
  Destination:          ordbur_fdiv1_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_30 to ordbur_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.396   ordbur_fdiv1_out<31>
                                                       ordbur_fdiv1_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbur_fdiv1_out_29 (FF)
  Destination:          ordbur_fdiv1_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_29 to ordbur_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.396   ordbur_fdiv1_out<31>
                                                       ordbur_fdiv1_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbur_fdiv1_out_31 (FF)
  Destination:          ordbur_fdiv1_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_31 to ordbur_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.396   ordbur_fdiv1_out<31>
                                                       ordbur_fdiv1_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_7 (FF)
  Destination:          ordbur_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_7 to ordbur_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.DQ      Tcko                  0.375   ordbur_fdiv1_out<7>
                                                       ordbur_fdiv1_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_14 (FF)
  Destination:          ordbur_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_14 to ordbur_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CQ      Tcko                  0.375   ordbur_fdiv1_out<15>
                                                       ordbur_fdiv1_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_13 (FF)
  Destination:          ordbur_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_13 to ordbur_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.BQ      Tcko                  0.375   ordbur_fdiv1_out<15>
                                                       ordbur_fdiv1_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_5 (FF)
  Destination:          ordbur_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_5 to ordbur_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.BQ      Tcko                  0.375   ordbur_fdiv1_out<7>
                                                       ordbur_fdiv1_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_2 (FF)
  Destination:          ordbur_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_2 to ordbur_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y13.CQ      Tcko                  0.375   ordbur_fdiv1_out<3>
                                                       ordbur_fdiv1_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_15 (FF)
  Destination:          ordbur_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_15 to ordbur_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.DQ      Tcko                  0.375   ordbur_fdiv1_out<15>
                                                       ordbur_fdiv1_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_27 (FF)
  Destination:          ordbur_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_27 to ordbur_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.DQ      Tcko                  0.375   ordbur_fdiv1_out<27>
                                                       ordbur_fdiv1_out_27
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_25 (FF)
  Destination:          ordbur_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_25 to ordbur_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.375   ordbur_fdiv1_out<27>
                                                       ordbur_fdiv1_out_25
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_19 (FF)
  Destination:          ordbur_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_19 to ordbur_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.375   ordbur_fdiv1_out<19>
                                                       ordbur_fdiv1_out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_17 (FF)
  Destination:          ordbur_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_17 to ordbur_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.BQ      Tcko                  0.375   ordbur_fdiv1_out<19>
                                                       ordbur_fdiv1_out_17
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_0 (FF)
  Destination:          ordbur_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_0 to ordbur_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y13.AQ      Tcko                  0.375   ordbur_fdiv1_out<3>
                                                       ordbur_fdiv1_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_12 (FF)
  Destination:          ordbur_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_12 to ordbur_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.AQ      Tcko                  0.375   ordbur_fdiv1_out<15>
                                                       ordbur_fdiv1_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_1 (FF)
  Destination:          ordbur_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_1 to ordbur_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y13.BQ      Tcko                  0.375   ordbur_fdiv1_out<3>
                                                       ordbur_fdiv1_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_23 (FF)
  Destination:          ordbur_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_23 to ordbur_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y27.DQ      Tcko                  0.375   ordbur_fdiv1_out<23>
                                                       ordbur_fdiv1_out_23
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_rdy_0 (FF)
  Destination:          ordbur_fdiv1_out_rdy<0>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_rdy_0 to ordbur_fdiv1_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.AQ      Tcko                  0.375   ordbur_fdiv1_out_rdy<0>
                                                       ordbur_fdiv1_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_22 (FF)
  Destination:          ordbur_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_22 to ordbur_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y27.CQ      Tcko                  0.375   ordbur_fdiv1_out<23>
                                                       ordbur_fdiv1_out_22
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_26 (FF)
  Destination:          ordbur_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_26 to ordbur_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.CQ      Tcko                  0.375   ordbur_fdiv1_out<27>
                                                       ordbur_fdiv1_out_26
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_21 (FF)
  Destination:          ordbur_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_21 to ordbur_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y27.BQ      Tcko                  0.375   ordbur_fdiv1_out<23>
                                                       ordbur_fdiv1_out_21
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_24 (FF)
  Destination:          ordbur_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_24 to ordbur_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.AQ      Tcko                  0.375   ordbur_fdiv1_out<27>
                                                       ordbur_fdiv1_out_24
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_20 (FF)
  Destination:          ordbur_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_20 to ordbur_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y27.AQ      Tcko                  0.375   ordbur_fdiv1_out<23>
                                                       ordbur_fdiv1_out_20
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_18 (FF)
  Destination:          ordbur_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_18 to ordbur_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.CQ      Tcko                  0.375   ordbur_fdiv1_out<19>
                                                       ordbur_fdiv1_out_18
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_11 (FF)
  Destination:          ordbur_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_11 to ordbur_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y16.DQ      Tcko                  0.375   ordbur_fdiv1_out<11>
                                                       ordbur_fdiv1_out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_16 (FF)
  Destination:          ordbur_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_16 to ordbur_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.375   ordbur_fdiv1_out<19>
                                                       ordbur_fdiv1_out_16
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_10 (FF)
  Destination:          ordbur_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_10 to ordbur_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y16.CQ      Tcko                  0.375   ordbur_fdiv1_out<11>
                                                       ordbur_fdiv1_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_6 (FF)
  Destination:          ordbur_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_6 to ordbur_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.CQ      Tcko                  0.375   ordbur_fdiv1_out<7>
                                                       ordbur_fdiv1_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_9 (FF)
  Destination:          ordbur_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_9 to ordbur_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y16.BQ      Tcko                  0.375   ordbur_fdiv1_out<11>
                                                       ordbur_fdiv1_out_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_4 (FF)
  Destination:          ordbur_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_4 to ordbur_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.AQ      Tcko                  0.375   ordbur_fdiv1_out<7>
                                                       ordbur_fdiv1_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_8 (FF)
  Destination:          ordbur_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_8 to ordbur_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y16.AQ      Tcko                  0.375   ordbur_fdiv1_out<11>
                                                       ordbur_fdiv1_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbur_fdiv1_out_3 (FF)
  Destination:          ordbur_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbur_fdiv1_out_3 to ordbur_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y13.DQ      Tcko                  0.375   ordbur_fdiv1_out<3>
                                                       ordbur_fdiv1_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 40452 paths, 0 nets, and 8778 connections

Design statistics:
   Minimum period:   2.853ns{1}   (Maximum frequency: 350.508MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 23 21:14:24 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 785 MB



