# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.srcs/sim_2/new/Testbench.vhd" \
"../../../../project_3.srcs/sim_2/new/MemoryTB.vhd" \
"../../../../project_3.srcs/sim_2/new/ChannelTB.vhd" \
"../../../../project_3.srcs/sim_2/new/ConfigRegTB.vhd" \

# Do not sort compile order
nosort
