#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 23 17:30:57 2024
# Process ID: 28276
# Current directory: D:/Udemy/Code Convertor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7572 D:\Udemy\Code Convertor\Code Convertor.xpr
# Log file: D:/Udemy/Code Convertor/vivado.log
# Journal file: D:/Udemy/Code Convertor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Udemy/Code Convertor/Code Convertor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 837.312 ; gain = 129.426
update_compile_order -fileset sources_1
file mkdir D:/Udemy/Code Convertor/Code Convertor.srcs/sim_1/new
file mkdir D:/Udemy/Code Convertor/Code Convertor.srcs/sim_1/new
file mkdir D:/Udemy/Code Convertor/Code Convertor.srcs/sim_1/new
file mkdir D:/Udemy/Code Convertor/Code Convertor.srcs/sim_1/new
file mkdir D:/Udemy/Code Convertor/Code Convertor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Udemy/Code Convertor/Code Convertor.srcs/sim_1/new
file mkdir {D:/Udemy/Code Convertor/Code Convertor.srcs/sim_1/new}
close [ open {D:/Udemy/Code Convertor/Code Convertor.srcs/sim_1/new/TestBench.v} w ]
add_files -fileset sim_1 {{D:/Udemy/Code Convertor/Code Convertor.srcs/sim_1/new/TestBench.v}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jun 23 17:35:16 2024] Launched synth_1...
Run output will be captured here: D:/Udemy/Code Convertor/Code Convertor.runs/synth_1/runme.log
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: CC
WARNING: [Synth 8-2135] illegal format specifier p for display [D:/Udemy/Code Convertor/Code Convertor.srcs/sources_1/new/CC.sv:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 965.484 ; gain = 86.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CC' [D:/Udemy/Code Convertor/Code Convertor.srcs/sources_1/new/CC.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'CC' (1#1) [D:/Udemy/Code Convertor/Code Convertor.srcs/sources_1/new/CC.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.758 ; gain = 126.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.758 ; gain = 126.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.758 ; gain = 126.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.281 ; gain = 691.953
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.281 ; gain = 691.953
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
close_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2180.703 ; gain = 480.031
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: CC
WARNING: [Synth 8-2135] illegal format specifier p for display [D:/Udemy/Code Convertor/Code Convertor.srcs/sources_1/new/CC.sv:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2180.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CC' [D:/Udemy/Code Convertor/Code Convertor.srcs/sources_1/new/CC.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'CC' (1#1) [D:/Udemy/Code Convertor/Code Convertor.srcs/sources_1/new/CC.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2180.703 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2180.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2180.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.668 ; gain = 81.965
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
