INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/fulladder1/fulladder1.sim/sim_1/synth/timing/xsim/FullAdder_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module glbl
