17:46:15 INFO  : Registering command handlers for SDK TCF services
17:46:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
17:46:18 INFO  : XSCT server has started successfully.
17:46:18 INFO  : Successfully done setting XSCT server connection channel  
17:46:19 INFO  : Successfully done setting SDK workspace  
17:46:19 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
17:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:53:12 INFO  : 'jtag frequency' command is executed.
17:53:12 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:12 INFO  : Context for 'APU' is selected.
17:53:12 INFO  : System reset is completed.
17:53:15 INFO  : 'after 3000' command is executed.
17:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:53:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:53:19 INFO  : Context for 'APU' is selected.
17:53:19 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:19 INFO  : Context for 'APU' is selected.
17:53:19 INFO  : 'ps7_init' command is executed.
17:53:19 INFO  : 'ps7_post_config' command is executed.
17:53:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:19 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:19 INFO  : 'con' command is executed.
17:53:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:53:19 INFO  : Disconnected from the channel tcfchan#1.
17:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:02 INFO  : 'jtag frequency' command is executed.
17:56:02 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:02 INFO  : Context for 'APU' is selected.
17:56:02 INFO  : System reset is completed.
17:56:05 INFO  : 'after 3000' command is executed.
17:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:56:08 INFO  : Context for 'APU' is selected.
17:56:10 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:56:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:10 INFO  : Context for 'APU' is selected.
17:56:10 INFO  : 'ps7_init' command is executed.
17:56:10 INFO  : 'ps7_post_config' command is executed.
17:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:10 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:10 INFO  : 'con' command is executed.
17:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:10 INFO  : Disconnected from the channel tcfchan#2.
17:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:30 INFO  : 'jtag frequency' command is executed.
17:57:30 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:30 INFO  : Context for 'APU' is selected.
17:57:30 INFO  : System reset is completed.
17:57:33 INFO  : 'after 3000' command is executed.
17:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:57:35 INFO  : Context for 'APU' is selected.
17:57:37 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:37 INFO  : Context for 'APU' is selected.
17:57:37 INFO  : 'ps7_init' command is executed.
17:57:37 INFO  : 'ps7_post_config' command is executed.
17:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:38 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:38 INFO  : 'con' command is executed.
17:57:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:57:38 INFO  : Disconnected from the channel tcfchan#3.
10:42:42 INFO  : Registering command handlers for SDK TCF services
10:42:44 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
10:42:48 INFO  : XSCT server has started successfully.
10:42:48 INFO  : Successfully done setting XSCT server connection channel  
10:42:54 INFO  : Successfully done setting SDK workspace  
10:42:54 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
10:42:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:43:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571193630586,  Project:1571132716177
10:43:05 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
10:43:05 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:43:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:43:20 INFO  : 
10:43:21 INFO  : Updating hardware inferred compiler options for pwm.
10:43:21 INFO  : Clearing existing target manager status.
10:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:48:22 INFO  : 'fpga -state' command is executed.
10:48:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:48:53 INFO  : 'jtag frequency' command is executed.
10:48:53 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:48:53 INFO  : Context for 'APU' is selected.
10:48:53 INFO  : System reset is completed.
10:48:56 INFO  : 'after 3000' command is executed.
10:48:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:48:59 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:48:59 INFO  : Context for 'APU' is selected.
10:48:59 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:48:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:59 INFO  : Context for 'APU' is selected.
10:48:59 INFO  : 'ps7_init' command is executed.
10:48:59 INFO  : 'ps7_post_config' command is executed.
10:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:00 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:00 INFO  : 'con' command is executed.
10:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:49:00 INFO  : Disconnected from the channel tcfchan#1.
11:05:22 INFO  : Registering command handlers for SDK TCF services
11:05:23 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
11:05:25 INFO  : XSCT server has started successfully.
11:05:25 INFO  : Successfully done setting XSCT server connection channel  
11:05:25 INFO  : Successfully done setting SDK workspace  
11:05:25 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
11:05:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:05:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571195091864,  Project:1571193630586
11:05:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
11:05:28 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:05:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:05:33 INFO  : 
11:05:34 INFO  : Updating hardware inferred compiler options for pwm.
11:05:34 INFO  : Clearing existing target manager status.
11:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:06:16 INFO  : 'jtag frequency' command is executed.
11:06:16 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:16 INFO  : Context for 'APU' is selected.
11:06:17 INFO  : System reset is completed.
11:06:20 INFO  : 'after 3000' command is executed.
11:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:06:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:23 INFO  : Context for 'APU' is selected.
11:06:23 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:23 INFO  : Context for 'APU' is selected.
11:06:24 INFO  : 'ps7_init' command is executed.
11:06:24 INFO  : 'ps7_post_config' command is executed.
11:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:24 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:25 INFO  : 'con' command is executed.
11:06:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:06:25 INFO  : Disconnected from the channel tcfchan#1.
11:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:06:36 INFO  : 'jtag frequency' command is executed.
11:06:36 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:36 INFO  : Context for 'APU' is selected.
11:06:36 INFO  : System reset is completed.
11:06:39 INFO  : 'after 3000' command is executed.
11:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:06:41 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:41 INFO  : Context for 'APU' is selected.
11:06:43 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:43 INFO  : Context for 'APU' is selected.
11:06:43 INFO  : 'ps7_init' command is executed.
11:06:44 INFO  : 'ps7_post_config' command is executed.
11:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:44 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:44 INFO  : 'con' command is executed.
11:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:06:44 INFO  : Disconnected from the channel tcfchan#2.
11:24:06 INFO  : Registering command handlers for SDK TCF services
11:24:07 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
11:24:09 INFO  : XSCT server has started successfully.
11:24:09 INFO  : Successfully done setting XSCT server connection channel  
11:24:09 INFO  : Successfully done setting SDK workspace  
11:24:09 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
11:24:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:24:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571196223658,  Project:1571195091864
11:24:12 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
11:24:12 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:24:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:24:18 INFO  : 
11:24:19 INFO  : Updating hardware inferred compiler options for pwm.
11:24:19 INFO  : Clearing existing target manager status.
11:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:26:22 INFO  : 'jtag frequency' command is executed.
11:26:22 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:22 INFO  : Context for 'APU' is selected.
11:26:22 INFO  : System reset is completed.
11:26:25 INFO  : 'after 3000' command is executed.
11:26:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:26:28 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:26:28 INFO  : Context for 'APU' is selected.
11:26:28 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:26:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:28 INFO  : Context for 'APU' is selected.
11:26:29 INFO  : 'ps7_init' command is executed.
11:26:29 INFO  : 'ps7_post_config' command is executed.
11:26:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:26:29 INFO  : Disconnected from the channel tcfchan#1.
11:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:26:55 INFO  : 'jtag frequency' command is executed.
11:26:55 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:55 INFO  : Context for 'APU' is selected.
11:26:55 INFO  : System reset is completed.
11:26:58 INFO  : 'after 3000' command is executed.
11:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:27:01 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:02 INFO  : Context for 'APU' is selected.
11:27:04 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:27:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:04 INFO  : Context for 'APU' is selected.
11:27:04 INFO  : 'ps7_init' command is executed.
11:27:04 INFO  : 'ps7_post_config' command is executed.
11:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:27:04 INFO  : Disconnected from the channel tcfchan#2.
11:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:27:18 INFO  : 'jtag frequency' command is executed.
11:27:18 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:18 INFO  : Context for 'APU' is selected.
11:27:18 INFO  : System reset is completed.
11:27:21 INFO  : 'after 3000' command is executed.
11:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:27:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:23 INFO  : Context for 'APU' is selected.
11:27:23 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:27:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:23 INFO  : Context for 'APU' is selected.
11:27:24 INFO  : 'ps7_init' command is executed.
11:27:24 INFO  : 'ps7_post_config' command is executed.
11:27:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:27:24 INFO  : Disconnected from the channel tcfchan#3.
11:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:28:26 INFO  : 'jtag frequency' command is executed.
11:28:26 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:28:26 INFO  : Context for 'APU' is selected.
11:28:26 INFO  : System reset is completed.
11:28:29 INFO  : 'after 3000' command is executed.
11:28:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:28:31 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:28:32 INFO  : Context for 'APU' is selected.
11:28:32 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:28:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:32 INFO  : Context for 'APU' is selected.
11:28:32 INFO  : 'ps7_init' command is executed.
11:28:32 INFO  : 'ps7_post_config' command is executed.
11:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:32 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:32 INFO  : 'con' command is executed.
11:28:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:28:32 INFO  : Disconnected from the channel tcfchan#4.
11:34:40 INFO  : Registering command handlers for SDK TCF services
11:34:40 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
11:34:42 INFO  : XSCT server has started successfully.
11:34:42 INFO  : Successfully done setting XSCT server connection channel  
11:34:42 INFO  : Successfully done setting SDK workspace  
11:34:42 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
11:34:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:35:45 INFO  : 'jtag frequency' command is executed.
11:35:45 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:45 INFO  : Context for 'APU' is selected.
11:35:45 INFO  : System reset is completed.
11:35:48 INFO  : 'after 3000' command is executed.
11:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:35:50 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:50 INFO  : Context for 'APU' is selected.
11:35:51 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:35:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:51 INFO  : Context for 'APU' is selected.
11:35:51 INFO  : 'ps7_init' command is executed.
11:35:51 INFO  : 'ps7_post_config' command is executed.
11:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:51 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:51 INFO  : 'con' command is executed.
11:35:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:35:51 INFO  : Disconnected from the channel tcfchan#1.
13:43:29 INFO  : Registering command handlers for SDK TCF services
13:43:31 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
13:43:37 INFO  : XSCT server has started successfully.
13:43:37 INFO  : Successfully done setting XSCT server connection channel  
13:43:38 INFO  : Successfully done setting SDK workspace  
13:43:38 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
13:43:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:43:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571204527283,  Project:1571196223658
13:43:41 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
13:43:41 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:43:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:43:50 INFO  : 
13:43:52 INFO  : Updating hardware inferred compiler options for pwm.
13:43:53 INFO  : Clearing existing target manager status.
13:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:45:03 INFO  : 'jtag frequency' command is executed.
13:45:03 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:03 INFO  : Context for 'APU' is selected.
13:45:03 INFO  : System reset is completed.
13:45:06 INFO  : 'after 3000' command is executed.
13:45:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:45:09 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:45:09 INFO  : Context for 'APU' is selected.
13:45:09 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:09 INFO  : Context for 'APU' is selected.
13:45:09 INFO  : 'ps7_init' command is executed.
13:45:09 INFO  : 'ps7_post_config' command is executed.
13:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:10 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:10 INFO  : 'con' command is executed.
13:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:45:10 INFO  : Disconnected from the channel tcfchan#1.
14:00:27 INFO  : Registering command handlers for SDK TCF services
14:00:27 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
14:00:29 INFO  : XSCT server has started successfully.
14:00:29 INFO  : Successfully done setting XSCT server connection channel  
14:00:30 INFO  : Successfully done setting SDK workspace  
14:00:30 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
14:00:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:00:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571205604401,  Project:1571204527283
14:00:32 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
14:00:32 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:00:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:00:37 INFO  : 
14:00:38 INFO  : Updating hardware inferred compiler options for pwm.
14:00:39 INFO  : Clearing existing target manager status.
14:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:02:05 INFO  : 'jtag frequency' command is executed.
14:02:05 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:06 INFO  : Context for 'APU' is selected.
14:02:06 INFO  : System reset is completed.
14:02:09 INFO  : 'after 3000' command is executed.
14:02:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:02:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:12 INFO  : Context for 'APU' is selected.
14:02:12 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:02:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:12 INFO  : Context for 'APU' is selected.
14:02:13 INFO  : 'ps7_init' command is executed.
14:02:13 INFO  : 'ps7_post_config' command is executed.
14:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:13 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:14 INFO  : 'con' command is executed.
14:02:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:02:14 INFO  : Disconnected from the channel tcfchan#1.
14:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:02:31 INFO  : 'jtag frequency' command is executed.
14:02:31 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:31 INFO  : Context for 'APU' is selected.
14:02:32 INFO  : System reset is completed.
14:02:35 INFO  : 'after 3000' command is executed.
14:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:02:37 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:37 INFO  : Context for 'APU' is selected.
14:02:39 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:02:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:39 INFO  : Context for 'APU' is selected.
14:02:39 INFO  : 'ps7_init' command is executed.
14:02:39 INFO  : 'ps7_post_config' command is executed.
14:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:39 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:40 INFO  : 'con' command is executed.
14:02:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:02:40 INFO  : Disconnected from the channel tcfchan#2.
14:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:05:57 INFO  : 'jtag frequency' command is executed.
14:05:57 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:57 INFO  : Context for 'APU' is selected.
14:05:57 INFO  : System reset is completed.
14:06:00 INFO  : 'after 3000' command is executed.
14:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:03 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:06:03 INFO  : Context for 'APU' is selected.
14:06:03 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:06:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:03 INFO  : Context for 'APU' is selected.
14:06:03 INFO  : 'ps7_init' command is executed.
14:06:03 INFO  : 'ps7_post_config' command is executed.
14:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:03 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:04 INFO  : 'con' command is executed.
14:06:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:06:04 INFO  : Disconnected from the channel tcfchan#3.
14:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:50 INFO  : 'jtag frequency' command is executed.
14:06:50 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:50 INFO  : Context for 'APU' is selected.
14:06:50 INFO  : System reset is completed.
14:06:53 INFO  : 'after 3000' command is executed.
14:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:55 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:06:55 INFO  : Context for 'APU' is selected.
14:06:55 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:06:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:55 INFO  : Context for 'APU' is selected.
14:06:56 INFO  : 'ps7_init' command is executed.
14:06:56 INFO  : 'ps7_post_config' command is executed.
14:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:56 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:56 INFO  : 'con' command is executed.
14:06:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:06:56 INFO  : Disconnected from the channel tcfchan#4.
14:15:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571206519633,  Project:1571205604401
14:15:35 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:16:15 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:16:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:16:19 INFO  : 
14:16:20 INFO  : Updating hardware inferred compiler options for pwm.
14:16:20 INFO  : Clearing existing target manager status.
14:18:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:40 INFO  : 'jtag frequency' command is executed.
14:18:40 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:40 INFO  : Context for 'APU' is selected.
14:18:40 INFO  : System reset is completed.
14:18:43 INFO  : 'after 3000' command is executed.
14:18:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:18:46 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:46 INFO  : Context for 'APU' is selected.
14:18:46 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:46 INFO  : Context for 'APU' is selected.
14:18:46 INFO  : 'ps7_init' command is executed.
14:18:46 INFO  : 'ps7_post_config' command is executed.
14:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:46 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:47 INFO  : 'con' command is executed.
14:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:18:47 INFO  : Disconnected from the channel tcfchan#5.
14:55:36 INFO  : Registering command handlers for SDK TCF services
14:55:38 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
14:55:41 INFO  : XSCT server has started successfully.
14:55:42 INFO  : Successfully done setting XSCT server connection channel  
14:55:42 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
14:55:42 INFO  : Successfully done setting SDK workspace  
14:55:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:55:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571208858982,  Project:1571206519633
14:55:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
14:55:46 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:55:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:55:52 INFO  : 
14:55:53 INFO  : Updating hardware inferred compiler options for pwm.
14:55:54 INFO  : Clearing existing target manager status.
14:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:40 INFO  : 'jtag frequency' command is executed.
14:56:40 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:40 INFO  : Context for 'APU' is selected.
14:56:40 INFO  : System reset is completed.
14:56:43 INFO  : 'after 3000' command is executed.
14:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:46 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:46 INFO  : Context for 'APU' is selected.
14:56:46 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:46 INFO  : Context for 'APU' is selected.
14:56:46 INFO  : 'ps7_init' command is executed.
14:56:46 INFO  : 'ps7_post_config' command is executed.
14:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:47 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:47 INFO  : 'con' command is executed.
14:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:47 INFO  : Disconnected from the channel tcfchan#1.
12:13:22 INFO  : Registering command handlers for SDK TCF services
12:13:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
12:13:33 INFO  : XSCT server has started successfully.
12:13:33 INFO  : Successfully done setting XSCT server connection channel  
12:13:35 INFO  : Successfully done setting SDK workspace  
12:13:35 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
12:13:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:13:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571371898498,  Project:1571208858982
12:13:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
12:13:40 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:13:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:13:55 INFO  : 
12:13:56 INFO  : Updating hardware inferred compiler options for pwm.
12:13:56 INFO  : Clearing existing target manager status.
12:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:15:04 INFO  : 'jtag frequency' command is executed.
12:15:04 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:15:04 INFO  : Context for 'APU' is selected.
12:15:04 INFO  : System reset is completed.
12:15:07 INFO  : 'after 3000' command is executed.
12:15:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:15:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:15:10 INFO  : Context for 'APU' is selected.
12:15:10 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:10 INFO  : Context for 'APU' is selected.
12:15:10 INFO  : 'ps7_init' command is executed.
12:15:10 INFO  : 'ps7_post_config' command is executed.
12:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:11 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:11 INFO  : 'con' command is executed.
12:15:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:15:11 INFO  : Disconnected from the channel tcfchan#1.
13:04:13 INFO  : Registering command handlers for SDK TCF services
13:04:14 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
13:04:16 INFO  : XSCT server has started successfully.
13:04:16 INFO  : Successfully done setting XSCT server connection channel  
13:04:16 INFO  : Successfully done setting SDK workspace  
13:04:16 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
13:04:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:04:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571375030267,  Project:1571371898498
13:04:18 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
13:04:18 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:04:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:04:23 INFO  : 
13:04:24 INFO  : Updating hardware inferred compiler options for pwm.
13:04:38 INFO  : Clearing existing target manager status.
13:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:05:43 INFO  : 'jtag frequency' command is executed.
13:05:43 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:44 INFO  : Context for 'APU' is selected.
13:05:44 INFO  : System reset is completed.
13:05:47 INFO  : 'after 3000' command is executed.
13:05:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:05:49 ERROR : could not find configuration request.
13:05:49 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: could not find configuration request.
13:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

13:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:05:59 INFO  : 'jtag frequency' command is executed.
13:05:59 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:59 INFO  : Context for 'APU' is selected.
13:05:59 INFO  : System reset is completed.
13:06:02 INFO  : 'after 3000' command is executed.
13:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:06:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:06:05 INFO  : Context for 'APU' is selected.
13:06:05 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:05 INFO  : Context for 'APU' is selected.
13:06:05 INFO  : 'ps7_init' command is executed.
13:06:05 INFO  : 'ps7_post_config' command is executed.
13:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:06 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:06 INFO  : 'con' command is executed.
13:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:06:06 INFO  : Disconnected from the channel tcfchan#1.
13:14:47 INFO  : Registering command handlers for SDK TCF services
13:14:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
13:14:50 INFO  : XSCT server has started successfully.
13:14:50 INFO  : Successfully done setting XSCT server connection channel  
13:14:50 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
13:14:50 INFO  : Successfully done setting SDK workspace  
13:14:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:14:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571375642727,  Project:1571375030267
13:14:53 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
13:14:53 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:14:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:14:57 INFO  : 
13:14:58 INFO  : Updating hardware inferred compiler options for pwm.
13:15:04 INFO  : Clearing existing target manager status.
13:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:15:49 INFO  : 'jtag frequency' command is executed.
13:15:49 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:49 INFO  : Context for 'APU' is selected.
13:15:49 INFO  : System reset is completed.
13:15:52 INFO  : 'after 3000' command is executed.
13:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:15:55 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:15:56 INFO  : Context for 'APU' is selected.
13:15:56 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:15:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:56 INFO  : Context for 'APU' is selected.
13:15:56 INFO  : 'ps7_init' command is executed.
13:15:56 INFO  : 'ps7_post_config' command is executed.
13:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:57 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:57 INFO  : 'con' command is executed.
13:15:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:15:57 INFO  : Disconnected from the channel tcfchan#1.
13:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:16:36 INFO  : 'jtag frequency' command is executed.
13:16:36 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:36 INFO  : Context for 'APU' is selected.
13:16:36 INFO  : System reset is completed.
13:16:39 INFO  : 'after 3000' command is executed.
13:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:16:42 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:16:42 INFO  : Context for 'APU' is selected.
13:16:44 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:16:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:44 INFO  : Context for 'APU' is selected.
13:16:44 INFO  : 'ps7_init' command is executed.
13:16:44 INFO  : 'ps7_post_config' command is executed.
13:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:44 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:44 INFO  : 'con' command is executed.
13:16:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:16:44 INFO  : Disconnected from the channel tcfchan#2.
13:25:08 INFO  : Registering command handlers for SDK TCF services
13:25:08 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
13:25:10 INFO  : XSCT server has started successfully.
13:25:10 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
13:25:10 INFO  : Successfully done setting XSCT server connection channel  
13:25:10 INFO  : Successfully done setting SDK workspace  
13:25:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:25:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571376286158,  Project:1571375642727
13:25:13 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
13:25:13 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:25:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:25:18 INFO  : 
13:25:18 INFO  : Updating hardware inferred compiler options for pwm.
13:25:18 INFO  : Clearing existing target manager status.
13:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:26:43 INFO  : 'jtag frequency' command is executed.
13:26:43 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:43 INFO  : Context for 'APU' is selected.
13:26:43 INFO  : System reset is completed.
13:26:46 INFO  : 'after 3000' command is executed.
13:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:26:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:26:48 INFO  : Context for 'APU' is selected.
13:26:48 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:48 INFO  : Context for 'APU' is selected.
13:26:49 INFO  : 'ps7_init' command is executed.
13:26:49 INFO  : 'ps7_post_config' command is executed.
13:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:49 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:49 INFO  : 'con' command is executed.
13:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:26:49 INFO  : Disconnected from the channel tcfchan#1.
13:39:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571377150597,  Project:1571376286158
13:39:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:39:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
13:39:57 INFO  : Registering command handlers for SDK TCF services
13:39:57 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
13:39:59 INFO  : XSCT server has started successfully.
13:39:59 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
13:39:59 INFO  : Successfully done setting XSCT server connection channel  
13:39:59 INFO  : Successfully done setting SDK workspace  
13:41:25 INFO  : Registering command handlers for SDK TCF services
13:41:25 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
13:41:27 INFO  : XSCT server has started successfully.
13:41:27 INFO  : Successfully done setting XSCT server connection channel  
13:41:27 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
13:41:27 INFO  : Successfully done setting SDK workspace  
13:43:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:43:18 INFO  : 'jtag frequency' command is executed.
13:43:18 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:18 INFO  : Context for 'APU' is selected.
13:43:18 INFO  : System reset is completed.
13:43:21 INFO  : 'after 3000' command is executed.
13:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:43:24 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:43:24 INFO  : Context for 'APU' is selected.
13:43:24 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:43:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:24 INFO  : Context for 'APU' is selected.
13:43:24 INFO  : 'ps7_init' command is executed.
13:43:24 INFO  : 'ps7_post_config' command is executed.
13:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:25 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:25 INFO  : 'con' command is executed.
13:43:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:43:25 INFO  : Disconnected from the channel tcfchan#1.
14:05:18 INFO  : Registering command handlers for SDK TCF services
14:05:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
14:05:21 INFO  : XSCT server has started successfully.
14:05:21 INFO  : Successfully done setting XSCT server connection channel  
14:05:21 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
14:05:21 INFO  : Successfully done setting SDK workspace  
14:05:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:05:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571378688511,  Project:1571377150597
14:05:24 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
14:05:24 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:05:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:05:30 INFO  : 
14:05:31 INFO  : Updating hardware inferred compiler options for pwm.
14:05:31 INFO  : Clearing existing target manager status.
14:09:23 ERROR : The Hardware Project referenced by this BSP (pwm_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
14:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:12:01 INFO  : 'jtag frequency' command is executed.
14:12:01 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:01 INFO  : Context for 'APU' is selected.
14:12:01 INFO  : System reset is completed.
14:12:04 INFO  : 'after 3000' command is executed.
14:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:12:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:07 INFO  : Context for 'APU' is selected.
14:12:07 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:07 INFO  : Context for 'APU' is selected.
14:12:08 INFO  : 'ps7_init' command is executed.
14:12:08 INFO  : 'ps7_post_config' command is executed.
14:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:09 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:09 INFO  : 'con' command is executed.
14:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:12:09 INFO  : Disconnected from the channel tcfchan#1.
19:34:53 INFO  : Registering command handlers for SDK TCF services
19:34:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
19:34:59 INFO  : XSCT server has started successfully.
19:35:04 INFO  : Successfully done setting XSCT server connection channel  
19:35:04 INFO  : Successfully done setting SDK workspace  
19:35:04 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
19:35:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:35:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571571035120,  Project:1571378688511
19:35:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
19:35:14 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:35:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:35:29 INFO  : 
19:35:30 INFO  : Updating hardware inferred compiler options for pwm.
19:36:39 INFO  : Clearing existing target manager status.
19:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:45 INFO  : 'jtag frequency' command is executed.
19:38:45 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:45 INFO  : Context for 'APU' is selected.
19:38:45 INFO  : System reset is completed.
19:38:48 INFO  : 'after 3000' command is executed.
19:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:51 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:38:51 INFO  : Context for 'APU' is selected.
19:38:51 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:51 INFO  : Context for 'APU' is selected.
19:38:51 INFO  : 'ps7_init' command is executed.
19:38:51 INFO  : 'ps7_post_config' command is executed.
19:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:52 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:52 INFO  : 'con' command is executed.
19:38:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:38:52 INFO  : Disconnected from the channel tcfchan#1.
20:22:34 INFO  : Registering command handlers for SDK TCF services
20:22:35 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
20:22:37 INFO  : XSCT server has started successfully.
20:22:37 INFO  : Successfully done setting XSCT server connection channel  
20:22:37 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
20:22:37 INFO  : Successfully done setting SDK workspace  
20:22:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:22:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571574117788,  Project:1571571035120
20:22:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
20:22:40 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:22:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:22:46 INFO  : 
20:22:47 INFO  : Updating hardware inferred compiler options for pwm.
20:22:47 INFO  : Clearing existing target manager status.
20:29:00 INFO  : Registering command handlers for SDK TCF services
20:29:01 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\pwm_test\pwm_test.sdk\temp_xsdb_launch_script.tcl
20:29:03 INFO  : XSCT server has started successfully.
20:29:03 INFO  : Processing command line option -hwspec D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
20:29:03 INFO  : Successfully done setting XSCT server connection channel  
20:29:03 INFO  : Successfully done setting SDK workspace  
20:29:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:29:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571574512652,  Project:1571574117788
20:29:06 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf.
20:29:06 INFO  : Copied contents of D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:29:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:29:11 INFO  : 
20:29:12 INFO  : Updating hardware inferred compiler options for pwm.
20:29:13 INFO  : Clearing existing target manager status.
20:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:38:50 INFO  : 'jtag frequency' command is executed.
20:38:50 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:51 INFO  : Context for 'APU' is selected.
20:38:51 INFO  : System reset is completed.
20:38:54 INFO  : 'after 3000' command is executed.
20:38:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:38:57 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:38:58 INFO  : Context for 'APU' is selected.
20:38:58 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:58 INFO  : Context for 'APU' is selected.
20:38:58 INFO  : 'ps7_init' command is executed.
20:38:58 INFO  : 'ps7_post_config' command is executed.
20:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:59 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:59 INFO  : 'con' command is executed.
20:38:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:38:59 INFO  : Disconnected from the channel tcfchan#1.
20:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:39:19 INFO  : 'jtag frequency' command is executed.
20:39:19 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:19 INFO  : Context for 'APU' is selected.
20:39:20 INFO  : System reset is completed.
20:39:23 INFO  : 'after 3000' command is executed.
20:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:39:25 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:39:25 INFO  : Context for 'APU' is selected.
20:39:27 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:27 INFO  : Context for 'APU' is selected.
20:39:27 INFO  : 'ps7_init' command is executed.
20:39:27 INFO  : 'ps7_post_config' command is executed.
20:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:28 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:28 INFO  : 'con' command is executed.
20:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:39:28 INFO  : Disconnected from the channel tcfchan#2.
20:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:40:18 INFO  : 'jtag frequency' command is executed.
20:40:18 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:18 INFO  : Context for 'APU' is selected.
20:40:19 INFO  : System reset is completed.
20:40:22 INFO  : 'after 3000' command is executed.
20:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:40:25 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:25 INFO  : Context for 'APU' is selected.
20:40:25 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:25 INFO  : Context for 'APU' is selected.
20:40:26 INFO  : 'ps7_init' command is executed.
20:40:26 INFO  : 'ps7_post_config' command is executed.
20:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:26 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:26 INFO  : 'con' command is executed.
20:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:40:26 INFO  : Disconnected from the channel tcfchan#3.
20:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:40:35 INFO  : 'jtag frequency' command is executed.
20:40:35 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:35 INFO  : Context for 'APU' is selected.
20:40:35 INFO  : System reset is completed.
20:40:38 INFO  : 'after 3000' command is executed.
20:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:40:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:40 INFO  : Context for 'APU' is selected.
20:40:40 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:40 INFO  : Context for 'APU' is selected.
20:40:41 INFO  : 'ps7_init' command is executed.
20:40:41 INFO  : 'ps7_post_config' command is executed.
20:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:41 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:41 INFO  : 'con' command is executed.
20:40:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:40:41 INFO  : Disconnected from the channel tcfchan#4.
20:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:41:44 INFO  : 'jtag frequency' command is executed.
20:41:44 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:44 INFO  : Context for 'APU' is selected.
20:41:44 INFO  : System reset is completed.
20:41:47 INFO  : 'after 3000' command is executed.
20:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:41:50 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:50 INFO  : Context for 'APU' is selected.
20:41:50 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:50 INFO  : Context for 'APU' is selected.
20:41:50 INFO  : 'ps7_init' command is executed.
20:41:50 INFO  : 'ps7_post_config' command is executed.
20:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:50 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:50 INFO  : 'con' command is executed.
20:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:41:50 INFO  : Disconnected from the channel tcfchan#5.
20:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:45:04 INFO  : 'jtag frequency' command is executed.
20:45:04 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:04 INFO  : Context for 'APU' is selected.
20:45:04 INFO  : System reset is completed.
20:45:07 INFO  : 'after 3000' command is executed.
20:45:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:45:09 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:45:09 INFO  : Context for 'APU' is selected.
20:45:09 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:09 INFO  : Context for 'APU' is selected.
20:45:10 INFO  : 'ps7_init' command is executed.
20:45:10 INFO  : 'ps7_post_config' command is executed.
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : 'con' command is executed.
20:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:45:10 INFO  : Disconnected from the channel tcfchan#6.
20:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:28 INFO  : 'jtag frequency' command is executed.
20:46:28 INFO  : Sourcing of 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:28 INFO  : Context for 'APU' is selected.
20:46:28 INFO  : System reset is completed.
20:46:31 INFO  : 'after 3000' command is executed.
20:46:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:34 INFO  : FPGA configured successfully with bitstream "D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:46:34 INFO  : Context for 'APU' is selected.
20:46:34 INFO  : Hardware design information is loaded from 'D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:34 INFO  : Context for 'APU' is selected.
20:46:34 INFO  : 'ps7_init' command is executed.
20:46:34 INFO  : 'ps7_post_config' command is executed.
20:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:35 INFO  : The application 'D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/pwm_test/pwm_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/pwm_test/pwm_test.sdk/pwm/Debug/pwm.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:35 INFO  : 'con' command is executed.
20:46:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:35 INFO  : Disconnected from the channel tcfchan#7.
