// Seed: 2431566393
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output reg id_2,
    input logic id_3,
    output id_4
);
  always @(id_0) begin
    if (1) id_2 <= 1'b0;
  end
  assign id_4 = id_0;
endmodule
