INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/lcd_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/lcd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/lcd_rgb_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_rgb_char
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/rd_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sim_1/new/tb_lcd_rgb_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lcd_rgb_char
