
Microcontrollers-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f010  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  0800f198  0800f198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f398  0800f398  00011080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f398  0800f398  00010398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f3a0  0800f3a0  00011080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f3a0  0800f3a0  000103a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f3a4  0800f3a4  000103a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800f3a8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011080  2**0
                  CONTENTS
 10 .bss          00000c4c  20000080  20000080  00011080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000ccc  20000ccc  00011080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cda1  00000000  00000000  000110b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004984  00000000  00000000  0002de51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a00  00000000  00000000  000327d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001416  00000000  00000000  000341d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025c6f  00000000  00000000  000355ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021d80  00000000  00000000  0005b25d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6140  00000000  00000000  0007cfdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015311d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000074e0  00000000  00000000  00153160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000080  00000000  00000000  0015a640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800f180 	.word	0x0800f180

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	0800f180 	.word	0x0800f180

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	@ 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__gedf2>:
 8000794:	f04f 3cff 	mov.w	ip, #4294967295
 8000798:	e006      	b.n	80007a8 <__cmpdf2+0x4>
 800079a:	bf00      	nop

0800079c <__ledf2>:
 800079c:	f04f 0c01 	mov.w	ip, #1
 80007a0:	e002      	b.n	80007a8 <__cmpdf2+0x4>
 80007a2:	bf00      	nop

080007a4 <__cmpdf2>:
 80007a4:	f04f 0c01 	mov.w	ip, #1
 80007a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007be:	d01b      	beq.n	80007f8 <__cmpdf2+0x54>
 80007c0:	b001      	add	sp, #4
 80007c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007c6:	bf0c      	ite	eq
 80007c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007cc:	ea91 0f03 	teqne	r1, r3
 80007d0:	bf02      	ittt	eq
 80007d2:	ea90 0f02 	teqeq	r0, r2
 80007d6:	2000      	moveq	r0, #0
 80007d8:	4770      	bxeq	lr
 80007da:	f110 0f00 	cmn.w	r0, #0
 80007de:	ea91 0f03 	teq	r1, r3
 80007e2:	bf58      	it	pl
 80007e4:	4299      	cmppl	r1, r3
 80007e6:	bf08      	it	eq
 80007e8:	4290      	cmpeq	r0, r2
 80007ea:	bf2c      	ite	cs
 80007ec:	17d8      	asrcs	r0, r3, #31
 80007ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80007f2:	f040 0001 	orr.w	r0, r0, #1
 80007f6:	4770      	bx	lr
 80007f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000800:	d102      	bne.n	8000808 <__cmpdf2+0x64>
 8000802:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000806:	d107      	bne.n	8000818 <__cmpdf2+0x74>
 8000808:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d1d6      	bne.n	80007c0 <__cmpdf2+0x1c>
 8000812:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000816:	d0d3      	beq.n	80007c0 <__cmpdf2+0x1c>
 8000818:	f85d 0b04 	ldr.w	r0, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop

08000820 <__aeabi_cdrcmple>:
 8000820:	4684      	mov	ip, r0
 8000822:	4610      	mov	r0, r2
 8000824:	4662      	mov	r2, ip
 8000826:	468c      	mov	ip, r1
 8000828:	4619      	mov	r1, r3
 800082a:	4663      	mov	r3, ip
 800082c:	e000      	b.n	8000830 <__aeabi_cdcmpeq>
 800082e:	bf00      	nop

08000830 <__aeabi_cdcmpeq>:
 8000830:	b501      	push	{r0, lr}
 8000832:	f7ff ffb7 	bl	80007a4 <__cmpdf2>
 8000836:	2800      	cmp	r0, #0
 8000838:	bf48      	it	mi
 800083a:	f110 0f00 	cmnmi.w	r0, #0
 800083e:	bd01      	pop	{r0, pc}

08000840 <__aeabi_dcmpeq>:
 8000840:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000844:	f7ff fff4 	bl	8000830 <__aeabi_cdcmpeq>
 8000848:	bf0c      	ite	eq
 800084a:	2001      	moveq	r0, #1
 800084c:	2000      	movne	r0, #0
 800084e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000852:	bf00      	nop

08000854 <__aeabi_dcmplt>:
 8000854:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000858:	f7ff ffea 	bl	8000830 <__aeabi_cdcmpeq>
 800085c:	bf34      	ite	cc
 800085e:	2001      	movcc	r0, #1
 8000860:	2000      	movcs	r0, #0
 8000862:	f85d fb08 	ldr.w	pc, [sp], #8
 8000866:	bf00      	nop

08000868 <__aeabi_dcmple>:
 8000868:	f84d ed08 	str.w	lr, [sp, #-8]!
 800086c:	f7ff ffe0 	bl	8000830 <__aeabi_cdcmpeq>
 8000870:	bf94      	ite	ls
 8000872:	2001      	movls	r0, #1
 8000874:	2000      	movhi	r0, #0
 8000876:	f85d fb08 	ldr.w	pc, [sp], #8
 800087a:	bf00      	nop

0800087c <__aeabi_dcmpge>:
 800087c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000880:	f7ff ffce 	bl	8000820 <__aeabi_cdrcmple>
 8000884:	bf94      	ite	ls
 8000886:	2001      	movls	r0, #1
 8000888:	2000      	movhi	r0, #0
 800088a:	f85d fb08 	ldr.w	pc, [sp], #8
 800088e:	bf00      	nop

08000890 <__aeabi_dcmpgt>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff ffc4 	bl	8000820 <__aeabi_cdrcmple>
 8000898:	bf34      	ite	cc
 800089a:	2001      	movcc	r0, #1
 800089c:	2000      	movcs	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_d2iz>:
 80008a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008a8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008ac:	d215      	bcs.n	80008da <__aeabi_d2iz+0x36>
 80008ae:	d511      	bpl.n	80008d4 <__aeabi_d2iz+0x30>
 80008b0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008b8:	d912      	bls.n	80008e0 <__aeabi_d2iz+0x3c>
 80008ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008c6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80008ca:	fa23 f002 	lsr.w	r0, r3, r2
 80008ce:	bf18      	it	ne
 80008d0:	4240      	negne	r0, r0
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d105      	bne.n	80008ec <__aeabi_d2iz+0x48>
 80008e0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80008e4:	bf08      	it	eq
 80008e6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008ea:	4770      	bx	lr
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop

080008f4 <__aeabi_uldivmod>:
 80008f4:	b953      	cbnz	r3, 800090c <__aeabi_uldivmod+0x18>
 80008f6:	b94a      	cbnz	r2, 800090c <__aeabi_uldivmod+0x18>
 80008f8:	2900      	cmp	r1, #0
 80008fa:	bf08      	it	eq
 80008fc:	2800      	cmpeq	r0, #0
 80008fe:	bf1c      	itt	ne
 8000900:	f04f 31ff 	movne.w	r1, #4294967295
 8000904:	f04f 30ff 	movne.w	r0, #4294967295
 8000908:	f000 b988 	b.w	8000c1c <__aeabi_idiv0>
 800090c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000910:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000914:	f000 f806 	bl	8000924 <__udivmoddi4>
 8000918:	f8dd e004 	ldr.w	lr, [sp, #4]
 800091c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000920:	b004      	add	sp, #16
 8000922:	4770      	bx	lr

08000924 <__udivmoddi4>:
 8000924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000928:	9d08      	ldr	r5, [sp, #32]
 800092a:	468e      	mov	lr, r1
 800092c:	4604      	mov	r4, r0
 800092e:	4688      	mov	r8, r1
 8000930:	2b00      	cmp	r3, #0
 8000932:	d14a      	bne.n	80009ca <__udivmoddi4+0xa6>
 8000934:	428a      	cmp	r2, r1
 8000936:	4617      	mov	r7, r2
 8000938:	d962      	bls.n	8000a00 <__udivmoddi4+0xdc>
 800093a:	fab2 f682 	clz	r6, r2
 800093e:	b14e      	cbz	r6, 8000954 <__udivmoddi4+0x30>
 8000940:	f1c6 0320 	rsb	r3, r6, #32
 8000944:	fa01 f806 	lsl.w	r8, r1, r6
 8000948:	fa20 f303 	lsr.w	r3, r0, r3
 800094c:	40b7      	lsls	r7, r6
 800094e:	ea43 0808 	orr.w	r8, r3, r8
 8000952:	40b4      	lsls	r4, r6
 8000954:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000958:	fa1f fc87 	uxth.w	ip, r7
 800095c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000960:	0c23      	lsrs	r3, r4, #16
 8000962:	fb0e 8811 	mls	r8, lr, r1, r8
 8000966:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800096a:	fb01 f20c 	mul.w	r2, r1, ip
 800096e:	429a      	cmp	r2, r3
 8000970:	d909      	bls.n	8000986 <__udivmoddi4+0x62>
 8000972:	18fb      	adds	r3, r7, r3
 8000974:	f101 30ff 	add.w	r0, r1, #4294967295
 8000978:	f080 80ea 	bcs.w	8000b50 <__udivmoddi4+0x22c>
 800097c:	429a      	cmp	r2, r3
 800097e:	f240 80e7 	bls.w	8000b50 <__udivmoddi4+0x22c>
 8000982:	3902      	subs	r1, #2
 8000984:	443b      	add	r3, r7
 8000986:	1a9a      	subs	r2, r3, r2
 8000988:	b2a3      	uxth	r3, r4
 800098a:	fbb2 f0fe 	udiv	r0, r2, lr
 800098e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000992:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000996:	fb00 fc0c 	mul.w	ip, r0, ip
 800099a:	459c      	cmp	ip, r3
 800099c:	d909      	bls.n	80009b2 <__udivmoddi4+0x8e>
 800099e:	18fb      	adds	r3, r7, r3
 80009a0:	f100 32ff 	add.w	r2, r0, #4294967295
 80009a4:	f080 80d6 	bcs.w	8000b54 <__udivmoddi4+0x230>
 80009a8:	459c      	cmp	ip, r3
 80009aa:	f240 80d3 	bls.w	8000b54 <__udivmoddi4+0x230>
 80009ae:	443b      	add	r3, r7
 80009b0:	3802      	subs	r0, #2
 80009b2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009b6:	eba3 030c 	sub.w	r3, r3, ip
 80009ba:	2100      	movs	r1, #0
 80009bc:	b11d      	cbz	r5, 80009c6 <__udivmoddi4+0xa2>
 80009be:	40f3      	lsrs	r3, r6
 80009c0:	2200      	movs	r2, #0
 80009c2:	e9c5 3200 	strd	r3, r2, [r5]
 80009c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009ca:	428b      	cmp	r3, r1
 80009cc:	d905      	bls.n	80009da <__udivmoddi4+0xb6>
 80009ce:	b10d      	cbz	r5, 80009d4 <__udivmoddi4+0xb0>
 80009d0:	e9c5 0100 	strd	r0, r1, [r5]
 80009d4:	2100      	movs	r1, #0
 80009d6:	4608      	mov	r0, r1
 80009d8:	e7f5      	b.n	80009c6 <__udivmoddi4+0xa2>
 80009da:	fab3 f183 	clz	r1, r3
 80009de:	2900      	cmp	r1, #0
 80009e0:	d146      	bne.n	8000a70 <__udivmoddi4+0x14c>
 80009e2:	4573      	cmp	r3, lr
 80009e4:	d302      	bcc.n	80009ec <__udivmoddi4+0xc8>
 80009e6:	4282      	cmp	r2, r0
 80009e8:	f200 8105 	bhi.w	8000bf6 <__udivmoddi4+0x2d2>
 80009ec:	1a84      	subs	r4, r0, r2
 80009ee:	eb6e 0203 	sbc.w	r2, lr, r3
 80009f2:	2001      	movs	r0, #1
 80009f4:	4690      	mov	r8, r2
 80009f6:	2d00      	cmp	r5, #0
 80009f8:	d0e5      	beq.n	80009c6 <__udivmoddi4+0xa2>
 80009fa:	e9c5 4800 	strd	r4, r8, [r5]
 80009fe:	e7e2      	b.n	80009c6 <__udivmoddi4+0xa2>
 8000a00:	2a00      	cmp	r2, #0
 8000a02:	f000 8090 	beq.w	8000b26 <__udivmoddi4+0x202>
 8000a06:	fab2 f682 	clz	r6, r2
 8000a0a:	2e00      	cmp	r6, #0
 8000a0c:	f040 80a4 	bne.w	8000b58 <__udivmoddi4+0x234>
 8000a10:	1a8a      	subs	r2, r1, r2
 8000a12:	0c03      	lsrs	r3, r0, #16
 8000a14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a18:	b280      	uxth	r0, r0
 8000a1a:	b2bc      	uxth	r4, r7
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d907      	bls.n	8000a42 <__udivmoddi4+0x11e>
 8000a32:	18fb      	adds	r3, r7, r3
 8000a34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a38:	d202      	bcs.n	8000a40 <__udivmoddi4+0x11c>
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	f200 80e0 	bhi.w	8000c00 <__udivmoddi4+0x2dc>
 8000a40:	46c4      	mov	ip, r8
 8000a42:	1a9b      	subs	r3, r3, r2
 8000a44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a50:	fb02 f404 	mul.w	r4, r2, r4
 8000a54:	429c      	cmp	r4, r3
 8000a56:	d907      	bls.n	8000a68 <__udivmoddi4+0x144>
 8000a58:	18fb      	adds	r3, r7, r3
 8000a5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a5e:	d202      	bcs.n	8000a66 <__udivmoddi4+0x142>
 8000a60:	429c      	cmp	r4, r3
 8000a62:	f200 80ca 	bhi.w	8000bfa <__udivmoddi4+0x2d6>
 8000a66:	4602      	mov	r2, r0
 8000a68:	1b1b      	subs	r3, r3, r4
 8000a6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a6e:	e7a5      	b.n	80009bc <__udivmoddi4+0x98>
 8000a70:	f1c1 0620 	rsb	r6, r1, #32
 8000a74:	408b      	lsls	r3, r1
 8000a76:	fa22 f706 	lsr.w	r7, r2, r6
 8000a7a:	431f      	orrs	r7, r3
 8000a7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000a80:	fa20 f306 	lsr.w	r3, r0, r6
 8000a84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a8c:	4323      	orrs	r3, r4
 8000a8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000a92:	fa1f fc87 	uxth.w	ip, r7
 8000a96:	fbbe f0f9 	udiv	r0, lr, r9
 8000a9a:	0c1c      	lsrs	r4, r3, #16
 8000a9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000aa0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000aa4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000aa8:	45a6      	cmp	lr, r4
 8000aaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000aae:	d909      	bls.n	8000ac4 <__udivmoddi4+0x1a0>
 8000ab0:	193c      	adds	r4, r7, r4
 8000ab2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ab6:	f080 809c 	bcs.w	8000bf2 <__udivmoddi4+0x2ce>
 8000aba:	45a6      	cmp	lr, r4
 8000abc:	f240 8099 	bls.w	8000bf2 <__udivmoddi4+0x2ce>
 8000ac0:	3802      	subs	r0, #2
 8000ac2:	443c      	add	r4, r7
 8000ac4:	eba4 040e 	sub.w	r4, r4, lr
 8000ac8:	fa1f fe83 	uxth.w	lr, r3
 8000acc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ad0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ad4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ad8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000adc:	45a4      	cmp	ip, r4
 8000ade:	d908      	bls.n	8000af2 <__udivmoddi4+0x1ce>
 8000ae0:	193c      	adds	r4, r7, r4
 8000ae2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ae6:	f080 8082 	bcs.w	8000bee <__udivmoddi4+0x2ca>
 8000aea:	45a4      	cmp	ip, r4
 8000aec:	d97f      	bls.n	8000bee <__udivmoddi4+0x2ca>
 8000aee:	3b02      	subs	r3, #2
 8000af0:	443c      	add	r4, r7
 8000af2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000af6:	eba4 040c 	sub.w	r4, r4, ip
 8000afa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000afe:	4564      	cmp	r4, ip
 8000b00:	4673      	mov	r3, lr
 8000b02:	46e1      	mov	r9, ip
 8000b04:	d362      	bcc.n	8000bcc <__udivmoddi4+0x2a8>
 8000b06:	d05f      	beq.n	8000bc8 <__udivmoddi4+0x2a4>
 8000b08:	b15d      	cbz	r5, 8000b22 <__udivmoddi4+0x1fe>
 8000b0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000b0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000b12:	fa04 f606 	lsl.w	r6, r4, r6
 8000b16:	fa22 f301 	lsr.w	r3, r2, r1
 8000b1a:	431e      	orrs	r6, r3
 8000b1c:	40cc      	lsrs	r4, r1
 8000b1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000b22:	2100      	movs	r1, #0
 8000b24:	e74f      	b.n	80009c6 <__udivmoddi4+0xa2>
 8000b26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b2a:	0c01      	lsrs	r1, r0, #16
 8000b2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b30:	b280      	uxth	r0, r0
 8000b32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b36:	463b      	mov	r3, r7
 8000b38:	4638      	mov	r0, r7
 8000b3a:	463c      	mov	r4, r7
 8000b3c:	46b8      	mov	r8, r7
 8000b3e:	46be      	mov	lr, r7
 8000b40:	2620      	movs	r6, #32
 8000b42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b46:	eba2 0208 	sub.w	r2, r2, r8
 8000b4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b4e:	e766      	b.n	8000a1e <__udivmoddi4+0xfa>
 8000b50:	4601      	mov	r1, r0
 8000b52:	e718      	b.n	8000986 <__udivmoddi4+0x62>
 8000b54:	4610      	mov	r0, r2
 8000b56:	e72c      	b.n	80009b2 <__udivmoddi4+0x8e>
 8000b58:	f1c6 0220 	rsb	r2, r6, #32
 8000b5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000b60:	40b7      	lsls	r7, r6
 8000b62:	40b1      	lsls	r1, r6
 8000b64:	fa20 f202 	lsr.w	r2, r0, r2
 8000b68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b6c:	430a      	orrs	r2, r1
 8000b6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b72:	b2bc      	uxth	r4, r7
 8000b74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b78:	0c11      	lsrs	r1, r2, #16
 8000b7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b7e:	fb08 f904 	mul.w	r9, r8, r4
 8000b82:	40b0      	lsls	r0, r6
 8000b84:	4589      	cmp	r9, r1
 8000b86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b8a:	b280      	uxth	r0, r0
 8000b8c:	d93e      	bls.n	8000c0c <__udivmoddi4+0x2e8>
 8000b8e:	1879      	adds	r1, r7, r1
 8000b90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b94:	d201      	bcs.n	8000b9a <__udivmoddi4+0x276>
 8000b96:	4589      	cmp	r9, r1
 8000b98:	d81f      	bhi.n	8000bda <__udivmoddi4+0x2b6>
 8000b9a:	eba1 0109 	sub.w	r1, r1, r9
 8000b9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ba2:	fb09 f804 	mul.w	r8, r9, r4
 8000ba6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000baa:	b292      	uxth	r2, r2
 8000bac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bb0:	4542      	cmp	r2, r8
 8000bb2:	d229      	bcs.n	8000c08 <__udivmoddi4+0x2e4>
 8000bb4:	18ba      	adds	r2, r7, r2
 8000bb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bba:	d2c4      	bcs.n	8000b46 <__udivmoddi4+0x222>
 8000bbc:	4542      	cmp	r2, r8
 8000bbe:	d2c2      	bcs.n	8000b46 <__udivmoddi4+0x222>
 8000bc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000bc4:	443a      	add	r2, r7
 8000bc6:	e7be      	b.n	8000b46 <__udivmoddi4+0x222>
 8000bc8:	45f0      	cmp	r8, lr
 8000bca:	d29d      	bcs.n	8000b08 <__udivmoddi4+0x1e4>
 8000bcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000bd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bd4:	3801      	subs	r0, #1
 8000bd6:	46e1      	mov	r9, ip
 8000bd8:	e796      	b.n	8000b08 <__udivmoddi4+0x1e4>
 8000bda:	eba7 0909 	sub.w	r9, r7, r9
 8000bde:	4449      	add	r1, r9
 8000be0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000be4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000be8:	fb09 f804 	mul.w	r8, r9, r4
 8000bec:	e7db      	b.n	8000ba6 <__udivmoddi4+0x282>
 8000bee:	4673      	mov	r3, lr
 8000bf0:	e77f      	b.n	8000af2 <__udivmoddi4+0x1ce>
 8000bf2:	4650      	mov	r0, sl
 8000bf4:	e766      	b.n	8000ac4 <__udivmoddi4+0x1a0>
 8000bf6:	4608      	mov	r0, r1
 8000bf8:	e6fd      	b.n	80009f6 <__udivmoddi4+0xd2>
 8000bfa:	443b      	add	r3, r7
 8000bfc:	3a02      	subs	r2, #2
 8000bfe:	e733      	b.n	8000a68 <__udivmoddi4+0x144>
 8000c00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c04:	443b      	add	r3, r7
 8000c06:	e71c      	b.n	8000a42 <__udivmoddi4+0x11e>
 8000c08:	4649      	mov	r1, r9
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x222>
 8000c0c:	eba1 0109 	sub.w	r1, r1, r9
 8000c10:	46c4      	mov	ip, r8
 8000c12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c16:	fb09 f804 	mul.w	r8, r9, r4
 8000c1a:	e7c4      	b.n	8000ba6 <__udivmoddi4+0x282>

08000c1c <__aeabi_idiv0>:
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b086      	sub	sp, #24
 8000c24:	af04      	add	r7, sp, #16
 8000c26:	4603      	mov	r3, r0
 8000c28:	460a      	mov	r2, r1
 8000c2a:	71fb      	strb	r3, [r7, #7]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 8000c30:	4a0c      	ldr	r2, [pc, #48]	@ (8000c64 <writeReg+0x44>)
 8000c32:	79bb      	ldrb	r3, [r7, #6]
 8000c34:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000c36:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <writeReg+0x48>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
 8000c3e:	b29a      	uxth	r2, r3
 8000c40:	2364      	movs	r3, #100	@ 0x64
 8000c42:	9302      	str	r3, [sp, #8]
 8000c44:	2301      	movs	r3, #1
 8000c46:	9301      	str	r3, [sp, #4]
 8000c48:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <writeReg+0x44>)
 8000c4a:	9300      	str	r3, [sp, #0]
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	4807      	ldr	r0, [pc, #28]	@ (8000c6c <writeReg+0x4c>)
 8000c50:	f005 ff0a 	bl	8006a68 <HAL_I2C_Mem_Write>
 8000c54:	4603      	mov	r3, r0
 8000c56:	461a      	mov	r2, r3
 8000c58:	4b05      	ldr	r3, [pc, #20]	@ (8000c70 <writeReg+0x50>)
 8000c5a:	701a      	strb	r2, [r3, #0]
}
 8000c5c:	bf00      	nop
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	200000fc 	.word	0x200000fc
 8000c68:	20000000 	.word	0x20000000
 8000c6c:	200000a8 	.word	0x200000a8
 8000c70:	20000100 	.word	0x20000100

08000c74 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b086      	sub	sp, #24
 8000c78:	af04      	add	r7, sp, #16
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	460a      	mov	r2, r1
 8000c7e:	71fb      	strb	r3, [r7, #7]
 8000c80:	4613      	mov	r3, r2
 8000c82:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 8000c84:	88ba      	ldrh	r2, [r7, #4]
 8000c86:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb8 <writeReg16Bit+0x44>)
 8000c88:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000cbc <writeReg16Bit+0x48>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	4619      	mov	r1, r3
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	b29a      	uxth	r2, r3
 8000c94:	2364      	movs	r3, #100	@ 0x64
 8000c96:	9302      	str	r3, [sp, #8]
 8000c98:	2302      	movs	r3, #2
 8000c9a:	9301      	str	r3, [sp, #4]
 8000c9c:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <writeReg16Bit+0x44>)
 8000c9e:	9300      	str	r3, [sp, #0]
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	4807      	ldr	r0, [pc, #28]	@ (8000cc0 <writeReg16Bit+0x4c>)
 8000ca4:	f005 fee0 	bl	8006a68 <HAL_I2C_Mem_Write>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	461a      	mov	r2, r3
 8000cac:	4b05      	ldr	r3, [pc, #20]	@ (8000cc4 <writeReg16Bit+0x50>)
 8000cae:	701a      	strb	r2, [r3, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	200000fc 	.word	0x200000fc
 8000cbc:	20000000 	.word	0x20000000
 8000cc0:	200000a8 	.word	0x200000a8
 8000cc4:	20000100 	.word	0x20000100

08000cc8 <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b088      	sub	sp, #32
 8000ccc:	af04      	add	r7, sp, #16
 8000cce:	4603      	mov	r3, r0
 8000cd0:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d10 <readReg+0x48>)
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	f043 0301 	orr.w	r3, r3, #1
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	4619      	mov	r1, r3
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	b29a      	uxth	r2, r3
 8000ce2:	2364      	movs	r3, #100	@ 0x64
 8000ce4:	9302      	str	r3, [sp, #8]
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	9301      	str	r3, [sp, #4]
 8000cea:	4b0a      	ldr	r3, [pc, #40]	@ (8000d14 <readReg+0x4c>)
 8000cec:	9300      	str	r3, [sp, #0]
 8000cee:	2301      	movs	r3, #1
 8000cf0:	4809      	ldr	r0, [pc, #36]	@ (8000d18 <readReg+0x50>)
 8000cf2:	f005 ffb3 	bl	8006c5c <HAL_I2C_Mem_Read>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <readReg+0x54>)
 8000cfc:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8000cfe:	4b05      	ldr	r3, [pc, #20]	@ (8000d14 <readReg+0x4c>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	73fb      	strb	r3, [r7, #15]

  return value;
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000000 	.word	0x20000000
 8000d14:	200000fc 	.word	0x200000fc
 8000d18:	200000a8 	.word	0x200000a8
 8000d1c:	20000100 	.word	0x20000100

08000d20 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b088      	sub	sp, #32
 8000d24:	af04      	add	r7, sp, #16
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <readReg16Bit+0x48>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	f043 0301 	orr.w	r3, r3, #1
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	4619      	mov	r1, r3
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	2364      	movs	r3, #100	@ 0x64
 8000d3c:	9302      	str	r3, [sp, #8]
 8000d3e:	2302      	movs	r3, #2
 8000d40:	9301      	str	r3, [sp, #4]
 8000d42:	4b0a      	ldr	r3, [pc, #40]	@ (8000d6c <readReg16Bit+0x4c>)
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	2301      	movs	r3, #1
 8000d48:	4809      	ldr	r0, [pc, #36]	@ (8000d70 <readReg16Bit+0x50>)
 8000d4a:	f005 ff87 	bl	8006c5c <HAL_I2C_Mem_Read>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	461a      	mov	r2, r3
 8000d52:	4b08      	ldr	r3, [pc, #32]	@ (8000d74 <readReg16Bit+0x54>)
 8000d54:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 8000d56:	4b05      	ldr	r3, [pc, #20]	@ (8000d6c <readReg16Bit+0x4c>)
 8000d58:	881b      	ldrh	r3, [r3, #0]
 8000d5a:	81fb      	strh	r3, [r7, #14]

  return value;
 8000d5c:	89fb      	ldrh	r3, [r7, #14]
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	20000000 	.word	0x20000000
 8000d6c:	200000fc 	.word	0x200000fc
 8000d70:	200000a8 	.word	0x200000a8
 8000d74:	20000100 	.word	0x20000100

08000d78 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af04      	add	r7, sp, #16
 8000d7e:	4603      	mov	r3, r0
 8000d80:	6039      	str	r1, [r7, #0]
 8000d82:	71fb      	strb	r3, [r7, #7]
 8000d84:	4613      	mov	r3, r2
 8000d86:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc4 <writeMulti+0x4c>)
 8000d90:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8000d92:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc8 <writeMulti+0x50>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	4618      	mov	r0, r3
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	b29a      	uxth	r2, r3
 8000d9c:	79bb      	ldrb	r3, [r7, #6]
 8000d9e:	b29b      	uxth	r3, r3
 8000da0:	2164      	movs	r1, #100	@ 0x64
 8000da2:	9102      	str	r1, [sp, #8]
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	4b07      	ldr	r3, [pc, #28]	@ (8000dc4 <writeMulti+0x4c>)
 8000da8:	9300      	str	r3, [sp, #0]
 8000daa:	2301      	movs	r3, #1
 8000dac:	4601      	mov	r1, r0
 8000dae:	4807      	ldr	r0, [pc, #28]	@ (8000dcc <writeMulti+0x54>)
 8000db0:	f005 fe5a 	bl	8006a68 <HAL_I2C_Mem_Write>
 8000db4:	4603      	mov	r3, r0
 8000db6:	461a      	mov	r2, r3
 8000db8:	4b05      	ldr	r3, [pc, #20]	@ (8000dd0 <writeMulti+0x58>)
 8000dba:	701a      	strb	r2, [r3, #0]
}
 8000dbc:	bf00      	nop
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	200000fc 	.word	0x200000fc
 8000dc8:	20000000 	.word	0x20000000
 8000dcc:	200000a8 	.word	0x200000a8
 8000dd0:	20000100 	.word	0x20000100

08000dd4 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af04      	add	r7, sp, #16
 8000dda:	4603      	mov	r3, r0
 8000ddc:	6039      	str	r1, [r7, #0]
 8000dde:	71fb      	strb	r3, [r7, #7]
 8000de0:	4613      	mov	r3, r2
 8000de2:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8000de4:	4b0d      	ldr	r3, [pc, #52]	@ (8000e1c <readMulti+0x48>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	4618      	mov	r0, r3
 8000df0:	79fb      	ldrb	r3, [r7, #7]
 8000df2:	b29a      	uxth	r2, r3
 8000df4:	79bb      	ldrb	r3, [r7, #6]
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	2164      	movs	r1, #100	@ 0x64
 8000dfa:	9102      	str	r1, [sp, #8]
 8000dfc:	9301      	str	r3, [sp, #4]
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	9300      	str	r3, [sp, #0]
 8000e02:	2301      	movs	r3, #1
 8000e04:	4601      	mov	r1, r0
 8000e06:	4806      	ldr	r0, [pc, #24]	@ (8000e20 <readMulti+0x4c>)
 8000e08:	f005 ff28 	bl	8006c5c <HAL_I2C_Mem_Read>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	461a      	mov	r2, r3
 8000e10:	4b04      	ldr	r3, [pc, #16]	@ (8000e24 <readMulti+0x50>)
 8000e12:	701a      	strb	r2, [r3, #0]
}
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000000 	.word	0x20000000
 8000e20:	200000a8 	.word	0x200000a8
 8000e24:	20000100 	.word	0x20000100

08000e28 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	6039      	str	r1, [r7, #0]
 8000e32:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8000e34:	2254      	movs	r2, #84	@ 0x54
 8000e36:	6839      	ldr	r1, [r7, #0]
 8000e38:	4854      	ldr	r0, [pc, #336]	@ (8000f8c <initVL53L0X+0x164>)
 8000e3a:	f00d f8d1 	bl	800dfe0 <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 8000e3e:	4b54      	ldr	r3, [pc, #336]	@ (8000f90 <initVL53L0X+0x168>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8000e44:	4b52      	ldr	r3, [pc, #328]	@ (8000f90 <initVL53L0X+0x168>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 8000e4a:	4b51      	ldr	r3, [pc, #324]	@ (8000f90 <initVL53L0X+0x168>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8000e50:	4b4f      	ldr	r3, [pc, #316]	@ (8000f90 <initVL53L0X+0x168>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d00a      	beq.n	8000e72 <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8000e5c:	2089      	movs	r0, #137	@ 0x89
 8000e5e:	f7ff ff33 	bl	8000cc8 <readReg>
 8000e62:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	2089      	movs	r0, #137	@ 0x89
 8000e6e:	f7ff fed7 	bl	8000c20 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8000e72:	2100      	movs	r1, #0
 8000e74:	2088      	movs	r0, #136	@ 0x88
 8000e76:	f7ff fed3 	bl	8000c20 <writeReg>

  writeReg(0x80, 0x01);
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	2080      	movs	r0, #128	@ 0x80
 8000e7e:	f7ff fecf 	bl	8000c20 <writeReg>
  writeReg(0xFF, 0x01);
 8000e82:	2101      	movs	r1, #1
 8000e84:	20ff      	movs	r0, #255	@ 0xff
 8000e86:	f7ff fecb 	bl	8000c20 <writeReg>
  writeReg(0x00, 0x00);
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f7ff fec7 	bl	8000c20 <writeReg>
  g_stopVariable = readReg(0x91);
 8000e92:	2091      	movs	r0, #145	@ 0x91
 8000e94:	f7ff ff18 	bl	8000cc8 <readReg>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	4b3d      	ldr	r3, [pc, #244]	@ (8000f94 <initVL53L0X+0x16c>)
 8000e9e:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	2000      	movs	r0, #0
 8000ea4:	f7ff febc 	bl	8000c20 <writeReg>
  writeReg(0xFF, 0x00);
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	20ff      	movs	r0, #255	@ 0xff
 8000eac:	f7ff feb8 	bl	8000c20 <writeReg>
  writeReg(0x80, 0x00);
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	2080      	movs	r0, #128	@ 0x80
 8000eb4:	f7ff feb4 	bl	8000c20 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8000eb8:	2060      	movs	r0, #96	@ 0x60
 8000eba:	f7ff ff05 	bl	8000cc8 <readReg>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	f043 0312 	orr.w	r3, r3, #18
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	2060      	movs	r0, #96	@ 0x60
 8000eca:	f7ff fea9 	bl	8000c20 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 8000ece:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8000ed2:	f000 fa09 	bl	80012e8 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8000ed6:	21ff      	movs	r1, #255	@ 0xff
 8000ed8:	2001      	movs	r0, #1
 8000eda:	f7ff fea1 	bl	8000c20 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 8000ede:	f107 0213 	add.w	r2, r7, #19
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4611      	mov	r1, r2
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 fd73 	bl	80019d4 <getSpadInfo>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d101      	bne.n	8000ef8 <initVL53L0X+0xd0>
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	e1ee      	b.n	80012d6 <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000ef8:	f107 030c 	add.w	r3, r7, #12
 8000efc:	2206      	movs	r2, #6
 8000efe:	4619      	mov	r1, r3
 8000f00:	20b0      	movs	r0, #176	@ 0xb0
 8000f02:	f7ff ff67 	bl	8000dd4 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8000f06:	2101      	movs	r1, #1
 8000f08:	20ff      	movs	r0, #255	@ 0xff
 8000f0a:	f7ff fe89 	bl	8000c20 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8000f0e:	2100      	movs	r1, #0
 8000f10:	204f      	movs	r0, #79	@ 0x4f
 8000f12:	f7ff fe85 	bl	8000c20 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8000f16:	212c      	movs	r1, #44	@ 0x2c
 8000f18:	204e      	movs	r0, #78	@ 0x4e
 8000f1a:	f7ff fe81 	bl	8000c20 <writeReg>
  writeReg(0xFF, 0x00);
 8000f1e:	2100      	movs	r1, #0
 8000f20:	20ff      	movs	r0, #255	@ 0xff
 8000f22:	f7ff fe7d 	bl	8000c20 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8000f26:	21b4      	movs	r1, #180	@ 0xb4
 8000f28:	20b6      	movs	r0, #182	@ 0xb6
 8000f2a:	f7ff fe79 	bl	8000c20 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8000f2e:	7cfb      	ldrb	r3, [r7, #19]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <initVL53L0X+0x110>
 8000f34:	230c      	movs	r3, #12
 8000f36:	e000      	b.n	8000f3a <initVL53L0X+0x112>
 8000f38:	2300      	movs	r3, #0
 8000f3a:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8000f40:	2300      	movs	r3, #0
 8000f42:	75bb      	strb	r3, [r7, #22]
 8000f44:	e03f      	b.n	8000fc6 <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8000f46:	7dba      	ldrb	r2, [r7, #22]
 8000f48:	7d7b      	ldrb	r3, [r7, #21]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d303      	bcc.n	8000f56 <initVL53L0X+0x12e>
 8000f4e:	7d3b      	ldrb	r3, [r7, #20]
 8000f50:	7dfa      	ldrb	r2, [r7, #23]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d120      	bne.n	8000f98 <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8000f56:	7dbb      	ldrb	r3, [r7, #22]
 8000f58:	08db      	lsrs	r3, r3, #3
 8000f5a:	b2d8      	uxtb	r0, r3
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	3318      	adds	r3, #24
 8000f60:	443b      	add	r3, r7
 8000f62:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000f66:	b25a      	sxtb	r2, r3
 8000f68:	7dbb      	ldrb	r3, [r7, #22]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	2101      	movs	r1, #1
 8000f70:	fa01 f303 	lsl.w	r3, r1, r3
 8000f74:	b25b      	sxtb	r3, r3
 8000f76:	43db      	mvns	r3, r3
 8000f78:	b25b      	sxtb	r3, r3
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	b25a      	sxtb	r2, r3
 8000f7e:	4603      	mov	r3, r0
 8000f80:	b2d2      	uxtb	r2, r2
 8000f82:	3318      	adds	r3, #24
 8000f84:	443b      	add	r3, r7
 8000f86:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8000f8a:	e019      	b.n	8000fc0 <initVL53L0X+0x198>
 8000f8c:	200000a8 	.word	0x200000a8
 8000f90:	200000fc 	.word	0x200000fc
 8000f94:	200000a2 	.word	0x200000a2
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8000f98:	7dbb      	ldrb	r3, [r7, #22]
 8000f9a:	08db      	lsrs	r3, r3, #3
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	3318      	adds	r3, #24
 8000fa0:	443b      	add	r3, r7
 8000fa2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	7dbb      	ldrb	r3, [r7, #22]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	fa42 f303 	asr.w	r3, r2, r3
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d002      	beq.n	8000fc0 <initVL53L0X+0x198>
    {
      spads_enabled++;
 8000fba:	7dfb      	ldrb	r3, [r7, #23]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8000fc0:	7dbb      	ldrb	r3, [r7, #22]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	75bb      	strb	r3, [r7, #22]
 8000fc6:	7dbb      	ldrb	r3, [r7, #22]
 8000fc8:	2b2f      	cmp	r3, #47	@ 0x2f
 8000fca:	d9bc      	bls.n	8000f46 <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2206      	movs	r2, #6
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	20b0      	movs	r0, #176	@ 0xb0
 8000fd6:	f7ff fecf 	bl	8000d78 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8000fda:	2101      	movs	r1, #1
 8000fdc:	20ff      	movs	r0, #255	@ 0xff
 8000fde:	f7ff fe1f 	bl	8000c20 <writeReg>
  writeReg(0x00, 0x00);
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	2000      	movs	r0, #0
 8000fe6:	f7ff fe1b 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x00);
 8000fea:	2100      	movs	r1, #0
 8000fec:	20ff      	movs	r0, #255	@ 0xff
 8000fee:	f7ff fe17 	bl	8000c20 <writeReg>
  writeReg(0x09, 0x00);
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	2009      	movs	r0, #9
 8000ff6:	f7ff fe13 	bl	8000c20 <writeReg>
  writeReg(0x10, 0x00);
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	2010      	movs	r0, #16
 8000ffe:	f7ff fe0f 	bl	8000c20 <writeReg>
  writeReg(0x11, 0x00);
 8001002:	2100      	movs	r1, #0
 8001004:	2011      	movs	r0, #17
 8001006:	f7ff fe0b 	bl	8000c20 <writeReg>

  writeReg(0x24, 0x01);
 800100a:	2101      	movs	r1, #1
 800100c:	2024      	movs	r0, #36	@ 0x24
 800100e:	f7ff fe07 	bl	8000c20 <writeReg>
  writeReg(0x25, 0xFF);
 8001012:	21ff      	movs	r1, #255	@ 0xff
 8001014:	2025      	movs	r0, #37	@ 0x25
 8001016:	f7ff fe03 	bl	8000c20 <writeReg>
  writeReg(0x75, 0x00);
 800101a:	2100      	movs	r1, #0
 800101c:	2075      	movs	r0, #117	@ 0x75
 800101e:	f7ff fdff 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x01);
 8001022:	2101      	movs	r1, #1
 8001024:	20ff      	movs	r0, #255	@ 0xff
 8001026:	f7ff fdfb 	bl	8000c20 <writeReg>
  writeReg(0x4E, 0x2C);
 800102a:	212c      	movs	r1, #44	@ 0x2c
 800102c:	204e      	movs	r0, #78	@ 0x4e
 800102e:	f7ff fdf7 	bl	8000c20 <writeReg>
  writeReg(0x48, 0x00);
 8001032:	2100      	movs	r1, #0
 8001034:	2048      	movs	r0, #72	@ 0x48
 8001036:	f7ff fdf3 	bl	8000c20 <writeReg>
  writeReg(0x30, 0x20);
 800103a:	2120      	movs	r1, #32
 800103c:	2030      	movs	r0, #48	@ 0x30
 800103e:	f7ff fdef 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x00);
 8001042:	2100      	movs	r1, #0
 8001044:	20ff      	movs	r0, #255	@ 0xff
 8001046:	f7ff fdeb 	bl	8000c20 <writeReg>
  writeReg(0x30, 0x09);
 800104a:	2109      	movs	r1, #9
 800104c:	2030      	movs	r0, #48	@ 0x30
 800104e:	f7ff fde7 	bl	8000c20 <writeReg>
  writeReg(0x54, 0x00);
 8001052:	2100      	movs	r1, #0
 8001054:	2054      	movs	r0, #84	@ 0x54
 8001056:	f7ff fde3 	bl	8000c20 <writeReg>
  writeReg(0x31, 0x04);
 800105a:	2104      	movs	r1, #4
 800105c:	2031      	movs	r0, #49	@ 0x31
 800105e:	f7ff fddf 	bl	8000c20 <writeReg>
  writeReg(0x32, 0x03);
 8001062:	2103      	movs	r1, #3
 8001064:	2032      	movs	r0, #50	@ 0x32
 8001066:	f7ff fddb 	bl	8000c20 <writeReg>
  writeReg(0x40, 0x83);
 800106a:	2183      	movs	r1, #131	@ 0x83
 800106c:	2040      	movs	r0, #64	@ 0x40
 800106e:	f7ff fdd7 	bl	8000c20 <writeReg>
  writeReg(0x46, 0x25);
 8001072:	2125      	movs	r1, #37	@ 0x25
 8001074:	2046      	movs	r0, #70	@ 0x46
 8001076:	f7ff fdd3 	bl	8000c20 <writeReg>
  writeReg(0x60, 0x00);
 800107a:	2100      	movs	r1, #0
 800107c:	2060      	movs	r0, #96	@ 0x60
 800107e:	f7ff fdcf 	bl	8000c20 <writeReg>
  writeReg(0x27, 0x00);
 8001082:	2100      	movs	r1, #0
 8001084:	2027      	movs	r0, #39	@ 0x27
 8001086:	f7ff fdcb 	bl	8000c20 <writeReg>
  writeReg(0x50, 0x06);
 800108a:	2106      	movs	r1, #6
 800108c:	2050      	movs	r0, #80	@ 0x50
 800108e:	f7ff fdc7 	bl	8000c20 <writeReg>
  writeReg(0x51, 0x00);
 8001092:	2100      	movs	r1, #0
 8001094:	2051      	movs	r0, #81	@ 0x51
 8001096:	f7ff fdc3 	bl	8000c20 <writeReg>
  writeReg(0x52, 0x96);
 800109a:	2196      	movs	r1, #150	@ 0x96
 800109c:	2052      	movs	r0, #82	@ 0x52
 800109e:	f7ff fdbf 	bl	8000c20 <writeReg>
  writeReg(0x56, 0x08);
 80010a2:	2108      	movs	r1, #8
 80010a4:	2056      	movs	r0, #86	@ 0x56
 80010a6:	f7ff fdbb 	bl	8000c20 <writeReg>
  writeReg(0x57, 0x30);
 80010aa:	2130      	movs	r1, #48	@ 0x30
 80010ac:	2057      	movs	r0, #87	@ 0x57
 80010ae:	f7ff fdb7 	bl	8000c20 <writeReg>
  writeReg(0x61, 0x00);
 80010b2:	2100      	movs	r1, #0
 80010b4:	2061      	movs	r0, #97	@ 0x61
 80010b6:	f7ff fdb3 	bl	8000c20 <writeReg>
  writeReg(0x62, 0x00);
 80010ba:	2100      	movs	r1, #0
 80010bc:	2062      	movs	r0, #98	@ 0x62
 80010be:	f7ff fdaf 	bl	8000c20 <writeReg>
  writeReg(0x64, 0x00);
 80010c2:	2100      	movs	r1, #0
 80010c4:	2064      	movs	r0, #100	@ 0x64
 80010c6:	f7ff fdab 	bl	8000c20 <writeReg>
  writeReg(0x65, 0x00);
 80010ca:	2100      	movs	r1, #0
 80010cc:	2065      	movs	r0, #101	@ 0x65
 80010ce:	f7ff fda7 	bl	8000c20 <writeReg>
  writeReg(0x66, 0xA0);
 80010d2:	21a0      	movs	r1, #160	@ 0xa0
 80010d4:	2066      	movs	r0, #102	@ 0x66
 80010d6:	f7ff fda3 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x01);
 80010da:	2101      	movs	r1, #1
 80010dc:	20ff      	movs	r0, #255	@ 0xff
 80010de:	f7ff fd9f 	bl	8000c20 <writeReg>
  writeReg(0x22, 0x32);
 80010e2:	2132      	movs	r1, #50	@ 0x32
 80010e4:	2022      	movs	r0, #34	@ 0x22
 80010e6:	f7ff fd9b 	bl	8000c20 <writeReg>
  writeReg(0x47, 0x14);
 80010ea:	2114      	movs	r1, #20
 80010ec:	2047      	movs	r0, #71	@ 0x47
 80010ee:	f7ff fd97 	bl	8000c20 <writeReg>
  writeReg(0x49, 0xFF);
 80010f2:	21ff      	movs	r1, #255	@ 0xff
 80010f4:	2049      	movs	r0, #73	@ 0x49
 80010f6:	f7ff fd93 	bl	8000c20 <writeReg>
  writeReg(0x4A, 0x00);
 80010fa:	2100      	movs	r1, #0
 80010fc:	204a      	movs	r0, #74	@ 0x4a
 80010fe:	f7ff fd8f 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x00);
 8001102:	2100      	movs	r1, #0
 8001104:	20ff      	movs	r0, #255	@ 0xff
 8001106:	f7ff fd8b 	bl	8000c20 <writeReg>
  writeReg(0x7A, 0x0A);
 800110a:	210a      	movs	r1, #10
 800110c:	207a      	movs	r0, #122	@ 0x7a
 800110e:	f7ff fd87 	bl	8000c20 <writeReg>
  writeReg(0x7B, 0x00);
 8001112:	2100      	movs	r1, #0
 8001114:	207b      	movs	r0, #123	@ 0x7b
 8001116:	f7ff fd83 	bl	8000c20 <writeReg>
  writeReg(0x78, 0x21);
 800111a:	2121      	movs	r1, #33	@ 0x21
 800111c:	2078      	movs	r0, #120	@ 0x78
 800111e:	f7ff fd7f 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x01);
 8001122:	2101      	movs	r1, #1
 8001124:	20ff      	movs	r0, #255	@ 0xff
 8001126:	f7ff fd7b 	bl	8000c20 <writeReg>
  writeReg(0x23, 0x34);
 800112a:	2134      	movs	r1, #52	@ 0x34
 800112c:	2023      	movs	r0, #35	@ 0x23
 800112e:	f7ff fd77 	bl	8000c20 <writeReg>
  writeReg(0x42, 0x00);
 8001132:	2100      	movs	r1, #0
 8001134:	2042      	movs	r0, #66	@ 0x42
 8001136:	f7ff fd73 	bl	8000c20 <writeReg>
  writeReg(0x44, 0xFF);
 800113a:	21ff      	movs	r1, #255	@ 0xff
 800113c:	2044      	movs	r0, #68	@ 0x44
 800113e:	f7ff fd6f 	bl	8000c20 <writeReg>
  writeReg(0x45, 0x26);
 8001142:	2126      	movs	r1, #38	@ 0x26
 8001144:	2045      	movs	r0, #69	@ 0x45
 8001146:	f7ff fd6b 	bl	8000c20 <writeReg>
  writeReg(0x46, 0x05);
 800114a:	2105      	movs	r1, #5
 800114c:	2046      	movs	r0, #70	@ 0x46
 800114e:	f7ff fd67 	bl	8000c20 <writeReg>
  writeReg(0x40, 0x40);
 8001152:	2140      	movs	r1, #64	@ 0x40
 8001154:	2040      	movs	r0, #64	@ 0x40
 8001156:	f7ff fd63 	bl	8000c20 <writeReg>
  writeReg(0x0E, 0x06);
 800115a:	2106      	movs	r1, #6
 800115c:	200e      	movs	r0, #14
 800115e:	f7ff fd5f 	bl	8000c20 <writeReg>
  writeReg(0x20, 0x1A);
 8001162:	211a      	movs	r1, #26
 8001164:	2020      	movs	r0, #32
 8001166:	f7ff fd5b 	bl	8000c20 <writeReg>
  writeReg(0x43, 0x40);
 800116a:	2140      	movs	r1, #64	@ 0x40
 800116c:	2043      	movs	r0, #67	@ 0x43
 800116e:	f7ff fd57 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x00);
 8001172:	2100      	movs	r1, #0
 8001174:	20ff      	movs	r0, #255	@ 0xff
 8001176:	f7ff fd53 	bl	8000c20 <writeReg>
  writeReg(0x34, 0x03);
 800117a:	2103      	movs	r1, #3
 800117c:	2034      	movs	r0, #52	@ 0x34
 800117e:	f7ff fd4f 	bl	8000c20 <writeReg>
  writeReg(0x35, 0x44);
 8001182:	2144      	movs	r1, #68	@ 0x44
 8001184:	2035      	movs	r0, #53	@ 0x35
 8001186:	f7ff fd4b 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x01);
 800118a:	2101      	movs	r1, #1
 800118c:	20ff      	movs	r0, #255	@ 0xff
 800118e:	f7ff fd47 	bl	8000c20 <writeReg>
  writeReg(0x31, 0x04);
 8001192:	2104      	movs	r1, #4
 8001194:	2031      	movs	r0, #49	@ 0x31
 8001196:	f7ff fd43 	bl	8000c20 <writeReg>
  writeReg(0x4B, 0x09);
 800119a:	2109      	movs	r1, #9
 800119c:	204b      	movs	r0, #75	@ 0x4b
 800119e:	f7ff fd3f 	bl	8000c20 <writeReg>
  writeReg(0x4C, 0x05);
 80011a2:	2105      	movs	r1, #5
 80011a4:	204c      	movs	r0, #76	@ 0x4c
 80011a6:	f7ff fd3b 	bl	8000c20 <writeReg>
  writeReg(0x4D, 0x04);
 80011aa:	2104      	movs	r1, #4
 80011ac:	204d      	movs	r0, #77	@ 0x4d
 80011ae:	f7ff fd37 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x00);
 80011b2:	2100      	movs	r1, #0
 80011b4:	20ff      	movs	r0, #255	@ 0xff
 80011b6:	f7ff fd33 	bl	8000c20 <writeReg>
  writeReg(0x44, 0x00);
 80011ba:	2100      	movs	r1, #0
 80011bc:	2044      	movs	r0, #68	@ 0x44
 80011be:	f7ff fd2f 	bl	8000c20 <writeReg>
  writeReg(0x45, 0x20);
 80011c2:	2120      	movs	r1, #32
 80011c4:	2045      	movs	r0, #69	@ 0x45
 80011c6:	f7ff fd2b 	bl	8000c20 <writeReg>
  writeReg(0x47, 0x08);
 80011ca:	2108      	movs	r1, #8
 80011cc:	2047      	movs	r0, #71	@ 0x47
 80011ce:	f7ff fd27 	bl	8000c20 <writeReg>
  writeReg(0x48, 0x28);
 80011d2:	2128      	movs	r1, #40	@ 0x28
 80011d4:	2048      	movs	r0, #72	@ 0x48
 80011d6:	f7ff fd23 	bl	8000c20 <writeReg>
  writeReg(0x67, 0x00);
 80011da:	2100      	movs	r1, #0
 80011dc:	2067      	movs	r0, #103	@ 0x67
 80011de:	f7ff fd1f 	bl	8000c20 <writeReg>
  writeReg(0x70, 0x04);
 80011e2:	2104      	movs	r1, #4
 80011e4:	2070      	movs	r0, #112	@ 0x70
 80011e6:	f7ff fd1b 	bl	8000c20 <writeReg>
  writeReg(0x71, 0x01);
 80011ea:	2101      	movs	r1, #1
 80011ec:	2071      	movs	r0, #113	@ 0x71
 80011ee:	f7ff fd17 	bl	8000c20 <writeReg>
  writeReg(0x72, 0xFE);
 80011f2:	21fe      	movs	r1, #254	@ 0xfe
 80011f4:	2072      	movs	r0, #114	@ 0x72
 80011f6:	f7ff fd13 	bl	8000c20 <writeReg>
  writeReg(0x76, 0x00);
 80011fa:	2100      	movs	r1, #0
 80011fc:	2076      	movs	r0, #118	@ 0x76
 80011fe:	f7ff fd0f 	bl	8000c20 <writeReg>
  writeReg(0x77, 0x00);
 8001202:	2100      	movs	r1, #0
 8001204:	2077      	movs	r0, #119	@ 0x77
 8001206:	f7ff fd0b 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x01);
 800120a:	2101      	movs	r1, #1
 800120c:	20ff      	movs	r0, #255	@ 0xff
 800120e:	f7ff fd07 	bl	8000c20 <writeReg>
  writeReg(0x0D, 0x01);
 8001212:	2101      	movs	r1, #1
 8001214:	200d      	movs	r0, #13
 8001216:	f7ff fd03 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x00);
 800121a:	2100      	movs	r1, #0
 800121c:	20ff      	movs	r0, #255	@ 0xff
 800121e:	f7ff fcff 	bl	8000c20 <writeReg>
  writeReg(0x80, 0x01);
 8001222:	2101      	movs	r1, #1
 8001224:	2080      	movs	r0, #128	@ 0x80
 8001226:	f7ff fcfb 	bl	8000c20 <writeReg>
  writeReg(0x01, 0xF8);
 800122a:	21f8      	movs	r1, #248	@ 0xf8
 800122c:	2001      	movs	r0, #1
 800122e:	f7ff fcf7 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x01);
 8001232:	2101      	movs	r1, #1
 8001234:	20ff      	movs	r0, #255	@ 0xff
 8001236:	f7ff fcf3 	bl	8000c20 <writeReg>
  writeReg(0x8E, 0x01);
 800123a:	2101      	movs	r1, #1
 800123c:	208e      	movs	r0, #142	@ 0x8e
 800123e:	f7ff fcef 	bl	8000c20 <writeReg>
  writeReg(0x00, 0x01);
 8001242:	2101      	movs	r1, #1
 8001244:	2000      	movs	r0, #0
 8001246:	f7ff fceb 	bl	8000c20 <writeReg>
  writeReg(0xFF, 0x00);
 800124a:	2100      	movs	r1, #0
 800124c:	20ff      	movs	r0, #255	@ 0xff
 800124e:	f7ff fce7 	bl	8000c20 <writeReg>
  writeReg(0x80, 0x00);
 8001252:	2100      	movs	r1, #0
 8001254:	2080      	movs	r0, #128	@ 0x80
 8001256:	f7ff fce3 	bl	8000c20 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 800125a:	2104      	movs	r1, #4
 800125c:	200a      	movs	r0, #10
 800125e:	f7ff fcdf 	bl	8000c20 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8001262:	2084      	movs	r0, #132	@ 0x84
 8001264:	f7ff fd30 	bl	8000cc8 <readReg>
 8001268:	4603      	mov	r3, r0
 800126a:	f023 0310 	bic.w	r3, r3, #16
 800126e:	b2db      	uxtb	r3, r3
 8001270:	4619      	mov	r1, r3
 8001272:	2084      	movs	r0, #132	@ 0x84
 8001274:	f7ff fcd4 	bl	8000c20 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001278:	2101      	movs	r1, #1
 800127a:	200b      	movs	r0, #11
 800127c:	f7ff fcd0 	bl	8000c20 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8001280:	f000 f900 	bl	8001484 <getMeasurementTimingBudget>
 8001284:	4603      	mov	r3, r0
 8001286:	4a16      	ldr	r2, [pc, #88]	@ (80012e0 <initVL53L0X+0x4b8>)
 8001288:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 800128a:	21e8      	movs	r1, #232	@ 0xe8
 800128c:	2001      	movs	r0, #1
 800128e:	f7ff fcc7 	bl	8000c20 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8001292:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <initVL53L0X+0x4b8>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4618      	mov	r0, r3
 8001298:	f000 f85c 	bl	8001354 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 800129c:	2101      	movs	r1, #1
 800129e:	2001      	movs	r0, #1
 80012a0:	f7ff fcbe 	bl	8000c20 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 80012a4:	2040      	movs	r0, #64	@ 0x40
 80012a6:	f000 fd4d 	bl	8001d44 <performSingleRefCalibration>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d101      	bne.n	80012b4 <initVL53L0X+0x48c>
 80012b0:	2300      	movs	r3, #0
 80012b2:	e010      	b.n	80012d6 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 80012b4:	2102      	movs	r1, #2
 80012b6:	2001      	movs	r0, #1
 80012b8:	f7ff fcb2 	bl	8000c20 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 80012bc:	2000      	movs	r0, #0
 80012be:	f000 fd41 	bl	8001d44 <performSingleRefCalibration>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <initVL53L0X+0x4a4>
 80012c8:	2300      	movs	r3, #0
 80012ca:	e004      	b.n	80012d6 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80012cc:	21e8      	movs	r1, #232	@ 0xe8
 80012ce:	2001      	movs	r0, #1
 80012d0:	f7ff fca6 	bl	8000c20 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 80012d4:	2301      	movs	r3, #1
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3718      	adds	r7, #24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	200000a4 	.word	0x200000a4
 80012e4:	00000000 	.word	0x00000000

080012e8 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 80012f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fe:	d40a      	bmi.n	8001316 <setSignalRateLimit+0x2e>
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff f9ef 	bl	80006e4 <__aeabi_f2d>
 8001306:	a311      	add	r3, pc, #68	@ (adr r3, 800134c <setSignalRateLimit+0x64>)
 8001308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130c:	f7ff fac0 	bl	8000890 <__aeabi_dcmpgt>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <setSignalRateLimit+0x32>
 8001316:	2300      	movs	r3, #0
 8001318:	e00f      	b.n	800133a <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 800131a:	edd7 7a01 	vldr	s15, [r7, #4]
 800131e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001348 <setSignalRateLimit+0x60>
 8001322:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001326:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800132a:	ee17 3a90 	vmov	r3, s15
 800132e:	b29b      	uxth	r3, r3
 8001330:	4619      	mov	r1, r3
 8001332:	2044      	movs	r0, #68	@ 0x44
 8001334:	f7ff fc9e 	bl	8000c74 <writeReg16Bit>
  return true;
 8001338:	2301      	movs	r3, #1
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	f3af 8000 	nop.w
 8001348:	43000000 	.word	0x43000000
 800134c:	0a3d70a4 	.word	0x0a3d70a4
 8001350:	407fffd7 	.word	0x407fffd7

08001354 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b092      	sub	sp, #72	@ 0x48
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 800135c:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8001360:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8001364:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001368:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 800136a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800136e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8001370:	f240 234e 	movw	r3, #590	@ 0x24e
 8001374:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8001376:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800137a:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 800137c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001380:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8001382:	f240 2326 	movw	r3, #550	@ 0x226
 8001386:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 8001388:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800138c:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001392:	429a      	cmp	r2, r3
 8001394:	d201      	bcs.n	800139a <setMeasurementTimingBudget+0x46>
 8001396:	2300      	movs	r3, #0
 8001398:	e06e      	b.n	8001478 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 800139a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800139e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80013a0:	4413      	add	r3, r2
 80013a2:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 80013a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013a8:	4618      	mov	r0, r3
 80013aa:	f000 fba7 	bl	8001afc <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80013ae:	f107 020c 	add.w	r2, r7, #12
 80013b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b6:	4611      	mov	r1, r2
 80013b8:	4618      	mov	r0, r3
 80013ba:	f000 fbd1 	bl	8001b60 <getSequenceStepTimeouts>

  if (enables.tcc)
 80013be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d005      	beq.n	80013d2 <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80013ca:	4413      	add	r3, r2
 80013cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80013ce:	4413      	add	r3, r2
 80013d0:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 80013d2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d007      	beq.n	80013ea <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80013de:	4413      	add	r3, r2
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80013e4:	4413      	add	r3, r2
 80013e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80013e8:	e009      	b.n	80013fe <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 80013ea:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d005      	beq.n	80013fe <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80013f6:	4413      	add	r3, r2
 80013f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80013fa:	4413      	add	r3, r2
 80013fc:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 80013fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001402:	2b00      	cmp	r3, #0
 8001404:	d005      	beq.n	8001412 <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8001406:	69fa      	ldr	r2, [r7, #28]
 8001408:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800140a:	4413      	add	r3, r2
 800140c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800140e:	4413      	add	r3, r2
 8001410:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 8001412:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001416:	2b00      	cmp	r3, #0
 8001418:	d02d      	beq.n	8001476 <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 800141a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800141c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800141e:	4413      	add	r3, r2
 8001420:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8001422:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	429a      	cmp	r2, r3
 8001428:	d901      	bls.n	800142e <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 800142a:	2300      	movs	r3, #0
 800142c:	e024      	b.n	8001478 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8001436:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8001438:	b2db      	uxtb	r3, r3
 800143a:	4619      	mov	r1, r3
 800143c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800143e:	f000 fc5b 	bl	8001cf8 <timeoutMicrosecondsToMclks>
 8001442:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8001444:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8001448:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800144c:	2b00      	cmp	r3, #0
 800144e:	d005      	beq.n	800145c <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8001450:	8a7a      	ldrh	r2, [r7, #18]
 8001452:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001456:	4413      	add	r3, r2
 8001458:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800145c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001460:	4618      	mov	r0, r3
 8001462:	f000 fbf6 	bl	8001c52 <encodeTimeout>
 8001466:	4603      	mov	r3, r0
 8001468:	4619      	mov	r1, r3
 800146a:	2071      	movs	r0, #113	@ 0x71
 800146c:	f7ff fc02 	bl	8000c74 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8001470:	4a03      	ldr	r2, [pc, #12]	@ (8001480 <setMeasurementTimingBudget+0x12c>)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6013      	str	r3, [r2, #0]
  }
  return true;
 8001476:	2301      	movs	r3, #1
}
 8001478:	4618      	mov	r0, r3
 800147a:	3748      	adds	r7, #72	@ 0x48
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	200000a4 	.word	0x200000a4

08001484 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08c      	sub	sp, #48	@ 0x30
 8001488:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 800148a:	f240 7376 	movw	r3, #1910	@ 0x776
 800148e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 8001490:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001494:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 8001496:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800149a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 800149c:	f240 234e 	movw	r3, #590	@ 0x24e
 80014a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 80014a2:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80014a6:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 80014a8:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80014ac:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 80014ae:	f240 2326 	movw	r3, #550	@ 0x226
 80014b2:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 80014b4:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80014b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80014b8:	4413      	add	r3, r2
 80014ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 80014bc:	f107 0318 	add.w	r3, r7, #24
 80014c0:	4618      	mov	r0, r3
 80014c2:	f000 fb1b 	bl	8001afc <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80014c6:	463a      	mov	r2, r7
 80014c8:	f107 0318 	add.w	r3, r7, #24
 80014cc:	4611      	mov	r1, r2
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 fb46 	bl	8001b60 <getSequenceStepTimeouts>

  if (enables.tcc)
 80014d4:	7e3b      	ldrb	r3, [r7, #24]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d005      	beq.n	80014e6 <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 80014da:	68fa      	ldr	r2, [r7, #12]
 80014dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80014de:	4413      	add	r3, r2
 80014e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014e2:	4413      	add	r3, r2
 80014e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 80014e6:	7ebb      	ldrb	r3, [r7, #26]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d007      	beq.n	80014fc <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 80014ec:	68fa      	ldr	r2, [r7, #12]
 80014ee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80014f0:	4413      	add	r3, r2
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014f6:	4413      	add	r3, r2
 80014f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014fa:	e008      	b.n	800150e <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 80014fc:	7e7b      	ldrb	r3, [r7, #25]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d005      	beq.n	800150e <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001506:	4413      	add	r3, r2
 8001508:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800150a:	4413      	add	r3, r2
 800150c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 800150e:	7efb      	ldrb	r3, [r7, #27]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d005      	beq.n	8001520 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	8c3b      	ldrh	r3, [r7, #32]
 8001518:	4413      	add	r3, r2
 800151a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800151c:	4413      	add	r3, r2
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8001520:	7f3b      	ldrb	r3, [r7, #28]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d005      	beq.n	8001532 <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	8bfb      	ldrh	r3, [r7, #30]
 800152a:	4413      	add	r3, r2
 800152c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800152e:	4413      	add	r3, r2
 8001530:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 8001532:	4a04      	ldr	r2, [pc, #16]	@ (8001544 <getMeasurementTimingBudget+0xc0>)
 8001534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001536:	6013      	str	r3, [r2, #0]
  return budget_us;
 8001538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800153a:	4618      	mov	r0, r3
 800153c:	3730      	adds	r7, #48	@ 0x30
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	200000a4 	.word	0x200000a4

08001548 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
bool setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08c      	sub	sp, #48	@ 0x30
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	460a      	mov	r2, r1
 8001552:	71fb      	strb	r3, [r7, #7]
 8001554:	4613      	mov	r3, r2
 8001556:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 8001558:	79bb      	ldrb	r3, [r7, #6]
 800155a:	085b      	lsrs	r3, r3, #1
 800155c:	b2db      	uxtb	r3, r3
 800155e:	3b01      	subs	r3, #1
 8001560:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 8001564:	f107 0320 	add.w	r3, r7, #32
 8001568:	4618      	mov	r0, r3
 800156a:	f000 fac7 	bl	8001afc <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 800156e:	f107 0208 	add.w	r2, r7, #8
 8001572:	f107 0320 	add.w	r3, r7, #32
 8001576:	4611      	mov	r1, r2
 8001578:	4618      	mov	r0, r3
 800157a:	f000 faf1 	bl	8001b60 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d15d      	bne.n	8001640 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 8001584:	79bb      	ldrb	r3, [r7, #6]
 8001586:	3b0c      	subs	r3, #12
 8001588:	2b06      	cmp	r3, #6
 800158a:	d825      	bhi.n	80015d8 <setVcselPulsePeriod+0x90>
 800158c:	a201      	add	r2, pc, #4	@ (adr r2, 8001594 <setVcselPulsePeriod+0x4c>)
 800158e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001592:	bf00      	nop
 8001594:	080015b1 	.word	0x080015b1
 8001598:	080015d9 	.word	0x080015d9
 800159c:	080015bb 	.word	0x080015bb
 80015a0:	080015d9 	.word	0x080015d9
 80015a4:	080015c5 	.word	0x080015c5
 80015a8:	080015d9 	.word	0x080015d9
 80015ac:	080015cf 	.word	0x080015cf
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 80015b0:	2118      	movs	r1, #24
 80015b2:	2057      	movs	r0, #87	@ 0x57
 80015b4:	f7ff fb34 	bl	8000c20 <writeReg>
        break;
 80015b8:	e010      	b.n	80015dc <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 80015ba:	2130      	movs	r1, #48	@ 0x30
 80015bc:	2057      	movs	r0, #87	@ 0x57
 80015be:	f7ff fb2f 	bl	8000c20 <writeReg>
        break;
 80015c2:	e00b      	b.n	80015dc <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 80015c4:	2140      	movs	r1, #64	@ 0x40
 80015c6:	2057      	movs	r0, #87	@ 0x57
 80015c8:	f7ff fb2a 	bl	8000c20 <writeReg>
        break;
 80015cc:	e006      	b.n	80015dc <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 80015ce:	2150      	movs	r1, #80	@ 0x50
 80015d0:	2057      	movs	r0, #87	@ 0x57
 80015d2:	f7ff fb25 	bl	8000c20 <writeReg>
        break;
 80015d6:	e001      	b.n	80015dc <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 80015d8:	2300      	movs	r3, #0
 80015da:	e0fc      	b.n	80017d6 <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 80015dc:	2108      	movs	r1, #8
 80015de:	2056      	movs	r0, #86	@ 0x56
 80015e0:	f7ff fb1e 	bl	8000c20 <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 80015e4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80015e8:	4619      	mov	r1, r3
 80015ea:	2050      	movs	r0, #80	@ 0x50
 80015ec:	f7ff fb18 	bl	8000c20 <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	79ba      	ldrb	r2, [r7, #6]
 80015f4:	4611      	mov	r1, r2
 80015f6:	4618      	mov	r0, r3
 80015f8:	f000 fb7e 	bl	8001cf8 <timeoutMicrosecondsToMclks>
 80015fc:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 80015fe:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001600:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001602:	4618      	mov	r0, r3
 8001604:	f000 fb25 	bl	8001c52 <encodeTimeout>
 8001608:	4603      	mov	r3, r0
 800160a:	4619      	mov	r1, r3
 800160c:	2051      	movs	r0, #81	@ 0x51
 800160e:	f7ff fb31 	bl	8000c74 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	79ba      	ldrb	r2, [r7, #6]
 8001616:	4611      	mov	r1, r2
 8001618:	4618      	mov	r0, r3
 800161a:	f000 fb6d 	bl	8001cf8 <timeoutMicrosecondsToMclks>
 800161e:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8001620:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8001622:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001624:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001628:	d804      	bhi.n	8001634 <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 800162a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800162c:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 800162e:	3b01      	subs	r3, #1
 8001630:	b2db      	uxtb	r3, r3
 8001632:	e000      	b.n	8001636 <setVcselPulsePeriod+0xee>
 8001634:	23ff      	movs	r3, #255	@ 0xff
 8001636:	4619      	mov	r1, r3
 8001638:	2046      	movs	r0, #70	@ 0x46
 800163a:	f7ff faf1 	bl	8000c20 <writeReg>
 800163e:	e0b1      	b.n	80017a4 <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	2b01      	cmp	r3, #1
 8001644:	f040 80ac 	bne.w	80017a0 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 8001648:	79bb      	ldrb	r3, [r7, #6]
 800164a:	3b08      	subs	r3, #8
 800164c:	2b06      	cmp	r3, #6
 800164e:	f200 8085 	bhi.w	800175c <setVcselPulsePeriod+0x214>
 8001652:	a201      	add	r2, pc, #4	@ (adr r2, 8001658 <setVcselPulsePeriod+0x110>)
 8001654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001658:	08001675 	.word	0x08001675
 800165c:	0800175d 	.word	0x0800175d
 8001660:	080016af 	.word	0x080016af
 8001664:	0800175d 	.word	0x0800175d
 8001668:	080016e9 	.word	0x080016e9
 800166c:	0800175d 	.word	0x0800175d
 8001670:	08001723 	.word	0x08001723
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 8001674:	2110      	movs	r1, #16
 8001676:	2048      	movs	r0, #72	@ 0x48
 8001678:	f7ff fad2 	bl	8000c20 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800167c:	2108      	movs	r1, #8
 800167e:	2047      	movs	r0, #71	@ 0x47
 8001680:	f7ff face 	bl	8000c20 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 8001684:	2102      	movs	r1, #2
 8001686:	2032      	movs	r0, #50	@ 0x32
 8001688:	f7ff faca 	bl	8000c20 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 800168c:	210c      	movs	r1, #12
 800168e:	2030      	movs	r0, #48	@ 0x30
 8001690:	f7ff fac6 	bl	8000c20 <writeReg>
        writeReg(0xFF, 0x01);
 8001694:	2101      	movs	r1, #1
 8001696:	20ff      	movs	r0, #255	@ 0xff
 8001698:	f7ff fac2 	bl	8000c20 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 800169c:	2130      	movs	r1, #48	@ 0x30
 800169e:	2030      	movs	r0, #48	@ 0x30
 80016a0:	f7ff fabe 	bl	8000c20 <writeReg>
        writeReg(0xFF, 0x00);
 80016a4:	2100      	movs	r1, #0
 80016a6:	20ff      	movs	r0, #255	@ 0xff
 80016a8:	f7ff faba 	bl	8000c20 <writeReg>
        break;
 80016ac:	e058      	b.n	8001760 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 80016ae:	2128      	movs	r1, #40	@ 0x28
 80016b0:	2048      	movs	r0, #72	@ 0x48
 80016b2:	f7ff fab5 	bl	8000c20 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80016b6:	2108      	movs	r1, #8
 80016b8:	2047      	movs	r0, #71	@ 0x47
 80016ba:	f7ff fab1 	bl	8000c20 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 80016be:	2103      	movs	r1, #3
 80016c0:	2032      	movs	r0, #50	@ 0x32
 80016c2:	f7ff faad 	bl	8000c20 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 80016c6:	2109      	movs	r1, #9
 80016c8:	2030      	movs	r0, #48	@ 0x30
 80016ca:	f7ff faa9 	bl	8000c20 <writeReg>
        writeReg(0xFF, 0x01);
 80016ce:	2101      	movs	r1, #1
 80016d0:	20ff      	movs	r0, #255	@ 0xff
 80016d2:	f7ff faa5 	bl	8000c20 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80016d6:	2120      	movs	r1, #32
 80016d8:	2030      	movs	r0, #48	@ 0x30
 80016da:	f7ff faa1 	bl	8000c20 <writeReg>
        writeReg(0xFF, 0x00);
 80016de:	2100      	movs	r1, #0
 80016e0:	20ff      	movs	r0, #255	@ 0xff
 80016e2:	f7ff fa9d 	bl	8000c20 <writeReg>
        break;
 80016e6:	e03b      	b.n	8001760 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 80016e8:	2138      	movs	r1, #56	@ 0x38
 80016ea:	2048      	movs	r0, #72	@ 0x48
 80016ec:	f7ff fa98 	bl	8000c20 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80016f0:	2108      	movs	r1, #8
 80016f2:	2047      	movs	r0, #71	@ 0x47
 80016f4:	f7ff fa94 	bl	8000c20 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 80016f8:	2103      	movs	r1, #3
 80016fa:	2032      	movs	r0, #50	@ 0x32
 80016fc:	f7ff fa90 	bl	8000c20 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8001700:	2108      	movs	r1, #8
 8001702:	2030      	movs	r0, #48	@ 0x30
 8001704:	f7ff fa8c 	bl	8000c20 <writeReg>
        writeReg(0xFF, 0x01);
 8001708:	2101      	movs	r1, #1
 800170a:	20ff      	movs	r0, #255	@ 0xff
 800170c:	f7ff fa88 	bl	8000c20 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8001710:	2120      	movs	r1, #32
 8001712:	2030      	movs	r0, #48	@ 0x30
 8001714:	f7ff fa84 	bl	8000c20 <writeReg>
        writeReg(0xFF, 0x00);
 8001718:	2100      	movs	r1, #0
 800171a:	20ff      	movs	r0, #255	@ 0xff
 800171c:	f7ff fa80 	bl	8000c20 <writeReg>
        break;
 8001720:	e01e      	b.n	8001760 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 8001722:	2148      	movs	r1, #72	@ 0x48
 8001724:	2048      	movs	r0, #72	@ 0x48
 8001726:	f7ff fa7b 	bl	8000c20 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800172a:	2108      	movs	r1, #8
 800172c:	2047      	movs	r0, #71	@ 0x47
 800172e:	f7ff fa77 	bl	8000c20 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001732:	2103      	movs	r1, #3
 8001734:	2032      	movs	r0, #50	@ 0x32
 8001736:	f7ff fa73 	bl	8000c20 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 800173a:	2107      	movs	r1, #7
 800173c:	2030      	movs	r0, #48	@ 0x30
 800173e:	f7ff fa6f 	bl	8000c20 <writeReg>
        writeReg(0xFF, 0x01);
 8001742:	2101      	movs	r1, #1
 8001744:	20ff      	movs	r0, #255	@ 0xff
 8001746:	f7ff fa6b 	bl	8000c20 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 800174a:	2120      	movs	r1, #32
 800174c:	2030      	movs	r0, #48	@ 0x30
 800174e:	f7ff fa67 	bl	8000c20 <writeReg>
        writeReg(0xFF, 0x00);
 8001752:	2100      	movs	r1, #0
 8001754:	20ff      	movs	r0, #255	@ 0xff
 8001756:	f7ff fa63 	bl	8000c20 <writeReg>
        break;
 800175a:	e001      	b.n	8001760 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 800175c:	2300      	movs	r3, #0
 800175e:	e03a      	b.n	80017d6 <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8001760:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001764:	4619      	mov	r1, r3
 8001766:	2070      	movs	r0, #112	@ 0x70
 8001768:	f7ff fa5a 	bl	8000c20 <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	79ba      	ldrb	r2, [r7, #6]
 8001770:	4611      	mov	r1, r2
 8001772:	4618      	mov	r0, r3
 8001774:	f000 fac0 	bl	8001cf8 <timeoutMicrosecondsToMclks>
 8001778:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 800177a:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 800177c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001780:	2b00      	cmp	r3, #0
 8001782:	d003      	beq.n	800178c <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 8001784:	89fa      	ldrh	r2, [r7, #14]
 8001786:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001788:	4413      	add	r3, r2
 800178a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800178c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800178e:	4618      	mov	r0, r3
 8001790:	f000 fa5f 	bl	8001c52 <encodeTimeout>
 8001794:	4603      	mov	r3, r0
 8001796:	4619      	mov	r1, r3
 8001798:	2071      	movs	r0, #113	@ 0x71
 800179a:	f7ff fa6b 	bl	8000c74 <writeReg16Bit>
 800179e:	e001      	b.n	80017a4 <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 80017a0:	2300      	movs	r3, #0
 80017a2:	e018      	b.n	80017d6 <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 80017a4:	4b0e      	ldr	r3, [pc, #56]	@ (80017e0 <setVcselPulsePeriod+0x298>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fdd3 	bl	8001354 <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 80017ae:	2001      	movs	r0, #1
 80017b0:	f7ff fa8a 	bl	8000cc8 <readReg>
 80017b4:	4603      	mov	r3, r0
 80017b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 80017ba:	2102      	movs	r1, #2
 80017bc:	2001      	movs	r0, #1
 80017be:	f7ff fa2f 	bl	8000c20 <writeReg>
  performSingleRefCalibration(0x0);
 80017c2:	2000      	movs	r0, #0
 80017c4:	f000 fabe 	bl	8001d44 <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 80017c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017cc:	4619      	mov	r1, r3
 80017ce:	2001      	movs	r0, #1
 80017d0:	f7ff fa26 	bl	8000c20 <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 80017d4:	2301      	movs	r3, #1
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3730      	adds	r7, #48	@ 0x30
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	200000a4 	.word	0x200000a4

080017e4 <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d108      	bne.n	8001806 <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 80017f4:	2050      	movs	r0, #80	@ 0x50
 80017f6:	f7ff fa67 	bl	8000cc8 <readReg>
 80017fa:	4603      	mov	r3, r0
 80017fc:	3301      	adds	r3, #1
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	b2db      	uxtb	r3, r3
 8001804:	e00c      	b.n	8001820 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d108      	bne.n	800181e <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 800180c:	2070      	movs	r0, #112	@ 0x70
 800180e:	f7ff fa5b 	bl	8000cc8 <readReg>
 8001812:	4603      	mov	r3, r0
 8001814:	3301      	adds	r3, #1
 8001816:	b2db      	uxtb	r3, r3
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	b2db      	uxtb	r3, r3
 800181c:	e000      	b.n	8001820 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 800181e:	23ff      	movs	r3, #255	@ 0xff
}
 8001820:	4618      	mov	r0, r3
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8001830:	f002 f8c2 	bl	80039b8 <HAL_GetTick>
 8001834:	4603      	mov	r3, r0
 8001836:	b29a      	uxth	r2, r3
 8001838:	4b35      	ldr	r3, [pc, #212]	@ (8001910 <readRangeContinuousMillimeters+0xe8>)
 800183a:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 800183c:	e015      	b.n	800186a <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 800183e:	4b35      	ldr	r3, [pc, #212]	@ (8001914 <readRangeContinuousMillimeters+0xec>)
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d011      	beq.n	800186a <readRangeContinuousMillimeters+0x42>
 8001846:	f002 f8b7 	bl	80039b8 <HAL_GetTick>
 800184a:	4603      	mov	r3, r0
 800184c:	b29b      	uxth	r3, r3
 800184e:	461a      	mov	r2, r3
 8001850:	4b2f      	ldr	r3, [pc, #188]	@ (8001910 <readRangeContinuousMillimeters+0xe8>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	4a2f      	ldr	r2, [pc, #188]	@ (8001914 <readRangeContinuousMillimeters+0xec>)
 8001858:	8812      	ldrh	r2, [r2, #0]
 800185a:	4293      	cmp	r3, r2
 800185c:	dd05      	ble.n	800186a <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 800185e:	4b2e      	ldr	r3, [pc, #184]	@ (8001918 <readRangeContinuousMillimeters+0xf0>)
 8001860:	2201      	movs	r2, #1
 8001862:	701a      	strb	r2, [r3, #0]
      return 65535;
 8001864:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001868:	e04e      	b.n	8001908 <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 800186a:	2013      	movs	r0, #19
 800186c:	f7ff fa2c 	bl	8000cc8 <readReg>
 8001870:	4603      	mov	r3, r0
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0e1      	beq.n	800183e <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d105      	bne.n	800188c <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8001880:	201e      	movs	r0, #30
 8001882:	f7ff fa4d 	bl	8000d20 <readReg16Bit>
 8001886:	4603      	mov	r3, r0
 8001888:	82fb      	strh	r3, [r7, #22]
 800188a:	e038      	b.n	80018fe <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 800188c:	f107 0308 	add.w	r3, r7, #8
 8001890:	220c      	movs	r2, #12
 8001892:	4619      	mov	r1, r3
 8001894:	2014      	movs	r0, #20
 8001896:	f7ff fa9d 	bl	8000dd4 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 800189a:	7a3b      	ldrb	r3, [r7, #8]
 800189c:	08db      	lsrs	r3, r3, #3
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 80018a4:	7abb      	ldrb	r3, [r7, #10]
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	021b      	lsls	r3, r3, #8
 80018aa:	b21a      	sxth	r2, r3
 80018ac:	7afb      	ldrb	r3, [r7, #11]
 80018ae:	b21b      	sxth	r3, r3
 80018b0:	4313      	orrs	r3, r2
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 80018ba:	7bbb      	ldrb	r3, [r7, #14]
 80018bc:	b21b      	sxth	r3, r3
 80018be:	021b      	lsls	r3, r3, #8
 80018c0:	b21a      	sxth	r2, r3
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
 80018c4:	b21b      	sxth	r3, r3
 80018c6:	4313      	orrs	r3, r2
 80018c8:	b21b      	sxth	r3, r3
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 80018d0:	7c3b      	ldrb	r3, [r7, #16]
 80018d2:	b21b      	sxth	r3, r3
 80018d4:	021b      	lsls	r3, r3, #8
 80018d6:	b21a      	sxth	r2, r3
 80018d8:	7c7b      	ldrb	r3, [r7, #17]
 80018da:	b21b      	sxth	r3, r3
 80018dc:	4313      	orrs	r3, r2
 80018de:	b21b      	sxth	r3, r3
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 80018e6:	7cbb      	ldrb	r3, [r7, #18]
 80018e8:	b21b      	sxth	r3, r3
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	b21a      	sxth	r2, r3
 80018ee:	7cfb      	ldrb	r3, [r7, #19]
 80018f0:	b21b      	sxth	r3, r3
 80018f2:	4313      	orrs	r3, r2
 80018f4:	b21b      	sxth	r3, r3
 80018f6:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	8afa      	ldrh	r2, [r7, #22]
 80018fc:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80018fe:	2101      	movs	r1, #1
 8001900:	200b      	movs	r0, #11
 8001902:	f7ff f98d 	bl	8000c20 <writeReg>
  return temp;
 8001906:	8afb      	ldrh	r3, [r7, #22]
}
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	200000a0 	.word	0x200000a0
 8001914:	2000009c 	.word	0x2000009c
 8001918:	2000009e 	.word	0x2000009e

0800191c <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 8001924:	2101      	movs	r1, #1
 8001926:	2080      	movs	r0, #128	@ 0x80
 8001928:	f7ff f97a 	bl	8000c20 <writeReg>
  writeReg(0xFF, 0x01);
 800192c:	2101      	movs	r1, #1
 800192e:	20ff      	movs	r0, #255	@ 0xff
 8001930:	f7ff f976 	bl	8000c20 <writeReg>
  writeReg(0x00, 0x00);
 8001934:	2100      	movs	r1, #0
 8001936:	2000      	movs	r0, #0
 8001938:	f7ff f972 	bl	8000c20 <writeReg>
  writeReg(0x91, g_stopVariable);
 800193c:	4b21      	ldr	r3, [pc, #132]	@ (80019c4 <readRangeSingleMillimeters+0xa8>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	4619      	mov	r1, r3
 8001942:	2091      	movs	r0, #145	@ 0x91
 8001944:	f7ff f96c 	bl	8000c20 <writeReg>
  writeReg(0x00, 0x01);
 8001948:	2101      	movs	r1, #1
 800194a:	2000      	movs	r0, #0
 800194c:	f7ff f968 	bl	8000c20 <writeReg>
  writeReg(0xFF, 0x00);
 8001950:	2100      	movs	r1, #0
 8001952:	20ff      	movs	r0, #255	@ 0xff
 8001954:	f7ff f964 	bl	8000c20 <writeReg>
  writeReg(0x80, 0x00);
 8001958:	2100      	movs	r1, #0
 800195a:	2080      	movs	r0, #128	@ 0x80
 800195c:	f7ff f960 	bl	8000c20 <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 8001960:	2101      	movs	r1, #1
 8001962:	2000      	movs	r0, #0
 8001964:	f7ff f95c 	bl	8000c20 <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 8001968:	f002 f826 	bl	80039b8 <HAL_GetTick>
 800196c:	4603      	mov	r3, r0
 800196e:	b29a      	uxth	r2, r3
 8001970:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <readRangeSingleMillimeters+0xac>)
 8001972:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 8001974:	e015      	b.n	80019a2 <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 8001976:	4b15      	ldr	r3, [pc, #84]	@ (80019cc <readRangeSingleMillimeters+0xb0>)
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d011      	beq.n	80019a2 <readRangeSingleMillimeters+0x86>
 800197e:	f002 f81b 	bl	80039b8 <HAL_GetTick>
 8001982:	4603      	mov	r3, r0
 8001984:	b29b      	uxth	r3, r3
 8001986:	461a      	mov	r2, r3
 8001988:	4b0f      	ldr	r3, [pc, #60]	@ (80019c8 <readRangeSingleMillimeters+0xac>)
 800198a:	881b      	ldrh	r3, [r3, #0]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	4a0f      	ldr	r2, [pc, #60]	@ (80019cc <readRangeSingleMillimeters+0xb0>)
 8001990:	8812      	ldrh	r2, [r2, #0]
 8001992:	4293      	cmp	r3, r2
 8001994:	dd05      	ble.n	80019a2 <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 8001996:	4b0e      	ldr	r3, [pc, #56]	@ (80019d0 <readRangeSingleMillimeters+0xb4>)
 8001998:	2201      	movs	r2, #1
 800199a:	701a      	strb	r2, [r3, #0]
      return 65535;
 800199c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019a0:	e00b      	b.n	80019ba <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 80019a2:	2000      	movs	r0, #0
 80019a4:	f7ff f990 	bl	8000cc8 <readReg>
 80019a8:	4603      	mov	r3, r0
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1e1      	bne.n	8001976 <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff ff38 	bl	8001828 <readRangeContinuousMillimeters>
 80019b8:	4603      	mov	r3, r0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	200000a2 	.word	0x200000a2
 80019c8:	200000a0 	.word	0x200000a0
 80019cc:	2000009c 	.word	0x2000009c
 80019d0:	2000009e 	.word	0x2000009e

080019d4 <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 80019de:	2101      	movs	r1, #1
 80019e0:	2080      	movs	r0, #128	@ 0x80
 80019e2:	f7ff f91d 	bl	8000c20 <writeReg>
  writeReg(0xFF, 0x01);
 80019e6:	2101      	movs	r1, #1
 80019e8:	20ff      	movs	r0, #255	@ 0xff
 80019ea:	f7ff f919 	bl	8000c20 <writeReg>
  writeReg(0x00, 0x00);
 80019ee:	2100      	movs	r1, #0
 80019f0:	2000      	movs	r0, #0
 80019f2:	f7ff f915 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x06);
 80019f6:	2106      	movs	r1, #6
 80019f8:	20ff      	movs	r0, #255	@ 0xff
 80019fa:	f7ff f911 	bl	8000c20 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 80019fe:	2083      	movs	r0, #131	@ 0x83
 8001a00:	f7ff f962 	bl	8000cc8 <readReg>
 8001a04:	4603      	mov	r3, r0
 8001a06:	f043 0304 	orr.w	r3, r3, #4
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	2083      	movs	r0, #131	@ 0x83
 8001a10:	f7ff f906 	bl	8000c20 <writeReg>
  writeReg(0xFF, 0x07);
 8001a14:	2107      	movs	r1, #7
 8001a16:	20ff      	movs	r0, #255	@ 0xff
 8001a18:	f7ff f902 	bl	8000c20 <writeReg>
  writeReg(0x81, 0x01);
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	2081      	movs	r0, #129	@ 0x81
 8001a20:	f7ff f8fe 	bl	8000c20 <writeReg>

  writeReg(0x80, 0x01);
 8001a24:	2101      	movs	r1, #1
 8001a26:	2080      	movs	r0, #128	@ 0x80
 8001a28:	f7ff f8fa 	bl	8000c20 <writeReg>

  writeReg(0x94, 0x6b);
 8001a2c:	216b      	movs	r1, #107	@ 0x6b
 8001a2e:	2094      	movs	r0, #148	@ 0x94
 8001a30:	f7ff f8f6 	bl	8000c20 <writeReg>
  writeReg(0x83, 0x00);
 8001a34:	2100      	movs	r1, #0
 8001a36:	2083      	movs	r0, #131	@ 0x83
 8001a38:	f7ff f8f2 	bl	8000c20 <writeReg>
  startTimeout();
 8001a3c:	f001 ffbc 	bl	80039b8 <HAL_GetTick>
 8001a40:	4603      	mov	r3, r0
 8001a42:	b29a      	uxth	r2, r3
 8001a44:	4b2b      	ldr	r3, [pc, #172]	@ (8001af4 <getSpadInfo+0x120>)
 8001a46:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 8001a48:	e011      	b.n	8001a6e <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001af8 <getSpadInfo+0x124>)
 8001a4c:	881b      	ldrh	r3, [r3, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d00d      	beq.n	8001a6e <getSpadInfo+0x9a>
 8001a52:	f001 ffb1 	bl	80039b8 <HAL_GetTick>
 8001a56:	4603      	mov	r3, r0
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	4b25      	ldr	r3, [pc, #148]	@ (8001af4 <getSpadInfo+0x120>)
 8001a5e:	881b      	ldrh	r3, [r3, #0]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	4a25      	ldr	r2, [pc, #148]	@ (8001af8 <getSpadInfo+0x124>)
 8001a64:	8812      	ldrh	r2, [r2, #0]
 8001a66:	4293      	cmp	r3, r2
 8001a68:	dd01      	ble.n	8001a6e <getSpadInfo+0x9a>
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	e03d      	b.n	8001aea <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 8001a6e:	2083      	movs	r0, #131	@ 0x83
 8001a70:	f7ff f92a 	bl	8000cc8 <readReg>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d0e7      	beq.n	8001a4a <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	2083      	movs	r0, #131	@ 0x83
 8001a7e:	f7ff f8cf 	bl	8000c20 <writeReg>
  tmp = readReg(0x92);
 8001a82:	2092      	movs	r0, #146	@ 0x92
 8001a84:	f7ff f920 	bl	8000cc8 <readReg>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 8001a8c:	7bfb      	ldrb	r3, [r7, #15]
 8001a8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
 8001a9a:	09db      	lsrs	r3, r3, #7
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	2081      	movs	r0, #129	@ 0x81
 8001aa6:	f7ff f8bb 	bl	8000c20 <writeReg>
  writeReg(0xFF, 0x06);
 8001aaa:	2106      	movs	r1, #6
 8001aac:	20ff      	movs	r0, #255	@ 0xff
 8001aae:	f7ff f8b7 	bl	8000c20 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8001ab2:	2083      	movs	r0, #131	@ 0x83
 8001ab4:	f7ff f908 	bl	8000cc8 <readReg>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	f023 0304 	bic.w	r3, r3, #4
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	2083      	movs	r0, #131	@ 0x83
 8001ac4:	f7ff f8ac 	bl	8000c20 <writeReg>
  writeReg(0xFF, 0x01);
 8001ac8:	2101      	movs	r1, #1
 8001aca:	20ff      	movs	r0, #255	@ 0xff
 8001acc:	f7ff f8a8 	bl	8000c20 <writeReg>
  writeReg(0x00, 0x01);
 8001ad0:	2101      	movs	r1, #1
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	f7ff f8a4 	bl	8000c20 <writeReg>

  writeReg(0xFF, 0x00);
 8001ad8:	2100      	movs	r1, #0
 8001ada:	20ff      	movs	r0, #255	@ 0xff
 8001adc:	f7ff f8a0 	bl	8000c20 <writeReg>
  writeReg(0x80, 0x00);
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	2080      	movs	r0, #128	@ 0x80
 8001ae4:	f7ff f89c 	bl	8000c20 <writeReg>

  return true;
 8001ae8:	2301      	movs	r3, #1
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	200000a0 	.word	0x200000a0
 8001af8:	2000009c 	.word	0x2000009c

08001afc <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001b04:	2001      	movs	r0, #1
 8001b06:	f7ff f8df 	bl	8000cc8 <readReg>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
 8001b10:	091b      	lsrs	r3, r3, #4
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	b2da      	uxtb	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	08db      	lsrs	r3, r3, #3
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	b2da      	uxtb	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	089b      	lsrs	r3, r3, #2
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	b2da      	uxtb	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
 8001b40:	099b      	lsrs	r3, r3, #6
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	b2da      	uxtb	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	09db      	lsrs	r3, r3, #7
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	711a      	strb	r2, [r3, #4]
}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8001b6a:	2000      	movs	r0, #0
 8001b6c:	f7ff fe3a 	bl	80017e4 <getVcselPulsePeriod>
 8001b70:	4603      	mov	r3, r0
 8001b72:	461a      	mov	r2, r3
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8001b78:	2046      	movs	r0, #70	@ 0x46
 8001b7a:	f7ff f8a5 	bl	8000cc8 <readReg>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	3301      	adds	r3, #1
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	4619      	mov	r1, r3
 8001b94:	4610      	mov	r0, r2
 8001b96:	f000 f887 	bl	8001ca8 <timeoutMclksToMicroseconds>
 8001b9a:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001ba0:	2051      	movs	r0, #81	@ 0x51
 8001ba2:	f7ff f8bd 	bl	8000d20 <readReg16Bit>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f000 f83e 	bl	8001c2a <decodeTimeout>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4610      	mov	r0, r2
 8001bc4:	f000 f870 	bl	8001ca8 <timeoutMclksToMicroseconds>
 8001bc8:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8001bce:	2001      	movs	r0, #1
 8001bd0:	f7ff fe08 	bl	80017e4 <getVcselPulsePeriod>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001bdc:	2071      	movs	r0, #113	@ 0x71
 8001bde:	f7ff f89f 	bl	8000d20 <readReg16Bit>
 8001be2:	4603      	mov	r3, r0
 8001be4:	4618      	mov	r0, r3
 8001be6:	f000 f820 	bl	8001c2a <decodeTimeout>
 8001bea:	4603      	mov	r3, r0
 8001bec:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	78db      	ldrb	r3, [r3, #3]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d007      	beq.n	8001c0a <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	891a      	ldrh	r2, [r3, #8]
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	88db      	ldrh	r3, [r3, #6]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	4619      	mov	r1, r3
 8001c16:	4610      	mov	r0, r2
 8001c18:	f000 f846 	bl	8001ca8 <timeoutMclksToMicroseconds>
 8001c1c:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	615a      	str	r2, [r3, #20]
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	4603      	mov	r3, r0
 8001c32:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8001c34:	88fb      	ldrh	r3, [r7, #6]
 8001c36:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001c38:	88fa      	ldrh	r2, [r7, #6]
 8001c3a:	0a12      	lsrs	r2, r2, #8
 8001c3c:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8001c3e:	4093      	lsls	r3, r2
 8001c40:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001c42:	3301      	adds	r3, #1
 8001c44:	b29b      	uxth	r3, r3
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8001c52:	b480      	push	{r7}
 8001c54:	b085      	sub	sp, #20
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	4603      	mov	r3, r0
 8001c5a:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8001c64:	88fb      	ldrh	r3, [r7, #6]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d016      	beq.n	8001c98 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 8001c6a:	88fb      	ldrh	r3, [r7, #6]
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8001c70:	e005      	b.n	8001c7e <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	085b      	lsrs	r3, r3, #1
 8001c76:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8001c78:	897b      	ldrh	r3, [r7, #10]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2bff      	cmp	r3, #255	@ 0xff
 8001c82:	d8f6      	bhi.n	8001c72 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8001c84:	897b      	ldrh	r3, [r7, #10]
 8001c86:	021b      	lsls	r3, r3, #8
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	4313      	orrs	r3, r2
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	e000      	b.n	8001c9a <encodeTimeout+0x48>
  }
  else { return 0; }
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
	...

08001ca8 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	460a      	mov	r2, r1
 8001cb2:	80fb      	strh	r3, [r7, #6]
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001cb8:	797b      	ldrb	r3, [r7, #5]
 8001cba:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf0 <timeoutMclksToMicroseconds+0x48>)
 8001cbc:	fb02 f303 	mul.w	r3, r2, r3
 8001cc0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001cc4:	4a0b      	ldr	r2, [pc, #44]	@ (8001cf4 <timeoutMclksToMicroseconds+0x4c>)
 8001cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cca:	099b      	lsrs	r3, r3, #6
 8001ccc:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8001cce:	88fb      	ldrh	r3, [r7, #6]
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	fb03 f202 	mul.w	r2, r3, r2
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	085b      	lsrs	r3, r3, #1
 8001cda:	4413      	add	r3, r2
 8001cdc:	4a05      	ldr	r2, [pc, #20]	@ (8001cf4 <timeoutMclksToMicroseconds+0x4c>)
 8001cde:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce2:	099b      	lsrs	r3, r3, #6
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3714      	adds	r7, #20
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	003a2f00 	.word	0x003a2f00
 8001cf4:	10624dd3 	.word	0x10624dd3

08001cf8 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	460b      	mov	r3, r1
 8001d02:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001d04:	78fb      	ldrb	r3, [r7, #3]
 8001d06:	4a0d      	ldr	r2, [pc, #52]	@ (8001d3c <timeoutMicrosecondsToMclks+0x44>)
 8001d08:	fb02 f303 	mul.w	r3, r2, r3
 8001d0c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001d10:	4a0b      	ldr	r2, [pc, #44]	@ (8001d40 <timeoutMicrosecondsToMclks+0x48>)
 8001d12:	fba2 2303 	umull	r2, r3, r2, r3
 8001d16:	099b      	lsrs	r3, r3, #6
 8001d18:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d20:	fb03 f202 	mul.w	r2, r3, r2
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	085b      	lsrs	r3, r3, #1
 8001d28:	441a      	add	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	003a2f00 	.word	0x003a2f00
 8001d40:	10624dd3 	.word	0x10624dd3

08001d44 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	4619      	mov	r1, r3
 8001d58:	2000      	movs	r0, #0
 8001d5a:	f7fe ff61 	bl	8000c20 <writeReg>

  startTimeout();
 8001d5e:	f001 fe2b 	bl	80039b8 <HAL_GetTick>
 8001d62:	4603      	mov	r3, r0
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	4b15      	ldr	r3, [pc, #84]	@ (8001dbc <performSingleRefCalibration+0x78>)
 8001d68:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001d6a:	e011      	b.n	8001d90 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8001d6c:	4b14      	ldr	r3, [pc, #80]	@ (8001dc0 <performSingleRefCalibration+0x7c>)
 8001d6e:	881b      	ldrh	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d00d      	beq.n	8001d90 <performSingleRefCalibration+0x4c>
 8001d74:	f001 fe20 	bl	80039b8 <HAL_GetTick>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001dbc <performSingleRefCalibration+0x78>)
 8001d80:	881b      	ldrh	r3, [r3, #0]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	4a0e      	ldr	r2, [pc, #56]	@ (8001dc0 <performSingleRefCalibration+0x7c>)
 8001d86:	8812      	ldrh	r2, [r2, #0]
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	dd01      	ble.n	8001d90 <performSingleRefCalibration+0x4c>
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	e010      	b.n	8001db2 <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001d90:	2013      	movs	r0, #19
 8001d92:	f7fe ff99 	bl	8000cc8 <readReg>
 8001d96:	4603      	mov	r3, r0
 8001d98:	f003 0307 	and.w	r3, r3, #7
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d0e5      	beq.n	8001d6c <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001da0:	2101      	movs	r1, #1
 8001da2:	200b      	movs	r0, #11
 8001da4:	f7fe ff3c 	bl	8000c20 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8001da8:	2100      	movs	r1, #0
 8001daa:	2000      	movs	r0, #0
 8001dac:	f7fe ff38 	bl	8000c20 <writeReg>

  return true;
 8001db0:	2301      	movs	r3, #1
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	200000a0 	.word	0x200000a0
 8001dc0:	2000009c 	.word	0x2000009c

08001dc4 <ILI9341_Init>:
static void DC_H(void);
static void LED_H(void);

// Initialization
void ILI9341_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
	ILI9341_Reset();
 8001dc8:	f000 f97c 	bl	80020c4 <ILI9341_Reset>
	ILI9341_SoftReset();
 8001dcc:	f000 f98c 	bl	80020e8 <ILI9341_SoftReset>

	/* Power Control A */
	LCD_WR_REG(0xCB);
 8001dd0:	20cb      	movs	r0, #203	@ 0xcb
 8001dd2:	f000 f9a3 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001dd6:	2039      	movs	r0, #57	@ 0x39
 8001dd8:	f000 f9ba 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001ddc:	202c      	movs	r0, #44	@ 0x2c
 8001dde:	f000 f9b7 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001de2:	2000      	movs	r0, #0
 8001de4:	f000 f9b4 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001de8:	2034      	movs	r0, #52	@ 0x34
 8001dea:	f000 f9b1 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001dee:	2002      	movs	r0, #2
 8001df0:	f000 f9ae 	bl	8002150 <LCD_WR_DATA>
	/* Power Control B */
	LCD_WR_REG(0xCF);
 8001df4:	20cf      	movs	r0, #207	@ 0xcf
 8001df6:	f000 f991 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	f000 f9a8 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001e00:	20c1      	movs	r0, #193	@ 0xc1
 8001e02:	f000 f9a5 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x30);
 8001e06:	2030      	movs	r0, #48	@ 0x30
 8001e08:	f000 f9a2 	bl	8002150 <LCD_WR_DATA>
	/* Driver timing control A */
	LCD_WR_REG(0xE8);
 8001e0c:	20e8      	movs	r0, #232	@ 0xe8
 8001e0e:	f000 f985 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001e12:	2085      	movs	r0, #133	@ 0x85
 8001e14:	f000 f99c 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e18:	2000      	movs	r0, #0
 8001e1a:	f000 f999 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x78);
 8001e1e:	2078      	movs	r0, #120	@ 0x78
 8001e20:	f000 f996 	bl	8002150 <LCD_WR_DATA>
	/* Driver timing control B */
	LCD_WR_REG(0xEA);
 8001e24:	20ea      	movs	r0, #234	@ 0xea
 8001e26:	f000 f979 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	f000 f990 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e30:	2000      	movs	r0, #0
 8001e32:	f000 f98d 	bl	8002150 <LCD_WR_DATA>
	/* Power on Sequence control */
	LCD_WR_REG(0xED);
 8001e36:	20ed      	movs	r0, #237	@ 0xed
 8001e38:	f000 f970 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001e3c:	2064      	movs	r0, #100	@ 0x64
 8001e3e:	f000 f987 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001e42:	2003      	movs	r0, #3
 8001e44:	f000 f984 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x12);
 8001e48:	2012      	movs	r0, #18
 8001e4a:	f000 f981 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x81);
 8001e4e:	2081      	movs	r0, #129	@ 0x81
 8001e50:	f000 f97e 	bl	8002150 <LCD_WR_DATA>
	/* Pump ratio control */
	LCD_WR_REG(0xF7);
 8001e54:	20f7      	movs	r0, #247	@ 0xf7
 8001e56:	f000 f961 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001e5a:	2020      	movs	r0, #32
 8001e5c:	f000 f978 	bl	8002150 <LCD_WR_DATA>
	/* Power Control 1 */
	LCD_WR_REG(0xC0);
 8001e60:	20c0      	movs	r0, #192	@ 0xc0
 8001e62:	f000 f95b 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x10);
 8001e66:	2010      	movs	r0, #16
 8001e68:	f000 f972 	bl	8002150 <LCD_WR_DATA>
	/* Power Control 2 */
	LCD_WR_REG(0xC1);
 8001e6c:	20c1      	movs	r0, #193	@ 0xc1
 8001e6e:	f000 f955 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x10);
 8001e72:	2010      	movs	r0, #16
 8001e74:	f000 f96c 	bl	8002150 <LCD_WR_DATA>
	/* VCOM Control 1 */
	LCD_WR_REG(0xC5);
 8001e78:	20c5      	movs	r0, #197	@ 0xc5
 8001e7a:	f000 f94f 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x3E);
 8001e7e:	203e      	movs	r0, #62	@ 0x3e
 8001e80:	f000 f966 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001e84:	2028      	movs	r0, #40	@ 0x28
 8001e86:	f000 f963 	bl	8002150 <LCD_WR_DATA>
	/* VCOM Control 2 */
	LCD_WR_REG(0xC7);
 8001e8a:	20c7      	movs	r0, #199	@ 0xc7
 8001e8c:	f000 f946 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x86);
 8001e90:	2086      	movs	r0, #134	@ 0x86
 8001e92:	f000 f95d 	bl	8002150 <LCD_WR_DATA>
	/* VCOM Control 2 */
	LCD_WR_REG(0x36);
 8001e96:	2036      	movs	r0, #54	@ 0x36
 8001e98:	f000 f940 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x48);
 8001e9c:	2048      	movs	r0, #72	@ 0x48
 8001e9e:	f000 f957 	bl	8002150 <LCD_WR_DATA>
	/* Pixel Format Set */
	LCD_WR_REG(0x3A);
 8001ea2:	203a      	movs	r0, #58	@ 0x3a
 8001ea4:	f000 f93a 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x55);    //16bit
 8001ea8:	2055      	movs	r0, #85	@ 0x55
 8001eaa:	f000 f951 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001eae:	20b1      	movs	r0, #177	@ 0xb1
 8001eb0:	f000 f934 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f000 f94b 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x18);
 8001eba:	2018      	movs	r0, #24
 8001ebc:	f000 f948 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
	LCD_WR_DATA(0x00);
	LCD_WR_DATA(0x20); // Little Endian
#endif
	/* Display Function Control */
	LCD_WR_REG(0xB6);
 8001ec0:	20b6      	movs	r0, #182	@ 0xb6
 8001ec2:	f000 f92b 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x08);
 8001ec6:	2008      	movs	r0, #8
 8001ec8:	f000 f942 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x82);
 8001ecc:	2082      	movs	r0, #130	@ 0x82
 8001ece:	f000 f93f 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x27);
 8001ed2:	2027      	movs	r0, #39	@ 0x27
 8001ed4:	f000 f93c 	bl	8002150 <LCD_WR_DATA>
	/* 3GAMMA FUNCTION DISABLE */
	LCD_WR_REG(0xF2);
 8001ed8:	20f2      	movs	r0, #242	@ 0xf2
 8001eda:	f000 f91f 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ede:	2000      	movs	r0, #0
 8001ee0:	f000 f936 	bl	8002150 <LCD_WR_DATA>
	/* GAMMA CURVE SELECTED */
	LCD_WR_REG(0x26); //Gamma set
 8001ee4:	2026      	movs	r0, #38	@ 0x26
 8001ee6:	f000 f919 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x01); 	//Gamma Curve (G2.2)
 8001eea:	2001      	movs	r0, #1
 8001eec:	f000 f930 	bl	8002150 <LCD_WR_DATA>
	//Positive Gamma  Correction
	LCD_WR_REG(0xE0);
 8001ef0:	20e0      	movs	r0, #224	@ 0xe0
 8001ef2:	f000 f913 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001ef6:	200f      	movs	r0, #15
 8001ef8:	f000 f92a 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 8001efc:	2031      	movs	r0, #49	@ 0x31
 8001efe:	f000 f927 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001f02:	202b      	movs	r0, #43	@ 0x2b
 8001f04:	f000 f924 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x0C);
 8001f08:	200c      	movs	r0, #12
 8001f0a:	f000 f921 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001f0e:	200e      	movs	r0, #14
 8001f10:	f000 f91e 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001f14:	2008      	movs	r0, #8
 8001f16:	f000 f91b 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x4E);
 8001f1a:	204e      	movs	r0, #78	@ 0x4e
 8001f1c:	f000 f918 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0xF1);
 8001f20:	20f1      	movs	r0, #241	@ 0xf1
 8001f22:	f000 f915 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x37);
 8001f26:	2037      	movs	r0, #55	@ 0x37
 8001f28:	f000 f912 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001f2c:	2007      	movs	r0, #7
 8001f2e:	f000 f90f 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001f32:	2010      	movs	r0, #16
 8001f34:	f000 f90c 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001f38:	2003      	movs	r0, #3
 8001f3a:	f000 f909 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001f3e:	200e      	movs	r0, #14
 8001f40:	f000 f906 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x09);
 8001f44:	2009      	movs	r0, #9
 8001f46:	f000 f903 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f000 f900 	bl	8002150 <LCD_WR_DATA>
	//Negative Gamma  Correction
	LCD_WR_REG(0xE1);
 8001f50:	20e1      	movs	r0, #225	@ 0xe1
 8001f52:	f000 f8e3 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f56:	2000      	movs	r0, #0
 8001f58:	f000 f8fa 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001f5c:	200e      	movs	r0, #14
 8001f5e:	f000 f8f7 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x14);
 8001f62:	2014      	movs	r0, #20
 8001f64:	f000 f8f4 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001f68:	2003      	movs	r0, #3
 8001f6a:	f000 f8f1 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001f6e:	2011      	movs	r0, #17
 8001f70:	f000 f8ee 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001f74:	2007      	movs	r0, #7
 8001f76:	f000 f8eb 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 8001f7a:	2031      	movs	r0, #49	@ 0x31
 8001f7c:	f000 f8e8 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001f80:	20c1      	movs	r0, #193	@ 0xc1
 8001f82:	f000 f8e5 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x48);
 8001f86:	2048      	movs	r0, #72	@ 0x48
 8001f88:	f000 f8e2 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001f8c:	2008      	movs	r0, #8
 8001f8e:	f000 f8df 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001f92:	200f      	movs	r0, #15
 8001f94:	f000 f8dc 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x0C);
 8001f98:	200c      	movs	r0, #12
 8001f9a:	f000 f8d9 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 8001f9e:	2031      	movs	r0, #49	@ 0x31
 8001fa0:	f000 f8d6 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x36);
 8001fa4:	2036      	movs	r0, #54	@ 0x36
 8001fa6:	f000 f8d3 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001faa:	200f      	movs	r0, #15
 8001fac:	f000 f8d0 	bl	8002150 <LCD_WR_DATA>
	//EXIT SLEEP
	LCD_WR_REG(0x11);
 8001fb0:	2011      	movs	r0, #17
 8001fb2:	f000 f8b3 	bl	800211c <LCD_WR_REG>

	HAL_Delay(120);
 8001fb6:	2078      	movs	r0, #120	@ 0x78
 8001fb8:	f001 fd0a 	bl	80039d0 <HAL_Delay>

	//TURN ON DISPLAY
	LCD_WR_REG(0x29);
 8001fbc:	2029      	movs	r0, #41	@ 0x29
 8001fbe:	f000 f8ad 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(0x2C);
 8001fc2:	202c      	movs	r0, #44	@ 0x2c
 8001fc4:	f000 f8c4 	bl	8002150 <LCD_WR_DATA>

	LCD_direction(ROTATE_270);
 8001fc8:	2003      	movs	r0, #3
 8001fca:	f000 f8db 	bl	8002184 <LCD_direction>

}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <ILI9341_SetWindow>:

void ILI9341_SetWindow(uint16_t start_x, uint16_t start_y, uint16_t end_x, uint16_t end_y)
{
 8001fd2:	b590      	push	{r4, r7, lr}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	4604      	mov	r4, r0
 8001fda:	4608      	mov	r0, r1
 8001fdc:	4611      	mov	r1, r2
 8001fde:	461a      	mov	r2, r3
 8001fe0:	4623      	mov	r3, r4
 8001fe2:	80fb      	strh	r3, [r7, #6]
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	80bb      	strh	r3, [r7, #4]
 8001fe8:	460b      	mov	r3, r1
 8001fea:	807b      	strh	r3, [r7, #2]
 8001fec:	4613      	mov	r3, r2
 8001fee:	803b      	strh	r3, [r7, #0]
	// Set Window
	LCD_WR_REG(0x2a);
 8001ff0:	202a      	movs	r0, #42	@ 0x2a
 8001ff2:	f000 f893 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(start_x >> 8);
 8001ff6:	88fb      	ldrh	r3, [r7, #6]
 8001ff8:	0a1b      	lsrs	r3, r3, #8
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 f8a6 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & start_x);
 8002004:	88fb      	ldrh	r3, [r7, #6]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	4618      	mov	r0, r3
 800200a:	f000 f8a1 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(end_x >> 8);
 800200e:	887b      	ldrh	r3, [r7, #2]
 8002010:	0a1b      	lsrs	r3, r3, #8
 8002012:	b29b      	uxth	r3, r3
 8002014:	b2db      	uxtb	r3, r3
 8002016:	4618      	mov	r0, r3
 8002018:	f000 f89a 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & end_x);
 800201c:	887b      	ldrh	r3, [r7, #2]
 800201e:	b2db      	uxtb	r3, r3
 8002020:	4618      	mov	r0, r3
 8002022:	f000 f895 	bl	8002150 <LCD_WR_DATA>

	LCD_WR_REG(0x2b);
 8002026:	202b      	movs	r0, #43	@ 0x2b
 8002028:	f000 f878 	bl	800211c <LCD_WR_REG>
	LCD_WR_DATA(start_y >> 8);
 800202c:	88bb      	ldrh	r3, [r7, #4]
 800202e:	0a1b      	lsrs	r3, r3, #8
 8002030:	b29b      	uxth	r3, r3
 8002032:	b2db      	uxtb	r3, r3
 8002034:	4618      	mov	r0, r3
 8002036:	f000 f88b 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & start_y);
 800203a:	88bb      	ldrh	r3, [r7, #4]
 800203c:	b2db      	uxtb	r3, r3
 800203e:	4618      	mov	r0, r3
 8002040:	f000 f886 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(end_y >> 8);
 8002044:	883b      	ldrh	r3, [r7, #0]
 8002046:	0a1b      	lsrs	r3, r3, #8
 8002048:	b29b      	uxth	r3, r3
 800204a:	b2db      	uxtb	r3, r3
 800204c:	4618      	mov	r0, r3
 800204e:	f000 f87f 	bl	8002150 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & end_y);
 8002052:	883b      	ldrh	r3, [r7, #0]
 8002054:	b2db      	uxtb	r3, r3
 8002056:	4618      	mov	r0, r3
 8002058:	f000 f87a 	bl	8002150 <LCD_WR_DATA>

}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	bd90      	pop	{r4, r7, pc}

08002064 <ILI9341_WritePixel>:

void ILI9341_WritePixel(uint16_t x, uint16_t y, uint16_t color)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	80fb      	strh	r3, [r7, #6]
 800206e:	460b      	mov	r3, r1
 8002070:	80bb      	strh	r3, [r7, #4]
 8002072:	4613      	mov	r3, r2
 8002074:	807b      	strh	r3, [r7, #2]
	uint8_t data[2];
	data[0] = color >> 8;
 8002076:	887b      	ldrh	r3, [r7, #2]
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	b29b      	uxth	r3, r3
 800207c:	b2db      	uxtb	r3, r3
 800207e:	733b      	strb	r3, [r7, #12]
	data[1] = color;
 8002080:	887b      	ldrh	r3, [r7, #2]
 8002082:	b2db      	uxtb	r3, r3
 8002084:	737b      	strb	r3, [r7, #13]
	ILI9341_SetWindow(x, y, x, y);
 8002086:	88bb      	ldrh	r3, [r7, #4]
 8002088:	88fa      	ldrh	r2, [r7, #6]
 800208a:	88b9      	ldrh	r1, [r7, #4]
 800208c:	88f8      	ldrh	r0, [r7, #6]
 800208e:	f7ff ffa0 	bl	8001fd2 <ILI9341_SetWindow>
	// Enable to access GRAM
	LCD_WR_REG(0x2c);
 8002092:	202c      	movs	r0, #44	@ 0x2c
 8002094:	f000 f842 	bl	800211c <LCD_WR_REG>
	DC_H();
 8002098:	f000 f8d8 	bl	800224c <DC_H>
	if (HAL_SPI_Transmit(&hspi2, data, 2, 1000) != HAL_OK) {
 800209c:	f107 010c 	add.w	r1, r7, #12
 80020a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020a4:	2202      	movs	r2, #2
 80020a6:	4806      	ldr	r0, [pc, #24]	@ (80020c0 <ILI9341_WritePixel+0x5c>)
 80020a8:	f006 ffdb 	bl	8009062 <HAL_SPI_Transmit>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <ILI9341_WritePixel+0x52>
		Error_Handler();
 80020b2:	f000 fd07 	bl	8002ac4 <Error_Handler>
	}
}
 80020b6:	bf00      	nop
 80020b8:	3710      	adds	r7, #16
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	200001f8 	.word	0x200001f8

080020c4 <ILI9341_Reset>:
	__HAL_SPI_ENABLE(&hspi2);
#endif
}

void ILI9341_Reset(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
	RESET_L();
 80020c8:	f000 f890 	bl	80021ec <RESET_L>
	HAL_Delay(100);
 80020cc:	2064      	movs	r0, #100	@ 0x64
 80020ce:	f001 fc7f 	bl	80039d0 <HAL_Delay>
	RESET_H();
 80020d2:	f000 f897 	bl	8002204 <RESET_H>
	HAL_Delay(100);
 80020d6:	2064      	movs	r0, #100	@ 0x64
 80020d8:	f001 fc7a 	bl	80039d0 <HAL_Delay>
	CS_L();
 80020dc:	f000 f89e 	bl	800221c <CS_L>
	LED_H();
 80020e0:	f000 f8c0 	bl	8002264 <LED_H>
}
 80020e4:	bf00      	nop
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <ILI9341_SoftReset>:

void ILI9341_SoftReset(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
	uint8_t cmd;
	cmd = 0x01; //Software reset
 80020ee:	2301      	movs	r3, #1
 80020f0:	71fb      	strb	r3, [r7, #7]
	DC_L();
 80020f2:	f000 f89f 	bl	8002234 <DC_L>
	if (HAL_SPI_Transmit(&hspi2, &cmd, 1, 1000) != HAL_OK) {
 80020f6:	1df9      	adds	r1, r7, #7
 80020f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020fc:	2201      	movs	r2, #1
 80020fe:	4806      	ldr	r0, [pc, #24]	@ (8002118 <ILI9341_SoftReset+0x30>)
 8002100:	f006 ffaf 	bl	8009062 <HAL_SPI_Transmit>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <ILI9341_SoftReset+0x26>
		Error_Handler();
 800210a:	f000 fcdb 	bl	8002ac4 <Error_Handler>
	}
}
 800210e:	bf00      	nop
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	200001f8 	.word	0x200001f8

0800211c <LCD_WR_REG>:


void LCD_WR_REG(uint8_t data)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	71fb      	strb	r3, [r7, #7]
	DC_L();
 8002126:	f000 f885 	bl	8002234 <DC_L>
	if (HAL_SPI_Transmit(&hspi2, &data, 1, 1000) != HAL_OK) {
 800212a:	1df9      	adds	r1, r7, #7
 800212c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002130:	2201      	movs	r2, #1
 8002132:	4806      	ldr	r0, [pc, #24]	@ (800214c <LCD_WR_REG+0x30>)
 8002134:	f006 ff95 	bl	8009062 <HAL_SPI_Transmit>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <LCD_WR_REG+0x26>
		Error_Handler();
 800213e:	f000 fcc1 	bl	8002ac4 <Error_Handler>
	}
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	200001f8 	.word	0x200001f8

08002150 <LCD_WR_DATA>:

static void LCD_WR_DATA(uint8_t data)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	71fb      	strb	r3, [r7, #7]
	DC_H();
 800215a:	f000 f877 	bl	800224c <DC_H>
	if (HAL_SPI_Transmit(&hspi2, &data, 1, 1000) != HAL_OK) {
 800215e:	1df9      	adds	r1, r7, #7
 8002160:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002164:	2201      	movs	r2, #1
 8002166:	4806      	ldr	r0, [pc, #24]	@ (8002180 <LCD_WR_DATA+0x30>)
 8002168:	f006 ff7b 	bl	8009062 <HAL_SPI_Transmit>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <LCD_WR_DATA+0x26>
		Error_Handler();
 8002172:	f000 fca7 	bl	8002ac4 <Error_Handler>
	}
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	200001f8 	.word	0x200001f8

08002184 <LCD_direction>:
    }
}


static void LCD_direction(LCD_Horizontal_t direction)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	71fb      	strb	r3, [r7, #7]
	switch (direction) {
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	2b03      	cmp	r3, #3
 8002192:	d827      	bhi.n	80021e4 <LCD_direction+0x60>
 8002194:	a201      	add	r2, pc, #4	@ (adr r2, 800219c <LCD_direction+0x18>)
 8002196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219a:	bf00      	nop
 800219c:	080021ad 	.word	0x080021ad
 80021a0:	080021bb 	.word	0x080021bb
 80021a4:	080021c9 	.word	0x080021c9
 80021a8:	080021d7 	.word	0x080021d7
	case ROTATE_0:
		LCD_WR_REG(0x36);
 80021ac:	2036      	movs	r0, #54	@ 0x36
 80021ae:	f7ff ffb5 	bl	800211c <LCD_WR_REG>
		LCD_WR_DATA(0x48);
 80021b2:	2048      	movs	r0, #72	@ 0x48
 80021b4:	f7ff ffcc 	bl	8002150 <LCD_WR_DATA>
		break;
 80021b8:	e014      	b.n	80021e4 <LCD_direction+0x60>
	case ROTATE_90:
		LCD_WR_REG(0x36);
 80021ba:	2036      	movs	r0, #54	@ 0x36
 80021bc:	f7ff ffae 	bl	800211c <LCD_WR_REG>
		LCD_WR_DATA(0x28);
 80021c0:	2028      	movs	r0, #40	@ 0x28
 80021c2:	f7ff ffc5 	bl	8002150 <LCD_WR_DATA>
		break;
 80021c6:	e00d      	b.n	80021e4 <LCD_direction+0x60>
	case ROTATE_180:
		LCD_WR_REG(0x36);
 80021c8:	2036      	movs	r0, #54	@ 0x36
 80021ca:	f7ff ffa7 	bl	800211c <LCD_WR_REG>
		LCD_WR_DATA(0x88);
 80021ce:	2088      	movs	r0, #136	@ 0x88
 80021d0:	f7ff ffbe 	bl	8002150 <LCD_WR_DATA>
		break;
 80021d4:	e006      	b.n	80021e4 <LCD_direction+0x60>
	case ROTATE_270:
		LCD_WR_REG(0x36);
 80021d6:	2036      	movs	r0, #54	@ 0x36
 80021d8:	f7ff ffa0 	bl	800211c <LCD_WR_REG>
		LCD_WR_DATA(0xE8);
 80021dc:	20e8      	movs	r0, #232	@ 0xe8
 80021de:	f7ff ffb7 	bl	8002150 <LCD_WR_DATA>
		break;
 80021e2:	bf00      	nop
	}
}
 80021e4:	bf00      	nop
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <RESET_L>:

static void RESET_L(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PANTALLA_GPIO_Port, RST_PANTALLA_Pin, GPIO_PIN_RESET);
 80021f0:	2200      	movs	r2, #0
 80021f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021f6:	4802      	ldr	r0, [pc, #8]	@ (8002200 <RESET_L+0x14>)
 80021f8:	f002 f9c8 	bl	800458c <HAL_GPIO_WritePin>
}
 80021fc:	bf00      	nop
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40020c00 	.word	0x40020c00

08002204 <RESET_H>:

static void RESET_H(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PANTALLA_GPIO_Port, RST_PANTALLA_Pin, GPIO_PIN_SET);
 8002208:	2201      	movs	r2, #1
 800220a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800220e:	4802      	ldr	r0, [pc, #8]	@ (8002218 <RESET_H+0x14>)
 8002210:	f002 f9bc 	bl	800458c <HAL_GPIO_WritePin>
}
 8002214:	bf00      	nop
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40020c00 	.word	0x40020c00

0800221c <CS_L>:

static void CS_L(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PANTALLA_GPIO_Port, CS_PANTALLA_Pin, GPIO_PIN_RESET);
 8002220:	2200      	movs	r2, #0
 8002222:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002226:	4802      	ldr	r0, [pc, #8]	@ (8002230 <CS_L+0x14>)
 8002228:	f002 f9b0 	bl	800458c <HAL_GPIO_WritePin>
}
 800222c:	bf00      	nop
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40020400 	.word	0x40020400

08002234 <DC_L>:

static void DC_L(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_PANTALLA_GPIO_Port, DC_PANTALLA_Pin, GPIO_PIN_RESET);
 8002238:	2200      	movs	r2, #0
 800223a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800223e:	4802      	ldr	r0, [pc, #8]	@ (8002248 <DC_L+0x14>)
 8002240:	f002 f9a4 	bl	800458c <HAL_GPIO_WritePin>
}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40020c00 	.word	0x40020c00

0800224c <DC_H>:

static void DC_H(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_PANTALLA_GPIO_Port, DC_PANTALLA_Pin, GPIO_PIN_SET);
 8002250:	2201      	movs	r2, #1
 8002252:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002256:	4802      	ldr	r0, [pc, #8]	@ (8002260 <DC_H+0x14>)
 8002258:	f002 f998 	bl	800458c <HAL_GPIO_WritePin>
}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40020c00 	.word	0x40020c00

08002264 <LED_H>:

static void LED_H(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
	...

08002274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b08a      	sub	sp, #40	@ 0x28
 8002278:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 800227a:	f001 fb37 	bl	80038ec <HAL_Init>

  /* USER CODE BEGIN Init */
  int angulo_Radar_Horizontal = 1000;
 800227e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002282:	627b      	str	r3, [r7, #36]	@ 0x24
  //int angulo_Torreta_Horizontal = 1000;
  float sumatorio_Grados = 0;
 8002284:	f04f 0300 	mov.w	r3, #0
 8002288:	623b      	str	r3, [r7, #32]
  float media_Grados = 0;
 800228a:	f04f 0300 	mov.w	r3, #0
 800228e:	617b      	str	r3, [r7, #20]

  float sumatorio_Distancia = 0;
 8002290:	f04f 0300 	mov.w	r3, #0
 8002294:	61fb      	str	r3, [r7, #28]
  float media_Distancia = 0;
 8002296:	f04f 0300 	mov.w	r3, #0
 800229a:	613b      	str	r3, [r7, #16]

  uint8_t numero_Objetivos = 0; //no mas de 20 objetivos
 800229c:	2300      	movs	r3, #0
 800229e:	76fb      	strb	r3, [r7, #27]

  uint8_t flag_Sentido_Horario = 1;
 80022a0:	2301      	movs	r3, #1
 80022a2:	76bb      	strb	r3, [r7, #26]
  uint8_t flag_Objetivo_Detectado = 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	767b      	strb	r3, [r7, #25]
  //uint8_t flag_modo_manual = 1; //funcionamiento de la torreta deetrminado por modo manual o automatico. HAY QUE ASIGNARLE SWICH
  uint8_t flag_siguiente_objetivo = 1; //se mantiene a uno para que busque objetivo
 80022a8:	2301      	movs	r3, #1
 80022aa:	763b      	strb	r3, [r7, #24]
  //uint8_t flag_disparo = 0;


  Posicion* Objetivo;
  int angulo_Laser_Horizontal = 1000;
 80022ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022b0:	60fb      	str	r3, [r7, #12]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022b2:	f000 f92b 	bl	800250c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022b6:	f000 fb01 	bl	80028bc <MX_GPIO_Init>
  MX_DMA_Init();
 80022ba:	f000 fadf 	bl	800287c <MX_DMA_Init>
  MX_I2C1_Init();
 80022be:	f000 f98f 	bl	80025e0 <MX_I2C1_Init>
  MX_I2S3_Init();
 80022c2:	f000 f9bb 	bl	800263c <MX_I2S3_Init>
  MX_SPI1_Init();
 80022c6:	f000 f9e9 	bl	800269c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80022ca:	f00b fa8f 	bl	800d7ec <MX_USB_HOST_Init>
  MX_TIM2_Init();
 80022ce:	f000 fa51 	bl	8002774 <MX_TIM2_Init>
  MX_SPI2_Init();
 80022d2:	f000 fa19 	bl	8002708 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  pool_init();
 80022d6:	f000 fea7 	bl	8003028 <pool_init>
  mapa_init();
 80022da:	f000 fc17 	bl	8002b0c <mapa_init>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80022de:	2100      	movs	r1, #0
 80022e0:	4883      	ldr	r0, [pc, #524]	@ (80024f0 <main+0x27c>)
 80022e2:	f007 faa5 	bl	8009830 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80022e6:	2104      	movs	r1, #4
 80022e8:	4881      	ldr	r0, [pc, #516]	@ (80024f0 <main+0x27c>)
 80022ea:	f007 faa1 	bl	8009830 <HAL_TIM_PWM_Start>
  htim2.Instance->CCR1 = 1500; // centro
 80022ee:	4b80      	ldr	r3, [pc, #512]	@ (80024f0 <main+0x27c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80022f6:	635a      	str	r2, [r3, #52]	@ 0x34
  htim2.Instance->CCR2 = 1500; // centro
 80022f8:	4b7d      	ldr	r3, [pc, #500]	@ (80024f0 <main+0x27c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002300:	639a      	str	r2, [r3, #56]	@ 0x38

  volatile int sensor_ok = (ok == HAL_OK);  // <-- esto se mira en Watch
  __NOP();*/

  //Inicializacion del sensor con el .h y .c de github:
  memset(&distanceStr, 0, sizeof(distanceStr));
 8002302:	220a      	movs	r2, #10
 8002304:	2100      	movs	r1, #0
 8002306:	487b      	ldr	r0, [pc, #492]	@ (80024f4 <main+0x280>)
 8002308:	f00b fe26 	bl	800df58 <memset>
  uint8_t addr = 0x29 << 1; // HAL usa 8-bit
 800230c:	2352      	movs	r3, #82	@ 0x52
 800230e:	72fb      	strb	r3, [r7, #11]
  if (HAL_I2C_IsDeviceReady(&hi2c1, addr, 10, 200) != HAL_OK) {
 8002310:	7afb      	ldrb	r3, [r7, #11]
 8002312:	b299      	uxth	r1, r3
 8002314:	23c8      	movs	r3, #200	@ 0xc8
 8002316:	220a      	movs	r2, #10
 8002318:	4877      	ldr	r0, [pc, #476]	@ (80024f8 <main+0x284>)
 800231a:	f004 fed1 	bl	80070c0 <HAL_I2C_IsDeviceReady>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <main+0xb4>
      Error_Handler();
 8002324:	f000 fbce 	bl	8002ac4 <Error_Handler>
  }
  initVL53L0X(1, &hi2c1);  // Inicializa el VL53L0X: el primer parmetro es el ID del sensor (1) y luego el I2C handle
 8002328:	4973      	ldr	r1, [pc, #460]	@ (80024f8 <main+0x284>)
 800232a:	2001      	movs	r0, #1
 800232c:	f7fe fd7c 	bl	8000e28 <initVL53L0X>
  // (Opcional recomendado por el autor) Configuracin para mejor precisin en distancias largas (1 ~ 2m)
  setSignalRateLimit(0.1f);
 8002330:	ed9f 0a72 	vldr	s0, [pc, #456]	@ 80024fc <main+0x288>
 8002334:	f7fe ffd8 	bl	80012e8 <setSignalRateLimit>
  setVcselPulsePeriod(VcselPeriodPreRange, 18);
 8002338:	2112      	movs	r1, #18
 800233a:	2000      	movs	r0, #0
 800233c:	f7ff f904 	bl	8001548 <setVcselPulsePeriod>
  setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 8002340:	210e      	movs	r1, #14
 8002342:	2001      	movs	r0, #1
 8002344:	f7ff f900 	bl	8001548 <setVcselPulsePeriod>
  setMeasurementTimingBudget(200000); //  (priorizando precisin para medir mayores distancias, a costa de la velocidad) Si se requiere ms velocidad disminuir el TimingBudget
 8002348:	486d      	ldr	r0, [pc, #436]	@ (8002500 <main+0x28c>)
 800234a:	f7ff f803 	bl	8001354 <setMeasurementTimingBudget>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800234e:	f00b fa73 	bl	800d838 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    // Aqui se programa el movimiento del motor del radar
    if(flag_Sentido_Horario == 1){
 8002352:	7ebb      	ldrb	r3, [r7, #26]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d103      	bne.n	8002360 <main+0xec>
    	angulo_Radar_Horizontal++;
 8002358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235a:	3301      	adds	r3, #1
 800235c:	627b      	str	r3, [r7, #36]	@ 0x24
 800235e:	e002      	b.n	8002366 <main+0xf2>
    }else{
    	angulo_Radar_Horizontal--;
 8002360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002362:	3b01      	subs	r3, #1
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if(angulo_Radar_Horizontal == 2000) flag_Sentido_Horario =  0;
 8002366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002368:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800236c:	d102      	bne.n	8002374 <main+0x100>
 800236e:	2300      	movs	r3, #0
 8002370:	76bb      	strb	r3, [r7, #26]
 8002372:	e005      	b.n	8002380 <main+0x10c>
    else if (angulo_Radar_Horizontal == 1000) flag_Sentido_Horario = 1;
 8002374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002376:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800237a:	d101      	bne.n	8002380 <main+0x10c>
 800237c:	2301      	movs	r3, #1
 800237e:	76bb      	strb	r3, [r7, #26]
    if (angulo_Radar_Horizontal < 1000) angulo_Radar_Horizontal = 1000;
 8002380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002382:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002386:	da02      	bge.n	800238e <main+0x11a>
 8002388:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800238c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (angulo_Radar_Horizontal > 2000) angulo_Radar_Horizontal = 2000;
 800238e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002390:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002394:	dd02      	ble.n	800239c <main+0x128>
 8002396:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800239a:	627b      	str	r3, [r7, #36]	@ 0x24
    htim2.Instance -> CCR1 = angulo_Radar_Horizontal;
 800239c:	4b54      	ldr	r3, [pc, #336]	@ (80024f0 <main+0x27c>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023a2:	635a      	str	r2, [r3, #52]	@ 0x34
    // Fin codigo movimiento motor radar

    //Inicio lecturas del sensor de distancia
    static uint32_t t_last = 0;
    if (HAL_GetTick() - t_last >= 50) {   // lee cada 50 ms sin interrumpir al motor
 80023a4:	f001 fb08 	bl	80039b8 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	4b56      	ldr	r3, [pc, #344]	@ (8002504 <main+0x290>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b31      	cmp	r3, #49	@ 0x31
 80023b2:	f240 8081 	bls.w	80024b8 <main+0x244>
        t_last = HAL_GetTick();
 80023b6:	f001 faff 	bl	80039b8 <HAL_GetTick>
 80023ba:	4603      	mov	r3, r0
 80023bc:	4a51      	ldr	r2, [pc, #324]	@ (8002504 <main+0x290>)
 80023be:	6013      	str	r3, [r2, #0]
        distance_mm = readRangeSingleMillimeters(&distanceStr);
 80023c0:	484c      	ldr	r0, [pc, #304]	@ (80024f4 <main+0x280>)
 80023c2:	f7ff faab 	bl	800191c <readRangeSingleMillimeters>
 80023c6:	4603      	mov	r3, r0
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b4f      	ldr	r3, [pc, #316]	@ (8002508 <main+0x294>)
 80023cc:	801a      	strh	r2, [r3, #0]

        if(distance_mm <= DISTANCIA_DE_DETECCION){
 80023ce:	4b4e      	ldr	r3, [pc, #312]	@ (8002508 <main+0x294>)
 80023d0:	881b      	ldrh	r3, [r3, #0]
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80023d8:	4293      	cmp	r3, r2
 80023da:	d81d      	bhi.n	8002418 <main+0x1a4>
        	flag_Objetivo_Detectado = 1;
 80023dc:	2301      	movs	r3, #1
 80023de:	767b      	strb	r3, [r7, #25]

        	sumatorio_Grados += angulo_Radar_Horizontal;
 80023e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e2:	ee07 3a90 	vmov	s15, r3
 80023e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023ea:	ed97 7a08 	vldr	s14, [r7, #32]
 80023ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023f2:	edc7 7a08 	vstr	s15, [r7, #32]
        	sumatorio_Distancia += (float)distance_mm;
 80023f6:	4b44      	ldr	r3, [pc, #272]	@ (8002508 <main+0x294>)
 80023f8:	881b      	ldrh	r3, [r3, #0]
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	ee07 3a90 	vmov	s15, r3
 8002400:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002404:	ed97 7a07 	vldr	s14, [r7, #28]
 8002408:	ee77 7a27 	vadd.f32	s15, s14, s15
 800240c:	edc7 7a07 	vstr	s15, [r7, #28]
        	numero_Objetivos++;
 8002410:	7efb      	ldrb	r3, [r7, #27]
 8002412:	3301      	adds	r3, #1
 8002414:	76fb      	strb	r3, [r7, #27]
 8002416:	e04f      	b.n	80024b8 <main+0x244>

        }
        else {
            if (flag_Objetivo_Detectado == 1) {
 8002418:	7e7b      	ldrb	r3, [r7, #25]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d13f      	bne.n	800249e <main+0x22a>
                if (numero_Objetivos > 0) { //Es una condicion redundante, pero por seguridad la he puesto
 800241e:	7efb      	ldrb	r3, [r7, #27]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d031      	beq.n	8002488 <main+0x214>
                    media_Grados = sumatorio_Grados / numero_Objetivos;
 8002424:	7efb      	ldrb	r3, [r7, #27]
 8002426:	ee07 3a90 	vmov	s15, r3
 800242a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800242e:	edd7 6a08 	vldr	s13, [r7, #32]
 8002432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002436:	edc7 7a05 	vstr	s15, [r7, #20]
                    media_Distancia = sumatorio_Distancia / numero_Objetivos;
 800243a:	7efb      	ldrb	r3, [r7, #27]
 800243c:	ee07 3a90 	vmov	s15, r3
 8002440:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002444:	edd7 6a07 	vldr	s13, [r7, #28]
 8002448:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800244c:	edc7 7a04 	vstr	s15, [r7, #16]
                    if (!objetivo_existente((uint16_t)media_Grados)){ //si el objetivo no esta guardado en lista, se almacena
 8002450:	edd7 7a05 	vldr	s15, [r7, #20]
 8002454:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002458:	ee17 3a90 	vmov	r3, s15
 800245c:	b29b      	uxth	r3, r3
 800245e:	4618      	mov	r0, r3
 8002460:	f000 feb6 	bl	80031d0 <objetivo_existente>
 8002464:	4603      	mov	r3, r0
 8002466:	f083 0301 	eor.w	r3, r3, #1
 800246a:	b2db      	uxtb	r3, r3
 800246c:	2b00      	cmp	r3, #0
 800246e:	d00b      	beq.n	8002488 <main+0x214>
                    	objetivo_guarda(media_Distancia, (uint16_t)media_Grados);
 8002470:	edd7 7a05 	vldr	s15, [r7, #20]
 8002474:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002478:	ee17 3a90 	vmov	r3, s15
 800247c:	b29b      	uxth	r3, r3
 800247e:	4618      	mov	r0, r3
 8002480:	ed97 0a04 	vldr	s0, [r7, #16]
 8002484:	f000 fe8c 	bl	80031a0 <objetivo_guarda>

                    }
                }

                // reset
                sumatorio_Grados = 0;
 8002488:	f04f 0300 	mov.w	r3, #0
 800248c:	623b      	str	r3, [r7, #32]
                sumatorio_Distancia = 0;
 800248e:	f04f 0300 	mov.w	r3, #0
 8002492:	61fb      	str	r3, [r7, #28]
                numero_Objetivos = 0;
 8002494:	2300      	movs	r3, #0
 8002496:	76fb      	strb	r3, [r7, #27]
                flag_Objetivo_Detectado = 0;
 8002498:	2300      	movs	r3, #0
 800249a:	767b      	strb	r3, [r7, #25]
 800249c:	e00c      	b.n	80024b8 <main+0x244>
            }
            else {
            	if (objetivo_existente((uint16_t)angulo_Radar_Horizontal)){ //si el objetivo esta guardado en lista, se elimina
 800249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	4618      	mov	r0, r3
 80024a4:	f000 fe94 	bl	80031d0 <objetivo_existente>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d004      	beq.n	80024b8 <main+0x244>
            		objetivo_libera((uint16_t)angulo_Radar_Horizontal);
 80024ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	4618      	mov	r0, r3
 80024b4:	f000 fef3 	bl	800329e <objetivo_libera>

    }
    //Fin lecturas del sensor de distancia
    //Inicio codigo movimiento horizontal motor torreta laser

    if (flag_siguiente_objetivo ){
 80024b8:	7e3b      	ldrb	r3, [r7, #24]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d014      	beq.n	80024e8 <main+0x274>
    	Objetivo = get_Objetivo();
 80024be:	f000 fde1 	bl	8003084 <get_Objetivo>
 80024c2:	6078      	str	r0, [r7, #4]

    	    if (Objetivo != NULL) {
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00e      	beq.n	80024e8 <main+0x274>
    	        angulo_Laser_Horizontal = transforma_a_entero(Objetivo->angulo);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80024d0:	eeb0 0a67 	vmov.f32	s0, s15
 80024d4:	f000 fd66 	bl	8002fa4 <transforma_a_entero>
 80024d8:	4603      	mov	r3, r0
 80024da:	60fb      	str	r3, [r7, #12]
    	        htim2.Instance->CCR2 = angulo_Laser_Horizontal;
 80024dc:	4b04      	ldr	r3, [pc, #16]	@ (80024f0 <main+0x27c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68fa      	ldr	r2, [r7, #12]
 80024e2:	639a      	str	r2, [r3, #56]	@ 0x38
    	        flag_siguiente_objetivo=0; //hay que hacer mecanismo para que se vuelva a activar, por boton o modo automatico
 80024e4:	2300      	movs	r3, #0
 80024e6:	763b      	strb	r3, [r7, #24]
    	    }

    }
        //Fin codigo movimiento horizontal motor torreta laser

    HAL_Delay(2);
 80024e8:	2002      	movs	r0, #2
 80024ea:	f001 fa71 	bl	80039d0 <HAL_Delay>
  {
 80024ee:	e72e      	b.n	800234e <main+0xda>
 80024f0:	200002b0 	.word	0x200002b0
 80024f4:	200002f8 	.word	0x200002f8
 80024f8:	20000104 	.word	0x20000104
 80024fc:	3dcccccd 	.word	0x3dcccccd
 8002500:	00030d40 	.word	0x00030d40
 8002504:	20000304 	.word	0x20000304
 8002508:	20000302 	.word	0x20000302

0800250c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b094      	sub	sp, #80	@ 0x50
 8002510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002512:	f107 0320 	add.w	r3, r7, #32
 8002516:	2230      	movs	r2, #48	@ 0x30
 8002518:	2100      	movs	r1, #0
 800251a:	4618      	mov	r0, r3
 800251c:	f00b fd1c 	bl	800df58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002520:	f107 030c 	add.w	r3, r7, #12
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	609a      	str	r2, [r3, #8]
 800252c:	60da      	str	r2, [r3, #12]
 800252e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002530:	2300      	movs	r3, #0
 8002532:	60bb      	str	r3, [r7, #8]
 8002534:	4b28      	ldr	r3, [pc, #160]	@ (80025d8 <SystemClock_Config+0xcc>)
 8002536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002538:	4a27      	ldr	r2, [pc, #156]	@ (80025d8 <SystemClock_Config+0xcc>)
 800253a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800253e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002540:	4b25      	ldr	r3, [pc, #148]	@ (80025d8 <SystemClock_Config+0xcc>)
 8002542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002544:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800254c:	2300      	movs	r3, #0
 800254e:	607b      	str	r3, [r7, #4]
 8002550:	4b22      	ldr	r3, [pc, #136]	@ (80025dc <SystemClock_Config+0xd0>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a21      	ldr	r2, [pc, #132]	@ (80025dc <SystemClock_Config+0xd0>)
 8002556:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800255a:	6013      	str	r3, [r2, #0]
 800255c:	4b1f      	ldr	r3, [pc, #124]	@ (80025dc <SystemClock_Config+0xd0>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002564:	607b      	str	r3, [r7, #4]
 8002566:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002568:	2301      	movs	r3, #1
 800256a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800256c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002570:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002572:	2302      	movs	r3, #2
 8002574:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002576:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800257a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800257c:	2308      	movs	r3, #8
 800257e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002580:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002584:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002586:	2302      	movs	r3, #2
 8002588:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800258a:	2307      	movs	r3, #7
 800258c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800258e:	f107 0320 	add.w	r3, r7, #32
 8002592:	4618      	mov	r0, r3
 8002594:	f005 ff16 	bl	80083c4 <HAL_RCC_OscConfig>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800259e:	f000 fa91 	bl	8002ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025a2:	230f      	movs	r3, #15
 80025a4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025a6:	2302      	movs	r3, #2
 80025a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025aa:	2300      	movs	r3, #0
 80025ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80025ae:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80025b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80025b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025b8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80025ba:	f107 030c 	add.w	r3, r7, #12
 80025be:	2105      	movs	r1, #5
 80025c0:	4618      	mov	r0, r3
 80025c2:	f006 f977 	bl	80088b4 <HAL_RCC_ClockConfig>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80025cc:	f000 fa7a 	bl	8002ac4 <Error_Handler>
  }
}
 80025d0:	bf00      	nop
 80025d2:	3750      	adds	r7, #80	@ 0x50
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40023800 	.word	0x40023800
 80025dc:	40007000 	.word	0x40007000

080025e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025e4:	4b12      	ldr	r3, [pc, #72]	@ (8002630 <MX_I2C1_Init+0x50>)
 80025e6:	4a13      	ldr	r2, [pc, #76]	@ (8002634 <MX_I2C1_Init+0x54>)
 80025e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80025ea:	4b11      	ldr	r3, [pc, #68]	@ (8002630 <MX_I2C1_Init+0x50>)
 80025ec:	4a12      	ldr	r2, [pc, #72]	@ (8002638 <MX_I2C1_Init+0x58>)
 80025ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80025f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002630 <MX_I2C1_Init+0x50>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80025f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002630 <MX_I2C1_Init+0x50>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <MX_I2C1_Init+0x50>)
 80025fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002602:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002604:	4b0a      	ldr	r3, [pc, #40]	@ (8002630 <MX_I2C1_Init+0x50>)
 8002606:	2200      	movs	r2, #0
 8002608:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800260a:	4b09      	ldr	r3, [pc, #36]	@ (8002630 <MX_I2C1_Init+0x50>)
 800260c:	2200      	movs	r2, #0
 800260e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002610:	4b07      	ldr	r3, [pc, #28]	@ (8002630 <MX_I2C1_Init+0x50>)
 8002612:	2200      	movs	r2, #0
 8002614:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002616:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <MX_I2C1_Init+0x50>)
 8002618:	2200      	movs	r2, #0
 800261a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800261c:	4804      	ldr	r0, [pc, #16]	@ (8002630 <MX_I2C1_Init+0x50>)
 800261e:	f004 f8df 	bl	80067e0 <HAL_I2C_Init>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002628:	f000 fa4c 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800262c:	bf00      	nop
 800262e:	bd80      	pop	{r7, pc}
 8002630:	20000104 	.word	0x20000104
 8002634:	40005400 	.word	0x40005400
 8002638:	000186a0 	.word	0x000186a0

0800263c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8002640:	4b13      	ldr	r3, [pc, #76]	@ (8002690 <MX_I2S3_Init+0x54>)
 8002642:	4a14      	ldr	r2, [pc, #80]	@ (8002694 <MX_I2S3_Init+0x58>)
 8002644:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8002646:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <MX_I2S3_Init+0x54>)
 8002648:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800264c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800264e:	4b10      	ldr	r3, [pc, #64]	@ (8002690 <MX_I2S3_Init+0x54>)
 8002650:	2200      	movs	r2, #0
 8002652:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002654:	4b0e      	ldr	r3, [pc, #56]	@ (8002690 <MX_I2S3_Init+0x54>)
 8002656:	2200      	movs	r2, #0
 8002658:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800265a:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <MX_I2S3_Init+0x54>)
 800265c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002660:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8002662:	4b0b      	ldr	r3, [pc, #44]	@ (8002690 <MX_I2S3_Init+0x54>)
 8002664:	4a0c      	ldr	r2, [pc, #48]	@ (8002698 <MX_I2S3_Init+0x5c>)
 8002666:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8002668:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <MX_I2S3_Init+0x54>)
 800266a:	2200      	movs	r2, #0
 800266c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800266e:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <MX_I2S3_Init+0x54>)
 8002670:	2200      	movs	r2, #0
 8002672:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8002674:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <MX_I2S3_Init+0x54>)
 8002676:	2200      	movs	r2, #0
 8002678:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800267a:	4805      	ldr	r0, [pc, #20]	@ (8002690 <MX_I2S3_Init+0x54>)
 800267c:	f005 fa02 	bl	8007a84 <HAL_I2S_Init>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8002686:	f000 fa1d 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800268a:	bf00      	nop
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	20000158 	.word	0x20000158
 8002694:	40003c00 	.word	0x40003c00
 8002698:	00017700 	.word	0x00017700

0800269c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80026a0:	4b17      	ldr	r3, [pc, #92]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026a2:	4a18      	ldr	r2, [pc, #96]	@ (8002704 <MX_SPI1_Init+0x68>)
 80026a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80026a6:	4b16      	ldr	r3, [pc, #88]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80026ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80026ae:	4b14      	ldr	r3, [pc, #80]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80026b4:	4b12      	ldr	r3, [pc, #72]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026ba:	4b11      	ldr	r3, [pc, #68]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026bc:	2200      	movs	r2, #0
 80026be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80026c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80026ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80026da:	4b09      	ldr	r3, [pc, #36]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026dc:	2200      	movs	r2, #0
 80026de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026e0:	4b07      	ldr	r3, [pc, #28]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80026e6:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026e8:	220a      	movs	r2, #10
 80026ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80026ec:	4804      	ldr	r0, [pc, #16]	@ (8002700 <MX_SPI1_Init+0x64>)
 80026ee:	f006 fc2f 	bl	8008f50 <HAL_SPI_Init>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80026f8:	f000 f9e4 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80026fc:	bf00      	nop
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	200001a0 	.word	0x200001a0
 8002704:	40013000 	.word	0x40013000

08002708 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800270c:	4b17      	ldr	r3, [pc, #92]	@ (800276c <MX_SPI2_Init+0x64>)
 800270e:	4a18      	ldr	r2, [pc, #96]	@ (8002770 <MX_SPI2_Init+0x68>)
 8002710:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002712:	4b16      	ldr	r3, [pc, #88]	@ (800276c <MX_SPI2_Init+0x64>)
 8002714:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002718:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800271a:	4b14      	ldr	r3, [pc, #80]	@ (800276c <MX_SPI2_Init+0x64>)
 800271c:	2200      	movs	r2, #0
 800271e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002720:	4b12      	ldr	r3, [pc, #72]	@ (800276c <MX_SPI2_Init+0x64>)
 8002722:	2200      	movs	r2, #0
 8002724:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002726:	4b11      	ldr	r3, [pc, #68]	@ (800276c <MX_SPI2_Init+0x64>)
 8002728:	2200      	movs	r2, #0
 800272a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800272c:	4b0f      	ldr	r3, [pc, #60]	@ (800276c <MX_SPI2_Init+0x64>)
 800272e:	2200      	movs	r2, #0
 8002730:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002732:	4b0e      	ldr	r3, [pc, #56]	@ (800276c <MX_SPI2_Init+0x64>)
 8002734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002738:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800273a:	4b0c      	ldr	r3, [pc, #48]	@ (800276c <MX_SPI2_Init+0x64>)
 800273c:	2200      	movs	r2, #0
 800273e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002740:	4b0a      	ldr	r3, [pc, #40]	@ (800276c <MX_SPI2_Init+0x64>)
 8002742:	2200      	movs	r2, #0
 8002744:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002746:	4b09      	ldr	r3, [pc, #36]	@ (800276c <MX_SPI2_Init+0x64>)
 8002748:	2200      	movs	r2, #0
 800274a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800274c:	4b07      	ldr	r3, [pc, #28]	@ (800276c <MX_SPI2_Init+0x64>)
 800274e:	2200      	movs	r2, #0
 8002750:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002752:	4b06      	ldr	r3, [pc, #24]	@ (800276c <MX_SPI2_Init+0x64>)
 8002754:	220a      	movs	r2, #10
 8002756:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002758:	4804      	ldr	r0, [pc, #16]	@ (800276c <MX_SPI2_Init+0x64>)
 800275a:	f006 fbf9 	bl	8008f50 <HAL_SPI_Init>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002764:	f000 f9ae 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002768:	bf00      	nop
 800276a:	bd80      	pop	{r7, pc}
 800276c:	200001f8 	.word	0x200001f8
 8002770:	40003800 	.word	0x40003800

08002774 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08e      	sub	sp, #56	@ 0x38
 8002778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800277a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800277e:	2200      	movs	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
 8002782:	605a      	str	r2, [r3, #4]
 8002784:	609a      	str	r2, [r3, #8]
 8002786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002788:	f107 0320 	add.w	r3, r7, #32
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002792:	1d3b      	adds	r3, r7, #4
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	609a      	str	r2, [r3, #8]
 800279c:	60da      	str	r2, [r3, #12]
 800279e:	611a      	str	r2, [r3, #16]
 80027a0:	615a      	str	r2, [r3, #20]
 80027a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027a4:	4b34      	ldr	r3, [pc, #208]	@ (8002878 <MX_TIM2_Init+0x104>)
 80027a6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80027aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 80027ac:	4b32      	ldr	r3, [pc, #200]	@ (8002878 <MX_TIM2_Init+0x104>)
 80027ae:	22a7      	movs	r2, #167	@ 0xa7
 80027b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027b2:	4b31      	ldr	r3, [pc, #196]	@ (8002878 <MX_TIM2_Init+0x104>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 80027b8:	4b2f      	ldr	r3, [pc, #188]	@ (8002878 <MX_TIM2_Init+0x104>)
 80027ba:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80027be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002878 <MX_TIM2_Init+0x104>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002878 <MX_TIM2_Init+0x104>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80027cc:	482a      	ldr	r0, [pc, #168]	@ (8002878 <MX_TIM2_Init+0x104>)
 80027ce:	f006 ff87 	bl	80096e0 <HAL_TIM_Base_Init>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80027d8:	f000 f974 	bl	8002ac4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80027e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027e6:	4619      	mov	r1, r3
 80027e8:	4823      	ldr	r0, [pc, #140]	@ (8002878 <MX_TIM2_Init+0x104>)
 80027ea:	f007 f9ab 	bl	8009b44 <HAL_TIM_ConfigClockSource>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80027f4:	f000 f966 	bl	8002ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80027f8:	481f      	ldr	r0, [pc, #124]	@ (8002878 <MX_TIM2_Init+0x104>)
 80027fa:	f006 ffc0 	bl	800977e <HAL_TIM_PWM_Init>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002804:	f000 f95e 	bl	8002ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002808:	2300      	movs	r3, #0
 800280a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800280c:	2300      	movs	r3, #0
 800280e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002810:	f107 0320 	add.w	r3, r7, #32
 8002814:	4619      	mov	r1, r3
 8002816:	4818      	ldr	r0, [pc, #96]	@ (8002878 <MX_TIM2_Init+0x104>)
 8002818:	f007 fd72 	bl	800a300 <HAL_TIMEx_MasterConfigSynchronization>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002822:	f000 f94f 	bl	8002ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002826:	2360      	movs	r3, #96	@ 0x60
 8002828:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 800282a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800282e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002834:	2300      	movs	r3, #0
 8002836:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002838:	1d3b      	adds	r3, r7, #4
 800283a:	2200      	movs	r2, #0
 800283c:	4619      	mov	r1, r3
 800283e:	480e      	ldr	r0, [pc, #56]	@ (8002878 <MX_TIM2_Init+0x104>)
 8002840:	f007 f8be 	bl	80099c0 <HAL_TIM_PWM_ConfigChannel>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800284a:	f000 f93b 	bl	8002ac4 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800284e:	2300      	movs	r3, #0
 8002850:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002852:	1d3b      	adds	r3, r7, #4
 8002854:	2204      	movs	r2, #4
 8002856:	4619      	mov	r1, r3
 8002858:	4807      	ldr	r0, [pc, #28]	@ (8002878 <MX_TIM2_Init+0x104>)
 800285a:	f007 f8b1 	bl	80099c0 <HAL_TIM_PWM_ConfigChannel>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8002864:	f000 f92e 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002868:	4803      	ldr	r0, [pc, #12]	@ (8002878 <MX_TIM2_Init+0x104>)
 800286a:	f000 ff47 	bl	80036fc <HAL_TIM_MspPostInit>

}
 800286e:	bf00      	nop
 8002870:	3738      	adds	r7, #56	@ 0x38
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	200002b0 	.word	0x200002b0

0800287c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	607b      	str	r3, [r7, #4]
 8002886:	4b0c      	ldr	r3, [pc, #48]	@ (80028b8 <MX_DMA_Init+0x3c>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	4a0b      	ldr	r2, [pc, #44]	@ (80028b8 <MX_DMA_Init+0x3c>)
 800288c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002890:	6313      	str	r3, [r2, #48]	@ 0x30
 8002892:	4b09      	ldr	r3, [pc, #36]	@ (80028b8 <MX_DMA_Init+0x3c>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800289a:	607b      	str	r3, [r7, #4]
 800289c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800289e:	2200      	movs	r2, #0
 80028a0:	2100      	movs	r1, #0
 80028a2:	200f      	movs	r0, #15
 80028a4:	f001 f993 	bl	8003bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80028a8:	200f      	movs	r0, #15
 80028aa:	f001 f9ac 	bl	8003c06 <HAL_NVIC_EnableIRQ>

}
 80028ae:	bf00      	nop
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	40023800 	.word	0x40023800

080028bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08c      	sub	sp, #48	@ 0x30
 80028c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c2:	f107 031c 	add.w	r3, r7, #28
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	605a      	str	r2, [r3, #4]
 80028cc:	609a      	str	r2, [r3, #8]
 80028ce:	60da      	str	r2, [r3, #12]
 80028d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	61bb      	str	r3, [r7, #24]
 80028d6:	4b76      	ldr	r3, [pc, #472]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	4a75      	ldr	r2, [pc, #468]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 80028dc:	f043 0310 	orr.w	r3, r3, #16
 80028e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e2:	4b73      	ldr	r3, [pc, #460]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	f003 0310 	and.w	r3, r3, #16
 80028ea:	61bb      	str	r3, [r7, #24]
 80028ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]
 80028f2:	4b6f      	ldr	r3, [pc, #444]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f6:	4a6e      	ldr	r2, [pc, #440]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 80028f8:	f043 0304 	orr.w	r3, r3, #4
 80028fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028fe:	4b6c      	ldr	r3, [pc, #432]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 8002900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	617b      	str	r3, [r7, #20]
 8002908:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	4b68      	ldr	r3, [pc, #416]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	4a67      	ldr	r2, [pc, #412]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 8002914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002918:	6313      	str	r3, [r2, #48]	@ 0x30
 800291a:	4b65      	ldr	r3, [pc, #404]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002922:	613b      	str	r3, [r7, #16]
 8002924:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	60fb      	str	r3, [r7, #12]
 800292a:	4b61      	ldr	r3, [pc, #388]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	4a60      	ldr	r2, [pc, #384]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 8002930:	f043 0301 	orr.w	r3, r3, #1
 8002934:	6313      	str	r3, [r2, #48]	@ 0x30
 8002936:	4b5e      	ldr	r3, [pc, #376]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	60fb      	str	r3, [r7, #12]
 8002940:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	60bb      	str	r3, [r7, #8]
 8002946:	4b5a      	ldr	r3, [pc, #360]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	4a59      	ldr	r2, [pc, #356]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 800294c:	f043 0302 	orr.w	r3, r3, #2
 8002950:	6313      	str	r3, [r2, #48]	@ 0x30
 8002952:	4b57      	ldr	r3, [pc, #348]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	607b      	str	r3, [r7, #4]
 8002962:	4b53      	ldr	r3, [pc, #332]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002966:	4a52      	ldr	r2, [pc, #328]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 8002968:	f043 0308 	orr.w	r3, r3, #8
 800296c:	6313      	str	r3, [r2, #48]	@ 0x30
 800296e:	4b50      	ldr	r3, [pc, #320]	@ (8002ab0 <MX_GPIO_Init+0x1f4>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	f003 0308 	and.w	r3, r3, #8
 8002976:	607b      	str	r3, [r7, #4]
 8002978:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800297a:	2200      	movs	r2, #0
 800297c:	2108      	movs	r1, #8
 800297e:	484d      	ldr	r0, [pc, #308]	@ (8002ab4 <MX_GPIO_Init+0x1f8>)
 8002980:	f001 fe04 	bl	800458c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002984:	2201      	movs	r2, #1
 8002986:	2101      	movs	r1, #1
 8002988:	484b      	ldr	r0, [pc, #300]	@ (8002ab8 <MX_GPIO_Init+0x1fc>)
 800298a:	f001 fdff 	bl	800458c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_PANTALLA_GPIO_Port, CS_PANTALLA_Pin, GPIO_PIN_RESET);
 800298e:	2200      	movs	r2, #0
 8002990:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002994:	4849      	ldr	r0, [pc, #292]	@ (8002abc <MX_GPIO_Init+0x200>)
 8002996:	f001 fdf9 	bl	800458c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RST_PANTALLA_Pin|DC_PANTALLA_Pin|LD4_Pin|LD3_Pin
 800299a:	2200      	movs	r2, #0
 800299c:	f24f 3110 	movw	r1, #62224	@ 0xf310
 80029a0:	4847      	ldr	r0, [pc, #284]	@ (8002ac0 <MX_GPIO_Init+0x204>)
 80029a2:	f001 fdf3 	bl	800458c <HAL_GPIO_WritePin>
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80029a6:	2308      	movs	r3, #8
 80029a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029aa:	2301      	movs	r3, #1
 80029ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b2:	2300      	movs	r3, #0
 80029b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80029b6:	f107 031c 	add.w	r3, r7, #28
 80029ba:	4619      	mov	r1, r3
 80029bc:	483d      	ldr	r0, [pc, #244]	@ (8002ab4 <MX_GPIO_Init+0x1f8>)
 80029be:	f001 fc49 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80029c2:	2301      	movs	r3, #1
 80029c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c6:	2301      	movs	r3, #1
 80029c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ce:	2300      	movs	r3, #0
 80029d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80029d2:	f107 031c 	add.w	r3, r7, #28
 80029d6:	4619      	mov	r1, r3
 80029d8:	4837      	ldr	r0, [pc, #220]	@ (8002ab8 <MX_GPIO_Init+0x1fc>)
 80029da:	f001 fc3b 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80029de:	2308      	movs	r3, #8
 80029e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e2:	2302      	movs	r3, #2
 80029e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ea:	2300      	movs	r3, #0
 80029ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029ee:	2305      	movs	r3, #5
 80029f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80029f2:	f107 031c 	add.w	r3, r7, #28
 80029f6:	4619      	mov	r1, r3
 80029f8:	482f      	ldr	r0, [pc, #188]	@ (8002ab8 <MX_GPIO_Init+0x1fc>)
 80029fa:	f001 fc2b 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80029fe:	2304      	movs	r3, #4
 8002a00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a02:	2300      	movs	r3, #0
 8002a04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002a0a:	f107 031c 	add.w	r3, r7, #28
 8002a0e:	4619      	mov	r1, r3
 8002a10:	482a      	ldr	r0, [pc, #168]	@ (8002abc <MX_GPIO_Init+0x200>)
 8002a12:	f001 fc1f 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8002a16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a24:	2300      	movs	r3, #0
 8002a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a28:	2305      	movs	r3, #5
 8002a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002a2c:	f107 031c 	add.w	r3, r7, #28
 8002a30:	4619      	mov	r1, r3
 8002a32:	4822      	ldr	r0, [pc, #136]	@ (8002abc <MX_GPIO_Init+0x200>)
 8002a34:	f001 fc0e 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_PANTALLA_Pin */
  GPIO_InitStruct.Pin = CS_PANTALLA_Pin;
 8002a38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a42:	2300      	movs	r3, #0
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a46:	2300      	movs	r3, #0
 8002a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_PANTALLA_GPIO_Port, &GPIO_InitStruct);
 8002a4a:	f107 031c 	add.w	r3, r7, #28
 8002a4e:	4619      	mov	r1, r3
 8002a50:	481a      	ldr	r0, [pc, #104]	@ (8002abc <MX_GPIO_Init+0x200>)
 8002a52:	f001 fbff 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_PANTALLA_Pin DC_PANTALLA_Pin LD4_Pin LD3_Pin
                           LD5_Pin LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = RST_PANTALLA_Pin|DC_PANTALLA_Pin|LD4_Pin|LD3_Pin
 8002a56:	f24f 3310 	movw	r3, #62224	@ 0xf310
 8002a5a:	61fb      	str	r3, [r7, #28]
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a60:	2300      	movs	r3, #0
 8002a62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a64:	2300      	movs	r3, #0
 8002a66:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a68:	f107 031c 	add.w	r3, r7, #28
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4814      	ldr	r0, [pc, #80]	@ (8002ac0 <MX_GPIO_Init+0x204>)
 8002a70:	f001 fbf0 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002a74:	2320      	movs	r3, #32
 8002a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002a80:	f107 031c 	add.w	r3, r7, #28
 8002a84:	4619      	mov	r1, r3
 8002a86:	480e      	ldr	r0, [pc, #56]	@ (8002ac0 <MX_GPIO_Init+0x204>)
 8002a88:	f001 fbe4 	bl	8004254 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002a90:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002a9a:	f107 031c 	add.w	r3, r7, #28
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	4804      	ldr	r0, [pc, #16]	@ (8002ab4 <MX_GPIO_Init+0x1f8>)
 8002aa2:	f001 fbd7 	bl	8004254 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002aa6:	bf00      	nop
 8002aa8:	3730      	adds	r7, #48	@ 0x30
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	40020800 	.word	0x40020800
 8002abc:	40020400 	.word	0x40020400
 8002ac0:	40020c00 	.word	0x40020c00

08002ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ac8:	b672      	cpsid	i
}
 8002aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002acc:	bf00      	nop
 8002ace:	e7fd      	b.n	8002acc <Error_Handler+0x8>

08002ad0 <mapa_limites>:
#include <stdlib.h>
#include <math.h>


static bool mapa_limites(int x, int y)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
    return (x >= 0 && y >= 0 && x < (int)TAM_PANT_W && y < (int)TAM_PANT_H);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	db0b      	blt.n	8002af8 <mapa_limites+0x28>
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	db08      	blt.n	8002af8 <mapa_limites+0x28>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002aec:	da04      	bge.n	8002af8 <mapa_limites+0x28>
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	2bef      	cmp	r3, #239	@ 0xef
 8002af2:	dc01      	bgt.n	8002af8 <mapa_limites+0x28>
 8002af4:	2301      	movs	r3, #1
 8002af6:	e000      	b.n	8002afa <mapa_limites+0x2a>
 8002af8:	2300      	movs	r3, #0
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	b2db      	uxtb	r3, r3
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <mapa_init>:


void mapa_init(void){
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b088      	sub	sp, #32
 8002b10:	af02      	add	r7, sp, #8
	ILI9341_Init();
 8002b12:	f7ff f957 	bl	8001dc4 <ILI9341_Init>
	mapa_rectangulo(40, 0, TAM_PANT_W-80, TAM_PANT_H, VERDE); //cuadrado
 8002b16:	f644 2364 	movw	r3, #19044	@ 0x4a64
 8002b1a:	9300      	str	r3, [sp, #0]
 8002b1c:	23f0      	movs	r3, #240	@ 0xf0
 8002b1e:	22f0      	movs	r2, #240	@ 0xf0
 8002b20:	2100      	movs	r1, #0
 8002b22:	2028      	movs	r0, #40	@ 0x28
 8002b24:	f000 f836 	bl	8002b94 <mapa_rectangulo>

	    mapa_dibuja_cuz(TAM_PANT_W / 2, TAM_PANT_H / 2, true);//habra simbolo para radar
 8002b28:	2201      	movs	r2, #1
 8002b2a:	2178      	movs	r1, #120	@ 0x78
 8002b2c:	20a0      	movs	r0, #160	@ 0xa0
 8002b2e:	f000 f8ff 	bl	8002d30 <mapa_dibuja_cuz>
		//codigo de prueba

	    Posicion p1;
		Posicion p2;
		Posicion p3;
	    p1.angulo=90.0f;
 8002b32:	4b13      	ldr	r3, [pc, #76]	@ (8002b80 <mapa_init+0x74>)
 8002b34:	617b      	str	r3, [r7, #20]
	    p2.angulo=0.0f;
 8002b36:	f04f 0300 	mov.w	r3, #0
 8002b3a:	60fb      	str	r3, [r7, #12]
	    p3.angulo=270.0f;
 8002b3c:	4b11      	ldr	r3, [pc, #68]	@ (8002b84 <mapa_init+0x78>)
 8002b3e:	607b      	str	r3, [r7, #4]
	    p1.distancia=20.0f;
 8002b40:	4b11      	ldr	r3, [pc, #68]	@ (8002b88 <mapa_init+0x7c>)
 8002b42:	613b      	str	r3, [r7, #16]
	    p2.distancia=1500.0f;
 8002b44:	4b11      	ldr	r3, [pc, #68]	@ (8002b8c <mapa_init+0x80>)
 8002b46:	60bb      	str	r3, [r7, #8]
	    p3.distancia=1400.0f;
 8002b48:	4b11      	ldr	r3, [pc, #68]	@ (8002b90 <mapa_init+0x84>)
 8002b4a:	603b      	str	r3, [r7, #0]

	    mapa_dibuja_cuz_g(&p1, false);
 8002b4c:	f107 0310 	add.w	r3, r7, #16
 8002b50:	2100      	movs	r1, #0
 8002b52:	4618      	mov	r0, r3
 8002b54:	f000 f8d2 	bl	8002cfc <mapa_dibuja_cuz_g>
	    mapa_dibuja_cuz_g(&p2, true);
 8002b58:	f107 0308 	add.w	r3, r7, #8
 8002b5c:	2101      	movs	r1, #1
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 f8cc 	bl	8002cfc <mapa_dibuja_cuz_g>
	    mapa_dibuja_cuz_g(&p3, true);
 8002b64:	463b      	mov	r3, r7
 8002b66:	2101      	movs	r1, #1
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 f8c7 	bl	8002cfc <mapa_dibuja_cuz_g>
	    mapa_borra_cuz(&p3);
 8002b6e:	463b      	mov	r3, r7
 8002b70:	4618      	mov	r0, r3
 8002b72:	f000 f946 	bl	8002e02 <mapa_borra_cuz>

}
 8002b76:	bf00      	nop
 8002b78:	3718      	adds	r7, #24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	42b40000 	.word	0x42b40000
 8002b84:	43870000 	.word	0x43870000
 8002b88:	41a00000 	.word	0x41a00000
 8002b8c:	44bb8000 	.word	0x44bb8000
 8002b90:	44af0000 	.word	0x44af0000

08002b94 <mapa_rectangulo>:

void mapa_rectangulo(int x, int y, int w, int h, uint16_t color){
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	603b      	str	r3, [r7, #0]

	//respeto de margenes
	if (w == 0 || h == 0) return;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d03f      	beq.n	8002c28 <mapa_rectangulo+0x94>
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d03c      	beq.n	8002c28 <mapa_rectangulo+0x94>
	if (x >= TAM_PANT_W || y >= TAM_PANT_H) return;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002bb4:	da3a      	bge.n	8002c2c <mapa_rectangulo+0x98>
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	2bef      	cmp	r3, #239	@ 0xef
 8002bba:	dc37      	bgt.n	8002c2c <mapa_rectangulo+0x98>
	if (x + w > TAM_PANT_W) w = TAM_PANT_W - x;
 8002bbc:	68fa      	ldr	r2, [r7, #12]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002bc6:	dd03      	ble.n	8002bd0 <mapa_rectangulo+0x3c>
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8002bce:	607b      	str	r3, [r7, #4]
	if (y + h > TAM_PANT_H) h = TAM_PANT_H - y;
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	2bf0      	cmp	r3, #240	@ 0xf0
 8002bd8:	dd03      	ble.n	8002be2 <mapa_rectangulo+0x4e>
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8002be0:	603b      	str	r3, [r7, #0]


	for (uint16_t yy = 0; yy < h; yy++) {
 8002be2:	2300      	movs	r3, #0
 8002be4:	82fb      	strh	r3, [r7, #22]
 8002be6:	e01a      	b.n	8002c1e <mapa_rectangulo+0x8a>
	        for (uint16_t xx = 0; xx < w; xx++) {
 8002be8:	2300      	movs	r3, #0
 8002bea:	82bb      	strh	r3, [r7, #20]
 8002bec:	e010      	b.n	8002c10 <mapa_rectangulo+0x7c>
	            ILI9341_WritePixel(x + xx, y + yy, color);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	8abb      	ldrh	r3, [r7, #20]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	b298      	uxth	r0, r3
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	8afb      	ldrh	r3, [r7, #22]
 8002bfe:	4413      	add	r3, r2
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	8c3a      	ldrh	r2, [r7, #32]
 8002c04:	4619      	mov	r1, r3
 8002c06:	f7ff fa2d 	bl	8002064 <ILI9341_WritePixel>
	        for (uint16_t xx = 0; xx < w; xx++) {
 8002c0a:	8abb      	ldrh	r3, [r7, #20]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	82bb      	strh	r3, [r7, #20]
 8002c10:	8abb      	ldrh	r3, [r7, #20]
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	dcea      	bgt.n	8002bee <mapa_rectangulo+0x5a>
	for (uint16_t yy = 0; yy < h; yy++) {
 8002c18:	8afb      	ldrh	r3, [r7, #22]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	82fb      	strh	r3, [r7, #22]
 8002c1e:	8afb      	ldrh	r3, [r7, #22]
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	dce0      	bgt.n	8002be8 <mapa_rectangulo+0x54>
 8002c26:	e002      	b.n	8002c2e <mapa_rectangulo+0x9a>
	if (w == 0 || h == 0) return;
 8002c28:	bf00      	nop
 8002c2a:	e000      	b.n	8002c2e <mapa_rectangulo+0x9a>
	if (x >= TAM_PANT_W || y >= TAM_PANT_H) return;
 8002c2c:	bf00      	nop
	        }
	    }
}
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <mapa_dibuja_linea>:

void mapa_dibuja_linea(int x0, int y0, int x1, int y1, uint16_t color){
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b08a      	sub	sp, #40	@ 0x28
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
 8002c40:	603b      	str	r3, [r7, #0]

	//SE UTILIZA ALGORITMO DE BRESENHAM
	int dx=	abs(x1 - x0);;
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	bfb8      	it	lt
 8002c4c:	425b      	neglt	r3, r3
 8002c4e:	61bb      	str	r3, [r7, #24]
	int dy=	abs(y1 - y0);;
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	bfb8      	it	lt
 8002c5a:	425b      	neglt	r3, r3
 8002c5c:	617b      	str	r3, [r7, #20]
	int sx=1;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	627b      	str	r3, [r7, #36]	@ 0x24
	int sy=1;
 8002c62:	2301      	movs	r3, #1
 8002c64:	623b      	str	r3, [r7, #32]

	if (x0 > x1) sx = -1;
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	dd02      	ble.n	8002c74 <mapa_dibuja_linea+0x40>
 8002c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c72:	627b      	str	r3, [r7, #36]	@ 0x24
	if (y0 > y1) sy = -1;
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	dd02      	ble.n	8002c82 <mapa_dibuja_linea+0x4e>
 8002c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c80:	623b      	str	r3, [r7, #32]

	int err = dx - dy;
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	61fb      	str	r3, [r7, #28]

    while (1) {
        if (mapa_limites(x0, y0)) {
 8002c8a:	68b9      	ldr	r1, [r7, #8]
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f7ff ff1f 	bl	8002ad0 <mapa_limites>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d007      	beq.n	8002ca8 <mapa_dibuja_linea+0x74>
            ILI9341_WritePixel((int)x0, (int)y0, color);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	68ba      	ldr	r2, [r7, #8]
 8002c9e:	b291      	uxth	r1, r2
 8002ca0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff f9de 	bl	8002064 <ILI9341_WritePixel>
        }
        if (x0 == x1 && y0 == y1) break; //condicion de salida
 8002ca8:	68fa      	ldr	r2, [r7, #12]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d103      	bne.n	8002cb8 <mapa_dibuja_linea+0x84>
 8002cb0:	68ba      	ldr	r2, [r7, #8]
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d01c      	beq.n	8002cf2 <mapa_dibuja_linea+0xbe>

        int e2 = 2 * err;
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	613b      	str	r3, [r7, #16]
        if (e2 > -dy) {
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	425b      	negs	r3, r3
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	dd07      	ble.n	8002cd8 <mapa_dibuja_linea+0xa4>
        	err -= dy;
 8002cc8:	69fa      	ldr	r2, [r7, #28]
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	61fb      	str	r3, [r7, #28]
        	x0 += sx;
 8002cd0:	68fa      	ldr	r2, [r7, #12]
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd4:	4413      	add	r3, r2
 8002cd6:	60fb      	str	r3, [r7, #12]
        }
        if (e2 < dx) {
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	dad4      	bge.n	8002c8a <mapa_dibuja_linea+0x56>
        	err += dx;
 8002ce0:	69fa      	ldr	r2, [r7, #28]
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	61fb      	str	r3, [r7, #28]
        	y0 += sy;
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	6a3b      	ldr	r3, [r7, #32]
 8002cec:	4413      	add	r3, r2
 8002cee:	60bb      	str	r3, [r7, #8]
    while (1) {
 8002cf0:	e7cb      	b.n	8002c8a <mapa_dibuja_linea+0x56>
        if (x0 == x1 && y0 == y1) break; //condicion de salida
 8002cf2:	bf00      	nop
        }
    }
}
 8002cf4:	bf00      	nop
 8002cf6:	3728      	adds	r7, #40	@ 0x28
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <mapa_dibuja_cuz_g>:



void mapa_dibuja_cuz_g(Posicion *pos, bool marcado){
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	460b      	mov	r3, r1
 8002d06:	70fb      	strb	r3, [r7, #3]
	int coordenadas[2];
	mapa_pasar_coordenadas(pos, coordenadas);
 8002d08:	f107 0308 	add.w	r3, r7, #8
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f892 	bl	8002e38 <mapa_pasar_coordenadas>
	int x=coordenadas[0];
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	617b      	str	r3, [r7, #20]
	int y=coordenadas[1];
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	613b      	str	r3, [r7, #16]
	mapa_dibuja_cuz(x, y, marcado);
 8002d1c:	78fb      	ldrb	r3, [r7, #3]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	6939      	ldr	r1, [r7, #16]
 8002d22:	6978      	ldr	r0, [r7, #20]
 8002d24:	f000 f804 	bl	8002d30 <mapa_dibuja_cuz>
}
 8002d28:	bf00      	nop
 8002d2a:	3718      	adds	r7, #24
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <mapa_dibuja_cuz>:


void mapa_dibuja_cuz(int x, int y, uint8_t marcado){
 8002d30:	b590      	push	{r4, r7, lr}
 8002d32:	b089      	sub	sp, #36	@ 0x24
 8002d34:	af02      	add	r7, sp, #8
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	71fb      	strb	r3, [r7, #7]
	uint16_t color;
	if (marcado==0) color=NEGRO;
 8002d3e:	79fb      	ldrb	r3, [r7, #7]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d102      	bne.n	8002d4a <mapa_dibuja_cuz+0x1a>
 8002d44:	2300      	movs	r3, #0
 8002d46:	82fb      	strh	r3, [r7, #22]
 8002d48:	e009      	b.n	8002d5e <mapa_dibuja_cuz+0x2e>
	else if (marcado==1) color=ROJO;
 8002d4a:	79fb      	ldrb	r3, [r7, #7]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d103      	bne.n	8002d58 <mapa_dibuja_cuz+0x28>
 8002d50:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002d54:	82fb      	strh	r3, [r7, #22]
 8002d56:	e002      	b.n	8002d5e <mapa_dibuja_cuz+0x2e>
	else color=VERDE;
 8002d58:	f644 2364 	movw	r3, #19044	@ 0x4a64
 8002d5c:	82fb      	strh	r3, [r7, #22]

	mapa_dibuja_linea(x-4, y-4, x+4, y+4, color);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	1f18      	subs	r0, r3, #4
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	1f19      	subs	r1, r3, #4
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	1d1a      	adds	r2, r3, #4
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	1d1c      	adds	r4, r3, #4
 8002d6e:	8afb      	ldrh	r3, [r7, #22]
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	4623      	mov	r3, r4
 8002d74:	f7ff ff5e 	bl	8002c34 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-3, y-4, x+5, y+4, color);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	1ed8      	subs	r0, r3, #3
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	1f19      	subs	r1, r3, #4
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	1d5a      	adds	r2, r3, #5
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	1d1c      	adds	r4, r3, #4
 8002d88:	8afb      	ldrh	r3, [r7, #22]
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	4623      	mov	r3, r4
 8002d8e:	f7ff ff51 	bl	8002c34 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-5, y-4, x+3, y+4, color);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	1f58      	subs	r0, r3, #5
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	1f19      	subs	r1, r3, #4
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	1cda      	adds	r2, r3, #3
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	1d1c      	adds	r4, r3, #4
 8002da2:	8afb      	ldrh	r3, [r7, #22]
 8002da4:	9300      	str	r3, [sp, #0]
 8002da6:	4623      	mov	r3, r4
 8002da8:	f7ff ff44 	bl	8002c34 <mapa_dibuja_linea>

	mapa_dibuja_linea(x-4, y+4, x+4, y-4, color);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	1f18      	subs	r0, r3, #4
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	1d19      	adds	r1, r3, #4
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	1d1a      	adds	r2, r3, #4
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	1f1c      	subs	r4, r3, #4
 8002dbc:	8afb      	ldrh	r3, [r7, #22]
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	4623      	mov	r3, r4
 8002dc2:	f7ff ff37 	bl	8002c34 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-3, y+4, x+5, y-4, color);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	1ed8      	subs	r0, r3, #3
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	1d19      	adds	r1, r3, #4
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	1d5a      	adds	r2, r3, #5
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	1f1c      	subs	r4, r3, #4
 8002dd6:	8afb      	ldrh	r3, [r7, #22]
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	4623      	mov	r3, r4
 8002ddc:	f7ff ff2a 	bl	8002c34 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-5, y+4, x+3, y-4, color);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	1f58      	subs	r0, r3, #5
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	1d19      	adds	r1, r3, #4
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	1cda      	adds	r2, r3, #3
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	1f1c      	subs	r4, r3, #4
 8002df0:	8afb      	ldrh	r3, [r7, #22]
 8002df2:	9300      	str	r3, [sp, #0]
 8002df4:	4623      	mov	r3, r4
 8002df6:	f7ff ff1d 	bl	8002c34 <mapa_dibuja_linea>

}
 8002dfa:	bf00      	nop
 8002dfc:	371c      	adds	r7, #28
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd90      	pop	{r4, r7, pc}

08002e02 <mapa_borra_cuz>:

void mapa_borra_cuz(Posicion *pos){
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b088      	sub	sp, #32
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
	//pinta una cruz del color del fondo encima
	uint8_t i = 3;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	77fb      	strb	r3, [r7, #31]
	int coordenadas[2];
	mapa_pasar_coordenadas(pos, coordenadas);
 8002e0e:	f107 030c 	add.w	r3, r7, #12
 8002e12:	4619      	mov	r1, r3
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 f80f 	bl	8002e38 <mapa_pasar_coordenadas>
	int x=coordenadas[0];
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	61bb      	str	r3, [r7, #24]
	int y=coordenadas[1];
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	617b      	str	r3, [r7, #20]

	mapa_dibuja_cuz(x, y, i);
 8002e22:	7ffb      	ldrb	r3, [r7, #31]
 8002e24:	461a      	mov	r2, r3
 8002e26:	6979      	ldr	r1, [r7, #20]
 8002e28:	69b8      	ldr	r0, [r7, #24]
 8002e2a:	f7ff ff81 	bl	8002d30 <mapa_dibuja_cuz>
}
 8002e2e:	bf00      	nop
 8002e30:	3720      	adds	r7, #32
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
	...

08002e38 <mapa_pasar_coordenadas>:


//recibe posicion y devuelve puntero a un array de coordenas
void mapa_pasar_coordenadas(Posicion *pos, int coordenadas[2]){
 8002e38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e3c:	b086      	sub	sp, #24
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
 8002e42:	6039      	str	r1, [r7, #0]
	//el centro de la pantalla
	int x0 = 40 + (int)(TAM_PANT_W - 80) / 2;
 8002e44:	23a0      	movs	r3, #160	@ 0xa0
 8002e46:	617b      	str	r3, [r7, #20]
	int y0 = (int)TAM_PANT_H / 2;
 8002e48:	2378      	movs	r3, #120	@ 0x78
 8002e4a:	613b      	str	r3, [r7, #16]

	//MAXIMA DISTANCIA DE DETECCION 1500, MAXIMOS PIXELES 240 (el radar esta en el centro 120), se hace conversion de distancia
	float d=pos->distancia;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	60fb      	str	r3, [r7, #12]
	d=(d*(TAM_PANT_H-10)/2)/DISTANCIA_DE_DETECCION;
 8002e52:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e56:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002f58 <mapa_pasar_coordenadas+0x120>
 8002e5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e5e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002e62:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002e66:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002f5c <mapa_pasar_coordenadas+0x124>
 8002e6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e6e:	edc7 7a03 	vstr	s15, [r7, #12]

	coordenadas[0]=x0+(d)*cos((pos->angulo)* (M_PI / 180.0)); //x
 8002e72:	6978      	ldr	r0, [r7, #20]
 8002e74:	f7fd fc24 	bl	80006c0 <__aeabi_i2d>
 8002e78:	4604      	mov	r4, r0
 8002e7a:	460d      	mov	r5, r1
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f7fd fc31 	bl	80006e4 <__aeabi_f2d>
 8002e82:	4680      	mov	r8, r0
 8002e84:	4689      	mov	r9, r1
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7fd fc2a 	bl	80006e4 <__aeabi_f2d>
 8002e90:	a32f      	add	r3, pc, #188	@ (adr r3, 8002f50 <mapa_pasar_coordenadas+0x118>)
 8002e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e96:	f7fd f997 	bl	80001c8 <__aeabi_dmul>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	ec43 2b17 	vmov	d7, r2, r3
 8002ea2:	eeb0 0a47 	vmov.f32	s0, s14
 8002ea6:	eef0 0a67 	vmov.f32	s1, s15
 8002eaa:	f00b f8f1 	bl	800e090 <cos>
 8002eae:	ec53 2b10 	vmov	r2, r3, d0
 8002eb2:	4640      	mov	r0, r8
 8002eb4:	4649      	mov	r1, r9
 8002eb6:	f7fd f987 	bl	80001c8 <__aeabi_dmul>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	4620      	mov	r0, r4
 8002ec0:	4629      	mov	r1, r5
 8002ec2:	f7fd fab1 	bl	8000428 <__adddf3>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	460b      	mov	r3, r1
 8002eca:	4610      	mov	r0, r2
 8002ecc:	4619      	mov	r1, r3
 8002ece:	f7fd fce9 	bl	80008a4 <__aeabi_d2iz>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	601a      	str	r2, [r3, #0]
	coordenadas[1]=y0-(d)*sin((pos->angulo)* (M_PI / 180.0)); //y
 8002ed8:	6938      	ldr	r0, [r7, #16]
 8002eda:	f7fd fbf1 	bl	80006c0 <__aeabi_i2d>
 8002ede:	4604      	mov	r4, r0
 8002ee0:	460d      	mov	r5, r1
 8002ee2:	68f8      	ldr	r0, [r7, #12]
 8002ee4:	f7fd fbfe 	bl	80006e4 <__aeabi_f2d>
 8002ee8:	4680      	mov	r8, r0
 8002eea:	4689      	mov	r9, r1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7fd fbf7 	bl	80006e4 <__aeabi_f2d>
 8002ef6:	a316      	add	r3, pc, #88	@ (adr r3, 8002f50 <mapa_pasar_coordenadas+0x118>)
 8002ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efc:	f7fd f964 	bl	80001c8 <__aeabi_dmul>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	ec43 2b17 	vmov	d7, r2, r3
 8002f08:	eeb0 0a47 	vmov.f32	s0, s14
 8002f0c:	eef0 0a67 	vmov.f32	s1, s15
 8002f10:	f00b f912 	bl	800e138 <sin>
 8002f14:	ec53 2b10 	vmov	r2, r3, d0
 8002f18:	4640      	mov	r0, r8
 8002f1a:	4649      	mov	r1, r9
 8002f1c:	f7fd f954 	bl	80001c8 <__aeabi_dmul>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4620      	mov	r0, r4
 8002f26:	4629      	mov	r1, r5
 8002f28:	f7fd fa7c 	bl	8000424 <__aeabi_dsub>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	460b      	mov	r3, r1
 8002f30:	4610      	mov	r0, r2
 8002f32:	4619      	mov	r1, r3
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	1d1c      	adds	r4, r3, #4
 8002f38:	f7fd fcb4 	bl	80008a4 <__aeabi_d2iz>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	6023      	str	r3, [r4, #0]

}
 8002f40:	bf00      	nop
 8002f42:	3718      	adds	r7, #24
 8002f44:	46bd      	mov	sp, r7
 8002f46:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002f4a:	bf00      	nop
 8002f4c:	f3af 8000 	nop.w
 8002f50:	a2529d39 	.word	0xa2529d39
 8002f54:	3f91df46 	.word	0x3f91df46
 8002f58:	43660000 	.word	0x43660000
 8002f5c:	44bb8000 	.word	0x44bb8000

08002f60 <transforma_g>:
//se necesita porque aparentemente comparar 2 floats no es trivial
static const float margen_igualdad = 0.01f;  // 0,01 grados

//1000 es 0, 2000 es 360
//es static, solo se puede usar desde aqui, si se necesita fuera pues se quita el static
static float transforma_g(uint16_t angulo){
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	4603      	mov	r3, r0
 8002f68:	80fb      	strh	r3, [r7, #6]
	//comprobaciones que no se si deberian estar
	//if (angulo<1000){return 0.0f;}
	//if (angulo>2000){return 360.0f;}
	float resultado=(((float)angulo*0.36f)-360.0f);
 8002f6a:	88fb      	ldrh	r3, [r7, #6]
 8002f6c:	ee07 3a90 	vmov	s15, r3
 8002f70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f74:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002f9c <transforma_g+0x3c>
 8002f78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f7c:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002fa0 <transforma_g+0x40>
 8002f80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f84:	edc7 7a03 	vstr	s15, [r7, #12]
	return resultado;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	ee07 3a90 	vmov	s15, r3
}
 8002f8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	3eb851ec 	.word	0x3eb851ec
 8002fa0:	43b40000 	.word	0x43b40000

08002fa4 <transforma_a_entero>:
//Transformacion de grados a el valor entre 1000 (0) y 2000 (360) Se necesita  fuera asi que sin static
uint16_t transforma_a_entero(float angulo){
 8002fa4:	b480      	push	{r7}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	ed87 0a01 	vstr	s0, [r7, #4]
	float resultado = 1000.0f + (angulo * (1000.0f / 360.0f));
 8002fae:	edd7 7a01 	vldr	s15, [r7, #4]
 8002fb2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8003014 <transforma_a_entero+0x70>
 8002fb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fba:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8003018 <transforma_a_entero+0x74>
 8002fbe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002fc2:	edc7 7a03 	vstr	s15, [r7, #12]

	if (resultado < 1000.0f) resultado = 1000.0f; // Te lo copio ainara
 8002fc6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fca:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003018 <transforma_a_entero+0x74>
 8002fce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fd6:	d501      	bpl.n	8002fdc <transforma_a_entero+0x38>
 8002fd8:	4b10      	ldr	r3, [pc, #64]	@ (800301c <transforma_a_entero+0x78>)
 8002fda:	60fb      	str	r3, [r7, #12]
	if (resultado > 2000.0f) resultado = 2000.0f;
 8002fdc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fe0:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8003020 <transforma_a_entero+0x7c>
 8002fe4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fec:	dd01      	ble.n	8002ff2 <transforma_a_entero+0x4e>
 8002fee:	4b0d      	ldr	r3, [pc, #52]	@ (8003024 <transforma_a_entero+0x80>)
 8002ff0:	60fb      	str	r3, [r7, #12]

	return (uint16_t)(resultado + 0.5f); //+0.5f es para evitar truncamientos raros en el cast
 8002ff2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ff6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002ffa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ffe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003002:	ee17 3a90 	vmov	r3, s15
 8003006:	b29b      	uxth	r3, r3
}
 8003008:	4618      	mov	r0, r3
 800300a:	3714      	adds	r7, #20
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr
 8003014:	4031c71c 	.word	0x4031c71c
 8003018:	447a0000 	.word	0x447a0000
 800301c:	447a0000 	.word	0x447a0000
 8003020:	44fa0000 	.word	0x44fa0000
 8003024:	44fa0000 	.word	0x44fa0000

08003028 <pool_init>:


void pool_init(void){
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 800302e:	2300      	movs	r3, #0
 8003030:	71fb      	strb	r3, [r7, #7]
 8003032:	e015      	b.n	8003060 <pool_init+0x38>
		huecos_ocupados[i] = 0u;
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	4a10      	ldr	r2, [pc, #64]	@ (8003078 <pool_init+0x50>)
 8003038:	2100      	movs	r1, #0
 800303a:	54d1      	strb	r1, [r2, r3]
		datos[i].distancia = 0.0f;
 800303c:	79fb      	ldrb	r3, [r7, #7]
 800303e:	4a0f      	ldr	r2, [pc, #60]	@ (800307c <pool_init+0x54>)
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	4413      	add	r3, r2
 8003044:	f04f 0200 	mov.w	r2, #0
 8003048:	601a      	str	r2, [r3, #0]
		datos[i].angulo = 0.0f;
 800304a:	79fb      	ldrb	r3, [r7, #7]
 800304c:	4a0b      	ldr	r2, [pc, #44]	@ (800307c <pool_init+0x54>)
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	4413      	add	r3, r2
 8003052:	3304      	adds	r3, #4
 8003054:	f04f 0200 	mov.w	r2, #0
 8003058:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	3301      	adds	r3, #1
 800305e:	71fb      	strb	r3, [r7, #7]
 8003060:	79fb      	ldrb	r3, [r7, #7]
 8003062:	2b13      	cmp	r3, #19
 8003064:	d9e6      	bls.n	8003034 <pool_init+0xc>
	}
	numero_huecos = MAXIMO_OBJETIVOS;
 8003066:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <pool_init+0x58>)
 8003068:	2214      	movs	r2, #20
 800306a:	701a      	strb	r2, [r3, #0]
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	200003a8 	.word	0x200003a8
 800307c:	20000308 	.word	0x20000308
 8003080:	200003bc 	.word	0x200003bc

08003084 <get_Objetivo>:

/////////////////////////////////
// Para buscar un objetivo y fijarlo con el laser he creado esta funcin.
// La variable j es static para no perder la cuenta cuando se devuelva un objetivo de todos los posibles para en otra iteracion poder apuntar al siguiente de la lista.
Posicion* get_Objetivo(){
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
	static uint8_t j = 0u;

	    if (numero_huecos == MAXIMO_OBJETIVOS) {
 800308a:	4b1f      	ldr	r3, [pc, #124]	@ (8003108 <get_Objetivo+0x84>)
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	2b14      	cmp	r3, #20
 8003090:	d101      	bne.n	8003096 <get_Objetivo+0x12>
	        return NULL; // no hay objetivos
 8003092:	2300      	movs	r3, #0
 8003094:	e032      	b.n	80030fc <get_Objetivo+0x78>
	    }

	    for (uint8_t k = 0u; k < MAXIMO_OBJETIVOS; k++) {
 8003096:	2300      	movs	r3, #0
 8003098:	71fb      	strb	r3, [r7, #7]
 800309a:	e02b      	b.n	80030f4 <get_Objetivo+0x70>
	        uint8_t idx = (uint8_t)((j + k) % MAXIMO_OBJETIVOS);
 800309c:	4b1b      	ldr	r3, [pc, #108]	@ (800310c <get_Objetivo+0x88>)
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	461a      	mov	r2, r3
 80030a2:	79fb      	ldrb	r3, [r7, #7]
 80030a4:	4413      	add	r3, r2
 80030a6:	4619      	mov	r1, r3
 80030a8:	4b19      	ldr	r3, [pc, #100]	@ (8003110 <get_Objetivo+0x8c>)
 80030aa:	fba3 2301 	umull	r2, r3, r3, r1
 80030ae:	091a      	lsrs	r2, r3, #4
 80030b0:	4613      	mov	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	4413      	add	r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	1aca      	subs	r2, r1, r3
 80030ba:	4613      	mov	r3, r2
 80030bc:	71bb      	strb	r3, [r7, #6]
	        if (huecos_ocupados[idx] == 1u) {
 80030be:	79bb      	ldrb	r3, [r7, #6]
 80030c0:	4a14      	ldr	r2, [pc, #80]	@ (8003114 <get_Objetivo+0x90>)
 80030c2:	5cd3      	ldrb	r3, [r2, r3]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d112      	bne.n	80030ee <get_Objetivo+0x6a>
	            j = (uint8_t)((idx + 1u) % MAXIMO_OBJETIVOS);	 // siguiente para la prxima vez
 80030c8:	79bb      	ldrb	r3, [r7, #6]
 80030ca:	1c59      	adds	r1, r3, #1
 80030cc:	4b10      	ldr	r3, [pc, #64]	@ (8003110 <get_Objetivo+0x8c>)
 80030ce:	fba3 2301 	umull	r2, r3, r3, r1
 80030d2:	091a      	lsrs	r2, r3, #4
 80030d4:	4613      	mov	r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	4413      	add	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	1aca      	subs	r2, r1, r3
 80030de:	b2d2      	uxtb	r2, r2
 80030e0:	4b0a      	ldr	r3, [pc, #40]	@ (800310c <get_Objetivo+0x88>)
 80030e2:	701a      	strb	r2, [r3, #0]
	            return &datos[idx];
 80030e4:	79bb      	ldrb	r3, [r7, #6]
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	4a0b      	ldr	r2, [pc, #44]	@ (8003118 <get_Objetivo+0x94>)
 80030ea:	4413      	add	r3, r2
 80030ec:	e006      	b.n	80030fc <get_Objetivo+0x78>
	    for (uint8_t k = 0u; k < MAXIMO_OBJETIVOS; k++) {
 80030ee:	79fb      	ldrb	r3, [r7, #7]
 80030f0:	3301      	adds	r3, #1
 80030f2:	71fb      	strb	r3, [r7, #7]
 80030f4:	79fb      	ldrb	r3, [r7, #7]
 80030f6:	2b13      	cmp	r3, #19
 80030f8:	d9d0      	bls.n	800309c <get_Objetivo+0x18>
	        }
	    }

	    return NULL;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	200003bc 	.word	0x200003bc
 800310c:	200003bd 	.word	0x200003bd
 8003110:	cccccccd 	.word	0xcccccccd
 8003114:	200003a8 	.word	0x200003a8
 8003118:	20000308 	.word	0x20000308

0800311c <objetivo_guarda_g>:
//reserva hueco
bool objetivo_guarda_g(float distancia, float angulo){
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
 8003122:	ed87 0a01 	vstr	s0, [r7, #4]
 8003126:	edc7 0a00 	vstr	s1, [r7]
	//si no hay hueco retorna falso
	if (numero_huecos == 0u){ return false; }
 800312a:	4b1a      	ldr	r3, [pc, #104]	@ (8003194 <objetivo_guarda_g+0x78>)
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d101      	bne.n	8003136 <objetivo_guarda_g+0x1a>
 8003132:	2300      	movs	r3, #0
 8003134:	e027      	b.n	8003186 <objetivo_guarda_g+0x6a>

	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8003136:	2300      	movs	r3, #0
 8003138:	73fb      	strb	r3, [r7, #15]
 800313a:	e020      	b.n	800317e <objetivo_guarda_g+0x62>
		if (huecos_ocupados[i] == 0u){
 800313c:	7bfb      	ldrb	r3, [r7, #15]
 800313e:	4a16      	ldr	r2, [pc, #88]	@ (8003198 <objetivo_guarda_g+0x7c>)
 8003140:	5cd3      	ldrb	r3, [r2, r3]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d118      	bne.n	8003178 <objetivo_guarda_g+0x5c>
	    	huecos_ocupados[i] = 1u;
 8003146:	7bfb      	ldrb	r3, [r7, #15]
 8003148:	4a13      	ldr	r2, [pc, #76]	@ (8003198 <objetivo_guarda_g+0x7c>)
 800314a:	2101      	movs	r1, #1
 800314c:	54d1      	strb	r1, [r2, r3]
	        datos[i].distancia = distancia;
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	4a12      	ldr	r2, [pc, #72]	@ (800319c <objetivo_guarda_g+0x80>)
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	4413      	add	r3, r2
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	601a      	str	r2, [r3, #0]
	        datos[i].angulo = angulo;
 800315a:	7bfb      	ldrb	r3, [r7, #15]
 800315c:	4a0f      	ldr	r2, [pc, #60]	@ (800319c <objetivo_guarda_g+0x80>)
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	4413      	add	r3, r2
 8003162:	3304      	adds	r3, #4
 8003164:	683a      	ldr	r2, [r7, #0]
 8003166:	601a      	str	r2, [r3, #0]
	        numero_huecos--;
 8003168:	4b0a      	ldr	r3, [pc, #40]	@ (8003194 <objetivo_guarda_g+0x78>)
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	3b01      	subs	r3, #1
 800316e:	b2da      	uxtb	r2, r3
 8003170:	4b08      	ldr	r3, [pc, #32]	@ (8003194 <objetivo_guarda_g+0x78>)
 8003172:	701a      	strb	r2, [r3, #0]
	        return true;
 8003174:	2301      	movs	r3, #1
 8003176:	e006      	b.n	8003186 <objetivo_guarda_g+0x6a>
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8003178:	7bfb      	ldrb	r3, [r7, #15]
 800317a:	3301      	adds	r3, #1
 800317c:	73fb      	strb	r3, [r7, #15]
 800317e:	7bfb      	ldrb	r3, [r7, #15]
 8003180:	2b13      	cmp	r3, #19
 8003182:	d9db      	bls.n	800313c <objetivo_guarda_g+0x20>
	    }
	}
	return false;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	200003bc 	.word	0x200003bc
 8003198:	200003a8 	.word	0x200003a8
 800319c:	20000308 	.word	0x20000308

080031a0 <objetivo_guarda>:

//reserva hueco y hace transformacion a angulo
bool objetivo_guarda(float distancia, uint16_t angulo){
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80031aa:	4603      	mov	r3, r0
 80031ac:	807b      	strh	r3, [r7, #2]
	return objetivo_guarda_g(distancia, transforma_g(angulo));
 80031ae:	887b      	ldrh	r3, [r7, #2]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff fed5 	bl	8002f60 <transforma_g>
 80031b6:	eef0 7a40 	vmov.f32	s15, s0
 80031ba:	eef0 0a67 	vmov.f32	s1, s15
 80031be:	ed97 0a01 	vldr	s0, [r7, #4]
 80031c2:	f7ff ffab 	bl	800311c <objetivo_guarda_g>
 80031c6:	4603      	mov	r3, r0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <objetivo_existente>:


//comprobacion de objetivo existente
bool objetivo_existente(uint16_t angulo_medio){
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	4603      	mov	r3, r0
 80031d8:	80fb      	strh	r3, [r7, #6]
	uint8_t i = objetivo_indice_angulo(angulo_medio);
 80031da:	88fb      	ldrh	r3, [r7, #6]
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 f8a9 	bl	8003334 <objetivo_indice_angulo>
 80031e2:	4603      	mov	r3, r0
 80031e4:	73fb      	strb	r3, [r7, #15]
	if (i==OBJETIVO_NO_ENCONTRADO) return false;
 80031e6:	7bfb      	ldrb	r3, [r7, #15]
 80031e8:	2bff      	cmp	r3, #255	@ 0xff
 80031ea:	d101      	bne.n	80031f0 <objetivo_existente+0x20>
 80031ec:	2300      	movs	r3, #0
 80031ee:	e000      	b.n	80031f2 <objetivo_existente+0x22>
	else return true;
 80031f0:	2301      	movs	r3, #1
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <objetivo_libera_indice>:


/////////////////////////////////
//libera hueco segun indice
bool objetivo_libera_indice(uint8_t indice){
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	4603      	mov	r3, r0
 8003204:	71fb      	strb	r3, [r7, #7]
	if (indice >= MAXIMO_OBJETIVOS){ return false;}
 8003206:	79fb      	ldrb	r3, [r7, #7]
 8003208:	2b13      	cmp	r3, #19
 800320a:	d901      	bls.n	8003210 <objetivo_libera_indice+0x14>
 800320c:	2300      	movs	r3, #0
 800320e:	e020      	b.n	8003252 <objetivo_libera_indice+0x56>
	if (huecos_ocupados[indice] == 0u){ return false;}
 8003210:	79fb      	ldrb	r3, [r7, #7]
 8003212:	4a13      	ldr	r2, [pc, #76]	@ (8003260 <objetivo_libera_indice+0x64>)
 8003214:	5cd3      	ldrb	r3, [r2, r3]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <objetivo_libera_indice+0x22>
 800321a:	2300      	movs	r3, #0
 800321c:	e019      	b.n	8003252 <objetivo_libera_indice+0x56>

	huecos_ocupados[indice] = 0u;
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	4a0f      	ldr	r2, [pc, #60]	@ (8003260 <objetivo_libera_indice+0x64>)
 8003222:	2100      	movs	r1, #0
 8003224:	54d1      	strb	r1, [r2, r3]
	datos[indice].distancia = 0.0f;
 8003226:	79fb      	ldrb	r3, [r7, #7]
 8003228:	4a0e      	ldr	r2, [pc, #56]	@ (8003264 <objetivo_libera_indice+0x68>)
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4413      	add	r3, r2
 800322e:	f04f 0200 	mov.w	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
	datos[indice].angulo = 0.0f;
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	4a0b      	ldr	r2, [pc, #44]	@ (8003264 <objetivo_libera_indice+0x68>)
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	4413      	add	r3, r2
 800323c:	3304      	adds	r3, #4
 800323e:	f04f 0200 	mov.w	r2, #0
 8003242:	601a      	str	r2, [r3, #0]
    numero_huecos++;
 8003244:	4b08      	ldr	r3, [pc, #32]	@ (8003268 <objetivo_libera_indice+0x6c>)
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	3301      	adds	r3, #1
 800324a:	b2da      	uxtb	r2, r3
 800324c:	4b06      	ldr	r3, [pc, #24]	@ (8003268 <objetivo_libera_indice+0x6c>)
 800324e:	701a      	strb	r2, [r3, #0]
    return true;
 8003250:	2301      	movs	r3, #1
}
 8003252:	4618      	mov	r0, r3
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	200003a8 	.word	0x200003a8
 8003264:	20000308 	.word	0x20000308
 8003268:	200003bc 	.word	0x200003bc

0800326c <objetivo_libera_g>:
//libera hueco segun la posicion del angulo, en mi cabeza asi es como funcionaria
bool objetivo_libera_g(float angulo){
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t i = objetivo_indice_angulo_g(angulo);
 8003276:	ed97 0a01 	vldr	s0, [r7, #4]
 800327a:	f000 f825 	bl	80032c8 <objetivo_indice_angulo_g>
 800327e:	4603      	mov	r3, r0
 8003280:	73fb      	strb	r3, [r7, #15]
    if (i == OBJETIVO_NO_ENCONTRADO){ return false;}
 8003282:	7bfb      	ldrb	r3, [r7, #15]
 8003284:	2bff      	cmp	r3, #255	@ 0xff
 8003286:	d101      	bne.n	800328c <objetivo_libera_g+0x20>
 8003288:	2300      	movs	r3, #0
 800328a:	e004      	b.n	8003296 <objetivo_libera_g+0x2a>
	return objetivo_libera_indice(i);
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	4618      	mov	r0, r3
 8003290:	f7ff ffb4 	bl	80031fc <objetivo_libera_indice>
 8003294:	4603      	mov	r3, r0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <objetivo_libera>:
bool objetivo_libera(uint16_t angulo){
 800329e:	b580      	push	{r7, lr}
 80032a0:	b082      	sub	sp, #8
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	4603      	mov	r3, r0
 80032a6:	80fb      	strh	r3, [r7, #6]
	return objetivo_libera_g(transforma_g(angulo));
 80032a8:	88fb      	ldrh	r3, [r7, #6]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff fe58 	bl	8002f60 <transforma_g>
 80032b0:	eef0 7a40 	vmov.f32	s15, s0
 80032b4:	eeb0 0a67 	vmov.f32	s0, s15
 80032b8:	f7ff ffd8 	bl	800326c <objetivo_libera_g>
 80032bc:	4603      	mov	r3, r0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <objetivo_indice_angulo_g>:
}


/////////////////////////////////
//devuelve indice
uint8_t objetivo_indice_angulo_g(float angulo){
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 80032d2:	2300      	movs	r3, #0
 80032d4:	73fb      	strb	r3, [r7, #15]
 80032d6:	e01d      	b.n	8003314 <objetivo_indice_angulo_g+0x4c>
		if (huecos_ocupados[i] == 1u) { //esto se puede solo aqui, solo el posicion_pool.c ve las cosas static
 80032d8:	7bfb      	ldrb	r3, [r7, #15]
 80032da:	4a13      	ldr	r2, [pc, #76]	@ (8003328 <objetivo_indice_angulo_g+0x60>)
 80032dc:	5cd3      	ldrb	r3, [r2, r3]
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d115      	bne.n	800330e <objetivo_indice_angulo_g+0x46>
			if (fabsf(datos[i].angulo - angulo) < margen_igualdad){
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	4a11      	ldr	r2, [pc, #68]	@ (800332c <objetivo_indice_angulo_g+0x64>)
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	4413      	add	r3, r2
 80032ea:	3304      	adds	r3, #4
 80032ec:	ed93 7a00 	vldr	s14, [r3]
 80032f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80032f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032f8:	eef0 7ae7 	vabs.f32	s15, s15
 80032fc:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003330 <objetivo_indice_angulo_g+0x68>
 8003300:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003308:	d501      	bpl.n	800330e <objetivo_indice_angulo_g+0x46>
				return i;
 800330a:	7bfb      	ldrb	r3, [r7, #15]
 800330c:	e006      	b.n	800331c <objetivo_indice_angulo_g+0x54>
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 800330e:	7bfb      	ldrb	r3, [r7, #15]
 8003310:	3301      	adds	r3, #1
 8003312:	73fb      	strb	r3, [r7, #15]
 8003314:	7bfb      	ldrb	r3, [r7, #15]
 8003316:	2b13      	cmp	r3, #19
 8003318:	d9de      	bls.n	80032d8 <objetivo_indice_angulo_g+0x10>
			}
		}
	}
	return OBJETIVO_NO_ENCONTRADO;
 800331a:	23ff      	movs	r3, #255	@ 0xff
}
 800331c:	4618      	mov	r0, r3
 800331e:	3714      	adds	r7, #20
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr
 8003328:	200003a8 	.word	0x200003a8
 800332c:	20000308 	.word	0x20000308
 8003330:	3c23d70a 	.word	0x3c23d70a

08003334 <objetivo_indice_angulo>:

uint8_t objetivo_indice_angulo(uint16_t angulo){
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	80fb      	strh	r3, [r7, #6]
	return objetivo_indice_angulo_g(transforma_g(angulo));
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff fe0d 	bl	8002f60 <transforma_g>
 8003346:	eef0 7a40 	vmov.f32	s15, s0
 800334a:	eeb0 0a67 	vmov.f32	s0, s15
 800334e:	f7ff ffbb 	bl	80032c8 <objetivo_indice_angulo_g>
 8003352:	4603      	mov	r3, r0
}
 8003354:	4618      	mov	r0, r3
 8003356:	3708      	adds	r7, #8
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003362:	2300      	movs	r3, #0
 8003364:	607b      	str	r3, [r7, #4]
 8003366:	4b10      	ldr	r3, [pc, #64]	@ (80033a8 <HAL_MspInit+0x4c>)
 8003368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800336a:	4a0f      	ldr	r2, [pc, #60]	@ (80033a8 <HAL_MspInit+0x4c>)
 800336c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003370:	6453      	str	r3, [r2, #68]	@ 0x44
 8003372:	4b0d      	ldr	r3, [pc, #52]	@ (80033a8 <HAL_MspInit+0x4c>)
 8003374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003376:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800337a:	607b      	str	r3, [r7, #4]
 800337c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800337e:	2300      	movs	r3, #0
 8003380:	603b      	str	r3, [r7, #0]
 8003382:	4b09      	ldr	r3, [pc, #36]	@ (80033a8 <HAL_MspInit+0x4c>)
 8003384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003386:	4a08      	ldr	r2, [pc, #32]	@ (80033a8 <HAL_MspInit+0x4c>)
 8003388:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800338c:	6413      	str	r3, [r2, #64]	@ 0x40
 800338e:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <HAL_MspInit+0x4c>)
 8003390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003392:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003396:	603b      	str	r3, [r7, #0]
 8003398:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800339a:	2007      	movs	r0, #7
 800339c:	f000 fc0c 	bl	8003bb8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033a0:	bf00      	nop
 80033a2:	3708      	adds	r7, #8
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	40023800 	.word	0x40023800

080033ac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08a      	sub	sp, #40	@ 0x28
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b4:	f107 0314 	add.w	r3, r7, #20
 80033b8:	2200      	movs	r2, #0
 80033ba:	601a      	str	r2, [r3, #0]
 80033bc:	605a      	str	r2, [r3, #4]
 80033be:	609a      	str	r2, [r3, #8]
 80033c0:	60da      	str	r2, [r3, #12]
 80033c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a19      	ldr	r2, [pc, #100]	@ (8003430 <HAL_I2C_MspInit+0x84>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d12b      	bne.n	8003426 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ce:	2300      	movs	r3, #0
 80033d0:	613b      	str	r3, [r7, #16]
 80033d2:	4b18      	ldr	r3, [pc, #96]	@ (8003434 <HAL_I2C_MspInit+0x88>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d6:	4a17      	ldr	r2, [pc, #92]	@ (8003434 <HAL_I2C_MspInit+0x88>)
 80033d8:	f043 0302 	orr.w	r3, r3, #2
 80033dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80033de:	4b15      	ldr	r3, [pc, #84]	@ (8003434 <HAL_I2C_MspInit+0x88>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	613b      	str	r3, [r7, #16]
 80033e8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80033ea:	23c0      	movs	r3, #192	@ 0xc0
 80033ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033ee:	2312      	movs	r3, #18
 80033f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f2:	2300      	movs	r3, #0
 80033f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033f6:	2303      	movs	r3, #3
 80033f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80033fa:	2304      	movs	r3, #4
 80033fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033fe:	f107 0314 	add.w	r3, r7, #20
 8003402:	4619      	mov	r1, r3
 8003404:	480c      	ldr	r0, [pc, #48]	@ (8003438 <HAL_I2C_MspInit+0x8c>)
 8003406:	f000 ff25 	bl	8004254 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800340a:	2300      	movs	r3, #0
 800340c:	60fb      	str	r3, [r7, #12]
 800340e:	4b09      	ldr	r3, [pc, #36]	@ (8003434 <HAL_I2C_MspInit+0x88>)
 8003410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003412:	4a08      	ldr	r2, [pc, #32]	@ (8003434 <HAL_I2C_MspInit+0x88>)
 8003414:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003418:	6413      	str	r3, [r2, #64]	@ 0x40
 800341a:	4b06      	ldr	r3, [pc, #24]	@ (8003434 <HAL_I2C_MspInit+0x88>)
 800341c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003426:	bf00      	nop
 8003428:	3728      	adds	r7, #40	@ 0x28
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	40005400 	.word	0x40005400
 8003434:	40023800 	.word	0x40023800
 8003438:	40020400 	.word	0x40020400

0800343c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b08e      	sub	sp, #56	@ 0x38
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003444:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	605a      	str	r2, [r3, #4]
 800344e:	609a      	str	r2, [r3, #8]
 8003450:	60da      	str	r2, [r3, #12]
 8003452:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003454:	f107 0314 	add.w	r3, r7, #20
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	605a      	str	r2, [r3, #4]
 800345e:	609a      	str	r2, [r3, #8]
 8003460:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a31      	ldr	r2, [pc, #196]	@ (800352c <HAL_I2S_MspInit+0xf0>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d15a      	bne.n	8003522 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800346c:	2301      	movs	r3, #1
 800346e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8003470:	23c0      	movs	r3, #192	@ 0xc0
 8003472:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8003474:	2302      	movs	r3, #2
 8003476:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003478:	f107 0314 	add.w	r3, r7, #20
 800347c:	4618      	mov	r0, r3
 800347e:	f005 fc25 	bl	8008ccc <HAL_RCCEx_PeriphCLKConfig>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8003488:	f7ff fb1c 	bl	8002ac4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800348c:	2300      	movs	r3, #0
 800348e:	613b      	str	r3, [r7, #16]
 8003490:	4b27      	ldr	r3, [pc, #156]	@ (8003530 <HAL_I2S_MspInit+0xf4>)
 8003492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003494:	4a26      	ldr	r2, [pc, #152]	@ (8003530 <HAL_I2S_MspInit+0xf4>)
 8003496:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800349a:	6413      	str	r3, [r2, #64]	@ 0x40
 800349c:	4b24      	ldr	r3, [pc, #144]	@ (8003530 <HAL_I2S_MspInit+0xf4>)
 800349e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034a4:	613b      	str	r3, [r7, #16]
 80034a6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	4b20      	ldr	r3, [pc, #128]	@ (8003530 <HAL_I2S_MspInit+0xf4>)
 80034ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003530 <HAL_I2S_MspInit+0xf4>)
 80034b2:	f043 0301 	orr.w	r3, r3, #1
 80034b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80034b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003530 <HAL_I2S_MspInit+0xf4>)
 80034ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034bc:	f003 0301 	and.w	r3, r3, #1
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034c4:	2300      	movs	r3, #0
 80034c6:	60bb      	str	r3, [r7, #8]
 80034c8:	4b19      	ldr	r3, [pc, #100]	@ (8003530 <HAL_I2S_MspInit+0xf4>)
 80034ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034cc:	4a18      	ldr	r2, [pc, #96]	@ (8003530 <HAL_I2S_MspInit+0xf4>)
 80034ce:	f043 0304 	orr.w	r3, r3, #4
 80034d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80034d4:	4b16      	ldr	r3, [pc, #88]	@ (8003530 <HAL_I2S_MspInit+0xf4>)
 80034d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	60bb      	str	r3, [r7, #8]
 80034de:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80034e0:	2310      	movs	r3, #16
 80034e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034e4:	2302      	movs	r3, #2
 80034e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ec:	2300      	movs	r3, #0
 80034ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80034f0:	2306      	movs	r3, #6
 80034f2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80034f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034f8:	4619      	mov	r1, r3
 80034fa:	480e      	ldr	r0, [pc, #56]	@ (8003534 <HAL_I2S_MspInit+0xf8>)
 80034fc:	f000 feaa 	bl	8004254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8003500:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8003504:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003506:	2302      	movs	r3, #2
 8003508:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350a:	2300      	movs	r3, #0
 800350c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800350e:	2300      	movs	r3, #0
 8003510:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003512:	2306      	movs	r3, #6
 8003514:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003516:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800351a:	4619      	mov	r1, r3
 800351c:	4806      	ldr	r0, [pc, #24]	@ (8003538 <HAL_I2S_MspInit+0xfc>)
 800351e:	f000 fe99 	bl	8004254 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8003522:	bf00      	nop
 8003524:	3738      	adds	r7, #56	@ 0x38
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	40003c00 	.word	0x40003c00
 8003530:	40023800 	.word	0x40023800
 8003534:	40020000 	.word	0x40020000
 8003538:	40020800 	.word	0x40020800

0800353c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b08c      	sub	sp, #48	@ 0x30
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003544:	f107 031c 	add.w	r3, r7, #28
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	605a      	str	r2, [r3, #4]
 800354e:	609a      	str	r2, [r3, #8]
 8003550:	60da      	str	r2, [r3, #12]
 8003552:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a51      	ldr	r2, [pc, #324]	@ (80036a0 <HAL_SPI_MspInit+0x164>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d12c      	bne.n	80035b8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800355e:	2300      	movs	r3, #0
 8003560:	61bb      	str	r3, [r7, #24]
 8003562:	4b50      	ldr	r3, [pc, #320]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 8003564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003566:	4a4f      	ldr	r2, [pc, #316]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 8003568:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800356c:	6453      	str	r3, [r2, #68]	@ 0x44
 800356e:	4b4d      	ldr	r3, [pc, #308]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 8003570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003572:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003576:	61bb      	str	r3, [r7, #24]
 8003578:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	617b      	str	r3, [r7, #20]
 800357e:	4b49      	ldr	r3, [pc, #292]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 8003580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003582:	4a48      	ldr	r2, [pc, #288]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 8003584:	f043 0301 	orr.w	r3, r3, #1
 8003588:	6313      	str	r3, [r2, #48]	@ 0x30
 800358a:	4b46      	ldr	r3, [pc, #280]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	617b      	str	r3, [r7, #20]
 8003594:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8003596:	23e0      	movs	r3, #224	@ 0xe0
 8003598:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800359a:	2302      	movs	r3, #2
 800359c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800359e:	2300      	movs	r3, #0
 80035a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035a2:	2300      	movs	r3, #0
 80035a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80035a6:	2305      	movs	r3, #5
 80035a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035aa:	f107 031c 	add.w	r3, r7, #28
 80035ae:	4619      	mov	r1, r3
 80035b0:	483d      	ldr	r0, [pc, #244]	@ (80036a8 <HAL_SPI_MspInit+0x16c>)
 80035b2:	f000 fe4f 	bl	8004254 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80035b6:	e06f      	b.n	8003698 <HAL_SPI_MspInit+0x15c>
  else if(hspi->Instance==SPI2)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a3b      	ldr	r2, [pc, #236]	@ (80036ac <HAL_SPI_MspInit+0x170>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d16a      	bne.n	8003698 <HAL_SPI_MspInit+0x15c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80035c2:	2300      	movs	r3, #0
 80035c4:	613b      	str	r3, [r7, #16]
 80035c6:	4b37      	ldr	r3, [pc, #220]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 80035c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ca:	4a36      	ldr	r2, [pc, #216]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 80035cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80035d2:	4b34      	ldr	r3, [pc, #208]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 80035d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035da:	613b      	str	r3, [r7, #16]
 80035dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	4b30      	ldr	r3, [pc, #192]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 80035e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e6:	4a2f      	ldr	r2, [pc, #188]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 80035e8:	f043 0302 	orr.w	r3, r3, #2
 80035ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80035ee:	4b2d      	ldr	r3, [pc, #180]	@ (80036a4 <HAL_SPI_MspInit+0x168>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80035fa:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80035fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003600:	2302      	movs	r3, #2
 8003602:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003604:	2300      	movs	r3, #0
 8003606:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003608:	2303      	movs	r3, #3
 800360a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800360c:	2305      	movs	r3, #5
 800360e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003610:	f107 031c 	add.w	r3, r7, #28
 8003614:	4619      	mov	r1, r3
 8003616:	4826      	ldr	r0, [pc, #152]	@ (80036b0 <HAL_SPI_MspInit+0x174>)
 8003618:	f000 fe1c 	bl	8004254 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800361c:	4b25      	ldr	r3, [pc, #148]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 800361e:	4a26      	ldr	r2, [pc, #152]	@ (80036b8 <HAL_SPI_MspInit+0x17c>)
 8003620:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8003622:	4b24      	ldr	r3, [pc, #144]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 8003624:	2200      	movs	r2, #0
 8003626:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003628:	4b22      	ldr	r3, [pc, #136]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 800362a:	2240      	movs	r2, #64	@ 0x40
 800362c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800362e:	4b21      	ldr	r3, [pc, #132]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 8003630:	2200      	movs	r2, #0
 8003632:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003634:	4b1f      	ldr	r3, [pc, #124]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 8003636:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800363a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800363c:	4b1d      	ldr	r3, [pc, #116]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 800363e:	2200      	movs	r2, #0
 8003640:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003642:	4b1c      	ldr	r3, [pc, #112]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 8003644:	2200      	movs	r2, #0
 8003646:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003648:	4b1a      	ldr	r3, [pc, #104]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 800364a:	2200      	movs	r2, #0
 800364c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800364e:	4b19      	ldr	r3, [pc, #100]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 8003650:	2200      	movs	r2, #0
 8003652:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003654:	4b17      	ldr	r3, [pc, #92]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 8003656:	2204      	movs	r2, #4
 8003658:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800365a:	4b16      	ldr	r3, [pc, #88]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 800365c:	2203      	movs	r2, #3
 800365e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003660:	4b14      	ldr	r3, [pc, #80]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 8003662:	2200      	movs	r2, #0
 8003664:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003666:	4b13      	ldr	r3, [pc, #76]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 8003668:	2200      	movs	r2, #0
 800366a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800366c:	4811      	ldr	r0, [pc, #68]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 800366e:	f000 fae5 	bl	8003c3c <HAL_DMA_Init>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <HAL_SPI_MspInit+0x140>
      Error_Handler();
 8003678:	f7ff fa24 	bl	8002ac4 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a0d      	ldr	r2, [pc, #52]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 8003680:	649a      	str	r2, [r3, #72]	@ 0x48
 8003682:	4a0c      	ldr	r2, [pc, #48]	@ (80036b4 <HAL_SPI_MspInit+0x178>)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003688:	2200      	movs	r2, #0
 800368a:	2100      	movs	r1, #0
 800368c:	2024      	movs	r0, #36	@ 0x24
 800368e:	f000 fa9e 	bl	8003bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003692:	2024      	movs	r0, #36	@ 0x24
 8003694:	f000 fab7 	bl	8003c06 <HAL_NVIC_EnableIRQ>
}
 8003698:	bf00      	nop
 800369a:	3730      	adds	r7, #48	@ 0x30
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40013000 	.word	0x40013000
 80036a4:	40023800 	.word	0x40023800
 80036a8:	40020000 	.word	0x40020000
 80036ac:	40003800 	.word	0x40003800
 80036b0:	40020400 	.word	0x40020400
 80036b4:	20000250 	.word	0x20000250
 80036b8:	40026070 	.word	0x40026070

080036bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036cc:	d10d      	bne.n	80036ea <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036ce:	2300      	movs	r3, #0
 80036d0:	60fb      	str	r3, [r7, #12]
 80036d2:	4b09      	ldr	r3, [pc, #36]	@ (80036f8 <HAL_TIM_Base_MspInit+0x3c>)
 80036d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d6:	4a08      	ldr	r2, [pc, #32]	@ (80036f8 <HAL_TIM_Base_MspInit+0x3c>)
 80036d8:	f043 0301 	orr.w	r3, r3, #1
 80036dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80036de:	4b06      	ldr	r3, [pc, #24]	@ (80036f8 <HAL_TIM_Base_MspInit+0x3c>)
 80036e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80036ea:	bf00      	nop
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	40023800 	.word	0x40023800

080036fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b088      	sub	sp, #32
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003704:	f107 030c 	add.w	r3, r7, #12
 8003708:	2200      	movs	r2, #0
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	605a      	str	r2, [r3, #4]
 800370e:	609a      	str	r2, [r3, #8]
 8003710:	60da      	str	r2, [r3, #12]
 8003712:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800371c:	d11d      	bne.n	800375a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800371e:	2300      	movs	r3, #0
 8003720:	60bb      	str	r3, [r7, #8]
 8003722:	4b10      	ldr	r3, [pc, #64]	@ (8003764 <HAL_TIM_MspPostInit+0x68>)
 8003724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003726:	4a0f      	ldr	r2, [pc, #60]	@ (8003764 <HAL_TIM_MspPostInit+0x68>)
 8003728:	f043 0301 	orr.w	r3, r3, #1
 800372c:	6313      	str	r3, [r2, #48]	@ 0x30
 800372e:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <HAL_TIM_MspPostInit+0x68>)
 8003730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	60bb      	str	r3, [r7, #8]
 8003738:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800373a:	2303      	movs	r3, #3
 800373c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800373e:	2302      	movs	r3, #2
 8003740:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003746:	2300      	movs	r3, #0
 8003748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800374a:	2301      	movs	r3, #1
 800374c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800374e:	f107 030c 	add.w	r3, r7, #12
 8003752:	4619      	mov	r1, r3
 8003754:	4804      	ldr	r0, [pc, #16]	@ (8003768 <HAL_TIM_MspPostInit+0x6c>)
 8003756:	f000 fd7d 	bl	8004254 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800375a:	bf00      	nop
 800375c:	3720      	adds	r7, #32
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40023800 	.word	0x40023800
 8003768:	40020000 	.word	0x40020000

0800376c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003770:	bf00      	nop
 8003772:	e7fd      	b.n	8003770 <NMI_Handler+0x4>

08003774 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003778:	bf00      	nop
 800377a:	e7fd      	b.n	8003778 <HardFault_Handler+0x4>

0800377c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003780:	bf00      	nop
 8003782:	e7fd      	b.n	8003780 <MemManage_Handler+0x4>

08003784 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003788:	bf00      	nop
 800378a:	e7fd      	b.n	8003788 <BusFault_Handler+0x4>

0800378c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003790:	bf00      	nop
 8003792:	e7fd      	b.n	8003790 <UsageFault_Handler+0x4>

08003794 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003798:	bf00      	nop
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr

080037a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037a2:	b480      	push	{r7}
 80037a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037a6:	bf00      	nop
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037b4:	bf00      	nop
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037c2:	f000 f8e5 	bl	8003990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037c6:	bf00      	nop
 80037c8:	bd80      	pop	{r7, pc}
	...

080037cc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80037d0:	4802      	ldr	r0, [pc, #8]	@ (80037dc <DMA1_Stream4_IRQHandler+0x10>)
 80037d2:	f000 fb03 	bl	8003ddc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80037d6:	bf00      	nop
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	20000250 	.word	0x20000250

080037e0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80037e4:	4802      	ldr	r0, [pc, #8]	@ (80037f0 <SPI2_IRQHandler+0x10>)
 80037e6:	f005 fd81 	bl	80092ec <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80037ea:	bf00      	nop
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	200001f8 	.word	0x200001f8

080037f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80037f8:	4802      	ldr	r0, [pc, #8]	@ (8003804 <OTG_FS_IRQHandler+0x10>)
 80037fa:	f001 f99d 	bl	8004b38 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80037fe:	bf00      	nop
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	200007a4 	.word	0x200007a4

08003808 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003810:	4a14      	ldr	r2, [pc, #80]	@ (8003864 <_sbrk+0x5c>)
 8003812:	4b15      	ldr	r3, [pc, #84]	@ (8003868 <_sbrk+0x60>)
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800381c:	4b13      	ldr	r3, [pc, #76]	@ (800386c <_sbrk+0x64>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d102      	bne.n	800382a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003824:	4b11      	ldr	r3, [pc, #68]	@ (800386c <_sbrk+0x64>)
 8003826:	4a12      	ldr	r2, [pc, #72]	@ (8003870 <_sbrk+0x68>)
 8003828:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800382a:	4b10      	ldr	r3, [pc, #64]	@ (800386c <_sbrk+0x64>)
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4413      	add	r3, r2
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	429a      	cmp	r2, r3
 8003836:	d207      	bcs.n	8003848 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003838:	f00a fba6 	bl	800df88 <__errno>
 800383c:	4603      	mov	r3, r0
 800383e:	220c      	movs	r2, #12
 8003840:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003842:	f04f 33ff 	mov.w	r3, #4294967295
 8003846:	e009      	b.n	800385c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003848:	4b08      	ldr	r3, [pc, #32]	@ (800386c <_sbrk+0x64>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800384e:	4b07      	ldr	r3, [pc, #28]	@ (800386c <_sbrk+0x64>)
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4413      	add	r3, r2
 8003856:	4a05      	ldr	r2, [pc, #20]	@ (800386c <_sbrk+0x64>)
 8003858:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800385a:	68fb      	ldr	r3, [r7, #12]
}
 800385c:	4618      	mov	r0, r3
 800385e:	3718      	adds	r7, #24
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	20020000 	.word	0x20020000
 8003868:	00000400 	.word	0x00000400
 800386c:	200003c0 	.word	0x200003c0
 8003870:	20000cd0 	.word	0x20000cd0

08003874 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003878:	4b06      	ldr	r3, [pc, #24]	@ (8003894 <SystemInit+0x20>)
 800387a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800387e:	4a05      	ldr	r2, [pc, #20]	@ (8003894 <SystemInit+0x20>)
 8003880:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003884:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003888:	bf00      	nop
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	e000ed00 	.word	0xe000ed00

08003898 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003898:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80038d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800389c:	f7ff ffea 	bl	8003874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038a0:	480c      	ldr	r0, [pc, #48]	@ (80038d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038a2:	490d      	ldr	r1, [pc, #52]	@ (80038d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038a4:	4a0d      	ldr	r2, [pc, #52]	@ (80038dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038a8:	e002      	b.n	80038b0 <LoopCopyDataInit>

080038aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038ae:	3304      	adds	r3, #4

080038b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038b4:	d3f9      	bcc.n	80038aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038b6:	4a0a      	ldr	r2, [pc, #40]	@ (80038e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038b8:	4c0a      	ldr	r4, [pc, #40]	@ (80038e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80038ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038bc:	e001      	b.n	80038c2 <LoopFillZerobss>

080038be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038c0:	3204      	adds	r2, #4

080038c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038c4:	d3fb      	bcc.n	80038be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038c6:	f00a fb65 	bl	800df94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038ca:	f7fe fcd3 	bl	8002274 <main>
  bx  lr    
 80038ce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80038d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038d8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80038dc:	0800f3a8 	.word	0x0800f3a8
  ldr r2, =_sbss
 80038e0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80038e4:	20000ccc 	.word	0x20000ccc

080038e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038e8:	e7fe      	b.n	80038e8 <ADC_IRQHandler>
	...

080038ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80038f0:	4b0e      	ldr	r3, [pc, #56]	@ (800392c <HAL_Init+0x40>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a0d      	ldr	r2, [pc, #52]	@ (800392c <HAL_Init+0x40>)
 80038f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80038fc:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <HAL_Init+0x40>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a0a      	ldr	r2, [pc, #40]	@ (800392c <HAL_Init+0x40>)
 8003902:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003906:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003908:	4b08      	ldr	r3, [pc, #32]	@ (800392c <HAL_Init+0x40>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a07      	ldr	r2, [pc, #28]	@ (800392c <HAL_Init+0x40>)
 800390e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003912:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003914:	2003      	movs	r0, #3
 8003916:	f000 f94f 	bl	8003bb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800391a:	2000      	movs	r0, #0
 800391c:	f000 f808 	bl	8003930 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003920:	f7ff fd1c 	bl	800335c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40023c00 	.word	0x40023c00

08003930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003938:	4b12      	ldr	r3, [pc, #72]	@ (8003984 <HAL_InitTick+0x54>)
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	4b12      	ldr	r3, [pc, #72]	@ (8003988 <HAL_InitTick+0x58>)
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	4619      	mov	r1, r3
 8003942:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003946:	fbb3 f3f1 	udiv	r3, r3, r1
 800394a:	fbb2 f3f3 	udiv	r3, r2, r3
 800394e:	4618      	mov	r0, r3
 8003950:	f000 f967 	bl	8003c22 <HAL_SYSTICK_Config>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e00e      	b.n	800397c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b0f      	cmp	r3, #15
 8003962:	d80a      	bhi.n	800397a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003964:	2200      	movs	r2, #0
 8003966:	6879      	ldr	r1, [r7, #4]
 8003968:	f04f 30ff 	mov.w	r0, #4294967295
 800396c:	f000 f92f 	bl	8003bce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003970:	4a06      	ldr	r2, [pc, #24]	@ (800398c <HAL_InitTick+0x5c>)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003976:	2300      	movs	r3, #0
 8003978:	e000      	b.n	800397c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
}
 800397c:	4618      	mov	r0, r3
 800397e:	3708      	adds	r7, #8
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	20000004 	.word	0x20000004
 8003988:	2000000c 	.word	0x2000000c
 800398c:	20000008 	.word	0x20000008

08003990 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003994:	4b06      	ldr	r3, [pc, #24]	@ (80039b0 <HAL_IncTick+0x20>)
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	461a      	mov	r2, r3
 800399a:	4b06      	ldr	r3, [pc, #24]	@ (80039b4 <HAL_IncTick+0x24>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4413      	add	r3, r2
 80039a0:	4a04      	ldr	r2, [pc, #16]	@ (80039b4 <HAL_IncTick+0x24>)
 80039a2:	6013      	str	r3, [r2, #0]
}
 80039a4:	bf00      	nop
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	2000000c 	.word	0x2000000c
 80039b4:	200003c4 	.word	0x200003c4

080039b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
  return uwTick;
 80039bc:	4b03      	ldr	r3, [pc, #12]	@ (80039cc <HAL_GetTick+0x14>)
 80039be:	681b      	ldr	r3, [r3, #0]
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	46bd      	mov	sp, r7
 80039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	200003c4 	.word	0x200003c4

080039d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039d8:	f7ff ffee 	bl	80039b8 <HAL_GetTick>
 80039dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e8:	d005      	beq.n	80039f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003a14 <HAL_Delay+0x44>)
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	461a      	mov	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	4413      	add	r3, r2
 80039f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039f6:	bf00      	nop
 80039f8:	f7ff ffde 	bl	80039b8 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	68fa      	ldr	r2, [r7, #12]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d8f7      	bhi.n	80039f8 <HAL_Delay+0x28>
  {
  }
}
 8003a08:	bf00      	nop
 8003a0a:	bf00      	nop
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	2000000c 	.word	0x2000000c

08003a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b085      	sub	sp, #20
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f003 0307 	and.w	r3, r3, #7
 8003a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a28:	4b0c      	ldr	r3, [pc, #48]	@ (8003a5c <__NVIC_SetPriorityGrouping+0x44>)
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a34:	4013      	ands	r3, r2
 8003a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a4a:	4a04      	ldr	r2, [pc, #16]	@ (8003a5c <__NVIC_SetPriorityGrouping+0x44>)
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	60d3      	str	r3, [r2, #12]
}
 8003a50:	bf00      	nop
 8003a52:	3714      	adds	r7, #20
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr
 8003a5c:	e000ed00 	.word	0xe000ed00

08003a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a60:	b480      	push	{r7}
 8003a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a64:	4b04      	ldr	r3, [pc, #16]	@ (8003a78 <__NVIC_GetPriorityGrouping+0x18>)
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	0a1b      	lsrs	r3, r3, #8
 8003a6a:	f003 0307 	and.w	r3, r3, #7
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr
 8003a78:	e000ed00 	.word	0xe000ed00

08003a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	4603      	mov	r3, r0
 8003a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	db0b      	blt.n	8003aa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a8e:	79fb      	ldrb	r3, [r7, #7]
 8003a90:	f003 021f 	and.w	r2, r3, #31
 8003a94:	4907      	ldr	r1, [pc, #28]	@ (8003ab4 <__NVIC_EnableIRQ+0x38>)
 8003a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a9a:	095b      	lsrs	r3, r3, #5
 8003a9c:	2001      	movs	r0, #1
 8003a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003aa6:	bf00      	nop
 8003aa8:	370c      	adds	r7, #12
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	e000e100 	.word	0xe000e100

08003ab8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	4603      	mov	r3, r0
 8003ac0:	6039      	str	r1, [r7, #0]
 8003ac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	db0a      	blt.n	8003ae2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	b2da      	uxtb	r2, r3
 8003ad0:	490c      	ldr	r1, [pc, #48]	@ (8003b04 <__NVIC_SetPriority+0x4c>)
 8003ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad6:	0112      	lsls	r2, r2, #4
 8003ad8:	b2d2      	uxtb	r2, r2
 8003ada:	440b      	add	r3, r1
 8003adc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ae0:	e00a      	b.n	8003af8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	b2da      	uxtb	r2, r3
 8003ae6:	4908      	ldr	r1, [pc, #32]	@ (8003b08 <__NVIC_SetPriority+0x50>)
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	f003 030f 	and.w	r3, r3, #15
 8003aee:	3b04      	subs	r3, #4
 8003af0:	0112      	lsls	r2, r2, #4
 8003af2:	b2d2      	uxtb	r2, r2
 8003af4:	440b      	add	r3, r1
 8003af6:	761a      	strb	r2, [r3, #24]
}
 8003af8:	bf00      	nop
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	e000e100 	.word	0xe000e100
 8003b08:	e000ed00 	.word	0xe000ed00

08003b0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b089      	sub	sp, #36	@ 0x24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f003 0307 	and.w	r3, r3, #7
 8003b1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	f1c3 0307 	rsb	r3, r3, #7
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	bf28      	it	cs
 8003b2a:	2304      	movcs	r3, #4
 8003b2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	3304      	adds	r3, #4
 8003b32:	2b06      	cmp	r3, #6
 8003b34:	d902      	bls.n	8003b3c <NVIC_EncodePriority+0x30>
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	3b03      	subs	r3, #3
 8003b3a:	e000      	b.n	8003b3e <NVIC_EncodePriority+0x32>
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b40:	f04f 32ff 	mov.w	r2, #4294967295
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4a:	43da      	mvns	r2, r3
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	401a      	ands	r2, r3
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b54:	f04f 31ff 	mov.w	r1, #4294967295
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b5e:	43d9      	mvns	r1, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b64:	4313      	orrs	r3, r2
         );
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3724      	adds	r7, #36	@ 0x24
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
	...

08003b74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b84:	d301      	bcc.n	8003b8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b86:	2301      	movs	r3, #1
 8003b88:	e00f      	b.n	8003baa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8003bb4 <SysTick_Config+0x40>)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b92:	210f      	movs	r1, #15
 8003b94:	f04f 30ff 	mov.w	r0, #4294967295
 8003b98:	f7ff ff8e 	bl	8003ab8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b9c:	4b05      	ldr	r3, [pc, #20]	@ (8003bb4 <SysTick_Config+0x40>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ba2:	4b04      	ldr	r3, [pc, #16]	@ (8003bb4 <SysTick_Config+0x40>)
 8003ba4:	2207      	movs	r2, #7
 8003ba6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3708      	adds	r7, #8
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	e000e010 	.word	0xe000e010

08003bb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f7ff ff29 	bl	8003a18 <__NVIC_SetPriorityGrouping>
}
 8003bc6:	bf00      	nop
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b086      	sub	sp, #24
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	60b9      	str	r1, [r7, #8]
 8003bd8:	607a      	str	r2, [r7, #4]
 8003bda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003be0:	f7ff ff3e 	bl	8003a60 <__NVIC_GetPriorityGrouping>
 8003be4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	68b9      	ldr	r1, [r7, #8]
 8003bea:	6978      	ldr	r0, [r7, #20]
 8003bec:	f7ff ff8e 	bl	8003b0c <NVIC_EncodePriority>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bf6:	4611      	mov	r1, r2
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff ff5d 	bl	8003ab8 <__NVIC_SetPriority>
}
 8003bfe:	bf00      	nop
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7ff ff31 	bl	8003a7c <__NVIC_EnableIRQ>
}
 8003c1a:	bf00      	nop
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b082      	sub	sp, #8
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7ff ffa2 	bl	8003b74 <SysTick_Config>
 8003c30:	4603      	mov	r3, r0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
	...

08003c3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c48:	f7ff feb6 	bl	80039b8 <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d101      	bne.n	8003c58 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e099      	b.n	8003d8c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 0201 	bic.w	r2, r2, #1
 8003c76:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c78:	e00f      	b.n	8003c9a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c7a:	f7ff fe9d 	bl	80039b8 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b05      	cmp	r3, #5
 8003c86:	d908      	bls.n	8003c9a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2220      	movs	r2, #32
 8003c8c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2203      	movs	r2, #3
 8003c92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e078      	b.n	8003d8c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0301 	and.w	r3, r3, #1
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1e8      	bne.n	8003c7a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003cb0:	697a      	ldr	r2, [r7, #20]
 8003cb2:	4b38      	ldr	r3, [pc, #224]	@ (8003d94 <HAL_DMA_Init+0x158>)
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a1b      	ldr	r3, [r3, #32]
 8003ce4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf0:	2b04      	cmp	r3, #4
 8003cf2:	d107      	bne.n	8003d04 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	f023 0307 	bic.w	r3, r3, #7
 8003d1a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d20:	697a      	ldr	r2, [r7, #20]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2a:	2b04      	cmp	r3, #4
 8003d2c:	d117      	bne.n	8003d5e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d32:	697a      	ldr	r2, [r7, #20]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00e      	beq.n	8003d5e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f000 fa0b 	bl	800415c <DMA_CheckFifoParam>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d008      	beq.n	8003d5e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2240      	movs	r2, #64	@ 0x40
 8003d50:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e016      	b.n	8003d8c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 f9c2 	bl	80040f0 <DMA_CalcBaseAndBitshift>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d74:	223f      	movs	r2, #63	@ 0x3f
 8003d76:	409a      	lsls	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3718      	adds	r7, #24
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	f010803f 	.word	0xf010803f

08003d98 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d004      	beq.n	8003db6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2280      	movs	r2, #128	@ 0x80
 8003db0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e00c      	b.n	8003dd0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2205      	movs	r2, #5
 8003dba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0201 	bic.w	r2, r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b086      	sub	sp, #24
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003de8:	4b8e      	ldr	r3, [pc, #568]	@ (8004024 <HAL_DMA_IRQHandler+0x248>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a8e      	ldr	r2, [pc, #568]	@ (8004028 <HAL_DMA_IRQHandler+0x24c>)
 8003dee:	fba2 2303 	umull	r2, r3, r2, r3
 8003df2:	0a9b      	lsrs	r3, r3, #10
 8003df4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dfa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e06:	2208      	movs	r2, #8
 8003e08:	409a      	lsls	r2, r3
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d01a      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0304 	and.w	r3, r3, #4
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d013      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f022 0204 	bic.w	r2, r2, #4
 8003e2e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e34:	2208      	movs	r2, #8
 8003e36:	409a      	lsls	r2, r3
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e40:	f043 0201 	orr.w	r2, r3, #1
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	409a      	lsls	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	4013      	ands	r3, r2
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d012      	beq.n	8003e7e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00b      	beq.n	8003e7e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	409a      	lsls	r2, r3
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e76:	f043 0202 	orr.w	r2, r3, #2
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e82:	2204      	movs	r2, #4
 8003e84:	409a      	lsls	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d012      	beq.n	8003eb4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d00b      	beq.n	8003eb4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea0:	2204      	movs	r2, #4
 8003ea2:	409a      	lsls	r2, r3
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eac:	f043 0204 	orr.w	r2, r3, #4
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb8:	2210      	movs	r2, #16
 8003eba:	409a      	lsls	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d043      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0308 	and.w	r3, r3, #8
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d03c      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed6:	2210      	movs	r2, #16
 8003ed8:	409a      	lsls	r2, r3
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d018      	beq.n	8003f1e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d108      	bne.n	8003f0c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d024      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	4798      	blx	r3
 8003f0a:	e01f      	b.n	8003f4c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d01b      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	4798      	blx	r3
 8003f1c:	e016      	b.n	8003f4c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d107      	bne.n	8003f3c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f022 0208 	bic.w	r2, r2, #8
 8003f3a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f50:	2220      	movs	r2, #32
 8003f52:	409a      	lsls	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	4013      	ands	r3, r2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f000 808f 	beq.w	800407c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0310 	and.w	r3, r3, #16
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	f000 8087 	beq.w	800407c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f72:	2220      	movs	r2, #32
 8003f74:	409a      	lsls	r2, r3
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b05      	cmp	r3, #5
 8003f84:	d136      	bne.n	8003ff4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f022 0216 	bic.w	r2, r2, #22
 8003f94:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695a      	ldr	r2, [r3, #20]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003fa4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d103      	bne.n	8003fb6 <HAL_DMA_IRQHandler+0x1da>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d007      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 0208 	bic.w	r2, r2, #8
 8003fc4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fca:	223f      	movs	r2, #63	@ 0x3f
 8003fcc:	409a      	lsls	r2, r3
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d07e      	beq.n	80040e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	4798      	blx	r3
        }
        return;
 8003ff2:	e079      	b.n	80040e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d01d      	beq.n	800403e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d10d      	bne.n	800402c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004014:	2b00      	cmp	r3, #0
 8004016:	d031      	beq.n	800407c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	4798      	blx	r3
 8004020:	e02c      	b.n	800407c <HAL_DMA_IRQHandler+0x2a0>
 8004022:	bf00      	nop
 8004024:	20000004 	.word	0x20000004
 8004028:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004030:	2b00      	cmp	r3, #0
 8004032:	d023      	beq.n	800407c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	4798      	blx	r3
 800403c:	e01e      	b.n	800407c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004048:	2b00      	cmp	r3, #0
 800404a:	d10f      	bne.n	800406c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0210 	bic.w	r2, r2, #16
 800405a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004070:	2b00      	cmp	r3, #0
 8004072:	d003      	beq.n	800407c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004080:	2b00      	cmp	r3, #0
 8004082:	d032      	beq.n	80040ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	2b00      	cmp	r3, #0
 800408e:	d022      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2205      	movs	r2, #5
 8004094:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0201 	bic.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	3301      	adds	r3, #1
 80040ac:	60bb      	str	r3, [r7, #8]
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d307      	bcc.n	80040c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1f2      	bne.n	80040a8 <HAL_DMA_IRQHandler+0x2cc>
 80040c2:	e000      	b.n	80040c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80040c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d005      	beq.n	80040ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	4798      	blx	r3
 80040e6:	e000      	b.n	80040ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80040e8:	bf00      	nop
    }
  }
}
 80040ea:	3718      	adds	r7, #24
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	3b10      	subs	r3, #16
 8004100:	4a14      	ldr	r2, [pc, #80]	@ (8004154 <DMA_CalcBaseAndBitshift+0x64>)
 8004102:	fba2 2303 	umull	r2, r3, r2, r3
 8004106:	091b      	lsrs	r3, r3, #4
 8004108:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800410a:	4a13      	ldr	r2, [pc, #76]	@ (8004158 <DMA_CalcBaseAndBitshift+0x68>)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	4413      	add	r3, r2
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	461a      	mov	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2b03      	cmp	r3, #3
 800411c:	d909      	bls.n	8004132 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004126:	f023 0303 	bic.w	r3, r3, #3
 800412a:	1d1a      	adds	r2, r3, #4
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004130:	e007      	b.n	8004142 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800413a:	f023 0303 	bic.w	r3, r3, #3
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004146:	4618      	mov	r0, r3
 8004148:	3714      	adds	r7, #20
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	aaaaaaab 	.word	0xaaaaaaab
 8004158:	0800f1b4 	.word	0x0800f1b4

0800415c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004164:	2300      	movs	r3, #0
 8004166:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d11f      	bne.n	80041b6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	2b03      	cmp	r3, #3
 800417a:	d856      	bhi.n	800422a <DMA_CheckFifoParam+0xce>
 800417c:	a201      	add	r2, pc, #4	@ (adr r2, 8004184 <DMA_CheckFifoParam+0x28>)
 800417e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004182:	bf00      	nop
 8004184:	08004195 	.word	0x08004195
 8004188:	080041a7 	.word	0x080041a7
 800418c:	08004195 	.word	0x08004195
 8004190:	0800422b 	.word	0x0800422b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004198:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d046      	beq.n	800422e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041a4:	e043      	b.n	800422e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041aa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041ae:	d140      	bne.n	8004232 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041b4:	e03d      	b.n	8004232 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041be:	d121      	bne.n	8004204 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	2b03      	cmp	r3, #3
 80041c4:	d837      	bhi.n	8004236 <DMA_CheckFifoParam+0xda>
 80041c6:	a201      	add	r2, pc, #4	@ (adr r2, 80041cc <DMA_CheckFifoParam+0x70>)
 80041c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041cc:	080041dd 	.word	0x080041dd
 80041d0:	080041e3 	.word	0x080041e3
 80041d4:	080041dd 	.word	0x080041dd
 80041d8:	080041f5 	.word	0x080041f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	73fb      	strb	r3, [r7, #15]
      break;
 80041e0:	e030      	b.n	8004244 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d025      	beq.n	800423a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041f2:	e022      	b.n	800423a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041fc:	d11f      	bne.n	800423e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004202:	e01c      	b.n	800423e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	2b02      	cmp	r3, #2
 8004208:	d903      	bls.n	8004212 <DMA_CheckFifoParam+0xb6>
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	2b03      	cmp	r3, #3
 800420e:	d003      	beq.n	8004218 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004210:	e018      	b.n	8004244 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	73fb      	strb	r3, [r7, #15]
      break;
 8004216:	e015      	b.n	8004244 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00e      	beq.n	8004242 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	73fb      	strb	r3, [r7, #15]
      break;
 8004228:	e00b      	b.n	8004242 <DMA_CheckFifoParam+0xe6>
      break;
 800422a:	bf00      	nop
 800422c:	e00a      	b.n	8004244 <DMA_CheckFifoParam+0xe8>
      break;
 800422e:	bf00      	nop
 8004230:	e008      	b.n	8004244 <DMA_CheckFifoParam+0xe8>
      break;
 8004232:	bf00      	nop
 8004234:	e006      	b.n	8004244 <DMA_CheckFifoParam+0xe8>
      break;
 8004236:	bf00      	nop
 8004238:	e004      	b.n	8004244 <DMA_CheckFifoParam+0xe8>
      break;
 800423a:	bf00      	nop
 800423c:	e002      	b.n	8004244 <DMA_CheckFifoParam+0xe8>
      break;   
 800423e:	bf00      	nop
 8004240:	e000      	b.n	8004244 <DMA_CheckFifoParam+0xe8>
      break;
 8004242:	bf00      	nop
    }
  } 
  
  return status; 
 8004244:	7bfb      	ldrb	r3, [r7, #15]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3714      	adds	r7, #20
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop

08004254 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004254:	b480      	push	{r7}
 8004256:	b089      	sub	sp, #36	@ 0x24
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800425e:	2300      	movs	r3, #0
 8004260:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004262:	2300      	movs	r3, #0
 8004264:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004266:	2300      	movs	r3, #0
 8004268:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800426a:	2300      	movs	r3, #0
 800426c:	61fb      	str	r3, [r7, #28]
 800426e:	e16b      	b.n	8004548 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004270:	2201      	movs	r2, #1
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	fa02 f303 	lsl.w	r3, r2, r3
 8004278:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	697a      	ldr	r2, [r7, #20]
 8004280:	4013      	ands	r3, r2
 8004282:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	429a      	cmp	r2, r3
 800428a:	f040 815a 	bne.w	8004542 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f003 0303 	and.w	r3, r3, #3
 8004296:	2b01      	cmp	r3, #1
 8004298:	d005      	beq.n	80042a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d130      	bne.n	8004308 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	2203      	movs	r2, #3
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	43db      	mvns	r3, r3
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	4013      	ands	r3, r2
 80042bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	68da      	ldr	r2, [r3, #12]
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	69ba      	ldr	r2, [r7, #24]
 80042d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042dc:	2201      	movs	r2, #1
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	fa02 f303 	lsl.w	r3, r2, r3
 80042e4:	43db      	mvns	r3, r3
 80042e6:	69ba      	ldr	r2, [r7, #24]
 80042e8:	4013      	ands	r3, r2
 80042ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	091b      	lsrs	r3, r3, #4
 80042f2:	f003 0201 	and.w	r2, r3, #1
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	fa02 f303 	lsl.w	r3, r2, r3
 80042fc:	69ba      	ldr	r2, [r7, #24]
 80042fe:	4313      	orrs	r3, r2
 8004300:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	69ba      	ldr	r2, [r7, #24]
 8004306:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f003 0303 	and.w	r3, r3, #3
 8004310:	2b03      	cmp	r3, #3
 8004312:	d017      	beq.n	8004344 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	2203      	movs	r2, #3
 8004320:	fa02 f303 	lsl.w	r3, r2, r3
 8004324:	43db      	mvns	r3, r3
 8004326:	69ba      	ldr	r2, [r7, #24]
 8004328:	4013      	ands	r3, r2
 800432a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	005b      	lsls	r3, r3, #1
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	4313      	orrs	r3, r2
 800433c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	69ba      	ldr	r2, [r7, #24]
 8004342:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f003 0303 	and.w	r3, r3, #3
 800434c:	2b02      	cmp	r3, #2
 800434e:	d123      	bne.n	8004398 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	08da      	lsrs	r2, r3, #3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	3208      	adds	r2, #8
 8004358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800435c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	f003 0307 	and.w	r3, r3, #7
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	220f      	movs	r2, #15
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	43db      	mvns	r3, r3
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	4013      	ands	r3, r2
 8004372:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	691a      	ldr	r2, [r3, #16]
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	fa02 f303 	lsl.w	r3, r2, r3
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	4313      	orrs	r3, r2
 8004388:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	08da      	lsrs	r2, r3, #3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	3208      	adds	r2, #8
 8004392:	69b9      	ldr	r1, [r7, #24]
 8004394:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	2203      	movs	r2, #3
 80043a4:	fa02 f303 	lsl.w	r3, r2, r3
 80043a8:	43db      	mvns	r3, r3
 80043aa:	69ba      	ldr	r2, [r7, #24]
 80043ac:	4013      	ands	r3, r2
 80043ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f003 0203 	and.w	r2, r3, #3
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f000 80b4 	beq.w	8004542 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043da:	2300      	movs	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	4b60      	ldr	r3, [pc, #384]	@ (8004560 <HAL_GPIO_Init+0x30c>)
 80043e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e2:	4a5f      	ldr	r2, [pc, #380]	@ (8004560 <HAL_GPIO_Init+0x30c>)
 80043e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80043ea:	4b5d      	ldr	r3, [pc, #372]	@ (8004560 <HAL_GPIO_Init+0x30c>)
 80043ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043f2:	60fb      	str	r3, [r7, #12]
 80043f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043f6:	4a5b      	ldr	r2, [pc, #364]	@ (8004564 <HAL_GPIO_Init+0x310>)
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	089b      	lsrs	r3, r3, #2
 80043fc:	3302      	adds	r3, #2
 80043fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004402:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	220f      	movs	r2, #15
 800440e:	fa02 f303 	lsl.w	r3, r2, r3
 8004412:	43db      	mvns	r3, r3
 8004414:	69ba      	ldr	r2, [r7, #24]
 8004416:	4013      	ands	r3, r2
 8004418:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a52      	ldr	r2, [pc, #328]	@ (8004568 <HAL_GPIO_Init+0x314>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d02b      	beq.n	800447a <HAL_GPIO_Init+0x226>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a51      	ldr	r2, [pc, #324]	@ (800456c <HAL_GPIO_Init+0x318>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d025      	beq.n	8004476 <HAL_GPIO_Init+0x222>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a50      	ldr	r2, [pc, #320]	@ (8004570 <HAL_GPIO_Init+0x31c>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d01f      	beq.n	8004472 <HAL_GPIO_Init+0x21e>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a4f      	ldr	r2, [pc, #316]	@ (8004574 <HAL_GPIO_Init+0x320>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d019      	beq.n	800446e <HAL_GPIO_Init+0x21a>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a4e      	ldr	r2, [pc, #312]	@ (8004578 <HAL_GPIO_Init+0x324>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d013      	beq.n	800446a <HAL_GPIO_Init+0x216>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a4d      	ldr	r2, [pc, #308]	@ (800457c <HAL_GPIO_Init+0x328>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d00d      	beq.n	8004466 <HAL_GPIO_Init+0x212>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a4c      	ldr	r2, [pc, #304]	@ (8004580 <HAL_GPIO_Init+0x32c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d007      	beq.n	8004462 <HAL_GPIO_Init+0x20e>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a4b      	ldr	r2, [pc, #300]	@ (8004584 <HAL_GPIO_Init+0x330>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d101      	bne.n	800445e <HAL_GPIO_Init+0x20a>
 800445a:	2307      	movs	r3, #7
 800445c:	e00e      	b.n	800447c <HAL_GPIO_Init+0x228>
 800445e:	2308      	movs	r3, #8
 8004460:	e00c      	b.n	800447c <HAL_GPIO_Init+0x228>
 8004462:	2306      	movs	r3, #6
 8004464:	e00a      	b.n	800447c <HAL_GPIO_Init+0x228>
 8004466:	2305      	movs	r3, #5
 8004468:	e008      	b.n	800447c <HAL_GPIO_Init+0x228>
 800446a:	2304      	movs	r3, #4
 800446c:	e006      	b.n	800447c <HAL_GPIO_Init+0x228>
 800446e:	2303      	movs	r3, #3
 8004470:	e004      	b.n	800447c <HAL_GPIO_Init+0x228>
 8004472:	2302      	movs	r3, #2
 8004474:	e002      	b.n	800447c <HAL_GPIO_Init+0x228>
 8004476:	2301      	movs	r3, #1
 8004478:	e000      	b.n	800447c <HAL_GPIO_Init+0x228>
 800447a:	2300      	movs	r3, #0
 800447c:	69fa      	ldr	r2, [r7, #28]
 800447e:	f002 0203 	and.w	r2, r2, #3
 8004482:	0092      	lsls	r2, r2, #2
 8004484:	4093      	lsls	r3, r2
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4313      	orrs	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800448c:	4935      	ldr	r1, [pc, #212]	@ (8004564 <HAL_GPIO_Init+0x310>)
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	089b      	lsrs	r3, r3, #2
 8004492:	3302      	adds	r3, #2
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800449a:	4b3b      	ldr	r3, [pc, #236]	@ (8004588 <HAL_GPIO_Init+0x334>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	43db      	mvns	r3, r3
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	4013      	ands	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044be:	4a32      	ldr	r2, [pc, #200]	@ (8004588 <HAL_GPIO_Init+0x334>)
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044c4:	4b30      	ldr	r3, [pc, #192]	@ (8004588 <HAL_GPIO_Init+0x334>)
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	43db      	mvns	r3, r3
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	4013      	ands	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d003      	beq.n	80044e8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044e8:	4a27      	ldr	r2, [pc, #156]	@ (8004588 <HAL_GPIO_Init+0x334>)
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80044ee:	4b26      	ldr	r3, [pc, #152]	@ (8004588 <HAL_GPIO_Init+0x334>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	43db      	mvns	r3, r3
 80044f8:	69ba      	ldr	r2, [r7, #24]
 80044fa:	4013      	ands	r3, r2
 80044fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d003      	beq.n	8004512 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800450a:	69ba      	ldr	r2, [r7, #24]
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	4313      	orrs	r3, r2
 8004510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004512:	4a1d      	ldr	r2, [pc, #116]	@ (8004588 <HAL_GPIO_Init+0x334>)
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004518:	4b1b      	ldr	r3, [pc, #108]	@ (8004588 <HAL_GPIO_Init+0x334>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	43db      	mvns	r3, r3
 8004522:	69ba      	ldr	r2, [r7, #24]
 8004524:	4013      	ands	r3, r2
 8004526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d003      	beq.n	800453c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004534:	69ba      	ldr	r2, [r7, #24]
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	4313      	orrs	r3, r2
 800453a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800453c:	4a12      	ldr	r2, [pc, #72]	@ (8004588 <HAL_GPIO_Init+0x334>)
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	3301      	adds	r3, #1
 8004546:	61fb      	str	r3, [r7, #28]
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	2b0f      	cmp	r3, #15
 800454c:	f67f ae90 	bls.w	8004270 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004550:	bf00      	nop
 8004552:	bf00      	nop
 8004554:	3724      	adds	r7, #36	@ 0x24
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	40023800 	.word	0x40023800
 8004564:	40013800 	.word	0x40013800
 8004568:	40020000 	.word	0x40020000
 800456c:	40020400 	.word	0x40020400
 8004570:	40020800 	.word	0x40020800
 8004574:	40020c00 	.word	0x40020c00
 8004578:	40021000 	.word	0x40021000
 800457c:	40021400 	.word	0x40021400
 8004580:	40021800 	.word	0x40021800
 8004584:	40021c00 	.word	0x40021c00
 8004588:	40013c00 	.word	0x40013c00

0800458c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	460b      	mov	r3, r1
 8004596:	807b      	strh	r3, [r7, #2]
 8004598:	4613      	mov	r3, r2
 800459a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800459c:	787b      	ldrb	r3, [r7, #1]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d003      	beq.n	80045aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045a2:	887a      	ldrh	r2, [r7, #2]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045a8:	e003      	b.n	80045b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045aa:	887b      	ldrh	r3, [r7, #2]
 80045ac:	041a      	lsls	r2, r3, #16
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	619a      	str	r2, [r3, #24]
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b086      	sub	sp, #24
 80045c2:	af02      	add	r7, sp, #8
 80045c4:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e059      	b.n	8004684 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d106      	bne.n	80045f0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f009 f95c 	bl	800d8a8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2203      	movs	r2, #3
 80045f4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045fe:	d102      	bne.n	8004606 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4618      	mov	r0, r3
 800460c:	f005 ff69 	bl	800a4e2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6818      	ldr	r0, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	7c1a      	ldrb	r2, [r3, #16]
 8004618:	f88d 2000 	strb.w	r2, [sp]
 800461c:	3304      	adds	r3, #4
 800461e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004620:	f005 feea 	bl	800a3f8 <USB_CoreInit>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d005      	beq.n	8004636 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2202      	movs	r2, #2
 800462e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e026      	b.n	8004684 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2101      	movs	r1, #1
 800463c:	4618      	mov	r0, r3
 800463e:	f005 ff61 	bl	800a504 <USB_SetCurrentMode>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2202      	movs	r2, #2
 800464c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e017      	b.n	8004684 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6818      	ldr	r0, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	7c1a      	ldrb	r2, [r3, #16]
 800465c:	f88d 2000 	strb.w	r2, [sp]
 8004660:	3304      	adds	r3, #4
 8004662:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004664:	f006 f90a 	bl	800a87c <USB_HostInit>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d005      	beq.n	800467a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2202      	movs	r2, #2
 8004672:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e004      	b.n	8004684 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2201      	movs	r2, #1
 800467e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8004682:	2300      	movs	r3, #0
}
 8004684:	4618      	mov	r0, r3
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800468c:	b590      	push	{r4, r7, lr}
 800468e:	b08b      	sub	sp, #44	@ 0x2c
 8004690:	af04      	add	r7, sp, #16
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	4608      	mov	r0, r1
 8004696:	4611      	mov	r1, r2
 8004698:	461a      	mov	r2, r3
 800469a:	4603      	mov	r3, r0
 800469c:	70fb      	strb	r3, [r7, #3]
 800469e:	460b      	mov	r3, r1
 80046a0:	70bb      	strb	r3, [r7, #2]
 80046a2:	4613      	mov	r3, r2
 80046a4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80046a6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80046a8:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d101      	bne.n	80046b8 <HAL_HCD_HC_Init+0x2c>
 80046b4:	2302      	movs	r3, #2
 80046b6:	e09d      	b.n	80047f4 <HAL_HCD_HC_Init+0x168>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80046c0:	78fa      	ldrb	r2, [r7, #3]
 80046c2:	6879      	ldr	r1, [r7, #4]
 80046c4:	4613      	mov	r3, r2
 80046c6:	011b      	lsls	r3, r3, #4
 80046c8:	1a9b      	subs	r3, r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	440b      	add	r3, r1
 80046ce:	3319      	adds	r3, #25
 80046d0:	2200      	movs	r2, #0
 80046d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80046d4:	78fa      	ldrb	r2, [r7, #3]
 80046d6:	6879      	ldr	r1, [r7, #4]
 80046d8:	4613      	mov	r3, r2
 80046da:	011b      	lsls	r3, r3, #4
 80046dc:	1a9b      	subs	r3, r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	440b      	add	r3, r1
 80046e2:	3314      	adds	r3, #20
 80046e4:	787a      	ldrb	r2, [r7, #1]
 80046e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80046e8:	78fa      	ldrb	r2, [r7, #3]
 80046ea:	6879      	ldr	r1, [r7, #4]
 80046ec:	4613      	mov	r3, r2
 80046ee:	011b      	lsls	r3, r3, #4
 80046f0:	1a9b      	subs	r3, r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	440b      	add	r3, r1
 80046f6:	3315      	adds	r3, #21
 80046f8:	78fa      	ldrb	r2, [r7, #3]
 80046fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80046fc:	78fa      	ldrb	r2, [r7, #3]
 80046fe:	6879      	ldr	r1, [r7, #4]
 8004700:	4613      	mov	r3, r2
 8004702:	011b      	lsls	r3, r3, #4
 8004704:	1a9b      	subs	r3, r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	440b      	add	r3, r1
 800470a:	3326      	adds	r3, #38	@ 0x26
 800470c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8004710:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004712:	78fa      	ldrb	r2, [r7, #3]
 8004714:	78bb      	ldrb	r3, [r7, #2]
 8004716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800471a:	b2d8      	uxtb	r0, r3
 800471c:	6879      	ldr	r1, [r7, #4]
 800471e:	4613      	mov	r3, r2
 8004720:	011b      	lsls	r3, r3, #4
 8004722:	1a9b      	subs	r3, r3, r2
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	440b      	add	r3, r1
 8004728:	3316      	adds	r3, #22
 800472a:	4602      	mov	r2, r0
 800472c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800472e:	78fb      	ldrb	r3, [r7, #3]
 8004730:	4619      	mov	r1, r3
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 fba4 	bl	8004e80 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8004738:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800473c:	2b00      	cmp	r3, #0
 800473e:	da0a      	bge.n	8004756 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8004740:	78fa      	ldrb	r2, [r7, #3]
 8004742:	6879      	ldr	r1, [r7, #4]
 8004744:	4613      	mov	r3, r2
 8004746:	011b      	lsls	r3, r3, #4
 8004748:	1a9b      	subs	r3, r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	440b      	add	r3, r1
 800474e:	3317      	adds	r3, #23
 8004750:	2201      	movs	r2, #1
 8004752:	701a      	strb	r2, [r3, #0]
 8004754:	e009      	b.n	800476a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004756:	78fa      	ldrb	r2, [r7, #3]
 8004758:	6879      	ldr	r1, [r7, #4]
 800475a:	4613      	mov	r3, r2
 800475c:	011b      	lsls	r3, r3, #4
 800475e:	1a9b      	subs	r3, r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	440b      	add	r3, r1
 8004764:	3317      	adds	r3, #23
 8004766:	2200      	movs	r2, #0
 8004768:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f006 f9e8 	bl	800ab44 <USB_GetHostSpeed>
 8004774:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8004776:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800477a:	2b01      	cmp	r3, #1
 800477c:	d10b      	bne.n	8004796 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800477e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004782:	2b01      	cmp	r3, #1
 8004784:	d107      	bne.n	8004796 <HAL_HCD_HC_Init+0x10a>
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d104      	bne.n	8004796 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	2bbc      	cmp	r3, #188	@ 0xbc
 8004790:	d901      	bls.n	8004796 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8004792:	23bc      	movs	r3, #188	@ 0xbc
 8004794:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8004796:	78fa      	ldrb	r2, [r7, #3]
 8004798:	6879      	ldr	r1, [r7, #4]
 800479a:	4613      	mov	r3, r2
 800479c:	011b      	lsls	r3, r3, #4
 800479e:	1a9b      	subs	r3, r3, r2
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	440b      	add	r3, r1
 80047a4:	3318      	adds	r3, #24
 80047a6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80047aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80047ac:	78fa      	ldrb	r2, [r7, #3]
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	b298      	uxth	r0, r3
 80047b2:	6879      	ldr	r1, [r7, #4]
 80047b4:	4613      	mov	r3, r2
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	1a9b      	subs	r3, r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	440b      	add	r3, r1
 80047be:	3328      	adds	r3, #40	@ 0x28
 80047c0:	4602      	mov	r2, r0
 80047c2:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6818      	ldr	r0, [r3, #0]
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	787c      	ldrb	r4, [r7, #1]
 80047ce:	78ba      	ldrb	r2, [r7, #2]
 80047d0:	78f9      	ldrb	r1, [r7, #3]
 80047d2:	9302      	str	r3, [sp, #8]
 80047d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80047d8:	9301      	str	r3, [sp, #4]
 80047da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80047de:	9300      	str	r3, [sp, #0]
 80047e0:	4623      	mov	r3, r4
 80047e2:	f006 f9d7 	bl	800ab94 <USB_HC_Init>
 80047e6:	4603      	mov	r3, r0
 80047e8:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80047f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	371c      	adds	r7, #28
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd90      	pop	{r4, r7, pc}

080047fc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	4608      	mov	r0, r1
 8004806:	4611      	mov	r1, r2
 8004808:	461a      	mov	r2, r3
 800480a:	4603      	mov	r3, r0
 800480c:	70fb      	strb	r3, [r7, #3]
 800480e:	460b      	mov	r3, r1
 8004810:	70bb      	strb	r3, [r7, #2]
 8004812:	4613      	mov	r3, r2
 8004814:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8004816:	78fa      	ldrb	r2, [r7, #3]
 8004818:	6879      	ldr	r1, [r7, #4]
 800481a:	4613      	mov	r3, r2
 800481c:	011b      	lsls	r3, r3, #4
 800481e:	1a9b      	subs	r3, r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	440b      	add	r3, r1
 8004824:	3317      	adds	r3, #23
 8004826:	78ba      	ldrb	r2, [r7, #2]
 8004828:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800482a:	78fa      	ldrb	r2, [r7, #3]
 800482c:	6879      	ldr	r1, [r7, #4]
 800482e:	4613      	mov	r3, r2
 8004830:	011b      	lsls	r3, r3, #4
 8004832:	1a9b      	subs	r3, r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	440b      	add	r3, r1
 8004838:	3326      	adds	r3, #38	@ 0x26
 800483a:	787a      	ldrb	r2, [r7, #1]
 800483c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800483e:	7c3b      	ldrb	r3, [r7, #16]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d114      	bne.n	800486e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004844:	78fa      	ldrb	r2, [r7, #3]
 8004846:	6879      	ldr	r1, [r7, #4]
 8004848:	4613      	mov	r3, r2
 800484a:	011b      	lsls	r3, r3, #4
 800484c:	1a9b      	subs	r3, r3, r2
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	440b      	add	r3, r1
 8004852:	332a      	adds	r3, #42	@ 0x2a
 8004854:	2203      	movs	r2, #3
 8004856:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004858:	78fa      	ldrb	r2, [r7, #3]
 800485a:	6879      	ldr	r1, [r7, #4]
 800485c:	4613      	mov	r3, r2
 800485e:	011b      	lsls	r3, r3, #4
 8004860:	1a9b      	subs	r3, r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	440b      	add	r3, r1
 8004866:	3319      	adds	r3, #25
 8004868:	7f3a      	ldrb	r2, [r7, #28]
 800486a:	701a      	strb	r2, [r3, #0]
 800486c:	e009      	b.n	8004882 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800486e:	78fa      	ldrb	r2, [r7, #3]
 8004870:	6879      	ldr	r1, [r7, #4]
 8004872:	4613      	mov	r3, r2
 8004874:	011b      	lsls	r3, r3, #4
 8004876:	1a9b      	subs	r3, r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	440b      	add	r3, r1
 800487c:	332a      	adds	r3, #42	@ 0x2a
 800487e:	2202      	movs	r2, #2
 8004880:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004882:	787b      	ldrb	r3, [r7, #1]
 8004884:	2b03      	cmp	r3, #3
 8004886:	f200 8102 	bhi.w	8004a8e <HAL_HCD_HC_SubmitRequest+0x292>
 800488a:	a201      	add	r2, pc, #4	@ (adr r2, 8004890 <HAL_HCD_HC_SubmitRequest+0x94>)
 800488c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004890:	080048a1 	.word	0x080048a1
 8004894:	08004a79 	.word	0x08004a79
 8004898:	08004965 	.word	0x08004965
 800489c:	080049ef 	.word	0x080049ef
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80048a0:	7c3b      	ldrb	r3, [r7, #16]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	f040 80f5 	bne.w	8004a92 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80048a8:	78bb      	ldrb	r3, [r7, #2]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d12d      	bne.n	800490a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80048ae:	8b3b      	ldrh	r3, [r7, #24]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d109      	bne.n	80048c8 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80048b4:	78fa      	ldrb	r2, [r7, #3]
 80048b6:	6879      	ldr	r1, [r7, #4]
 80048b8:	4613      	mov	r3, r2
 80048ba:	011b      	lsls	r3, r3, #4
 80048bc:	1a9b      	subs	r3, r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	440b      	add	r3, r1
 80048c2:	333d      	adds	r3, #61	@ 0x3d
 80048c4:	2201      	movs	r2, #1
 80048c6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80048c8:	78fa      	ldrb	r2, [r7, #3]
 80048ca:	6879      	ldr	r1, [r7, #4]
 80048cc:	4613      	mov	r3, r2
 80048ce:	011b      	lsls	r3, r3, #4
 80048d0:	1a9b      	subs	r3, r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	440b      	add	r3, r1
 80048d6:	333d      	adds	r3, #61	@ 0x3d
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d10a      	bne.n	80048f4 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80048de:	78fa      	ldrb	r2, [r7, #3]
 80048e0:	6879      	ldr	r1, [r7, #4]
 80048e2:	4613      	mov	r3, r2
 80048e4:	011b      	lsls	r3, r3, #4
 80048e6:	1a9b      	subs	r3, r3, r2
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	440b      	add	r3, r1
 80048ec:	332a      	adds	r3, #42	@ 0x2a
 80048ee:	2200      	movs	r2, #0
 80048f0:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80048f2:	e0ce      	b.n	8004a92 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80048f4:	78fa      	ldrb	r2, [r7, #3]
 80048f6:	6879      	ldr	r1, [r7, #4]
 80048f8:	4613      	mov	r3, r2
 80048fa:	011b      	lsls	r3, r3, #4
 80048fc:	1a9b      	subs	r3, r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	440b      	add	r3, r1
 8004902:	332a      	adds	r3, #42	@ 0x2a
 8004904:	2202      	movs	r2, #2
 8004906:	701a      	strb	r2, [r3, #0]
      break;
 8004908:	e0c3      	b.n	8004a92 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800490a:	78fa      	ldrb	r2, [r7, #3]
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	011b      	lsls	r3, r3, #4
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	331a      	adds	r3, #26
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	2b01      	cmp	r3, #1
 800491e:	f040 80b8 	bne.w	8004a92 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8004922:	78fa      	ldrb	r2, [r7, #3]
 8004924:	6879      	ldr	r1, [r7, #4]
 8004926:	4613      	mov	r3, r2
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	1a9b      	subs	r3, r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	440b      	add	r3, r1
 8004930:	333c      	adds	r3, #60	@ 0x3c
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d10a      	bne.n	800494e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004938:	78fa      	ldrb	r2, [r7, #3]
 800493a:	6879      	ldr	r1, [r7, #4]
 800493c:	4613      	mov	r3, r2
 800493e:	011b      	lsls	r3, r3, #4
 8004940:	1a9b      	subs	r3, r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	332a      	adds	r3, #42	@ 0x2a
 8004948:	2200      	movs	r2, #0
 800494a:	701a      	strb	r2, [r3, #0]
      break;
 800494c:	e0a1      	b.n	8004a92 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800494e:	78fa      	ldrb	r2, [r7, #3]
 8004950:	6879      	ldr	r1, [r7, #4]
 8004952:	4613      	mov	r3, r2
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	1a9b      	subs	r3, r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	440b      	add	r3, r1
 800495c:	332a      	adds	r3, #42	@ 0x2a
 800495e:	2202      	movs	r2, #2
 8004960:	701a      	strb	r2, [r3, #0]
      break;
 8004962:	e096      	b.n	8004a92 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004964:	78bb      	ldrb	r3, [r7, #2]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d120      	bne.n	80049ac <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800496a:	78fa      	ldrb	r2, [r7, #3]
 800496c:	6879      	ldr	r1, [r7, #4]
 800496e:	4613      	mov	r3, r2
 8004970:	011b      	lsls	r3, r3, #4
 8004972:	1a9b      	subs	r3, r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	440b      	add	r3, r1
 8004978:	333d      	adds	r3, #61	@ 0x3d
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d10a      	bne.n	8004996 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004980:	78fa      	ldrb	r2, [r7, #3]
 8004982:	6879      	ldr	r1, [r7, #4]
 8004984:	4613      	mov	r3, r2
 8004986:	011b      	lsls	r3, r3, #4
 8004988:	1a9b      	subs	r3, r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	440b      	add	r3, r1
 800498e:	332a      	adds	r3, #42	@ 0x2a
 8004990:	2200      	movs	r2, #0
 8004992:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004994:	e07e      	b.n	8004a94 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004996:	78fa      	ldrb	r2, [r7, #3]
 8004998:	6879      	ldr	r1, [r7, #4]
 800499a:	4613      	mov	r3, r2
 800499c:	011b      	lsls	r3, r3, #4
 800499e:	1a9b      	subs	r3, r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	440b      	add	r3, r1
 80049a4:	332a      	adds	r3, #42	@ 0x2a
 80049a6:	2202      	movs	r2, #2
 80049a8:	701a      	strb	r2, [r3, #0]
      break;
 80049aa:	e073      	b.n	8004a94 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80049ac:	78fa      	ldrb	r2, [r7, #3]
 80049ae:	6879      	ldr	r1, [r7, #4]
 80049b0:	4613      	mov	r3, r2
 80049b2:	011b      	lsls	r3, r3, #4
 80049b4:	1a9b      	subs	r3, r3, r2
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	440b      	add	r3, r1
 80049ba:	333c      	adds	r3, #60	@ 0x3c
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10a      	bne.n	80049d8 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80049c2:	78fa      	ldrb	r2, [r7, #3]
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	4613      	mov	r3, r2
 80049c8:	011b      	lsls	r3, r3, #4
 80049ca:	1a9b      	subs	r3, r3, r2
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	440b      	add	r3, r1
 80049d0:	332a      	adds	r3, #42	@ 0x2a
 80049d2:	2200      	movs	r2, #0
 80049d4:	701a      	strb	r2, [r3, #0]
      break;
 80049d6:	e05d      	b.n	8004a94 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80049d8:	78fa      	ldrb	r2, [r7, #3]
 80049da:	6879      	ldr	r1, [r7, #4]
 80049dc:	4613      	mov	r3, r2
 80049de:	011b      	lsls	r3, r3, #4
 80049e0:	1a9b      	subs	r3, r3, r2
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	440b      	add	r3, r1
 80049e6:	332a      	adds	r3, #42	@ 0x2a
 80049e8:	2202      	movs	r2, #2
 80049ea:	701a      	strb	r2, [r3, #0]
      break;
 80049ec:	e052      	b.n	8004a94 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80049ee:	78bb      	ldrb	r3, [r7, #2]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d120      	bne.n	8004a36 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80049f4:	78fa      	ldrb	r2, [r7, #3]
 80049f6:	6879      	ldr	r1, [r7, #4]
 80049f8:	4613      	mov	r3, r2
 80049fa:	011b      	lsls	r3, r3, #4
 80049fc:	1a9b      	subs	r3, r3, r2
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	440b      	add	r3, r1
 8004a02:	333d      	adds	r3, #61	@ 0x3d
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10a      	bne.n	8004a20 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004a0a:	78fa      	ldrb	r2, [r7, #3]
 8004a0c:	6879      	ldr	r1, [r7, #4]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	011b      	lsls	r3, r3, #4
 8004a12:	1a9b      	subs	r3, r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	440b      	add	r3, r1
 8004a18:	332a      	adds	r3, #42	@ 0x2a
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004a1e:	e039      	b.n	8004a94 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004a20:	78fa      	ldrb	r2, [r7, #3]
 8004a22:	6879      	ldr	r1, [r7, #4]
 8004a24:	4613      	mov	r3, r2
 8004a26:	011b      	lsls	r3, r3, #4
 8004a28:	1a9b      	subs	r3, r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	440b      	add	r3, r1
 8004a2e:	332a      	adds	r3, #42	@ 0x2a
 8004a30:	2202      	movs	r2, #2
 8004a32:	701a      	strb	r2, [r3, #0]
      break;
 8004a34:	e02e      	b.n	8004a94 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004a36:	78fa      	ldrb	r2, [r7, #3]
 8004a38:	6879      	ldr	r1, [r7, #4]
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	011b      	lsls	r3, r3, #4
 8004a3e:	1a9b      	subs	r3, r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	440b      	add	r3, r1
 8004a44:	333c      	adds	r3, #60	@ 0x3c
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10a      	bne.n	8004a62 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004a4c:	78fa      	ldrb	r2, [r7, #3]
 8004a4e:	6879      	ldr	r1, [r7, #4]
 8004a50:	4613      	mov	r3, r2
 8004a52:	011b      	lsls	r3, r3, #4
 8004a54:	1a9b      	subs	r3, r3, r2
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	440b      	add	r3, r1
 8004a5a:	332a      	adds	r3, #42	@ 0x2a
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	701a      	strb	r2, [r3, #0]
      break;
 8004a60:	e018      	b.n	8004a94 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004a62:	78fa      	ldrb	r2, [r7, #3]
 8004a64:	6879      	ldr	r1, [r7, #4]
 8004a66:	4613      	mov	r3, r2
 8004a68:	011b      	lsls	r3, r3, #4
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	440b      	add	r3, r1
 8004a70:	332a      	adds	r3, #42	@ 0x2a
 8004a72:	2202      	movs	r2, #2
 8004a74:	701a      	strb	r2, [r3, #0]
      break;
 8004a76:	e00d      	b.n	8004a94 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004a78:	78fa      	ldrb	r2, [r7, #3]
 8004a7a:	6879      	ldr	r1, [r7, #4]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	1a9b      	subs	r3, r3, r2
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	440b      	add	r3, r1
 8004a86:	332a      	adds	r3, #42	@ 0x2a
 8004a88:	2200      	movs	r2, #0
 8004a8a:	701a      	strb	r2, [r3, #0]
      break;
 8004a8c:	e002      	b.n	8004a94 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8004a8e:	bf00      	nop
 8004a90:	e000      	b.n	8004a94 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8004a92:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004a94:	78fa      	ldrb	r2, [r7, #3]
 8004a96:	6879      	ldr	r1, [r7, #4]
 8004a98:	4613      	mov	r3, r2
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	1a9b      	subs	r3, r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	440b      	add	r3, r1
 8004aa2:	332c      	adds	r3, #44	@ 0x2c
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004aa8:	78fa      	ldrb	r2, [r7, #3]
 8004aaa:	8b39      	ldrh	r1, [r7, #24]
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	011b      	lsls	r3, r3, #4
 8004ab2:	1a9b      	subs	r3, r3, r2
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	4403      	add	r3, r0
 8004ab8:	3334      	adds	r3, #52	@ 0x34
 8004aba:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004abc:	78fa      	ldrb	r2, [r7, #3]
 8004abe:	6879      	ldr	r1, [r7, #4]
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	1a9b      	subs	r3, r3, r2
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	440b      	add	r3, r1
 8004aca:	334c      	adds	r3, #76	@ 0x4c
 8004acc:	2200      	movs	r2, #0
 8004ace:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004ad0:	78fa      	ldrb	r2, [r7, #3]
 8004ad2:	6879      	ldr	r1, [r7, #4]
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	1a9b      	subs	r3, r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	440b      	add	r3, r1
 8004ade:	3338      	adds	r3, #56	@ 0x38
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004ae4:	78fa      	ldrb	r2, [r7, #3]
 8004ae6:	6879      	ldr	r1, [r7, #4]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	011b      	lsls	r3, r3, #4
 8004aec:	1a9b      	subs	r3, r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	440b      	add	r3, r1
 8004af2:	3315      	adds	r3, #21
 8004af4:	78fa      	ldrb	r2, [r7, #3]
 8004af6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004af8:	78fa      	ldrb	r2, [r7, #3]
 8004afa:	6879      	ldr	r1, [r7, #4]
 8004afc:	4613      	mov	r3, r2
 8004afe:	011b      	lsls	r3, r3, #4
 8004b00:	1a9b      	subs	r3, r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	440b      	add	r3, r1
 8004b06:	334d      	adds	r3, #77	@ 0x4d
 8004b08:	2200      	movs	r2, #0
 8004b0a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6818      	ldr	r0, [r3, #0]
 8004b10:	78fa      	ldrb	r2, [r7, #3]
 8004b12:	4613      	mov	r3, r2
 8004b14:	011b      	lsls	r3, r3, #4
 8004b16:	1a9b      	subs	r3, r3, r2
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	3310      	adds	r3, #16
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	4413      	add	r3, r2
 8004b20:	1d19      	adds	r1, r3, #4
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	799b      	ldrb	r3, [r3, #6]
 8004b26:	461a      	mov	r2, r3
 8004b28:	f006 f960 	bl	800adec <USB_HC_StartXfer>
 8004b2c:	4603      	mov	r3, r0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3708      	adds	r7, #8
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop

08004b38 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f005 fe4e 	bl	800a7f0 <USB_GetMode>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	f040 80fb 	bne.w	8004d52 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f005 fe11 	bl	800a788 <USB_ReadInterrupts>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	f000 80f1 	beq.w	8004d50 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4618      	mov	r0, r3
 8004b74:	f005 fe08 	bl	800a788 <USB_ReadInterrupts>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b82:	d104      	bne.n	8004b8e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004b8c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4618      	mov	r0, r3
 8004b94:	f005 fdf8 	bl	800a788 <USB_ReadInterrupts>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ba2:	d104      	bne.n	8004bae <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004bac:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f005 fde8 	bl	800a788 <USB_ReadInterrupts>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004bbe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bc2:	d104      	bne.n	8004bce <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004bcc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f005 fdd8 	bl	800a788 <USB_ReadInterrupts>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d103      	bne.n	8004bea <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2202      	movs	r2, #2
 8004be8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f005 fdca 	bl	800a788 <USB_ReadInterrupts>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bfe:	d120      	bne.n	8004c42 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004c08:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d113      	bne.n	8004c42 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004c1a:	2110      	movs	r1, #16
 8004c1c:	6938      	ldr	r0, [r7, #16]
 8004c1e:	f005 fcbd 	bl	800a59c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004c22:	6938      	ldr	r0, [r7, #16]
 8004c24:	f005 fcec 	bl	800a600 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	7a5b      	ldrb	r3, [r3, #9]
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d105      	bne.n	8004c3c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2101      	movs	r1, #1
 8004c36:	4618      	mov	r0, r3
 8004c38:	f005 fee4 	bl	800aa04 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f008 feb1 	bl	800d9a4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f005 fd9e 	bl	800a788 <USB_ReadInterrupts>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c56:	d102      	bne.n	8004c5e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f001 fd4d 	bl	80066f8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f005 fd90 	bl	800a788 <USB_ReadInterrupts>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	f003 0308 	and.w	r3, r3, #8
 8004c6e:	2b08      	cmp	r3, #8
 8004c70:	d106      	bne.n	8004c80 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f008 fe7a 	bl	800d96c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2208      	movs	r2, #8
 8004c7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4618      	mov	r0, r3
 8004c86:	f005 fd7f 	bl	800a788 <USB_ReadInterrupts>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c94:	d139      	bne.n	8004d0a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f006 fb20 	bl	800b2e0 <USB_HC_ReadInterrupt>
 8004ca0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	617b      	str	r3, [r7, #20]
 8004ca6:	e025      	b.n	8004cf4 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f003 030f 	and.w	r3, r3, #15
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	fa22 f303 	lsr.w	r3, r2, r3
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d018      	beq.n	8004cee <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	015a      	lsls	r2, r3, #5
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4413      	add	r3, r2
 8004cc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004cce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cd2:	d106      	bne.n	8004ce2 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	4619      	mov	r1, r3
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 f905 	bl	8004eea <HCD_HC_IN_IRQHandler>
 8004ce0:	e005      	b.n	8004cee <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 ff67 	bl	8005bbc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	3301      	adds	r3, #1
 8004cf2:	617b      	str	r3, [r7, #20]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	795b      	ldrb	r3, [r3, #5]
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d3d3      	bcc.n	8004ca8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004d08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f005 fd3a 	bl	800a788 <USB_ReadInterrupts>
 8004d14:	4603      	mov	r3, r0
 8004d16:	f003 0310 	and.w	r3, r3, #16
 8004d1a:	2b10      	cmp	r3, #16
 8004d1c:	d101      	bne.n	8004d22 <HAL_HCD_IRQHandler+0x1ea>
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e000      	b.n	8004d24 <HAL_HCD_IRQHandler+0x1ec>
 8004d22:	2300      	movs	r3, #0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d014      	beq.n	8004d52 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	699a      	ldr	r2, [r3, #24]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f022 0210 	bic.w	r2, r2, #16
 8004d36:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f001 fbfe 	bl	800653a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	699a      	ldr	r2, [r3, #24]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f042 0210 	orr.w	r2, r2, #16
 8004d4c:	619a      	str	r2, [r3, #24]
 8004d4e:	e000      	b.n	8004d52 <HAL_HCD_IRQHandler+0x21a>
      return;
 8004d50:	bf00      	nop
    }
  }
}
 8004d52:	3718      	adds	r7, #24
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d101      	bne.n	8004d6e <HAL_HCD_Start+0x16>
 8004d6a:	2302      	movs	r3, #2
 8004d6c:	e013      	b.n	8004d96 <HAL_HCD_Start+0x3e>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2201      	movs	r2, #1
 8004d72:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2101      	movs	r1, #1
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f005 fea8 	bl	800aad2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4618      	mov	r0, r3
 8004d88:	f005 fb9a 	bl	800a4c0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}

08004d9e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8004d9e:	b580      	push	{r7, lr}
 8004da0:	b082      	sub	sp, #8
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d101      	bne.n	8004db4 <HAL_HCD_Stop+0x16>
 8004db0:	2302      	movs	r3, #2
 8004db2:	e00d      	b.n	8004dd0 <HAL_HCD_Stop+0x32>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f006 fbfb 	bl	800b5bc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3708      	adds	r7, #8
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4618      	mov	r0, r3
 8004de6:	f005 fe4a 	bl	800aa7e <USB_ResetPort>
 8004dea:	4603      	mov	r3, r0
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3708      	adds	r7, #8
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	460b      	mov	r3, r1
 8004dfe:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004e00:	78fa      	ldrb	r2, [r7, #3]
 8004e02:	6879      	ldr	r1, [r7, #4]
 8004e04:	4613      	mov	r3, r2
 8004e06:	011b      	lsls	r3, r3, #4
 8004e08:	1a9b      	subs	r3, r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	440b      	add	r3, r1
 8004e0e:	334c      	adds	r3, #76	@ 0x4c
 8004e10:	781b      	ldrb	r3, [r3, #0]
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr

08004e1e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004e1e:	b480      	push	{r7}
 8004e20:	b083      	sub	sp, #12
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
 8004e26:	460b      	mov	r3, r1
 8004e28:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004e2a:	78fa      	ldrb	r2, [r7, #3]
 8004e2c:	6879      	ldr	r1, [r7, #4]
 8004e2e:	4613      	mov	r3, r2
 8004e30:	011b      	lsls	r3, r3, #4
 8004e32:	1a9b      	subs	r3, r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	440b      	add	r3, r1
 8004e38:	3338      	adds	r3, #56	@ 0x38
 8004e3a:	681b      	ldr	r3, [r3, #0]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4618      	mov	r0, r3
 8004e56:	f005 fe8c 	bl	800ab72 <USB_GetCurrentFrame>
 8004e5a:	4603      	mov	r3, r0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3708      	adds	r7, #8
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4618      	mov	r0, r3
 8004e72:	f005 fe67 	bl	800ab44 <USB_GetHostSpeed>
 8004e76:	4603      	mov	r3, r0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3708      	adds	r7, #8
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	460b      	mov	r3, r1
 8004e8a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8004e8c:	78fa      	ldrb	r2, [r7, #3]
 8004e8e:	6879      	ldr	r1, [r7, #4]
 8004e90:	4613      	mov	r3, r2
 8004e92:	011b      	lsls	r3, r3, #4
 8004e94:	1a9b      	subs	r3, r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	440b      	add	r3, r1
 8004e9a:	331a      	adds	r3, #26
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8004ea0:	78fa      	ldrb	r2, [r7, #3]
 8004ea2:	6879      	ldr	r1, [r7, #4]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	1a9b      	subs	r3, r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	440b      	add	r3, r1
 8004eae:	331b      	adds	r3, #27
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8004eb4:	78fa      	ldrb	r2, [r7, #3]
 8004eb6:	6879      	ldr	r1, [r7, #4]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	011b      	lsls	r3, r3, #4
 8004ebc:	1a9b      	subs	r3, r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	3325      	adds	r3, #37	@ 0x25
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8004ec8:	78fa      	ldrb	r2, [r7, #3]
 8004eca:	6879      	ldr	r1, [r7, #4]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	011b      	lsls	r3, r3, #4
 8004ed0:	1a9b      	subs	r3, r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	3324      	adds	r3, #36	@ 0x24
 8004ed8:	2200      	movs	r2, #0
 8004eda:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	370c      	adds	r7, #12
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr

08004eea <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004eea:	b580      	push	{r7, lr}
 8004eec:	b086      	sub	sp, #24
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	78fa      	ldrb	r2, [r7, #3]
 8004f06:	4611      	mov	r1, r2
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f005 fc50 	bl	800a7ae <USB_ReadChInterrupts>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	f003 0304 	and.w	r3, r3, #4
 8004f14:	2b04      	cmp	r3, #4
 8004f16:	d11a      	bne.n	8004f4e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004f18:	78fb      	ldrb	r3, [r7, #3]
 8004f1a:	015a      	lsls	r2, r3, #5
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	4413      	add	r3, r2
 8004f20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f24:	461a      	mov	r2, r3
 8004f26:	2304      	movs	r3, #4
 8004f28:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004f2a:	78fa      	ldrb	r2, [r7, #3]
 8004f2c:	6879      	ldr	r1, [r7, #4]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	011b      	lsls	r3, r3, #4
 8004f32:	1a9b      	subs	r3, r3, r2
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	440b      	add	r3, r1
 8004f38:	334d      	adds	r3, #77	@ 0x4d
 8004f3a:	2207      	movs	r2, #7
 8004f3c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	78fa      	ldrb	r2, [r7, #3]
 8004f44:	4611      	mov	r1, r2
 8004f46:	4618      	mov	r0, r3
 8004f48:	f006 f9db 	bl	800b302 <USB_HC_Halt>
 8004f4c:	e09e      	b.n	800508c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	78fa      	ldrb	r2, [r7, #3]
 8004f54:	4611      	mov	r1, r2
 8004f56:	4618      	mov	r0, r3
 8004f58:	f005 fc29 	bl	800a7ae <USB_ReadChInterrupts>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f66:	d11b      	bne.n	8004fa0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004f68:	78fb      	ldrb	r3, [r7, #3]
 8004f6a:	015a      	lsls	r2, r3, #5
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	4413      	add	r3, r2
 8004f70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f74:	461a      	mov	r2, r3
 8004f76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f7a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8004f7c:	78fa      	ldrb	r2, [r7, #3]
 8004f7e:	6879      	ldr	r1, [r7, #4]
 8004f80:	4613      	mov	r3, r2
 8004f82:	011b      	lsls	r3, r3, #4
 8004f84:	1a9b      	subs	r3, r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	440b      	add	r3, r1
 8004f8a:	334d      	adds	r3, #77	@ 0x4d
 8004f8c:	2208      	movs	r2, #8
 8004f8e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	78fa      	ldrb	r2, [r7, #3]
 8004f96:	4611      	mov	r1, r2
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f006 f9b2 	bl	800b302 <USB_HC_Halt>
 8004f9e:	e075      	b.n	800508c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	78fa      	ldrb	r2, [r7, #3]
 8004fa6:	4611      	mov	r1, r2
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f005 fc00 	bl	800a7ae <USB_ReadChInterrupts>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	f003 0308 	and.w	r3, r3, #8
 8004fb4:	2b08      	cmp	r3, #8
 8004fb6:	d11a      	bne.n	8004fee <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004fb8:	78fb      	ldrb	r3, [r7, #3]
 8004fba:	015a      	lsls	r2, r3, #5
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	2308      	movs	r3, #8
 8004fc8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004fca:	78fa      	ldrb	r2, [r7, #3]
 8004fcc:	6879      	ldr	r1, [r7, #4]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	011b      	lsls	r3, r3, #4
 8004fd2:	1a9b      	subs	r3, r3, r2
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	440b      	add	r3, r1
 8004fd8:	334d      	adds	r3, #77	@ 0x4d
 8004fda:	2206      	movs	r2, #6
 8004fdc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	78fa      	ldrb	r2, [r7, #3]
 8004fe4:	4611      	mov	r1, r2
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f006 f98b 	bl	800b302 <USB_HC_Halt>
 8004fec:	e04e      	b.n	800508c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	78fa      	ldrb	r2, [r7, #3]
 8004ff4:	4611      	mov	r1, r2
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f005 fbd9 	bl	800a7ae <USB_ReadChInterrupts>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005002:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005006:	d11b      	bne.n	8005040 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005008:	78fb      	ldrb	r3, [r7, #3]
 800500a:	015a      	lsls	r2, r3, #5
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	4413      	add	r3, r2
 8005010:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005014:	461a      	mov	r2, r3
 8005016:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800501a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800501c:	78fa      	ldrb	r2, [r7, #3]
 800501e:	6879      	ldr	r1, [r7, #4]
 8005020:	4613      	mov	r3, r2
 8005022:	011b      	lsls	r3, r3, #4
 8005024:	1a9b      	subs	r3, r3, r2
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	440b      	add	r3, r1
 800502a:	334d      	adds	r3, #77	@ 0x4d
 800502c:	2209      	movs	r2, #9
 800502e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	78fa      	ldrb	r2, [r7, #3]
 8005036:	4611      	mov	r1, r2
 8005038:	4618      	mov	r0, r3
 800503a:	f006 f962 	bl	800b302 <USB_HC_Halt>
 800503e:	e025      	b.n	800508c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	78fa      	ldrb	r2, [r7, #3]
 8005046:	4611      	mov	r1, r2
 8005048:	4618      	mov	r0, r3
 800504a:	f005 fbb0 	bl	800a7ae <USB_ReadChInterrupts>
 800504e:	4603      	mov	r3, r0
 8005050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005054:	2b80      	cmp	r3, #128	@ 0x80
 8005056:	d119      	bne.n	800508c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005058:	78fb      	ldrb	r3, [r7, #3]
 800505a:	015a      	lsls	r2, r3, #5
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	4413      	add	r3, r2
 8005060:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005064:	461a      	mov	r2, r3
 8005066:	2380      	movs	r3, #128	@ 0x80
 8005068:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800506a:	78fa      	ldrb	r2, [r7, #3]
 800506c:	6879      	ldr	r1, [r7, #4]
 800506e:	4613      	mov	r3, r2
 8005070:	011b      	lsls	r3, r3, #4
 8005072:	1a9b      	subs	r3, r3, r2
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	440b      	add	r3, r1
 8005078:	334d      	adds	r3, #77	@ 0x4d
 800507a:	2207      	movs	r2, #7
 800507c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	78fa      	ldrb	r2, [r7, #3]
 8005084:	4611      	mov	r1, r2
 8005086:	4618      	mov	r0, r3
 8005088:	f006 f93b 	bl	800b302 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	78fa      	ldrb	r2, [r7, #3]
 8005092:	4611      	mov	r1, r2
 8005094:	4618      	mov	r0, r3
 8005096:	f005 fb8a 	bl	800a7ae <USB_ReadChInterrupts>
 800509a:	4603      	mov	r3, r0
 800509c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050a4:	d112      	bne.n	80050cc <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	78fa      	ldrb	r2, [r7, #3]
 80050ac:	4611      	mov	r1, r2
 80050ae:	4618      	mov	r0, r3
 80050b0:	f006 f927 	bl	800b302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80050b4:	78fb      	ldrb	r3, [r7, #3]
 80050b6:	015a      	lsls	r2, r3, #5
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	4413      	add	r3, r2
 80050bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050c0:	461a      	mov	r2, r3
 80050c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80050c6:	6093      	str	r3, [r2, #8]
 80050c8:	f000 bd75 	b.w	8005bb6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	78fa      	ldrb	r2, [r7, #3]
 80050d2:	4611      	mov	r1, r2
 80050d4:	4618      	mov	r0, r3
 80050d6:	f005 fb6a 	bl	800a7ae <USB_ReadChInterrupts>
 80050da:	4603      	mov	r3, r0
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	f040 8128 	bne.w	8005336 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80050e6:	78fb      	ldrb	r3, [r7, #3]
 80050e8:	015a      	lsls	r2, r3, #5
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	4413      	add	r3, r2
 80050ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050f2:	461a      	mov	r2, r3
 80050f4:	2320      	movs	r3, #32
 80050f6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80050f8:	78fa      	ldrb	r2, [r7, #3]
 80050fa:	6879      	ldr	r1, [r7, #4]
 80050fc:	4613      	mov	r3, r2
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	1a9b      	subs	r3, r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	440b      	add	r3, r1
 8005106:	331b      	adds	r3, #27
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d119      	bne.n	8005142 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800510e:	78fa      	ldrb	r2, [r7, #3]
 8005110:	6879      	ldr	r1, [r7, #4]
 8005112:	4613      	mov	r3, r2
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	1a9b      	subs	r3, r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	440b      	add	r3, r1
 800511c:	331b      	adds	r3, #27
 800511e:	2200      	movs	r2, #0
 8005120:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005122:	78fb      	ldrb	r3, [r7, #3]
 8005124:	015a      	lsls	r2, r3, #5
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	4413      	add	r3, r2
 800512a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	78fa      	ldrb	r2, [r7, #3]
 8005132:	0151      	lsls	r1, r2, #5
 8005134:	693a      	ldr	r2, [r7, #16]
 8005136:	440a      	add	r2, r1
 8005138:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800513c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005140:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	799b      	ldrb	r3, [r3, #6]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d01b      	beq.n	8005182 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800514a:	78fa      	ldrb	r2, [r7, #3]
 800514c:	6879      	ldr	r1, [r7, #4]
 800514e:	4613      	mov	r3, r2
 8005150:	011b      	lsls	r3, r3, #4
 8005152:	1a9b      	subs	r3, r3, r2
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	440b      	add	r3, r1
 8005158:	3330      	adds	r3, #48	@ 0x30
 800515a:	6819      	ldr	r1, [r3, #0]
 800515c:	78fb      	ldrb	r3, [r7, #3]
 800515e:	015a      	lsls	r2, r3, #5
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	4413      	add	r3, r2
 8005164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800516e:	78fa      	ldrb	r2, [r7, #3]
 8005170:	1ac9      	subs	r1, r1, r3
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	4613      	mov	r3, r2
 8005176:	011b      	lsls	r3, r3, #4
 8005178:	1a9b      	subs	r3, r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	4403      	add	r3, r0
 800517e:	3338      	adds	r3, #56	@ 0x38
 8005180:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8005182:	78fa      	ldrb	r2, [r7, #3]
 8005184:	6879      	ldr	r1, [r7, #4]
 8005186:	4613      	mov	r3, r2
 8005188:	011b      	lsls	r3, r3, #4
 800518a:	1a9b      	subs	r3, r3, r2
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	440b      	add	r3, r1
 8005190:	334d      	adds	r3, #77	@ 0x4d
 8005192:	2201      	movs	r2, #1
 8005194:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8005196:	78fa      	ldrb	r2, [r7, #3]
 8005198:	6879      	ldr	r1, [r7, #4]
 800519a:	4613      	mov	r3, r2
 800519c:	011b      	lsls	r3, r3, #4
 800519e:	1a9b      	subs	r3, r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	440b      	add	r3, r1
 80051a4:	3344      	adds	r3, #68	@ 0x44
 80051a6:	2200      	movs	r2, #0
 80051a8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80051aa:	78fb      	ldrb	r3, [r7, #3]
 80051ac:	015a      	lsls	r2, r3, #5
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	4413      	add	r3, r2
 80051b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051b6:	461a      	mov	r2, r3
 80051b8:	2301      	movs	r3, #1
 80051ba:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80051bc:	78fa      	ldrb	r2, [r7, #3]
 80051be:	6879      	ldr	r1, [r7, #4]
 80051c0:	4613      	mov	r3, r2
 80051c2:	011b      	lsls	r3, r3, #4
 80051c4:	1a9b      	subs	r3, r3, r2
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	440b      	add	r3, r1
 80051ca:	3326      	adds	r3, #38	@ 0x26
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00a      	beq.n	80051e8 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80051d2:	78fa      	ldrb	r2, [r7, #3]
 80051d4:	6879      	ldr	r1, [r7, #4]
 80051d6:	4613      	mov	r3, r2
 80051d8:	011b      	lsls	r3, r3, #4
 80051da:	1a9b      	subs	r3, r3, r2
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	440b      	add	r3, r1
 80051e0:	3326      	adds	r3, #38	@ 0x26
 80051e2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d110      	bne.n	800520a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	78fa      	ldrb	r2, [r7, #3]
 80051ee:	4611      	mov	r1, r2
 80051f0:	4618      	mov	r0, r3
 80051f2:	f006 f886 	bl	800b302 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80051f6:	78fb      	ldrb	r3, [r7, #3]
 80051f8:	015a      	lsls	r2, r3, #5
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	4413      	add	r3, r2
 80051fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005202:	461a      	mov	r2, r3
 8005204:	2310      	movs	r3, #16
 8005206:	6093      	str	r3, [r2, #8]
 8005208:	e03d      	b.n	8005286 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800520a:	78fa      	ldrb	r2, [r7, #3]
 800520c:	6879      	ldr	r1, [r7, #4]
 800520e:	4613      	mov	r3, r2
 8005210:	011b      	lsls	r3, r3, #4
 8005212:	1a9b      	subs	r3, r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	440b      	add	r3, r1
 8005218:	3326      	adds	r3, #38	@ 0x26
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	2b03      	cmp	r3, #3
 800521e:	d00a      	beq.n	8005236 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8005220:	78fa      	ldrb	r2, [r7, #3]
 8005222:	6879      	ldr	r1, [r7, #4]
 8005224:	4613      	mov	r3, r2
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	440b      	add	r3, r1
 800522e:	3326      	adds	r3, #38	@ 0x26
 8005230:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005232:	2b01      	cmp	r3, #1
 8005234:	d127      	bne.n	8005286 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005236:	78fb      	ldrb	r3, [r7, #3]
 8005238:	015a      	lsls	r2, r3, #5
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	4413      	add	r3, r2
 800523e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	78fa      	ldrb	r2, [r7, #3]
 8005246:	0151      	lsls	r1, r2, #5
 8005248:	693a      	ldr	r2, [r7, #16]
 800524a:	440a      	add	r2, r1
 800524c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005250:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005254:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005256:	78fa      	ldrb	r2, [r7, #3]
 8005258:	6879      	ldr	r1, [r7, #4]
 800525a:	4613      	mov	r3, r2
 800525c:	011b      	lsls	r3, r3, #4
 800525e:	1a9b      	subs	r3, r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	440b      	add	r3, r1
 8005264:	334c      	adds	r3, #76	@ 0x4c
 8005266:	2201      	movs	r2, #1
 8005268:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800526a:	78fa      	ldrb	r2, [r7, #3]
 800526c:	6879      	ldr	r1, [r7, #4]
 800526e:	4613      	mov	r3, r2
 8005270:	011b      	lsls	r3, r3, #4
 8005272:	1a9b      	subs	r3, r3, r2
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	440b      	add	r3, r1
 8005278:	334c      	adds	r3, #76	@ 0x4c
 800527a:	781a      	ldrb	r2, [r3, #0]
 800527c:	78fb      	ldrb	r3, [r7, #3]
 800527e:	4619      	mov	r1, r3
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f008 fb9d 	bl	800d9c0 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	799b      	ldrb	r3, [r3, #6]
 800528a:	2b01      	cmp	r3, #1
 800528c:	d13b      	bne.n	8005306 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800528e:	78fa      	ldrb	r2, [r7, #3]
 8005290:	6879      	ldr	r1, [r7, #4]
 8005292:	4613      	mov	r3, r2
 8005294:	011b      	lsls	r3, r3, #4
 8005296:	1a9b      	subs	r3, r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	440b      	add	r3, r1
 800529c:	3338      	adds	r3, #56	@ 0x38
 800529e:	6819      	ldr	r1, [r3, #0]
 80052a0:	78fa      	ldrb	r2, [r7, #3]
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	4613      	mov	r3, r2
 80052a6:	011b      	lsls	r3, r3, #4
 80052a8:	1a9b      	subs	r3, r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4403      	add	r3, r0
 80052ae:	3328      	adds	r3, #40	@ 0x28
 80052b0:	881b      	ldrh	r3, [r3, #0]
 80052b2:	440b      	add	r3, r1
 80052b4:	1e59      	subs	r1, r3, #1
 80052b6:	78fa      	ldrb	r2, [r7, #3]
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	4613      	mov	r3, r2
 80052bc:	011b      	lsls	r3, r3, #4
 80052be:	1a9b      	subs	r3, r3, r2
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	4403      	add	r3, r0
 80052c4:	3328      	adds	r3, #40	@ 0x28
 80052c6:	881b      	ldrh	r3, [r3, #0]
 80052c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80052cc:	f003 0301 	and.w	r3, r3, #1
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f000 8470 	beq.w	8005bb6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80052d6:	78fa      	ldrb	r2, [r7, #3]
 80052d8:	6879      	ldr	r1, [r7, #4]
 80052da:	4613      	mov	r3, r2
 80052dc:	011b      	lsls	r3, r3, #4
 80052de:	1a9b      	subs	r3, r3, r2
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	440b      	add	r3, r1
 80052e4:	333c      	adds	r3, #60	@ 0x3c
 80052e6:	781b      	ldrb	r3, [r3, #0]
 80052e8:	78fa      	ldrb	r2, [r7, #3]
 80052ea:	f083 0301 	eor.w	r3, r3, #1
 80052ee:	b2d8      	uxtb	r0, r3
 80052f0:	6879      	ldr	r1, [r7, #4]
 80052f2:	4613      	mov	r3, r2
 80052f4:	011b      	lsls	r3, r3, #4
 80052f6:	1a9b      	subs	r3, r3, r2
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	440b      	add	r3, r1
 80052fc:	333c      	adds	r3, #60	@ 0x3c
 80052fe:	4602      	mov	r2, r0
 8005300:	701a      	strb	r2, [r3, #0]
 8005302:	f000 bc58 	b.w	8005bb6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8005306:	78fa      	ldrb	r2, [r7, #3]
 8005308:	6879      	ldr	r1, [r7, #4]
 800530a:	4613      	mov	r3, r2
 800530c:	011b      	lsls	r3, r3, #4
 800530e:	1a9b      	subs	r3, r3, r2
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	440b      	add	r3, r1
 8005314:	333c      	adds	r3, #60	@ 0x3c
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	78fa      	ldrb	r2, [r7, #3]
 800531a:	f083 0301 	eor.w	r3, r3, #1
 800531e:	b2d8      	uxtb	r0, r3
 8005320:	6879      	ldr	r1, [r7, #4]
 8005322:	4613      	mov	r3, r2
 8005324:	011b      	lsls	r3, r3, #4
 8005326:	1a9b      	subs	r3, r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	440b      	add	r3, r1
 800532c:	333c      	adds	r3, #60	@ 0x3c
 800532e:	4602      	mov	r2, r0
 8005330:	701a      	strb	r2, [r3, #0]
 8005332:	f000 bc40 	b.w	8005bb6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	78fa      	ldrb	r2, [r7, #3]
 800533c:	4611      	mov	r1, r2
 800533e:	4618      	mov	r0, r3
 8005340:	f005 fa35 	bl	800a7ae <USB_ReadChInterrupts>
 8005344:	4603      	mov	r3, r0
 8005346:	f003 0320 	and.w	r3, r3, #32
 800534a:	2b20      	cmp	r3, #32
 800534c:	d131      	bne.n	80053b2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800534e:	78fb      	ldrb	r3, [r7, #3]
 8005350:	015a      	lsls	r2, r3, #5
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	4413      	add	r3, r2
 8005356:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800535a:	461a      	mov	r2, r3
 800535c:	2320      	movs	r3, #32
 800535e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8005360:	78fa      	ldrb	r2, [r7, #3]
 8005362:	6879      	ldr	r1, [r7, #4]
 8005364:	4613      	mov	r3, r2
 8005366:	011b      	lsls	r3, r3, #4
 8005368:	1a9b      	subs	r3, r3, r2
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	440b      	add	r3, r1
 800536e:	331a      	adds	r3, #26
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	2b01      	cmp	r3, #1
 8005374:	f040 841f 	bne.w	8005bb6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8005378:	78fa      	ldrb	r2, [r7, #3]
 800537a:	6879      	ldr	r1, [r7, #4]
 800537c:	4613      	mov	r3, r2
 800537e:	011b      	lsls	r3, r3, #4
 8005380:	1a9b      	subs	r3, r3, r2
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	440b      	add	r3, r1
 8005386:	331b      	adds	r3, #27
 8005388:	2201      	movs	r2, #1
 800538a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800538c:	78fa      	ldrb	r2, [r7, #3]
 800538e:	6879      	ldr	r1, [r7, #4]
 8005390:	4613      	mov	r3, r2
 8005392:	011b      	lsls	r3, r3, #4
 8005394:	1a9b      	subs	r3, r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	440b      	add	r3, r1
 800539a:	334d      	adds	r3, #77	@ 0x4d
 800539c:	2203      	movs	r2, #3
 800539e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	78fa      	ldrb	r2, [r7, #3]
 80053a6:	4611      	mov	r1, r2
 80053a8:	4618      	mov	r0, r3
 80053aa:	f005 ffaa 	bl	800b302 <USB_HC_Halt>
 80053ae:	f000 bc02 	b.w	8005bb6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	78fa      	ldrb	r2, [r7, #3]
 80053b8:	4611      	mov	r1, r2
 80053ba:	4618      	mov	r0, r3
 80053bc:	f005 f9f7 	bl	800a7ae <USB_ReadChInterrupts>
 80053c0:	4603      	mov	r3, r0
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	f040 8305 	bne.w	80059d6 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80053cc:	78fb      	ldrb	r3, [r7, #3]
 80053ce:	015a      	lsls	r2, r3, #5
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	4413      	add	r3, r2
 80053d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053d8:	461a      	mov	r2, r3
 80053da:	2302      	movs	r3, #2
 80053dc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80053de:	78fa      	ldrb	r2, [r7, #3]
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	4613      	mov	r3, r2
 80053e4:	011b      	lsls	r3, r3, #4
 80053e6:	1a9b      	subs	r3, r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	440b      	add	r3, r1
 80053ec:	334d      	adds	r3, #77	@ 0x4d
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d114      	bne.n	800541e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80053f4:	78fa      	ldrb	r2, [r7, #3]
 80053f6:	6879      	ldr	r1, [r7, #4]
 80053f8:	4613      	mov	r3, r2
 80053fa:	011b      	lsls	r3, r3, #4
 80053fc:	1a9b      	subs	r3, r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	440b      	add	r3, r1
 8005402:	334d      	adds	r3, #77	@ 0x4d
 8005404:	2202      	movs	r2, #2
 8005406:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005408:	78fa      	ldrb	r2, [r7, #3]
 800540a:	6879      	ldr	r1, [r7, #4]
 800540c:	4613      	mov	r3, r2
 800540e:	011b      	lsls	r3, r3, #4
 8005410:	1a9b      	subs	r3, r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	440b      	add	r3, r1
 8005416:	334c      	adds	r3, #76	@ 0x4c
 8005418:	2201      	movs	r2, #1
 800541a:	701a      	strb	r2, [r3, #0]
 800541c:	e2cc      	b.n	80059b8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800541e:	78fa      	ldrb	r2, [r7, #3]
 8005420:	6879      	ldr	r1, [r7, #4]
 8005422:	4613      	mov	r3, r2
 8005424:	011b      	lsls	r3, r3, #4
 8005426:	1a9b      	subs	r3, r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	440b      	add	r3, r1
 800542c:	334d      	adds	r3, #77	@ 0x4d
 800542e:	781b      	ldrb	r3, [r3, #0]
 8005430:	2b06      	cmp	r3, #6
 8005432:	d114      	bne.n	800545e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005434:	78fa      	ldrb	r2, [r7, #3]
 8005436:	6879      	ldr	r1, [r7, #4]
 8005438:	4613      	mov	r3, r2
 800543a:	011b      	lsls	r3, r3, #4
 800543c:	1a9b      	subs	r3, r3, r2
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	440b      	add	r3, r1
 8005442:	334d      	adds	r3, #77	@ 0x4d
 8005444:	2202      	movs	r2, #2
 8005446:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8005448:	78fa      	ldrb	r2, [r7, #3]
 800544a:	6879      	ldr	r1, [r7, #4]
 800544c:	4613      	mov	r3, r2
 800544e:	011b      	lsls	r3, r3, #4
 8005450:	1a9b      	subs	r3, r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	440b      	add	r3, r1
 8005456:	334c      	adds	r3, #76	@ 0x4c
 8005458:	2205      	movs	r2, #5
 800545a:	701a      	strb	r2, [r3, #0]
 800545c:	e2ac      	b.n	80059b8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800545e:	78fa      	ldrb	r2, [r7, #3]
 8005460:	6879      	ldr	r1, [r7, #4]
 8005462:	4613      	mov	r3, r2
 8005464:	011b      	lsls	r3, r3, #4
 8005466:	1a9b      	subs	r3, r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	440b      	add	r3, r1
 800546c:	334d      	adds	r3, #77	@ 0x4d
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	2b07      	cmp	r3, #7
 8005472:	d00b      	beq.n	800548c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005474:	78fa      	ldrb	r2, [r7, #3]
 8005476:	6879      	ldr	r1, [r7, #4]
 8005478:	4613      	mov	r3, r2
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	1a9b      	subs	r3, r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	440b      	add	r3, r1
 8005482:	334d      	adds	r3, #77	@ 0x4d
 8005484:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005486:	2b09      	cmp	r3, #9
 8005488:	f040 80a6 	bne.w	80055d8 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800548c:	78fa      	ldrb	r2, [r7, #3]
 800548e:	6879      	ldr	r1, [r7, #4]
 8005490:	4613      	mov	r3, r2
 8005492:	011b      	lsls	r3, r3, #4
 8005494:	1a9b      	subs	r3, r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	440b      	add	r3, r1
 800549a:	334d      	adds	r3, #77	@ 0x4d
 800549c:	2202      	movs	r2, #2
 800549e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80054a0:	78fa      	ldrb	r2, [r7, #3]
 80054a2:	6879      	ldr	r1, [r7, #4]
 80054a4:	4613      	mov	r3, r2
 80054a6:	011b      	lsls	r3, r3, #4
 80054a8:	1a9b      	subs	r3, r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	440b      	add	r3, r1
 80054ae:	3344      	adds	r3, #68	@ 0x44
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	1c59      	adds	r1, r3, #1
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	4613      	mov	r3, r2
 80054b8:	011b      	lsls	r3, r3, #4
 80054ba:	1a9b      	subs	r3, r3, r2
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	4403      	add	r3, r0
 80054c0:	3344      	adds	r3, #68	@ 0x44
 80054c2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80054c4:	78fa      	ldrb	r2, [r7, #3]
 80054c6:	6879      	ldr	r1, [r7, #4]
 80054c8:	4613      	mov	r3, r2
 80054ca:	011b      	lsls	r3, r3, #4
 80054cc:	1a9b      	subs	r3, r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	3344      	adds	r3, #68	@ 0x44
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d943      	bls.n	8005562 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80054da:	78fa      	ldrb	r2, [r7, #3]
 80054dc:	6879      	ldr	r1, [r7, #4]
 80054de:	4613      	mov	r3, r2
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	1a9b      	subs	r3, r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	440b      	add	r3, r1
 80054e8:	3344      	adds	r3, #68	@ 0x44
 80054ea:	2200      	movs	r2, #0
 80054ec:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80054ee:	78fa      	ldrb	r2, [r7, #3]
 80054f0:	6879      	ldr	r1, [r7, #4]
 80054f2:	4613      	mov	r3, r2
 80054f4:	011b      	lsls	r3, r3, #4
 80054f6:	1a9b      	subs	r3, r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	440b      	add	r3, r1
 80054fc:	331a      	adds	r3, #26
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	2b01      	cmp	r3, #1
 8005502:	d123      	bne.n	800554c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8005504:	78fa      	ldrb	r2, [r7, #3]
 8005506:	6879      	ldr	r1, [r7, #4]
 8005508:	4613      	mov	r3, r2
 800550a:	011b      	lsls	r3, r3, #4
 800550c:	1a9b      	subs	r3, r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	440b      	add	r3, r1
 8005512:	331b      	adds	r3, #27
 8005514:	2200      	movs	r2, #0
 8005516:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8005518:	78fa      	ldrb	r2, [r7, #3]
 800551a:	6879      	ldr	r1, [r7, #4]
 800551c:	4613      	mov	r3, r2
 800551e:	011b      	lsls	r3, r3, #4
 8005520:	1a9b      	subs	r3, r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	440b      	add	r3, r1
 8005526:	331c      	adds	r3, #28
 8005528:	2200      	movs	r2, #0
 800552a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800552c:	78fb      	ldrb	r3, [r7, #3]
 800552e:	015a      	lsls	r2, r3, #5
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	4413      	add	r3, r2
 8005534:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	78fa      	ldrb	r2, [r7, #3]
 800553c:	0151      	lsls	r1, r2, #5
 800553e:	693a      	ldr	r2, [r7, #16]
 8005540:	440a      	add	r2, r1
 8005542:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005546:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800554a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800554c:	78fa      	ldrb	r2, [r7, #3]
 800554e:	6879      	ldr	r1, [r7, #4]
 8005550:	4613      	mov	r3, r2
 8005552:	011b      	lsls	r3, r3, #4
 8005554:	1a9b      	subs	r3, r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	440b      	add	r3, r1
 800555a:	334c      	adds	r3, #76	@ 0x4c
 800555c:	2204      	movs	r2, #4
 800555e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005560:	e229      	b.n	80059b6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005562:	78fa      	ldrb	r2, [r7, #3]
 8005564:	6879      	ldr	r1, [r7, #4]
 8005566:	4613      	mov	r3, r2
 8005568:	011b      	lsls	r3, r3, #4
 800556a:	1a9b      	subs	r3, r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	440b      	add	r3, r1
 8005570:	334c      	adds	r3, #76	@ 0x4c
 8005572:	2202      	movs	r2, #2
 8005574:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005576:	78fa      	ldrb	r2, [r7, #3]
 8005578:	6879      	ldr	r1, [r7, #4]
 800557a:	4613      	mov	r3, r2
 800557c:	011b      	lsls	r3, r3, #4
 800557e:	1a9b      	subs	r3, r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	440b      	add	r3, r1
 8005584:	3326      	adds	r3, #38	@ 0x26
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d00b      	beq.n	80055a4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800558c:	78fa      	ldrb	r2, [r7, #3]
 800558e:	6879      	ldr	r1, [r7, #4]
 8005590:	4613      	mov	r3, r2
 8005592:	011b      	lsls	r3, r3, #4
 8005594:	1a9b      	subs	r3, r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	440b      	add	r3, r1
 800559a:	3326      	adds	r3, #38	@ 0x26
 800559c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800559e:	2b02      	cmp	r3, #2
 80055a0:	f040 8209 	bne.w	80059b6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80055a4:	78fb      	ldrb	r3, [r7, #3]
 80055a6:	015a      	lsls	r2, r3, #5
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	4413      	add	r3, r2
 80055ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80055ba:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80055c2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80055c4:	78fb      	ldrb	r3, [r7, #3]
 80055c6:	015a      	lsls	r2, r3, #5
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	4413      	add	r3, r2
 80055cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055d0:	461a      	mov	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80055d6:	e1ee      	b.n	80059b6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80055d8:	78fa      	ldrb	r2, [r7, #3]
 80055da:	6879      	ldr	r1, [r7, #4]
 80055dc:	4613      	mov	r3, r2
 80055de:	011b      	lsls	r3, r3, #4
 80055e0:	1a9b      	subs	r3, r3, r2
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	440b      	add	r3, r1
 80055e6:	334d      	adds	r3, #77	@ 0x4d
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	2b05      	cmp	r3, #5
 80055ec:	f040 80c8 	bne.w	8005780 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80055f0:	78fa      	ldrb	r2, [r7, #3]
 80055f2:	6879      	ldr	r1, [r7, #4]
 80055f4:	4613      	mov	r3, r2
 80055f6:	011b      	lsls	r3, r3, #4
 80055f8:	1a9b      	subs	r3, r3, r2
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	440b      	add	r3, r1
 80055fe:	334d      	adds	r3, #77	@ 0x4d
 8005600:	2202      	movs	r2, #2
 8005602:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005604:	78fa      	ldrb	r2, [r7, #3]
 8005606:	6879      	ldr	r1, [r7, #4]
 8005608:	4613      	mov	r3, r2
 800560a:	011b      	lsls	r3, r3, #4
 800560c:	1a9b      	subs	r3, r3, r2
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	440b      	add	r3, r1
 8005612:	331b      	adds	r3, #27
 8005614:	781b      	ldrb	r3, [r3, #0]
 8005616:	2b01      	cmp	r3, #1
 8005618:	f040 81ce 	bne.w	80059b8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800561c:	78fa      	ldrb	r2, [r7, #3]
 800561e:	6879      	ldr	r1, [r7, #4]
 8005620:	4613      	mov	r3, r2
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	1a9b      	subs	r3, r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	440b      	add	r3, r1
 800562a:	3326      	adds	r3, #38	@ 0x26
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	2b03      	cmp	r3, #3
 8005630:	d16b      	bne.n	800570a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8005632:	78fa      	ldrb	r2, [r7, #3]
 8005634:	6879      	ldr	r1, [r7, #4]
 8005636:	4613      	mov	r3, r2
 8005638:	011b      	lsls	r3, r3, #4
 800563a:	1a9b      	subs	r3, r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	440b      	add	r3, r1
 8005640:	3348      	adds	r3, #72	@ 0x48
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	1c59      	adds	r1, r3, #1
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	4613      	mov	r3, r2
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	1a9b      	subs	r3, r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	4403      	add	r3, r0
 8005652:	3348      	adds	r3, #72	@ 0x48
 8005654:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8005656:	78fa      	ldrb	r2, [r7, #3]
 8005658:	6879      	ldr	r1, [r7, #4]
 800565a:	4613      	mov	r3, r2
 800565c:	011b      	lsls	r3, r3, #4
 800565e:	1a9b      	subs	r3, r3, r2
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	440b      	add	r3, r1
 8005664:	3348      	adds	r3, #72	@ 0x48
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2b02      	cmp	r3, #2
 800566a:	d943      	bls.n	80056f4 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800566c:	78fa      	ldrb	r2, [r7, #3]
 800566e:	6879      	ldr	r1, [r7, #4]
 8005670:	4613      	mov	r3, r2
 8005672:	011b      	lsls	r3, r3, #4
 8005674:	1a9b      	subs	r3, r3, r2
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	440b      	add	r3, r1
 800567a:	3348      	adds	r3, #72	@ 0x48
 800567c:	2200      	movs	r2, #0
 800567e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8005680:	78fa      	ldrb	r2, [r7, #3]
 8005682:	6879      	ldr	r1, [r7, #4]
 8005684:	4613      	mov	r3, r2
 8005686:	011b      	lsls	r3, r3, #4
 8005688:	1a9b      	subs	r3, r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	440b      	add	r3, r1
 800568e:	331b      	adds	r3, #27
 8005690:	2200      	movs	r2, #0
 8005692:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8005694:	78fa      	ldrb	r2, [r7, #3]
 8005696:	6879      	ldr	r1, [r7, #4]
 8005698:	4613      	mov	r3, r2
 800569a:	011b      	lsls	r3, r3, #4
 800569c:	1a9b      	subs	r3, r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	440b      	add	r3, r1
 80056a2:	3344      	adds	r3, #68	@ 0x44
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2b02      	cmp	r3, #2
 80056a8:	d809      	bhi.n	80056be <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80056aa:	78fa      	ldrb	r2, [r7, #3]
 80056ac:	6879      	ldr	r1, [r7, #4]
 80056ae:	4613      	mov	r3, r2
 80056b0:	011b      	lsls	r3, r3, #4
 80056b2:	1a9b      	subs	r3, r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	440b      	add	r3, r1
 80056b8:	331c      	adds	r3, #28
 80056ba:	2201      	movs	r2, #1
 80056bc:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80056be:	78fb      	ldrb	r3, [r7, #3]
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	78fa      	ldrb	r2, [r7, #3]
 80056ce:	0151      	lsls	r1, r2, #5
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	440a      	add	r2, r1
 80056d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80056d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056dc:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80056de:	78fa      	ldrb	r2, [r7, #3]
 80056e0:	6879      	ldr	r1, [r7, #4]
 80056e2:	4613      	mov	r3, r2
 80056e4:	011b      	lsls	r3, r3, #4
 80056e6:	1a9b      	subs	r3, r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	440b      	add	r3, r1
 80056ec:	334c      	adds	r3, #76	@ 0x4c
 80056ee:	2204      	movs	r2, #4
 80056f0:	701a      	strb	r2, [r3, #0]
 80056f2:	e014      	b.n	800571e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80056f4:	78fa      	ldrb	r2, [r7, #3]
 80056f6:	6879      	ldr	r1, [r7, #4]
 80056f8:	4613      	mov	r3, r2
 80056fa:	011b      	lsls	r3, r3, #4
 80056fc:	1a9b      	subs	r3, r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	440b      	add	r3, r1
 8005702:	334c      	adds	r3, #76	@ 0x4c
 8005704:	2202      	movs	r2, #2
 8005706:	701a      	strb	r2, [r3, #0]
 8005708:	e009      	b.n	800571e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800570a:	78fa      	ldrb	r2, [r7, #3]
 800570c:	6879      	ldr	r1, [r7, #4]
 800570e:	4613      	mov	r3, r2
 8005710:	011b      	lsls	r3, r3, #4
 8005712:	1a9b      	subs	r3, r3, r2
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	440b      	add	r3, r1
 8005718:	334c      	adds	r3, #76	@ 0x4c
 800571a:	2202      	movs	r2, #2
 800571c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800571e:	78fa      	ldrb	r2, [r7, #3]
 8005720:	6879      	ldr	r1, [r7, #4]
 8005722:	4613      	mov	r3, r2
 8005724:	011b      	lsls	r3, r3, #4
 8005726:	1a9b      	subs	r3, r3, r2
 8005728:	009b      	lsls	r3, r3, #2
 800572a:	440b      	add	r3, r1
 800572c:	3326      	adds	r3, #38	@ 0x26
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00b      	beq.n	800574c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005734:	78fa      	ldrb	r2, [r7, #3]
 8005736:	6879      	ldr	r1, [r7, #4]
 8005738:	4613      	mov	r3, r2
 800573a:	011b      	lsls	r3, r3, #4
 800573c:	1a9b      	subs	r3, r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	440b      	add	r3, r1
 8005742:	3326      	adds	r3, #38	@ 0x26
 8005744:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005746:	2b02      	cmp	r3, #2
 8005748:	f040 8136 	bne.w	80059b8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800574c:	78fb      	ldrb	r3, [r7, #3]
 800574e:	015a      	lsls	r2, r3, #5
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	4413      	add	r3, r2
 8005754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005762:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800576a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800576c:	78fb      	ldrb	r3, [r7, #3]
 800576e:	015a      	lsls	r2, r3, #5
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	4413      	add	r3, r2
 8005774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005778:	461a      	mov	r2, r3
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6013      	str	r3, [r2, #0]
 800577e:	e11b      	b.n	80059b8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005780:	78fa      	ldrb	r2, [r7, #3]
 8005782:	6879      	ldr	r1, [r7, #4]
 8005784:	4613      	mov	r3, r2
 8005786:	011b      	lsls	r3, r3, #4
 8005788:	1a9b      	subs	r3, r3, r2
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	440b      	add	r3, r1
 800578e:	334d      	adds	r3, #77	@ 0x4d
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	2b03      	cmp	r3, #3
 8005794:	f040 8081 	bne.w	800589a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005798:	78fa      	ldrb	r2, [r7, #3]
 800579a:	6879      	ldr	r1, [r7, #4]
 800579c:	4613      	mov	r3, r2
 800579e:	011b      	lsls	r3, r3, #4
 80057a0:	1a9b      	subs	r3, r3, r2
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	440b      	add	r3, r1
 80057a6:	334d      	adds	r3, #77	@ 0x4d
 80057a8:	2202      	movs	r2, #2
 80057aa:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80057ac:	78fa      	ldrb	r2, [r7, #3]
 80057ae:	6879      	ldr	r1, [r7, #4]
 80057b0:	4613      	mov	r3, r2
 80057b2:	011b      	lsls	r3, r3, #4
 80057b4:	1a9b      	subs	r3, r3, r2
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	440b      	add	r3, r1
 80057ba:	331b      	adds	r3, #27
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	f040 80fa 	bne.w	80059b8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80057c4:	78fa      	ldrb	r2, [r7, #3]
 80057c6:	6879      	ldr	r1, [r7, #4]
 80057c8:	4613      	mov	r3, r2
 80057ca:	011b      	lsls	r3, r3, #4
 80057cc:	1a9b      	subs	r3, r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	440b      	add	r3, r1
 80057d2:	334c      	adds	r3, #76	@ 0x4c
 80057d4:	2202      	movs	r2, #2
 80057d6:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80057d8:	78fb      	ldrb	r3, [r7, #3]
 80057da:	015a      	lsls	r2, r3, #5
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	4413      	add	r3, r2
 80057e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	78fa      	ldrb	r2, [r7, #3]
 80057e8:	0151      	lsls	r1, r2, #5
 80057ea:	693a      	ldr	r2, [r7, #16]
 80057ec:	440a      	add	r2, r1
 80057ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80057f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057f6:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80057f8:	78fb      	ldrb	r3, [r7, #3]
 80057fa:	015a      	lsls	r2, r3, #5
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	4413      	add	r3, r2
 8005800:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	78fa      	ldrb	r2, [r7, #3]
 8005808:	0151      	lsls	r1, r2, #5
 800580a:	693a      	ldr	r2, [r7, #16]
 800580c:	440a      	add	r2, r1
 800580e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005812:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005816:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8005818:	78fb      	ldrb	r3, [r7, #3]
 800581a:	015a      	lsls	r2, r3, #5
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	4413      	add	r3, r2
 8005820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	78fa      	ldrb	r2, [r7, #3]
 8005828:	0151      	lsls	r1, r2, #5
 800582a:	693a      	ldr	r2, [r7, #16]
 800582c:	440a      	add	r2, r1
 800582e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005832:	f023 0320 	bic.w	r3, r3, #32
 8005836:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005838:	78fa      	ldrb	r2, [r7, #3]
 800583a:	6879      	ldr	r1, [r7, #4]
 800583c:	4613      	mov	r3, r2
 800583e:	011b      	lsls	r3, r3, #4
 8005840:	1a9b      	subs	r3, r3, r2
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	440b      	add	r3, r1
 8005846:	3326      	adds	r3, #38	@ 0x26
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00b      	beq.n	8005866 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800584e:	78fa      	ldrb	r2, [r7, #3]
 8005850:	6879      	ldr	r1, [r7, #4]
 8005852:	4613      	mov	r3, r2
 8005854:	011b      	lsls	r3, r3, #4
 8005856:	1a9b      	subs	r3, r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	440b      	add	r3, r1
 800585c:	3326      	adds	r3, #38	@ 0x26
 800585e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005860:	2b02      	cmp	r3, #2
 8005862:	f040 80a9 	bne.w	80059b8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005866:	78fb      	ldrb	r3, [r7, #3]
 8005868:	015a      	lsls	r2, r3, #5
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	4413      	add	r3, r2
 800586e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800587c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005884:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005886:	78fb      	ldrb	r3, [r7, #3]
 8005888:	015a      	lsls	r2, r3, #5
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	4413      	add	r3, r2
 800588e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005892:	461a      	mov	r2, r3
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6013      	str	r3, [r2, #0]
 8005898:	e08e      	b.n	80059b8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800589a:	78fa      	ldrb	r2, [r7, #3]
 800589c:	6879      	ldr	r1, [r7, #4]
 800589e:	4613      	mov	r3, r2
 80058a0:	011b      	lsls	r3, r3, #4
 80058a2:	1a9b      	subs	r3, r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	440b      	add	r3, r1
 80058a8:	334d      	adds	r3, #77	@ 0x4d
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	2b04      	cmp	r3, #4
 80058ae:	d143      	bne.n	8005938 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80058b0:	78fa      	ldrb	r2, [r7, #3]
 80058b2:	6879      	ldr	r1, [r7, #4]
 80058b4:	4613      	mov	r3, r2
 80058b6:	011b      	lsls	r3, r3, #4
 80058b8:	1a9b      	subs	r3, r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	440b      	add	r3, r1
 80058be:	334d      	adds	r3, #77	@ 0x4d
 80058c0:	2202      	movs	r2, #2
 80058c2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80058c4:	78fa      	ldrb	r2, [r7, #3]
 80058c6:	6879      	ldr	r1, [r7, #4]
 80058c8:	4613      	mov	r3, r2
 80058ca:	011b      	lsls	r3, r3, #4
 80058cc:	1a9b      	subs	r3, r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	440b      	add	r3, r1
 80058d2:	334c      	adds	r3, #76	@ 0x4c
 80058d4:	2202      	movs	r2, #2
 80058d6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80058d8:	78fa      	ldrb	r2, [r7, #3]
 80058da:	6879      	ldr	r1, [r7, #4]
 80058dc:	4613      	mov	r3, r2
 80058de:	011b      	lsls	r3, r3, #4
 80058e0:	1a9b      	subs	r3, r3, r2
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	440b      	add	r3, r1
 80058e6:	3326      	adds	r3, #38	@ 0x26
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00a      	beq.n	8005904 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80058ee:	78fa      	ldrb	r2, [r7, #3]
 80058f0:	6879      	ldr	r1, [r7, #4]
 80058f2:	4613      	mov	r3, r2
 80058f4:	011b      	lsls	r3, r3, #4
 80058f6:	1a9b      	subs	r3, r3, r2
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	440b      	add	r3, r1
 80058fc:	3326      	adds	r3, #38	@ 0x26
 80058fe:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005900:	2b02      	cmp	r3, #2
 8005902:	d159      	bne.n	80059b8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005904:	78fb      	ldrb	r3, [r7, #3]
 8005906:	015a      	lsls	r2, r3, #5
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	4413      	add	r3, r2
 800590c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800591a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005922:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005924:	78fb      	ldrb	r3, [r7, #3]
 8005926:	015a      	lsls	r2, r3, #5
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	4413      	add	r3, r2
 800592c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005930:	461a      	mov	r2, r3
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6013      	str	r3, [r2, #0]
 8005936:	e03f      	b.n	80059b8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8005938:	78fa      	ldrb	r2, [r7, #3]
 800593a:	6879      	ldr	r1, [r7, #4]
 800593c:	4613      	mov	r3, r2
 800593e:	011b      	lsls	r3, r3, #4
 8005940:	1a9b      	subs	r3, r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	440b      	add	r3, r1
 8005946:	334d      	adds	r3, #77	@ 0x4d
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	2b08      	cmp	r3, #8
 800594c:	d126      	bne.n	800599c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800594e:	78fa      	ldrb	r2, [r7, #3]
 8005950:	6879      	ldr	r1, [r7, #4]
 8005952:	4613      	mov	r3, r2
 8005954:	011b      	lsls	r3, r3, #4
 8005956:	1a9b      	subs	r3, r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	440b      	add	r3, r1
 800595c:	334d      	adds	r3, #77	@ 0x4d
 800595e:	2202      	movs	r2, #2
 8005960:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005962:	78fa      	ldrb	r2, [r7, #3]
 8005964:	6879      	ldr	r1, [r7, #4]
 8005966:	4613      	mov	r3, r2
 8005968:	011b      	lsls	r3, r3, #4
 800596a:	1a9b      	subs	r3, r3, r2
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	440b      	add	r3, r1
 8005970:	3344      	adds	r3, #68	@ 0x44
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	1c59      	adds	r1, r3, #1
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	4613      	mov	r3, r2
 800597a:	011b      	lsls	r3, r3, #4
 800597c:	1a9b      	subs	r3, r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	4403      	add	r3, r0
 8005982:	3344      	adds	r3, #68	@ 0x44
 8005984:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8005986:	78fa      	ldrb	r2, [r7, #3]
 8005988:	6879      	ldr	r1, [r7, #4]
 800598a:	4613      	mov	r3, r2
 800598c:	011b      	lsls	r3, r3, #4
 800598e:	1a9b      	subs	r3, r3, r2
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	440b      	add	r3, r1
 8005994:	334c      	adds	r3, #76	@ 0x4c
 8005996:	2204      	movs	r2, #4
 8005998:	701a      	strb	r2, [r3, #0]
 800599a:	e00d      	b.n	80059b8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800599c:	78fa      	ldrb	r2, [r7, #3]
 800599e:	6879      	ldr	r1, [r7, #4]
 80059a0:	4613      	mov	r3, r2
 80059a2:	011b      	lsls	r3, r3, #4
 80059a4:	1a9b      	subs	r3, r3, r2
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	440b      	add	r3, r1
 80059aa:	334d      	adds	r3, #77	@ 0x4d
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	f000 8100 	beq.w	8005bb4 <HCD_HC_IN_IRQHandler+0xcca>
 80059b4:	e000      	b.n	80059b8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80059b6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80059b8:	78fa      	ldrb	r2, [r7, #3]
 80059ba:	6879      	ldr	r1, [r7, #4]
 80059bc:	4613      	mov	r3, r2
 80059be:	011b      	lsls	r3, r3, #4
 80059c0:	1a9b      	subs	r3, r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	440b      	add	r3, r1
 80059c6:	334c      	adds	r3, #76	@ 0x4c
 80059c8:	781a      	ldrb	r2, [r3, #0]
 80059ca:	78fb      	ldrb	r3, [r7, #3]
 80059cc:	4619      	mov	r1, r3
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f007 fff6 	bl	800d9c0 <HAL_HCD_HC_NotifyURBChange_Callback>
 80059d4:	e0ef      	b.n	8005bb6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	78fa      	ldrb	r2, [r7, #3]
 80059dc:	4611      	mov	r1, r2
 80059de:	4618      	mov	r0, r3
 80059e0:	f004 fee5 	bl	800a7ae <USB_ReadChInterrupts>
 80059e4:	4603      	mov	r3, r0
 80059e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ea:	2b40      	cmp	r3, #64	@ 0x40
 80059ec:	d12f      	bne.n	8005a4e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80059ee:	78fb      	ldrb	r3, [r7, #3]
 80059f0:	015a      	lsls	r2, r3, #5
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	4413      	add	r3, r2
 80059f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059fa:	461a      	mov	r2, r3
 80059fc:	2340      	movs	r3, #64	@ 0x40
 80059fe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8005a00:	78fa      	ldrb	r2, [r7, #3]
 8005a02:	6879      	ldr	r1, [r7, #4]
 8005a04:	4613      	mov	r3, r2
 8005a06:	011b      	lsls	r3, r3, #4
 8005a08:	1a9b      	subs	r3, r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	440b      	add	r3, r1
 8005a0e:	334d      	adds	r3, #77	@ 0x4d
 8005a10:	2205      	movs	r2, #5
 8005a12:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005a14:	78fa      	ldrb	r2, [r7, #3]
 8005a16:	6879      	ldr	r1, [r7, #4]
 8005a18:	4613      	mov	r3, r2
 8005a1a:	011b      	lsls	r3, r3, #4
 8005a1c:	1a9b      	subs	r3, r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	440b      	add	r3, r1
 8005a22:	331a      	adds	r3, #26
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d109      	bne.n	8005a3e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005a2a:	78fa      	ldrb	r2, [r7, #3]
 8005a2c:	6879      	ldr	r1, [r7, #4]
 8005a2e:	4613      	mov	r3, r2
 8005a30:	011b      	lsls	r3, r3, #4
 8005a32:	1a9b      	subs	r3, r3, r2
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	440b      	add	r3, r1
 8005a38:	3344      	adds	r3, #68	@ 0x44
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	78fa      	ldrb	r2, [r7, #3]
 8005a44:	4611      	mov	r1, r2
 8005a46:	4618      	mov	r0, r3
 8005a48:	f005 fc5b 	bl	800b302 <USB_HC_Halt>
 8005a4c:	e0b3      	b.n	8005bb6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	78fa      	ldrb	r2, [r7, #3]
 8005a54:	4611      	mov	r1, r2
 8005a56:	4618      	mov	r0, r3
 8005a58:	f004 fea9 	bl	800a7ae <USB_ReadChInterrupts>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	f003 0310 	and.w	r3, r3, #16
 8005a62:	2b10      	cmp	r3, #16
 8005a64:	f040 80a7 	bne.w	8005bb6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005a68:	78fa      	ldrb	r2, [r7, #3]
 8005a6a:	6879      	ldr	r1, [r7, #4]
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	011b      	lsls	r3, r3, #4
 8005a70:	1a9b      	subs	r3, r3, r2
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	440b      	add	r3, r1
 8005a76:	3326      	adds	r3, #38	@ 0x26
 8005a78:	781b      	ldrb	r3, [r3, #0]
 8005a7a:	2b03      	cmp	r3, #3
 8005a7c:	d11b      	bne.n	8005ab6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005a7e:	78fa      	ldrb	r2, [r7, #3]
 8005a80:	6879      	ldr	r1, [r7, #4]
 8005a82:	4613      	mov	r3, r2
 8005a84:	011b      	lsls	r3, r3, #4
 8005a86:	1a9b      	subs	r3, r3, r2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	440b      	add	r3, r1
 8005a8c:	3344      	adds	r3, #68	@ 0x44
 8005a8e:	2200      	movs	r2, #0
 8005a90:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8005a92:	78fa      	ldrb	r2, [r7, #3]
 8005a94:	6879      	ldr	r1, [r7, #4]
 8005a96:	4613      	mov	r3, r2
 8005a98:	011b      	lsls	r3, r3, #4
 8005a9a:	1a9b      	subs	r3, r3, r2
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	440b      	add	r3, r1
 8005aa0:	334d      	adds	r3, #77	@ 0x4d
 8005aa2:	2204      	movs	r2, #4
 8005aa4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	78fa      	ldrb	r2, [r7, #3]
 8005aac:	4611      	mov	r1, r2
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f005 fc27 	bl	800b302 <USB_HC_Halt>
 8005ab4:	e03f      	b.n	8005b36 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005ab6:	78fa      	ldrb	r2, [r7, #3]
 8005ab8:	6879      	ldr	r1, [r7, #4]
 8005aba:	4613      	mov	r3, r2
 8005abc:	011b      	lsls	r3, r3, #4
 8005abe:	1a9b      	subs	r3, r3, r2
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	440b      	add	r3, r1
 8005ac4:	3326      	adds	r3, #38	@ 0x26
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00a      	beq.n	8005ae2 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005acc:	78fa      	ldrb	r2, [r7, #3]
 8005ace:	6879      	ldr	r1, [r7, #4]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	011b      	lsls	r3, r3, #4
 8005ad4:	1a9b      	subs	r3, r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	440b      	add	r3, r1
 8005ada:	3326      	adds	r3, #38	@ 0x26
 8005adc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d129      	bne.n	8005b36 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005ae2:	78fa      	ldrb	r2, [r7, #3]
 8005ae4:	6879      	ldr	r1, [r7, #4]
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	011b      	lsls	r3, r3, #4
 8005aea:	1a9b      	subs	r3, r3, r2
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	440b      	add	r3, r1
 8005af0:	3344      	adds	r3, #68	@ 0x44
 8005af2:	2200      	movs	r2, #0
 8005af4:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	799b      	ldrb	r3, [r3, #6]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00a      	beq.n	8005b14 <HCD_HC_IN_IRQHandler+0xc2a>
 8005afe:	78fa      	ldrb	r2, [r7, #3]
 8005b00:	6879      	ldr	r1, [r7, #4]
 8005b02:	4613      	mov	r3, r2
 8005b04:	011b      	lsls	r3, r3, #4
 8005b06:	1a9b      	subs	r3, r3, r2
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	440b      	add	r3, r1
 8005b0c:	331b      	adds	r3, #27
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d110      	bne.n	8005b36 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8005b14:	78fa      	ldrb	r2, [r7, #3]
 8005b16:	6879      	ldr	r1, [r7, #4]
 8005b18:	4613      	mov	r3, r2
 8005b1a:	011b      	lsls	r3, r3, #4
 8005b1c:	1a9b      	subs	r3, r3, r2
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	440b      	add	r3, r1
 8005b22:	334d      	adds	r3, #77	@ 0x4d
 8005b24:	2204      	movs	r2, #4
 8005b26:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	78fa      	ldrb	r2, [r7, #3]
 8005b2e:	4611      	mov	r1, r2
 8005b30:	4618      	mov	r0, r3
 8005b32:	f005 fbe6 	bl	800b302 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005b36:	78fa      	ldrb	r2, [r7, #3]
 8005b38:	6879      	ldr	r1, [r7, #4]
 8005b3a:	4613      	mov	r3, r2
 8005b3c:	011b      	lsls	r3, r3, #4
 8005b3e:	1a9b      	subs	r3, r3, r2
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	440b      	add	r3, r1
 8005b44:	331b      	adds	r3, #27
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d129      	bne.n	8005ba0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005b4c:	78fa      	ldrb	r2, [r7, #3]
 8005b4e:	6879      	ldr	r1, [r7, #4]
 8005b50:	4613      	mov	r3, r2
 8005b52:	011b      	lsls	r3, r3, #4
 8005b54:	1a9b      	subs	r3, r3, r2
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	440b      	add	r3, r1
 8005b5a:	331b      	adds	r3, #27
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005b60:	78fb      	ldrb	r3, [r7, #3]
 8005b62:	015a      	lsls	r2, r3, #5
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	4413      	add	r3, r2
 8005b68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	78fa      	ldrb	r2, [r7, #3]
 8005b70:	0151      	lsls	r1, r2, #5
 8005b72:	693a      	ldr	r2, [r7, #16]
 8005b74:	440a      	add	r2, r1
 8005b76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b7e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8005b80:	78fb      	ldrb	r3, [r7, #3]
 8005b82:	015a      	lsls	r2, r3, #5
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	4413      	add	r3, r2
 8005b88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	78fa      	ldrb	r2, [r7, #3]
 8005b90:	0151      	lsls	r1, r2, #5
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	440a      	add	r2, r1
 8005b96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b9a:	f043 0320 	orr.w	r3, r3, #32
 8005b9e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005ba0:	78fb      	ldrb	r3, [r7, #3]
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bac:	461a      	mov	r2, r3
 8005bae:	2310      	movs	r3, #16
 8005bb0:	6093      	str	r3, [r2, #8]
 8005bb2:	e000      	b.n	8005bb6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8005bb4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005bb6:	3718      	adds	r7, #24
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}

08005bbc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b086      	sub	sp, #24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	78fa      	ldrb	r2, [r7, #3]
 8005bd8:	4611      	mov	r1, r2
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f004 fde7 	bl	800a7ae <USB_ReadChInterrupts>
 8005be0:	4603      	mov	r3, r0
 8005be2:	f003 0304 	and.w	r3, r3, #4
 8005be6:	2b04      	cmp	r3, #4
 8005be8:	d11b      	bne.n	8005c22 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005bea:	78fb      	ldrb	r3, [r7, #3]
 8005bec:	015a      	lsls	r2, r3, #5
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	4413      	add	r3, r2
 8005bf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	2304      	movs	r3, #4
 8005bfa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005bfc:	78fa      	ldrb	r2, [r7, #3]
 8005bfe:	6879      	ldr	r1, [r7, #4]
 8005c00:	4613      	mov	r3, r2
 8005c02:	011b      	lsls	r3, r3, #4
 8005c04:	1a9b      	subs	r3, r3, r2
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	440b      	add	r3, r1
 8005c0a:	334d      	adds	r3, #77	@ 0x4d
 8005c0c:	2207      	movs	r2, #7
 8005c0e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	78fa      	ldrb	r2, [r7, #3]
 8005c16:	4611      	mov	r1, r2
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f005 fb72 	bl	800b302 <USB_HC_Halt>
 8005c1e:	f000 bc89 	b.w	8006534 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	78fa      	ldrb	r2, [r7, #3]
 8005c28:	4611      	mov	r1, r2
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f004 fdbf 	bl	800a7ae <USB_ReadChInterrupts>
 8005c30:	4603      	mov	r3, r0
 8005c32:	f003 0320 	and.w	r3, r3, #32
 8005c36:	2b20      	cmp	r3, #32
 8005c38:	f040 8082 	bne.w	8005d40 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005c3c:	78fb      	ldrb	r3, [r7, #3]
 8005c3e:	015a      	lsls	r2, r3, #5
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	4413      	add	r3, r2
 8005c44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c48:	461a      	mov	r2, r3
 8005c4a:	2320      	movs	r3, #32
 8005c4c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8005c4e:	78fa      	ldrb	r2, [r7, #3]
 8005c50:	6879      	ldr	r1, [r7, #4]
 8005c52:	4613      	mov	r3, r2
 8005c54:	011b      	lsls	r3, r3, #4
 8005c56:	1a9b      	subs	r3, r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	440b      	add	r3, r1
 8005c5c:	3319      	adds	r3, #25
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d124      	bne.n	8005cae <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005c64:	78fa      	ldrb	r2, [r7, #3]
 8005c66:	6879      	ldr	r1, [r7, #4]
 8005c68:	4613      	mov	r3, r2
 8005c6a:	011b      	lsls	r3, r3, #4
 8005c6c:	1a9b      	subs	r3, r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	440b      	add	r3, r1
 8005c72:	3319      	adds	r3, #25
 8005c74:	2200      	movs	r2, #0
 8005c76:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005c78:	78fa      	ldrb	r2, [r7, #3]
 8005c7a:	6879      	ldr	r1, [r7, #4]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	011b      	lsls	r3, r3, #4
 8005c80:	1a9b      	subs	r3, r3, r2
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	440b      	add	r3, r1
 8005c86:	334c      	adds	r3, #76	@ 0x4c
 8005c88:	2202      	movs	r2, #2
 8005c8a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8005c8c:	78fa      	ldrb	r2, [r7, #3]
 8005c8e:	6879      	ldr	r1, [r7, #4]
 8005c90:	4613      	mov	r3, r2
 8005c92:	011b      	lsls	r3, r3, #4
 8005c94:	1a9b      	subs	r3, r3, r2
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	440b      	add	r3, r1
 8005c9a:	334d      	adds	r3, #77	@ 0x4d
 8005c9c:	2203      	movs	r2, #3
 8005c9e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	78fa      	ldrb	r2, [r7, #3]
 8005ca6:	4611      	mov	r1, r2
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f005 fb2a 	bl	800b302 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8005cae:	78fa      	ldrb	r2, [r7, #3]
 8005cb0:	6879      	ldr	r1, [r7, #4]
 8005cb2:	4613      	mov	r3, r2
 8005cb4:	011b      	lsls	r3, r3, #4
 8005cb6:	1a9b      	subs	r3, r3, r2
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	440b      	add	r3, r1
 8005cbc:	331a      	adds	r3, #26
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	f040 8437 	bne.w	8006534 <HCD_HC_OUT_IRQHandler+0x978>
 8005cc6:	78fa      	ldrb	r2, [r7, #3]
 8005cc8:	6879      	ldr	r1, [r7, #4]
 8005cca:	4613      	mov	r3, r2
 8005ccc:	011b      	lsls	r3, r3, #4
 8005cce:	1a9b      	subs	r3, r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	440b      	add	r3, r1
 8005cd4:	331b      	adds	r3, #27
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f040 842b 	bne.w	8006534 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8005cde:	78fa      	ldrb	r2, [r7, #3]
 8005ce0:	6879      	ldr	r1, [r7, #4]
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	011b      	lsls	r3, r3, #4
 8005ce6:	1a9b      	subs	r3, r3, r2
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	440b      	add	r3, r1
 8005cec:	3326      	adds	r3, #38	@ 0x26
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d009      	beq.n	8005d08 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8005cf4:	78fa      	ldrb	r2, [r7, #3]
 8005cf6:	6879      	ldr	r1, [r7, #4]
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	011b      	lsls	r3, r3, #4
 8005cfc:	1a9b      	subs	r3, r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	440b      	add	r3, r1
 8005d02:	331b      	adds	r3, #27
 8005d04:	2201      	movs	r2, #1
 8005d06:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8005d08:	78fa      	ldrb	r2, [r7, #3]
 8005d0a:	6879      	ldr	r1, [r7, #4]
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	011b      	lsls	r3, r3, #4
 8005d10:	1a9b      	subs	r3, r3, r2
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	440b      	add	r3, r1
 8005d16:	334d      	adds	r3, #77	@ 0x4d
 8005d18:	2203      	movs	r2, #3
 8005d1a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	78fa      	ldrb	r2, [r7, #3]
 8005d22:	4611      	mov	r1, r2
 8005d24:	4618      	mov	r0, r3
 8005d26:	f005 faec 	bl	800b302 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8005d2a:	78fa      	ldrb	r2, [r7, #3]
 8005d2c:	6879      	ldr	r1, [r7, #4]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	011b      	lsls	r3, r3, #4
 8005d32:	1a9b      	subs	r3, r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	440b      	add	r3, r1
 8005d38:	3344      	adds	r3, #68	@ 0x44
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	e3f9      	b.n	8006534 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	78fa      	ldrb	r2, [r7, #3]
 8005d46:	4611      	mov	r1, r2
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f004 fd30 	bl	800a7ae <USB_ReadChInterrupts>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d58:	d111      	bne.n	8005d7e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005d5a:	78fb      	ldrb	r3, [r7, #3]
 8005d5c:	015a      	lsls	r2, r3, #5
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	4413      	add	r3, r2
 8005d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d66:	461a      	mov	r2, r3
 8005d68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005d6c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	78fa      	ldrb	r2, [r7, #3]
 8005d74:	4611      	mov	r1, r2
 8005d76:	4618      	mov	r0, r3
 8005d78:	f005 fac3 	bl	800b302 <USB_HC_Halt>
 8005d7c:	e3da      	b.n	8006534 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	78fa      	ldrb	r2, [r7, #3]
 8005d84:	4611      	mov	r1, r2
 8005d86:	4618      	mov	r0, r3
 8005d88:	f004 fd11 	bl	800a7ae <USB_ReadChInterrupts>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d168      	bne.n	8005e68 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005d96:	78fa      	ldrb	r2, [r7, #3]
 8005d98:	6879      	ldr	r1, [r7, #4]
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	011b      	lsls	r3, r3, #4
 8005d9e:	1a9b      	subs	r3, r3, r2
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	440b      	add	r3, r1
 8005da4:	3344      	adds	r3, #68	@ 0x44
 8005da6:	2200      	movs	r2, #0
 8005da8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	78fa      	ldrb	r2, [r7, #3]
 8005db0:	4611      	mov	r1, r2
 8005db2:	4618      	mov	r0, r3
 8005db4:	f004 fcfb 	bl	800a7ae <USB_ReadChInterrupts>
 8005db8:	4603      	mov	r3, r0
 8005dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dbe:	2b40      	cmp	r3, #64	@ 0x40
 8005dc0:	d112      	bne.n	8005de8 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8005dc2:	78fa      	ldrb	r2, [r7, #3]
 8005dc4:	6879      	ldr	r1, [r7, #4]
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	011b      	lsls	r3, r3, #4
 8005dca:	1a9b      	subs	r3, r3, r2
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	440b      	add	r3, r1
 8005dd0:	3319      	adds	r3, #25
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005dd6:	78fb      	ldrb	r3, [r7, #3]
 8005dd8:	015a      	lsls	r2, r3, #5
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	4413      	add	r3, r2
 8005dde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005de2:	461a      	mov	r2, r3
 8005de4:	2340      	movs	r3, #64	@ 0x40
 8005de6:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8005de8:	78fa      	ldrb	r2, [r7, #3]
 8005dea:	6879      	ldr	r1, [r7, #4]
 8005dec:	4613      	mov	r3, r2
 8005dee:	011b      	lsls	r3, r3, #4
 8005df0:	1a9b      	subs	r3, r3, r2
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	440b      	add	r3, r1
 8005df6:	331b      	adds	r3, #27
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d019      	beq.n	8005e32 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005dfe:	78fa      	ldrb	r2, [r7, #3]
 8005e00:	6879      	ldr	r1, [r7, #4]
 8005e02:	4613      	mov	r3, r2
 8005e04:	011b      	lsls	r3, r3, #4
 8005e06:	1a9b      	subs	r3, r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	440b      	add	r3, r1
 8005e0c:	331b      	adds	r3, #27
 8005e0e:	2200      	movs	r2, #0
 8005e10:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005e12:	78fb      	ldrb	r3, [r7, #3]
 8005e14:	015a      	lsls	r2, r3, #5
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	4413      	add	r3, r2
 8005e1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	78fa      	ldrb	r2, [r7, #3]
 8005e22:	0151      	lsls	r1, r2, #5
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	440a      	add	r2, r1
 8005e28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e30:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005e32:	78fb      	ldrb	r3, [r7, #3]
 8005e34:	015a      	lsls	r2, r3, #5
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	4413      	add	r3, r2
 8005e3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e3e:	461a      	mov	r2, r3
 8005e40:	2301      	movs	r3, #1
 8005e42:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005e44:	78fa      	ldrb	r2, [r7, #3]
 8005e46:	6879      	ldr	r1, [r7, #4]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	011b      	lsls	r3, r3, #4
 8005e4c:	1a9b      	subs	r3, r3, r2
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	440b      	add	r3, r1
 8005e52:	334d      	adds	r3, #77	@ 0x4d
 8005e54:	2201      	movs	r2, #1
 8005e56:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	78fa      	ldrb	r2, [r7, #3]
 8005e5e:	4611      	mov	r1, r2
 8005e60:	4618      	mov	r0, r3
 8005e62:	f005 fa4e 	bl	800b302 <USB_HC_Halt>
 8005e66:	e365      	b.n	8006534 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	78fa      	ldrb	r2, [r7, #3]
 8005e6e:	4611      	mov	r1, r2
 8005e70:	4618      	mov	r0, r3
 8005e72:	f004 fc9c 	bl	800a7ae <USB_ReadChInterrupts>
 8005e76:	4603      	mov	r3, r0
 8005e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e7c:	2b40      	cmp	r3, #64	@ 0x40
 8005e7e:	d139      	bne.n	8005ef4 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8005e80:	78fa      	ldrb	r2, [r7, #3]
 8005e82:	6879      	ldr	r1, [r7, #4]
 8005e84:	4613      	mov	r3, r2
 8005e86:	011b      	lsls	r3, r3, #4
 8005e88:	1a9b      	subs	r3, r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	440b      	add	r3, r1
 8005e8e:	334d      	adds	r3, #77	@ 0x4d
 8005e90:	2205      	movs	r2, #5
 8005e92:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005e94:	78fa      	ldrb	r2, [r7, #3]
 8005e96:	6879      	ldr	r1, [r7, #4]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	011b      	lsls	r3, r3, #4
 8005e9c:	1a9b      	subs	r3, r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	440b      	add	r3, r1
 8005ea2:	331a      	adds	r3, #26
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d109      	bne.n	8005ebe <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8005eaa:	78fa      	ldrb	r2, [r7, #3]
 8005eac:	6879      	ldr	r1, [r7, #4]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	011b      	lsls	r3, r3, #4
 8005eb2:	1a9b      	subs	r3, r3, r2
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	440b      	add	r3, r1
 8005eb8:	3319      	adds	r3, #25
 8005eba:	2201      	movs	r2, #1
 8005ebc:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8005ebe:	78fa      	ldrb	r2, [r7, #3]
 8005ec0:	6879      	ldr	r1, [r7, #4]
 8005ec2:	4613      	mov	r3, r2
 8005ec4:	011b      	lsls	r3, r3, #4
 8005ec6:	1a9b      	subs	r3, r3, r2
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	440b      	add	r3, r1
 8005ecc:	3344      	adds	r3, #68	@ 0x44
 8005ece:	2200      	movs	r2, #0
 8005ed0:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	78fa      	ldrb	r2, [r7, #3]
 8005ed8:	4611      	mov	r1, r2
 8005eda:	4618      	mov	r0, r3
 8005edc:	f005 fa11 	bl	800b302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005ee0:	78fb      	ldrb	r3, [r7, #3]
 8005ee2:	015a      	lsls	r2, r3, #5
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eec:	461a      	mov	r2, r3
 8005eee:	2340      	movs	r3, #64	@ 0x40
 8005ef0:	6093      	str	r3, [r2, #8]
 8005ef2:	e31f      	b.n	8006534 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	78fa      	ldrb	r2, [r7, #3]
 8005efa:	4611      	mov	r1, r2
 8005efc:	4618      	mov	r0, r3
 8005efe:	f004 fc56 	bl	800a7ae <USB_ReadChInterrupts>
 8005f02:	4603      	mov	r3, r0
 8005f04:	f003 0308 	and.w	r3, r3, #8
 8005f08:	2b08      	cmp	r3, #8
 8005f0a:	d11a      	bne.n	8005f42 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005f0c:	78fb      	ldrb	r3, [r7, #3]
 8005f0e:	015a      	lsls	r2, r3, #5
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	4413      	add	r3, r2
 8005f14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f18:	461a      	mov	r2, r3
 8005f1a:	2308      	movs	r3, #8
 8005f1c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8005f1e:	78fa      	ldrb	r2, [r7, #3]
 8005f20:	6879      	ldr	r1, [r7, #4]
 8005f22:	4613      	mov	r3, r2
 8005f24:	011b      	lsls	r3, r3, #4
 8005f26:	1a9b      	subs	r3, r3, r2
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	440b      	add	r3, r1
 8005f2c:	334d      	adds	r3, #77	@ 0x4d
 8005f2e:	2206      	movs	r2, #6
 8005f30:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	78fa      	ldrb	r2, [r7, #3]
 8005f38:	4611      	mov	r1, r2
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f005 f9e1 	bl	800b302 <USB_HC_Halt>
 8005f40:	e2f8      	b.n	8006534 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	78fa      	ldrb	r2, [r7, #3]
 8005f48:	4611      	mov	r1, r2
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f004 fc2f 	bl	800a7ae <USB_ReadChInterrupts>
 8005f50:	4603      	mov	r3, r0
 8005f52:	f003 0310 	and.w	r3, r3, #16
 8005f56:	2b10      	cmp	r3, #16
 8005f58:	d144      	bne.n	8005fe4 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005f5a:	78fa      	ldrb	r2, [r7, #3]
 8005f5c:	6879      	ldr	r1, [r7, #4]
 8005f5e:	4613      	mov	r3, r2
 8005f60:	011b      	lsls	r3, r3, #4
 8005f62:	1a9b      	subs	r3, r3, r2
 8005f64:	009b      	lsls	r3, r3, #2
 8005f66:	440b      	add	r3, r1
 8005f68:	3344      	adds	r3, #68	@ 0x44
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8005f6e:	78fa      	ldrb	r2, [r7, #3]
 8005f70:	6879      	ldr	r1, [r7, #4]
 8005f72:	4613      	mov	r3, r2
 8005f74:	011b      	lsls	r3, r3, #4
 8005f76:	1a9b      	subs	r3, r3, r2
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	440b      	add	r3, r1
 8005f7c:	334d      	adds	r3, #77	@ 0x4d
 8005f7e:	2204      	movs	r2, #4
 8005f80:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8005f82:	78fa      	ldrb	r2, [r7, #3]
 8005f84:	6879      	ldr	r1, [r7, #4]
 8005f86:	4613      	mov	r3, r2
 8005f88:	011b      	lsls	r3, r3, #4
 8005f8a:	1a9b      	subs	r3, r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	440b      	add	r3, r1
 8005f90:	3319      	adds	r3, #25
 8005f92:	781b      	ldrb	r3, [r3, #0]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d114      	bne.n	8005fc2 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8005f98:	78fa      	ldrb	r2, [r7, #3]
 8005f9a:	6879      	ldr	r1, [r7, #4]
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	011b      	lsls	r3, r3, #4
 8005fa0:	1a9b      	subs	r3, r3, r2
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	440b      	add	r3, r1
 8005fa6:	3318      	adds	r3, #24
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d109      	bne.n	8005fc2 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8005fae:	78fa      	ldrb	r2, [r7, #3]
 8005fb0:	6879      	ldr	r1, [r7, #4]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	011b      	lsls	r3, r3, #4
 8005fb6:	1a9b      	subs	r3, r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	440b      	add	r3, r1
 8005fbc:	3319      	adds	r3, #25
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	78fa      	ldrb	r2, [r7, #3]
 8005fc8:	4611      	mov	r1, r2
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f005 f999 	bl	800b302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005fd0:	78fb      	ldrb	r3, [r7, #3]
 8005fd2:	015a      	lsls	r2, r3, #5
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fdc:	461a      	mov	r2, r3
 8005fde:	2310      	movs	r3, #16
 8005fe0:	6093      	str	r3, [r2, #8]
 8005fe2:	e2a7      	b.n	8006534 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	78fa      	ldrb	r2, [r7, #3]
 8005fea:	4611      	mov	r1, r2
 8005fec:	4618      	mov	r0, r3
 8005fee:	f004 fbde 	bl	800a7ae <USB_ReadChInterrupts>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ff8:	2b80      	cmp	r3, #128	@ 0x80
 8005ffa:	f040 8083 	bne.w	8006104 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	799b      	ldrb	r3, [r3, #6]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d111      	bne.n	800602a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8006006:	78fa      	ldrb	r2, [r7, #3]
 8006008:	6879      	ldr	r1, [r7, #4]
 800600a:	4613      	mov	r3, r2
 800600c:	011b      	lsls	r3, r3, #4
 800600e:	1a9b      	subs	r3, r3, r2
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	440b      	add	r3, r1
 8006014:	334d      	adds	r3, #77	@ 0x4d
 8006016:	2207      	movs	r2, #7
 8006018:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	78fa      	ldrb	r2, [r7, #3]
 8006020:	4611      	mov	r1, r2
 8006022:	4618      	mov	r0, r3
 8006024:	f005 f96d 	bl	800b302 <USB_HC_Halt>
 8006028:	e062      	b.n	80060f0 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800602a:	78fa      	ldrb	r2, [r7, #3]
 800602c:	6879      	ldr	r1, [r7, #4]
 800602e:	4613      	mov	r3, r2
 8006030:	011b      	lsls	r3, r3, #4
 8006032:	1a9b      	subs	r3, r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	440b      	add	r3, r1
 8006038:	3344      	adds	r3, #68	@ 0x44
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	1c59      	adds	r1, r3, #1
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	4613      	mov	r3, r2
 8006042:	011b      	lsls	r3, r3, #4
 8006044:	1a9b      	subs	r3, r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	4403      	add	r3, r0
 800604a:	3344      	adds	r3, #68	@ 0x44
 800604c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800604e:	78fa      	ldrb	r2, [r7, #3]
 8006050:	6879      	ldr	r1, [r7, #4]
 8006052:	4613      	mov	r3, r2
 8006054:	011b      	lsls	r3, r3, #4
 8006056:	1a9b      	subs	r3, r3, r2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	440b      	add	r3, r1
 800605c:	3344      	adds	r3, #68	@ 0x44
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2b02      	cmp	r3, #2
 8006062:	d922      	bls.n	80060aa <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006064:	78fa      	ldrb	r2, [r7, #3]
 8006066:	6879      	ldr	r1, [r7, #4]
 8006068:	4613      	mov	r3, r2
 800606a:	011b      	lsls	r3, r3, #4
 800606c:	1a9b      	subs	r3, r3, r2
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	440b      	add	r3, r1
 8006072:	3344      	adds	r3, #68	@ 0x44
 8006074:	2200      	movs	r2, #0
 8006076:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006078:	78fa      	ldrb	r2, [r7, #3]
 800607a:	6879      	ldr	r1, [r7, #4]
 800607c:	4613      	mov	r3, r2
 800607e:	011b      	lsls	r3, r3, #4
 8006080:	1a9b      	subs	r3, r3, r2
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	440b      	add	r3, r1
 8006086:	334c      	adds	r3, #76	@ 0x4c
 8006088:	2204      	movs	r2, #4
 800608a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800608c:	78fa      	ldrb	r2, [r7, #3]
 800608e:	6879      	ldr	r1, [r7, #4]
 8006090:	4613      	mov	r3, r2
 8006092:	011b      	lsls	r3, r3, #4
 8006094:	1a9b      	subs	r3, r3, r2
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	440b      	add	r3, r1
 800609a:	334c      	adds	r3, #76	@ 0x4c
 800609c:	781a      	ldrb	r2, [r3, #0]
 800609e:	78fb      	ldrb	r3, [r7, #3]
 80060a0:	4619      	mov	r1, r3
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f007 fc8c 	bl	800d9c0 <HAL_HCD_HC_NotifyURBChange_Callback>
 80060a8:	e022      	b.n	80060f0 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80060aa:	78fa      	ldrb	r2, [r7, #3]
 80060ac:	6879      	ldr	r1, [r7, #4]
 80060ae:	4613      	mov	r3, r2
 80060b0:	011b      	lsls	r3, r3, #4
 80060b2:	1a9b      	subs	r3, r3, r2
 80060b4:	009b      	lsls	r3, r3, #2
 80060b6:	440b      	add	r3, r1
 80060b8:	334c      	adds	r3, #76	@ 0x4c
 80060ba:	2202      	movs	r2, #2
 80060bc:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80060be:	78fb      	ldrb	r3, [r7, #3]
 80060c0:	015a      	lsls	r2, r3, #5
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	4413      	add	r3, r2
 80060c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80060d4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80060dc:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80060de:	78fb      	ldrb	r3, [r7, #3]
 80060e0:	015a      	lsls	r2, r3, #5
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	4413      	add	r3, r2
 80060e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ea:	461a      	mov	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80060f0:	78fb      	ldrb	r3, [r7, #3]
 80060f2:	015a      	lsls	r2, r3, #5
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	4413      	add	r3, r2
 80060f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060fc:	461a      	mov	r2, r3
 80060fe:	2380      	movs	r3, #128	@ 0x80
 8006100:	6093      	str	r3, [r2, #8]
 8006102:	e217      	b.n	8006534 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	78fa      	ldrb	r2, [r7, #3]
 800610a:	4611      	mov	r1, r2
 800610c:	4618      	mov	r0, r3
 800610e:	f004 fb4e 	bl	800a7ae <USB_ReadChInterrupts>
 8006112:	4603      	mov	r3, r0
 8006114:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006118:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800611c:	d11b      	bne.n	8006156 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800611e:	78fa      	ldrb	r2, [r7, #3]
 8006120:	6879      	ldr	r1, [r7, #4]
 8006122:	4613      	mov	r3, r2
 8006124:	011b      	lsls	r3, r3, #4
 8006126:	1a9b      	subs	r3, r3, r2
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	440b      	add	r3, r1
 800612c:	334d      	adds	r3, #77	@ 0x4d
 800612e:	2209      	movs	r2, #9
 8006130:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	78fa      	ldrb	r2, [r7, #3]
 8006138:	4611      	mov	r1, r2
 800613a:	4618      	mov	r0, r3
 800613c:	f005 f8e1 	bl	800b302 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8006140:	78fb      	ldrb	r3, [r7, #3]
 8006142:	015a      	lsls	r2, r3, #5
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	4413      	add	r3, r2
 8006148:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800614c:	461a      	mov	r2, r3
 800614e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006152:	6093      	str	r3, [r2, #8]
 8006154:	e1ee      	b.n	8006534 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	78fa      	ldrb	r2, [r7, #3]
 800615c:	4611      	mov	r1, r2
 800615e:	4618      	mov	r0, r3
 8006160:	f004 fb25 	bl	800a7ae <USB_ReadChInterrupts>
 8006164:	4603      	mov	r3, r0
 8006166:	f003 0302 	and.w	r3, r3, #2
 800616a:	2b02      	cmp	r3, #2
 800616c:	f040 81df 	bne.w	800652e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006170:	78fb      	ldrb	r3, [r7, #3]
 8006172:	015a      	lsls	r2, r3, #5
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	4413      	add	r3, r2
 8006178:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800617c:	461a      	mov	r2, r3
 800617e:	2302      	movs	r3, #2
 8006180:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8006182:	78fa      	ldrb	r2, [r7, #3]
 8006184:	6879      	ldr	r1, [r7, #4]
 8006186:	4613      	mov	r3, r2
 8006188:	011b      	lsls	r3, r3, #4
 800618a:	1a9b      	subs	r3, r3, r2
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	440b      	add	r3, r1
 8006190:	334d      	adds	r3, #77	@ 0x4d
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	2b01      	cmp	r3, #1
 8006196:	f040 8093 	bne.w	80062c0 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800619a:	78fa      	ldrb	r2, [r7, #3]
 800619c:	6879      	ldr	r1, [r7, #4]
 800619e:	4613      	mov	r3, r2
 80061a0:	011b      	lsls	r3, r3, #4
 80061a2:	1a9b      	subs	r3, r3, r2
 80061a4:	009b      	lsls	r3, r3, #2
 80061a6:	440b      	add	r3, r1
 80061a8:	334d      	adds	r3, #77	@ 0x4d
 80061aa:	2202      	movs	r2, #2
 80061ac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80061ae:	78fa      	ldrb	r2, [r7, #3]
 80061b0:	6879      	ldr	r1, [r7, #4]
 80061b2:	4613      	mov	r3, r2
 80061b4:	011b      	lsls	r3, r3, #4
 80061b6:	1a9b      	subs	r3, r3, r2
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	440b      	add	r3, r1
 80061bc:	334c      	adds	r3, #76	@ 0x4c
 80061be:	2201      	movs	r2, #1
 80061c0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80061c2:	78fa      	ldrb	r2, [r7, #3]
 80061c4:	6879      	ldr	r1, [r7, #4]
 80061c6:	4613      	mov	r3, r2
 80061c8:	011b      	lsls	r3, r3, #4
 80061ca:	1a9b      	subs	r3, r3, r2
 80061cc:	009b      	lsls	r3, r3, #2
 80061ce:	440b      	add	r3, r1
 80061d0:	3326      	adds	r3, #38	@ 0x26
 80061d2:	781b      	ldrb	r3, [r3, #0]
 80061d4:	2b02      	cmp	r3, #2
 80061d6:	d00b      	beq.n	80061f0 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80061d8:	78fa      	ldrb	r2, [r7, #3]
 80061da:	6879      	ldr	r1, [r7, #4]
 80061dc:	4613      	mov	r3, r2
 80061de:	011b      	lsls	r3, r3, #4
 80061e0:	1a9b      	subs	r3, r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	440b      	add	r3, r1
 80061e6:	3326      	adds	r3, #38	@ 0x26
 80061e8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80061ea:	2b03      	cmp	r3, #3
 80061ec:	f040 8190 	bne.w	8006510 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	799b      	ldrb	r3, [r3, #6]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d115      	bne.n	8006224 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80061f8:	78fa      	ldrb	r2, [r7, #3]
 80061fa:	6879      	ldr	r1, [r7, #4]
 80061fc:	4613      	mov	r3, r2
 80061fe:	011b      	lsls	r3, r3, #4
 8006200:	1a9b      	subs	r3, r3, r2
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	440b      	add	r3, r1
 8006206:	333d      	adds	r3, #61	@ 0x3d
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	78fa      	ldrb	r2, [r7, #3]
 800620c:	f083 0301 	eor.w	r3, r3, #1
 8006210:	b2d8      	uxtb	r0, r3
 8006212:	6879      	ldr	r1, [r7, #4]
 8006214:	4613      	mov	r3, r2
 8006216:	011b      	lsls	r3, r3, #4
 8006218:	1a9b      	subs	r3, r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	440b      	add	r3, r1
 800621e:	333d      	adds	r3, #61	@ 0x3d
 8006220:	4602      	mov	r2, r0
 8006222:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	799b      	ldrb	r3, [r3, #6]
 8006228:	2b01      	cmp	r3, #1
 800622a:	f040 8171 	bne.w	8006510 <HCD_HC_OUT_IRQHandler+0x954>
 800622e:	78fa      	ldrb	r2, [r7, #3]
 8006230:	6879      	ldr	r1, [r7, #4]
 8006232:	4613      	mov	r3, r2
 8006234:	011b      	lsls	r3, r3, #4
 8006236:	1a9b      	subs	r3, r3, r2
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	440b      	add	r3, r1
 800623c:	3334      	adds	r3, #52	@ 0x34
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	f000 8165 	beq.w	8006510 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8006246:	78fa      	ldrb	r2, [r7, #3]
 8006248:	6879      	ldr	r1, [r7, #4]
 800624a:	4613      	mov	r3, r2
 800624c:	011b      	lsls	r3, r3, #4
 800624e:	1a9b      	subs	r3, r3, r2
 8006250:	009b      	lsls	r3, r3, #2
 8006252:	440b      	add	r3, r1
 8006254:	3334      	adds	r3, #52	@ 0x34
 8006256:	6819      	ldr	r1, [r3, #0]
 8006258:	78fa      	ldrb	r2, [r7, #3]
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	4613      	mov	r3, r2
 800625e:	011b      	lsls	r3, r3, #4
 8006260:	1a9b      	subs	r3, r3, r2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4403      	add	r3, r0
 8006266:	3328      	adds	r3, #40	@ 0x28
 8006268:	881b      	ldrh	r3, [r3, #0]
 800626a:	440b      	add	r3, r1
 800626c:	1e59      	subs	r1, r3, #1
 800626e:	78fa      	ldrb	r2, [r7, #3]
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	4613      	mov	r3, r2
 8006274:	011b      	lsls	r3, r3, #4
 8006276:	1a9b      	subs	r3, r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4403      	add	r3, r0
 800627c:	3328      	adds	r3, #40	@ 0x28
 800627e:	881b      	ldrh	r3, [r3, #0]
 8006280:	fbb1 f3f3 	udiv	r3, r1, r3
 8006284:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	f003 0301 	and.w	r3, r3, #1
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 813f 	beq.w	8006510 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8006292:	78fa      	ldrb	r2, [r7, #3]
 8006294:	6879      	ldr	r1, [r7, #4]
 8006296:	4613      	mov	r3, r2
 8006298:	011b      	lsls	r3, r3, #4
 800629a:	1a9b      	subs	r3, r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	440b      	add	r3, r1
 80062a0:	333d      	adds	r3, #61	@ 0x3d
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	78fa      	ldrb	r2, [r7, #3]
 80062a6:	f083 0301 	eor.w	r3, r3, #1
 80062aa:	b2d8      	uxtb	r0, r3
 80062ac:	6879      	ldr	r1, [r7, #4]
 80062ae:	4613      	mov	r3, r2
 80062b0:	011b      	lsls	r3, r3, #4
 80062b2:	1a9b      	subs	r3, r3, r2
 80062b4:	009b      	lsls	r3, r3, #2
 80062b6:	440b      	add	r3, r1
 80062b8:	333d      	adds	r3, #61	@ 0x3d
 80062ba:	4602      	mov	r2, r0
 80062bc:	701a      	strb	r2, [r3, #0]
 80062be:	e127      	b.n	8006510 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80062c0:	78fa      	ldrb	r2, [r7, #3]
 80062c2:	6879      	ldr	r1, [r7, #4]
 80062c4:	4613      	mov	r3, r2
 80062c6:	011b      	lsls	r3, r3, #4
 80062c8:	1a9b      	subs	r3, r3, r2
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	440b      	add	r3, r1
 80062ce:	334d      	adds	r3, #77	@ 0x4d
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	2b03      	cmp	r3, #3
 80062d4:	d120      	bne.n	8006318 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80062d6:	78fa      	ldrb	r2, [r7, #3]
 80062d8:	6879      	ldr	r1, [r7, #4]
 80062da:	4613      	mov	r3, r2
 80062dc:	011b      	lsls	r3, r3, #4
 80062de:	1a9b      	subs	r3, r3, r2
 80062e0:	009b      	lsls	r3, r3, #2
 80062e2:	440b      	add	r3, r1
 80062e4:	334d      	adds	r3, #77	@ 0x4d
 80062e6:	2202      	movs	r2, #2
 80062e8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80062ea:	78fa      	ldrb	r2, [r7, #3]
 80062ec:	6879      	ldr	r1, [r7, #4]
 80062ee:	4613      	mov	r3, r2
 80062f0:	011b      	lsls	r3, r3, #4
 80062f2:	1a9b      	subs	r3, r3, r2
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	440b      	add	r3, r1
 80062f8:	331b      	adds	r3, #27
 80062fa:	781b      	ldrb	r3, [r3, #0]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	f040 8107 	bne.w	8006510 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006302:	78fa      	ldrb	r2, [r7, #3]
 8006304:	6879      	ldr	r1, [r7, #4]
 8006306:	4613      	mov	r3, r2
 8006308:	011b      	lsls	r3, r3, #4
 800630a:	1a9b      	subs	r3, r3, r2
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	440b      	add	r3, r1
 8006310:	334c      	adds	r3, #76	@ 0x4c
 8006312:	2202      	movs	r2, #2
 8006314:	701a      	strb	r2, [r3, #0]
 8006316:	e0fb      	b.n	8006510 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006318:	78fa      	ldrb	r2, [r7, #3]
 800631a:	6879      	ldr	r1, [r7, #4]
 800631c:	4613      	mov	r3, r2
 800631e:	011b      	lsls	r3, r3, #4
 8006320:	1a9b      	subs	r3, r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	440b      	add	r3, r1
 8006326:	334d      	adds	r3, #77	@ 0x4d
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	2b04      	cmp	r3, #4
 800632c:	d13a      	bne.n	80063a4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800632e:	78fa      	ldrb	r2, [r7, #3]
 8006330:	6879      	ldr	r1, [r7, #4]
 8006332:	4613      	mov	r3, r2
 8006334:	011b      	lsls	r3, r3, #4
 8006336:	1a9b      	subs	r3, r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	440b      	add	r3, r1
 800633c:	334d      	adds	r3, #77	@ 0x4d
 800633e:	2202      	movs	r2, #2
 8006340:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006342:	78fa      	ldrb	r2, [r7, #3]
 8006344:	6879      	ldr	r1, [r7, #4]
 8006346:	4613      	mov	r3, r2
 8006348:	011b      	lsls	r3, r3, #4
 800634a:	1a9b      	subs	r3, r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	440b      	add	r3, r1
 8006350:	334c      	adds	r3, #76	@ 0x4c
 8006352:	2202      	movs	r2, #2
 8006354:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006356:	78fa      	ldrb	r2, [r7, #3]
 8006358:	6879      	ldr	r1, [r7, #4]
 800635a:	4613      	mov	r3, r2
 800635c:	011b      	lsls	r3, r3, #4
 800635e:	1a9b      	subs	r3, r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	440b      	add	r3, r1
 8006364:	331b      	adds	r3, #27
 8006366:	781b      	ldrb	r3, [r3, #0]
 8006368:	2b01      	cmp	r3, #1
 800636a:	f040 80d1 	bne.w	8006510 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800636e:	78fa      	ldrb	r2, [r7, #3]
 8006370:	6879      	ldr	r1, [r7, #4]
 8006372:	4613      	mov	r3, r2
 8006374:	011b      	lsls	r3, r3, #4
 8006376:	1a9b      	subs	r3, r3, r2
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	440b      	add	r3, r1
 800637c:	331b      	adds	r3, #27
 800637e:	2200      	movs	r2, #0
 8006380:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006382:	78fb      	ldrb	r3, [r7, #3]
 8006384:	015a      	lsls	r2, r3, #5
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	4413      	add	r3, r2
 800638a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	78fa      	ldrb	r2, [r7, #3]
 8006392:	0151      	lsls	r1, r2, #5
 8006394:	693a      	ldr	r2, [r7, #16]
 8006396:	440a      	add	r2, r1
 8006398:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800639c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063a0:	6053      	str	r3, [r2, #4]
 80063a2:	e0b5      	b.n	8006510 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80063a4:	78fa      	ldrb	r2, [r7, #3]
 80063a6:	6879      	ldr	r1, [r7, #4]
 80063a8:	4613      	mov	r3, r2
 80063aa:	011b      	lsls	r3, r3, #4
 80063ac:	1a9b      	subs	r3, r3, r2
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	440b      	add	r3, r1
 80063b2:	334d      	adds	r3, #77	@ 0x4d
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	2b05      	cmp	r3, #5
 80063b8:	d114      	bne.n	80063e4 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80063ba:	78fa      	ldrb	r2, [r7, #3]
 80063bc:	6879      	ldr	r1, [r7, #4]
 80063be:	4613      	mov	r3, r2
 80063c0:	011b      	lsls	r3, r3, #4
 80063c2:	1a9b      	subs	r3, r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	440b      	add	r3, r1
 80063c8:	334d      	adds	r3, #77	@ 0x4d
 80063ca:	2202      	movs	r2, #2
 80063cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80063ce:	78fa      	ldrb	r2, [r7, #3]
 80063d0:	6879      	ldr	r1, [r7, #4]
 80063d2:	4613      	mov	r3, r2
 80063d4:	011b      	lsls	r3, r3, #4
 80063d6:	1a9b      	subs	r3, r3, r2
 80063d8:	009b      	lsls	r3, r3, #2
 80063da:	440b      	add	r3, r1
 80063dc:	334c      	adds	r3, #76	@ 0x4c
 80063de:	2202      	movs	r2, #2
 80063e0:	701a      	strb	r2, [r3, #0]
 80063e2:	e095      	b.n	8006510 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80063e4:	78fa      	ldrb	r2, [r7, #3]
 80063e6:	6879      	ldr	r1, [r7, #4]
 80063e8:	4613      	mov	r3, r2
 80063ea:	011b      	lsls	r3, r3, #4
 80063ec:	1a9b      	subs	r3, r3, r2
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	440b      	add	r3, r1
 80063f2:	334d      	adds	r3, #77	@ 0x4d
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	2b06      	cmp	r3, #6
 80063f8:	d114      	bne.n	8006424 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80063fa:	78fa      	ldrb	r2, [r7, #3]
 80063fc:	6879      	ldr	r1, [r7, #4]
 80063fe:	4613      	mov	r3, r2
 8006400:	011b      	lsls	r3, r3, #4
 8006402:	1a9b      	subs	r3, r3, r2
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	440b      	add	r3, r1
 8006408:	334d      	adds	r3, #77	@ 0x4d
 800640a:	2202      	movs	r2, #2
 800640c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800640e:	78fa      	ldrb	r2, [r7, #3]
 8006410:	6879      	ldr	r1, [r7, #4]
 8006412:	4613      	mov	r3, r2
 8006414:	011b      	lsls	r3, r3, #4
 8006416:	1a9b      	subs	r3, r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	440b      	add	r3, r1
 800641c:	334c      	adds	r3, #76	@ 0x4c
 800641e:	2205      	movs	r2, #5
 8006420:	701a      	strb	r2, [r3, #0]
 8006422:	e075      	b.n	8006510 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006424:	78fa      	ldrb	r2, [r7, #3]
 8006426:	6879      	ldr	r1, [r7, #4]
 8006428:	4613      	mov	r3, r2
 800642a:	011b      	lsls	r3, r3, #4
 800642c:	1a9b      	subs	r3, r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	440b      	add	r3, r1
 8006432:	334d      	adds	r3, #77	@ 0x4d
 8006434:	781b      	ldrb	r3, [r3, #0]
 8006436:	2b07      	cmp	r3, #7
 8006438:	d00a      	beq.n	8006450 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800643a:	78fa      	ldrb	r2, [r7, #3]
 800643c:	6879      	ldr	r1, [r7, #4]
 800643e:	4613      	mov	r3, r2
 8006440:	011b      	lsls	r3, r3, #4
 8006442:	1a9b      	subs	r3, r3, r2
 8006444:	009b      	lsls	r3, r3, #2
 8006446:	440b      	add	r3, r1
 8006448:	334d      	adds	r3, #77	@ 0x4d
 800644a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800644c:	2b09      	cmp	r3, #9
 800644e:	d170      	bne.n	8006532 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006450:	78fa      	ldrb	r2, [r7, #3]
 8006452:	6879      	ldr	r1, [r7, #4]
 8006454:	4613      	mov	r3, r2
 8006456:	011b      	lsls	r3, r3, #4
 8006458:	1a9b      	subs	r3, r3, r2
 800645a:	009b      	lsls	r3, r3, #2
 800645c:	440b      	add	r3, r1
 800645e:	334d      	adds	r3, #77	@ 0x4d
 8006460:	2202      	movs	r2, #2
 8006462:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006464:	78fa      	ldrb	r2, [r7, #3]
 8006466:	6879      	ldr	r1, [r7, #4]
 8006468:	4613      	mov	r3, r2
 800646a:	011b      	lsls	r3, r3, #4
 800646c:	1a9b      	subs	r3, r3, r2
 800646e:	009b      	lsls	r3, r3, #2
 8006470:	440b      	add	r3, r1
 8006472:	3344      	adds	r3, #68	@ 0x44
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	1c59      	adds	r1, r3, #1
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	4613      	mov	r3, r2
 800647c:	011b      	lsls	r3, r3, #4
 800647e:	1a9b      	subs	r3, r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	4403      	add	r3, r0
 8006484:	3344      	adds	r3, #68	@ 0x44
 8006486:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006488:	78fa      	ldrb	r2, [r7, #3]
 800648a:	6879      	ldr	r1, [r7, #4]
 800648c:	4613      	mov	r3, r2
 800648e:	011b      	lsls	r3, r3, #4
 8006490:	1a9b      	subs	r3, r3, r2
 8006492:	009b      	lsls	r3, r3, #2
 8006494:	440b      	add	r3, r1
 8006496:	3344      	adds	r3, #68	@ 0x44
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2b02      	cmp	r3, #2
 800649c:	d914      	bls.n	80064c8 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800649e:	78fa      	ldrb	r2, [r7, #3]
 80064a0:	6879      	ldr	r1, [r7, #4]
 80064a2:	4613      	mov	r3, r2
 80064a4:	011b      	lsls	r3, r3, #4
 80064a6:	1a9b      	subs	r3, r3, r2
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	440b      	add	r3, r1
 80064ac:	3344      	adds	r3, #68	@ 0x44
 80064ae:	2200      	movs	r2, #0
 80064b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80064b2:	78fa      	ldrb	r2, [r7, #3]
 80064b4:	6879      	ldr	r1, [r7, #4]
 80064b6:	4613      	mov	r3, r2
 80064b8:	011b      	lsls	r3, r3, #4
 80064ba:	1a9b      	subs	r3, r3, r2
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	440b      	add	r3, r1
 80064c0:	334c      	adds	r3, #76	@ 0x4c
 80064c2:	2204      	movs	r2, #4
 80064c4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80064c6:	e022      	b.n	800650e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80064c8:	78fa      	ldrb	r2, [r7, #3]
 80064ca:	6879      	ldr	r1, [r7, #4]
 80064cc:	4613      	mov	r3, r2
 80064ce:	011b      	lsls	r3, r3, #4
 80064d0:	1a9b      	subs	r3, r3, r2
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	440b      	add	r3, r1
 80064d6:	334c      	adds	r3, #76	@ 0x4c
 80064d8:	2202      	movs	r2, #2
 80064da:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80064dc:	78fb      	ldrb	r3, [r7, #3]
 80064de:	015a      	lsls	r2, r3, #5
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	4413      	add	r3, r2
 80064e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80064f2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80064fa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80064fc:	78fb      	ldrb	r3, [r7, #3]
 80064fe:	015a      	lsls	r2, r3, #5
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	4413      	add	r3, r2
 8006504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006508:	461a      	mov	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800650e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006510:	78fa      	ldrb	r2, [r7, #3]
 8006512:	6879      	ldr	r1, [r7, #4]
 8006514:	4613      	mov	r3, r2
 8006516:	011b      	lsls	r3, r3, #4
 8006518:	1a9b      	subs	r3, r3, r2
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	440b      	add	r3, r1
 800651e:	334c      	adds	r3, #76	@ 0x4c
 8006520:	781a      	ldrb	r2, [r3, #0]
 8006522:	78fb      	ldrb	r3, [r7, #3]
 8006524:	4619      	mov	r1, r3
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f007 fa4a 	bl	800d9c0 <HAL_HCD_HC_NotifyURBChange_Callback>
 800652c:	e002      	b.n	8006534 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800652e:	bf00      	nop
 8006530:	e000      	b.n	8006534 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8006532:	bf00      	nop
  }
}
 8006534:	3718      	adds	r7, #24
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800653a:	b580      	push	{r7, lr}
 800653c:	b08a      	sub	sp, #40	@ 0x28
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	f003 030f 	and.w	r3, r3, #15
 800655a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	0c5b      	lsrs	r3, r3, #17
 8006560:	f003 030f 	and.w	r3, r3, #15
 8006564:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	091b      	lsrs	r3, r3, #4
 800656a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800656e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	2b02      	cmp	r3, #2
 8006574:	d004      	beq.n	8006580 <HCD_RXQLVL_IRQHandler+0x46>
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	2b05      	cmp	r3, #5
 800657a:	f000 80b6 	beq.w	80066ea <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800657e:	e0b7      	b.n	80066f0 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	2b00      	cmp	r3, #0
 8006584:	f000 80b3 	beq.w	80066ee <HCD_RXQLVL_IRQHandler+0x1b4>
 8006588:	6879      	ldr	r1, [r7, #4]
 800658a:	69ba      	ldr	r2, [r7, #24]
 800658c:	4613      	mov	r3, r2
 800658e:	011b      	lsls	r3, r3, #4
 8006590:	1a9b      	subs	r3, r3, r2
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	440b      	add	r3, r1
 8006596:	332c      	adds	r3, #44	@ 0x2c
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2b00      	cmp	r3, #0
 800659c:	f000 80a7 	beq.w	80066ee <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80065a0:	6879      	ldr	r1, [r7, #4]
 80065a2:	69ba      	ldr	r2, [r7, #24]
 80065a4:	4613      	mov	r3, r2
 80065a6:	011b      	lsls	r3, r3, #4
 80065a8:	1a9b      	subs	r3, r3, r2
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	440b      	add	r3, r1
 80065ae:	3338      	adds	r3, #56	@ 0x38
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	18d1      	adds	r1, r2, r3
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	69ba      	ldr	r2, [r7, #24]
 80065ba:	4613      	mov	r3, r2
 80065bc:	011b      	lsls	r3, r3, #4
 80065be:	1a9b      	subs	r3, r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	4403      	add	r3, r0
 80065c4:	3334      	adds	r3, #52	@ 0x34
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4299      	cmp	r1, r3
 80065ca:	f200 8083 	bhi.w	80066d4 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6818      	ldr	r0, [r3, #0]
 80065d2:	6879      	ldr	r1, [r7, #4]
 80065d4:	69ba      	ldr	r2, [r7, #24]
 80065d6:	4613      	mov	r3, r2
 80065d8:	011b      	lsls	r3, r3, #4
 80065da:	1a9b      	subs	r3, r3, r2
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	440b      	add	r3, r1
 80065e0:	332c      	adds	r3, #44	@ 0x2c
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	693a      	ldr	r2, [r7, #16]
 80065e6:	b292      	uxth	r2, r2
 80065e8:	4619      	mov	r1, r3
 80065ea:	f004 f875 	bl	800a6d8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80065ee:	6879      	ldr	r1, [r7, #4]
 80065f0:	69ba      	ldr	r2, [r7, #24]
 80065f2:	4613      	mov	r3, r2
 80065f4:	011b      	lsls	r3, r3, #4
 80065f6:	1a9b      	subs	r3, r3, r2
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	440b      	add	r3, r1
 80065fc:	332c      	adds	r3, #44	@ 0x2c
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	18d1      	adds	r1, r2, r3
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	69ba      	ldr	r2, [r7, #24]
 8006608:	4613      	mov	r3, r2
 800660a:	011b      	lsls	r3, r3, #4
 800660c:	1a9b      	subs	r3, r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4403      	add	r3, r0
 8006612:	332c      	adds	r3, #44	@ 0x2c
 8006614:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8006616:	6879      	ldr	r1, [r7, #4]
 8006618:	69ba      	ldr	r2, [r7, #24]
 800661a:	4613      	mov	r3, r2
 800661c:	011b      	lsls	r3, r3, #4
 800661e:	1a9b      	subs	r3, r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	440b      	add	r3, r1
 8006624:	3338      	adds	r3, #56	@ 0x38
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	18d1      	adds	r1, r2, r3
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	69ba      	ldr	r2, [r7, #24]
 8006630:	4613      	mov	r3, r2
 8006632:	011b      	lsls	r3, r3, #4
 8006634:	1a9b      	subs	r3, r3, r2
 8006636:	009b      	lsls	r3, r3, #2
 8006638:	4403      	add	r3, r0
 800663a:	3338      	adds	r3, #56	@ 0x38
 800663c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	015a      	lsls	r2, r3, #5
 8006642:	6a3b      	ldr	r3, [r7, #32]
 8006644:	4413      	add	r3, r2
 8006646:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	0cdb      	lsrs	r3, r3, #19
 800664e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006652:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006654:	6879      	ldr	r1, [r7, #4]
 8006656:	69ba      	ldr	r2, [r7, #24]
 8006658:	4613      	mov	r3, r2
 800665a:	011b      	lsls	r3, r3, #4
 800665c:	1a9b      	subs	r3, r3, r2
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	440b      	add	r3, r1
 8006662:	3328      	adds	r3, #40	@ 0x28
 8006664:	881b      	ldrh	r3, [r3, #0]
 8006666:	461a      	mov	r2, r3
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	4293      	cmp	r3, r2
 800666c:	d13f      	bne.n	80066ee <HCD_RXQLVL_IRQHandler+0x1b4>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d03c      	beq.n	80066ee <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	015a      	lsls	r2, r3, #5
 8006678:	6a3b      	ldr	r3, [r7, #32]
 800667a:	4413      	add	r3, r2
 800667c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800668a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006692:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	015a      	lsls	r2, r3, #5
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	4413      	add	r3, r2
 800669c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066a0:	461a      	mov	r2, r3
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80066a6:	6879      	ldr	r1, [r7, #4]
 80066a8:	69ba      	ldr	r2, [r7, #24]
 80066aa:	4613      	mov	r3, r2
 80066ac:	011b      	lsls	r3, r3, #4
 80066ae:	1a9b      	subs	r3, r3, r2
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	440b      	add	r3, r1
 80066b4:	333c      	adds	r3, #60	@ 0x3c
 80066b6:	781b      	ldrb	r3, [r3, #0]
 80066b8:	f083 0301 	eor.w	r3, r3, #1
 80066bc:	b2d8      	uxtb	r0, r3
 80066be:	6879      	ldr	r1, [r7, #4]
 80066c0:	69ba      	ldr	r2, [r7, #24]
 80066c2:	4613      	mov	r3, r2
 80066c4:	011b      	lsls	r3, r3, #4
 80066c6:	1a9b      	subs	r3, r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	440b      	add	r3, r1
 80066cc:	333c      	adds	r3, #60	@ 0x3c
 80066ce:	4602      	mov	r2, r0
 80066d0:	701a      	strb	r2, [r3, #0]
      break;
 80066d2:	e00c      	b.n	80066ee <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80066d4:	6879      	ldr	r1, [r7, #4]
 80066d6:	69ba      	ldr	r2, [r7, #24]
 80066d8:	4613      	mov	r3, r2
 80066da:	011b      	lsls	r3, r3, #4
 80066dc:	1a9b      	subs	r3, r3, r2
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	440b      	add	r3, r1
 80066e2:	334c      	adds	r3, #76	@ 0x4c
 80066e4:	2204      	movs	r2, #4
 80066e6:	701a      	strb	r2, [r3, #0]
      break;
 80066e8:	e001      	b.n	80066ee <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80066ea:	bf00      	nop
 80066ec:	e000      	b.n	80066f0 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80066ee:	bf00      	nop
  }
}
 80066f0:	bf00      	nop
 80066f2:	3728      	adds	r7, #40	@ 0x28
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006724:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b02      	cmp	r3, #2
 800672e:	d10b      	bne.n	8006748 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f003 0301 	and.w	r3, r3, #1
 8006736:	2b01      	cmp	r3, #1
 8006738:	d102      	bne.n	8006740 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f007 f924 	bl	800d988 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	f043 0302 	orr.w	r3, r3, #2
 8006746:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f003 0308 	and.w	r3, r3, #8
 800674e:	2b08      	cmp	r3, #8
 8006750:	d132      	bne.n	80067b8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	f043 0308 	orr.w	r3, r3, #8
 8006758:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f003 0304 	and.w	r3, r3, #4
 8006760:	2b04      	cmp	r3, #4
 8006762:	d126      	bne.n	80067b2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	7a5b      	ldrb	r3, [r3, #9]
 8006768:	2b02      	cmp	r3, #2
 800676a:	d113      	bne.n	8006794 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8006772:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006776:	d106      	bne.n	8006786 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2102      	movs	r1, #2
 800677e:	4618      	mov	r0, r3
 8006780:	f004 f940 	bl	800aa04 <USB_InitFSLSPClkSel>
 8006784:	e011      	b.n	80067aa <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2101      	movs	r1, #1
 800678c:	4618      	mov	r0, r3
 800678e:	f004 f939 	bl	800aa04 <USB_InitFSLSPClkSel>
 8006792:	e00a      	b.n	80067aa <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	79db      	ldrb	r3, [r3, #7]
 8006798:	2b01      	cmp	r3, #1
 800679a:	d106      	bne.n	80067aa <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067a2:	461a      	mov	r2, r3
 80067a4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80067a8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f007 f916 	bl	800d9dc <HAL_HCD_PortEnabled_Callback>
 80067b0:	e002      	b.n	80067b8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f007 f920 	bl	800d9f8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f003 0320 	and.w	r3, r3, #32
 80067be:	2b20      	cmp	r3, #32
 80067c0:	d103      	bne.n	80067ca <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	f043 0320 	orr.w	r3, r3, #32
 80067c8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80067d0:	461a      	mov	r2, r3
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	6013      	str	r3, [r2, #0]
}
 80067d6:	bf00      	nop
 80067d8:	3718      	adds	r7, #24
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
	...

080067e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e12b      	b.n	8006a4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d106      	bne.n	800680c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f7fc fdd0 	bl	80033ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2224      	movs	r2, #36	@ 0x24
 8006810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f022 0201 	bic.w	r2, r2, #1
 8006822:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006832:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006842:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006844:	f002 fa2e 	bl	8008ca4 <HAL_RCC_GetPCLK1Freq>
 8006848:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	4a81      	ldr	r2, [pc, #516]	@ (8006a54 <HAL_I2C_Init+0x274>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d807      	bhi.n	8006864 <HAL_I2C_Init+0x84>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	4a80      	ldr	r2, [pc, #512]	@ (8006a58 <HAL_I2C_Init+0x278>)
 8006858:	4293      	cmp	r3, r2
 800685a:	bf94      	ite	ls
 800685c:	2301      	movls	r3, #1
 800685e:	2300      	movhi	r3, #0
 8006860:	b2db      	uxtb	r3, r3
 8006862:	e006      	b.n	8006872 <HAL_I2C_Init+0x92>
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	4a7d      	ldr	r2, [pc, #500]	@ (8006a5c <HAL_I2C_Init+0x27c>)
 8006868:	4293      	cmp	r3, r2
 800686a:	bf94      	ite	ls
 800686c:	2301      	movls	r3, #1
 800686e:	2300      	movhi	r3, #0
 8006870:	b2db      	uxtb	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d001      	beq.n	800687a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e0e7      	b.n	8006a4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	4a78      	ldr	r2, [pc, #480]	@ (8006a60 <HAL_I2C_Init+0x280>)
 800687e:	fba2 2303 	umull	r2, r3, r2, r3
 8006882:	0c9b      	lsrs	r3, r3, #18
 8006884:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	68ba      	ldr	r2, [r7, #8]
 8006896:	430a      	orrs	r2, r1
 8006898:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	6a1b      	ldr	r3, [r3, #32]
 80068a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	4a6a      	ldr	r2, [pc, #424]	@ (8006a54 <HAL_I2C_Init+0x274>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d802      	bhi.n	80068b4 <HAL_I2C_Init+0xd4>
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	3301      	adds	r3, #1
 80068b2:	e009      	b.n	80068c8 <HAL_I2C_Init+0xe8>
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80068ba:	fb02 f303 	mul.w	r3, r2, r3
 80068be:	4a69      	ldr	r2, [pc, #420]	@ (8006a64 <HAL_I2C_Init+0x284>)
 80068c0:	fba2 2303 	umull	r2, r3, r2, r3
 80068c4:	099b      	lsrs	r3, r3, #6
 80068c6:	3301      	adds	r3, #1
 80068c8:	687a      	ldr	r2, [r7, #4]
 80068ca:	6812      	ldr	r2, [r2, #0]
 80068cc:	430b      	orrs	r3, r1
 80068ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	69db      	ldr	r3, [r3, #28]
 80068d6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80068da:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	495c      	ldr	r1, [pc, #368]	@ (8006a54 <HAL_I2C_Init+0x274>)
 80068e4:	428b      	cmp	r3, r1
 80068e6:	d819      	bhi.n	800691c <HAL_I2C_Init+0x13c>
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	1e59      	subs	r1, r3, #1
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	005b      	lsls	r3, r3, #1
 80068f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80068f6:	1c59      	adds	r1, r3, #1
 80068f8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80068fc:	400b      	ands	r3, r1
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d00a      	beq.n	8006918 <HAL_I2C_Init+0x138>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	1e59      	subs	r1, r3, #1
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	005b      	lsls	r3, r3, #1
 800690c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006910:	3301      	adds	r3, #1
 8006912:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006916:	e051      	b.n	80069bc <HAL_I2C_Init+0x1dc>
 8006918:	2304      	movs	r3, #4
 800691a:	e04f      	b.n	80069bc <HAL_I2C_Init+0x1dc>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d111      	bne.n	8006948 <HAL_I2C_Init+0x168>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	1e58      	subs	r0, r3, #1
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6859      	ldr	r1, [r3, #4]
 800692c:	460b      	mov	r3, r1
 800692e:	005b      	lsls	r3, r3, #1
 8006930:	440b      	add	r3, r1
 8006932:	fbb0 f3f3 	udiv	r3, r0, r3
 8006936:	3301      	adds	r3, #1
 8006938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800693c:	2b00      	cmp	r3, #0
 800693e:	bf0c      	ite	eq
 8006940:	2301      	moveq	r3, #1
 8006942:	2300      	movne	r3, #0
 8006944:	b2db      	uxtb	r3, r3
 8006946:	e012      	b.n	800696e <HAL_I2C_Init+0x18e>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	1e58      	subs	r0, r3, #1
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6859      	ldr	r1, [r3, #4]
 8006950:	460b      	mov	r3, r1
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	440b      	add	r3, r1
 8006956:	0099      	lsls	r1, r3, #2
 8006958:	440b      	add	r3, r1
 800695a:	fbb0 f3f3 	udiv	r3, r0, r3
 800695e:	3301      	adds	r3, #1
 8006960:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006964:	2b00      	cmp	r3, #0
 8006966:	bf0c      	ite	eq
 8006968:	2301      	moveq	r3, #1
 800696a:	2300      	movne	r3, #0
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b00      	cmp	r3, #0
 8006970:	d001      	beq.n	8006976 <HAL_I2C_Init+0x196>
 8006972:	2301      	movs	r3, #1
 8006974:	e022      	b.n	80069bc <HAL_I2C_Init+0x1dc>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d10e      	bne.n	800699c <HAL_I2C_Init+0x1bc>
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	1e58      	subs	r0, r3, #1
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6859      	ldr	r1, [r3, #4]
 8006986:	460b      	mov	r3, r1
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	440b      	add	r3, r1
 800698c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006990:	3301      	adds	r3, #1
 8006992:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006996:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800699a:	e00f      	b.n	80069bc <HAL_I2C_Init+0x1dc>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	1e58      	subs	r0, r3, #1
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6859      	ldr	r1, [r3, #4]
 80069a4:	460b      	mov	r3, r1
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	440b      	add	r3, r1
 80069aa:	0099      	lsls	r1, r3, #2
 80069ac:	440b      	add	r3, r1
 80069ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80069b2:	3301      	adds	r3, #1
 80069b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80069bc:	6879      	ldr	r1, [r7, #4]
 80069be:	6809      	ldr	r1, [r1, #0]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	69da      	ldr	r2, [r3, #28]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	431a      	orrs	r2, r3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	430a      	orrs	r2, r1
 80069de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80069ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	6911      	ldr	r1, [r2, #16]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	68d2      	ldr	r2, [r2, #12]
 80069f6:	4311      	orrs	r1, r2
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	6812      	ldr	r2, [r2, #0]
 80069fc:	430b      	orrs	r3, r1
 80069fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	695a      	ldr	r2, [r3, #20]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	699b      	ldr	r3, [r3, #24]
 8006a12:	431a      	orrs	r2, r3
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	430a      	orrs	r2, r1
 8006a1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f042 0201 	orr.w	r2, r2, #1
 8006a2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2220      	movs	r2, #32
 8006a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3710      	adds	r7, #16
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	bf00      	nop
 8006a54:	000186a0 	.word	0x000186a0
 8006a58:	001e847f 	.word	0x001e847f
 8006a5c:	003d08ff 	.word	0x003d08ff
 8006a60:	431bde83 	.word	0x431bde83
 8006a64:	10624dd3 	.word	0x10624dd3

08006a68 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b088      	sub	sp, #32
 8006a6c:	af02      	add	r7, sp, #8
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	4608      	mov	r0, r1
 8006a72:	4611      	mov	r1, r2
 8006a74:	461a      	mov	r2, r3
 8006a76:	4603      	mov	r3, r0
 8006a78:	817b      	strh	r3, [r7, #10]
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	813b      	strh	r3, [r7, #8]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006a82:	f7fc ff99 	bl	80039b8 <HAL_GetTick>
 8006a86:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	2b20      	cmp	r3, #32
 8006a92:	f040 80d9 	bne.w	8006c48 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	9300      	str	r3, [sp, #0]
 8006a9a:	2319      	movs	r3, #25
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	496d      	ldr	r1, [pc, #436]	@ (8006c54 <HAL_I2C_Mem_Write+0x1ec>)
 8006aa0:	68f8      	ldr	r0, [r7, #12]
 8006aa2:	f000 fdb9 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d001      	beq.n	8006ab0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006aac:	2302      	movs	r3, #2
 8006aae:	e0cc      	b.n	8006c4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d101      	bne.n	8006abe <HAL_I2C_Mem_Write+0x56>
 8006aba:	2302      	movs	r3, #2
 8006abc:	e0c5      	b.n	8006c4a <HAL_I2C_Mem_Write+0x1e2>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 0301 	and.w	r3, r3, #1
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d007      	beq.n	8006ae4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f042 0201 	orr.w	r2, r2, #1
 8006ae2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006af2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2221      	movs	r2, #33	@ 0x21
 8006af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2240      	movs	r2, #64	@ 0x40
 8006b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6a3a      	ldr	r2, [r7, #32]
 8006b0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006b14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b1a:	b29a      	uxth	r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	4a4d      	ldr	r2, [pc, #308]	@ (8006c58 <HAL_I2C_Mem_Write+0x1f0>)
 8006b24:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006b26:	88f8      	ldrh	r0, [r7, #6]
 8006b28:	893a      	ldrh	r2, [r7, #8]
 8006b2a:	8979      	ldrh	r1, [r7, #10]
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	9301      	str	r3, [sp, #4]
 8006b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	4603      	mov	r3, r0
 8006b36:	68f8      	ldr	r0, [r7, #12]
 8006b38:	f000 fbf0 	bl	800731c <I2C_RequestMemoryWrite>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d052      	beq.n	8006be8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	e081      	b.n	8006c4a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b46:	697a      	ldr	r2, [r7, #20]
 8006b48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b4a:	68f8      	ldr	r0, [r7, #12]
 8006b4c:	f000 fe7e 	bl	800784c <I2C_WaitOnTXEFlagUntilTimeout>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00d      	beq.n	8006b72 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b5a:	2b04      	cmp	r3, #4
 8006b5c:	d107      	bne.n	8006b6e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e06b      	b.n	8006c4a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b76:	781a      	ldrb	r2, [r3, #0]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b82:	1c5a      	adds	r2, r3, #1
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	b29a      	uxth	r2, r3
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	f003 0304 	and.w	r3, r3, #4
 8006bac:	2b04      	cmp	r3, #4
 8006bae:	d11b      	bne.n	8006be8 <HAL_I2C_Mem_Write+0x180>
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d017      	beq.n	8006be8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bbc:	781a      	ldrb	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bc8:	1c5a      	adds	r2, r3, #1
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bd2:	3b01      	subs	r3, #1
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	3b01      	subs	r3, #1
 8006be2:	b29a      	uxth	r2, r3
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1aa      	bne.n	8006b46 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bf0:	697a      	ldr	r2, [r7, #20]
 8006bf2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bf4:	68f8      	ldr	r0, [r7, #12]
 8006bf6:	f000 fe71 	bl	80078dc <I2C_WaitOnBTFFlagUntilTimeout>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d00d      	beq.n	8006c1c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c04:	2b04      	cmp	r3, #4
 8006c06:	d107      	bne.n	8006c18 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e016      	b.n	8006c4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2220      	movs	r2, #32
 8006c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006c44:	2300      	movs	r3, #0
 8006c46:	e000      	b.n	8006c4a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006c48:	2302      	movs	r3, #2
  }
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3718      	adds	r7, #24
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	00100002 	.word	0x00100002
 8006c58:	ffff0000 	.word	0xffff0000

08006c5c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b08c      	sub	sp, #48	@ 0x30
 8006c60:	af02      	add	r7, sp, #8
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	4608      	mov	r0, r1
 8006c66:	4611      	mov	r1, r2
 8006c68:	461a      	mov	r2, r3
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	817b      	strh	r3, [r7, #10]
 8006c6e:	460b      	mov	r3, r1
 8006c70:	813b      	strh	r3, [r7, #8]
 8006c72:	4613      	mov	r3, r2
 8006c74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006c76:	f7fc fe9f 	bl	80039b8 <HAL_GetTick>
 8006c7a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	2b20      	cmp	r3, #32
 8006c86:	f040 8214 	bne.w	80070b2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8c:	9300      	str	r3, [sp, #0]
 8006c8e:	2319      	movs	r3, #25
 8006c90:	2201      	movs	r2, #1
 8006c92:	497b      	ldr	r1, [pc, #492]	@ (8006e80 <HAL_I2C_Mem_Read+0x224>)
 8006c94:	68f8      	ldr	r0, [r7, #12]
 8006c96:	f000 fcbf 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d001      	beq.n	8006ca4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006ca0:	2302      	movs	r3, #2
 8006ca2:	e207      	b.n	80070b4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d101      	bne.n	8006cb2 <HAL_I2C_Mem_Read+0x56>
 8006cae:	2302      	movs	r3, #2
 8006cb0:	e200      	b.n	80070b4 <HAL_I2C_Mem_Read+0x458>
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0301 	and.w	r3, r3, #1
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d007      	beq.n	8006cd8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f042 0201 	orr.w	r2, r2, #1
 8006cd6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ce6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2222      	movs	r2, #34	@ 0x22
 8006cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2240      	movs	r2, #64	@ 0x40
 8006cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006d08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d0e:	b29a      	uxth	r2, r3
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	4a5b      	ldr	r2, [pc, #364]	@ (8006e84 <HAL_I2C_Mem_Read+0x228>)
 8006d18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d1a:	88f8      	ldrh	r0, [r7, #6]
 8006d1c:	893a      	ldrh	r2, [r7, #8]
 8006d1e:	8979      	ldrh	r1, [r7, #10]
 8006d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d22:	9301      	str	r3, [sp, #4]
 8006d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d26:	9300      	str	r3, [sp, #0]
 8006d28:	4603      	mov	r3, r0
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f000 fb8c 	bl	8007448 <I2C_RequestMemoryRead>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d001      	beq.n	8006d3a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e1bc      	b.n	80070b4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d113      	bne.n	8006d6a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d42:	2300      	movs	r3, #0
 8006d44:	623b      	str	r3, [r7, #32]
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	695b      	ldr	r3, [r3, #20]
 8006d4c:	623b      	str	r3, [r7, #32]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	623b      	str	r3, [r7, #32]
 8006d56:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d66:	601a      	str	r2, [r3, #0]
 8006d68:	e190      	b.n	800708c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d11b      	bne.n	8006daa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d82:	2300      	movs	r3, #0
 8006d84:	61fb      	str	r3, [r7, #28]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	695b      	ldr	r3, [r3, #20]
 8006d8c:	61fb      	str	r3, [r7, #28]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	699b      	ldr	r3, [r3, #24]
 8006d94:	61fb      	str	r3, [r7, #28]
 8006d96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006da6:	601a      	str	r2, [r3, #0]
 8006da8:	e170      	b.n	800708c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	d11b      	bne.n	8006dea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dc0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006dd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	61bb      	str	r3, [r7, #24]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	695b      	ldr	r3, [r3, #20]
 8006ddc:	61bb      	str	r3, [r7, #24]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	61bb      	str	r3, [r7, #24]
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	e150      	b.n	800708c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dea:	2300      	movs	r3, #0
 8006dec:	617b      	str	r3, [r7, #20]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	695b      	ldr	r3, [r3, #20]
 8006df4:	617b      	str	r3, [r7, #20]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	699b      	ldr	r3, [r3, #24]
 8006dfc:	617b      	str	r3, [r7, #20]
 8006dfe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006e00:	e144      	b.n	800708c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e06:	2b03      	cmp	r3, #3
 8006e08:	f200 80f1 	bhi.w	8006fee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d123      	bne.n	8006e5c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e16:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	f000 fda7 	bl	800796c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d001      	beq.n	8006e28 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e145      	b.n	80070b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	691a      	ldr	r2, [r3, #16]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e32:	b2d2      	uxtb	r2, r2
 8006e34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e3a:	1c5a      	adds	r2, r3, #1
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e44:	3b01      	subs	r3, #1
 8006e46:	b29a      	uxth	r2, r3
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	3b01      	subs	r3, #1
 8006e54:	b29a      	uxth	r2, r3
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006e5a:	e117      	b.n	800708c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e60:	2b02      	cmp	r3, #2
 8006e62:	d14e      	bne.n	8006f02 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e66:	9300      	str	r3, [sp, #0]
 8006e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	4906      	ldr	r1, [pc, #24]	@ (8006e88 <HAL_I2C_Mem_Read+0x22c>)
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	f000 fbd2 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d008      	beq.n	8006e8c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e11a      	b.n	80070b4 <HAL_I2C_Mem_Read+0x458>
 8006e7e:	bf00      	nop
 8006e80:	00100002 	.word	0x00100002
 8006e84:	ffff0000 	.word	0xffff0000
 8006e88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	691a      	ldr	r2, [r3, #16]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea6:	b2d2      	uxtb	r2, r2
 8006ea8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	3b01      	subs	r3, #1
 8006ec8:	b29a      	uxth	r2, r3
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	691a      	ldr	r2, [r3, #16]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed8:	b2d2      	uxtb	r2, r2
 8006eda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee0:	1c5a      	adds	r2, r3, #1
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eea:	3b01      	subs	r3, #1
 8006eec:	b29a      	uxth	r2, r3
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	3b01      	subs	r3, #1
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006f00:	e0c4      	b.n	800708c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f04:	9300      	str	r3, [sp, #0]
 8006f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f08:	2200      	movs	r2, #0
 8006f0a:	496c      	ldr	r1, [pc, #432]	@ (80070bc <HAL_I2C_Mem_Read+0x460>)
 8006f0c:	68f8      	ldr	r0, [r7, #12]
 8006f0e:	f000 fb83 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 8006f12:	4603      	mov	r3, r0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d001      	beq.n	8006f1c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e0cb      	b.n	80070b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	691a      	ldr	r2, [r3, #16]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f36:	b2d2      	uxtb	r2, r2
 8006f38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f3e:	1c5a      	adds	r2, r3, #1
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	3b01      	subs	r3, #1
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f60:	9300      	str	r3, [sp, #0]
 8006f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f64:	2200      	movs	r2, #0
 8006f66:	4955      	ldr	r1, [pc, #340]	@ (80070bc <HAL_I2C_Mem_Read+0x460>)
 8006f68:	68f8      	ldr	r0, [r7, #12]
 8006f6a:	f000 fb55 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d001      	beq.n	8006f78 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006f74:	2301      	movs	r3, #1
 8006f76:	e09d      	b.n	80070b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	691a      	ldr	r2, [r3, #16]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f92:	b2d2      	uxtb	r2, r2
 8006f94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f9a:	1c5a      	adds	r2, r3, #1
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fa4:	3b01      	subs	r3, #1
 8006fa6:	b29a      	uxth	r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	3b01      	subs	r3, #1
 8006fb4:	b29a      	uxth	r2, r3
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	691a      	ldr	r2, [r3, #16]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc4:	b2d2      	uxtb	r2, r2
 8006fc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fcc:	1c5a      	adds	r2, r3, #1
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	b29a      	uxth	r2, r3
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	b29a      	uxth	r2, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006fec:	e04e      	b.n	800708c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ff0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006ff2:	68f8      	ldr	r0, [r7, #12]
 8006ff4:	f000 fcba 	bl	800796c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d001      	beq.n	8007002 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e058      	b.n	80070b4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	691a      	ldr	r2, [r3, #16]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800700c:	b2d2      	uxtb	r2, r2
 800700e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007014:	1c5a      	adds	r2, r3, #1
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800701e:	3b01      	subs	r3, #1
 8007020:	b29a      	uxth	r2, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800702a:	b29b      	uxth	r3, r3
 800702c:	3b01      	subs	r3, #1
 800702e:	b29a      	uxth	r2, r3
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	f003 0304 	and.w	r3, r3, #4
 800703e:	2b04      	cmp	r3, #4
 8007040:	d124      	bne.n	800708c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007046:	2b03      	cmp	r3, #3
 8007048:	d107      	bne.n	800705a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007058:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	691a      	ldr	r2, [r3, #16]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007064:	b2d2      	uxtb	r2, r2
 8007066:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800706c:	1c5a      	adds	r2, r3, #1
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007076:	3b01      	subs	r3, #1
 8007078:	b29a      	uxth	r2, r3
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007082:	b29b      	uxth	r3, r3
 8007084:	3b01      	subs	r3, #1
 8007086:	b29a      	uxth	r2, r3
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007090:	2b00      	cmp	r3, #0
 8007092:	f47f aeb6 	bne.w	8006e02 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2220      	movs	r2, #32
 800709a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2200      	movs	r2, #0
 80070aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	e000      	b.n	80070b4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80070b2:	2302      	movs	r3, #2
  }
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3728      	adds	r7, #40	@ 0x28
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	00010004 	.word	0x00010004

080070c0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b08a      	sub	sp, #40	@ 0x28
 80070c4:	af02      	add	r7, sp, #8
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	607a      	str	r2, [r7, #4]
 80070ca:	603b      	str	r3, [r7, #0]
 80070cc:	460b      	mov	r3, r1
 80070ce:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80070d0:	f7fc fc72 	bl	80039b8 <HAL_GetTick>
 80070d4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80070d6:	2300      	movs	r3, #0
 80070d8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	2b20      	cmp	r3, #32
 80070e4:	f040 8111 	bne.w	800730a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	9300      	str	r3, [sp, #0]
 80070ec:	2319      	movs	r3, #25
 80070ee:	2201      	movs	r2, #1
 80070f0:	4988      	ldr	r1, [pc, #544]	@ (8007314 <HAL_I2C_IsDeviceReady+0x254>)
 80070f2:	68f8      	ldr	r0, [r7, #12]
 80070f4:	f000 fa90 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d001      	beq.n	8007102 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80070fe:	2302      	movs	r3, #2
 8007100:	e104      	b.n	800730c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007108:	2b01      	cmp	r3, #1
 800710a:	d101      	bne.n	8007110 <HAL_I2C_IsDeviceReady+0x50>
 800710c:	2302      	movs	r3, #2
 800710e:	e0fd      	b.n	800730c <HAL_I2C_IsDeviceReady+0x24c>
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0301 	and.w	r3, r3, #1
 8007122:	2b01      	cmp	r3, #1
 8007124:	d007      	beq.n	8007136 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f042 0201 	orr.w	r2, r2, #1
 8007134:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007144:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2224      	movs	r2, #36	@ 0x24
 800714a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2200      	movs	r2, #0
 8007152:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	4a70      	ldr	r2, [pc, #448]	@ (8007318 <HAL_I2C_IsDeviceReady+0x258>)
 8007158:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007168:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800716a:	69fb      	ldr	r3, [r7, #28]
 800716c:	9300      	str	r3, [sp, #0]
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	2200      	movs	r2, #0
 8007172:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007176:	68f8      	ldr	r0, [r7, #12]
 8007178:	f000 fa4e 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00d      	beq.n	800719e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800718c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007190:	d103      	bne.n	800719a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007198:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e0b6      	b.n	800730c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800719e:	897b      	ldrh	r3, [r7, #10]
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	461a      	mov	r2, r3
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80071ac:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80071ae:	f7fc fc03 	bl	80039b8 <HAL_GetTick>
 80071b2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	695b      	ldr	r3, [r3, #20]
 80071ba:	f003 0302 	and.w	r3, r3, #2
 80071be:	2b02      	cmp	r3, #2
 80071c0:	bf0c      	ite	eq
 80071c2:	2301      	moveq	r3, #1
 80071c4:	2300      	movne	r3, #0
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071d8:	bf0c      	ite	eq
 80071da:	2301      	moveq	r3, #1
 80071dc:	2300      	movne	r3, #0
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80071e2:	e025      	b.n	8007230 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80071e4:	f7fc fbe8 	bl	80039b8 <HAL_GetTick>
 80071e8:	4602      	mov	r2, r0
 80071ea:	69fb      	ldr	r3, [r7, #28]
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	683a      	ldr	r2, [r7, #0]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d302      	bcc.n	80071fa <HAL_I2C_IsDeviceReady+0x13a>
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d103      	bne.n	8007202 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	22a0      	movs	r2, #160	@ 0xa0
 80071fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	695b      	ldr	r3, [r3, #20]
 8007208:	f003 0302 	and.w	r3, r3, #2
 800720c:	2b02      	cmp	r3, #2
 800720e:	bf0c      	ite	eq
 8007210:	2301      	moveq	r3, #1
 8007212:	2300      	movne	r3, #0
 8007214:	b2db      	uxtb	r3, r3
 8007216:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	695b      	ldr	r3, [r3, #20]
 800721e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007226:	bf0c      	ite	eq
 8007228:	2301      	moveq	r3, #1
 800722a:	2300      	movne	r3, #0
 800722c:	b2db      	uxtb	r3, r3
 800722e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007236:	b2db      	uxtb	r3, r3
 8007238:	2ba0      	cmp	r3, #160	@ 0xa0
 800723a:	d005      	beq.n	8007248 <HAL_I2C_IsDeviceReady+0x188>
 800723c:	7dfb      	ldrb	r3, [r7, #23]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d102      	bne.n	8007248 <HAL_I2C_IsDeviceReady+0x188>
 8007242:	7dbb      	ldrb	r3, [r7, #22]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d0cd      	beq.n	80071e4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	2220      	movs	r2, #32
 800724c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	695b      	ldr	r3, [r3, #20]
 8007256:	f003 0302 	and.w	r3, r3, #2
 800725a:	2b02      	cmp	r3, #2
 800725c:	d129      	bne.n	80072b2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800726c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800726e:	2300      	movs	r3, #0
 8007270:	613b      	str	r3, [r7, #16]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	695b      	ldr	r3, [r3, #20]
 8007278:	613b      	str	r3, [r7, #16]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	613b      	str	r3, [r7, #16]
 8007282:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007284:	69fb      	ldr	r3, [r7, #28]
 8007286:	9300      	str	r3, [sp, #0]
 8007288:	2319      	movs	r3, #25
 800728a:	2201      	movs	r2, #1
 800728c:	4921      	ldr	r1, [pc, #132]	@ (8007314 <HAL_I2C_IsDeviceReady+0x254>)
 800728e:	68f8      	ldr	r0, [r7, #12]
 8007290:	f000 f9c2 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d001      	beq.n	800729e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e036      	b.n	800730c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2220      	movs	r2, #32
 80072a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80072ae:	2300      	movs	r3, #0
 80072b0:	e02c      	b.n	800730c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072c0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80072ca:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	9300      	str	r3, [sp, #0]
 80072d0:	2319      	movs	r3, #25
 80072d2:	2201      	movs	r2, #1
 80072d4:	490f      	ldr	r1, [pc, #60]	@ (8007314 <HAL_I2C_IsDeviceReady+0x254>)
 80072d6:	68f8      	ldr	r0, [r7, #12]
 80072d8:	f000 f99e 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 80072dc:	4603      	mov	r3, r0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d001      	beq.n	80072e6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	e012      	b.n	800730c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	3301      	adds	r3, #1
 80072ea:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80072ec:	69ba      	ldr	r2, [r7, #24]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	f4ff af32 	bcc.w	800715a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2220      	movs	r2, #32
 80072fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e000      	b.n	800730c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800730a:	2302      	movs	r3, #2
  }
}
 800730c:	4618      	mov	r0, r3
 800730e:	3720      	adds	r7, #32
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}
 8007314:	00100002 	.word	0x00100002
 8007318:	ffff0000 	.word	0xffff0000

0800731c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b088      	sub	sp, #32
 8007320:	af02      	add	r7, sp, #8
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	4608      	mov	r0, r1
 8007326:	4611      	mov	r1, r2
 8007328:	461a      	mov	r2, r3
 800732a:	4603      	mov	r3, r0
 800732c:	817b      	strh	r3, [r7, #10]
 800732e:	460b      	mov	r3, r1
 8007330:	813b      	strh	r3, [r7, #8]
 8007332:	4613      	mov	r3, r2
 8007334:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007344:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007348:	9300      	str	r3, [sp, #0]
 800734a:	6a3b      	ldr	r3, [r7, #32]
 800734c:	2200      	movs	r2, #0
 800734e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007352:	68f8      	ldr	r0, [r7, #12]
 8007354:	f000 f960 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 8007358:	4603      	mov	r3, r0
 800735a:	2b00      	cmp	r3, #0
 800735c:	d00d      	beq.n	800737a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007368:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800736c:	d103      	bne.n	8007376 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007374:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007376:	2303      	movs	r3, #3
 8007378:	e05f      	b.n	800743a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800737a:	897b      	ldrh	r3, [r7, #10]
 800737c:	b2db      	uxtb	r3, r3
 800737e:	461a      	mov	r2, r3
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007388:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800738a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800738c:	6a3a      	ldr	r2, [r7, #32]
 800738e:	492d      	ldr	r1, [pc, #180]	@ (8007444 <I2C_RequestMemoryWrite+0x128>)
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f000 f9bb 	bl	800770c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007396:	4603      	mov	r3, r0
 8007398:	2b00      	cmp	r3, #0
 800739a:	d001      	beq.n	80073a0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	e04c      	b.n	800743a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073a0:	2300      	movs	r3, #0
 80073a2:	617b      	str	r3, [r7, #20]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	695b      	ldr	r3, [r3, #20]
 80073aa:	617b      	str	r3, [r7, #20]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	699b      	ldr	r3, [r3, #24]
 80073b2:	617b      	str	r3, [r7, #20]
 80073b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073b8:	6a39      	ldr	r1, [r7, #32]
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	f000 fa46 	bl	800784c <I2C_WaitOnTXEFlagUntilTimeout>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d00d      	beq.n	80073e2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ca:	2b04      	cmp	r3, #4
 80073cc:	d107      	bne.n	80073de <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	681a      	ldr	r2, [r3, #0]
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e02b      	b.n	800743a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80073e2:	88fb      	ldrh	r3, [r7, #6]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d105      	bne.n	80073f4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80073e8:	893b      	ldrh	r3, [r7, #8]
 80073ea:	b2da      	uxtb	r2, r3
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	611a      	str	r2, [r3, #16]
 80073f2:	e021      	b.n	8007438 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80073f4:	893b      	ldrh	r3, [r7, #8]
 80073f6:	0a1b      	lsrs	r3, r3, #8
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	b2da      	uxtb	r2, r3
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007402:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007404:	6a39      	ldr	r1, [r7, #32]
 8007406:	68f8      	ldr	r0, [r7, #12]
 8007408:	f000 fa20 	bl	800784c <I2C_WaitOnTXEFlagUntilTimeout>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00d      	beq.n	800742e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007416:	2b04      	cmp	r3, #4
 8007418:	d107      	bne.n	800742a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007428:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e005      	b.n	800743a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800742e:	893b      	ldrh	r3, [r7, #8]
 8007430:	b2da      	uxtb	r2, r3
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	3718      	adds	r7, #24
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	00010002 	.word	0x00010002

08007448 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b088      	sub	sp, #32
 800744c:	af02      	add	r7, sp, #8
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	4608      	mov	r0, r1
 8007452:	4611      	mov	r1, r2
 8007454:	461a      	mov	r2, r3
 8007456:	4603      	mov	r3, r0
 8007458:	817b      	strh	r3, [r7, #10]
 800745a:	460b      	mov	r3, r1
 800745c:	813b      	strh	r3, [r7, #8]
 800745e:	4613      	mov	r3, r2
 8007460:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007470:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007480:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	6a3b      	ldr	r3, [r7, #32]
 8007488:	2200      	movs	r2, #0
 800748a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	f000 f8c2 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 8007494:	4603      	mov	r3, r0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00d      	beq.n	80074b6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074a8:	d103      	bne.n	80074b2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80074b2:	2303      	movs	r3, #3
 80074b4:	e0aa      	b.n	800760c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80074b6:	897b      	ldrh	r3, [r7, #10]
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	461a      	mov	r2, r3
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80074c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c8:	6a3a      	ldr	r2, [r7, #32]
 80074ca:	4952      	ldr	r1, [pc, #328]	@ (8007614 <I2C_RequestMemoryRead+0x1cc>)
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f000 f91d 	bl	800770c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d001      	beq.n	80074dc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e097      	b.n	800760c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074dc:	2300      	movs	r3, #0
 80074de:	617b      	str	r3, [r7, #20]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	695b      	ldr	r3, [r3, #20]
 80074e6:	617b      	str	r3, [r7, #20]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	699b      	ldr	r3, [r3, #24]
 80074ee:	617b      	str	r3, [r7, #20]
 80074f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074f4:	6a39      	ldr	r1, [r7, #32]
 80074f6:	68f8      	ldr	r0, [r7, #12]
 80074f8:	f000 f9a8 	bl	800784c <I2C_WaitOnTXEFlagUntilTimeout>
 80074fc:	4603      	mov	r3, r0
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00d      	beq.n	800751e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007506:	2b04      	cmp	r3, #4
 8007508:	d107      	bne.n	800751a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007518:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e076      	b.n	800760c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800751e:	88fb      	ldrh	r3, [r7, #6]
 8007520:	2b01      	cmp	r3, #1
 8007522:	d105      	bne.n	8007530 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007524:	893b      	ldrh	r3, [r7, #8]
 8007526:	b2da      	uxtb	r2, r3
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	611a      	str	r2, [r3, #16]
 800752e:	e021      	b.n	8007574 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007530:	893b      	ldrh	r3, [r7, #8]
 8007532:	0a1b      	lsrs	r3, r3, #8
 8007534:	b29b      	uxth	r3, r3
 8007536:	b2da      	uxtb	r2, r3
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800753e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007540:	6a39      	ldr	r1, [r7, #32]
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	f000 f982 	bl	800784c <I2C_WaitOnTXEFlagUntilTimeout>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00d      	beq.n	800756a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007552:	2b04      	cmp	r3, #4
 8007554:	d107      	bne.n	8007566 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007564:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	e050      	b.n	800760c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800756a:	893b      	ldrh	r3, [r7, #8]
 800756c:	b2da      	uxtb	r2, r3
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007576:	6a39      	ldr	r1, [r7, #32]
 8007578:	68f8      	ldr	r0, [r7, #12]
 800757a:	f000 f967 	bl	800784c <I2C_WaitOnTXEFlagUntilTimeout>
 800757e:	4603      	mov	r3, r0
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00d      	beq.n	80075a0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007588:	2b04      	cmp	r3, #4
 800758a:	d107      	bne.n	800759c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800759a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e035      	b.n	800760c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80075ae:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80075b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b2:	9300      	str	r3, [sp, #0]
 80075b4:	6a3b      	ldr	r3, [r7, #32]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80075bc:	68f8      	ldr	r0, [r7, #12]
 80075be:	f000 f82b 	bl	8007618 <I2C_WaitOnFlagUntilTimeout>
 80075c2:	4603      	mov	r3, r0
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d00d      	beq.n	80075e4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075d6:	d103      	bne.n	80075e0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80075e0:	2303      	movs	r3, #3
 80075e2:	e013      	b.n	800760c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80075e4:	897b      	ldrh	r3, [r7, #10]
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	f043 0301 	orr.w	r3, r3, #1
 80075ec:	b2da      	uxtb	r2, r3
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80075f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f6:	6a3a      	ldr	r2, [r7, #32]
 80075f8:	4906      	ldr	r1, [pc, #24]	@ (8007614 <I2C_RequestMemoryRead+0x1cc>)
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f000 f886 	bl	800770c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d001      	beq.n	800760a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	e000      	b.n	800760c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800760a:	2300      	movs	r3, #0
}
 800760c:	4618      	mov	r0, r3
 800760e:	3718      	adds	r7, #24
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}
 8007614:	00010002 	.word	0x00010002

08007618 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	603b      	str	r3, [r7, #0]
 8007624:	4613      	mov	r3, r2
 8007626:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007628:	e048      	b.n	80076bc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007630:	d044      	beq.n	80076bc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007632:	f7fc f9c1 	bl	80039b8 <HAL_GetTick>
 8007636:	4602      	mov	r2, r0
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	1ad3      	subs	r3, r2, r3
 800763c:	683a      	ldr	r2, [r7, #0]
 800763e:	429a      	cmp	r2, r3
 8007640:	d302      	bcc.n	8007648 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d139      	bne.n	80076bc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	0c1b      	lsrs	r3, r3, #16
 800764c:	b2db      	uxtb	r3, r3
 800764e:	2b01      	cmp	r3, #1
 8007650:	d10d      	bne.n	800766e <I2C_WaitOnFlagUntilTimeout+0x56>
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	43da      	mvns	r2, r3
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	4013      	ands	r3, r2
 800765e:	b29b      	uxth	r3, r3
 8007660:	2b00      	cmp	r3, #0
 8007662:	bf0c      	ite	eq
 8007664:	2301      	moveq	r3, #1
 8007666:	2300      	movne	r3, #0
 8007668:	b2db      	uxtb	r3, r3
 800766a:	461a      	mov	r2, r3
 800766c:	e00c      	b.n	8007688 <I2C_WaitOnFlagUntilTimeout+0x70>
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	699b      	ldr	r3, [r3, #24]
 8007674:	43da      	mvns	r2, r3
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	4013      	ands	r3, r2
 800767a:	b29b      	uxth	r3, r3
 800767c:	2b00      	cmp	r3, #0
 800767e:	bf0c      	ite	eq
 8007680:	2301      	moveq	r3, #1
 8007682:	2300      	movne	r3, #0
 8007684:	b2db      	uxtb	r3, r3
 8007686:	461a      	mov	r2, r3
 8007688:	79fb      	ldrb	r3, [r7, #7]
 800768a:	429a      	cmp	r2, r3
 800768c:	d116      	bne.n	80076bc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2220      	movs	r2, #32
 8007698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2200      	movs	r2, #0
 80076a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a8:	f043 0220 	orr.w	r2, r3, #32
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2200      	movs	r2, #0
 80076b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e023      	b.n	8007704 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	0c1b      	lsrs	r3, r3, #16
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d10d      	bne.n	80076e2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	695b      	ldr	r3, [r3, #20]
 80076cc:	43da      	mvns	r2, r3
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	4013      	ands	r3, r2
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	bf0c      	ite	eq
 80076d8:	2301      	moveq	r3, #1
 80076da:	2300      	movne	r3, #0
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	461a      	mov	r2, r3
 80076e0:	e00c      	b.n	80076fc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	43da      	mvns	r2, r3
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	4013      	ands	r3, r2
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	bf0c      	ite	eq
 80076f4:	2301      	moveq	r3, #1
 80076f6:	2300      	movne	r3, #0
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	461a      	mov	r2, r3
 80076fc:	79fb      	ldrb	r3, [r7, #7]
 80076fe:	429a      	cmp	r2, r3
 8007700:	d093      	beq.n	800762a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007702:	2300      	movs	r3, #0
}
 8007704:	4618      	mov	r0, r3
 8007706:	3710      	adds	r7, #16
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b084      	sub	sp, #16
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
 8007718:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800771a:	e071      	b.n	8007800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800772a:	d123      	bne.n	8007774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800773a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007744:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2200      	movs	r2, #0
 800774a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2220      	movs	r2, #32
 8007750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007760:	f043 0204 	orr.w	r2, r3, #4
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2200      	movs	r2, #0
 800776c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e067      	b.n	8007844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800777a:	d041      	beq.n	8007800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800777c:	f7fc f91c 	bl	80039b8 <HAL_GetTick>
 8007780:	4602      	mov	r2, r0
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	1ad3      	subs	r3, r2, r3
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	429a      	cmp	r2, r3
 800778a:	d302      	bcc.n	8007792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d136      	bne.n	8007800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	0c1b      	lsrs	r3, r3, #16
 8007796:	b2db      	uxtb	r3, r3
 8007798:	2b01      	cmp	r3, #1
 800779a:	d10c      	bne.n	80077b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	695b      	ldr	r3, [r3, #20]
 80077a2:	43da      	mvns	r2, r3
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	4013      	ands	r3, r2
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	bf14      	ite	ne
 80077ae:	2301      	movne	r3, #1
 80077b0:	2300      	moveq	r3, #0
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	e00b      	b.n	80077ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	699b      	ldr	r3, [r3, #24]
 80077bc:	43da      	mvns	r2, r3
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	4013      	ands	r3, r2
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	bf14      	ite	ne
 80077c8:	2301      	movne	r3, #1
 80077ca:	2300      	moveq	r3, #0
 80077cc:	b2db      	uxtb	r3, r3
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d016      	beq.n	8007800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2200      	movs	r2, #0
 80077d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2220      	movs	r2, #32
 80077dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ec:	f043 0220 	orr.w	r2, r3, #32
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e021      	b.n	8007844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	0c1b      	lsrs	r3, r3, #16
 8007804:	b2db      	uxtb	r3, r3
 8007806:	2b01      	cmp	r3, #1
 8007808:	d10c      	bne.n	8007824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	695b      	ldr	r3, [r3, #20]
 8007810:	43da      	mvns	r2, r3
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	4013      	ands	r3, r2
 8007816:	b29b      	uxth	r3, r3
 8007818:	2b00      	cmp	r3, #0
 800781a:	bf14      	ite	ne
 800781c:	2301      	movne	r3, #1
 800781e:	2300      	moveq	r3, #0
 8007820:	b2db      	uxtb	r3, r3
 8007822:	e00b      	b.n	800783c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	699b      	ldr	r3, [r3, #24]
 800782a:	43da      	mvns	r2, r3
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	4013      	ands	r3, r2
 8007830:	b29b      	uxth	r3, r3
 8007832:	2b00      	cmp	r3, #0
 8007834:	bf14      	ite	ne
 8007836:	2301      	movne	r3, #1
 8007838:	2300      	moveq	r3, #0
 800783a:	b2db      	uxtb	r3, r3
 800783c:	2b00      	cmp	r3, #0
 800783e:	f47f af6d 	bne.w	800771c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007842:	2300      	movs	r3, #0
}
 8007844:	4618      	mov	r0, r3
 8007846:	3710      	adds	r7, #16
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007858:	e034      	b.n	80078c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800785a:	68f8      	ldr	r0, [r7, #12]
 800785c:	f000 f8e3 	bl	8007a26 <I2C_IsAcknowledgeFailed>
 8007860:	4603      	mov	r3, r0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d001      	beq.n	800786a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e034      	b.n	80078d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007870:	d028      	beq.n	80078c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007872:	f7fc f8a1 	bl	80039b8 <HAL_GetTick>
 8007876:	4602      	mov	r2, r0
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	1ad3      	subs	r3, r2, r3
 800787c:	68ba      	ldr	r2, [r7, #8]
 800787e:	429a      	cmp	r2, r3
 8007880:	d302      	bcc.n	8007888 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d11d      	bne.n	80078c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007892:	2b80      	cmp	r3, #128	@ 0x80
 8007894:	d016      	beq.n	80078c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2200      	movs	r2, #0
 800789a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2220      	movs	r2, #32
 80078a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2200      	movs	r2, #0
 80078a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b0:	f043 0220 	orr.w	r2, r3, #32
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e007      	b.n	80078d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	695b      	ldr	r3, [r3, #20]
 80078ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078ce:	2b80      	cmp	r3, #128	@ 0x80
 80078d0:	d1c3      	bne.n	800785a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80078d2:	2300      	movs	r3, #0
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3710      	adds	r7, #16
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80078e8:	e034      	b.n	8007954 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80078ea:	68f8      	ldr	r0, [r7, #12]
 80078ec:	f000 f89b 	bl	8007a26 <I2C_IsAcknowledgeFailed>
 80078f0:	4603      	mov	r3, r0
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d001      	beq.n	80078fa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80078f6:	2301      	movs	r3, #1
 80078f8:	e034      	b.n	8007964 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007900:	d028      	beq.n	8007954 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007902:	f7fc f859 	bl	80039b8 <HAL_GetTick>
 8007906:	4602      	mov	r2, r0
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	68ba      	ldr	r2, [r7, #8]
 800790e:	429a      	cmp	r2, r3
 8007910:	d302      	bcc.n	8007918 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d11d      	bne.n	8007954 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	695b      	ldr	r3, [r3, #20]
 800791e:	f003 0304 	and.w	r3, r3, #4
 8007922:	2b04      	cmp	r3, #4
 8007924:	d016      	beq.n	8007954 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2220      	movs	r2, #32
 8007930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2200      	movs	r2, #0
 8007938:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007940:	f043 0220 	orr.w	r2, r3, #32
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2200      	movs	r2, #0
 800794c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007950:	2301      	movs	r3, #1
 8007952:	e007      	b.n	8007964 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	695b      	ldr	r3, [r3, #20]
 800795a:	f003 0304 	and.w	r3, r3, #4
 800795e:	2b04      	cmp	r3, #4
 8007960:	d1c3      	bne.n	80078ea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3710      	adds	r7, #16
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007978:	e049      	b.n	8007a0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	695b      	ldr	r3, [r3, #20]
 8007980:	f003 0310 	and.w	r3, r3, #16
 8007984:	2b10      	cmp	r3, #16
 8007986:	d119      	bne.n	80079bc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f06f 0210 	mvn.w	r2, #16
 8007990:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2200      	movs	r2, #0
 8007996:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2220      	movs	r2, #32
 800799c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2200      	movs	r2, #0
 80079b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80079b8:	2301      	movs	r3, #1
 80079ba:	e030      	b.n	8007a1e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079bc:	f7fb fffc 	bl	80039b8 <HAL_GetTick>
 80079c0:	4602      	mov	r2, r0
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	1ad3      	subs	r3, r2, r3
 80079c6:	68ba      	ldr	r2, [r7, #8]
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d302      	bcc.n	80079d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d11d      	bne.n	8007a0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	695b      	ldr	r3, [r3, #20]
 80079d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079dc:	2b40      	cmp	r3, #64	@ 0x40
 80079de:	d016      	beq.n	8007a0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2200      	movs	r2, #0
 80079e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2220      	movs	r2, #32
 80079ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079fa:	f043 0220 	orr.w	r2, r3, #32
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2200      	movs	r2, #0
 8007a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e007      	b.n	8007a1e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	695b      	ldr	r3, [r3, #20]
 8007a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a18:	2b40      	cmp	r3, #64	@ 0x40
 8007a1a:	d1ae      	bne.n	800797a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3710      	adds	r7, #16
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}

08007a26 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007a26:	b480      	push	{r7}
 8007a28:	b083      	sub	sp, #12
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	695b      	ldr	r3, [r3, #20]
 8007a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a3c:	d11b      	bne.n	8007a76 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007a46:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2220      	movs	r2, #32
 8007a52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a62:	f043 0204 	orr.w	r2, r3, #4
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	e000      	b.n	8007a78 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007a76:	2300      	movs	r3, #0
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	370c      	adds	r7, #12
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b088      	sub	sp, #32
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d101      	bne.n	8007a96 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	e128      	b.n	8007ce8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d109      	bne.n	8007ab6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a90      	ldr	r2, [pc, #576]	@ (8007cf0 <HAL_I2S_Init+0x26c>)
 8007aae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f7fb fcc3 	bl	800343c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2202      	movs	r2, #2
 8007aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	69db      	ldr	r3, [r3, #28]
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	6812      	ldr	r2, [r2, #0]
 8007ac8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8007acc:	f023 030f 	bic.w	r3, r3, #15
 8007ad0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2202      	movs	r2, #2
 8007ad8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	695b      	ldr	r3, [r3, #20]
 8007ade:	2b02      	cmp	r3, #2
 8007ae0:	d060      	beq.n	8007ba4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	68db      	ldr	r3, [r3, #12]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d102      	bne.n	8007af0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8007aea:	2310      	movs	r3, #16
 8007aec:	617b      	str	r3, [r7, #20]
 8007aee:	e001      	b.n	8007af4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8007af0:	2320      	movs	r3, #32
 8007af2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	2b20      	cmp	r3, #32
 8007afa:	d802      	bhi.n	8007b02 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	005b      	lsls	r3, r3, #1
 8007b00:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8007b02:	2001      	movs	r0, #1
 8007b04:	f001 f9c4 	bl	8008e90 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b08:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	691b      	ldr	r3, [r3, #16]
 8007b0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b12:	d125      	bne.n	8007b60 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d010      	beq.n	8007b3e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b26:	4613      	mov	r3, r2
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	4413      	add	r3, r2
 8007b2c:	005b      	lsls	r3, r3, #1
 8007b2e:	461a      	mov	r2, r3
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	695b      	ldr	r3, [r3, #20]
 8007b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b38:	3305      	adds	r3, #5
 8007b3a:	613b      	str	r3, [r7, #16]
 8007b3c:	e01f      	b.n	8007b7e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	00db      	lsls	r3, r3, #3
 8007b42:	68fa      	ldr	r2, [r7, #12]
 8007b44:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b48:	4613      	mov	r3, r2
 8007b4a:	009b      	lsls	r3, r3, #2
 8007b4c:	4413      	add	r3, r2
 8007b4e:	005b      	lsls	r3, r3, #1
 8007b50:	461a      	mov	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	695b      	ldr	r3, [r3, #20]
 8007b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b5a:	3305      	adds	r3, #5
 8007b5c:	613b      	str	r3, [r7, #16]
 8007b5e:	e00e      	b.n	8007b7e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007b60:	68fa      	ldr	r2, [r7, #12]
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b68:	4613      	mov	r3, r2
 8007b6a:	009b      	lsls	r3, r3, #2
 8007b6c:	4413      	add	r3, r2
 8007b6e:	005b      	lsls	r3, r3, #1
 8007b70:	461a      	mov	r2, r3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	695b      	ldr	r3, [r3, #20]
 8007b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b7a:	3305      	adds	r3, #5
 8007b7c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	4a5c      	ldr	r2, [pc, #368]	@ (8007cf4 <HAL_I2S_Init+0x270>)
 8007b82:	fba2 2303 	umull	r2, r3, r2, r3
 8007b86:	08db      	lsrs	r3, r3, #3
 8007b88:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	f003 0301 	and.w	r3, r3, #1
 8007b90:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8007b92:	693a      	ldr	r2, [r7, #16]
 8007b94:	69bb      	ldr	r3, [r7, #24]
 8007b96:	1ad3      	subs	r3, r2, r3
 8007b98:	085b      	lsrs	r3, r3, #1
 8007b9a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8007b9c:	69bb      	ldr	r3, [r7, #24]
 8007b9e:	021b      	lsls	r3, r3, #8
 8007ba0:	61bb      	str	r3, [r7, #24]
 8007ba2:	e003      	b.n	8007bac <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007ba4:	2302      	movs	r3, #2
 8007ba6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d902      	bls.n	8007bb8 <HAL_I2S_Init+0x134>
 8007bb2:	69fb      	ldr	r3, [r7, #28]
 8007bb4:	2bff      	cmp	r3, #255	@ 0xff
 8007bb6:	d907      	bls.n	8007bc8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bbc:	f043 0210 	orr.w	r2, r3, #16
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e08f      	b.n	8007ce8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	691a      	ldr	r2, [r3, #16]
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	ea42 0103 	orr.w	r1, r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	69fa      	ldr	r2, [r7, #28]
 8007bd8:	430a      	orrs	r2, r1
 8007bda:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8007be6:	f023 030f 	bic.w	r3, r3, #15
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	6851      	ldr	r1, [r2, #4]
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	6892      	ldr	r2, [r2, #8]
 8007bf2:	4311      	orrs	r1, r2
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	68d2      	ldr	r2, [r2, #12]
 8007bf8:	4311      	orrs	r1, r2
 8007bfa:	687a      	ldr	r2, [r7, #4]
 8007bfc:	6992      	ldr	r2, [r2, #24]
 8007bfe:	430a      	orrs	r2, r1
 8007c00:	431a      	orrs	r2, r3
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c0a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6a1b      	ldr	r3, [r3, #32]
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d161      	bne.n	8007cd8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	4a38      	ldr	r2, [pc, #224]	@ (8007cf8 <HAL_I2S_Init+0x274>)
 8007c18:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a37      	ldr	r2, [pc, #220]	@ (8007cfc <HAL_I2S_Init+0x278>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d101      	bne.n	8007c28 <HAL_I2S_Init+0x1a4>
 8007c24:	4b36      	ldr	r3, [pc, #216]	@ (8007d00 <HAL_I2S_Init+0x27c>)
 8007c26:	e001      	b.n	8007c2c <HAL_I2S_Init+0x1a8>
 8007c28:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007c2c:	69db      	ldr	r3, [r3, #28]
 8007c2e:	687a      	ldr	r2, [r7, #4]
 8007c30:	6812      	ldr	r2, [r2, #0]
 8007c32:	4932      	ldr	r1, [pc, #200]	@ (8007cfc <HAL_I2S_Init+0x278>)
 8007c34:	428a      	cmp	r2, r1
 8007c36:	d101      	bne.n	8007c3c <HAL_I2S_Init+0x1b8>
 8007c38:	4a31      	ldr	r2, [pc, #196]	@ (8007d00 <HAL_I2S_Init+0x27c>)
 8007c3a:	e001      	b.n	8007c40 <HAL_I2S_Init+0x1bc>
 8007c3c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8007c40:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8007c44:	f023 030f 	bic.w	r3, r3, #15
 8007c48:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a2b      	ldr	r2, [pc, #172]	@ (8007cfc <HAL_I2S_Init+0x278>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d101      	bne.n	8007c58 <HAL_I2S_Init+0x1d4>
 8007c54:	4b2a      	ldr	r3, [pc, #168]	@ (8007d00 <HAL_I2S_Init+0x27c>)
 8007c56:	e001      	b.n	8007c5c <HAL_I2S_Init+0x1d8>
 8007c58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007c5c:	2202      	movs	r2, #2
 8007c5e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a25      	ldr	r2, [pc, #148]	@ (8007cfc <HAL_I2S_Init+0x278>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d101      	bne.n	8007c6e <HAL_I2S_Init+0x1ea>
 8007c6a:	4b25      	ldr	r3, [pc, #148]	@ (8007d00 <HAL_I2S_Init+0x27c>)
 8007c6c:	e001      	b.n	8007c72 <HAL_I2S_Init+0x1ee>
 8007c6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007c72:	69db      	ldr	r3, [r3, #28]
 8007c74:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c7e:	d003      	beq.n	8007c88 <HAL_I2S_Init+0x204>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d103      	bne.n	8007c90 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8007c88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007c8c:	613b      	str	r3, [r7, #16]
 8007c8e:	e001      	b.n	8007c94 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8007c90:	2300      	movs	r3, #0
 8007c92:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	699b      	ldr	r3, [r3, #24]
 8007cb0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	897b      	ldrh	r3, [r7, #10]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007cc0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a0d      	ldr	r2, [pc, #52]	@ (8007cfc <HAL_I2S_Init+0x278>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d101      	bne.n	8007cd0 <HAL_I2S_Init+0x24c>
 8007ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8007d00 <HAL_I2S_Init+0x27c>)
 8007cce:	e001      	b.n	8007cd4 <HAL_I2S_Init+0x250>
 8007cd0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007cd4:	897a      	ldrh	r2, [r7, #10]
 8007cd6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8007ce6:	2300      	movs	r3, #0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3720      	adds	r7, #32
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	08007dfb 	.word	0x08007dfb
 8007cf4:	cccccccd 	.word	0xcccccccd
 8007cf8:	08007f11 	.word	0x08007f11
 8007cfc:	40003800 	.word	0x40003800
 8007d00:	40003400 	.word	0x40003400

08007d04 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8007d0c:	bf00      	nop
 8007d0e:	370c      	adds	r7, #12
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b083      	sub	sp, #12
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8007d20:	bf00      	nop
 8007d22:	370c      	adds	r7, #12
 8007d24:	46bd      	mov	sp, r7
 8007d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2a:	4770      	bx	lr

08007d2c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8007d34:	bf00      	nop
 8007d36:	370c      	adds	r7, #12
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d4c:	881a      	ldrh	r2, [r3, #0]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d58:	1c9a      	adds	r2, r3, #2
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	3b01      	subs	r3, #1
 8007d66:	b29a      	uxth	r2, r3
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10e      	bne.n	8007d94 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	685a      	ldr	r2, [r3, #4]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007d84:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2201      	movs	r2, #1
 8007d8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f7ff ffb8 	bl	8007d04 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007d94:	bf00      	nop
 8007d96:	3708      	adds	r7, #8
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	68da      	ldr	r2, [r3, #12]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dae:	b292      	uxth	r2, r2
 8007db0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db6:	1c9a      	adds	r2, r3, #2
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	3b01      	subs	r3, #1
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10e      	bne.n	8007df2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	685a      	ldr	r2, [r3, #4]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007de2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f7ff ff93 	bl	8007d18 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007df2:	bf00      	nop
 8007df4:	3708      	adds	r7, #8
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}

08007dfa <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007dfa:	b580      	push	{r7, lr}
 8007dfc:	b086      	sub	sp, #24
 8007dfe:	af00      	add	r7, sp, #0
 8007e00:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	2b04      	cmp	r3, #4
 8007e14:	d13a      	bne.n	8007e8c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	f003 0301 	and.w	r3, r3, #1
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d109      	bne.n	8007e34 <I2S_IRQHandler+0x3a>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e2a:	2b40      	cmp	r3, #64	@ 0x40
 8007e2c:	d102      	bne.n	8007e34 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f7ff ffb4 	bl	8007d9c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e3a:	2b40      	cmp	r3, #64	@ 0x40
 8007e3c:	d126      	bne.n	8007e8c <I2S_IRQHandler+0x92>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	f003 0320 	and.w	r3, r3, #32
 8007e48:	2b20      	cmp	r3, #32
 8007e4a:	d11f      	bne.n	8007e8c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	685a      	ldr	r2, [r3, #4]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007e5a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	613b      	str	r3, [r7, #16]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	613b      	str	r3, [r7, #16]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	613b      	str	r3, [r7, #16]
 8007e70:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2201      	movs	r2, #1
 8007e76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e7e:	f043 0202 	orr.w	r2, r3, #2
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f7ff ff50 	bl	8007d2c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	2b03      	cmp	r3, #3
 8007e96:	d136      	bne.n	8007f06 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	f003 0302 	and.w	r3, r3, #2
 8007e9e:	2b02      	cmp	r3, #2
 8007ea0:	d109      	bne.n	8007eb6 <I2S_IRQHandler+0xbc>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eac:	2b80      	cmp	r3, #128	@ 0x80
 8007eae:	d102      	bne.n	8007eb6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f7ff ff45 	bl	8007d40 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	f003 0308 	and.w	r3, r3, #8
 8007ebc:	2b08      	cmp	r3, #8
 8007ebe:	d122      	bne.n	8007f06 <I2S_IRQHandler+0x10c>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	f003 0320 	and.w	r3, r3, #32
 8007eca:	2b20      	cmp	r3, #32
 8007ecc:	d11b      	bne.n	8007f06 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	685a      	ldr	r2, [r3, #4]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007edc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007ede:	2300      	movs	r3, #0
 8007ee0:	60fb      	str	r3, [r7, #12]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	689b      	ldr	r3, [r3, #8]
 8007ee8:	60fb      	str	r3, [r7, #12]
 8007eea:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ef8:	f043 0204 	orr.w	r2, r3, #4
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f7ff ff13 	bl	8007d2c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007f06:	bf00      	nop
 8007f08:	3718      	adds	r7, #24
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}
	...

08007f10 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b088      	sub	sp, #32
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	689b      	ldr	r3, [r3, #8]
 8007f1e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a92      	ldr	r2, [pc, #584]	@ (8008170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d101      	bne.n	8007f2e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8007f2a:	4b92      	ldr	r3, [pc, #584]	@ (8008174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007f2c:	e001      	b.n	8007f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8007f2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a8b      	ldr	r2, [pc, #556]	@ (8008170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d101      	bne.n	8007f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8007f48:	4b8a      	ldr	r3, [pc, #552]	@ (8008174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007f4a:	e001      	b.n	8007f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8007f4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f5c:	d004      	beq.n	8007f68 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f040 8099 	bne.w	800809a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8007f68:	69fb      	ldr	r3, [r7, #28]
 8007f6a:	f003 0302 	and.w	r3, r3, #2
 8007f6e:	2b02      	cmp	r3, #2
 8007f70:	d107      	bne.n	8007f82 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d002      	beq.n	8007f82 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f000 f925 	bl	80081cc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8007f82:	69bb      	ldr	r3, [r7, #24]
 8007f84:	f003 0301 	and.w	r3, r3, #1
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d107      	bne.n	8007f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d002      	beq.n	8007f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f000 f9c8 	bl	800832c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fa2:	2b40      	cmp	r3, #64	@ 0x40
 8007fa4:	d13a      	bne.n	800801c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	f003 0320 	and.w	r3, r3, #32
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d035      	beq.n	800801c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a6e      	ldr	r2, [pc, #440]	@ (8008170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d101      	bne.n	8007fbe <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8007fba:	4b6e      	ldr	r3, [pc, #440]	@ (8008174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007fbc:	e001      	b.n	8007fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8007fbe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007fc2:	685a      	ldr	r2, [r3, #4]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4969      	ldr	r1, [pc, #420]	@ (8008170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007fca:	428b      	cmp	r3, r1
 8007fcc:	d101      	bne.n	8007fd2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8007fce:	4b69      	ldr	r3, [pc, #420]	@ (8008174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007fd0:	e001      	b.n	8007fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8007fd2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007fd6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007fda:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	685a      	ldr	r2, [r3, #4]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007fea:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007fec:	2300      	movs	r3, #0
 8007fee:	60fb      	str	r3, [r7, #12]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	60fb      	str	r3, [r7, #12]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	60fb      	str	r3, [r7, #12]
 8008000:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2201      	movs	r2, #1
 8008006:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800800e:	f043 0202 	orr.w	r2, r3, #2
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f7ff fe88 	bl	8007d2c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	f003 0308 	and.w	r3, r3, #8
 8008022:	2b08      	cmp	r3, #8
 8008024:	f040 80c3 	bne.w	80081ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	f003 0320 	and.w	r3, r3, #32
 800802e:	2b00      	cmp	r3, #0
 8008030:	f000 80bd 	beq.w	80081ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	685a      	ldr	r2, [r3, #4]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008042:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a49      	ldr	r2, [pc, #292]	@ (8008170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d101      	bne.n	8008052 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800804e:	4b49      	ldr	r3, [pc, #292]	@ (8008174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008050:	e001      	b.n	8008056 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8008052:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008056:	685a      	ldr	r2, [r3, #4]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4944      	ldr	r1, [pc, #272]	@ (8008170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800805e:	428b      	cmp	r3, r1
 8008060:	d101      	bne.n	8008066 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8008062:	4b44      	ldr	r3, [pc, #272]	@ (8008174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008064:	e001      	b.n	800806a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8008066:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800806a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800806e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008070:	2300      	movs	r3, #0
 8008072:	60bb      	str	r3, [r7, #8]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	60bb      	str	r3, [r7, #8]
 800807c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2201      	movs	r2, #1
 8008082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800808a:	f043 0204 	orr.w	r2, r3, #4
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f7ff fe4a 	bl	8007d2c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008098:	e089      	b.n	80081ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800809a:	69bb      	ldr	r3, [r7, #24]
 800809c:	f003 0302 	and.w	r3, r3, #2
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d107      	bne.n	80080b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 f8be 	bl	8008230 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80080b4:	69fb      	ldr	r3, [r7, #28]
 80080b6:	f003 0301 	and.w	r3, r3, #1
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	d107      	bne.n	80080ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d002      	beq.n	80080ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f000 f8fd 	bl	80082c8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80080ce:	69fb      	ldr	r3, [r7, #28]
 80080d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080d4:	2b40      	cmp	r3, #64	@ 0x40
 80080d6:	d12f      	bne.n	8008138 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	f003 0320 	and.w	r3, r3, #32
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d02a      	beq.n	8008138 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	685a      	ldr	r2, [r3, #4]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80080f0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a1e      	ldr	r2, [pc, #120]	@ (8008170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d101      	bne.n	8008100 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80080fc:	4b1d      	ldr	r3, [pc, #116]	@ (8008174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80080fe:	e001      	b.n	8008104 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8008100:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008104:	685a      	ldr	r2, [r3, #4]
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4919      	ldr	r1, [pc, #100]	@ (8008170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800810c:	428b      	cmp	r3, r1
 800810e:	d101      	bne.n	8008114 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8008110:	4b18      	ldr	r3, [pc, #96]	@ (8008174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008112:	e001      	b.n	8008118 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8008114:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008118:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800811c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2201      	movs	r2, #1
 8008122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800812a:	f043 0202 	orr.w	r2, r3, #2
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f7ff fdfa 	bl	8007d2c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	f003 0308 	and.w	r3, r3, #8
 800813e:	2b08      	cmp	r3, #8
 8008140:	d136      	bne.n	80081b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	f003 0320 	and.w	r3, r3, #32
 8008148:	2b00      	cmp	r3, #0
 800814a:	d031      	beq.n	80081b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a07      	ldr	r2, [pc, #28]	@ (8008170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d101      	bne.n	800815a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8008156:	4b07      	ldr	r3, [pc, #28]	@ (8008174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008158:	e001      	b.n	800815e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800815a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800815e:	685a      	ldr	r2, [r3, #4]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4902      	ldr	r1, [pc, #8]	@ (8008170 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008166:	428b      	cmp	r3, r1
 8008168:	d106      	bne.n	8008178 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800816a:	4b02      	ldr	r3, [pc, #8]	@ (8008174 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800816c:	e006      	b.n	800817c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800816e:	bf00      	nop
 8008170:	40003800 	.word	0x40003800
 8008174:	40003400 	.word	0x40003400
 8008178:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800817c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008180:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	685a      	ldr	r2, [r3, #4]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008190:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2201      	movs	r2, #1
 8008196:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800819e:	f043 0204 	orr.w	r2, r3, #4
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f7ff fdc0 	bl	8007d2c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80081ac:	e000      	b.n	80081b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80081ae:	bf00      	nop
}
 80081b0:	bf00      	nop
 80081b2:	3720      	adds	r7, #32
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b083      	sub	sp, #12
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80081c0:	bf00      	nop
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081d8:	1c99      	adds	r1, r3, #2
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	6251      	str	r1, [r2, #36]	@ 0x24
 80081de:	881a      	ldrh	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	3b01      	subs	r3, #1
 80081ee:	b29a      	uxth	r2, r3
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d113      	bne.n	8008226 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	685a      	ldr	r2, [r3, #4]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800820c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008212:	b29b      	uxth	r3, r3
 8008214:	2b00      	cmp	r3, #0
 8008216:	d106      	bne.n	8008226 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f7ff ffc9 	bl	80081b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008226:	bf00      	nop
 8008228:	3708      	adds	r7, #8
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}
	...

08008230 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800823c:	1c99      	adds	r1, r3, #2
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	6251      	str	r1, [r2, #36]	@ 0x24
 8008242:	8819      	ldrh	r1, [r3, #0]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a1d      	ldr	r2, [pc, #116]	@ (80082c0 <I2SEx_TxISR_I2SExt+0x90>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d101      	bne.n	8008252 <I2SEx_TxISR_I2SExt+0x22>
 800824e:	4b1d      	ldr	r3, [pc, #116]	@ (80082c4 <I2SEx_TxISR_I2SExt+0x94>)
 8008250:	e001      	b.n	8008256 <I2SEx_TxISR_I2SExt+0x26>
 8008252:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008256:	460a      	mov	r2, r1
 8008258:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800825e:	b29b      	uxth	r3, r3
 8008260:	3b01      	subs	r3, #1
 8008262:	b29a      	uxth	r2, r3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800826c:	b29b      	uxth	r3, r3
 800826e:	2b00      	cmp	r3, #0
 8008270:	d121      	bne.n	80082b6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	4a12      	ldr	r2, [pc, #72]	@ (80082c0 <I2SEx_TxISR_I2SExt+0x90>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d101      	bne.n	8008280 <I2SEx_TxISR_I2SExt+0x50>
 800827c:	4b11      	ldr	r3, [pc, #68]	@ (80082c4 <I2SEx_TxISR_I2SExt+0x94>)
 800827e:	e001      	b.n	8008284 <I2SEx_TxISR_I2SExt+0x54>
 8008280:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008284:	685a      	ldr	r2, [r3, #4]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	490d      	ldr	r1, [pc, #52]	@ (80082c0 <I2SEx_TxISR_I2SExt+0x90>)
 800828c:	428b      	cmp	r3, r1
 800828e:	d101      	bne.n	8008294 <I2SEx_TxISR_I2SExt+0x64>
 8008290:	4b0c      	ldr	r3, [pc, #48]	@ (80082c4 <I2SEx_TxISR_I2SExt+0x94>)
 8008292:	e001      	b.n	8008298 <I2SEx_TxISR_I2SExt+0x68>
 8008294:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008298:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800829c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d106      	bne.n	80082b6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f7ff ff81 	bl	80081b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80082b6:	bf00      	nop
 80082b8:	3708      	adds	r7, #8
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop
 80082c0:	40003800 	.word	0x40003800
 80082c4:	40003400 	.word	0x40003400

080082c8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68d8      	ldr	r0, [r3, #12]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082da:	1c99      	adds	r1, r3, #2
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80082e0:	b282      	uxth	r2, r0
 80082e2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	3b01      	subs	r3, #1
 80082ec:	b29a      	uxth	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d113      	bne.n	8008324 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	685a      	ldr	r2, [r3, #4]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800830a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008310:	b29b      	uxth	r3, r3
 8008312:	2b00      	cmp	r3, #0
 8008314:	d106      	bne.n	8008324 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2201      	movs	r2, #1
 800831a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f7ff ff4a 	bl	80081b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008324:	bf00      	nop
 8008326:	3708      	adds	r7, #8
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b082      	sub	sp, #8
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a20      	ldr	r2, [pc, #128]	@ (80083bc <I2SEx_RxISR_I2SExt+0x90>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d101      	bne.n	8008342 <I2SEx_RxISR_I2SExt+0x16>
 800833e:	4b20      	ldr	r3, [pc, #128]	@ (80083c0 <I2SEx_RxISR_I2SExt+0x94>)
 8008340:	e001      	b.n	8008346 <I2SEx_RxISR_I2SExt+0x1a>
 8008342:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008346:	68d8      	ldr	r0, [r3, #12]
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800834c:	1c99      	adds	r1, r3, #2
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8008352:	b282      	uxth	r2, r0
 8008354:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800835a:	b29b      	uxth	r3, r3
 800835c:	3b01      	subs	r3, #1
 800835e:	b29a      	uxth	r2, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008368:	b29b      	uxth	r3, r3
 800836a:	2b00      	cmp	r3, #0
 800836c:	d121      	bne.n	80083b2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a12      	ldr	r2, [pc, #72]	@ (80083bc <I2SEx_RxISR_I2SExt+0x90>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d101      	bne.n	800837c <I2SEx_RxISR_I2SExt+0x50>
 8008378:	4b11      	ldr	r3, [pc, #68]	@ (80083c0 <I2SEx_RxISR_I2SExt+0x94>)
 800837a:	e001      	b.n	8008380 <I2SEx_RxISR_I2SExt+0x54>
 800837c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008380:	685a      	ldr	r2, [r3, #4]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	490d      	ldr	r1, [pc, #52]	@ (80083bc <I2SEx_RxISR_I2SExt+0x90>)
 8008388:	428b      	cmp	r3, r1
 800838a:	d101      	bne.n	8008390 <I2SEx_RxISR_I2SExt+0x64>
 800838c:	4b0c      	ldr	r3, [pc, #48]	@ (80083c0 <I2SEx_RxISR_I2SExt+0x94>)
 800838e:	e001      	b.n	8008394 <I2SEx_RxISR_I2SExt+0x68>
 8008390:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008394:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008398:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800839e:	b29b      	uxth	r3, r3
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d106      	bne.n	80083b2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f7ff ff03 	bl	80081b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80083b2:	bf00      	nop
 80083b4:	3708      	adds	r7, #8
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	40003800 	.word	0x40003800
 80083c0:	40003400 	.word	0x40003400

080083c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b086      	sub	sp, #24
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d101      	bne.n	80083d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80083d2:	2301      	movs	r3, #1
 80083d4:	e267      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f003 0301 	and.w	r3, r3, #1
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d075      	beq.n	80084ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80083e2:	4b88      	ldr	r3, [pc, #544]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	f003 030c 	and.w	r3, r3, #12
 80083ea:	2b04      	cmp	r3, #4
 80083ec:	d00c      	beq.n	8008408 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80083ee:	4b85      	ldr	r3, [pc, #532]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80083f6:	2b08      	cmp	r3, #8
 80083f8:	d112      	bne.n	8008420 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80083fa:	4b82      	ldr	r3, [pc, #520]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008402:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008406:	d10b      	bne.n	8008420 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008408:	4b7e      	ldr	r3, [pc, #504]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008410:	2b00      	cmp	r3, #0
 8008412:	d05b      	beq.n	80084cc <HAL_RCC_OscConfig+0x108>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d157      	bne.n	80084cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800841c:	2301      	movs	r3, #1
 800841e:	e242      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008428:	d106      	bne.n	8008438 <HAL_RCC_OscConfig+0x74>
 800842a:	4b76      	ldr	r3, [pc, #472]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a75      	ldr	r2, [pc, #468]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008430:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008434:	6013      	str	r3, [r2, #0]
 8008436:	e01d      	b.n	8008474 <HAL_RCC_OscConfig+0xb0>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008440:	d10c      	bne.n	800845c <HAL_RCC_OscConfig+0x98>
 8008442:	4b70      	ldr	r3, [pc, #448]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a6f      	ldr	r2, [pc, #444]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008448:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800844c:	6013      	str	r3, [r2, #0]
 800844e:	4b6d      	ldr	r3, [pc, #436]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a6c      	ldr	r2, [pc, #432]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008454:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008458:	6013      	str	r3, [r2, #0]
 800845a:	e00b      	b.n	8008474 <HAL_RCC_OscConfig+0xb0>
 800845c:	4b69      	ldr	r3, [pc, #420]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a68      	ldr	r2, [pc, #416]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008462:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008466:	6013      	str	r3, [r2, #0]
 8008468:	4b66      	ldr	r3, [pc, #408]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a65      	ldr	r2, [pc, #404]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 800846e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008472:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d013      	beq.n	80084a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800847c:	f7fb fa9c 	bl	80039b8 <HAL_GetTick>
 8008480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008482:	e008      	b.n	8008496 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008484:	f7fb fa98 	bl	80039b8 <HAL_GetTick>
 8008488:	4602      	mov	r2, r0
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	1ad3      	subs	r3, r2, r3
 800848e:	2b64      	cmp	r3, #100	@ 0x64
 8008490:	d901      	bls.n	8008496 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008492:	2303      	movs	r3, #3
 8008494:	e207      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008496:	4b5b      	ldr	r3, [pc, #364]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d0f0      	beq.n	8008484 <HAL_RCC_OscConfig+0xc0>
 80084a2:	e014      	b.n	80084ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084a4:	f7fb fa88 	bl	80039b8 <HAL_GetTick>
 80084a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084aa:	e008      	b.n	80084be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80084ac:	f7fb fa84 	bl	80039b8 <HAL_GetTick>
 80084b0:	4602      	mov	r2, r0
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	1ad3      	subs	r3, r2, r3
 80084b6:	2b64      	cmp	r3, #100	@ 0x64
 80084b8:	d901      	bls.n	80084be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	e1f3      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084be:	4b51      	ldr	r3, [pc, #324]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1f0      	bne.n	80084ac <HAL_RCC_OscConfig+0xe8>
 80084ca:	e000      	b.n	80084ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f003 0302 	and.w	r3, r3, #2
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d063      	beq.n	80085a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80084da:	4b4a      	ldr	r3, [pc, #296]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	f003 030c 	and.w	r3, r3, #12
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d00b      	beq.n	80084fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80084e6:	4b47      	ldr	r3, [pc, #284]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80084ee:	2b08      	cmp	r3, #8
 80084f0:	d11c      	bne.n	800852c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80084f2:	4b44      	ldr	r3, [pc, #272]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d116      	bne.n	800852c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084fe:	4b41      	ldr	r3, [pc, #260]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 0302 	and.w	r3, r3, #2
 8008506:	2b00      	cmp	r3, #0
 8008508:	d005      	beq.n	8008516 <HAL_RCC_OscConfig+0x152>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	68db      	ldr	r3, [r3, #12]
 800850e:	2b01      	cmp	r3, #1
 8008510:	d001      	beq.n	8008516 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	e1c7      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008516:	4b3b      	ldr	r3, [pc, #236]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	691b      	ldr	r3, [r3, #16]
 8008522:	00db      	lsls	r3, r3, #3
 8008524:	4937      	ldr	r1, [pc, #220]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008526:	4313      	orrs	r3, r2
 8008528:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800852a:	e03a      	b.n	80085a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d020      	beq.n	8008576 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008534:	4b34      	ldr	r3, [pc, #208]	@ (8008608 <HAL_RCC_OscConfig+0x244>)
 8008536:	2201      	movs	r2, #1
 8008538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800853a:	f7fb fa3d 	bl	80039b8 <HAL_GetTick>
 800853e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008540:	e008      	b.n	8008554 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008542:	f7fb fa39 	bl	80039b8 <HAL_GetTick>
 8008546:	4602      	mov	r2, r0
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	1ad3      	subs	r3, r2, r3
 800854c:	2b02      	cmp	r3, #2
 800854e:	d901      	bls.n	8008554 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008550:	2303      	movs	r3, #3
 8008552:	e1a8      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008554:	4b2b      	ldr	r3, [pc, #172]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f003 0302 	and.w	r3, r3, #2
 800855c:	2b00      	cmp	r3, #0
 800855e:	d0f0      	beq.n	8008542 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008560:	4b28      	ldr	r3, [pc, #160]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	691b      	ldr	r3, [r3, #16]
 800856c:	00db      	lsls	r3, r3, #3
 800856e:	4925      	ldr	r1, [pc, #148]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008570:	4313      	orrs	r3, r2
 8008572:	600b      	str	r3, [r1, #0]
 8008574:	e015      	b.n	80085a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008576:	4b24      	ldr	r3, [pc, #144]	@ (8008608 <HAL_RCC_OscConfig+0x244>)
 8008578:	2200      	movs	r2, #0
 800857a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800857c:	f7fb fa1c 	bl	80039b8 <HAL_GetTick>
 8008580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008582:	e008      	b.n	8008596 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008584:	f7fb fa18 	bl	80039b8 <HAL_GetTick>
 8008588:	4602      	mov	r2, r0
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	2b02      	cmp	r3, #2
 8008590:	d901      	bls.n	8008596 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008592:	2303      	movs	r3, #3
 8008594:	e187      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008596:	4b1b      	ldr	r3, [pc, #108]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 0302 	and.w	r3, r3, #2
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d1f0      	bne.n	8008584 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f003 0308 	and.w	r3, r3, #8
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d036      	beq.n	800861c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	695b      	ldr	r3, [r3, #20]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d016      	beq.n	80085e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80085b6:	4b15      	ldr	r3, [pc, #84]	@ (800860c <HAL_RCC_OscConfig+0x248>)
 80085b8:	2201      	movs	r2, #1
 80085ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085bc:	f7fb f9fc 	bl	80039b8 <HAL_GetTick>
 80085c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80085c2:	e008      	b.n	80085d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085c4:	f7fb f9f8 	bl	80039b8 <HAL_GetTick>
 80085c8:	4602      	mov	r2, r0
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	2b02      	cmp	r3, #2
 80085d0:	d901      	bls.n	80085d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80085d2:	2303      	movs	r3, #3
 80085d4:	e167      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80085d6:	4b0b      	ldr	r3, [pc, #44]	@ (8008604 <HAL_RCC_OscConfig+0x240>)
 80085d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085da:	f003 0302 	and.w	r3, r3, #2
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d0f0      	beq.n	80085c4 <HAL_RCC_OscConfig+0x200>
 80085e2:	e01b      	b.n	800861c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80085e4:	4b09      	ldr	r3, [pc, #36]	@ (800860c <HAL_RCC_OscConfig+0x248>)
 80085e6:	2200      	movs	r2, #0
 80085e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80085ea:	f7fb f9e5 	bl	80039b8 <HAL_GetTick>
 80085ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80085f0:	e00e      	b.n	8008610 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085f2:	f7fb f9e1 	bl	80039b8 <HAL_GetTick>
 80085f6:	4602      	mov	r2, r0
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	1ad3      	subs	r3, r2, r3
 80085fc:	2b02      	cmp	r3, #2
 80085fe:	d907      	bls.n	8008610 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008600:	2303      	movs	r3, #3
 8008602:	e150      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
 8008604:	40023800 	.word	0x40023800
 8008608:	42470000 	.word	0x42470000
 800860c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008610:	4b88      	ldr	r3, [pc, #544]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 8008612:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008614:	f003 0302 	and.w	r3, r3, #2
 8008618:	2b00      	cmp	r3, #0
 800861a:	d1ea      	bne.n	80085f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f003 0304 	and.w	r3, r3, #4
 8008624:	2b00      	cmp	r3, #0
 8008626:	f000 8097 	beq.w	8008758 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800862a:	2300      	movs	r3, #0
 800862c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800862e:	4b81      	ldr	r3, [pc, #516]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 8008630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008636:	2b00      	cmp	r3, #0
 8008638:	d10f      	bne.n	800865a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800863a:	2300      	movs	r3, #0
 800863c:	60bb      	str	r3, [r7, #8]
 800863e:	4b7d      	ldr	r3, [pc, #500]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 8008640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008642:	4a7c      	ldr	r2, [pc, #496]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 8008644:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008648:	6413      	str	r3, [r2, #64]	@ 0x40
 800864a:	4b7a      	ldr	r3, [pc, #488]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 800864c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800864e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008652:	60bb      	str	r3, [r7, #8]
 8008654:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008656:	2301      	movs	r3, #1
 8008658:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800865a:	4b77      	ldr	r3, [pc, #476]	@ (8008838 <HAL_RCC_OscConfig+0x474>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008662:	2b00      	cmp	r3, #0
 8008664:	d118      	bne.n	8008698 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008666:	4b74      	ldr	r3, [pc, #464]	@ (8008838 <HAL_RCC_OscConfig+0x474>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a73      	ldr	r2, [pc, #460]	@ (8008838 <HAL_RCC_OscConfig+0x474>)
 800866c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008670:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008672:	f7fb f9a1 	bl	80039b8 <HAL_GetTick>
 8008676:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008678:	e008      	b.n	800868c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800867a:	f7fb f99d 	bl	80039b8 <HAL_GetTick>
 800867e:	4602      	mov	r2, r0
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	1ad3      	subs	r3, r2, r3
 8008684:	2b02      	cmp	r3, #2
 8008686:	d901      	bls.n	800868c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008688:	2303      	movs	r3, #3
 800868a:	e10c      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800868c:	4b6a      	ldr	r3, [pc, #424]	@ (8008838 <HAL_RCC_OscConfig+0x474>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008694:	2b00      	cmp	r3, #0
 8008696:	d0f0      	beq.n	800867a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	689b      	ldr	r3, [r3, #8]
 800869c:	2b01      	cmp	r3, #1
 800869e:	d106      	bne.n	80086ae <HAL_RCC_OscConfig+0x2ea>
 80086a0:	4b64      	ldr	r3, [pc, #400]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80086a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086a4:	4a63      	ldr	r2, [pc, #396]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80086a6:	f043 0301 	orr.w	r3, r3, #1
 80086aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80086ac:	e01c      	b.n	80086e8 <HAL_RCC_OscConfig+0x324>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	2b05      	cmp	r3, #5
 80086b4:	d10c      	bne.n	80086d0 <HAL_RCC_OscConfig+0x30c>
 80086b6:	4b5f      	ldr	r3, [pc, #380]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80086b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086ba:	4a5e      	ldr	r2, [pc, #376]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80086bc:	f043 0304 	orr.w	r3, r3, #4
 80086c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80086c2:	4b5c      	ldr	r3, [pc, #368]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80086c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086c6:	4a5b      	ldr	r2, [pc, #364]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80086c8:	f043 0301 	orr.w	r3, r3, #1
 80086cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80086ce:	e00b      	b.n	80086e8 <HAL_RCC_OscConfig+0x324>
 80086d0:	4b58      	ldr	r3, [pc, #352]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80086d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086d4:	4a57      	ldr	r2, [pc, #348]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80086d6:	f023 0301 	bic.w	r3, r3, #1
 80086da:	6713      	str	r3, [r2, #112]	@ 0x70
 80086dc:	4b55      	ldr	r3, [pc, #340]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80086de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086e0:	4a54      	ldr	r2, [pc, #336]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80086e2:	f023 0304 	bic.w	r3, r3, #4
 80086e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d015      	beq.n	800871c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086f0:	f7fb f962 	bl	80039b8 <HAL_GetTick>
 80086f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086f6:	e00a      	b.n	800870e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086f8:	f7fb f95e 	bl	80039b8 <HAL_GetTick>
 80086fc:	4602      	mov	r2, r0
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	1ad3      	subs	r3, r2, r3
 8008702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008706:	4293      	cmp	r3, r2
 8008708:	d901      	bls.n	800870e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800870a:	2303      	movs	r3, #3
 800870c:	e0cb      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800870e:	4b49      	ldr	r3, [pc, #292]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 8008710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008712:	f003 0302 	and.w	r3, r3, #2
 8008716:	2b00      	cmp	r3, #0
 8008718:	d0ee      	beq.n	80086f8 <HAL_RCC_OscConfig+0x334>
 800871a:	e014      	b.n	8008746 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800871c:	f7fb f94c 	bl	80039b8 <HAL_GetTick>
 8008720:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008722:	e00a      	b.n	800873a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008724:	f7fb f948 	bl	80039b8 <HAL_GetTick>
 8008728:	4602      	mov	r2, r0
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	1ad3      	subs	r3, r2, r3
 800872e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008732:	4293      	cmp	r3, r2
 8008734:	d901      	bls.n	800873a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008736:	2303      	movs	r3, #3
 8008738:	e0b5      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800873a:	4b3e      	ldr	r3, [pc, #248]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 800873c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800873e:	f003 0302 	and.w	r3, r3, #2
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1ee      	bne.n	8008724 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008746:	7dfb      	ldrb	r3, [r7, #23]
 8008748:	2b01      	cmp	r3, #1
 800874a:	d105      	bne.n	8008758 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800874c:	4b39      	ldr	r3, [pc, #228]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 800874e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008750:	4a38      	ldr	r2, [pc, #224]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 8008752:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008756:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	699b      	ldr	r3, [r3, #24]
 800875c:	2b00      	cmp	r3, #0
 800875e:	f000 80a1 	beq.w	80088a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008762:	4b34      	ldr	r3, [pc, #208]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	f003 030c 	and.w	r3, r3, #12
 800876a:	2b08      	cmp	r3, #8
 800876c:	d05c      	beq.n	8008828 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	699b      	ldr	r3, [r3, #24]
 8008772:	2b02      	cmp	r3, #2
 8008774:	d141      	bne.n	80087fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008776:	4b31      	ldr	r3, [pc, #196]	@ (800883c <HAL_RCC_OscConfig+0x478>)
 8008778:	2200      	movs	r2, #0
 800877a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800877c:	f7fb f91c 	bl	80039b8 <HAL_GetTick>
 8008780:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008782:	e008      	b.n	8008796 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008784:	f7fb f918 	bl	80039b8 <HAL_GetTick>
 8008788:	4602      	mov	r2, r0
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	1ad3      	subs	r3, r2, r3
 800878e:	2b02      	cmp	r3, #2
 8008790:	d901      	bls.n	8008796 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008792:	2303      	movs	r3, #3
 8008794:	e087      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008796:	4b27      	ldr	r3, [pc, #156]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d1f0      	bne.n	8008784 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	69da      	ldr	r2, [r3, #28]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a1b      	ldr	r3, [r3, #32]
 80087aa:	431a      	orrs	r2, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b0:	019b      	lsls	r3, r3, #6
 80087b2:	431a      	orrs	r2, r3
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b8:	085b      	lsrs	r3, r3, #1
 80087ba:	3b01      	subs	r3, #1
 80087bc:	041b      	lsls	r3, r3, #16
 80087be:	431a      	orrs	r2, r3
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087c4:	061b      	lsls	r3, r3, #24
 80087c6:	491b      	ldr	r1, [pc, #108]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80087c8:	4313      	orrs	r3, r2
 80087ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80087cc:	4b1b      	ldr	r3, [pc, #108]	@ (800883c <HAL_RCC_OscConfig+0x478>)
 80087ce:	2201      	movs	r2, #1
 80087d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087d2:	f7fb f8f1 	bl	80039b8 <HAL_GetTick>
 80087d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087d8:	e008      	b.n	80087ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80087da:	f7fb f8ed 	bl	80039b8 <HAL_GetTick>
 80087de:	4602      	mov	r2, r0
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	1ad3      	subs	r3, r2, r3
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	d901      	bls.n	80087ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80087e8:	2303      	movs	r3, #3
 80087ea:	e05c      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087ec:	4b11      	ldr	r3, [pc, #68]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d0f0      	beq.n	80087da <HAL_RCC_OscConfig+0x416>
 80087f8:	e054      	b.n	80088a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80087fa:	4b10      	ldr	r3, [pc, #64]	@ (800883c <HAL_RCC_OscConfig+0x478>)
 80087fc:	2200      	movs	r2, #0
 80087fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008800:	f7fb f8da 	bl	80039b8 <HAL_GetTick>
 8008804:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008806:	e008      	b.n	800881a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008808:	f7fb f8d6 	bl	80039b8 <HAL_GetTick>
 800880c:	4602      	mov	r2, r0
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	1ad3      	subs	r3, r2, r3
 8008812:	2b02      	cmp	r3, #2
 8008814:	d901      	bls.n	800881a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008816:	2303      	movs	r3, #3
 8008818:	e045      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800881a:	4b06      	ldr	r3, [pc, #24]	@ (8008834 <HAL_RCC_OscConfig+0x470>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1f0      	bne.n	8008808 <HAL_RCC_OscConfig+0x444>
 8008826:	e03d      	b.n	80088a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	699b      	ldr	r3, [r3, #24]
 800882c:	2b01      	cmp	r3, #1
 800882e:	d107      	bne.n	8008840 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008830:	2301      	movs	r3, #1
 8008832:	e038      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
 8008834:	40023800 	.word	0x40023800
 8008838:	40007000 	.word	0x40007000
 800883c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008840:	4b1b      	ldr	r3, [pc, #108]	@ (80088b0 <HAL_RCC_OscConfig+0x4ec>)
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	2b01      	cmp	r3, #1
 800884c:	d028      	beq.n	80088a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008858:	429a      	cmp	r2, r3
 800885a:	d121      	bne.n	80088a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008866:	429a      	cmp	r2, r3
 8008868:	d11a      	bne.n	80088a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800886a:	68fa      	ldr	r2, [r7, #12]
 800886c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008870:	4013      	ands	r3, r2
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008876:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008878:	4293      	cmp	r3, r2
 800887a:	d111      	bne.n	80088a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008886:	085b      	lsrs	r3, r3, #1
 8008888:	3b01      	subs	r3, #1
 800888a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800888c:	429a      	cmp	r2, r3
 800888e:	d107      	bne.n	80088a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800889a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800889c:	429a      	cmp	r2, r3
 800889e:	d001      	beq.n	80088a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80088a0:	2301      	movs	r3, #1
 80088a2:	e000      	b.n	80088a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80088a4:	2300      	movs	r3, #0
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	3718      	adds	r7, #24
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	bf00      	nop
 80088b0:	40023800 	.word	0x40023800

080088b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d101      	bne.n	80088c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80088c4:	2301      	movs	r3, #1
 80088c6:	e0cc      	b.n	8008a62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80088c8:	4b68      	ldr	r3, [pc, #416]	@ (8008a6c <HAL_RCC_ClockConfig+0x1b8>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f003 0307 	and.w	r3, r3, #7
 80088d0:	683a      	ldr	r2, [r7, #0]
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d90c      	bls.n	80088f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088d6:	4b65      	ldr	r3, [pc, #404]	@ (8008a6c <HAL_RCC_ClockConfig+0x1b8>)
 80088d8:	683a      	ldr	r2, [r7, #0]
 80088da:	b2d2      	uxtb	r2, r2
 80088dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088de:	4b63      	ldr	r3, [pc, #396]	@ (8008a6c <HAL_RCC_ClockConfig+0x1b8>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f003 0307 	and.w	r3, r3, #7
 80088e6:	683a      	ldr	r2, [r7, #0]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d001      	beq.n	80088f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80088ec:	2301      	movs	r3, #1
 80088ee:	e0b8      	b.n	8008a62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 0302 	and.w	r3, r3, #2
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d020      	beq.n	800893e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0304 	and.w	r3, r3, #4
 8008904:	2b00      	cmp	r3, #0
 8008906:	d005      	beq.n	8008914 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008908:	4b59      	ldr	r3, [pc, #356]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	4a58      	ldr	r2, [pc, #352]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 800890e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008912:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f003 0308 	and.w	r3, r3, #8
 800891c:	2b00      	cmp	r3, #0
 800891e:	d005      	beq.n	800892c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008920:	4b53      	ldr	r3, [pc, #332]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	4a52      	ldr	r2, [pc, #328]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008926:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800892a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800892c:	4b50      	ldr	r3, [pc, #320]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	494d      	ldr	r1, [pc, #308]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 800893a:	4313      	orrs	r3, r2
 800893c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f003 0301 	and.w	r3, r3, #1
 8008946:	2b00      	cmp	r3, #0
 8008948:	d044      	beq.n	80089d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	2b01      	cmp	r3, #1
 8008950:	d107      	bne.n	8008962 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008952:	4b47      	ldr	r3, [pc, #284]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800895a:	2b00      	cmp	r3, #0
 800895c:	d119      	bne.n	8008992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800895e:	2301      	movs	r3, #1
 8008960:	e07f      	b.n	8008a62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	685b      	ldr	r3, [r3, #4]
 8008966:	2b02      	cmp	r3, #2
 8008968:	d003      	beq.n	8008972 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800896e:	2b03      	cmp	r3, #3
 8008970:	d107      	bne.n	8008982 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008972:	4b3f      	ldr	r3, [pc, #252]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800897a:	2b00      	cmp	r3, #0
 800897c:	d109      	bne.n	8008992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800897e:	2301      	movs	r3, #1
 8008980:	e06f      	b.n	8008a62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008982:	4b3b      	ldr	r3, [pc, #236]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f003 0302 	and.w	r3, r3, #2
 800898a:	2b00      	cmp	r3, #0
 800898c:	d101      	bne.n	8008992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	e067      	b.n	8008a62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008992:	4b37      	ldr	r3, [pc, #220]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	f023 0203 	bic.w	r2, r3, #3
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	4934      	ldr	r1, [pc, #208]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 80089a0:	4313      	orrs	r3, r2
 80089a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80089a4:	f7fb f808 	bl	80039b8 <HAL_GetTick>
 80089a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089aa:	e00a      	b.n	80089c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089ac:	f7fb f804 	bl	80039b8 <HAL_GetTick>
 80089b0:	4602      	mov	r2, r0
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	1ad3      	subs	r3, r2, r3
 80089b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d901      	bls.n	80089c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80089be:	2303      	movs	r3, #3
 80089c0:	e04f      	b.n	8008a62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089c2:	4b2b      	ldr	r3, [pc, #172]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	f003 020c 	and.w	r2, r3, #12
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	009b      	lsls	r3, r3, #2
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d1eb      	bne.n	80089ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80089d4:	4b25      	ldr	r3, [pc, #148]	@ (8008a6c <HAL_RCC_ClockConfig+0x1b8>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f003 0307 	and.w	r3, r3, #7
 80089dc:	683a      	ldr	r2, [r7, #0]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d20c      	bcs.n	80089fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089e2:	4b22      	ldr	r3, [pc, #136]	@ (8008a6c <HAL_RCC_ClockConfig+0x1b8>)
 80089e4:	683a      	ldr	r2, [r7, #0]
 80089e6:	b2d2      	uxtb	r2, r2
 80089e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80089ea:	4b20      	ldr	r3, [pc, #128]	@ (8008a6c <HAL_RCC_ClockConfig+0x1b8>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f003 0307 	and.w	r3, r3, #7
 80089f2:	683a      	ldr	r2, [r7, #0]
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d001      	beq.n	80089fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80089f8:	2301      	movs	r3, #1
 80089fa:	e032      	b.n	8008a62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f003 0304 	and.w	r3, r3, #4
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d008      	beq.n	8008a1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008a08:	4b19      	ldr	r3, [pc, #100]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008a0a:	689b      	ldr	r3, [r3, #8]
 8008a0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	4916      	ldr	r1, [pc, #88]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008a16:	4313      	orrs	r3, r2
 8008a18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f003 0308 	and.w	r3, r3, #8
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d009      	beq.n	8008a3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008a26:	4b12      	ldr	r3, [pc, #72]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	00db      	lsls	r3, r3, #3
 8008a34:	490e      	ldr	r1, [pc, #56]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008a36:	4313      	orrs	r3, r2
 8008a38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008a3a:	f000 f821 	bl	8008a80 <HAL_RCC_GetSysClockFreq>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	4b0b      	ldr	r3, [pc, #44]	@ (8008a70 <HAL_RCC_ClockConfig+0x1bc>)
 8008a42:	689b      	ldr	r3, [r3, #8]
 8008a44:	091b      	lsrs	r3, r3, #4
 8008a46:	f003 030f 	and.w	r3, r3, #15
 8008a4a:	490a      	ldr	r1, [pc, #40]	@ (8008a74 <HAL_RCC_ClockConfig+0x1c0>)
 8008a4c:	5ccb      	ldrb	r3, [r1, r3]
 8008a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a52:	4a09      	ldr	r2, [pc, #36]	@ (8008a78 <HAL_RCC_ClockConfig+0x1c4>)
 8008a54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008a56:	4b09      	ldr	r3, [pc, #36]	@ (8008a7c <HAL_RCC_ClockConfig+0x1c8>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f7fa ff68 	bl	8003930 <HAL_InitTick>

  return HAL_OK;
 8008a60:	2300      	movs	r3, #0
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3710      	adds	r7, #16
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	40023c00 	.word	0x40023c00
 8008a70:	40023800 	.word	0x40023800
 8008a74:	0800f19c 	.word	0x0800f19c
 8008a78:	20000004 	.word	0x20000004
 8008a7c:	20000008 	.word	0x20000008

08008a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a84:	b094      	sub	sp, #80	@ 0x50
 8008a86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8008a90:	2300      	movs	r3, #0
 8008a92:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8008a94:	2300      	movs	r3, #0
 8008a96:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008a98:	4b79      	ldr	r3, [pc, #484]	@ (8008c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	f003 030c 	and.w	r3, r3, #12
 8008aa0:	2b08      	cmp	r3, #8
 8008aa2:	d00d      	beq.n	8008ac0 <HAL_RCC_GetSysClockFreq+0x40>
 8008aa4:	2b08      	cmp	r3, #8
 8008aa6:	f200 80e1 	bhi.w	8008c6c <HAL_RCC_GetSysClockFreq+0x1ec>
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d002      	beq.n	8008ab4 <HAL_RCC_GetSysClockFreq+0x34>
 8008aae:	2b04      	cmp	r3, #4
 8008ab0:	d003      	beq.n	8008aba <HAL_RCC_GetSysClockFreq+0x3a>
 8008ab2:	e0db      	b.n	8008c6c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008ab4:	4b73      	ldr	r3, [pc, #460]	@ (8008c84 <HAL_RCC_GetSysClockFreq+0x204>)
 8008ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008ab8:	e0db      	b.n	8008c72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008aba:	4b73      	ldr	r3, [pc, #460]	@ (8008c88 <HAL_RCC_GetSysClockFreq+0x208>)
 8008abc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008abe:	e0d8      	b.n	8008c72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008ac0:	4b6f      	ldr	r3, [pc, #444]	@ (8008c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ac8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008aca:	4b6d      	ldr	r3, [pc, #436]	@ (8008c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d063      	beq.n	8008b9e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008ad6:	4b6a      	ldr	r3, [pc, #424]	@ (8008c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	099b      	lsrs	r3, r3, #6
 8008adc:	2200      	movs	r2, #0
 8008ade:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008ae0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ae8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008aea:	2300      	movs	r3, #0
 8008aec:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008af2:	4622      	mov	r2, r4
 8008af4:	462b      	mov	r3, r5
 8008af6:	f04f 0000 	mov.w	r0, #0
 8008afa:	f04f 0100 	mov.w	r1, #0
 8008afe:	0159      	lsls	r1, r3, #5
 8008b00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008b04:	0150      	lsls	r0, r2, #5
 8008b06:	4602      	mov	r2, r0
 8008b08:	460b      	mov	r3, r1
 8008b0a:	4621      	mov	r1, r4
 8008b0c:	1a51      	subs	r1, r2, r1
 8008b0e:	6139      	str	r1, [r7, #16]
 8008b10:	4629      	mov	r1, r5
 8008b12:	eb63 0301 	sbc.w	r3, r3, r1
 8008b16:	617b      	str	r3, [r7, #20]
 8008b18:	f04f 0200 	mov.w	r2, #0
 8008b1c:	f04f 0300 	mov.w	r3, #0
 8008b20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008b24:	4659      	mov	r1, fp
 8008b26:	018b      	lsls	r3, r1, #6
 8008b28:	4651      	mov	r1, sl
 8008b2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008b2e:	4651      	mov	r1, sl
 8008b30:	018a      	lsls	r2, r1, #6
 8008b32:	4651      	mov	r1, sl
 8008b34:	ebb2 0801 	subs.w	r8, r2, r1
 8008b38:	4659      	mov	r1, fp
 8008b3a:	eb63 0901 	sbc.w	r9, r3, r1
 8008b3e:	f04f 0200 	mov.w	r2, #0
 8008b42:	f04f 0300 	mov.w	r3, #0
 8008b46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b52:	4690      	mov	r8, r2
 8008b54:	4699      	mov	r9, r3
 8008b56:	4623      	mov	r3, r4
 8008b58:	eb18 0303 	adds.w	r3, r8, r3
 8008b5c:	60bb      	str	r3, [r7, #8]
 8008b5e:	462b      	mov	r3, r5
 8008b60:	eb49 0303 	adc.w	r3, r9, r3
 8008b64:	60fb      	str	r3, [r7, #12]
 8008b66:	f04f 0200 	mov.w	r2, #0
 8008b6a:	f04f 0300 	mov.w	r3, #0
 8008b6e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008b72:	4629      	mov	r1, r5
 8008b74:	024b      	lsls	r3, r1, #9
 8008b76:	4621      	mov	r1, r4
 8008b78:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008b7c:	4621      	mov	r1, r4
 8008b7e:	024a      	lsls	r2, r1, #9
 8008b80:	4610      	mov	r0, r2
 8008b82:	4619      	mov	r1, r3
 8008b84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b86:	2200      	movs	r2, #0
 8008b88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008b90:	f7f7 feb0 	bl	80008f4 <__aeabi_uldivmod>
 8008b94:	4602      	mov	r2, r0
 8008b96:	460b      	mov	r3, r1
 8008b98:	4613      	mov	r3, r2
 8008b9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b9c:	e058      	b.n	8008c50 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b9e:	4b38      	ldr	r3, [pc, #224]	@ (8008c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	099b      	lsrs	r3, r3, #6
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	4611      	mov	r1, r2
 8008baa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008bae:	623b      	str	r3, [r7, #32]
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bb4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008bb8:	4642      	mov	r2, r8
 8008bba:	464b      	mov	r3, r9
 8008bbc:	f04f 0000 	mov.w	r0, #0
 8008bc0:	f04f 0100 	mov.w	r1, #0
 8008bc4:	0159      	lsls	r1, r3, #5
 8008bc6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008bca:	0150      	lsls	r0, r2, #5
 8008bcc:	4602      	mov	r2, r0
 8008bce:	460b      	mov	r3, r1
 8008bd0:	4641      	mov	r1, r8
 8008bd2:	ebb2 0a01 	subs.w	sl, r2, r1
 8008bd6:	4649      	mov	r1, r9
 8008bd8:	eb63 0b01 	sbc.w	fp, r3, r1
 8008bdc:	f04f 0200 	mov.w	r2, #0
 8008be0:	f04f 0300 	mov.w	r3, #0
 8008be4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008be8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008bec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008bf0:	ebb2 040a 	subs.w	r4, r2, sl
 8008bf4:	eb63 050b 	sbc.w	r5, r3, fp
 8008bf8:	f04f 0200 	mov.w	r2, #0
 8008bfc:	f04f 0300 	mov.w	r3, #0
 8008c00:	00eb      	lsls	r3, r5, #3
 8008c02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008c06:	00e2      	lsls	r2, r4, #3
 8008c08:	4614      	mov	r4, r2
 8008c0a:	461d      	mov	r5, r3
 8008c0c:	4643      	mov	r3, r8
 8008c0e:	18e3      	adds	r3, r4, r3
 8008c10:	603b      	str	r3, [r7, #0]
 8008c12:	464b      	mov	r3, r9
 8008c14:	eb45 0303 	adc.w	r3, r5, r3
 8008c18:	607b      	str	r3, [r7, #4]
 8008c1a:	f04f 0200 	mov.w	r2, #0
 8008c1e:	f04f 0300 	mov.w	r3, #0
 8008c22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008c26:	4629      	mov	r1, r5
 8008c28:	028b      	lsls	r3, r1, #10
 8008c2a:	4621      	mov	r1, r4
 8008c2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008c30:	4621      	mov	r1, r4
 8008c32:	028a      	lsls	r2, r1, #10
 8008c34:	4610      	mov	r0, r2
 8008c36:	4619      	mov	r1, r3
 8008c38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	61bb      	str	r3, [r7, #24]
 8008c3e:	61fa      	str	r2, [r7, #28]
 8008c40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c44:	f7f7 fe56 	bl	80008f4 <__aeabi_uldivmod>
 8008c48:	4602      	mov	r2, r0
 8008c4a:	460b      	mov	r3, r1
 8008c4c:	4613      	mov	r3, r2
 8008c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008c50:	4b0b      	ldr	r3, [pc, #44]	@ (8008c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	0c1b      	lsrs	r3, r3, #16
 8008c56:	f003 0303 	and.w	r3, r3, #3
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	005b      	lsls	r3, r3, #1
 8008c5e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008c60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c68:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008c6a:	e002      	b.n	8008c72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008c6c:	4b05      	ldr	r3, [pc, #20]	@ (8008c84 <HAL_RCC_GetSysClockFreq+0x204>)
 8008c6e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008c70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008c72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3750      	adds	r7, #80	@ 0x50
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008c7e:	bf00      	nop
 8008c80:	40023800 	.word	0x40023800
 8008c84:	00f42400 	.word	0x00f42400
 8008c88:	007a1200 	.word	0x007a1200

08008c8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008c90:	4b03      	ldr	r3, [pc, #12]	@ (8008ca0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008c92:	681b      	ldr	r3, [r3, #0]
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr
 8008c9e:	bf00      	nop
 8008ca0:	20000004 	.word	0x20000004

08008ca4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008ca8:	f7ff fff0 	bl	8008c8c <HAL_RCC_GetHCLKFreq>
 8008cac:	4602      	mov	r2, r0
 8008cae:	4b05      	ldr	r3, [pc, #20]	@ (8008cc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	0a9b      	lsrs	r3, r3, #10
 8008cb4:	f003 0307 	and.w	r3, r3, #7
 8008cb8:	4903      	ldr	r1, [pc, #12]	@ (8008cc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008cba:	5ccb      	ldrb	r3, [r1, r3]
 8008cbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	bd80      	pop	{r7, pc}
 8008cc4:	40023800 	.word	0x40023800
 8008cc8:	0800f1ac 	.word	0x0800f1ac

08008ccc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b086      	sub	sp, #24
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f003 0301 	and.w	r3, r3, #1
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d105      	bne.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d035      	beq.n	8008d60 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008cf4:	4b62      	ldr	r3, [pc, #392]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008cfa:	f7fa fe5d 	bl	80039b8 <HAL_GetTick>
 8008cfe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008d00:	e008      	b.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008d02:	f7fa fe59 	bl	80039b8 <HAL_GetTick>
 8008d06:	4602      	mov	r2, r0
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	1ad3      	subs	r3, r2, r3
 8008d0c:	2b02      	cmp	r3, #2
 8008d0e:	d901      	bls.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008d10:	2303      	movs	r3, #3
 8008d12:	e0b0      	b.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008d14:	4b5b      	ldr	r3, [pc, #364]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d1f0      	bne.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	019a      	lsls	r2, r3, #6
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	071b      	lsls	r3, r3, #28
 8008d2c:	4955      	ldr	r1, [pc, #340]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008d34:	4b52      	ldr	r3, [pc, #328]	@ (8008e80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008d36:	2201      	movs	r2, #1
 8008d38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008d3a:	f7fa fe3d 	bl	80039b8 <HAL_GetTick>
 8008d3e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008d40:	e008      	b.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008d42:	f7fa fe39 	bl	80039b8 <HAL_GetTick>
 8008d46:	4602      	mov	r2, r0
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	1ad3      	subs	r3, r2, r3
 8008d4c:	2b02      	cmp	r3, #2
 8008d4e:	d901      	bls.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008d50:	2303      	movs	r3, #3
 8008d52:	e090      	b.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008d54:	4b4b      	ldr	r3, [pc, #300]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d0f0      	beq.n	8008d42 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f003 0302 	and.w	r3, r3, #2
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f000 8083 	beq.w	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008d6e:	2300      	movs	r3, #0
 8008d70:	60fb      	str	r3, [r7, #12]
 8008d72:	4b44      	ldr	r3, [pc, #272]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d76:	4a43      	ldr	r2, [pc, #268]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8008d7e:	4b41      	ldr	r3, [pc, #260]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d86:	60fb      	str	r3, [r7, #12]
 8008d88:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008d8a:	4b3f      	ldr	r3, [pc, #252]	@ (8008e88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a3e      	ldr	r2, [pc, #248]	@ (8008e88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008d90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d94:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d96:	f7fa fe0f 	bl	80039b8 <HAL_GetTick>
 8008d9a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008d9c:	e008      	b.n	8008db0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d9e:	f7fa fe0b 	bl	80039b8 <HAL_GetTick>
 8008da2:	4602      	mov	r2, r0
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	1ad3      	subs	r3, r2, r3
 8008da8:	2b02      	cmp	r3, #2
 8008daa:	d901      	bls.n	8008db0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8008dac:	2303      	movs	r3, #3
 8008dae:	e062      	b.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008db0:	4b35      	ldr	r3, [pc, #212]	@ (8008e88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d0f0      	beq.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008dbc:	4b31      	ldr	r3, [pc, #196]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008dbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dc0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008dc4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d02f      	beq.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	68db      	ldr	r3, [r3, #12]
 8008dd0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008dd4:	693a      	ldr	r2, [r7, #16]
 8008dd6:	429a      	cmp	r2, r3
 8008dd8:	d028      	beq.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008dda:	4b2a      	ldr	r3, [pc, #168]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008de2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008de4:	4b29      	ldr	r3, [pc, #164]	@ (8008e8c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008de6:	2201      	movs	r2, #1
 8008de8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008dea:	4b28      	ldr	r3, [pc, #160]	@ (8008e8c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008dec:	2200      	movs	r2, #0
 8008dee:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008df0:	4a24      	ldr	r2, [pc, #144]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008df6:	4b23      	ldr	r3, [pc, #140]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dfa:	f003 0301 	and.w	r3, r3, #1
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	d114      	bne.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008e02:	f7fa fdd9 	bl	80039b8 <HAL_GetTick>
 8008e06:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008e08:	e00a      	b.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e0a:	f7fa fdd5 	bl	80039b8 <HAL_GetTick>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	1ad3      	subs	r3, r2, r3
 8008e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d901      	bls.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8008e1c:	2303      	movs	r3, #3
 8008e1e:	e02a      	b.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008e20:	4b18      	ldr	r3, [pc, #96]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e24:	f003 0302 	and.w	r3, r3, #2
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d0ee      	beq.n	8008e0a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e38:	d10d      	bne.n	8008e56 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8008e3a:	4b12      	ldr	r3, [pc, #72]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	68db      	ldr	r3, [r3, #12]
 8008e46:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e4e:	490d      	ldr	r1, [pc, #52]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008e50:	4313      	orrs	r3, r2
 8008e52:	608b      	str	r3, [r1, #8]
 8008e54:	e005      	b.n	8008e62 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008e56:	4b0b      	ldr	r3, [pc, #44]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008e5c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008e60:	6093      	str	r3, [r2, #8]
 8008e62:	4b08      	ldr	r3, [pc, #32]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008e64:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	68db      	ldr	r3, [r3, #12]
 8008e6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008e6e:	4905      	ldr	r1, [pc, #20]	@ (8008e84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008e70:	4313      	orrs	r3, r2
 8008e72:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3718      	adds	r7, #24
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	bf00      	nop
 8008e80:	42470068 	.word	0x42470068
 8008e84:	40023800 	.word	0x40023800
 8008e88:	40007000 	.word	0x40007000
 8008e8c:	42470e40 	.word	0x42470e40

08008e90 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b087      	sub	sp, #28
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8008e98:	2300      	movs	r3, #0
 8008e9a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2b01      	cmp	r3, #1
 8008eac:	d13f      	bne.n	8008f2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8008eae:	4b24      	ldr	r3, [pc, #144]	@ (8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008eb0:	689b      	ldr	r3, [r3, #8]
 8008eb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008eb6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d006      	beq.n	8008ecc <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ec4:	d12f      	bne.n	8008f26 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8008ec6:	4b1f      	ldr	r3, [pc, #124]	@ (8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008ec8:	617b      	str	r3, [r7, #20]
          break;
 8008eca:	e02f      	b.n	8008f2c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ed4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ed8:	d108      	bne.n	8008eec <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008eda:	4b19      	ldr	r3, [pc, #100]	@ (8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ee2:	4a19      	ldr	r2, [pc, #100]	@ (8008f48 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8008ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ee8:	613b      	str	r3, [r7, #16]
 8008eea:	e007      	b.n	8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008eec:	4b14      	ldr	r3, [pc, #80]	@ (8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ef4:	4a15      	ldr	r2, [pc, #84]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8008ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008efa:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008efc:	4b10      	ldr	r3, [pc, #64]	@ (8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f02:	099b      	lsrs	r3, r3, #6
 8008f04:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	fb02 f303 	mul.w	r3, r2, r3
 8008f0e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8008f10:	4b0b      	ldr	r3, [pc, #44]	@ (8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008f12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f16:	0f1b      	lsrs	r3, r3, #28
 8008f18:	f003 0307 	and.w	r3, r3, #7
 8008f1c:	68ba      	ldr	r2, [r7, #8]
 8008f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f22:	617b      	str	r3, [r7, #20]
          break;
 8008f24:	e002      	b.n	8008f2c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8008f26:	2300      	movs	r3, #0
 8008f28:	617b      	str	r3, [r7, #20]
          break;
 8008f2a:	bf00      	nop
        }
      }
      break;
 8008f2c:	e000      	b.n	8008f30 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8008f2e:	bf00      	nop
    }
  }
  return frequency;
 8008f30:	697b      	ldr	r3, [r7, #20]
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	371c      	adds	r7, #28
 8008f36:	46bd      	mov	sp, r7
 8008f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3c:	4770      	bx	lr
 8008f3e:	bf00      	nop
 8008f40:	40023800 	.word	0x40023800
 8008f44:	00bb8000 	.word	0x00bb8000
 8008f48:	007a1200 	.word	0x007a1200
 8008f4c:	00f42400 	.word	0x00f42400

08008f50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b082      	sub	sp, #8
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d101      	bne.n	8008f62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e07b      	b.n	800905a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d108      	bne.n	8008f7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f72:	d009      	beq.n	8008f88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2200      	movs	r2, #0
 8008f78:	61da      	str	r2, [r3, #28]
 8008f7a:	e005      	b.n	8008f88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008f94:	b2db      	uxtb	r3, r3
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d106      	bne.n	8008fa8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f7fa faca 	bl	800353c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2202      	movs	r2, #2
 8008fac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008fbe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008fd0:	431a      	orrs	r2, r3
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008fda:	431a      	orrs	r2, r3
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	691b      	ldr	r3, [r3, #16]
 8008fe0:	f003 0302 	and.w	r3, r3, #2
 8008fe4:	431a      	orrs	r2, r3
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	695b      	ldr	r3, [r3, #20]
 8008fea:	f003 0301 	and.w	r3, r3, #1
 8008fee:	431a      	orrs	r2, r3
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	699b      	ldr	r3, [r3, #24]
 8008ff4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ff8:	431a      	orrs	r2, r3
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	69db      	ldr	r3, [r3, #28]
 8008ffe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009002:	431a      	orrs	r2, r3
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6a1b      	ldr	r3, [r3, #32]
 8009008:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800900c:	ea42 0103 	orr.w	r1, r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009014:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	430a      	orrs	r2, r1
 800901e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	699b      	ldr	r3, [r3, #24]
 8009024:	0c1b      	lsrs	r3, r3, #16
 8009026:	f003 0104 	and.w	r1, r3, #4
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800902e:	f003 0210 	and.w	r2, r3, #16
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	430a      	orrs	r2, r1
 8009038:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	69da      	ldr	r2, [r3, #28]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009048:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2200      	movs	r2, #0
 800904e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	3708      	adds	r7, #8
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}

08009062 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009062:	b580      	push	{r7, lr}
 8009064:	b088      	sub	sp, #32
 8009066:	af00      	add	r7, sp, #0
 8009068:	60f8      	str	r0, [r7, #12]
 800906a:	60b9      	str	r1, [r7, #8]
 800906c:	603b      	str	r3, [r7, #0]
 800906e:	4613      	mov	r3, r2
 8009070:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009072:	f7fa fca1 	bl	80039b8 <HAL_GetTick>
 8009076:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009078:	88fb      	ldrh	r3, [r7, #6]
 800907a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009082:	b2db      	uxtb	r3, r3
 8009084:	2b01      	cmp	r3, #1
 8009086:	d001      	beq.n	800908c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009088:	2302      	movs	r3, #2
 800908a:	e12a      	b.n	80092e2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d002      	beq.n	8009098 <HAL_SPI_Transmit+0x36>
 8009092:	88fb      	ldrh	r3, [r7, #6]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d101      	bne.n	800909c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009098:	2301      	movs	r3, #1
 800909a:	e122      	b.n	80092e2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d101      	bne.n	80090aa <HAL_SPI_Transmit+0x48>
 80090a6:	2302      	movs	r3, #2
 80090a8:	e11b      	b.n	80092e2 <HAL_SPI_Transmit+0x280>
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2201      	movs	r2, #1
 80090ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2203      	movs	r2, #3
 80090b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	88fa      	ldrh	r2, [r7, #6]
 80090ca:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	88fa      	ldrh	r2, [r7, #6]
 80090d0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2200      	movs	r2, #0
 80090d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2200      	movs	r2, #0
 80090dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2200      	movs	r2, #0
 80090e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	2200      	movs	r2, #0
 80090e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2200      	movs	r2, #0
 80090ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090f8:	d10f      	bne.n	800911a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	681a      	ldr	r2, [r3, #0]
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009108:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	681a      	ldr	r2, [r3, #0]
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009118:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009124:	2b40      	cmp	r3, #64	@ 0x40
 8009126:	d007      	beq.n	8009138 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009136:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	68db      	ldr	r3, [r3, #12]
 800913c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009140:	d152      	bne.n	80091e8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	685b      	ldr	r3, [r3, #4]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d002      	beq.n	8009150 <HAL_SPI_Transmit+0xee>
 800914a:	8b7b      	ldrh	r3, [r7, #26]
 800914c:	2b01      	cmp	r3, #1
 800914e:	d145      	bne.n	80091dc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009154:	881a      	ldrh	r2, [r3, #0]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009160:	1c9a      	adds	r2, r3, #2
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800916a:	b29b      	uxth	r3, r3
 800916c:	3b01      	subs	r3, #1
 800916e:	b29a      	uxth	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009174:	e032      	b.n	80091dc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	689b      	ldr	r3, [r3, #8]
 800917c:	f003 0302 	and.w	r3, r3, #2
 8009180:	2b02      	cmp	r3, #2
 8009182:	d112      	bne.n	80091aa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009188:	881a      	ldrh	r2, [r3, #0]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009194:	1c9a      	adds	r2, r3, #2
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800919e:	b29b      	uxth	r3, r3
 80091a0:	3b01      	subs	r3, #1
 80091a2:	b29a      	uxth	r2, r3
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80091a8:	e018      	b.n	80091dc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091aa:	f7fa fc05 	bl	80039b8 <HAL_GetTick>
 80091ae:	4602      	mov	r2, r0
 80091b0:	69fb      	ldr	r3, [r7, #28]
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	683a      	ldr	r2, [r7, #0]
 80091b6:	429a      	cmp	r2, r3
 80091b8:	d803      	bhi.n	80091c2 <HAL_SPI_Transmit+0x160>
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091c0:	d102      	bne.n	80091c8 <HAL_SPI_Transmit+0x166>
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d109      	bne.n	80091dc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80091d8:	2303      	movs	r3, #3
 80091da:	e082      	b.n	80092e2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80091e0:	b29b      	uxth	r3, r3
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1c7      	bne.n	8009176 <HAL_SPI_Transmit+0x114>
 80091e6:	e053      	b.n	8009290 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d002      	beq.n	80091f6 <HAL_SPI_Transmit+0x194>
 80091f0:	8b7b      	ldrh	r3, [r7, #26]
 80091f2:	2b01      	cmp	r3, #1
 80091f4:	d147      	bne.n	8009286 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	330c      	adds	r3, #12
 8009200:	7812      	ldrb	r2, [r2, #0]
 8009202:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009208:	1c5a      	adds	r2, r3, #1
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009212:	b29b      	uxth	r3, r3
 8009214:	3b01      	subs	r3, #1
 8009216:	b29a      	uxth	r2, r3
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800921c:	e033      	b.n	8009286 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	f003 0302 	and.w	r3, r3, #2
 8009228:	2b02      	cmp	r3, #2
 800922a:	d113      	bne.n	8009254 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	330c      	adds	r3, #12
 8009236:	7812      	ldrb	r2, [r2, #0]
 8009238:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800923e:	1c5a      	adds	r2, r3, #1
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009248:	b29b      	uxth	r3, r3
 800924a:	3b01      	subs	r3, #1
 800924c:	b29a      	uxth	r2, r3
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009252:	e018      	b.n	8009286 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009254:	f7fa fbb0 	bl	80039b8 <HAL_GetTick>
 8009258:	4602      	mov	r2, r0
 800925a:	69fb      	ldr	r3, [r7, #28]
 800925c:	1ad3      	subs	r3, r2, r3
 800925e:	683a      	ldr	r2, [r7, #0]
 8009260:	429a      	cmp	r2, r3
 8009262:	d803      	bhi.n	800926c <HAL_SPI_Transmit+0x20a>
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800926a:	d102      	bne.n	8009272 <HAL_SPI_Transmit+0x210>
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d109      	bne.n	8009286 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2201      	movs	r2, #1
 8009276:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2200      	movs	r2, #0
 800927e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009282:	2303      	movs	r3, #3
 8009284:	e02d      	b.n	80092e2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800928a:	b29b      	uxth	r3, r3
 800928c:	2b00      	cmp	r3, #0
 800928e:	d1c6      	bne.n	800921e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009290:	69fa      	ldr	r2, [r7, #28]
 8009292:	6839      	ldr	r1, [r7, #0]
 8009294:	68f8      	ldr	r0, [r7, #12]
 8009296:	f000 f9cf 	bl	8009638 <SPI_EndRxTxTransaction>
 800929a:	4603      	mov	r3, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	d002      	beq.n	80092a6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2220      	movs	r2, #32
 80092a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d10a      	bne.n	80092c4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80092ae:	2300      	movs	r3, #0
 80092b0:	617b      	str	r3, [r7, #20]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	68db      	ldr	r3, [r3, #12]
 80092b8:	617b      	str	r3, [r7, #20]
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	617b      	str	r3, [r7, #20]
 80092c2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2201      	movs	r2, #1
 80092c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2200      	movs	r2, #0
 80092d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d001      	beq.n	80092e0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	e000      	b.n	80092e2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80092e0:	2300      	movs	r3, #0
  }
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3720      	adds	r7, #32
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
	...

080092ec <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b088      	sub	sp, #32
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	689b      	ldr	r3, [r3, #8]
 8009302:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009304:	69bb      	ldr	r3, [r7, #24]
 8009306:	099b      	lsrs	r3, r3, #6
 8009308:	f003 0301 	and.w	r3, r3, #1
 800930c:	2b00      	cmp	r3, #0
 800930e:	d10f      	bne.n	8009330 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009310:	69bb      	ldr	r3, [r7, #24]
 8009312:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009316:	2b00      	cmp	r3, #0
 8009318:	d00a      	beq.n	8009330 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800931a:	69fb      	ldr	r3, [r7, #28]
 800931c:	099b      	lsrs	r3, r3, #6
 800931e:	f003 0301 	and.w	r3, r3, #1
 8009322:	2b00      	cmp	r3, #0
 8009324:	d004      	beq.n	8009330 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	4798      	blx	r3
    return;
 800932e:	e0d7      	b.n	80094e0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009330:	69bb      	ldr	r3, [r7, #24]
 8009332:	085b      	lsrs	r3, r3, #1
 8009334:	f003 0301 	and.w	r3, r3, #1
 8009338:	2b00      	cmp	r3, #0
 800933a:	d00a      	beq.n	8009352 <HAL_SPI_IRQHandler+0x66>
 800933c:	69fb      	ldr	r3, [r7, #28]
 800933e:	09db      	lsrs	r3, r3, #7
 8009340:	f003 0301 	and.w	r3, r3, #1
 8009344:	2b00      	cmp	r3, #0
 8009346:	d004      	beq.n	8009352 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	4798      	blx	r3
    return;
 8009350:	e0c6      	b.n	80094e0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009352:	69bb      	ldr	r3, [r7, #24]
 8009354:	095b      	lsrs	r3, r3, #5
 8009356:	f003 0301 	and.w	r3, r3, #1
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10c      	bne.n	8009378 <HAL_SPI_IRQHandler+0x8c>
 800935e:	69bb      	ldr	r3, [r7, #24]
 8009360:	099b      	lsrs	r3, r3, #6
 8009362:	f003 0301 	and.w	r3, r3, #1
 8009366:	2b00      	cmp	r3, #0
 8009368:	d106      	bne.n	8009378 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800936a:	69bb      	ldr	r3, [r7, #24]
 800936c:	0a1b      	lsrs	r3, r3, #8
 800936e:	f003 0301 	and.w	r3, r3, #1
 8009372:	2b00      	cmp	r3, #0
 8009374:	f000 80b4 	beq.w	80094e0 <HAL_SPI_IRQHandler+0x1f4>
 8009378:	69fb      	ldr	r3, [r7, #28]
 800937a:	095b      	lsrs	r3, r3, #5
 800937c:	f003 0301 	and.w	r3, r3, #1
 8009380:	2b00      	cmp	r3, #0
 8009382:	f000 80ad 	beq.w	80094e0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009386:	69bb      	ldr	r3, [r7, #24]
 8009388:	099b      	lsrs	r3, r3, #6
 800938a:	f003 0301 	and.w	r3, r3, #1
 800938e:	2b00      	cmp	r3, #0
 8009390:	d023      	beq.n	80093da <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009398:	b2db      	uxtb	r3, r3
 800939a:	2b03      	cmp	r3, #3
 800939c:	d011      	beq.n	80093c2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093a2:	f043 0204 	orr.w	r2, r3, #4
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80093aa:	2300      	movs	r3, #0
 80093ac:	617b      	str	r3, [r7, #20]
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	68db      	ldr	r3, [r3, #12]
 80093b4:	617b      	str	r3, [r7, #20]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	617b      	str	r3, [r7, #20]
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	e00b      	b.n	80093da <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80093c2:	2300      	movs	r3, #0
 80093c4:	613b      	str	r3, [r7, #16]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68db      	ldr	r3, [r3, #12]
 80093cc:	613b      	str	r3, [r7, #16]
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	689b      	ldr	r3, [r3, #8]
 80093d4:	613b      	str	r3, [r7, #16]
 80093d6:	693b      	ldr	r3, [r7, #16]
        return;
 80093d8:	e082      	b.n	80094e0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80093da:	69bb      	ldr	r3, [r7, #24]
 80093dc:	095b      	lsrs	r3, r3, #5
 80093de:	f003 0301 	and.w	r3, r3, #1
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d014      	beq.n	8009410 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093ea:	f043 0201 	orr.w	r2, r3, #1
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80093f2:	2300      	movs	r3, #0
 80093f4:	60fb      	str	r3, [r7, #12]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	689b      	ldr	r3, [r3, #8]
 80093fc:	60fb      	str	r3, [r7, #12]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	681a      	ldr	r2, [r3, #0]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800940c:	601a      	str	r2, [r3, #0]
 800940e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009410:	69bb      	ldr	r3, [r7, #24]
 8009412:	0a1b      	lsrs	r3, r3, #8
 8009414:	f003 0301 	and.w	r3, r3, #1
 8009418:	2b00      	cmp	r3, #0
 800941a:	d00c      	beq.n	8009436 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009420:	f043 0208 	orr.w	r2, r3, #8
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009428:	2300      	movs	r3, #0
 800942a:	60bb      	str	r3, [r7, #8]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	60bb      	str	r3, [r7, #8]
 8009434:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800943a:	2b00      	cmp	r3, #0
 800943c:	d04f      	beq.n	80094de <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	685a      	ldr	r2, [r3, #4]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800944c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2201      	movs	r2, #1
 8009452:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009456:	69fb      	ldr	r3, [r7, #28]
 8009458:	f003 0302 	and.w	r3, r3, #2
 800945c:	2b00      	cmp	r3, #0
 800945e:	d104      	bne.n	800946a <HAL_SPI_IRQHandler+0x17e>
 8009460:	69fb      	ldr	r3, [r7, #28]
 8009462:	f003 0301 	and.w	r3, r3, #1
 8009466:	2b00      	cmp	r3, #0
 8009468:	d034      	beq.n	80094d4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	685a      	ldr	r2, [r3, #4]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f022 0203 	bic.w	r2, r2, #3
 8009478:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800947e:	2b00      	cmp	r3, #0
 8009480:	d011      	beq.n	80094a6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009486:	4a18      	ldr	r2, [pc, #96]	@ (80094e8 <HAL_SPI_IRQHandler+0x1fc>)
 8009488:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800948e:	4618      	mov	r0, r3
 8009490:	f7fa fc82 	bl	8003d98 <HAL_DMA_Abort_IT>
 8009494:	4603      	mov	r3, r0
 8009496:	2b00      	cmp	r3, #0
 8009498:	d005      	beq.n	80094a6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800949e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d016      	beq.n	80094dc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094b2:	4a0d      	ldr	r2, [pc, #52]	@ (80094e8 <HAL_SPI_IRQHandler+0x1fc>)
 80094b4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094ba:	4618      	mov	r0, r3
 80094bc:	f7fa fc6c 	bl	8003d98 <HAL_DMA_Abort_IT>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d00a      	beq.n	80094dc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80094d2:	e003      	b.n	80094dc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f000 f809 	bl	80094ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80094da:	e000      	b.n	80094de <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80094dc:	bf00      	nop
    return;
 80094de:	bf00      	nop
  }
}
 80094e0:	3720      	adds	r7, #32
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	08009501 	.word	0x08009501

080094ec <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b083      	sub	sp, #12
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80094f4:	bf00      	nop
 80094f6:	370c      	adds	r7, #12
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr

08009500 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b084      	sub	sp, #16
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800950c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2200      	movs	r2, #0
 8009512:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	2200      	movs	r2, #0
 8009518:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800951a:	68f8      	ldr	r0, [r7, #12]
 800951c:	f7ff ffe6 	bl	80094ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009520:	bf00      	nop
 8009522:	3710      	adds	r7, #16
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}

08009528 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b088      	sub	sp, #32
 800952c:	af00      	add	r7, sp, #0
 800952e:	60f8      	str	r0, [r7, #12]
 8009530:	60b9      	str	r1, [r7, #8]
 8009532:	603b      	str	r3, [r7, #0]
 8009534:	4613      	mov	r3, r2
 8009536:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009538:	f7fa fa3e 	bl	80039b8 <HAL_GetTick>
 800953c:	4602      	mov	r2, r0
 800953e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009540:	1a9b      	subs	r3, r3, r2
 8009542:	683a      	ldr	r2, [r7, #0]
 8009544:	4413      	add	r3, r2
 8009546:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009548:	f7fa fa36 	bl	80039b8 <HAL_GetTick>
 800954c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800954e:	4b39      	ldr	r3, [pc, #228]	@ (8009634 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	015b      	lsls	r3, r3, #5
 8009554:	0d1b      	lsrs	r3, r3, #20
 8009556:	69fa      	ldr	r2, [r7, #28]
 8009558:	fb02 f303 	mul.w	r3, r2, r3
 800955c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800955e:	e055      	b.n	800960c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009566:	d051      	beq.n	800960c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009568:	f7fa fa26 	bl	80039b8 <HAL_GetTick>
 800956c:	4602      	mov	r2, r0
 800956e:	69bb      	ldr	r3, [r7, #24]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	69fa      	ldr	r2, [r7, #28]
 8009574:	429a      	cmp	r2, r3
 8009576:	d902      	bls.n	800957e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009578:	69fb      	ldr	r3, [r7, #28]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d13d      	bne.n	80095fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	685a      	ldr	r2, [r3, #4]
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800958c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009596:	d111      	bne.n	80095bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095a0:	d004      	beq.n	80095ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	689b      	ldr	r3, [r3, #8]
 80095a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095aa:	d107      	bne.n	80095bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80095ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095c4:	d10f      	bne.n	80095e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80095d4:	601a      	str	r2, [r3, #0]
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80095e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2201      	movs	r2, #1
 80095ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80095f6:	2303      	movs	r3, #3
 80095f8:	e018      	b.n	800962c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80095fa:	697b      	ldr	r3, [r7, #20]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d102      	bne.n	8009606 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009600:	2300      	movs	r3, #0
 8009602:	61fb      	str	r3, [r7, #28]
 8009604:	e002      	b.n	800960c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	3b01      	subs	r3, #1
 800960a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	689a      	ldr	r2, [r3, #8]
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	4013      	ands	r3, r2
 8009616:	68ba      	ldr	r2, [r7, #8]
 8009618:	429a      	cmp	r2, r3
 800961a:	bf0c      	ite	eq
 800961c:	2301      	moveq	r3, #1
 800961e:	2300      	movne	r3, #0
 8009620:	b2db      	uxtb	r3, r3
 8009622:	461a      	mov	r2, r3
 8009624:	79fb      	ldrb	r3, [r7, #7]
 8009626:	429a      	cmp	r2, r3
 8009628:	d19a      	bne.n	8009560 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800962a:	2300      	movs	r3, #0
}
 800962c:	4618      	mov	r0, r3
 800962e:	3720      	adds	r7, #32
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	20000004 	.word	0x20000004

08009638 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b088      	sub	sp, #32
 800963c:	af02      	add	r7, sp, #8
 800963e:	60f8      	str	r0, [r7, #12]
 8009640:	60b9      	str	r1, [r7, #8]
 8009642:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	9300      	str	r3, [sp, #0]
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	2201      	movs	r2, #1
 800964c:	2102      	movs	r1, #2
 800964e:	68f8      	ldr	r0, [r7, #12]
 8009650:	f7ff ff6a 	bl	8009528 <SPI_WaitFlagStateUntilTimeout>
 8009654:	4603      	mov	r3, r0
 8009656:	2b00      	cmp	r3, #0
 8009658:	d007      	beq.n	800966a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800965e:	f043 0220 	orr.w	r2, r3, #32
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8009666:	2303      	movs	r3, #3
 8009668:	e032      	b.n	80096d0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800966a:	4b1b      	ldr	r3, [pc, #108]	@ (80096d8 <SPI_EndRxTxTransaction+0xa0>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	4a1b      	ldr	r2, [pc, #108]	@ (80096dc <SPI_EndRxTxTransaction+0xa4>)
 8009670:	fba2 2303 	umull	r2, r3, r2, r3
 8009674:	0d5b      	lsrs	r3, r3, #21
 8009676:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800967a:	fb02 f303 	mul.w	r3, r2, r3
 800967e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009688:	d112      	bne.n	80096b0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	9300      	str	r3, [sp, #0]
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	2200      	movs	r2, #0
 8009692:	2180      	movs	r1, #128	@ 0x80
 8009694:	68f8      	ldr	r0, [r7, #12]
 8009696:	f7ff ff47 	bl	8009528 <SPI_WaitFlagStateUntilTimeout>
 800969a:	4603      	mov	r3, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d016      	beq.n	80096ce <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096a4:	f043 0220 	orr.w	r2, r3, #32
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80096ac:	2303      	movs	r3, #3
 80096ae:	e00f      	b.n	80096d0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d00a      	beq.n	80096cc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	3b01      	subs	r3, #1
 80096ba:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096c6:	2b80      	cmp	r3, #128	@ 0x80
 80096c8:	d0f2      	beq.n	80096b0 <SPI_EndRxTxTransaction+0x78>
 80096ca:	e000      	b.n	80096ce <SPI_EndRxTxTransaction+0x96>
        break;
 80096cc:	bf00      	nop
  }

  return HAL_OK;
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3718      	adds	r7, #24
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}
 80096d8:	20000004 	.word	0x20000004
 80096dc:	165e9f81 	.word	0x165e9f81

080096e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b082      	sub	sp, #8
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d101      	bne.n	80096f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80096ee:	2301      	movs	r3, #1
 80096f0:	e041      	b.n	8009776 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d106      	bne.n	800970c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2200      	movs	r2, #0
 8009702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f7f9 ffd8 	bl	80036bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2202      	movs	r2, #2
 8009710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	3304      	adds	r3, #4
 800971c:	4619      	mov	r1, r3
 800971e:	4610      	mov	r0, r2
 8009720:	f000 fad8 	bl	8009cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2201      	movs	r2, #1
 8009728:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2201      	movs	r2, #1
 8009730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2201      	movs	r2, #1
 8009740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2201      	movs	r2, #1
 8009748:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2201      	movs	r2, #1
 8009750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2201      	movs	r2, #1
 8009760:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2201      	movs	r2, #1
 8009768:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2201      	movs	r2, #1
 8009770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009774:	2300      	movs	r3, #0
}
 8009776:	4618      	mov	r0, r3
 8009778:	3708      	adds	r7, #8
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}

0800977e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800977e:	b580      	push	{r7, lr}
 8009780:	b082      	sub	sp, #8
 8009782:	af00      	add	r7, sp, #0
 8009784:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d101      	bne.n	8009790 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800978c:	2301      	movs	r3, #1
 800978e:	e041      	b.n	8009814 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009796:	b2db      	uxtb	r3, r3
 8009798:	2b00      	cmp	r3, #0
 800979a:	d106      	bne.n	80097aa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2200      	movs	r2, #0
 80097a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f000 f839 	bl	800981c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2202      	movs	r2, #2
 80097ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	3304      	adds	r3, #4
 80097ba:	4619      	mov	r1, r3
 80097bc:	4610      	mov	r0, r2
 80097be:	f000 fa89 	bl	8009cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2201      	movs	r2, #1
 80097c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2201      	movs	r2, #1
 80097ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2201      	movs	r2, #1
 80097d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2201      	movs	r2, #1
 80097de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2201      	movs	r2, #1
 80097e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2201      	movs	r2, #1
 80097ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2201      	movs	r2, #1
 80097f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2201      	movs	r2, #1
 80097fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	2201      	movs	r2, #1
 8009806:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2201      	movs	r2, #1
 800980e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009812:	2300      	movs	r3, #0
}
 8009814:	4618      	mov	r0, r3
 8009816:	3708      	adds	r7, #8
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}

0800981c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800981c:	b480      	push	{r7}
 800981e:	b083      	sub	sp, #12
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009824:	bf00      	nop
 8009826:	370c      	adds	r7, #12
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr

08009830 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b084      	sub	sp, #16
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d109      	bne.n	8009854 <HAL_TIM_PWM_Start+0x24>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009846:	b2db      	uxtb	r3, r3
 8009848:	2b01      	cmp	r3, #1
 800984a:	bf14      	ite	ne
 800984c:	2301      	movne	r3, #1
 800984e:	2300      	moveq	r3, #0
 8009850:	b2db      	uxtb	r3, r3
 8009852:	e022      	b.n	800989a <HAL_TIM_PWM_Start+0x6a>
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	2b04      	cmp	r3, #4
 8009858:	d109      	bne.n	800986e <HAL_TIM_PWM_Start+0x3e>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009860:	b2db      	uxtb	r3, r3
 8009862:	2b01      	cmp	r3, #1
 8009864:	bf14      	ite	ne
 8009866:	2301      	movne	r3, #1
 8009868:	2300      	moveq	r3, #0
 800986a:	b2db      	uxtb	r3, r3
 800986c:	e015      	b.n	800989a <HAL_TIM_PWM_Start+0x6a>
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	2b08      	cmp	r3, #8
 8009872:	d109      	bne.n	8009888 <HAL_TIM_PWM_Start+0x58>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800987a:	b2db      	uxtb	r3, r3
 800987c:	2b01      	cmp	r3, #1
 800987e:	bf14      	ite	ne
 8009880:	2301      	movne	r3, #1
 8009882:	2300      	moveq	r3, #0
 8009884:	b2db      	uxtb	r3, r3
 8009886:	e008      	b.n	800989a <HAL_TIM_PWM_Start+0x6a>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800988e:	b2db      	uxtb	r3, r3
 8009890:	2b01      	cmp	r3, #1
 8009892:	bf14      	ite	ne
 8009894:	2301      	movne	r3, #1
 8009896:	2300      	moveq	r3, #0
 8009898:	b2db      	uxtb	r3, r3
 800989a:	2b00      	cmp	r3, #0
 800989c:	d001      	beq.n	80098a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	e07c      	b.n	800999c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d104      	bne.n	80098b2 <HAL_TIM_PWM_Start+0x82>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2202      	movs	r2, #2
 80098ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80098b0:	e013      	b.n	80098da <HAL_TIM_PWM_Start+0xaa>
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	2b04      	cmp	r3, #4
 80098b6:	d104      	bne.n	80098c2 <HAL_TIM_PWM_Start+0x92>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2202      	movs	r2, #2
 80098bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80098c0:	e00b      	b.n	80098da <HAL_TIM_PWM_Start+0xaa>
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	2b08      	cmp	r3, #8
 80098c6:	d104      	bne.n	80098d2 <HAL_TIM_PWM_Start+0xa2>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2202      	movs	r2, #2
 80098cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80098d0:	e003      	b.n	80098da <HAL_TIM_PWM_Start+0xaa>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2202      	movs	r2, #2
 80098d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2201      	movs	r2, #1
 80098e0:	6839      	ldr	r1, [r7, #0]
 80098e2:	4618      	mov	r0, r3
 80098e4:	f000 fce6 	bl	800a2b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4a2d      	ldr	r2, [pc, #180]	@ (80099a4 <HAL_TIM_PWM_Start+0x174>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d004      	beq.n	80098fc <HAL_TIM_PWM_Start+0xcc>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a2c      	ldr	r2, [pc, #176]	@ (80099a8 <HAL_TIM_PWM_Start+0x178>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d101      	bne.n	8009900 <HAL_TIM_PWM_Start+0xd0>
 80098fc:	2301      	movs	r3, #1
 80098fe:	e000      	b.n	8009902 <HAL_TIM_PWM_Start+0xd2>
 8009900:	2300      	movs	r3, #0
 8009902:	2b00      	cmp	r3, #0
 8009904:	d007      	beq.n	8009916 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009914:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a22      	ldr	r2, [pc, #136]	@ (80099a4 <HAL_TIM_PWM_Start+0x174>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d022      	beq.n	8009966 <HAL_TIM_PWM_Start+0x136>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009928:	d01d      	beq.n	8009966 <HAL_TIM_PWM_Start+0x136>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a1f      	ldr	r2, [pc, #124]	@ (80099ac <HAL_TIM_PWM_Start+0x17c>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d018      	beq.n	8009966 <HAL_TIM_PWM_Start+0x136>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a1d      	ldr	r2, [pc, #116]	@ (80099b0 <HAL_TIM_PWM_Start+0x180>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d013      	beq.n	8009966 <HAL_TIM_PWM_Start+0x136>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a1c      	ldr	r2, [pc, #112]	@ (80099b4 <HAL_TIM_PWM_Start+0x184>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d00e      	beq.n	8009966 <HAL_TIM_PWM_Start+0x136>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4a16      	ldr	r2, [pc, #88]	@ (80099a8 <HAL_TIM_PWM_Start+0x178>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d009      	beq.n	8009966 <HAL_TIM_PWM_Start+0x136>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a18      	ldr	r2, [pc, #96]	@ (80099b8 <HAL_TIM_PWM_Start+0x188>)
 8009958:	4293      	cmp	r3, r2
 800995a:	d004      	beq.n	8009966 <HAL_TIM_PWM_Start+0x136>
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	4a16      	ldr	r2, [pc, #88]	@ (80099bc <HAL_TIM_PWM_Start+0x18c>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d111      	bne.n	800998a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	f003 0307 	and.w	r3, r3, #7
 8009970:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	2b06      	cmp	r3, #6
 8009976:	d010      	beq.n	800999a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f042 0201 	orr.w	r2, r2, #1
 8009986:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009988:	e007      	b.n	800999a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f042 0201 	orr.w	r2, r2, #1
 8009998:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800999a:	2300      	movs	r3, #0
}
 800999c:	4618      	mov	r0, r3
 800999e:	3710      	adds	r7, #16
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}
 80099a4:	40010000 	.word	0x40010000
 80099a8:	40010400 	.word	0x40010400
 80099ac:	40000400 	.word	0x40000400
 80099b0:	40000800 	.word	0x40000800
 80099b4:	40000c00 	.word	0x40000c00
 80099b8:	40014000 	.word	0x40014000
 80099bc:	40001800 	.word	0x40001800

080099c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b086      	sub	sp, #24
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	60f8      	str	r0, [r7, #12]
 80099c8:	60b9      	str	r1, [r7, #8]
 80099ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099cc:	2300      	movs	r3, #0
 80099ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099d6:	2b01      	cmp	r3, #1
 80099d8:	d101      	bne.n	80099de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80099da:	2302      	movs	r3, #2
 80099dc:	e0ae      	b.n	8009b3c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2201      	movs	r2, #1
 80099e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2b0c      	cmp	r3, #12
 80099ea:	f200 809f 	bhi.w	8009b2c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80099ee:	a201      	add	r2, pc, #4	@ (adr r2, 80099f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80099f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099f4:	08009a29 	.word	0x08009a29
 80099f8:	08009b2d 	.word	0x08009b2d
 80099fc:	08009b2d 	.word	0x08009b2d
 8009a00:	08009b2d 	.word	0x08009b2d
 8009a04:	08009a69 	.word	0x08009a69
 8009a08:	08009b2d 	.word	0x08009b2d
 8009a0c:	08009b2d 	.word	0x08009b2d
 8009a10:	08009b2d 	.word	0x08009b2d
 8009a14:	08009aab 	.word	0x08009aab
 8009a18:	08009b2d 	.word	0x08009b2d
 8009a1c:	08009b2d 	.word	0x08009b2d
 8009a20:	08009b2d 	.word	0x08009b2d
 8009a24:	08009aeb 	.word	0x08009aeb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	68b9      	ldr	r1, [r7, #8]
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f000 f9f6 	bl	8009e20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	699a      	ldr	r2, [r3, #24]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f042 0208 	orr.w	r2, r2, #8
 8009a42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	699a      	ldr	r2, [r3, #24]
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f022 0204 	bic.w	r2, r2, #4
 8009a52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	6999      	ldr	r1, [r3, #24]
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	691a      	ldr	r2, [r3, #16]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	430a      	orrs	r2, r1
 8009a64:	619a      	str	r2, [r3, #24]
      break;
 8009a66:	e064      	b.n	8009b32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	68b9      	ldr	r1, [r7, #8]
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f000 fa46 	bl	8009f00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	699a      	ldr	r2, [r3, #24]
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009a82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	699a      	ldr	r2, [r3, #24]
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009a92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	6999      	ldr	r1, [r3, #24]
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	691b      	ldr	r3, [r3, #16]
 8009a9e:	021a      	lsls	r2, r3, #8
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	430a      	orrs	r2, r1
 8009aa6:	619a      	str	r2, [r3, #24]
      break;
 8009aa8:	e043      	b.n	8009b32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	68b9      	ldr	r1, [r7, #8]
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f000 fa9b 	bl	8009fec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	69da      	ldr	r2, [r3, #28]
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f042 0208 	orr.w	r2, r2, #8
 8009ac4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	69da      	ldr	r2, [r3, #28]
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f022 0204 	bic.w	r2, r2, #4
 8009ad4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	69d9      	ldr	r1, [r3, #28]
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	691a      	ldr	r2, [r3, #16]
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	430a      	orrs	r2, r1
 8009ae6:	61da      	str	r2, [r3, #28]
      break;
 8009ae8:	e023      	b.n	8009b32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	68b9      	ldr	r1, [r7, #8]
 8009af0:	4618      	mov	r0, r3
 8009af2:	f000 faef 	bl	800a0d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	69da      	ldr	r2, [r3, #28]
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	69da      	ldr	r2, [r3, #28]
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	69d9      	ldr	r1, [r3, #28]
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	691b      	ldr	r3, [r3, #16]
 8009b20:	021a      	lsls	r2, r3, #8
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	430a      	orrs	r2, r1
 8009b28:	61da      	str	r2, [r3, #28]
      break;
 8009b2a:	e002      	b.n	8009b32 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	75fb      	strb	r3, [r7, #23]
      break;
 8009b30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2200      	movs	r2, #0
 8009b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009b3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3718      	adds	r7, #24
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d101      	bne.n	8009b60 <HAL_TIM_ConfigClockSource+0x1c>
 8009b5c:	2302      	movs	r3, #2
 8009b5e:	e0b4      	b.n	8009cca <HAL_TIM_ConfigClockSource+0x186>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2202      	movs	r2, #2
 8009b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	689b      	ldr	r3, [r3, #8]
 8009b76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009b7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009b86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	68ba      	ldr	r2, [r7, #8]
 8009b8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b98:	d03e      	beq.n	8009c18 <HAL_TIM_ConfigClockSource+0xd4>
 8009b9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b9e:	f200 8087 	bhi.w	8009cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8009ba2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ba6:	f000 8086 	beq.w	8009cb6 <HAL_TIM_ConfigClockSource+0x172>
 8009baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bae:	d87f      	bhi.n	8009cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8009bb0:	2b70      	cmp	r3, #112	@ 0x70
 8009bb2:	d01a      	beq.n	8009bea <HAL_TIM_ConfigClockSource+0xa6>
 8009bb4:	2b70      	cmp	r3, #112	@ 0x70
 8009bb6:	d87b      	bhi.n	8009cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8009bb8:	2b60      	cmp	r3, #96	@ 0x60
 8009bba:	d050      	beq.n	8009c5e <HAL_TIM_ConfigClockSource+0x11a>
 8009bbc:	2b60      	cmp	r3, #96	@ 0x60
 8009bbe:	d877      	bhi.n	8009cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8009bc0:	2b50      	cmp	r3, #80	@ 0x50
 8009bc2:	d03c      	beq.n	8009c3e <HAL_TIM_ConfigClockSource+0xfa>
 8009bc4:	2b50      	cmp	r3, #80	@ 0x50
 8009bc6:	d873      	bhi.n	8009cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8009bc8:	2b40      	cmp	r3, #64	@ 0x40
 8009bca:	d058      	beq.n	8009c7e <HAL_TIM_ConfigClockSource+0x13a>
 8009bcc:	2b40      	cmp	r3, #64	@ 0x40
 8009bce:	d86f      	bhi.n	8009cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8009bd0:	2b30      	cmp	r3, #48	@ 0x30
 8009bd2:	d064      	beq.n	8009c9e <HAL_TIM_ConfigClockSource+0x15a>
 8009bd4:	2b30      	cmp	r3, #48	@ 0x30
 8009bd6:	d86b      	bhi.n	8009cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8009bd8:	2b20      	cmp	r3, #32
 8009bda:	d060      	beq.n	8009c9e <HAL_TIM_ConfigClockSource+0x15a>
 8009bdc:	2b20      	cmp	r3, #32
 8009bde:	d867      	bhi.n	8009cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d05c      	beq.n	8009c9e <HAL_TIM_ConfigClockSource+0x15a>
 8009be4:	2b10      	cmp	r3, #16
 8009be6:	d05a      	beq.n	8009c9e <HAL_TIM_ConfigClockSource+0x15a>
 8009be8:	e062      	b.n	8009cb0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009bfa:	f000 fb3b 	bl	800a274 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009c0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	68ba      	ldr	r2, [r7, #8]
 8009c14:	609a      	str	r2, [r3, #8]
      break;
 8009c16:	e04f      	b.n	8009cb8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009c28:	f000 fb24 	bl	800a274 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	689a      	ldr	r2, [r3, #8]
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009c3a:	609a      	str	r2, [r3, #8]
      break;
 8009c3c:	e03c      	b.n	8009cb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	f000 fa98 	bl	800a180 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	2150      	movs	r1, #80	@ 0x50
 8009c56:	4618      	mov	r0, r3
 8009c58:	f000 faf1 	bl	800a23e <TIM_ITRx_SetConfig>
      break;
 8009c5c:	e02c      	b.n	8009cb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	f000 fab7 	bl	800a1de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	2160      	movs	r1, #96	@ 0x60
 8009c76:	4618      	mov	r0, r3
 8009c78:	f000 fae1 	bl	800a23e <TIM_ITRx_SetConfig>
      break;
 8009c7c:	e01c      	b.n	8009cb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c8a:	461a      	mov	r2, r3
 8009c8c:	f000 fa78 	bl	800a180 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	2140      	movs	r1, #64	@ 0x40
 8009c96:	4618      	mov	r0, r3
 8009c98:	f000 fad1 	bl	800a23e <TIM_ITRx_SetConfig>
      break;
 8009c9c:	e00c      	b.n	8009cb8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	4610      	mov	r0, r2
 8009caa:	f000 fac8 	bl	800a23e <TIM_ITRx_SetConfig>
      break;
 8009cae:	e003      	b.n	8009cb8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8009cb4:	e000      	b.n	8009cb8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009cb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3710      	adds	r7, #16
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
	...

08009cd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b085      	sub	sp, #20
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	4a43      	ldr	r2, [pc, #268]	@ (8009df4 <TIM_Base_SetConfig+0x120>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d013      	beq.n	8009d14 <TIM_Base_SetConfig+0x40>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cf2:	d00f      	beq.n	8009d14 <TIM_Base_SetConfig+0x40>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	4a40      	ldr	r2, [pc, #256]	@ (8009df8 <TIM_Base_SetConfig+0x124>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d00b      	beq.n	8009d14 <TIM_Base_SetConfig+0x40>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	4a3f      	ldr	r2, [pc, #252]	@ (8009dfc <TIM_Base_SetConfig+0x128>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d007      	beq.n	8009d14 <TIM_Base_SetConfig+0x40>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	4a3e      	ldr	r2, [pc, #248]	@ (8009e00 <TIM_Base_SetConfig+0x12c>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d003      	beq.n	8009d14 <TIM_Base_SetConfig+0x40>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	4a3d      	ldr	r2, [pc, #244]	@ (8009e04 <TIM_Base_SetConfig+0x130>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d108      	bne.n	8009d26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	4a32      	ldr	r2, [pc, #200]	@ (8009df4 <TIM_Base_SetConfig+0x120>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d02b      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d34:	d027      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	4a2f      	ldr	r2, [pc, #188]	@ (8009df8 <TIM_Base_SetConfig+0x124>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d023      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	4a2e      	ldr	r2, [pc, #184]	@ (8009dfc <TIM_Base_SetConfig+0x128>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d01f      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	4a2d      	ldr	r2, [pc, #180]	@ (8009e00 <TIM_Base_SetConfig+0x12c>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d01b      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	4a2c      	ldr	r2, [pc, #176]	@ (8009e04 <TIM_Base_SetConfig+0x130>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d017      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	4a2b      	ldr	r2, [pc, #172]	@ (8009e08 <TIM_Base_SetConfig+0x134>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d013      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	4a2a      	ldr	r2, [pc, #168]	@ (8009e0c <TIM_Base_SetConfig+0x138>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d00f      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	4a29      	ldr	r2, [pc, #164]	@ (8009e10 <TIM_Base_SetConfig+0x13c>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d00b      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	4a28      	ldr	r2, [pc, #160]	@ (8009e14 <TIM_Base_SetConfig+0x140>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d007      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	4a27      	ldr	r2, [pc, #156]	@ (8009e18 <TIM_Base_SetConfig+0x144>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d003      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	4a26      	ldr	r2, [pc, #152]	@ (8009e1c <TIM_Base_SetConfig+0x148>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d108      	bne.n	8009d98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	68fa      	ldr	r2, [r7, #12]
 8009d94:	4313      	orrs	r3, r2
 8009d96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	695b      	ldr	r3, [r3, #20]
 8009da2:	4313      	orrs	r3, r2
 8009da4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	689a      	ldr	r2, [r3, #8]
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	681a      	ldr	r2, [r3, #0]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	4a0e      	ldr	r2, [pc, #56]	@ (8009df4 <TIM_Base_SetConfig+0x120>)
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d003      	beq.n	8009dc6 <TIM_Base_SetConfig+0xf2>
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	4a10      	ldr	r2, [pc, #64]	@ (8009e04 <TIM_Base_SetConfig+0x130>)
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	d103      	bne.n	8009dce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	691a      	ldr	r2, [r3, #16]
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f043 0204 	orr.w	r2, r3, #4
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2201      	movs	r2, #1
 8009dde:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	68fa      	ldr	r2, [r7, #12]
 8009de4:	601a      	str	r2, [r3, #0]
}
 8009de6:	bf00      	nop
 8009de8:	3714      	adds	r7, #20
 8009dea:	46bd      	mov	sp, r7
 8009dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df0:	4770      	bx	lr
 8009df2:	bf00      	nop
 8009df4:	40010000 	.word	0x40010000
 8009df8:	40000400 	.word	0x40000400
 8009dfc:	40000800 	.word	0x40000800
 8009e00:	40000c00 	.word	0x40000c00
 8009e04:	40010400 	.word	0x40010400
 8009e08:	40014000 	.word	0x40014000
 8009e0c:	40014400 	.word	0x40014400
 8009e10:	40014800 	.word	0x40014800
 8009e14:	40001800 	.word	0x40001800
 8009e18:	40001c00 	.word	0x40001c00
 8009e1c:	40002000 	.word	0x40002000

08009e20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b087      	sub	sp, #28
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
 8009e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6a1b      	ldr	r3, [r3, #32]
 8009e2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6a1b      	ldr	r3, [r3, #32]
 8009e34:	f023 0201 	bic.w	r2, r3, #1
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	685b      	ldr	r3, [r3, #4]
 8009e40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	699b      	ldr	r3, [r3, #24]
 8009e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f023 0303 	bic.w	r3, r3, #3
 8009e56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	68fa      	ldr	r2, [r7, #12]
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	f023 0302 	bic.w	r3, r3, #2
 8009e68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	689b      	ldr	r3, [r3, #8]
 8009e6e:	697a      	ldr	r2, [r7, #20]
 8009e70:	4313      	orrs	r3, r2
 8009e72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	4a20      	ldr	r2, [pc, #128]	@ (8009ef8 <TIM_OC1_SetConfig+0xd8>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d003      	beq.n	8009e84 <TIM_OC1_SetConfig+0x64>
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	4a1f      	ldr	r2, [pc, #124]	@ (8009efc <TIM_OC1_SetConfig+0xdc>)
 8009e80:	4293      	cmp	r3, r2
 8009e82:	d10c      	bne.n	8009e9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009e84:	697b      	ldr	r3, [r7, #20]
 8009e86:	f023 0308 	bic.w	r3, r3, #8
 8009e8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	68db      	ldr	r3, [r3, #12]
 8009e90:	697a      	ldr	r2, [r7, #20]
 8009e92:	4313      	orrs	r3, r2
 8009e94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	f023 0304 	bic.w	r3, r3, #4
 8009e9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	4a15      	ldr	r2, [pc, #84]	@ (8009ef8 <TIM_OC1_SetConfig+0xd8>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d003      	beq.n	8009eae <TIM_OC1_SetConfig+0x8e>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	4a14      	ldr	r2, [pc, #80]	@ (8009efc <TIM_OC1_SetConfig+0xdc>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d111      	bne.n	8009ed2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009eae:	693b      	ldr	r3, [r7, #16]
 8009eb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009eb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009ebc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	695b      	ldr	r3, [r3, #20]
 8009ec2:	693a      	ldr	r2, [r7, #16]
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	699b      	ldr	r3, [r3, #24]
 8009ecc:	693a      	ldr	r2, [r7, #16]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	68fa      	ldr	r2, [r7, #12]
 8009edc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	685a      	ldr	r2, [r3, #4]
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	697a      	ldr	r2, [r7, #20]
 8009eea:	621a      	str	r2, [r3, #32]
}
 8009eec:	bf00      	nop
 8009eee:	371c      	adds	r7, #28
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef6:	4770      	bx	lr
 8009ef8:	40010000 	.word	0x40010000
 8009efc:	40010400 	.word	0x40010400

08009f00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f00:	b480      	push	{r7}
 8009f02:	b087      	sub	sp, #28
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6a1b      	ldr	r3, [r3, #32]
 8009f0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6a1b      	ldr	r3, [r3, #32]
 8009f14:	f023 0210 	bic.w	r2, r3, #16
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	685b      	ldr	r3, [r3, #4]
 8009f20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	699b      	ldr	r3, [r3, #24]
 8009f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	021b      	lsls	r3, r3, #8
 8009f3e:	68fa      	ldr	r2, [r7, #12]
 8009f40:	4313      	orrs	r3, r2
 8009f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	f023 0320 	bic.w	r3, r3, #32
 8009f4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	689b      	ldr	r3, [r3, #8]
 8009f50:	011b      	lsls	r3, r3, #4
 8009f52:	697a      	ldr	r2, [r7, #20]
 8009f54:	4313      	orrs	r3, r2
 8009f56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	4a22      	ldr	r2, [pc, #136]	@ (8009fe4 <TIM_OC2_SetConfig+0xe4>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d003      	beq.n	8009f68 <TIM_OC2_SetConfig+0x68>
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	4a21      	ldr	r2, [pc, #132]	@ (8009fe8 <TIM_OC2_SetConfig+0xe8>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d10d      	bne.n	8009f84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009f68:	697b      	ldr	r3, [r7, #20]
 8009f6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	68db      	ldr	r3, [r3, #12]
 8009f74:	011b      	lsls	r3, r3, #4
 8009f76:	697a      	ldr	r2, [r7, #20]
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	4a17      	ldr	r2, [pc, #92]	@ (8009fe4 <TIM_OC2_SetConfig+0xe4>)
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d003      	beq.n	8009f94 <TIM_OC2_SetConfig+0x94>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	4a16      	ldr	r2, [pc, #88]	@ (8009fe8 <TIM_OC2_SetConfig+0xe8>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d113      	bne.n	8009fbc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009f9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009fa2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	695b      	ldr	r3, [r3, #20]
 8009fa8:	009b      	lsls	r3, r3, #2
 8009faa:	693a      	ldr	r2, [r7, #16]
 8009fac:	4313      	orrs	r3, r2
 8009fae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	699b      	ldr	r3, [r3, #24]
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	693a      	ldr	r2, [r7, #16]
 8009fb8:	4313      	orrs	r3, r2
 8009fba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	693a      	ldr	r2, [r7, #16]
 8009fc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	68fa      	ldr	r2, [r7, #12]
 8009fc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	685a      	ldr	r2, [r3, #4]
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	697a      	ldr	r2, [r7, #20]
 8009fd4:	621a      	str	r2, [r3, #32]
}
 8009fd6:	bf00      	nop
 8009fd8:	371c      	adds	r7, #28
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe0:	4770      	bx	lr
 8009fe2:	bf00      	nop
 8009fe4:	40010000 	.word	0x40010000
 8009fe8:	40010400 	.word	0x40010400

08009fec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009fec:	b480      	push	{r7}
 8009fee:	b087      	sub	sp, #28
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
 8009ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6a1b      	ldr	r3, [r3, #32]
 8009ffa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6a1b      	ldr	r3, [r3, #32]
 800a000:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	685b      	ldr	r3, [r3, #4]
 800a00c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	69db      	ldr	r3, [r3, #28]
 800a012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a01a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f023 0303 	bic.w	r3, r3, #3
 800a022:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a034:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	021b      	lsls	r3, r3, #8
 800a03c:	697a      	ldr	r2, [r7, #20]
 800a03e:	4313      	orrs	r3, r2
 800a040:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	4a21      	ldr	r2, [pc, #132]	@ (800a0cc <TIM_OC3_SetConfig+0xe0>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d003      	beq.n	800a052 <TIM_OC3_SetConfig+0x66>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	4a20      	ldr	r2, [pc, #128]	@ (800a0d0 <TIM_OC3_SetConfig+0xe4>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d10d      	bne.n	800a06e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a058:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	68db      	ldr	r3, [r3, #12]
 800a05e:	021b      	lsls	r3, r3, #8
 800a060:	697a      	ldr	r2, [r7, #20]
 800a062:	4313      	orrs	r3, r2
 800a064:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a06c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4a16      	ldr	r2, [pc, #88]	@ (800a0cc <TIM_OC3_SetConfig+0xe0>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d003      	beq.n	800a07e <TIM_OC3_SetConfig+0x92>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4a15      	ldr	r2, [pc, #84]	@ (800a0d0 <TIM_OC3_SetConfig+0xe4>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d113      	bne.n	800a0a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a084:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a08c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	695b      	ldr	r3, [r3, #20]
 800a092:	011b      	lsls	r3, r3, #4
 800a094:	693a      	ldr	r2, [r7, #16]
 800a096:	4313      	orrs	r3, r2
 800a098:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	699b      	ldr	r3, [r3, #24]
 800a09e:	011b      	lsls	r3, r3, #4
 800a0a0:	693a      	ldr	r2, [r7, #16]
 800a0a2:	4313      	orrs	r3, r2
 800a0a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	693a      	ldr	r2, [r7, #16]
 800a0aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	68fa      	ldr	r2, [r7, #12]
 800a0b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	685a      	ldr	r2, [r3, #4]
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	697a      	ldr	r2, [r7, #20]
 800a0be:	621a      	str	r2, [r3, #32]
}
 800a0c0:	bf00      	nop
 800a0c2:	371c      	adds	r7, #28
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ca:	4770      	bx	lr
 800a0cc:	40010000 	.word	0x40010000
 800a0d0:	40010400 	.word	0x40010400

0800a0d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b087      	sub	sp, #28
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6a1b      	ldr	r3, [r3, #32]
 800a0e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6a1b      	ldr	r3, [r3, #32]
 800a0e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	69db      	ldr	r3, [r3, #28]
 800a0fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a10a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	021b      	lsls	r3, r3, #8
 800a112:	68fa      	ldr	r2, [r7, #12]
 800a114:	4313      	orrs	r3, r2
 800a116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a11e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	689b      	ldr	r3, [r3, #8]
 800a124:	031b      	lsls	r3, r3, #12
 800a126:	693a      	ldr	r2, [r7, #16]
 800a128:	4313      	orrs	r3, r2
 800a12a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	4a12      	ldr	r2, [pc, #72]	@ (800a178 <TIM_OC4_SetConfig+0xa4>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d003      	beq.n	800a13c <TIM_OC4_SetConfig+0x68>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	4a11      	ldr	r2, [pc, #68]	@ (800a17c <TIM_OC4_SetConfig+0xa8>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d109      	bne.n	800a150 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a13c:	697b      	ldr	r3, [r7, #20]
 800a13e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a142:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	695b      	ldr	r3, [r3, #20]
 800a148:	019b      	lsls	r3, r3, #6
 800a14a:	697a      	ldr	r2, [r7, #20]
 800a14c:	4313      	orrs	r3, r2
 800a14e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	697a      	ldr	r2, [r7, #20]
 800a154:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	68fa      	ldr	r2, [r7, #12]
 800a15a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	685a      	ldr	r2, [r3, #4]
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	693a      	ldr	r2, [r7, #16]
 800a168:	621a      	str	r2, [r3, #32]
}
 800a16a:	bf00      	nop
 800a16c:	371c      	adds	r7, #28
 800a16e:	46bd      	mov	sp, r7
 800a170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a174:	4770      	bx	lr
 800a176:	bf00      	nop
 800a178:	40010000 	.word	0x40010000
 800a17c:	40010400 	.word	0x40010400

0800a180 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a180:	b480      	push	{r7}
 800a182:	b087      	sub	sp, #28
 800a184:	af00      	add	r7, sp, #0
 800a186:	60f8      	str	r0, [r7, #12]
 800a188:	60b9      	str	r1, [r7, #8]
 800a18a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	6a1b      	ldr	r3, [r3, #32]
 800a190:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	6a1b      	ldr	r3, [r3, #32]
 800a196:	f023 0201 	bic.w	r2, r3, #1
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	699b      	ldr	r3, [r3, #24]
 800a1a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a1aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	011b      	lsls	r3, r3, #4
 800a1b0:	693a      	ldr	r2, [r7, #16]
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a1b6:	697b      	ldr	r3, [r7, #20]
 800a1b8:	f023 030a 	bic.w	r3, r3, #10
 800a1bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a1be:	697a      	ldr	r2, [r7, #20]
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	693a      	ldr	r2, [r7, #16]
 800a1ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	697a      	ldr	r2, [r7, #20]
 800a1d0:	621a      	str	r2, [r3, #32]
}
 800a1d2:	bf00      	nop
 800a1d4:	371c      	adds	r7, #28
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr

0800a1de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a1de:	b480      	push	{r7}
 800a1e0:	b087      	sub	sp, #28
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	60f8      	str	r0, [r7, #12]
 800a1e6:	60b9      	str	r1, [r7, #8]
 800a1e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	6a1b      	ldr	r3, [r3, #32]
 800a1ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	6a1b      	ldr	r3, [r3, #32]
 800a1f4:	f023 0210 	bic.w	r2, r3, #16
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	699b      	ldr	r3, [r3, #24]
 800a200:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a208:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	031b      	lsls	r3, r3, #12
 800a20e:	693a      	ldr	r2, [r7, #16]
 800a210:	4313      	orrs	r3, r2
 800a212:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a21a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	011b      	lsls	r3, r3, #4
 800a220:	697a      	ldr	r2, [r7, #20]
 800a222:	4313      	orrs	r3, r2
 800a224:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	693a      	ldr	r2, [r7, #16]
 800a22a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	697a      	ldr	r2, [r7, #20]
 800a230:	621a      	str	r2, [r3, #32]
}
 800a232:	bf00      	nop
 800a234:	371c      	adds	r7, #28
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr

0800a23e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a23e:	b480      	push	{r7}
 800a240:	b085      	sub	sp, #20
 800a242:	af00      	add	r7, sp, #0
 800a244:	6078      	str	r0, [r7, #4]
 800a246:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a254:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a256:	683a      	ldr	r2, [r7, #0]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	f043 0307 	orr.w	r3, r3, #7
 800a260:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	609a      	str	r2, [r3, #8]
}
 800a268:	bf00      	nop
 800a26a:	3714      	adds	r7, #20
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr

0800a274 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a274:	b480      	push	{r7}
 800a276:	b087      	sub	sp, #28
 800a278:	af00      	add	r7, sp, #0
 800a27a:	60f8      	str	r0, [r7, #12]
 800a27c:	60b9      	str	r1, [r7, #8]
 800a27e:	607a      	str	r2, [r7, #4]
 800a280:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	689b      	ldr	r3, [r3, #8]
 800a286:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a288:	697b      	ldr	r3, [r7, #20]
 800a28a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a28e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	021a      	lsls	r2, r3, #8
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	431a      	orrs	r2, r3
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	4313      	orrs	r3, r2
 800a29c:	697a      	ldr	r2, [r7, #20]
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	697a      	ldr	r2, [r7, #20]
 800a2a6:	609a      	str	r2, [r3, #8]
}
 800a2a8:	bf00      	nop
 800a2aa:	371c      	adds	r7, #28
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr

0800a2b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b087      	sub	sp, #28
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	60f8      	str	r0, [r7, #12]
 800a2bc:	60b9      	str	r1, [r7, #8]
 800a2be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	f003 031f 	and.w	r3, r3, #31
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a2cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	6a1a      	ldr	r2, [r3, #32]
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	43db      	mvns	r3, r3
 800a2d6:	401a      	ands	r2, r3
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	6a1a      	ldr	r2, [r3, #32]
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	f003 031f 	and.w	r3, r3, #31
 800a2e6:	6879      	ldr	r1, [r7, #4]
 800a2e8:	fa01 f303 	lsl.w	r3, r1, r3
 800a2ec:	431a      	orrs	r2, r3
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	621a      	str	r2, [r3, #32]
}
 800a2f2:	bf00      	nop
 800a2f4:	371c      	adds	r7, #28
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr
	...

0800a300 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a300:	b480      	push	{r7}
 800a302:	b085      	sub	sp, #20
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
 800a308:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a310:	2b01      	cmp	r3, #1
 800a312:	d101      	bne.n	800a318 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a314:	2302      	movs	r3, #2
 800a316:	e05a      	b.n	800a3ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2201      	movs	r2, #1
 800a31c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2202      	movs	r2, #2
 800a324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	689b      	ldr	r3, [r3, #8]
 800a336:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a33e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	68fa      	ldr	r2, [r7, #12]
 800a346:	4313      	orrs	r3, r2
 800a348:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	68fa      	ldr	r2, [r7, #12]
 800a350:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	4a21      	ldr	r2, [pc, #132]	@ (800a3dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d022      	beq.n	800a3a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a364:	d01d      	beq.n	800a3a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	4a1d      	ldr	r2, [pc, #116]	@ (800a3e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d018      	beq.n	800a3a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	4a1b      	ldr	r2, [pc, #108]	@ (800a3e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d013      	beq.n	800a3a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a1a      	ldr	r2, [pc, #104]	@ (800a3e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d00e      	beq.n	800a3a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a18      	ldr	r2, [pc, #96]	@ (800a3ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d009      	beq.n	800a3a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a17      	ldr	r2, [pc, #92]	@ (800a3f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d004      	beq.n	800a3a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a15      	ldr	r2, [pc, #84]	@ (800a3f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d10c      	bne.n	800a3bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a3a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	68ba      	ldr	r2, [r7, #8]
 800a3b0:	4313      	orrs	r3, r2
 800a3b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	68ba      	ldr	r2, [r7, #8]
 800a3ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2201      	movs	r2, #1
 800a3c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a3cc:	2300      	movs	r3, #0
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	3714      	adds	r7, #20
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr
 800a3da:	bf00      	nop
 800a3dc:	40010000 	.word	0x40010000
 800a3e0:	40000400 	.word	0x40000400
 800a3e4:	40000800 	.word	0x40000800
 800a3e8:	40000c00 	.word	0x40000c00
 800a3ec:	40010400 	.word	0x40010400
 800a3f0:	40014000 	.word	0x40014000
 800a3f4:	40001800 	.word	0x40001800

0800a3f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a3f8:	b084      	sub	sp, #16
 800a3fa:	b580      	push	{r7, lr}
 800a3fc:	b084      	sub	sp, #16
 800a3fe:	af00      	add	r7, sp, #0
 800a400:	6078      	str	r0, [r7, #4]
 800a402:	f107 001c 	add.w	r0, r7, #28
 800a406:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a40a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a40e:	2b01      	cmp	r3, #1
 800a410:	d123      	bne.n	800a45a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a416:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	68db      	ldr	r3, [r3, #12]
 800a422:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a426:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a42a:	687a      	ldr	r2, [r7, #4]
 800a42c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	68db      	ldr	r3, [r3, #12]
 800a432:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a43a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a43e:	2b01      	cmp	r3, #1
 800a440:	d105      	bne.n	800a44e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	68db      	ldr	r3, [r3, #12]
 800a446:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	f000 f9dc 	bl	800a80c <USB_CoreReset>
 800a454:	4603      	mov	r3, r0
 800a456:	73fb      	strb	r3, [r7, #15]
 800a458:	e01b      	b.n	800a492 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	68db      	ldr	r3, [r3, #12]
 800a45e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f000 f9d0 	bl	800a80c <USB_CoreReset>
 800a46c:	4603      	mov	r3, r0
 800a46e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a470:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a474:	2b00      	cmp	r3, #0
 800a476:	d106      	bne.n	800a486 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a47c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	639a      	str	r2, [r3, #56]	@ 0x38
 800a484:	e005      	b.n	800a492 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a48a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a492:	7fbb      	ldrb	r3, [r7, #30]
 800a494:	2b01      	cmp	r3, #1
 800a496:	d10b      	bne.n	800a4b0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	f043 0206 	orr.w	r2, r3, #6
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	689b      	ldr	r3, [r3, #8]
 800a4a8:	f043 0220 	orr.w	r2, r3, #32
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a4b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3710      	adds	r7, #16
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a4bc:	b004      	add	sp, #16
 800a4be:	4770      	bx	lr

0800a4c0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b083      	sub	sp, #12
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	689b      	ldr	r3, [r3, #8]
 800a4cc:	f043 0201 	orr.w	r2, r3, #1
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a4d4:	2300      	movs	r3, #0
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	370c      	adds	r7, #12
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr

0800a4e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a4e2:	b480      	push	{r7}
 800a4e4:	b083      	sub	sp, #12
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	f023 0201 	bic.w	r2, r3, #1
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a4f6:	2300      	movs	r3, #0
}
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	370c      	adds	r7, #12
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a502:	4770      	bx	lr

0800a504 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b084      	sub	sp, #16
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
 800a50c:	460b      	mov	r3, r1
 800a50e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a510:	2300      	movs	r3, #0
 800a512:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	68db      	ldr	r3, [r3, #12]
 800a518:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a520:	78fb      	ldrb	r3, [r7, #3]
 800a522:	2b01      	cmp	r3, #1
 800a524:	d115      	bne.n	800a552 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a532:	200a      	movs	r0, #10
 800a534:	f7f9 fa4c 	bl	80039d0 <HAL_Delay>
      ms += 10U;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	330a      	adds	r3, #10
 800a53c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f000 f956 	bl	800a7f0 <USB_GetMode>
 800a544:	4603      	mov	r3, r0
 800a546:	2b01      	cmp	r3, #1
 800a548:	d01e      	beq.n	800a588 <USB_SetCurrentMode+0x84>
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	2bc7      	cmp	r3, #199	@ 0xc7
 800a54e:	d9f0      	bls.n	800a532 <USB_SetCurrentMode+0x2e>
 800a550:	e01a      	b.n	800a588 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a552:	78fb      	ldrb	r3, [r7, #3]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d115      	bne.n	800a584 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	68db      	ldr	r3, [r3, #12]
 800a55c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a564:	200a      	movs	r0, #10
 800a566:	f7f9 fa33 	bl	80039d0 <HAL_Delay>
      ms += 10U;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	330a      	adds	r3, #10
 800a56e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f000 f93d 	bl	800a7f0 <USB_GetMode>
 800a576:	4603      	mov	r3, r0
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d005      	beq.n	800a588 <USB_SetCurrentMode+0x84>
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2bc7      	cmp	r3, #199	@ 0xc7
 800a580:	d9f0      	bls.n	800a564 <USB_SetCurrentMode+0x60>
 800a582:	e001      	b.n	800a588 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a584:	2301      	movs	r3, #1
 800a586:	e005      	b.n	800a594 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	2bc8      	cmp	r3, #200	@ 0xc8
 800a58c:	d101      	bne.n	800a592 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a58e:	2301      	movs	r3, #1
 800a590:	e000      	b.n	800a594 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a592:	2300      	movs	r3, #0
}
 800a594:	4618      	mov	r0, r3
 800a596:	3710      	adds	r7, #16
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}

0800a59c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b085      	sub	sp, #20
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5b6:	d901      	bls.n	800a5bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a5b8:	2303      	movs	r3, #3
 800a5ba:	e01b      	b.n	800a5f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	691b      	ldr	r3, [r3, #16]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	daf2      	bge.n	800a5aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	019b      	lsls	r3, r3, #6
 800a5cc:	f043 0220 	orr.w	r2, r3, #32
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	3301      	adds	r3, #1
 800a5d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5e0:	d901      	bls.n	800a5e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a5e2:	2303      	movs	r3, #3
 800a5e4:	e006      	b.n	800a5f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	691b      	ldr	r3, [r3, #16]
 800a5ea:	f003 0320 	and.w	r3, r3, #32
 800a5ee:	2b20      	cmp	r3, #32
 800a5f0:	d0f0      	beq.n	800a5d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a5f2:	2300      	movs	r3, #0
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3714      	adds	r7, #20
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr

0800a600 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a600:	b480      	push	{r7}
 800a602:	b085      	sub	sp, #20
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a608:	2300      	movs	r3, #0
 800a60a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	3301      	adds	r3, #1
 800a610:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a618:	d901      	bls.n	800a61e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a61a:	2303      	movs	r3, #3
 800a61c:	e018      	b.n	800a650 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	691b      	ldr	r3, [r3, #16]
 800a622:	2b00      	cmp	r3, #0
 800a624:	daf2      	bge.n	800a60c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a626:	2300      	movs	r3, #0
 800a628:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	2210      	movs	r2, #16
 800a62e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	3301      	adds	r3, #1
 800a634:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a63c:	d901      	bls.n	800a642 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a63e:	2303      	movs	r3, #3
 800a640:	e006      	b.n	800a650 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	691b      	ldr	r3, [r3, #16]
 800a646:	f003 0310 	and.w	r3, r3, #16
 800a64a:	2b10      	cmp	r3, #16
 800a64c:	d0f0      	beq.n	800a630 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a64e:	2300      	movs	r3, #0
}
 800a650:	4618      	mov	r0, r3
 800a652:	3714      	adds	r7, #20
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr

0800a65c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b089      	sub	sp, #36	@ 0x24
 800a660:	af00      	add	r7, sp, #0
 800a662:	60f8      	str	r0, [r7, #12]
 800a664:	60b9      	str	r1, [r7, #8]
 800a666:	4611      	mov	r1, r2
 800a668:	461a      	mov	r2, r3
 800a66a:	460b      	mov	r3, r1
 800a66c:	71fb      	strb	r3, [r7, #7]
 800a66e:	4613      	mov	r3, r2
 800a670:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a67a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d123      	bne.n	800a6ca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a682:	88bb      	ldrh	r3, [r7, #4]
 800a684:	3303      	adds	r3, #3
 800a686:	089b      	lsrs	r3, r3, #2
 800a688:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a68a:	2300      	movs	r3, #0
 800a68c:	61bb      	str	r3, [r7, #24]
 800a68e:	e018      	b.n	800a6c2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a690:	79fb      	ldrb	r3, [r7, #7]
 800a692:	031a      	lsls	r2, r3, #12
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	4413      	add	r3, r2
 800a698:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a69c:	461a      	mov	r2, r3
 800a69e:	69fb      	ldr	r3, [r7, #28]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a6a4:	69fb      	ldr	r3, [r7, #28]
 800a6a6:	3301      	adds	r3, #1
 800a6a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a6aa:	69fb      	ldr	r3, [r7, #28]
 800a6ac:	3301      	adds	r3, #1
 800a6ae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a6b0:	69fb      	ldr	r3, [r7, #28]
 800a6b2:	3301      	adds	r3, #1
 800a6b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a6b6:	69fb      	ldr	r3, [r7, #28]
 800a6b8:	3301      	adds	r3, #1
 800a6ba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a6bc:	69bb      	ldr	r3, [r7, #24]
 800a6be:	3301      	adds	r3, #1
 800a6c0:	61bb      	str	r3, [r7, #24]
 800a6c2:	69ba      	ldr	r2, [r7, #24]
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d3e2      	bcc.n	800a690 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a6ca:	2300      	movs	r3, #0
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	3724      	adds	r7, #36	@ 0x24
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b08b      	sub	sp, #44	@ 0x2c
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	60f8      	str	r0, [r7, #12]
 800a6e0:	60b9      	str	r1, [r7, #8]
 800a6e2:	4613      	mov	r3, r2
 800a6e4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a6ee:	88fb      	ldrh	r3, [r7, #6]
 800a6f0:	089b      	lsrs	r3, r3, #2
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a6f6:	88fb      	ldrh	r3, [r7, #6]
 800a6f8:	f003 0303 	and.w	r3, r3, #3
 800a6fc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a6fe:	2300      	movs	r3, #0
 800a700:	623b      	str	r3, [r7, #32]
 800a702:	e014      	b.n	800a72e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a704:	69bb      	ldr	r3, [r7, #24]
 800a706:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a70e:	601a      	str	r2, [r3, #0]
    pDest++;
 800a710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a712:	3301      	adds	r3, #1
 800a714:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a718:	3301      	adds	r3, #1
 800a71a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a71e:	3301      	adds	r3, #1
 800a720:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a724:	3301      	adds	r3, #1
 800a726:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a728:	6a3b      	ldr	r3, [r7, #32]
 800a72a:	3301      	adds	r3, #1
 800a72c:	623b      	str	r3, [r7, #32]
 800a72e:	6a3a      	ldr	r2, [r7, #32]
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	429a      	cmp	r2, r3
 800a734:	d3e6      	bcc.n	800a704 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a736:	8bfb      	ldrh	r3, [r7, #30]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d01e      	beq.n	800a77a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a73c:	2300      	movs	r3, #0
 800a73e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a740:	69bb      	ldr	r3, [r7, #24]
 800a742:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a746:	461a      	mov	r2, r3
 800a748:	f107 0310 	add.w	r3, r7, #16
 800a74c:	6812      	ldr	r2, [r2, #0]
 800a74e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a750:	693a      	ldr	r2, [r7, #16]
 800a752:	6a3b      	ldr	r3, [r7, #32]
 800a754:	b2db      	uxtb	r3, r3
 800a756:	00db      	lsls	r3, r3, #3
 800a758:	fa22 f303 	lsr.w	r3, r2, r3
 800a75c:	b2da      	uxtb	r2, r3
 800a75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a760:	701a      	strb	r2, [r3, #0]
      i++;
 800a762:	6a3b      	ldr	r3, [r7, #32]
 800a764:	3301      	adds	r3, #1
 800a766:	623b      	str	r3, [r7, #32]
      pDest++;
 800a768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76a:	3301      	adds	r3, #1
 800a76c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a76e:	8bfb      	ldrh	r3, [r7, #30]
 800a770:	3b01      	subs	r3, #1
 800a772:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a774:	8bfb      	ldrh	r3, [r7, #30]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d1ea      	bne.n	800a750 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a77a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	372c      	adds	r7, #44	@ 0x2c
 800a780:	46bd      	mov	sp, r7
 800a782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a786:	4770      	bx	lr

0800a788 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a788:	b480      	push	{r7}
 800a78a:	b085      	sub	sp, #20
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	695b      	ldr	r3, [r3, #20]
 800a794:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	699b      	ldr	r3, [r3, #24]
 800a79a:	68fa      	ldr	r2, [r7, #12]
 800a79c:	4013      	ands	r3, r2
 800a79e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3714      	adds	r7, #20
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ac:	4770      	bx	lr

0800a7ae <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800a7ae:	b480      	push	{r7}
 800a7b0:	b085      	sub	sp, #20
 800a7b2:	af00      	add	r7, sp, #0
 800a7b4:	6078      	str	r0, [r7, #4]
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800a7be:	78fb      	ldrb	r3, [r7, #3]
 800a7c0:	015a      	lsls	r2, r3, #5
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	4413      	add	r3, r2
 800a7c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7ca:	689b      	ldr	r3, [r3, #8]
 800a7cc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800a7ce:	78fb      	ldrb	r3, [r7, #3]
 800a7d0:	015a      	lsls	r2, r3, #5
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7da:	68db      	ldr	r3, [r3, #12]
 800a7dc:	68ba      	ldr	r2, [r7, #8]
 800a7de:	4013      	ands	r3, r2
 800a7e0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a7e2:	68bb      	ldr	r3, [r7, #8]
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3714      	adds	r7, #20
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr

0800a7f0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b083      	sub	sp, #12
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	695b      	ldr	r3, [r3, #20]
 800a7fc:	f003 0301 	and.w	r3, r3, #1
}
 800a800:	4618      	mov	r0, r3
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr

0800a80c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b085      	sub	sp, #20
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a814:	2300      	movs	r3, #0
 800a816:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	3301      	adds	r3, #1
 800a81c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a824:	d901      	bls.n	800a82a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a826:	2303      	movs	r3, #3
 800a828:	e022      	b.n	800a870 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	691b      	ldr	r3, [r3, #16]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	daf2      	bge.n	800a818 <USB_CoreReset+0xc>

  count = 10U;
 800a832:	230a      	movs	r3, #10
 800a834:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a836:	e002      	b.n	800a83e <USB_CoreReset+0x32>
  {
    count--;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	3b01      	subs	r3, #1
 800a83c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d1f9      	bne.n	800a838 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	691b      	ldr	r3, [r3, #16]
 800a848:	f043 0201 	orr.w	r2, r3, #1
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	3301      	adds	r3, #1
 800a854:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a85c:	d901      	bls.n	800a862 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a85e:	2303      	movs	r3, #3
 800a860:	e006      	b.n	800a870 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	691b      	ldr	r3, [r3, #16]
 800a866:	f003 0301 	and.w	r3, r3, #1
 800a86a:	2b01      	cmp	r3, #1
 800a86c:	d0f0      	beq.n	800a850 <USB_CoreReset+0x44>

  return HAL_OK;
 800a86e:	2300      	movs	r3, #0
}
 800a870:	4618      	mov	r0, r3
 800a872:	3714      	adds	r7, #20
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a87c:	b084      	sub	sp, #16
 800a87e:	b580      	push	{r7, lr}
 800a880:	b086      	sub	sp, #24
 800a882:	af00      	add	r7, sp, #0
 800a884:	6078      	str	r0, [r7, #4]
 800a886:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a88a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a88e:	2300      	movs	r3, #0
 800a890:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a89c:	461a      	mov	r2, r3
 800a89e:	2300      	movs	r3, #0
 800a8a0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8a6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8b2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8be:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	68db      	ldr	r3, [r3, #12]
 800a8ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d119      	bne.n	800a906 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a8d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a8d6:	2b01      	cmp	r3, #1
 800a8d8:	d10a      	bne.n	800a8f0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	68fa      	ldr	r2, [r7, #12]
 800a8e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a8e8:	f043 0304 	orr.w	r3, r3, #4
 800a8ec:	6013      	str	r3, [r2, #0]
 800a8ee:	e014      	b.n	800a91a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	68fa      	ldr	r2, [r7, #12]
 800a8fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a8fe:	f023 0304 	bic.w	r3, r3, #4
 800a902:	6013      	str	r3, [r2, #0]
 800a904:	e009      	b.n	800a91a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	68fa      	ldr	r2, [r7, #12]
 800a910:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a914:	f023 0304 	bic.w	r3, r3, #4
 800a918:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a91a:	2110      	movs	r1, #16
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f7ff fe3d 	bl	800a59c <USB_FlushTxFifo>
 800a922:	4603      	mov	r3, r0
 800a924:	2b00      	cmp	r3, #0
 800a926:	d001      	beq.n	800a92c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800a928:	2301      	movs	r3, #1
 800a92a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a92c:	6878      	ldr	r0, [r7, #4]
 800a92e:	f7ff fe67 	bl	800a600 <USB_FlushRxFifo>
 800a932:	4603      	mov	r3, r0
 800a934:	2b00      	cmp	r3, #0
 800a936:	d001      	beq.n	800a93c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800a938:	2301      	movs	r3, #1
 800a93a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a93c:	2300      	movs	r3, #0
 800a93e:	613b      	str	r3, [r7, #16]
 800a940:	e015      	b.n	800a96e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800a942:	693b      	ldr	r3, [r7, #16]
 800a944:	015a      	lsls	r2, r3, #5
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	4413      	add	r3, r2
 800a94a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a94e:	461a      	mov	r2, r3
 800a950:	f04f 33ff 	mov.w	r3, #4294967295
 800a954:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	015a      	lsls	r2, r3, #5
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	4413      	add	r3, r2
 800a95e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a962:	461a      	mov	r2, r3
 800a964:	2300      	movs	r3, #0
 800a966:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a968:	693b      	ldr	r3, [r7, #16]
 800a96a:	3301      	adds	r3, #1
 800a96c:	613b      	str	r3, [r7, #16]
 800a96e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a972:	461a      	mov	r2, r3
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	4293      	cmp	r3, r2
 800a978:	d3e3      	bcc.n	800a942 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2200      	movs	r2, #0
 800a97e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	f04f 32ff 	mov.w	r2, #4294967295
 800a986:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	4a18      	ldr	r2, [pc, #96]	@ (800a9ec <USB_HostInit+0x170>)
 800a98c:	4293      	cmp	r3, r2
 800a98e:	d10b      	bne.n	800a9a8 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a996:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	4a15      	ldr	r2, [pc, #84]	@ (800a9f0 <USB_HostInit+0x174>)
 800a99c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	4a14      	ldr	r2, [pc, #80]	@ (800a9f4 <USB_HostInit+0x178>)
 800a9a2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800a9a6:	e009      	b.n	800a9bc <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2280      	movs	r2, #128	@ 0x80
 800a9ac:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	4a11      	ldr	r2, [pc, #68]	@ (800a9f8 <USB_HostInit+0x17c>)
 800a9b2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	4a11      	ldr	r2, [pc, #68]	@ (800a9fc <USB_HostInit+0x180>)
 800a9b8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a9bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d105      	bne.n	800a9d0 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	699b      	ldr	r3, [r3, #24]
 800a9c8:	f043 0210 	orr.w	r2, r3, #16
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	699a      	ldr	r2, [r3, #24]
 800a9d4:	4b0a      	ldr	r3, [pc, #40]	@ (800aa00 <USB_HostInit+0x184>)
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	687a      	ldr	r2, [r7, #4]
 800a9da:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a9dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3718      	adds	r7, #24
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a9e8:	b004      	add	sp, #16
 800a9ea:	4770      	bx	lr
 800a9ec:	40040000 	.word	0x40040000
 800a9f0:	01000200 	.word	0x01000200
 800a9f4:	00e00300 	.word	0x00e00300
 800a9f8:	00600080 	.word	0x00600080
 800a9fc:	004000e0 	.word	0x004000e0
 800aa00:	a3200008 	.word	0xa3200008

0800aa04 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800aa04:	b480      	push	{r7}
 800aa06:	b085      	sub	sp, #20
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
 800aa0c:	460b      	mov	r3, r1
 800aa0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	68fa      	ldr	r2, [r7, #12]
 800aa1e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800aa22:	f023 0303 	bic.w	r3, r3, #3
 800aa26:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aa2e:	681a      	ldr	r2, [r3, #0]
 800aa30:	78fb      	ldrb	r3, [r7, #3]
 800aa32:	f003 0303 	and.w	r3, r3, #3
 800aa36:	68f9      	ldr	r1, [r7, #12]
 800aa38:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800aa3c:	4313      	orrs	r3, r2
 800aa3e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800aa40:	78fb      	ldrb	r3, [r7, #3]
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	d107      	bne.n	800aa56 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aa4c:	461a      	mov	r2, r3
 800aa4e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800aa52:	6053      	str	r3, [r2, #4]
 800aa54:	e00c      	b.n	800aa70 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800aa56:	78fb      	ldrb	r3, [r7, #3]
 800aa58:	2b02      	cmp	r3, #2
 800aa5a:	d107      	bne.n	800aa6c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aa62:	461a      	mov	r2, r3
 800aa64:	f241 7370 	movw	r3, #6000	@ 0x1770
 800aa68:	6053      	str	r3, [r2, #4]
 800aa6a:	e001      	b.n	800aa70 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e000      	b.n	800aa72 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800aa70:	2300      	movs	r3, #0
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3714      	adds	r7, #20
 800aa76:	46bd      	mov	sp, r7
 800aa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7c:	4770      	bx	lr

0800aa7e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800aa7e:	b580      	push	{r7, lr}
 800aa80:	b084      	sub	sp, #16
 800aa82:	af00      	add	r7, sp, #0
 800aa84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800aa9e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	68fa      	ldr	r2, [r7, #12]
 800aaa4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800aaa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aaac:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800aaae:	2064      	movs	r0, #100	@ 0x64
 800aab0:	f7f8 ff8e 	bl	80039d0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	68fa      	ldr	r2, [r7, #12]
 800aab8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800aabc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aac0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800aac2:	200a      	movs	r0, #10
 800aac4:	f7f8 ff84 	bl	80039d0 <HAL_Delay>

  return HAL_OK;
 800aac8:	2300      	movs	r3, #0
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3710      	adds	r7, #16
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}

0800aad2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800aad2:	b480      	push	{r7}
 800aad4:	b085      	sub	sp, #20
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	6078      	str	r0, [r7, #4]
 800aada:	460b      	mov	r3, r1
 800aadc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800aae2:	2300      	movs	r3, #0
 800aae4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800aaf6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d109      	bne.n	800ab16 <USB_DriveVbus+0x44>
 800ab02:	78fb      	ldrb	r3, [r7, #3]
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	d106      	bne.n	800ab16 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	68fa      	ldr	r2, [r7, #12]
 800ab0c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800ab10:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ab14:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ab1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab20:	d109      	bne.n	800ab36 <USB_DriveVbus+0x64>
 800ab22:	78fb      	ldrb	r3, [r7, #3]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d106      	bne.n	800ab36 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	68fa      	ldr	r2, [r7, #12]
 800ab2c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800ab30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab34:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800ab36:	2300      	movs	r3, #0
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3714      	adds	r7, #20
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b085      	sub	sp, #20
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800ab50:	2300      	movs	r3, #0
 800ab52:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	0c5b      	lsrs	r3, r3, #17
 800ab62:	f003 0303 	and.w	r3, r3, #3
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3714      	adds	r7, #20
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr

0800ab72 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800ab72:	b480      	push	{r7}
 800ab74:	b085      	sub	sp, #20
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ab84:	689b      	ldr	r3, [r3, #8]
 800ab86:	b29b      	uxth	r3, r3
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3714      	adds	r7, #20
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b088      	sub	sp, #32
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
 800ab9c:	4608      	mov	r0, r1
 800ab9e:	4611      	mov	r1, r2
 800aba0:	461a      	mov	r2, r3
 800aba2:	4603      	mov	r3, r0
 800aba4:	70fb      	strb	r3, [r7, #3]
 800aba6:	460b      	mov	r3, r1
 800aba8:	70bb      	strb	r3, [r7, #2]
 800abaa:	4613      	mov	r3, r2
 800abac:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800abae:	2300      	movs	r3, #0
 800abb0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800abb6:	78fb      	ldrb	r3, [r7, #3]
 800abb8:	015a      	lsls	r2, r3, #5
 800abba:	693b      	ldr	r3, [r7, #16]
 800abbc:	4413      	add	r3, r2
 800abbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abc2:	461a      	mov	r2, r3
 800abc4:	f04f 33ff 	mov.w	r3, #4294967295
 800abc8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800abca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800abce:	2b03      	cmp	r3, #3
 800abd0:	d87c      	bhi.n	800accc <USB_HC_Init+0x138>
 800abd2:	a201      	add	r2, pc, #4	@ (adr r2, 800abd8 <USB_HC_Init+0x44>)
 800abd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd8:	0800abe9 	.word	0x0800abe9
 800abdc:	0800ac8f 	.word	0x0800ac8f
 800abe0:	0800abe9 	.word	0x0800abe9
 800abe4:	0800ac51 	.word	0x0800ac51
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800abe8:	78fb      	ldrb	r3, [r7, #3]
 800abea:	015a      	lsls	r2, r3, #5
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	4413      	add	r3, r2
 800abf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abf4:	461a      	mov	r2, r3
 800abf6:	f240 439d 	movw	r3, #1181	@ 0x49d
 800abfa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800abfc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	da10      	bge.n	800ac26 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800ac04:	78fb      	ldrb	r3, [r7, #3]
 800ac06:	015a      	lsls	r2, r3, #5
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	4413      	add	r3, r2
 800ac0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac10:	68db      	ldr	r3, [r3, #12]
 800ac12:	78fa      	ldrb	r2, [r7, #3]
 800ac14:	0151      	lsls	r1, r2, #5
 800ac16:	693a      	ldr	r2, [r7, #16]
 800ac18:	440a      	add	r2, r1
 800ac1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac22:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800ac24:	e055      	b.n	800acd2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	4a6f      	ldr	r2, [pc, #444]	@ (800ade8 <USB_HC_Init+0x254>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d151      	bne.n	800acd2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800ac2e:	78fb      	ldrb	r3, [r7, #3]
 800ac30:	015a      	lsls	r2, r3, #5
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	4413      	add	r3, r2
 800ac36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac3a:	68db      	ldr	r3, [r3, #12]
 800ac3c:	78fa      	ldrb	r2, [r7, #3]
 800ac3e:	0151      	lsls	r1, r2, #5
 800ac40:	693a      	ldr	r2, [r7, #16]
 800ac42:	440a      	add	r2, r1
 800ac44:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac48:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ac4c:	60d3      	str	r3, [r2, #12]
      break;
 800ac4e:	e040      	b.n	800acd2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ac50:	78fb      	ldrb	r3, [r7, #3]
 800ac52:	015a      	lsls	r2, r3, #5
 800ac54:	693b      	ldr	r3, [r7, #16]
 800ac56:	4413      	add	r3, r2
 800ac58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac5c:	461a      	mov	r2, r3
 800ac5e:	f240 639d 	movw	r3, #1693	@ 0x69d
 800ac62:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800ac64:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	da34      	bge.n	800acd6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800ac6c:	78fb      	ldrb	r3, [r7, #3]
 800ac6e:	015a      	lsls	r2, r3, #5
 800ac70:	693b      	ldr	r3, [r7, #16]
 800ac72:	4413      	add	r3, r2
 800ac74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac78:	68db      	ldr	r3, [r3, #12]
 800ac7a:	78fa      	ldrb	r2, [r7, #3]
 800ac7c:	0151      	lsls	r1, r2, #5
 800ac7e:	693a      	ldr	r2, [r7, #16]
 800ac80:	440a      	add	r2, r1
 800ac82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac8a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800ac8c:	e023      	b.n	800acd6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ac8e:	78fb      	ldrb	r3, [r7, #3]
 800ac90:	015a      	lsls	r2, r3, #5
 800ac92:	693b      	ldr	r3, [r7, #16]
 800ac94:	4413      	add	r3, r2
 800ac96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac9a:	461a      	mov	r2, r3
 800ac9c:	f240 2325 	movw	r3, #549	@ 0x225
 800aca0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800aca2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	da17      	bge.n	800acda <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800acaa:	78fb      	ldrb	r3, [r7, #3]
 800acac:	015a      	lsls	r2, r3, #5
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	4413      	add	r3, r2
 800acb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800acb6:	68db      	ldr	r3, [r3, #12]
 800acb8:	78fa      	ldrb	r2, [r7, #3]
 800acba:	0151      	lsls	r1, r2, #5
 800acbc:	693a      	ldr	r2, [r7, #16]
 800acbe:	440a      	add	r2, r1
 800acc0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800acc4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800acc8:	60d3      	str	r3, [r2, #12]
      }
      break;
 800acca:	e006      	b.n	800acda <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800accc:	2301      	movs	r3, #1
 800acce:	77fb      	strb	r3, [r7, #31]
      break;
 800acd0:	e004      	b.n	800acdc <USB_HC_Init+0x148>
      break;
 800acd2:	bf00      	nop
 800acd4:	e002      	b.n	800acdc <USB_HC_Init+0x148>
      break;
 800acd6:	bf00      	nop
 800acd8:	e000      	b.n	800acdc <USB_HC_Init+0x148>
      break;
 800acda:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800acdc:	78fb      	ldrb	r3, [r7, #3]
 800acde:	015a      	lsls	r2, r3, #5
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	4413      	add	r3, r2
 800ace4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ace8:	461a      	mov	r2, r3
 800acea:	2300      	movs	r3, #0
 800acec:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800acee:	78fb      	ldrb	r3, [r7, #3]
 800acf0:	015a      	lsls	r2, r3, #5
 800acf2:	693b      	ldr	r3, [r7, #16]
 800acf4:	4413      	add	r3, r2
 800acf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800acfa:	68db      	ldr	r3, [r3, #12]
 800acfc:	78fa      	ldrb	r2, [r7, #3]
 800acfe:	0151      	lsls	r1, r2, #5
 800ad00:	693a      	ldr	r2, [r7, #16]
 800ad02:	440a      	add	r2, r1
 800ad04:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad08:	f043 0302 	orr.w	r3, r3, #2
 800ad0c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800ad0e:	693b      	ldr	r3, [r7, #16]
 800ad10:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ad14:	699a      	ldr	r2, [r3, #24]
 800ad16:	78fb      	ldrb	r3, [r7, #3]
 800ad18:	f003 030f 	and.w	r3, r3, #15
 800ad1c:	2101      	movs	r1, #1
 800ad1e:	fa01 f303 	lsl.w	r3, r1, r3
 800ad22:	6939      	ldr	r1, [r7, #16]
 800ad24:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800ad28:	4313      	orrs	r3, r2
 800ad2a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	699b      	ldr	r3, [r3, #24]
 800ad30:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800ad38:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	da03      	bge.n	800ad48 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800ad40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad44:	61bb      	str	r3, [r7, #24]
 800ad46:	e001      	b.n	800ad4c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800ad48:	2300      	movs	r3, #0
 800ad4a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800ad4c:	6878      	ldr	r0, [r7, #4]
 800ad4e:	f7ff fef9 	bl	800ab44 <USB_GetHostSpeed>
 800ad52:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800ad54:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ad58:	2b02      	cmp	r3, #2
 800ad5a:	d106      	bne.n	800ad6a <USB_HC_Init+0x1d6>
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	2b02      	cmp	r3, #2
 800ad60:	d003      	beq.n	800ad6a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800ad62:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800ad66:	617b      	str	r3, [r7, #20]
 800ad68:	e001      	b.n	800ad6e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ad6e:	787b      	ldrb	r3, [r7, #1]
 800ad70:	059b      	lsls	r3, r3, #22
 800ad72:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ad76:	78bb      	ldrb	r3, [r7, #2]
 800ad78:	02db      	lsls	r3, r3, #11
 800ad7a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ad7e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ad80:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800ad84:	049b      	lsls	r3, r3, #18
 800ad86:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ad8a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800ad8c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ad8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ad92:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800ad94:	69bb      	ldr	r3, [r7, #24]
 800ad96:	431a      	orrs	r2, r3
 800ad98:	697b      	ldr	r3, [r7, #20]
 800ad9a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ad9c:	78fa      	ldrb	r2, [r7, #3]
 800ad9e:	0151      	lsls	r1, r2, #5
 800ada0:	693a      	ldr	r2, [r7, #16]
 800ada2:	440a      	add	r2, r1
 800ada4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800ada8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800adac:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800adae:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800adb2:	2b03      	cmp	r3, #3
 800adb4:	d003      	beq.n	800adbe <USB_HC_Init+0x22a>
 800adb6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800adba:	2b01      	cmp	r3, #1
 800adbc:	d10f      	bne.n	800adde <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800adbe:	78fb      	ldrb	r3, [r7, #3]
 800adc0:	015a      	lsls	r2, r3, #5
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	4413      	add	r3, r2
 800adc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	78fa      	ldrb	r2, [r7, #3]
 800adce:	0151      	lsls	r1, r2, #5
 800add0:	693a      	ldr	r2, [r7, #16]
 800add2:	440a      	add	r2, r1
 800add4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800add8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800addc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800adde:	7ffb      	ldrb	r3, [r7, #31]
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3720      	adds	r7, #32
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}
 800ade8:	40040000 	.word	0x40040000

0800adec <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b08c      	sub	sp, #48	@ 0x30
 800adf0:	af02      	add	r7, sp, #8
 800adf2:	60f8      	str	r0, [r7, #12]
 800adf4:	60b9      	str	r1, [r7, #8]
 800adf6:	4613      	mov	r3, r2
 800adf8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	785b      	ldrb	r3, [r3, #1]
 800ae02:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800ae04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ae08:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	4a5d      	ldr	r2, [pc, #372]	@ (800af84 <USB_HC_StartXfer+0x198>)
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	d12f      	bne.n	800ae72 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800ae12:	79fb      	ldrb	r3, [r7, #7]
 800ae14:	2b01      	cmp	r3, #1
 800ae16:	d11c      	bne.n	800ae52 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	7c9b      	ldrb	r3, [r3, #18]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d003      	beq.n	800ae28 <USB_HC_StartXfer+0x3c>
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	7c9b      	ldrb	r3, [r3, #18]
 800ae24:	2b02      	cmp	r3, #2
 800ae26:	d124      	bne.n	800ae72 <USB_HC_StartXfer+0x86>
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	799b      	ldrb	r3, [r3, #6]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d120      	bne.n	800ae72 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800ae30:	69fb      	ldr	r3, [r7, #28]
 800ae32:	015a      	lsls	r2, r3, #5
 800ae34:	6a3b      	ldr	r3, [r7, #32]
 800ae36:	4413      	add	r3, r2
 800ae38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae3c:	68db      	ldr	r3, [r3, #12]
 800ae3e:	69fa      	ldr	r2, [r7, #28]
 800ae40:	0151      	lsls	r1, r2, #5
 800ae42:	6a3a      	ldr	r2, [r7, #32]
 800ae44:	440a      	add	r2, r1
 800ae46:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae4e:	60d3      	str	r3, [r2, #12]
 800ae50:	e00f      	b.n	800ae72 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	791b      	ldrb	r3, [r3, #4]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d10b      	bne.n	800ae72 <USB_HC_StartXfer+0x86>
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	795b      	ldrb	r3, [r3, #5]
 800ae5e:	2b01      	cmp	r3, #1
 800ae60:	d107      	bne.n	800ae72 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	785b      	ldrb	r3, [r3, #1]
 800ae66:	4619      	mov	r1, r3
 800ae68:	68f8      	ldr	r0, [r7, #12]
 800ae6a:	f000 fb6b 	bl	800b544 <USB_DoPing>
        return HAL_OK;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	e232      	b.n	800b2d8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	799b      	ldrb	r3, [r3, #6]
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	d158      	bne.n	800af2c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	78db      	ldrb	r3, [r3, #3]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d007      	beq.n	800ae96 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ae86:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ae88:	68ba      	ldr	r2, [r7, #8]
 800ae8a:	8a92      	ldrh	r2, [r2, #20]
 800ae8c:	fb03 f202 	mul.w	r2, r3, r2
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	61da      	str	r2, [r3, #28]
 800ae94:	e07c      	b.n	800af90 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	7c9b      	ldrb	r3, [r3, #18]
 800ae9a:	2b01      	cmp	r3, #1
 800ae9c:	d130      	bne.n	800af00 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	6a1b      	ldr	r3, [r3, #32]
 800aea2:	2bbc      	cmp	r3, #188	@ 0xbc
 800aea4:	d918      	bls.n	800aed8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	8a9b      	ldrh	r3, [r3, #20]
 800aeaa:	461a      	mov	r2, r3
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	69da      	ldr	r2, [r3, #28]
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	68db      	ldr	r3, [r3, #12]
 800aebc:	2b01      	cmp	r3, #1
 800aebe:	d003      	beq.n	800aec8 <USB_HC_StartXfer+0xdc>
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	68db      	ldr	r3, [r3, #12]
 800aec4:	2b02      	cmp	r3, #2
 800aec6:	d103      	bne.n	800aed0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	2202      	movs	r2, #2
 800aecc:	60da      	str	r2, [r3, #12]
 800aece:	e05f      	b.n	800af90 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	2201      	movs	r2, #1
 800aed4:	60da      	str	r2, [r3, #12]
 800aed6:	e05b      	b.n	800af90 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	6a1a      	ldr	r2, [r3, #32]
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	68db      	ldr	r3, [r3, #12]
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	d007      	beq.n	800aef8 <USB_HC_StartXfer+0x10c>
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	68db      	ldr	r3, [r3, #12]
 800aeec:	2b02      	cmp	r3, #2
 800aeee:	d003      	beq.n	800aef8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	2204      	movs	r2, #4
 800aef4:	60da      	str	r2, [r3, #12]
 800aef6:	e04b      	b.n	800af90 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	2203      	movs	r2, #3
 800aefc:	60da      	str	r2, [r3, #12]
 800aefe:	e047      	b.n	800af90 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800af00:	79fb      	ldrb	r3, [r7, #7]
 800af02:	2b01      	cmp	r3, #1
 800af04:	d10d      	bne.n	800af22 <USB_HC_StartXfer+0x136>
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	6a1b      	ldr	r3, [r3, #32]
 800af0a:	68ba      	ldr	r2, [r7, #8]
 800af0c:	8a92      	ldrh	r2, [r2, #20]
 800af0e:	4293      	cmp	r3, r2
 800af10:	d907      	bls.n	800af22 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800af12:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800af14:	68ba      	ldr	r2, [r7, #8]
 800af16:	8a92      	ldrh	r2, [r2, #20]
 800af18:	fb03 f202 	mul.w	r2, r3, r2
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	61da      	str	r2, [r3, #28]
 800af20:	e036      	b.n	800af90 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	6a1a      	ldr	r2, [r3, #32]
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	61da      	str	r2, [r3, #28]
 800af2a:	e031      	b.n	800af90 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	6a1b      	ldr	r3, [r3, #32]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d018      	beq.n	800af66 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800af34:	68bb      	ldr	r3, [r7, #8]
 800af36:	6a1b      	ldr	r3, [r3, #32]
 800af38:	68ba      	ldr	r2, [r7, #8]
 800af3a:	8a92      	ldrh	r2, [r2, #20]
 800af3c:	4413      	add	r3, r2
 800af3e:	3b01      	subs	r3, #1
 800af40:	68ba      	ldr	r2, [r7, #8]
 800af42:	8a92      	ldrh	r2, [r2, #20]
 800af44:	fbb3 f3f2 	udiv	r3, r3, r2
 800af48:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800af4a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800af4c:	8b7b      	ldrh	r3, [r7, #26]
 800af4e:	429a      	cmp	r2, r3
 800af50:	d90b      	bls.n	800af6a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800af52:	8b7b      	ldrh	r3, [r7, #26]
 800af54:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800af56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800af58:	68ba      	ldr	r2, [r7, #8]
 800af5a:	8a92      	ldrh	r2, [r2, #20]
 800af5c:	fb03 f202 	mul.w	r2, r3, r2
 800af60:	68bb      	ldr	r3, [r7, #8]
 800af62:	61da      	str	r2, [r3, #28]
 800af64:	e001      	b.n	800af6a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800af66:	2301      	movs	r3, #1
 800af68:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	78db      	ldrb	r3, [r3, #3]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d00a      	beq.n	800af88 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800af72:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800af74:	68ba      	ldr	r2, [r7, #8]
 800af76:	8a92      	ldrh	r2, [r2, #20]
 800af78:	fb03 f202 	mul.w	r2, r3, r2
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	61da      	str	r2, [r3, #28]
 800af80:	e006      	b.n	800af90 <USB_HC_StartXfer+0x1a4>
 800af82:	bf00      	nop
 800af84:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800af88:	68bb      	ldr	r3, [r7, #8]
 800af8a:	6a1a      	ldr	r2, [r3, #32]
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	69db      	ldr	r3, [r3, #28]
 800af94:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800af98:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800af9a:	04d9      	lsls	r1, r3, #19
 800af9c:	4ba3      	ldr	r3, [pc, #652]	@ (800b22c <USB_HC_StartXfer+0x440>)
 800af9e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800afa0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	7d9b      	ldrb	r3, [r3, #22]
 800afa6:	075b      	lsls	r3, r3, #29
 800afa8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800afac:	69f9      	ldr	r1, [r7, #28]
 800afae:	0148      	lsls	r0, r1, #5
 800afb0:	6a39      	ldr	r1, [r7, #32]
 800afb2:	4401      	add	r1, r0
 800afb4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800afb8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800afba:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800afbc:	79fb      	ldrb	r3, [r7, #7]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d009      	beq.n	800afd6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	6999      	ldr	r1, [r3, #24]
 800afc6:	69fb      	ldr	r3, [r7, #28]
 800afc8:	015a      	lsls	r2, r3, #5
 800afca:	6a3b      	ldr	r3, [r7, #32]
 800afcc:	4413      	add	r3, r2
 800afce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800afd2:	460a      	mov	r2, r1
 800afd4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800afd6:	6a3b      	ldr	r3, [r7, #32]
 800afd8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800afdc:	689b      	ldr	r3, [r3, #8]
 800afde:	f003 0301 	and.w	r3, r3, #1
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	bf0c      	ite	eq
 800afe6:	2301      	moveq	r3, #1
 800afe8:	2300      	movne	r3, #0
 800afea:	b2db      	uxtb	r3, r3
 800afec:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800afee:	69fb      	ldr	r3, [r7, #28]
 800aff0:	015a      	lsls	r2, r3, #5
 800aff2:	6a3b      	ldr	r3, [r7, #32]
 800aff4:	4413      	add	r3, r2
 800aff6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	69fa      	ldr	r2, [r7, #28]
 800affe:	0151      	lsls	r1, r2, #5
 800b000:	6a3a      	ldr	r2, [r7, #32]
 800b002:	440a      	add	r2, r1
 800b004:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b008:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b00c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800b00e:	69fb      	ldr	r3, [r7, #28]
 800b010:	015a      	lsls	r2, r3, #5
 800b012:	6a3b      	ldr	r3, [r7, #32]
 800b014:	4413      	add	r3, r2
 800b016:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b01a:	681a      	ldr	r2, [r3, #0]
 800b01c:	7e7b      	ldrb	r3, [r7, #25]
 800b01e:	075b      	lsls	r3, r3, #29
 800b020:	69f9      	ldr	r1, [r7, #28]
 800b022:	0148      	lsls	r0, r1, #5
 800b024:	6a39      	ldr	r1, [r7, #32]
 800b026:	4401      	add	r1, r0
 800b028:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800b02c:	4313      	orrs	r3, r2
 800b02e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	799b      	ldrb	r3, [r3, #6]
 800b034:	2b01      	cmp	r3, #1
 800b036:	f040 80c3 	bne.w	800b1c0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	7c5b      	ldrb	r3, [r3, #17]
 800b03e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800b040:	68ba      	ldr	r2, [r7, #8]
 800b042:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800b044:	4313      	orrs	r3, r2
 800b046:	69fa      	ldr	r2, [r7, #28]
 800b048:	0151      	lsls	r1, r2, #5
 800b04a:	6a3a      	ldr	r2, [r7, #32]
 800b04c:	440a      	add	r2, r1
 800b04e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800b052:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800b056:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800b058:	69fb      	ldr	r3, [r7, #28]
 800b05a:	015a      	lsls	r2, r3, #5
 800b05c:	6a3b      	ldr	r3, [r7, #32]
 800b05e:	4413      	add	r3, r2
 800b060:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	69fa      	ldr	r2, [r7, #28]
 800b068:	0151      	lsls	r1, r2, #5
 800b06a:	6a3a      	ldr	r2, [r7, #32]
 800b06c:	440a      	add	r2, r1
 800b06e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b072:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800b076:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	79db      	ldrb	r3, [r3, #7]
 800b07c:	2b01      	cmp	r3, #1
 800b07e:	d123      	bne.n	800b0c8 <USB_HC_StartXfer+0x2dc>
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	78db      	ldrb	r3, [r3, #3]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d11f      	bne.n	800b0c8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800b088:	69fb      	ldr	r3, [r7, #28]
 800b08a:	015a      	lsls	r2, r3, #5
 800b08c:	6a3b      	ldr	r3, [r7, #32]
 800b08e:	4413      	add	r3, r2
 800b090:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b094:	685b      	ldr	r3, [r3, #4]
 800b096:	69fa      	ldr	r2, [r7, #28]
 800b098:	0151      	lsls	r1, r2, #5
 800b09a:	6a3a      	ldr	r2, [r7, #32]
 800b09c:	440a      	add	r2, r1
 800b09e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b0a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0a6:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800b0a8:	69fb      	ldr	r3, [r7, #28]
 800b0aa:	015a      	lsls	r2, r3, #5
 800b0ac:	6a3b      	ldr	r3, [r7, #32]
 800b0ae:	4413      	add	r3, r2
 800b0b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b0b4:	68db      	ldr	r3, [r3, #12]
 800b0b6:	69fa      	ldr	r2, [r7, #28]
 800b0b8:	0151      	lsls	r1, r2, #5
 800b0ba:	6a3a      	ldr	r2, [r7, #32]
 800b0bc:	440a      	add	r2, r1
 800b0be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b0c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0c6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	7c9b      	ldrb	r3, [r3, #18]
 800b0cc:	2b01      	cmp	r3, #1
 800b0ce:	d003      	beq.n	800b0d8 <USB_HC_StartXfer+0x2ec>
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	7c9b      	ldrb	r3, [r3, #18]
 800b0d4:	2b03      	cmp	r3, #3
 800b0d6:	d117      	bne.n	800b108 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800b0dc:	2b01      	cmp	r3, #1
 800b0de:	d113      	bne.n	800b108 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	78db      	ldrb	r3, [r3, #3]
 800b0e4:	2b01      	cmp	r3, #1
 800b0e6:	d10f      	bne.n	800b108 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800b0e8:	69fb      	ldr	r3, [r7, #28]
 800b0ea:	015a      	lsls	r2, r3, #5
 800b0ec:	6a3b      	ldr	r3, [r7, #32]
 800b0ee:	4413      	add	r3, r2
 800b0f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b0f4:	685b      	ldr	r3, [r3, #4]
 800b0f6:	69fa      	ldr	r2, [r7, #28]
 800b0f8:	0151      	lsls	r1, r2, #5
 800b0fa:	6a3a      	ldr	r2, [r7, #32]
 800b0fc:	440a      	add	r2, r1
 800b0fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b102:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b106:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	7c9b      	ldrb	r3, [r3, #18]
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d162      	bne.n	800b1d6 <USB_HC_StartXfer+0x3ea>
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	78db      	ldrb	r3, [r3, #3]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d15e      	bne.n	800b1d6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	68db      	ldr	r3, [r3, #12]
 800b11c:	3b01      	subs	r3, #1
 800b11e:	2b03      	cmp	r3, #3
 800b120:	d858      	bhi.n	800b1d4 <USB_HC_StartXfer+0x3e8>
 800b122:	a201      	add	r2, pc, #4	@ (adr r2, 800b128 <USB_HC_StartXfer+0x33c>)
 800b124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b128:	0800b139 	.word	0x0800b139
 800b12c:	0800b15b 	.word	0x0800b15b
 800b130:	0800b17d 	.word	0x0800b17d
 800b134:	0800b19f 	.word	0x0800b19f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800b138:	69fb      	ldr	r3, [r7, #28]
 800b13a:	015a      	lsls	r2, r3, #5
 800b13c:	6a3b      	ldr	r3, [r7, #32]
 800b13e:	4413      	add	r3, r2
 800b140:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	69fa      	ldr	r2, [r7, #28]
 800b148:	0151      	lsls	r1, r2, #5
 800b14a:	6a3a      	ldr	r2, [r7, #32]
 800b14c:	440a      	add	r2, r1
 800b14e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b152:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b156:	6053      	str	r3, [r2, #4]
          break;
 800b158:	e03d      	b.n	800b1d6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800b15a:	69fb      	ldr	r3, [r7, #28]
 800b15c:	015a      	lsls	r2, r3, #5
 800b15e:	6a3b      	ldr	r3, [r7, #32]
 800b160:	4413      	add	r3, r2
 800b162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b166:	685b      	ldr	r3, [r3, #4]
 800b168:	69fa      	ldr	r2, [r7, #28]
 800b16a:	0151      	lsls	r1, r2, #5
 800b16c:	6a3a      	ldr	r2, [r7, #32]
 800b16e:	440a      	add	r2, r1
 800b170:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b174:	f043 030e 	orr.w	r3, r3, #14
 800b178:	6053      	str	r3, [r2, #4]
          break;
 800b17a:	e02c      	b.n	800b1d6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800b17c:	69fb      	ldr	r3, [r7, #28]
 800b17e:	015a      	lsls	r2, r3, #5
 800b180:	6a3b      	ldr	r3, [r7, #32]
 800b182:	4413      	add	r3, r2
 800b184:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b188:	685b      	ldr	r3, [r3, #4]
 800b18a:	69fa      	ldr	r2, [r7, #28]
 800b18c:	0151      	lsls	r1, r2, #5
 800b18e:	6a3a      	ldr	r2, [r7, #32]
 800b190:	440a      	add	r2, r1
 800b192:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b196:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b19a:	6053      	str	r3, [r2, #4]
          break;
 800b19c:	e01b      	b.n	800b1d6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800b19e:	69fb      	ldr	r3, [r7, #28]
 800b1a0:	015a      	lsls	r2, r3, #5
 800b1a2:	6a3b      	ldr	r3, [r7, #32]
 800b1a4:	4413      	add	r3, r2
 800b1a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	69fa      	ldr	r2, [r7, #28]
 800b1ae:	0151      	lsls	r1, r2, #5
 800b1b0:	6a3a      	ldr	r2, [r7, #32]
 800b1b2:	440a      	add	r2, r1
 800b1b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b1b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b1bc:	6053      	str	r3, [r2, #4]
          break;
 800b1be:	e00a      	b.n	800b1d6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800b1c0:	69fb      	ldr	r3, [r7, #28]
 800b1c2:	015a      	lsls	r2, r3, #5
 800b1c4:	6a3b      	ldr	r3, [r7, #32]
 800b1c6:	4413      	add	r3, r2
 800b1c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	6053      	str	r3, [r2, #4]
 800b1d2:	e000      	b.n	800b1d6 <USB_HC_StartXfer+0x3ea>
          break;
 800b1d4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800b1d6:	69fb      	ldr	r3, [r7, #28]
 800b1d8:	015a      	lsls	r2, r3, #5
 800b1da:	6a3b      	ldr	r3, [r7, #32]
 800b1dc:	4413      	add	r3, r2
 800b1de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b1ec:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	78db      	ldrb	r3, [r3, #3]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d004      	beq.n	800b200 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1fc:	613b      	str	r3, [r7, #16]
 800b1fe:	e003      	b.n	800b208 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b206:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b208:	693b      	ldr	r3, [r7, #16]
 800b20a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b20e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800b210:	69fb      	ldr	r3, [r7, #28]
 800b212:	015a      	lsls	r2, r3, #5
 800b214:	6a3b      	ldr	r3, [r7, #32]
 800b216:	4413      	add	r3, r2
 800b218:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b21c:	461a      	mov	r2, r3
 800b21e:	693b      	ldr	r3, [r7, #16]
 800b220:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800b222:	79fb      	ldrb	r3, [r7, #7]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d003      	beq.n	800b230 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800b228:	2300      	movs	r3, #0
 800b22a:	e055      	b.n	800b2d8 <USB_HC_StartXfer+0x4ec>
 800b22c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	78db      	ldrb	r3, [r3, #3]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d14e      	bne.n	800b2d6 <USB_HC_StartXfer+0x4ea>
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	6a1b      	ldr	r3, [r3, #32]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d04a      	beq.n	800b2d6 <USB_HC_StartXfer+0x4ea>
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	79db      	ldrb	r3, [r3, #7]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d146      	bne.n	800b2d6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	7c9b      	ldrb	r3, [r3, #18]
 800b24c:	2b03      	cmp	r3, #3
 800b24e:	d831      	bhi.n	800b2b4 <USB_HC_StartXfer+0x4c8>
 800b250:	a201      	add	r2, pc, #4	@ (adr r2, 800b258 <USB_HC_StartXfer+0x46c>)
 800b252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b256:	bf00      	nop
 800b258:	0800b269 	.word	0x0800b269
 800b25c:	0800b28d 	.word	0x0800b28d
 800b260:	0800b269 	.word	0x0800b269
 800b264:	0800b28d 	.word	0x0800b28d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	6a1b      	ldr	r3, [r3, #32]
 800b26c:	3303      	adds	r3, #3
 800b26e:	089b      	lsrs	r3, r3, #2
 800b270:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800b272:	8afa      	ldrh	r2, [r7, #22]
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b278:	b29b      	uxth	r3, r3
 800b27a:	429a      	cmp	r2, r3
 800b27c:	d91c      	bls.n	800b2b8 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	699b      	ldr	r3, [r3, #24]
 800b282:	f043 0220 	orr.w	r2, r3, #32
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	619a      	str	r2, [r3, #24]
        }
        break;
 800b28a:	e015      	b.n	800b2b8 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	6a1b      	ldr	r3, [r3, #32]
 800b290:	3303      	adds	r3, #3
 800b292:	089b      	lsrs	r3, r3, #2
 800b294:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800b296:	8afa      	ldrh	r2, [r7, #22]
 800b298:	6a3b      	ldr	r3, [r7, #32]
 800b29a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b29e:	691b      	ldr	r3, [r3, #16]
 800b2a0:	b29b      	uxth	r3, r3
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d90a      	bls.n	800b2bc <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	699b      	ldr	r3, [r3, #24]
 800b2aa:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	619a      	str	r2, [r3, #24]
        }
        break;
 800b2b2:	e003      	b.n	800b2bc <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800b2b4:	bf00      	nop
 800b2b6:	e002      	b.n	800b2be <USB_HC_StartXfer+0x4d2>
        break;
 800b2b8:	bf00      	nop
 800b2ba:	e000      	b.n	800b2be <USB_HC_StartXfer+0x4d2>
        break;
 800b2bc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	6999      	ldr	r1, [r3, #24]
 800b2c2:	68bb      	ldr	r3, [r7, #8]
 800b2c4:	785a      	ldrb	r2, [r3, #1]
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	6a1b      	ldr	r3, [r3, #32]
 800b2ca:	b29b      	uxth	r3, r3
 800b2cc:	2000      	movs	r0, #0
 800b2ce:	9000      	str	r0, [sp, #0]
 800b2d0:	68f8      	ldr	r0, [r7, #12]
 800b2d2:	f7ff f9c3 	bl	800a65c <USB_WritePacket>
  }

  return HAL_OK;
 800b2d6:	2300      	movs	r3, #0
}
 800b2d8:	4618      	mov	r0, r3
 800b2da:	3728      	adds	r7, #40	@ 0x28
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}

0800b2e0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b2e0:	b480      	push	{r7}
 800b2e2:	b085      	sub	sp, #20
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b2f2:	695b      	ldr	r3, [r3, #20]
 800b2f4:	b29b      	uxth	r3, r3
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3714      	adds	r7, #20
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b300:	4770      	bx	lr

0800b302 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800b302:	b480      	push	{r7}
 800b304:	b089      	sub	sp, #36	@ 0x24
 800b306:	af00      	add	r7, sp, #0
 800b308:	6078      	str	r0, [r7, #4]
 800b30a:	460b      	mov	r3, r1
 800b30c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800b312:	78fb      	ldrb	r3, [r7, #3]
 800b314:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800b316:	2300      	movs	r3, #0
 800b318:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b31a:	69bb      	ldr	r3, [r7, #24]
 800b31c:	015a      	lsls	r2, r3, #5
 800b31e:	69fb      	ldr	r3, [r7, #28]
 800b320:	4413      	add	r3, r2
 800b322:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	0c9b      	lsrs	r3, r3, #18
 800b32a:	f003 0303 	and.w	r3, r3, #3
 800b32e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800b330:	69bb      	ldr	r3, [r7, #24]
 800b332:	015a      	lsls	r2, r3, #5
 800b334:	69fb      	ldr	r3, [r7, #28]
 800b336:	4413      	add	r3, r2
 800b338:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	0fdb      	lsrs	r3, r3, #31
 800b340:	f003 0301 	and.w	r3, r3, #1
 800b344:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800b346:	69bb      	ldr	r3, [r7, #24]
 800b348:	015a      	lsls	r2, r3, #5
 800b34a:	69fb      	ldr	r3, [r7, #28]
 800b34c:	4413      	add	r3, r2
 800b34e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b352:	685b      	ldr	r3, [r3, #4]
 800b354:	0fdb      	lsrs	r3, r3, #31
 800b356:	f003 0301 	and.w	r3, r3, #1
 800b35a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	f003 0320 	and.w	r3, r3, #32
 800b364:	2b20      	cmp	r3, #32
 800b366:	d10d      	bne.n	800b384 <USB_HC_Halt+0x82>
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d10a      	bne.n	800b384 <USB_HC_Halt+0x82>
 800b36e:	693b      	ldr	r3, [r7, #16]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d005      	beq.n	800b380 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	2b01      	cmp	r3, #1
 800b378:	d002      	beq.n	800b380 <USB_HC_Halt+0x7e>
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	2b03      	cmp	r3, #3
 800b37e:	d101      	bne.n	800b384 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800b380:	2300      	movs	r3, #0
 800b382:	e0d8      	b.n	800b536 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d002      	beq.n	800b390 <USB_HC_Halt+0x8e>
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	2b02      	cmp	r3, #2
 800b38e:	d173      	bne.n	800b478 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	015a      	lsls	r2, r3, #5
 800b394:	69fb      	ldr	r3, [r7, #28]
 800b396:	4413      	add	r3, r2
 800b398:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	69ba      	ldr	r2, [r7, #24]
 800b3a0:	0151      	lsls	r1, r2, #5
 800b3a2:	69fa      	ldr	r2, [r7, #28]
 800b3a4:	440a      	add	r2, r1
 800b3a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b3aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b3ae:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	689b      	ldr	r3, [r3, #8]
 800b3b4:	f003 0320 	and.w	r3, r3, #32
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d14a      	bne.n	800b452 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d133      	bne.n	800b430 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b3c8:	69bb      	ldr	r3, [r7, #24]
 800b3ca:	015a      	lsls	r2, r3, #5
 800b3cc:	69fb      	ldr	r3, [r7, #28]
 800b3ce:	4413      	add	r3, r2
 800b3d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	69ba      	ldr	r2, [r7, #24]
 800b3d8:	0151      	lsls	r1, r2, #5
 800b3da:	69fa      	ldr	r2, [r7, #28]
 800b3dc:	440a      	add	r2, r1
 800b3de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b3e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b3e6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b3e8:	69bb      	ldr	r3, [r7, #24]
 800b3ea:	015a      	lsls	r2, r3, #5
 800b3ec:	69fb      	ldr	r3, [r7, #28]
 800b3ee:	4413      	add	r3, r2
 800b3f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	69ba      	ldr	r2, [r7, #24]
 800b3f8:	0151      	lsls	r1, r2, #5
 800b3fa:	69fa      	ldr	r2, [r7, #28]
 800b3fc:	440a      	add	r2, r1
 800b3fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b402:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b406:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	3301      	adds	r3, #1
 800b40c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b414:	d82e      	bhi.n	800b474 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b416:	69bb      	ldr	r3, [r7, #24]
 800b418:	015a      	lsls	r2, r3, #5
 800b41a:	69fb      	ldr	r3, [r7, #28]
 800b41c:	4413      	add	r3, r2
 800b41e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b428:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b42c:	d0ec      	beq.n	800b408 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b42e:	e081      	b.n	800b534 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b430:	69bb      	ldr	r3, [r7, #24]
 800b432:	015a      	lsls	r2, r3, #5
 800b434:	69fb      	ldr	r3, [r7, #28]
 800b436:	4413      	add	r3, r2
 800b438:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	69ba      	ldr	r2, [r7, #24]
 800b440:	0151      	lsls	r1, r2, #5
 800b442:	69fa      	ldr	r2, [r7, #28]
 800b444:	440a      	add	r2, r1
 800b446:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b44a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b44e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b450:	e070      	b.n	800b534 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b452:	69bb      	ldr	r3, [r7, #24]
 800b454:	015a      	lsls	r2, r3, #5
 800b456:	69fb      	ldr	r3, [r7, #28]
 800b458:	4413      	add	r3, r2
 800b45a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	69ba      	ldr	r2, [r7, #24]
 800b462:	0151      	lsls	r1, r2, #5
 800b464:	69fa      	ldr	r2, [r7, #28]
 800b466:	440a      	add	r2, r1
 800b468:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b46c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b470:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b472:	e05f      	b.n	800b534 <USB_HC_Halt+0x232>
            break;
 800b474:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b476:	e05d      	b.n	800b534 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b478:	69bb      	ldr	r3, [r7, #24]
 800b47a:	015a      	lsls	r2, r3, #5
 800b47c:	69fb      	ldr	r3, [r7, #28]
 800b47e:	4413      	add	r3, r2
 800b480:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	69ba      	ldr	r2, [r7, #24]
 800b488:	0151      	lsls	r1, r2, #5
 800b48a:	69fa      	ldr	r2, [r7, #28]
 800b48c:	440a      	add	r2, r1
 800b48e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b492:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b496:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b498:	69fb      	ldr	r3, [r7, #28]
 800b49a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b49e:	691b      	ldr	r3, [r3, #16]
 800b4a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d133      	bne.n	800b510 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b4a8:	69bb      	ldr	r3, [r7, #24]
 800b4aa:	015a      	lsls	r2, r3, #5
 800b4ac:	69fb      	ldr	r3, [r7, #28]
 800b4ae:	4413      	add	r3, r2
 800b4b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	69ba      	ldr	r2, [r7, #24]
 800b4b8:	0151      	lsls	r1, r2, #5
 800b4ba:	69fa      	ldr	r2, [r7, #28]
 800b4bc:	440a      	add	r2, r1
 800b4be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b4c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b4c6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b4c8:	69bb      	ldr	r3, [r7, #24]
 800b4ca:	015a      	lsls	r2, r3, #5
 800b4cc:	69fb      	ldr	r3, [r7, #28]
 800b4ce:	4413      	add	r3, r2
 800b4d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	69ba      	ldr	r2, [r7, #24]
 800b4d8:	0151      	lsls	r1, r2, #5
 800b4da:	69fa      	ldr	r2, [r7, #28]
 800b4dc:	440a      	add	r2, r1
 800b4de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b4e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b4e6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	3301      	adds	r3, #1
 800b4ec:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b4f4:	d81d      	bhi.n	800b532 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b4f6:	69bb      	ldr	r3, [r7, #24]
 800b4f8:	015a      	lsls	r2, r3, #5
 800b4fa:	69fb      	ldr	r3, [r7, #28]
 800b4fc:	4413      	add	r3, r2
 800b4fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b508:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b50c:	d0ec      	beq.n	800b4e8 <USB_HC_Halt+0x1e6>
 800b50e:	e011      	b.n	800b534 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b510:	69bb      	ldr	r3, [r7, #24]
 800b512:	015a      	lsls	r2, r3, #5
 800b514:	69fb      	ldr	r3, [r7, #28]
 800b516:	4413      	add	r3, r2
 800b518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	69ba      	ldr	r2, [r7, #24]
 800b520:	0151      	lsls	r1, r2, #5
 800b522:	69fa      	ldr	r2, [r7, #28]
 800b524:	440a      	add	r2, r1
 800b526:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b52a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b52e:	6013      	str	r3, [r2, #0]
 800b530:	e000      	b.n	800b534 <USB_HC_Halt+0x232>
          break;
 800b532:	bf00      	nop
    }
  }

  return HAL_OK;
 800b534:	2300      	movs	r3, #0
}
 800b536:	4618      	mov	r0, r3
 800b538:	3724      	adds	r7, #36	@ 0x24
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr
	...

0800b544 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800b544:	b480      	push	{r7}
 800b546:	b087      	sub	sp, #28
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	460b      	mov	r3, r1
 800b54e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b554:	78fb      	ldrb	r3, [r7, #3]
 800b556:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b558:	2301      	movs	r3, #1
 800b55a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	04da      	lsls	r2, r3, #19
 800b560:	4b15      	ldr	r3, [pc, #84]	@ (800b5b8 <USB_DoPing+0x74>)
 800b562:	4013      	ands	r3, r2
 800b564:	693a      	ldr	r2, [r7, #16]
 800b566:	0151      	lsls	r1, r2, #5
 800b568:	697a      	ldr	r2, [r7, #20]
 800b56a:	440a      	add	r2, r1
 800b56c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b570:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b574:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	015a      	lsls	r2, r3, #5
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	4413      	add	r3, r2
 800b57e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b58c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b594:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b596:	693b      	ldr	r3, [r7, #16]
 800b598:	015a      	lsls	r2, r3, #5
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	4413      	add	r3, r2
 800b59e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b5a2:	461a      	mov	r2, r3
 800b5a4:	68bb      	ldr	r3, [r7, #8]
 800b5a6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b5a8:	2300      	movs	r3, #0
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	371c      	adds	r7, #28
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b4:	4770      	bx	lr
 800b5b6:	bf00      	nop
 800b5b8:	1ff80000 	.word	0x1ff80000

0800b5bc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b088      	sub	sp, #32
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f7fe ff86 	bl	800a4e2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b5d6:	2110      	movs	r1, #16
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f7fe ffdf 	bl	800a59c <USB_FlushTxFifo>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d001      	beq.n	800b5e8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	f7ff f809 	bl	800a600 <USB_FlushRxFifo>
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d001      	beq.n	800b5f8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	61bb      	str	r3, [r7, #24]
 800b5fc:	e01f      	b.n	800b63e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800b5fe:	69bb      	ldr	r3, [r7, #24]
 800b600:	015a      	lsls	r2, r3, #5
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	4413      	add	r3, r2
 800b606:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b60e:	693b      	ldr	r3, [r7, #16]
 800b610:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b614:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b616:	693b      	ldr	r3, [r7, #16]
 800b618:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b61c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b624:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800b626:	69bb      	ldr	r3, [r7, #24]
 800b628:	015a      	lsls	r2, r3, #5
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	4413      	add	r3, r2
 800b62e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b632:	461a      	mov	r2, r3
 800b634:	693b      	ldr	r3, [r7, #16]
 800b636:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b638:	69bb      	ldr	r3, [r7, #24]
 800b63a:	3301      	adds	r3, #1
 800b63c:	61bb      	str	r3, [r7, #24]
 800b63e:	69bb      	ldr	r3, [r7, #24]
 800b640:	2b0f      	cmp	r3, #15
 800b642:	d9dc      	bls.n	800b5fe <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b644:	2300      	movs	r3, #0
 800b646:	61bb      	str	r3, [r7, #24]
 800b648:	e034      	b.n	800b6b4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800b64a:	69bb      	ldr	r3, [r7, #24]
 800b64c:	015a      	lsls	r2, r3, #5
 800b64e:	697b      	ldr	r3, [r7, #20]
 800b650:	4413      	add	r3, r2
 800b652:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b65a:	693b      	ldr	r3, [r7, #16]
 800b65c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b660:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b668:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b66a:	693b      	ldr	r3, [r7, #16]
 800b66c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b670:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800b672:	69bb      	ldr	r3, [r7, #24]
 800b674:	015a      	lsls	r2, r3, #5
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	4413      	add	r3, r2
 800b67a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b67e:	461a      	mov	r2, r3
 800b680:	693b      	ldr	r3, [r7, #16]
 800b682:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	3301      	adds	r3, #1
 800b688:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b690:	d80c      	bhi.n	800b6ac <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b692:	69bb      	ldr	r3, [r7, #24]
 800b694:	015a      	lsls	r2, r3, #5
 800b696:	697b      	ldr	r3, [r7, #20]
 800b698:	4413      	add	r3, r2
 800b69a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b6a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b6a8:	d0ec      	beq.n	800b684 <USB_StopHost+0xc8>
 800b6aa:	e000      	b.n	800b6ae <USB_StopHost+0xf2>
        break;
 800b6ac:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b6ae:	69bb      	ldr	r3, [r7, #24]
 800b6b0:	3301      	adds	r3, #1
 800b6b2:	61bb      	str	r3, [r7, #24]
 800b6b4:	69bb      	ldr	r3, [r7, #24]
 800b6b6:	2b0f      	cmp	r3, #15
 800b6b8:	d9c7      	bls.n	800b64a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800b6ba:	697b      	ldr	r3, [r7, #20]
 800b6bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	f04f 33ff 	mov.w	r3, #4294967295
 800b6c6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	f04f 32ff 	mov.w	r2, #4294967295
 800b6ce:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f7fe fef5 	bl	800a4c0 <USB_EnableGlobalInt>

  return ret;
 800b6d6:	7ffb      	ldrb	r3, [r7, #31]
}
 800b6d8:	4618      	mov	r0, r3
 800b6da:	3720      	adds	r7, #32
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	bd80      	pop	{r7, pc}

0800b6e0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800b6e0:	b590      	push	{r4, r7, lr}
 800b6e2:	b089      	sub	sp, #36	@ 0x24
 800b6e4:	af04      	add	r7, sp, #16
 800b6e6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	2202      	movs	r2, #2
 800b6ec:	2102      	movs	r1, #2
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	f000 fc83 	bl	800bffa <USBH_FindInterface>
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b6f8:	7bfb      	ldrb	r3, [r7, #15]
 800b6fa:	2bff      	cmp	r3, #255	@ 0xff
 800b6fc:	d002      	beq.n	800b704 <USBH_CDC_InterfaceInit+0x24>
 800b6fe:	7bfb      	ldrb	r3, [r7, #15]
 800b700:	2b01      	cmp	r3, #1
 800b702:	d901      	bls.n	800b708 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b704:	2302      	movs	r3, #2
 800b706:	e13d      	b.n	800b984 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800b708:	7bfb      	ldrb	r3, [r7, #15]
 800b70a:	4619      	mov	r1, r3
 800b70c:	6878      	ldr	r0, [r7, #4]
 800b70e:	f000 fc58 	bl	800bfc2 <USBH_SelectInterface>
 800b712:	4603      	mov	r3, r0
 800b714:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800b716:	7bbb      	ldrb	r3, [r7, #14]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d001      	beq.n	800b720 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800b71c:	2302      	movs	r3, #2
 800b71e:	e131      	b.n	800b984 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800b726:	2050      	movs	r0, #80	@ 0x50
 800b728:	f002 fb58 	bl	800dddc <malloc>
 800b72c:	4603      	mov	r3, r0
 800b72e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b736:	69db      	ldr	r3, [r3, #28]
 800b738:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d101      	bne.n	800b744 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800b740:	2302      	movs	r3, #2
 800b742:	e11f      	b.n	800b984 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800b744:	2250      	movs	r2, #80	@ 0x50
 800b746:	2100      	movs	r1, #0
 800b748:	68b8      	ldr	r0, [r7, #8]
 800b74a:	f002 fc05 	bl	800df58 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800b74e:	7bfb      	ldrb	r3, [r7, #15]
 800b750:	687a      	ldr	r2, [r7, #4]
 800b752:	211a      	movs	r1, #26
 800b754:	fb01 f303 	mul.w	r3, r1, r3
 800b758:	4413      	add	r3, r2
 800b75a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b75e:	781b      	ldrb	r3, [r3, #0]
 800b760:	b25b      	sxtb	r3, r3
 800b762:	2b00      	cmp	r3, #0
 800b764:	da15      	bge.n	800b792 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b766:	7bfb      	ldrb	r3, [r7, #15]
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	211a      	movs	r1, #26
 800b76c:	fb01 f303 	mul.w	r3, r1, r3
 800b770:	4413      	add	r3, r2
 800b772:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b776:	781a      	ldrb	r2, [r3, #0]
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b77c:	7bfb      	ldrb	r3, [r7, #15]
 800b77e:	687a      	ldr	r2, [r7, #4]
 800b780:	211a      	movs	r1, #26
 800b782:	fb01 f303 	mul.w	r3, r1, r3
 800b786:	4413      	add	r3, r2
 800b788:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b78c:	881a      	ldrh	r2, [r3, #0]
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	785b      	ldrb	r3, [r3, #1]
 800b796:	4619      	mov	r1, r3
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f001 ffc4 	bl	800d726 <USBH_AllocPipe>
 800b79e:	4603      	mov	r3, r0
 800b7a0:	461a      	mov	r2, r3
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	7819      	ldrb	r1, [r3, #0]
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	7858      	ldrb	r0, [r3, #1]
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b7ba:	68ba      	ldr	r2, [r7, #8]
 800b7bc:	8952      	ldrh	r2, [r2, #10]
 800b7be:	9202      	str	r2, [sp, #8]
 800b7c0:	2203      	movs	r2, #3
 800b7c2:	9201      	str	r2, [sp, #4]
 800b7c4:	9300      	str	r3, [sp, #0]
 800b7c6:	4623      	mov	r3, r4
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f001 ff7c 	bl	800d6c8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	781b      	ldrb	r3, [r3, #0]
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	4619      	mov	r1, r3
 800b7d8:	6878      	ldr	r0, [r7, #4]
 800b7da:	f002 fa79 	bl	800dcd0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800b7de:	2300      	movs	r3, #0
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	210a      	movs	r1, #10
 800b7e4:	6878      	ldr	r0, [r7, #4]
 800b7e6:	f000 fc08 	bl	800bffa <USBH_FindInterface>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b7ee:	7bfb      	ldrb	r3, [r7, #15]
 800b7f0:	2bff      	cmp	r3, #255	@ 0xff
 800b7f2:	d002      	beq.n	800b7fa <USBH_CDC_InterfaceInit+0x11a>
 800b7f4:	7bfb      	ldrb	r3, [r7, #15]
 800b7f6:	2b01      	cmp	r3, #1
 800b7f8:	d901      	bls.n	800b7fe <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b7fa:	2302      	movs	r3, #2
 800b7fc:	e0c2      	b.n	800b984 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800b7fe:	7bfb      	ldrb	r3, [r7, #15]
 800b800:	687a      	ldr	r2, [r7, #4]
 800b802:	211a      	movs	r1, #26
 800b804:	fb01 f303 	mul.w	r3, r1, r3
 800b808:	4413      	add	r3, r2
 800b80a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b80e:	781b      	ldrb	r3, [r3, #0]
 800b810:	b25b      	sxtb	r3, r3
 800b812:	2b00      	cmp	r3, #0
 800b814:	da16      	bge.n	800b844 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b816:	7bfb      	ldrb	r3, [r7, #15]
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	211a      	movs	r1, #26
 800b81c:	fb01 f303 	mul.w	r3, r1, r3
 800b820:	4413      	add	r3, r2
 800b822:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b826:	781a      	ldrb	r2, [r3, #0]
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b82c:	7bfb      	ldrb	r3, [r7, #15]
 800b82e:	687a      	ldr	r2, [r7, #4]
 800b830:	211a      	movs	r1, #26
 800b832:	fb01 f303 	mul.w	r3, r1, r3
 800b836:	4413      	add	r3, r2
 800b838:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b83c:	881a      	ldrh	r2, [r3, #0]
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	835a      	strh	r2, [r3, #26]
 800b842:	e015      	b.n	800b870 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b844:	7bfb      	ldrb	r3, [r7, #15]
 800b846:	687a      	ldr	r2, [r7, #4]
 800b848:	211a      	movs	r1, #26
 800b84a:	fb01 f303 	mul.w	r3, r1, r3
 800b84e:	4413      	add	r3, r2
 800b850:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b854:	781a      	ldrb	r2, [r3, #0]
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b85a:	7bfb      	ldrb	r3, [r7, #15]
 800b85c:	687a      	ldr	r2, [r7, #4]
 800b85e:	211a      	movs	r1, #26
 800b860:	fb01 f303 	mul.w	r3, r1, r3
 800b864:	4413      	add	r3, r2
 800b866:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b86a:	881a      	ldrh	r2, [r3, #0]
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800b870:	7bfb      	ldrb	r3, [r7, #15]
 800b872:	687a      	ldr	r2, [r7, #4]
 800b874:	211a      	movs	r1, #26
 800b876:	fb01 f303 	mul.w	r3, r1, r3
 800b87a:	4413      	add	r3, r2
 800b87c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b880:	781b      	ldrb	r3, [r3, #0]
 800b882:	b25b      	sxtb	r3, r3
 800b884:	2b00      	cmp	r3, #0
 800b886:	da16      	bge.n	800b8b6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b888:	7bfb      	ldrb	r3, [r7, #15]
 800b88a:	687a      	ldr	r2, [r7, #4]
 800b88c:	211a      	movs	r1, #26
 800b88e:	fb01 f303 	mul.w	r3, r1, r3
 800b892:	4413      	add	r3, r2
 800b894:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b898:	781a      	ldrb	r2, [r3, #0]
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b89e:	7bfb      	ldrb	r3, [r7, #15]
 800b8a0:	687a      	ldr	r2, [r7, #4]
 800b8a2:	211a      	movs	r1, #26
 800b8a4:	fb01 f303 	mul.w	r3, r1, r3
 800b8a8:	4413      	add	r3, r2
 800b8aa:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800b8ae:	881a      	ldrh	r2, [r3, #0]
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	835a      	strh	r2, [r3, #26]
 800b8b4:	e015      	b.n	800b8e2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b8b6:	7bfb      	ldrb	r3, [r7, #15]
 800b8b8:	687a      	ldr	r2, [r7, #4]
 800b8ba:	211a      	movs	r1, #26
 800b8bc:	fb01 f303 	mul.w	r3, r1, r3
 800b8c0:	4413      	add	r3, r2
 800b8c2:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b8c6:	781a      	ldrb	r2, [r3, #0]
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b8cc:	7bfb      	ldrb	r3, [r7, #15]
 800b8ce:	687a      	ldr	r2, [r7, #4]
 800b8d0:	211a      	movs	r1, #26
 800b8d2:	fb01 f303 	mul.w	r3, r1, r3
 800b8d6:	4413      	add	r3, r2
 800b8d8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800b8dc:	881a      	ldrh	r2, [r3, #0]
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b8e2:	68bb      	ldr	r3, [r7, #8]
 800b8e4:	7b9b      	ldrb	r3, [r3, #14]
 800b8e6:	4619      	mov	r1, r3
 800b8e8:	6878      	ldr	r0, [r7, #4]
 800b8ea:	f001 ff1c 	bl	800d726 <USBH_AllocPipe>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	461a      	mov	r2, r3
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	7bdb      	ldrb	r3, [r3, #15]
 800b8fa:	4619      	mov	r1, r3
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f001 ff12 	bl	800d726 <USBH_AllocPipe>
 800b902:	4603      	mov	r3, r0
 800b904:	461a      	mov	r2, r3
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	7b59      	ldrb	r1, [r3, #13]
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	7b98      	ldrb	r0, [r3, #14]
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b91e:	68ba      	ldr	r2, [r7, #8]
 800b920:	8b12      	ldrh	r2, [r2, #24]
 800b922:	9202      	str	r2, [sp, #8]
 800b924:	2202      	movs	r2, #2
 800b926:	9201      	str	r2, [sp, #4]
 800b928:	9300      	str	r3, [sp, #0]
 800b92a:	4623      	mov	r3, r4
 800b92c:	4602      	mov	r2, r0
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f001 feca 	bl	800d6c8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	7b19      	ldrb	r1, [r3, #12]
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	7bd8      	ldrb	r0, [r3, #15]
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b948:	68ba      	ldr	r2, [r7, #8]
 800b94a:	8b52      	ldrh	r2, [r2, #26]
 800b94c:	9202      	str	r2, [sp, #8]
 800b94e:	2202      	movs	r2, #2
 800b950:	9201      	str	r2, [sp, #4]
 800b952:	9300      	str	r3, [sp, #0]
 800b954:	4623      	mov	r3, r4
 800b956:	4602      	mov	r2, r0
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f001 feb5 	bl	800d6c8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	2200      	movs	r2, #0
 800b962:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	7b5b      	ldrb	r3, [r3, #13]
 800b96a:	2200      	movs	r2, #0
 800b96c:	4619      	mov	r1, r3
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f002 f9ae 	bl	800dcd0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800b974:	68bb      	ldr	r3, [r7, #8]
 800b976:	7b1b      	ldrb	r3, [r3, #12]
 800b978:	2200      	movs	r2, #0
 800b97a:	4619      	mov	r1, r3
 800b97c:	6878      	ldr	r0, [r7, #4]
 800b97e:	f002 f9a7 	bl	800dcd0 <USBH_LL_SetToggle>

  return USBH_OK;
 800b982:	2300      	movs	r3, #0
}
 800b984:	4618      	mov	r0, r3
 800b986:	3714      	adds	r7, #20
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd90      	pop	{r4, r7, pc}

0800b98c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b084      	sub	sp, #16
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b99a:	69db      	ldr	r3, [r3, #28]
 800b99c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d00e      	beq.n	800b9c4 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	781b      	ldrb	r3, [r3, #0]
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f001 feaa 	bl	800d706 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	781b      	ldrb	r3, [r3, #0]
 800b9b6:	4619      	mov	r1, r3
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f001 fed5 	bl	800d768 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	7b1b      	ldrb	r3, [r3, #12]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d00e      	beq.n	800b9ea <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	7b1b      	ldrb	r3, [r3, #12]
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f001 fe97 	bl	800d706 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	7b1b      	ldrb	r3, [r3, #12]
 800b9dc:	4619      	mov	r1, r3
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f001 fec2 	bl	800d768 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	7b5b      	ldrb	r3, [r3, #13]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d00e      	beq.n	800ba10 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	7b5b      	ldrb	r3, [r3, #13]
 800b9f6:	4619      	mov	r1, r3
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	f001 fe84 	bl	800d706 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	7b5b      	ldrb	r3, [r3, #13]
 800ba02:	4619      	mov	r1, r3
 800ba04:	6878      	ldr	r0, [r7, #4]
 800ba06:	f001 feaf 	bl	800d768 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ba16:	69db      	ldr	r3, [r3, #28]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d00b      	beq.n	800ba34 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ba22:	69db      	ldr	r3, [r3, #28]
 800ba24:	4618      	mov	r0, r3
 800ba26:	f002 f9e1 	bl	800ddec <free>
    phost->pActiveClass->pData = 0U;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ba30:	2200      	movs	r2, #0
 800ba32:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800ba34:	2300      	movs	r3, #0
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	3710      	adds	r7, #16
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bd80      	pop	{r7, pc}

0800ba3e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800ba3e:	b580      	push	{r7, lr}
 800ba40:	b084      	sub	sp, #16
 800ba42:	af00      	add	r7, sp, #0
 800ba44:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ba4c:	69db      	ldr	r3, [r3, #28]
 800ba4e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	3340      	adds	r3, #64	@ 0x40
 800ba54:	4619      	mov	r1, r3
 800ba56:	6878      	ldr	r0, [r7, #4]
 800ba58:	f000 f8b1 	bl	800bbbe <GetLineCoding>
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800ba60:	7afb      	ldrb	r3, [r7, #11]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d105      	bne.n	800ba72 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ba6c:	2102      	movs	r1, #2
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800ba72:	7afb      	ldrb	r3, [r7, #11]
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3710      	adds	r7, #16
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}

0800ba7c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800ba84:	2301      	movs	r3, #1
 800ba86:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ba92:	69db      	ldr	r3, [r3, #28]
 800ba94:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800ba96:	68bb      	ldr	r3, [r7, #8]
 800ba98:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800ba9c:	2b04      	cmp	r3, #4
 800ba9e:	d877      	bhi.n	800bb90 <USBH_CDC_Process+0x114>
 800baa0:	a201      	add	r2, pc, #4	@ (adr r2, 800baa8 <USBH_CDC_Process+0x2c>)
 800baa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baa6:	bf00      	nop
 800baa8:	0800babd 	.word	0x0800babd
 800baac:	0800bac3 	.word	0x0800bac3
 800bab0:	0800baf3 	.word	0x0800baf3
 800bab4:	0800bb67 	.word	0x0800bb67
 800bab8:	0800bb75 	.word	0x0800bb75
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800babc:	2300      	movs	r3, #0
 800babe:	73fb      	strb	r3, [r7, #15]
      break;
 800bac0:	e06d      	b.n	800bb9e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800bac2:	68bb      	ldr	r3, [r7, #8]
 800bac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bac6:	4619      	mov	r1, r3
 800bac8:	6878      	ldr	r0, [r7, #4]
 800baca:	f000 f897 	bl	800bbfc <SetLineCoding>
 800bace:	4603      	mov	r3, r0
 800bad0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800bad2:	7bbb      	ldrb	r3, [r7, #14]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d104      	bne.n	800bae2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	2202      	movs	r2, #2
 800badc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800bae0:	e058      	b.n	800bb94 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800bae2:	7bbb      	ldrb	r3, [r7, #14]
 800bae4:	2b01      	cmp	r3, #1
 800bae6:	d055      	beq.n	800bb94 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	2204      	movs	r2, #4
 800baec:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800baf0:	e050      	b.n	800bb94 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	3340      	adds	r3, #64	@ 0x40
 800baf6:	4619      	mov	r1, r3
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f000 f860 	bl	800bbbe <GetLineCoding>
 800bafe:	4603      	mov	r3, r0
 800bb00:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800bb02:	7bbb      	ldrb	r3, [r7, #14]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d126      	bne.n	800bb56 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb1a:	791b      	ldrb	r3, [r3, #4]
 800bb1c:	429a      	cmp	r2, r3
 800bb1e:	d13b      	bne.n	800bb98 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800bb20:	68bb      	ldr	r3, [r7, #8]
 800bb22:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800bb26:	68bb      	ldr	r3, [r7, #8]
 800bb28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb2a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800bb2c:	429a      	cmp	r2, r3
 800bb2e:	d133      	bne.n	800bb98 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800bb36:	68bb      	ldr	r3, [r7, #8]
 800bb38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb3a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800bb3c:	429a      	cmp	r2, r3
 800bb3e:	d12b      	bne.n	800bb98 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb48:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800bb4a:	429a      	cmp	r2, r3
 800bb4c:	d124      	bne.n	800bb98 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	f000 f958 	bl	800be04 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800bb54:	e020      	b.n	800bb98 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800bb56:	7bbb      	ldrb	r3, [r7, #14]
 800bb58:	2b01      	cmp	r3, #1
 800bb5a:	d01d      	beq.n	800bb98 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	2204      	movs	r2, #4
 800bb60:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800bb64:	e018      	b.n	800bb98 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f000 f867 	bl	800bc3a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800bb6c:	6878      	ldr	r0, [r7, #4]
 800bb6e:	f000 f8da 	bl	800bd26 <CDC_ProcessReception>
      break;
 800bb72:	e014      	b.n	800bb9e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800bb74:	2100      	movs	r1, #0
 800bb76:	6878      	ldr	r0, [r7, #4]
 800bb78:	f001 f81e 	bl	800cbb8 <USBH_ClrFeature>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800bb80:	7bbb      	ldrb	r3, [r7, #14]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d10a      	bne.n	800bb9c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	2200      	movs	r2, #0
 800bb8a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800bb8e:	e005      	b.n	800bb9c <USBH_CDC_Process+0x120>

    default:
      break;
 800bb90:	bf00      	nop
 800bb92:	e004      	b.n	800bb9e <USBH_CDC_Process+0x122>
      break;
 800bb94:	bf00      	nop
 800bb96:	e002      	b.n	800bb9e <USBH_CDC_Process+0x122>
      break;
 800bb98:	bf00      	nop
 800bb9a:	e000      	b.n	800bb9e <USBH_CDC_Process+0x122>
      break;
 800bb9c:	bf00      	nop

  }

  return status;
 800bb9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3710      	adds	r7, #16
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}

0800bba8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800bba8:	b480      	push	{r7}
 800bbaa:	b083      	sub	sp, #12
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800bbb0:	2300      	movs	r3, #0
}
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	370c      	adds	r7, #12
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbbc:	4770      	bx	lr

0800bbbe <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800bbbe:	b580      	push	{r7, lr}
 800bbc0:	b082      	sub	sp, #8
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	6078      	str	r0, [r7, #4]
 800bbc6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	22a1      	movs	r2, #161	@ 0xa1
 800bbcc:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2221      	movs	r2, #33	@ 0x21
 800bbd2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	2200      	movs	r2, #0
 800bbde:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2207      	movs	r2, #7
 800bbe4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	2207      	movs	r2, #7
 800bbea:	4619      	mov	r1, r3
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f001 fb17 	bl	800d220 <USBH_CtlReq>
 800bbf2:	4603      	mov	r3, r0
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	3708      	adds	r7, #8
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b082      	sub	sp, #8
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
 800bc04:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	2221      	movs	r2, #33	@ 0x21
 800bc0a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2220      	movs	r2, #32
 800bc10:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2200      	movs	r2, #0
 800bc16:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2207      	movs	r2, #7
 800bc22:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	2207      	movs	r2, #7
 800bc28:	4619      	mov	r1, r3
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	f001 faf8 	bl	800d220 <USBH_CtlReq>
 800bc30:	4603      	mov	r3, r0
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3708      	adds	r7, #8
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b086      	sub	sp, #24
 800bc3e:	af02      	add	r7, sp, #8
 800bc40:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bc48:	69db      	ldr	r3, [r3, #28]
 800bc4a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800bc56:	2b01      	cmp	r3, #1
 800bc58:	d002      	beq.n	800bc60 <CDC_ProcessTransmission+0x26>
 800bc5a:	2b02      	cmp	r3, #2
 800bc5c:	d023      	beq.n	800bca6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800bc5e:	e05e      	b.n	800bd1e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc64:	68fa      	ldr	r2, [r7, #12]
 800bc66:	8b12      	ldrh	r2, [r2, #24]
 800bc68:	4293      	cmp	r3, r2
 800bc6a:	d90b      	bls.n	800bc84 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	69d9      	ldr	r1, [r3, #28]
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	8b1a      	ldrh	r2, [r3, #24]
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	7b5b      	ldrb	r3, [r3, #13]
 800bc78:	2001      	movs	r0, #1
 800bc7a:	9000      	str	r0, [sp, #0]
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f001 fce0 	bl	800d642 <USBH_BulkSendData>
 800bc82:	e00b      	b.n	800bc9c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800bc8c:	b29a      	uxth	r2, r3
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	7b5b      	ldrb	r3, [r3, #13]
 800bc92:	2001      	movs	r0, #1
 800bc94:	9000      	str	r0, [sp, #0]
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f001 fcd3 	bl	800d642 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	2202      	movs	r2, #2
 800bca0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800bca4:	e03b      	b.n	800bd1e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	7b5b      	ldrb	r3, [r3, #13]
 800bcaa:	4619      	mov	r1, r3
 800bcac:	6878      	ldr	r0, [r7, #4]
 800bcae:	f001 ffe5 	bl	800dc7c <USBH_LL_GetURBState>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800bcb6:	7afb      	ldrb	r3, [r7, #11]
 800bcb8:	2b01      	cmp	r3, #1
 800bcba:	d128      	bne.n	800bd0e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcc0:	68fa      	ldr	r2, [r7, #12]
 800bcc2:	8b12      	ldrh	r2, [r2, #24]
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	d90e      	bls.n	800bce6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bccc:	68fa      	ldr	r2, [r7, #12]
 800bcce:	8b12      	ldrh	r2, [r2, #24]
 800bcd0:	1a9a      	subs	r2, r3, r2
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	69db      	ldr	r3, [r3, #28]
 800bcda:	68fa      	ldr	r2, [r7, #12]
 800bcdc:	8b12      	ldrh	r2, [r2, #24]
 800bcde:	441a      	add	r2, r3
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	61da      	str	r2, [r3, #28]
 800bce4:	e002      	b.n	800bcec <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2200      	movs	r2, #0
 800bcea:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d004      	beq.n	800bcfe <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800bcfc:	e00e      	b.n	800bd1c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	2200      	movs	r2, #0
 800bd02:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800bd06:	6878      	ldr	r0, [r7, #4]
 800bd08:	f000 f868 	bl	800bddc <USBH_CDC_TransmitCallback>
      break;
 800bd0c:	e006      	b.n	800bd1c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800bd0e:	7afb      	ldrb	r3, [r7, #11]
 800bd10:	2b02      	cmp	r3, #2
 800bd12:	d103      	bne.n	800bd1c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2201      	movs	r2, #1
 800bd18:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800bd1c:	bf00      	nop
  }
}
 800bd1e:	bf00      	nop
 800bd20:	3710      	adds	r7, #16
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}

0800bd26 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800bd26:	b580      	push	{r7, lr}
 800bd28:	b086      	sub	sp, #24
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bd34:	69db      	ldr	r3, [r3, #28]
 800bd36:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bd38:	2300      	movs	r3, #0
 800bd3a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800bd3c:	697b      	ldr	r3, [r7, #20]
 800bd3e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800bd42:	2b03      	cmp	r3, #3
 800bd44:	d002      	beq.n	800bd4c <CDC_ProcessReception+0x26>
 800bd46:	2b04      	cmp	r3, #4
 800bd48:	d00e      	beq.n	800bd68 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800bd4a:	e043      	b.n	800bdd4 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800bd4c:	697b      	ldr	r3, [r7, #20]
 800bd4e:	6a19      	ldr	r1, [r3, #32]
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	8b5a      	ldrh	r2, [r3, #26]
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	7b1b      	ldrb	r3, [r3, #12]
 800bd58:	6878      	ldr	r0, [r7, #4]
 800bd5a:	f001 fc97 	bl	800d68c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	2204      	movs	r2, #4
 800bd62:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800bd66:	e035      	b.n	800bdd4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	7b1b      	ldrb	r3, [r3, #12]
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	6878      	ldr	r0, [r7, #4]
 800bd70:	f001 ff84 	bl	800dc7c <USBH_LL_GetURBState>
 800bd74:	4603      	mov	r3, r0
 800bd76:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800bd78:	7cfb      	ldrb	r3, [r7, #19]
 800bd7a:	2b01      	cmp	r3, #1
 800bd7c:	d129      	bne.n	800bdd2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	7b1b      	ldrb	r3, [r3, #12]
 800bd82:	4619      	mov	r1, r3
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f001 fef9 	bl	800db7c <USBH_LL_GetLastXferSize>
 800bd8a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd90:	68fa      	ldr	r2, [r7, #12]
 800bd92:	429a      	cmp	r2, r3
 800bd94:	d016      	beq.n	800bdc4 <CDC_ProcessReception+0x9e>
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	8b5b      	ldrh	r3, [r3, #26]
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d110      	bne.n	800bdc4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	1ad2      	subs	r2, r2, r3
 800bdaa:	697b      	ldr	r3, [r7, #20]
 800bdac:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800bdae:	697b      	ldr	r3, [r7, #20]
 800bdb0:	6a1a      	ldr	r2, [r3, #32]
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	441a      	add	r2, r3
 800bdb6:	697b      	ldr	r3, [r7, #20]
 800bdb8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	2203      	movs	r2, #3
 800bdbe:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800bdc2:	e006      	b.n	800bdd2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800bdc4:	697b      	ldr	r3, [r7, #20]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f000 f80f 	bl	800bdf0 <USBH_CDC_ReceiveCallback>
      break;
 800bdd2:	bf00      	nop
  }
}
 800bdd4:	bf00      	nop
 800bdd6:	3718      	adds	r7, #24
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}

0800bddc <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800bddc:	b480      	push	{r7}
 800bdde:	b083      	sub	sp, #12
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800bde4:	bf00      	nop
 800bde6:	370c      	adds	r7, #12
 800bde8:	46bd      	mov	sp, r7
 800bdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdee:	4770      	bx	lr

0800bdf0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	b083      	sub	sp, #12
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800bdf8:	bf00      	nop
 800bdfa:	370c      	adds	r7, #12
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be02:	4770      	bx	lr

0800be04 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800be04:	b480      	push	{r7}
 800be06:	b083      	sub	sp, #12
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800be0c:	bf00      	nop
 800be0e:	370c      	adds	r7, #12
 800be10:	46bd      	mov	sp, r7
 800be12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be16:	4770      	bx	lr

0800be18 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b084      	sub	sp, #16
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	60f8      	str	r0, [r7, #12]
 800be20:	60b9      	str	r1, [r7, #8]
 800be22:	4613      	mov	r3, r2
 800be24:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d101      	bne.n	800be30 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800be2c:	2302      	movs	r3, #2
 800be2e:	e029      	b.n	800be84 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	79fa      	ldrb	r2, [r7, #7]
 800be34:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	2200      	movs	r2, #0
 800be3c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	2200      	movs	r2, #0
 800be44:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800be48:	68f8      	ldr	r0, [r7, #12]
 800be4a:	f000 f81f 	bl	800be8c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	2200      	movs	r2, #0
 800be52:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	2200      	movs	r2, #0
 800be5a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	2200      	movs	r2, #0
 800be62:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	2200      	movs	r2, #0
 800be6a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d003      	beq.n	800be7c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	68ba      	ldr	r2, [r7, #8]
 800be78:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800be7c:	68f8      	ldr	r0, [r7, #12]
 800be7e:	f001 fdc9 	bl	800da14 <USBH_LL_Init>

  return USBH_OK;
 800be82:	2300      	movs	r3, #0
}
 800be84:	4618      	mov	r0, r3
 800be86:	3710      	adds	r7, #16
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}

0800be8c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800be94:	2300      	movs	r3, #0
 800be96:	60fb      	str	r3, [r7, #12]
 800be98:	e009      	b.n	800beae <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800be9a:	687a      	ldr	r2, [r7, #4]
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	33e0      	adds	r3, #224	@ 0xe0
 800bea0:	009b      	lsls	r3, r3, #2
 800bea2:	4413      	add	r3, r2
 800bea4:	2200      	movs	r2, #0
 800bea6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	3301      	adds	r3, #1
 800beac:	60fb      	str	r3, [r7, #12]
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	2b0f      	cmp	r3, #15
 800beb2:	d9f2      	bls.n	800be9a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800beb4:	2300      	movs	r3, #0
 800beb6:	60fb      	str	r3, [r7, #12]
 800beb8:	e009      	b.n	800bece <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800beba:	687a      	ldr	r2, [r7, #4]
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	4413      	add	r3, r2
 800bec0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bec4:	2200      	movs	r2, #0
 800bec6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	3301      	adds	r3, #1
 800becc:	60fb      	str	r3, [r7, #12]
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bed4:	d3f1      	bcc.n	800beba <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	2200      	movs	r2, #0
 800beda:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2200      	movs	r2, #0
 800bee0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2201      	movs	r2, #1
 800bee6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2200      	movs	r2, #0
 800beec:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2201      	movs	r2, #1
 800bef4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2240      	movs	r2, #64	@ 0x40
 800befa:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2200      	movs	r2, #0
 800bf00:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2200      	movs	r2, #0
 800bf06:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2201      	movs	r2, #1
 800bf0e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	2200      	movs	r2, #0
 800bf16:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	331c      	adds	r3, #28
 800bf26:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bf2a:	2100      	movs	r1, #0
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	f002 f813 	bl	800df58 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bf38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bf3c:	2100      	movs	r1, #0
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f002 f80a 	bl	800df58 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800bf4a:	2212      	movs	r2, #18
 800bf4c:	2100      	movs	r1, #0
 800bf4e:	4618      	mov	r0, r3
 800bf50:	f002 f802 	bl	800df58 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bf5a:	223e      	movs	r2, #62	@ 0x3e
 800bf5c:	2100      	movs	r1, #0
 800bf5e:	4618      	mov	r0, r3
 800bf60:	f001 fffa 	bl	800df58 <memset>

  return USBH_OK;
 800bf64:	2300      	movs	r3, #0
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3710      	adds	r7, #16
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}

0800bf6e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800bf6e:	b480      	push	{r7}
 800bf70:	b085      	sub	sp, #20
 800bf72:	af00      	add	r7, sp, #0
 800bf74:	6078      	str	r0, [r7, #4]
 800bf76:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800bf78:	2300      	movs	r3, #0
 800bf7a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d016      	beq.n	800bfb0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d10e      	bne.n	800bfaa <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800bf92:	1c59      	adds	r1, r3, #1
 800bf94:	687a      	ldr	r2, [r7, #4]
 800bf96:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800bf9a:	687a      	ldr	r2, [r7, #4]
 800bf9c:	33de      	adds	r3, #222	@ 0xde
 800bf9e:	6839      	ldr	r1, [r7, #0]
 800bfa0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	73fb      	strb	r3, [r7, #15]
 800bfa8:	e004      	b.n	800bfb4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800bfaa:	2302      	movs	r3, #2
 800bfac:	73fb      	strb	r3, [r7, #15]
 800bfae:	e001      	b.n	800bfb4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800bfb0:	2302      	movs	r3, #2
 800bfb2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bfb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	3714      	adds	r7, #20
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc0:	4770      	bx	lr

0800bfc2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800bfc2:	b480      	push	{r7}
 800bfc4:	b085      	sub	sp, #20
 800bfc6:	af00      	add	r7, sp, #0
 800bfc8:	6078      	str	r0, [r7, #4]
 800bfca:	460b      	mov	r3, r1
 800bfcc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800bfce:	2300      	movs	r3, #0
 800bfd0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800bfd8:	78fa      	ldrb	r2, [r7, #3]
 800bfda:	429a      	cmp	r2, r3
 800bfdc:	d204      	bcs.n	800bfe8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	78fa      	ldrb	r2, [r7, #3]
 800bfe2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800bfe6:	e001      	b.n	800bfec <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800bfe8:	2302      	movs	r3, #2
 800bfea:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bfec:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfee:	4618      	mov	r0, r3
 800bff0:	3714      	adds	r7, #20
 800bff2:	46bd      	mov	sp, r7
 800bff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff8:	4770      	bx	lr

0800bffa <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800bffa:	b480      	push	{r7}
 800bffc:	b087      	sub	sp, #28
 800bffe:	af00      	add	r7, sp, #0
 800c000:	6078      	str	r0, [r7, #4]
 800c002:	4608      	mov	r0, r1
 800c004:	4611      	mov	r1, r2
 800c006:	461a      	mov	r2, r3
 800c008:	4603      	mov	r3, r0
 800c00a:	70fb      	strb	r3, [r7, #3]
 800c00c:	460b      	mov	r3, r1
 800c00e:	70bb      	strb	r3, [r7, #2]
 800c010:	4613      	mov	r3, r2
 800c012:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800c014:	2300      	movs	r3, #0
 800c016:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c018:	2300      	movs	r3, #0
 800c01a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800c022:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c024:	e025      	b.n	800c072 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800c026:	7dfb      	ldrb	r3, [r7, #23]
 800c028:	221a      	movs	r2, #26
 800c02a:	fb02 f303 	mul.w	r3, r2, r3
 800c02e:	3308      	adds	r3, #8
 800c030:	68fa      	ldr	r2, [r7, #12]
 800c032:	4413      	add	r3, r2
 800c034:	3302      	adds	r3, #2
 800c036:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	795b      	ldrb	r3, [r3, #5]
 800c03c:	78fa      	ldrb	r2, [r7, #3]
 800c03e:	429a      	cmp	r2, r3
 800c040:	d002      	beq.n	800c048 <USBH_FindInterface+0x4e>
 800c042:	78fb      	ldrb	r3, [r7, #3]
 800c044:	2bff      	cmp	r3, #255	@ 0xff
 800c046:	d111      	bne.n	800c06c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c048:	693b      	ldr	r3, [r7, #16]
 800c04a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c04c:	78ba      	ldrb	r2, [r7, #2]
 800c04e:	429a      	cmp	r2, r3
 800c050:	d002      	beq.n	800c058 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c052:	78bb      	ldrb	r3, [r7, #2]
 800c054:	2bff      	cmp	r3, #255	@ 0xff
 800c056:	d109      	bne.n	800c06c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c05c:	787a      	ldrb	r2, [r7, #1]
 800c05e:	429a      	cmp	r2, r3
 800c060:	d002      	beq.n	800c068 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c062:	787b      	ldrb	r3, [r7, #1]
 800c064:	2bff      	cmp	r3, #255	@ 0xff
 800c066:	d101      	bne.n	800c06c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800c068:	7dfb      	ldrb	r3, [r7, #23]
 800c06a:	e006      	b.n	800c07a <USBH_FindInterface+0x80>
    }
    if_ix++;
 800c06c:	7dfb      	ldrb	r3, [r7, #23]
 800c06e:	3301      	adds	r3, #1
 800c070:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c072:	7dfb      	ldrb	r3, [r7, #23]
 800c074:	2b01      	cmp	r3, #1
 800c076:	d9d6      	bls.n	800c026 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800c078:	23ff      	movs	r3, #255	@ 0xff
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	371c      	adds	r7, #28
 800c07e:	46bd      	mov	sp, r7
 800c080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c084:	4770      	bx	lr

0800c086 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800c086:	b580      	push	{r7, lr}
 800c088:	b082      	sub	sp, #8
 800c08a:	af00      	add	r7, sp, #0
 800c08c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800c08e:	6878      	ldr	r0, [r7, #4]
 800c090:	f001 fcfc 	bl	800da8c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800c094:	2101      	movs	r1, #1
 800c096:	6878      	ldr	r0, [r7, #4]
 800c098:	f001 fe03 	bl	800dca2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800c09c:	2300      	movs	r3, #0
}
 800c09e:	4618      	mov	r0, r3
 800c0a0:	3708      	adds	r7, #8
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	bd80      	pop	{r7, pc}
	...

0800c0a8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800c0a8:	b580      	push	{r7, lr}
 800c0aa:	b088      	sub	sp, #32
 800c0ac:	af04      	add	r7, sp, #16
 800c0ae:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800c0b0:	2302      	movs	r3, #2
 800c0b2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800c0be:	b2db      	uxtb	r3, r3
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	d102      	bne.n	800c0ca <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2203      	movs	r2, #3
 800c0c8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	b2db      	uxtb	r3, r3
 800c0d0:	2b0b      	cmp	r3, #11
 800c0d2:	f200 81bc 	bhi.w	800c44e <USBH_Process+0x3a6>
 800c0d6:	a201      	add	r2, pc, #4	@ (adr r2, 800c0dc <USBH_Process+0x34>)
 800c0d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0dc:	0800c10d 	.word	0x0800c10d
 800c0e0:	0800c13f 	.word	0x0800c13f
 800c0e4:	0800c1a9 	.word	0x0800c1a9
 800c0e8:	0800c3e9 	.word	0x0800c3e9
 800c0ec:	0800c44f 	.word	0x0800c44f
 800c0f0:	0800c249 	.word	0x0800c249
 800c0f4:	0800c38f 	.word	0x0800c38f
 800c0f8:	0800c27f 	.word	0x0800c27f
 800c0fc:	0800c29f 	.word	0x0800c29f
 800c100:	0800c2bd 	.word	0x0800c2bd
 800c104:	0800c301 	.word	0x0800c301
 800c108:	0800c3d1 	.word	0x0800c3d1
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800c112:	b2db      	uxtb	r3, r3
 800c114:	2b00      	cmp	r3, #0
 800c116:	f000 819c 	beq.w	800c452 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2201      	movs	r2, #1
 800c11e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800c120:	20c8      	movs	r0, #200	@ 0xc8
 800c122:	f001 fe08 	bl	800dd36 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f001 fd0d 	bl	800db46 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2200      	movs	r2, #0
 800c130:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2200      	movs	r2, #0
 800c138:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800c13c:	e189      	b.n	800c452 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800c144:	b2db      	uxtb	r3, r3
 800c146:	2b01      	cmp	r3, #1
 800c148:	d107      	bne.n	800c15a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2200      	movs	r2, #0
 800c14e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2202      	movs	r2, #2
 800c156:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800c158:	e18a      	b.n	800c470 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800c160:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c164:	d914      	bls.n	800c190 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800c16c:	3301      	adds	r3, #1
 800c16e:	b2da      	uxtb	r2, r3
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800c17c:	2b03      	cmp	r3, #3
 800c17e:	d903      	bls.n	800c188 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	220d      	movs	r2, #13
 800c184:	701a      	strb	r2, [r3, #0]
      break;
 800c186:	e173      	b.n	800c470 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2200      	movs	r2, #0
 800c18c:	701a      	strb	r2, [r3, #0]
      break;
 800c18e:	e16f      	b.n	800c470 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800c196:	f103 020a 	add.w	r2, r3, #10
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800c1a0:	200a      	movs	r0, #10
 800c1a2:	f001 fdc8 	bl	800dd36 <USBH_Delay>
      break;
 800c1a6:	e163      	b.n	800c470 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d005      	beq.n	800c1be <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c1b8:	2104      	movs	r1, #4
 800c1ba:	6878      	ldr	r0, [r7, #4]
 800c1bc:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800c1be:	2064      	movs	r0, #100	@ 0x64
 800c1c0:	f001 fdb9 	bl	800dd36 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800c1c4:	6878      	ldr	r0, [r7, #4]
 800c1c6:	f001 fc97 	bl	800daf8 <USBH_LL_GetSpeed>
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	461a      	mov	r2, r3
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2205      	movs	r2, #5
 800c1d8:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800c1da:	2100      	movs	r1, #0
 800c1dc:	6878      	ldr	r0, [r7, #4]
 800c1de:	f001 faa2 	bl	800d726 <USBH_AllocPipe>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	461a      	mov	r2, r3
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800c1ea:	2180      	movs	r1, #128	@ 0x80
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f001 fa9a 	bl	800d726 <USBH_AllocPipe>
 800c1f2:	4603      	mov	r3, r0
 800c1f4:	461a      	mov	r2, r3
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	7919      	ldrb	r1, [r3, #4]
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c20a:	687a      	ldr	r2, [r7, #4]
 800c20c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c20e:	9202      	str	r2, [sp, #8]
 800c210:	2200      	movs	r2, #0
 800c212:	9201      	str	r2, [sp, #4]
 800c214:	9300      	str	r3, [sp, #0]
 800c216:	4603      	mov	r3, r0
 800c218:	2280      	movs	r2, #128	@ 0x80
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f001 fa54 	bl	800d6c8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	7959      	ldrb	r1, [r3, #5]
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c230:	687a      	ldr	r2, [r7, #4]
 800c232:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c234:	9202      	str	r2, [sp, #8]
 800c236:	2200      	movs	r2, #0
 800c238:	9201      	str	r2, [sp, #4]
 800c23a:	9300      	str	r3, [sp, #0]
 800c23c:	4603      	mov	r3, r0
 800c23e:	2200      	movs	r2, #0
 800c240:	6878      	ldr	r0, [r7, #4]
 800c242:	f001 fa41 	bl	800d6c8 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800c246:	e113      	b.n	800c470 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800c248:	6878      	ldr	r0, [r7, #4]
 800c24a:	f000 f917 	bl	800c47c <USBH_HandleEnum>
 800c24e:	4603      	mov	r3, r0
 800c250:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800c252:	7bbb      	ldrb	r3, [r7, #14]
 800c254:	b2db      	uxtb	r3, r3
 800c256:	2b00      	cmp	r3, #0
 800c258:	f040 80fd 	bne.w	800c456 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2200      	movs	r2, #0
 800c260:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800c26a:	2b01      	cmp	r3, #1
 800c26c:	d103      	bne.n	800c276 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2208      	movs	r2, #8
 800c272:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800c274:	e0ef      	b.n	800c456 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2207      	movs	r2, #7
 800c27a:	701a      	strb	r2, [r3, #0]
      break;
 800c27c:	e0eb      	b.n	800c456 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c284:	2b00      	cmp	r3, #0
 800c286:	f000 80e8 	beq.w	800c45a <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c290:	2101      	movs	r1, #1
 800c292:	6878      	ldr	r0, [r7, #4]
 800c294:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	2208      	movs	r2, #8
 800c29a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800c29c:	e0dd      	b.n	800c45a <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f000 fc3f 	bl	800cb2a <USBH_SetCfg>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	f040 80d5 	bne.w	800c45e <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2209      	movs	r2, #9
 800c2b8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800c2ba:	e0d0      	b.n	800c45e <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800c2c2:	f003 0320 	and.w	r3, r3, #32
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d016      	beq.n	800c2f8 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800c2ca:	2101      	movs	r1, #1
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f000 fc4f 	bl	800cb70 <USBH_SetFeature>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c2d6:	7bbb      	ldrb	r3, [r7, #14]
 800c2d8:	b2db      	uxtb	r3, r3
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d103      	bne.n	800c2e6 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	220a      	movs	r2, #10
 800c2e2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800c2e4:	e0bd      	b.n	800c462 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800c2e6:	7bbb      	ldrb	r3, [r7, #14]
 800c2e8:	b2db      	uxtb	r3, r3
 800c2ea:	2b03      	cmp	r3, #3
 800c2ec:	f040 80b9 	bne.w	800c462 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	220a      	movs	r2, #10
 800c2f4:	701a      	strb	r2, [r3, #0]
      break;
 800c2f6:	e0b4      	b.n	800c462 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	220a      	movs	r2, #10
 800c2fc:	701a      	strb	r2, [r3, #0]
      break;
 800c2fe:	e0b0      	b.n	800c462 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800c306:	2b00      	cmp	r3, #0
 800c308:	f000 80ad 	beq.w	800c466 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2200      	movs	r2, #0
 800c310:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c314:	2300      	movs	r3, #0
 800c316:	73fb      	strb	r3, [r7, #15]
 800c318:	e016      	b.n	800c348 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800c31a:	7bfa      	ldrb	r2, [r7, #15]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	32de      	adds	r2, #222	@ 0xde
 800c320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c324:	791a      	ldrb	r2, [r3, #4]
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800c32c:	429a      	cmp	r2, r3
 800c32e:	d108      	bne.n	800c342 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800c330:	7bfa      	ldrb	r2, [r7, #15]
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	32de      	adds	r2, #222	@ 0xde
 800c336:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800c340:	e005      	b.n	800c34e <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c342:	7bfb      	ldrb	r3, [r7, #15]
 800c344:	3301      	adds	r3, #1
 800c346:	73fb      	strb	r3, [r7, #15]
 800c348:	7bfb      	ldrb	r3, [r7, #15]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d0e5      	beq.n	800c31a <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c354:	2b00      	cmp	r3, #0
 800c356:	d016      	beq.n	800c386 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c35e:	689b      	ldr	r3, [r3, #8]
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	4798      	blx	r3
 800c364:	4603      	mov	r3, r0
 800c366:	2b00      	cmp	r3, #0
 800c368:	d109      	bne.n	800c37e <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2206      	movs	r2, #6
 800c36e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c376:	2103      	movs	r1, #3
 800c378:	6878      	ldr	r0, [r7, #4]
 800c37a:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800c37c:	e073      	b.n	800c466 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	220d      	movs	r2, #13
 800c382:	701a      	strb	r2, [r3, #0]
      break;
 800c384:	e06f      	b.n	800c466 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	220d      	movs	r2, #13
 800c38a:	701a      	strb	r2, [r3, #0]
      break;
 800c38c:	e06b      	b.n	800c466 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c394:	2b00      	cmp	r3, #0
 800c396:	d017      	beq.n	800c3c8 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c39e:	691b      	ldr	r3, [r3, #16]
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	4798      	blx	r3
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c3a8:	7bbb      	ldrb	r3, [r7, #14]
 800c3aa:	b2db      	uxtb	r3, r3
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d103      	bne.n	800c3b8 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	220b      	movs	r2, #11
 800c3b4:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800c3b6:	e058      	b.n	800c46a <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800c3b8:	7bbb      	ldrb	r3, [r7, #14]
 800c3ba:	b2db      	uxtb	r3, r3
 800c3bc:	2b02      	cmp	r3, #2
 800c3be:	d154      	bne.n	800c46a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	220d      	movs	r2, #13
 800c3c4:	701a      	strb	r2, [r3, #0]
      break;
 800c3c6:	e050      	b.n	800c46a <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	220d      	movs	r2, #13
 800c3cc:	701a      	strb	r2, [r3, #0]
      break;
 800c3ce:	e04c      	b.n	800c46a <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d049      	beq.n	800c46e <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c3e0:	695b      	ldr	r3, [r3, #20]
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	4798      	blx	r3
      }
      break;
 800c3e6:	e042      	b.n	800c46e <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	f7ff fd4b 	bl	800be8c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d009      	beq.n	800c414 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c406:	68db      	ldr	r3, [r3, #12]
 800c408:	6878      	ldr	r0, [r7, #4]
 800c40a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	2200      	movs	r2, #0
 800c410:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d005      	beq.n	800c42a <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c424:	2105      	movs	r1, #5
 800c426:	6878      	ldr	r0, [r7, #4]
 800c428:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800c430:	b2db      	uxtb	r3, r3
 800c432:	2b01      	cmp	r3, #1
 800c434:	d107      	bne.n	800c446 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2200      	movs	r2, #0
 800c43a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f7ff fe21 	bl	800c086 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800c444:	e014      	b.n	800c470 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	f001 fb20 	bl	800da8c <USBH_LL_Start>
      break;
 800c44c:	e010      	b.n	800c470 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800c44e:	bf00      	nop
 800c450:	e00e      	b.n	800c470 <USBH_Process+0x3c8>
      break;
 800c452:	bf00      	nop
 800c454:	e00c      	b.n	800c470 <USBH_Process+0x3c8>
      break;
 800c456:	bf00      	nop
 800c458:	e00a      	b.n	800c470 <USBH_Process+0x3c8>
    break;
 800c45a:	bf00      	nop
 800c45c:	e008      	b.n	800c470 <USBH_Process+0x3c8>
      break;
 800c45e:	bf00      	nop
 800c460:	e006      	b.n	800c470 <USBH_Process+0x3c8>
      break;
 800c462:	bf00      	nop
 800c464:	e004      	b.n	800c470 <USBH_Process+0x3c8>
      break;
 800c466:	bf00      	nop
 800c468:	e002      	b.n	800c470 <USBH_Process+0x3c8>
      break;
 800c46a:	bf00      	nop
 800c46c:	e000      	b.n	800c470 <USBH_Process+0x3c8>
      break;
 800c46e:	bf00      	nop
  }
  return USBH_OK;
 800c470:	2300      	movs	r3, #0
}
 800c472:	4618      	mov	r0, r3
 800c474:	3710      	adds	r7, #16
 800c476:	46bd      	mov	sp, r7
 800c478:	bd80      	pop	{r7, pc}
 800c47a:	bf00      	nop

0800c47c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b088      	sub	sp, #32
 800c480:	af04      	add	r7, sp, #16
 800c482:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800c484:	2301      	movs	r3, #1
 800c486:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800c488:	2301      	movs	r3, #1
 800c48a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	785b      	ldrb	r3, [r3, #1]
 800c490:	2b07      	cmp	r3, #7
 800c492:	f200 81bd 	bhi.w	800c810 <USBH_HandleEnum+0x394>
 800c496:	a201      	add	r2, pc, #4	@ (adr r2, 800c49c <USBH_HandleEnum+0x20>)
 800c498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c49c:	0800c4bd 	.word	0x0800c4bd
 800c4a0:	0800c577 	.word	0x0800c577
 800c4a4:	0800c5e1 	.word	0x0800c5e1
 800c4a8:	0800c66b 	.word	0x0800c66b
 800c4ac:	0800c6d5 	.word	0x0800c6d5
 800c4b0:	0800c745 	.word	0x0800c745
 800c4b4:	0800c78b 	.word	0x0800c78b
 800c4b8:	0800c7d1 	.word	0x0800c7d1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800c4bc:	2108      	movs	r1, #8
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	f000 fa50 	bl	800c964 <USBH_Get_DevDesc>
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c4c8:	7bbb      	ldrb	r3, [r7, #14]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d12e      	bne.n	800c52c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2201      	movs	r2, #1
 800c4dc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	7919      	ldrb	r1, [r3, #4]
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c4ee:	687a      	ldr	r2, [r7, #4]
 800c4f0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c4f2:	9202      	str	r2, [sp, #8]
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	9201      	str	r2, [sp, #4]
 800c4f8:	9300      	str	r3, [sp, #0]
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	2280      	movs	r2, #128	@ 0x80
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f001 f8e2 	bl	800d6c8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	7959      	ldrb	r1, [r3, #5]
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c514:	687a      	ldr	r2, [r7, #4]
 800c516:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c518:	9202      	str	r2, [sp, #8]
 800c51a:	2200      	movs	r2, #0
 800c51c:	9201      	str	r2, [sp, #4]
 800c51e:	9300      	str	r3, [sp, #0]
 800c520:	4603      	mov	r3, r0
 800c522:	2200      	movs	r2, #0
 800c524:	6878      	ldr	r0, [r7, #4]
 800c526:	f001 f8cf 	bl	800d6c8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c52a:	e173      	b.n	800c814 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c52c:	7bbb      	ldrb	r3, [r7, #14]
 800c52e:	2b03      	cmp	r3, #3
 800c530:	f040 8170 	bne.w	800c814 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c53a:	3301      	adds	r3, #1
 800c53c:	b2da      	uxtb	r2, r3
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c54a:	2b03      	cmp	r3, #3
 800c54c:	d903      	bls.n	800c556 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	220d      	movs	r2, #13
 800c552:	701a      	strb	r2, [r3, #0]
      break;
 800c554:	e15e      	b.n	800c814 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	795b      	ldrb	r3, [r3, #5]
 800c55a:	4619      	mov	r1, r3
 800c55c:	6878      	ldr	r0, [r7, #4]
 800c55e:	f001 f903 	bl	800d768 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	791b      	ldrb	r3, [r3, #4]
 800c566:	4619      	mov	r1, r3
 800c568:	6878      	ldr	r0, [r7, #4]
 800c56a:	f001 f8fd 	bl	800d768 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	2200      	movs	r2, #0
 800c572:	701a      	strb	r2, [r3, #0]
      break;
 800c574:	e14e      	b.n	800c814 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800c576:	2112      	movs	r1, #18
 800c578:	6878      	ldr	r0, [r7, #4]
 800c57a:	f000 f9f3 	bl	800c964 <USBH_Get_DevDesc>
 800c57e:	4603      	mov	r3, r0
 800c580:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c582:	7bbb      	ldrb	r3, [r7, #14]
 800c584:	2b00      	cmp	r3, #0
 800c586:	d103      	bne.n	800c590 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	2202      	movs	r2, #2
 800c58c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c58e:	e143      	b.n	800c818 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c590:	7bbb      	ldrb	r3, [r7, #14]
 800c592:	2b03      	cmp	r3, #3
 800c594:	f040 8140 	bne.w	800c818 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c59e:	3301      	adds	r3, #1
 800c5a0:	b2da      	uxtb	r2, r3
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c5ae:	2b03      	cmp	r3, #3
 800c5b0:	d903      	bls.n	800c5ba <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	220d      	movs	r2, #13
 800c5b6:	701a      	strb	r2, [r3, #0]
      break;
 800c5b8:	e12e      	b.n	800c818 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	795b      	ldrb	r3, [r3, #5]
 800c5be:	4619      	mov	r1, r3
 800c5c0:	6878      	ldr	r0, [r7, #4]
 800c5c2:	f001 f8d1 	bl	800d768 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	791b      	ldrb	r3, [r3, #4]
 800c5ca:	4619      	mov	r1, r3
 800c5cc:	6878      	ldr	r0, [r7, #4]
 800c5ce:	f001 f8cb 	bl	800d768 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	701a      	strb	r2, [r3, #0]
      break;
 800c5de:	e11b      	b.n	800c818 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800c5e0:	2101      	movs	r1, #1
 800c5e2:	6878      	ldr	r0, [r7, #4]
 800c5e4:	f000 fa7d 	bl	800cae2 <USBH_SetAddress>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c5ec:	7bbb      	ldrb	r3, [r7, #14]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d130      	bne.n	800c654 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800c5f2:	2002      	movs	r0, #2
 800c5f4:	f001 fb9f 	bl	800dd36 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2201      	movs	r2, #1
 800c5fc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2203      	movs	r2, #3
 800c604:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	7919      	ldrb	r1, [r3, #4]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c616:	687a      	ldr	r2, [r7, #4]
 800c618:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c61a:	9202      	str	r2, [sp, #8]
 800c61c:	2200      	movs	r2, #0
 800c61e:	9201      	str	r2, [sp, #4]
 800c620:	9300      	str	r3, [sp, #0]
 800c622:	4603      	mov	r3, r0
 800c624:	2280      	movs	r2, #128	@ 0x80
 800c626:	6878      	ldr	r0, [r7, #4]
 800c628:	f001 f84e 	bl	800d6c8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	7959      	ldrb	r1, [r3, #5]
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c63c:	687a      	ldr	r2, [r7, #4]
 800c63e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c640:	9202      	str	r2, [sp, #8]
 800c642:	2200      	movs	r2, #0
 800c644:	9201      	str	r2, [sp, #4]
 800c646:	9300      	str	r3, [sp, #0]
 800c648:	4603      	mov	r3, r0
 800c64a:	2200      	movs	r2, #0
 800c64c:	6878      	ldr	r0, [r7, #4]
 800c64e:	f001 f83b 	bl	800d6c8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c652:	e0e3      	b.n	800c81c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c654:	7bbb      	ldrb	r3, [r7, #14]
 800c656:	2b03      	cmp	r3, #3
 800c658:	f040 80e0 	bne.w	800c81c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	220d      	movs	r2, #13
 800c660:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2200      	movs	r2, #0
 800c666:	705a      	strb	r2, [r3, #1]
      break;
 800c668:	e0d8      	b.n	800c81c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800c66a:	2109      	movs	r1, #9
 800c66c:	6878      	ldr	r0, [r7, #4]
 800c66e:	f000 f9a5 	bl	800c9bc <USBH_Get_CfgDesc>
 800c672:	4603      	mov	r3, r0
 800c674:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c676:	7bbb      	ldrb	r3, [r7, #14]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d103      	bne.n	800c684 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2204      	movs	r2, #4
 800c680:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c682:	e0cd      	b.n	800c820 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c684:	7bbb      	ldrb	r3, [r7, #14]
 800c686:	2b03      	cmp	r3, #3
 800c688:	f040 80ca 	bne.w	800c820 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c692:	3301      	adds	r3, #1
 800c694:	b2da      	uxtb	r2, r3
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c6a2:	2b03      	cmp	r3, #3
 800c6a4:	d903      	bls.n	800c6ae <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	220d      	movs	r2, #13
 800c6aa:	701a      	strb	r2, [r3, #0]
      break;
 800c6ac:	e0b8      	b.n	800c820 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	795b      	ldrb	r3, [r3, #5]
 800c6b2:	4619      	mov	r1, r3
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f001 f857 	bl	800d768 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	791b      	ldrb	r3, [r3, #4]
 800c6be:	4619      	mov	r1, r3
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f001 f851 	bl	800d768 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	2200      	movs	r2, #0
 800c6ca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	701a      	strb	r2, [r3, #0]
      break;
 800c6d2:	e0a5      	b.n	800c820 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800c6da:	4619      	mov	r1, r3
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f000 f96d 	bl	800c9bc <USBH_Get_CfgDesc>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c6e6:	7bbb      	ldrb	r3, [r7, #14]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d103      	bne.n	800c6f4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	2205      	movs	r2, #5
 800c6f0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c6f2:	e097      	b.n	800c824 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c6f4:	7bbb      	ldrb	r3, [r7, #14]
 800c6f6:	2b03      	cmp	r3, #3
 800c6f8:	f040 8094 	bne.w	800c824 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c702:	3301      	adds	r3, #1
 800c704:	b2da      	uxtb	r2, r3
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c712:	2b03      	cmp	r3, #3
 800c714:	d903      	bls.n	800c71e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	220d      	movs	r2, #13
 800c71a:	701a      	strb	r2, [r3, #0]
      break;
 800c71c:	e082      	b.n	800c824 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	795b      	ldrb	r3, [r3, #5]
 800c722:	4619      	mov	r1, r3
 800c724:	6878      	ldr	r0, [r7, #4]
 800c726:	f001 f81f 	bl	800d768 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	791b      	ldrb	r3, [r3, #4]
 800c72e:	4619      	mov	r1, r3
 800c730:	6878      	ldr	r0, [r7, #4]
 800c732:	f001 f819 	bl	800d768 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2200      	movs	r2, #0
 800c73a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2200      	movs	r2, #0
 800c740:	701a      	strb	r2, [r3, #0]
      break;
 800c742:	e06f      	b.n	800c824 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d019      	beq.n	800c782 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c75a:	23ff      	movs	r3, #255	@ 0xff
 800c75c:	6878      	ldr	r0, [r7, #4]
 800c75e:	f000 f957 	bl	800ca10 <USBH_Get_StringDesc>
 800c762:	4603      	mov	r3, r0
 800c764:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c766:	7bbb      	ldrb	r3, [r7, #14]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d103      	bne.n	800c774 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2206      	movs	r2, #6
 800c770:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800c772:	e059      	b.n	800c828 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c774:	7bbb      	ldrb	r3, [r7, #14]
 800c776:	2b03      	cmp	r3, #3
 800c778:	d156      	bne.n	800c828 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2206      	movs	r2, #6
 800c77e:	705a      	strb	r2, [r3, #1]
      break;
 800c780:	e052      	b.n	800c828 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2206      	movs	r2, #6
 800c786:	705a      	strb	r2, [r3, #1]
      break;
 800c788:	e04e      	b.n	800c828 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800c790:	2b00      	cmp	r3, #0
 800c792:	d019      	beq.n	800c7c8 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c7a0:	23ff      	movs	r3, #255	@ 0xff
 800c7a2:	6878      	ldr	r0, [r7, #4]
 800c7a4:	f000 f934 	bl	800ca10 <USBH_Get_StringDesc>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c7ac:	7bbb      	ldrb	r3, [r7, #14]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d103      	bne.n	800c7ba <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	2207      	movs	r2, #7
 800c7b6:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800c7b8:	e038      	b.n	800c82c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c7ba:	7bbb      	ldrb	r3, [r7, #14]
 800c7bc:	2b03      	cmp	r3, #3
 800c7be:	d135      	bne.n	800c82c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2207      	movs	r2, #7
 800c7c4:	705a      	strb	r2, [r3, #1]
      break;
 800c7c6:	e031      	b.n	800c82c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2207      	movs	r2, #7
 800c7cc:	705a      	strb	r2, [r3, #1]
      break;
 800c7ce:	e02d      	b.n	800c82c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d017      	beq.n	800c80a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c7e6:	23ff      	movs	r3, #255	@ 0xff
 800c7e8:	6878      	ldr	r0, [r7, #4]
 800c7ea:	f000 f911 	bl	800ca10 <USBH_Get_StringDesc>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c7f2:	7bbb      	ldrb	r3, [r7, #14]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d102      	bne.n	800c7fe <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800c7fc:	e018      	b.n	800c830 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c7fe:	7bbb      	ldrb	r3, [r7, #14]
 800c800:	2b03      	cmp	r3, #3
 800c802:	d115      	bne.n	800c830 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800c804:	2300      	movs	r3, #0
 800c806:	73fb      	strb	r3, [r7, #15]
      break;
 800c808:	e012      	b.n	800c830 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800c80a:	2300      	movs	r3, #0
 800c80c:	73fb      	strb	r3, [r7, #15]
      break;
 800c80e:	e00f      	b.n	800c830 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800c810:	bf00      	nop
 800c812:	e00e      	b.n	800c832 <USBH_HandleEnum+0x3b6>
      break;
 800c814:	bf00      	nop
 800c816:	e00c      	b.n	800c832 <USBH_HandleEnum+0x3b6>
      break;
 800c818:	bf00      	nop
 800c81a:	e00a      	b.n	800c832 <USBH_HandleEnum+0x3b6>
      break;
 800c81c:	bf00      	nop
 800c81e:	e008      	b.n	800c832 <USBH_HandleEnum+0x3b6>
      break;
 800c820:	bf00      	nop
 800c822:	e006      	b.n	800c832 <USBH_HandleEnum+0x3b6>
      break;
 800c824:	bf00      	nop
 800c826:	e004      	b.n	800c832 <USBH_HandleEnum+0x3b6>
      break;
 800c828:	bf00      	nop
 800c82a:	e002      	b.n	800c832 <USBH_HandleEnum+0x3b6>
      break;
 800c82c:	bf00      	nop
 800c82e:	e000      	b.n	800c832 <USBH_HandleEnum+0x3b6>
      break;
 800c830:	bf00      	nop
  }
  return Status;
 800c832:	7bfb      	ldrb	r3, [r7, #15]
}
 800c834:	4618      	mov	r0, r3
 800c836:	3710      	adds	r7, #16
 800c838:	46bd      	mov	sp, r7
 800c83a:	bd80      	pop	{r7, pc}

0800c83c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800c83c:	b480      	push	{r7}
 800c83e:	b083      	sub	sp, #12
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
 800c844:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	683a      	ldr	r2, [r7, #0]
 800c84a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800c84e:	bf00      	nop
 800c850:	370c      	adds	r7, #12
 800c852:	46bd      	mov	sp, r7
 800c854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c858:	4770      	bx	lr

0800c85a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800c85a:	b580      	push	{r7, lr}
 800c85c:	b082      	sub	sp, #8
 800c85e:	af00      	add	r7, sp, #0
 800c860:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c868:	1c5a      	adds	r2, r3, #1
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f000 f804 	bl	800c87e <USBH_HandleSof>
}
 800c876:	bf00      	nop
 800c878:	3708      	adds	r7, #8
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bd80      	pop	{r7, pc}

0800c87e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800c87e:	b580      	push	{r7, lr}
 800c880:	b082      	sub	sp, #8
 800c882:	af00      	add	r7, sp, #0
 800c884:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	781b      	ldrb	r3, [r3, #0]
 800c88a:	b2db      	uxtb	r3, r3
 800c88c:	2b0b      	cmp	r3, #11
 800c88e:	d10a      	bne.n	800c8a6 <USBH_HandleSof+0x28>
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c896:	2b00      	cmp	r3, #0
 800c898:	d005      	beq.n	800c8a6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c8a0:	699b      	ldr	r3, [r3, #24]
 800c8a2:	6878      	ldr	r0, [r7, #4]
 800c8a4:	4798      	blx	r3
  }
}
 800c8a6:	bf00      	nop
 800c8a8:	3708      	adds	r7, #8
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	bd80      	pop	{r7, pc}

0800c8ae <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800c8ae:	b480      	push	{r7}
 800c8b0:	b083      	sub	sp, #12
 800c8b2:	af00      	add	r7, sp, #0
 800c8b4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	2201      	movs	r2, #1
 800c8ba:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800c8be:	bf00      	nop
}
 800c8c0:	370c      	adds	r7, #12
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c8:	4770      	bx	lr

0800c8ca <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800c8ca:	b480      	push	{r7}
 800c8cc:	b083      	sub	sp, #12
 800c8ce:	af00      	add	r7, sp, #0
 800c8d0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	2201      	movs	r2, #1
 800c8de:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800c8e2:	bf00      	nop
}
 800c8e4:	370c      	adds	r7, #12
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ec:	4770      	bx	lr

0800c8ee <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800c8ee:	b480      	push	{r7}
 800c8f0:	b083      	sub	sp, #12
 800c8f2:	af00      	add	r7, sp, #0
 800c8f4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	2201      	movs	r2, #1
 800c8fa:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	2200      	movs	r2, #0
 800c902:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	2200      	movs	r2, #0
 800c90a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800c90e:	2300      	movs	r3, #0
}
 800c910:	4618      	mov	r0, r3
 800c912:	370c      	adds	r7, #12
 800c914:	46bd      	mov	sp, r7
 800c916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91a:	4770      	bx	lr

0800c91c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b082      	sub	sp, #8
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2201      	movs	r2, #1
 800c928:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2200      	movs	r2, #0
 800c930:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	2200      	movs	r2, #0
 800c938:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f001 f8c0 	bl	800dac2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	791b      	ldrb	r3, [r3, #4]
 800c946:	4619      	mov	r1, r3
 800c948:	6878      	ldr	r0, [r7, #4]
 800c94a:	f000 ff0d 	bl	800d768 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	795b      	ldrb	r3, [r3, #5]
 800c952:	4619      	mov	r1, r3
 800c954:	6878      	ldr	r0, [r7, #4]
 800c956:	f000 ff07 	bl	800d768 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800c95a:	2300      	movs	r3, #0
}
 800c95c:	4618      	mov	r0, r3
 800c95e:	3708      	adds	r7, #8
 800c960:	46bd      	mov	sp, r7
 800c962:	bd80      	pop	{r7, pc}

0800c964 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c964:	b580      	push	{r7, lr}
 800c966:	b086      	sub	sp, #24
 800c968:	af02      	add	r7, sp, #8
 800c96a:	6078      	str	r0, [r7, #4]
 800c96c:	460b      	mov	r3, r1
 800c96e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800c970:	887b      	ldrh	r3, [r7, #2]
 800c972:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c976:	d901      	bls.n	800c97c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c978:	2303      	movs	r3, #3
 800c97a:	e01b      	b.n	800c9b4 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800c982:	887b      	ldrh	r3, [r7, #2]
 800c984:	9300      	str	r3, [sp, #0]
 800c986:	4613      	mov	r3, r2
 800c988:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c98c:	2100      	movs	r1, #0
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f000 f872 	bl	800ca78 <USBH_GetDescriptor>
 800c994:	4603      	mov	r3, r0
 800c996:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800c998:	7bfb      	ldrb	r3, [r7, #15]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d109      	bne.n	800c9b2 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800c9a4:	887a      	ldrh	r2, [r7, #2]
 800c9a6:	4619      	mov	r1, r3
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f000 f929 	bl	800cc00 <USBH_ParseDevDesc>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c9b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	3710      	adds	r7, #16
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	bd80      	pop	{r7, pc}

0800c9bc <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b086      	sub	sp, #24
 800c9c0:	af02      	add	r7, sp, #8
 800c9c2:	6078      	str	r0, [r7, #4]
 800c9c4:	460b      	mov	r3, r1
 800c9c6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	331c      	adds	r3, #28
 800c9cc:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800c9ce:	887b      	ldrh	r3, [r7, #2]
 800c9d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c9d4:	d901      	bls.n	800c9da <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c9d6:	2303      	movs	r3, #3
 800c9d8:	e016      	b.n	800ca08 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800c9da:	887b      	ldrh	r3, [r7, #2]
 800c9dc:	9300      	str	r3, [sp, #0]
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c9e4:	2100      	movs	r1, #0
 800c9e6:	6878      	ldr	r0, [r7, #4]
 800c9e8:	f000 f846 	bl	800ca78 <USBH_GetDescriptor>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800c9f0:	7bfb      	ldrb	r3, [r7, #15]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d107      	bne.n	800ca06 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800c9f6:	887b      	ldrh	r3, [r7, #2]
 800c9f8:	461a      	mov	r2, r3
 800c9fa:	68b9      	ldr	r1, [r7, #8]
 800c9fc:	6878      	ldr	r0, [r7, #4]
 800c9fe:	f000 f9af 	bl	800cd60 <USBH_ParseCfgDesc>
 800ca02:	4603      	mov	r3, r0
 800ca04:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ca06:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca08:	4618      	mov	r0, r3
 800ca0a:	3710      	adds	r7, #16
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	bd80      	pop	{r7, pc}

0800ca10 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b088      	sub	sp, #32
 800ca14:	af02      	add	r7, sp, #8
 800ca16:	60f8      	str	r0, [r7, #12]
 800ca18:	607a      	str	r2, [r7, #4]
 800ca1a:	461a      	mov	r2, r3
 800ca1c:	460b      	mov	r3, r1
 800ca1e:	72fb      	strb	r3, [r7, #11]
 800ca20:	4613      	mov	r3, r2
 800ca22:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800ca24:	893b      	ldrh	r3, [r7, #8]
 800ca26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca2a:	d802      	bhi.n	800ca32 <USBH_Get_StringDesc+0x22>
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d101      	bne.n	800ca36 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800ca32:	2303      	movs	r3, #3
 800ca34:	e01c      	b.n	800ca70 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800ca36:	7afb      	ldrb	r3, [r7, #11]
 800ca38:	b29b      	uxth	r3, r3
 800ca3a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800ca3e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800ca46:	893b      	ldrh	r3, [r7, #8]
 800ca48:	9300      	str	r3, [sp, #0]
 800ca4a:	460b      	mov	r3, r1
 800ca4c:	2100      	movs	r1, #0
 800ca4e:	68f8      	ldr	r0, [r7, #12]
 800ca50:	f000 f812 	bl	800ca78 <USBH_GetDescriptor>
 800ca54:	4603      	mov	r3, r0
 800ca56:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800ca58:	7dfb      	ldrb	r3, [r7, #23]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d107      	bne.n	800ca6e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ca64:	893a      	ldrh	r2, [r7, #8]
 800ca66:	6879      	ldr	r1, [r7, #4]
 800ca68:	4618      	mov	r0, r3
 800ca6a:	f000 fb8c 	bl	800d186 <USBH_ParseStringDesc>
  }

  return status;
 800ca6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca70:	4618      	mov	r0, r3
 800ca72:	3718      	adds	r7, #24
 800ca74:	46bd      	mov	sp, r7
 800ca76:	bd80      	pop	{r7, pc}

0800ca78 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b084      	sub	sp, #16
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	60f8      	str	r0, [r7, #12]
 800ca80:	607b      	str	r3, [r7, #4]
 800ca82:	460b      	mov	r3, r1
 800ca84:	72fb      	strb	r3, [r7, #11]
 800ca86:	4613      	mov	r3, r2
 800ca88:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	789b      	ldrb	r3, [r3, #2]
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d11c      	bne.n	800cacc <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800ca92:	7afb      	ldrb	r3, [r7, #11]
 800ca94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ca98:	b2da      	uxtb	r2, r3
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	2206      	movs	r2, #6
 800caa2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	893a      	ldrh	r2, [r7, #8]
 800caa8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800caaa:	893b      	ldrh	r3, [r7, #8]
 800caac:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800cab0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cab4:	d104      	bne.n	800cac0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	f240 4209 	movw	r2, #1033	@ 0x409
 800cabc:	829a      	strh	r2, [r3, #20]
 800cabe:	e002      	b.n	800cac6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	2200      	movs	r2, #0
 800cac4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	8b3a      	ldrh	r2, [r7, #24]
 800caca:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800cacc:	8b3b      	ldrh	r3, [r7, #24]
 800cace:	461a      	mov	r2, r3
 800cad0:	6879      	ldr	r1, [r7, #4]
 800cad2:	68f8      	ldr	r0, [r7, #12]
 800cad4:	f000 fba4 	bl	800d220 <USBH_CtlReq>
 800cad8:	4603      	mov	r3, r0
}
 800cada:	4618      	mov	r0, r3
 800cadc:	3710      	adds	r7, #16
 800cade:	46bd      	mov	sp, r7
 800cae0:	bd80      	pop	{r7, pc}

0800cae2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800cae2:	b580      	push	{r7, lr}
 800cae4:	b082      	sub	sp, #8
 800cae6:	af00      	add	r7, sp, #0
 800cae8:	6078      	str	r0, [r7, #4]
 800caea:	460b      	mov	r3, r1
 800caec:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	789b      	ldrb	r3, [r3, #2]
 800caf2:	2b01      	cmp	r3, #1
 800caf4:	d10f      	bne.n	800cb16 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2200      	movs	r2, #0
 800cafa:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2205      	movs	r2, #5
 800cb00:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800cb02:	78fb      	ldrb	r3, [r7, #3]
 800cb04:	b29a      	uxth	r2, r3
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2200      	movs	r2, #0
 800cb14:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800cb16:	2200      	movs	r2, #0
 800cb18:	2100      	movs	r1, #0
 800cb1a:	6878      	ldr	r0, [r7, #4]
 800cb1c:	f000 fb80 	bl	800d220 <USBH_CtlReq>
 800cb20:	4603      	mov	r3, r0
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	3708      	adds	r7, #8
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}

0800cb2a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800cb2a:	b580      	push	{r7, lr}
 800cb2c:	b082      	sub	sp, #8
 800cb2e:	af00      	add	r7, sp, #0
 800cb30:	6078      	str	r0, [r7, #4]
 800cb32:	460b      	mov	r3, r1
 800cb34:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	789b      	ldrb	r3, [r3, #2]
 800cb3a:	2b01      	cmp	r3, #1
 800cb3c:	d10e      	bne.n	800cb5c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	2200      	movs	r2, #0
 800cb42:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	2209      	movs	r2, #9
 800cb48:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	887a      	ldrh	r2, [r7, #2]
 800cb4e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2200      	movs	r2, #0
 800cb54:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	2200      	movs	r2, #0
 800cb5a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	2100      	movs	r1, #0
 800cb60:	6878      	ldr	r0, [r7, #4]
 800cb62:	f000 fb5d 	bl	800d220 <USBH_CtlReq>
 800cb66:	4603      	mov	r3, r0
}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	3708      	adds	r7, #8
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}

0800cb70 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b082      	sub	sp, #8
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
 800cb78:	460b      	mov	r3, r1
 800cb7a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	789b      	ldrb	r3, [r3, #2]
 800cb80:	2b01      	cmp	r3, #1
 800cb82:	d10f      	bne.n	800cba4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2200      	movs	r2, #0
 800cb88:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	2203      	movs	r2, #3
 800cb8e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800cb90:	78fb      	ldrb	r3, [r7, #3]
 800cb92:	b29a      	uxth	r2, r3
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2200      	movs	r2, #0
 800cba2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800cba4:	2200      	movs	r2, #0
 800cba6:	2100      	movs	r1, #0
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	f000 fb39 	bl	800d220 <USBH_CtlReq>
 800cbae:	4603      	mov	r3, r0
}
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	3708      	adds	r7, #8
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	bd80      	pop	{r7, pc}

0800cbb8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800cbb8:	b580      	push	{r7, lr}
 800cbba:	b082      	sub	sp, #8
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	6078      	str	r0, [r7, #4]
 800cbc0:	460b      	mov	r3, r1
 800cbc2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	789b      	ldrb	r3, [r3, #2]
 800cbc8:	2b01      	cmp	r3, #1
 800cbca:	d10f      	bne.n	800cbec <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2202      	movs	r2, #2
 800cbd0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	2201      	movs	r2, #1
 800cbd6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2200      	movs	r2, #0
 800cbdc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800cbde:	78fb      	ldrb	r3, [r7, #3]
 800cbe0:	b29a      	uxth	r2, r3
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2200      	movs	r2, #0
 800cbea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800cbec:	2200      	movs	r2, #0
 800cbee:	2100      	movs	r1, #0
 800cbf0:	6878      	ldr	r0, [r7, #4]
 800cbf2:	f000 fb15 	bl	800d220 <USBH_CtlReq>
 800cbf6:	4603      	mov	r3, r0
}
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	3708      	adds	r7, #8
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	bd80      	pop	{r7, pc}

0800cc00 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800cc00:	b480      	push	{r7}
 800cc02:	b087      	sub	sp, #28
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	60f8      	str	r0, [r7, #12]
 800cc08:	60b9      	str	r1, [r7, #8]
 800cc0a:	4613      	mov	r3, r2
 800cc0c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800cc14:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800cc16:	2300      	movs	r3, #0
 800cc18:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d101      	bne.n	800cc24 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800cc20:	2302      	movs	r3, #2
 800cc22:	e094      	b.n	800cd4e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800cc24:	68bb      	ldr	r3, [r7, #8]
 800cc26:	781a      	ldrb	r2, [r3, #0]
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	785a      	ldrb	r2, [r3, #1]
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800cc34:	68bb      	ldr	r3, [r7, #8]
 800cc36:	3302      	adds	r3, #2
 800cc38:	781b      	ldrb	r3, [r3, #0]
 800cc3a:	461a      	mov	r2, r3
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	3303      	adds	r3, #3
 800cc40:	781b      	ldrb	r3, [r3, #0]
 800cc42:	021b      	lsls	r3, r3, #8
 800cc44:	b29b      	uxth	r3, r3
 800cc46:	4313      	orrs	r3, r2
 800cc48:	b29a      	uxth	r2, r3
 800cc4a:	693b      	ldr	r3, [r7, #16]
 800cc4c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800cc4e:	68bb      	ldr	r3, [r7, #8]
 800cc50:	791a      	ldrb	r2, [r3, #4]
 800cc52:	693b      	ldr	r3, [r7, #16]
 800cc54:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	795a      	ldrb	r2, [r3, #5]
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	799a      	ldrb	r2, [r3, #6]
 800cc62:	693b      	ldr	r3, [r7, #16]
 800cc64:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800cc66:	68bb      	ldr	r3, [r7, #8]
 800cc68:	79da      	ldrb	r2, [r3, #7]
 800cc6a:	693b      	ldr	r3, [r7, #16]
 800cc6c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d004      	beq.n	800cc82 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800cc7e:	2b01      	cmp	r3, #1
 800cc80:	d11b      	bne.n	800ccba <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800cc82:	693b      	ldr	r3, [r7, #16]
 800cc84:	79db      	ldrb	r3, [r3, #7]
 800cc86:	2b20      	cmp	r3, #32
 800cc88:	dc0f      	bgt.n	800ccaa <USBH_ParseDevDesc+0xaa>
 800cc8a:	2b08      	cmp	r3, #8
 800cc8c:	db0f      	blt.n	800ccae <USBH_ParseDevDesc+0xae>
 800cc8e:	3b08      	subs	r3, #8
 800cc90:	4a32      	ldr	r2, [pc, #200]	@ (800cd5c <USBH_ParseDevDesc+0x15c>)
 800cc92:	fa22 f303 	lsr.w	r3, r2, r3
 800cc96:	f003 0301 	and.w	r3, r3, #1
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	bf14      	ite	ne
 800cc9e:	2301      	movne	r3, #1
 800cca0:	2300      	moveq	r3, #0
 800cca2:	b2db      	uxtb	r3, r3
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d106      	bne.n	800ccb6 <USBH_ParseDevDesc+0xb6>
 800cca8:	e001      	b.n	800ccae <USBH_ParseDevDesc+0xae>
 800ccaa:	2b40      	cmp	r3, #64	@ 0x40
 800ccac:	d003      	beq.n	800ccb6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800ccae:	693b      	ldr	r3, [r7, #16]
 800ccb0:	2208      	movs	r2, #8
 800ccb2:	71da      	strb	r2, [r3, #7]
        break;
 800ccb4:	e000      	b.n	800ccb8 <USBH_ParseDevDesc+0xb8>
        break;
 800ccb6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800ccb8:	e00e      	b.n	800ccd8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ccc0:	2b02      	cmp	r3, #2
 800ccc2:	d107      	bne.n	800ccd4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800ccc4:	693b      	ldr	r3, [r7, #16]
 800ccc6:	79db      	ldrb	r3, [r3, #7]
 800ccc8:	2b08      	cmp	r3, #8
 800ccca:	d005      	beq.n	800ccd8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	2208      	movs	r2, #8
 800ccd0:	71da      	strb	r2, [r3, #7]
 800ccd2:	e001      	b.n	800ccd8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800ccd4:	2303      	movs	r3, #3
 800ccd6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800ccd8:	88fb      	ldrh	r3, [r7, #6]
 800ccda:	2b08      	cmp	r3, #8
 800ccdc:	d936      	bls.n	800cd4c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	3308      	adds	r3, #8
 800cce2:	781b      	ldrb	r3, [r3, #0]
 800cce4:	461a      	mov	r2, r3
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	3309      	adds	r3, #9
 800ccea:	781b      	ldrb	r3, [r3, #0]
 800ccec:	021b      	lsls	r3, r3, #8
 800ccee:	b29b      	uxth	r3, r3
 800ccf0:	4313      	orrs	r3, r2
 800ccf2:	b29a      	uxth	r2, r3
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	330a      	adds	r3, #10
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	461a      	mov	r2, r3
 800cd00:	68bb      	ldr	r3, [r7, #8]
 800cd02:	330b      	adds	r3, #11
 800cd04:	781b      	ldrb	r3, [r3, #0]
 800cd06:	021b      	lsls	r3, r3, #8
 800cd08:	b29b      	uxth	r3, r3
 800cd0a:	4313      	orrs	r3, r2
 800cd0c:	b29a      	uxth	r2, r3
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	330c      	adds	r3, #12
 800cd16:	781b      	ldrb	r3, [r3, #0]
 800cd18:	461a      	mov	r2, r3
 800cd1a:	68bb      	ldr	r3, [r7, #8]
 800cd1c:	330d      	adds	r3, #13
 800cd1e:	781b      	ldrb	r3, [r3, #0]
 800cd20:	021b      	lsls	r3, r3, #8
 800cd22:	b29b      	uxth	r3, r3
 800cd24:	4313      	orrs	r3, r2
 800cd26:	b29a      	uxth	r2, r3
 800cd28:	693b      	ldr	r3, [r7, #16]
 800cd2a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	7b9a      	ldrb	r2, [r3, #14]
 800cd30:	693b      	ldr	r3, [r7, #16]
 800cd32:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	7bda      	ldrb	r2, [r3, #15]
 800cd38:	693b      	ldr	r3, [r7, #16]
 800cd3a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800cd3c:	68bb      	ldr	r3, [r7, #8]
 800cd3e:	7c1a      	ldrb	r2, [r3, #16]
 800cd40:	693b      	ldr	r3, [r7, #16]
 800cd42:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	7c5a      	ldrb	r2, [r3, #17]
 800cd48:	693b      	ldr	r3, [r7, #16]
 800cd4a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800cd4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd4e:	4618      	mov	r0, r3
 800cd50:	371c      	adds	r7, #28
 800cd52:	46bd      	mov	sp, r7
 800cd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd58:	4770      	bx	lr
 800cd5a:	bf00      	nop
 800cd5c:	01000101 	.word	0x01000101

0800cd60 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b08c      	sub	sp, #48	@ 0x30
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	60f8      	str	r0, [r7, #12]
 800cd68:	60b9      	str	r1, [r7, #8]
 800cd6a:	4613      	mov	r3, r2
 800cd6c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800cd74:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800cd76:	2300      	movs	r3, #0
 800cd78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800cd82:	2300      	movs	r3, #0
 800cd84:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800cd88:	68bb      	ldr	r3, [r7, #8]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d101      	bne.n	800cd92 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800cd8e:	2302      	movs	r3, #2
 800cd90:	e0de      	b.n	800cf50 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800cd92:	68bb      	ldr	r3, [r7, #8]
 800cd94:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800cd96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd98:	781b      	ldrb	r3, [r3, #0]
 800cd9a:	2b09      	cmp	r3, #9
 800cd9c:	d002      	beq.n	800cda4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800cd9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cda0:	2209      	movs	r2, #9
 800cda2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	781a      	ldrb	r2, [r3, #0]
 800cda8:	6a3b      	ldr	r3, [r7, #32]
 800cdaa:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	785a      	ldrb	r2, [r3, #1]
 800cdb0:	6a3b      	ldr	r3, [r7, #32]
 800cdb2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800cdb4:	68bb      	ldr	r3, [r7, #8]
 800cdb6:	3302      	adds	r3, #2
 800cdb8:	781b      	ldrb	r3, [r3, #0]
 800cdba:	461a      	mov	r2, r3
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	3303      	adds	r3, #3
 800cdc0:	781b      	ldrb	r3, [r3, #0]
 800cdc2:	021b      	lsls	r3, r3, #8
 800cdc4:	b29b      	uxth	r3, r3
 800cdc6:	4313      	orrs	r3, r2
 800cdc8:	b29b      	uxth	r3, r3
 800cdca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cdce:	bf28      	it	cs
 800cdd0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800cdd4:	b29a      	uxth	r2, r3
 800cdd6:	6a3b      	ldr	r3, [r7, #32]
 800cdd8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800cdda:	68bb      	ldr	r3, [r7, #8]
 800cddc:	791a      	ldrb	r2, [r3, #4]
 800cdde:	6a3b      	ldr	r3, [r7, #32]
 800cde0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800cde2:	68bb      	ldr	r3, [r7, #8]
 800cde4:	795a      	ldrb	r2, [r3, #5]
 800cde6:	6a3b      	ldr	r3, [r7, #32]
 800cde8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	799a      	ldrb	r2, [r3, #6]
 800cdee:	6a3b      	ldr	r3, [r7, #32]
 800cdf0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800cdf2:	68bb      	ldr	r3, [r7, #8]
 800cdf4:	79da      	ldrb	r2, [r3, #7]
 800cdf6:	6a3b      	ldr	r3, [r7, #32]
 800cdf8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800cdfa:	68bb      	ldr	r3, [r7, #8]
 800cdfc:	7a1a      	ldrb	r2, [r3, #8]
 800cdfe:	6a3b      	ldr	r3, [r7, #32]
 800ce00:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ce02:	88fb      	ldrh	r3, [r7, #6]
 800ce04:	2b09      	cmp	r3, #9
 800ce06:	f240 80a1 	bls.w	800cf4c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800ce0a:	2309      	movs	r3, #9
 800ce0c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ce12:	e085      	b.n	800cf20 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ce14:	f107 0316 	add.w	r3, r7, #22
 800ce18:	4619      	mov	r1, r3
 800ce1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce1c:	f000 f9e6 	bl	800d1ec <USBH_GetNextDesc>
 800ce20:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800ce22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce24:	785b      	ldrb	r3, [r3, #1]
 800ce26:	2b04      	cmp	r3, #4
 800ce28:	d17a      	bne.n	800cf20 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800ce2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce2c:	781b      	ldrb	r3, [r3, #0]
 800ce2e:	2b09      	cmp	r3, #9
 800ce30:	d002      	beq.n	800ce38 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800ce32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce34:	2209      	movs	r2, #9
 800ce36:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800ce38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ce3c:	221a      	movs	r2, #26
 800ce3e:	fb02 f303 	mul.w	r3, r2, r3
 800ce42:	3308      	adds	r3, #8
 800ce44:	6a3a      	ldr	r2, [r7, #32]
 800ce46:	4413      	add	r3, r2
 800ce48:	3302      	adds	r3, #2
 800ce4a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800ce4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ce4e:	69f8      	ldr	r0, [r7, #28]
 800ce50:	f000 f882 	bl	800cf58 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ce54:	2300      	movs	r3, #0
 800ce56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ce5e:	e043      	b.n	800cee8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ce60:	f107 0316 	add.w	r3, r7, #22
 800ce64:	4619      	mov	r1, r3
 800ce66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce68:	f000 f9c0 	bl	800d1ec <USBH_GetNextDesc>
 800ce6c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ce6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce70:	785b      	ldrb	r3, [r3, #1]
 800ce72:	2b05      	cmp	r3, #5
 800ce74:	d138      	bne.n	800cee8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800ce76:	69fb      	ldr	r3, [r7, #28]
 800ce78:	795b      	ldrb	r3, [r3, #5]
 800ce7a:	2b01      	cmp	r3, #1
 800ce7c:	d113      	bne.n	800cea6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ce7e:	69fb      	ldr	r3, [r7, #28]
 800ce80:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800ce82:	2b02      	cmp	r3, #2
 800ce84:	d003      	beq.n	800ce8e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ce86:	69fb      	ldr	r3, [r7, #28]
 800ce88:	799b      	ldrb	r3, [r3, #6]
 800ce8a:	2b03      	cmp	r3, #3
 800ce8c:	d10b      	bne.n	800cea6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ce8e:	69fb      	ldr	r3, [r7, #28]
 800ce90:	79db      	ldrb	r3, [r3, #7]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d10b      	bne.n	800ceae <USBH_ParseCfgDesc+0x14e>
 800ce96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce98:	781b      	ldrb	r3, [r3, #0]
 800ce9a:	2b09      	cmp	r3, #9
 800ce9c:	d007      	beq.n	800ceae <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800ce9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cea0:	2209      	movs	r2, #9
 800cea2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800cea4:	e003      	b.n	800ceae <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800cea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cea8:	2207      	movs	r2, #7
 800ceaa:	701a      	strb	r2, [r3, #0]
 800ceac:	e000      	b.n	800ceb0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ceae:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ceb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ceb4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ceb8:	3201      	adds	r2, #1
 800ceba:	00d2      	lsls	r2, r2, #3
 800cebc:	211a      	movs	r1, #26
 800cebe:	fb01 f303 	mul.w	r3, r1, r3
 800cec2:	4413      	add	r3, r2
 800cec4:	3308      	adds	r3, #8
 800cec6:	6a3a      	ldr	r2, [r7, #32]
 800cec8:	4413      	add	r3, r2
 800ceca:	3304      	adds	r3, #4
 800cecc:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800cece:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ced0:	69b9      	ldr	r1, [r7, #24]
 800ced2:	68f8      	ldr	r0, [r7, #12]
 800ced4:	f000 f86f 	bl	800cfb6 <USBH_ParseEPDesc>
 800ced8:	4603      	mov	r3, r0
 800ceda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800cede:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cee2:	3301      	adds	r3, #1
 800cee4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800cee8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ceec:	2b01      	cmp	r3, #1
 800ceee:	d80a      	bhi.n	800cf06 <USBH_ParseCfgDesc+0x1a6>
 800cef0:	69fb      	ldr	r3, [r7, #28]
 800cef2:	791b      	ldrb	r3, [r3, #4]
 800cef4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cef8:	429a      	cmp	r2, r3
 800cefa:	d204      	bcs.n	800cf06 <USBH_ParseCfgDesc+0x1a6>
 800cefc:	6a3b      	ldr	r3, [r7, #32]
 800cefe:	885a      	ldrh	r2, [r3, #2]
 800cf00:	8afb      	ldrh	r3, [r7, #22]
 800cf02:	429a      	cmp	r2, r3
 800cf04:	d8ac      	bhi.n	800ce60 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800cf06:	69fb      	ldr	r3, [r7, #28]
 800cf08:	791b      	ldrb	r3, [r3, #4]
 800cf0a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cf0e:	429a      	cmp	r2, r3
 800cf10:	d201      	bcs.n	800cf16 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800cf12:	2303      	movs	r3, #3
 800cf14:	e01c      	b.n	800cf50 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800cf16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf1a:	3301      	adds	r3, #1
 800cf1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800cf20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf24:	2b01      	cmp	r3, #1
 800cf26:	d805      	bhi.n	800cf34 <USBH_ParseCfgDesc+0x1d4>
 800cf28:	6a3b      	ldr	r3, [r7, #32]
 800cf2a:	885a      	ldrh	r2, [r3, #2]
 800cf2c:	8afb      	ldrh	r3, [r7, #22]
 800cf2e:	429a      	cmp	r2, r3
 800cf30:	f63f af70 	bhi.w	800ce14 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800cf34:	6a3b      	ldr	r3, [r7, #32]
 800cf36:	791b      	ldrb	r3, [r3, #4]
 800cf38:	2b02      	cmp	r3, #2
 800cf3a:	bf28      	it	cs
 800cf3c:	2302      	movcs	r3, #2
 800cf3e:	b2db      	uxtb	r3, r3
 800cf40:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cf44:	429a      	cmp	r2, r3
 800cf46:	d201      	bcs.n	800cf4c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800cf48:	2303      	movs	r3, #3
 800cf4a:	e001      	b.n	800cf50 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800cf4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800cf50:	4618      	mov	r0, r3
 800cf52:	3730      	adds	r7, #48	@ 0x30
 800cf54:	46bd      	mov	sp, r7
 800cf56:	bd80      	pop	{r7, pc}

0800cf58 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800cf58:	b480      	push	{r7}
 800cf5a:	b083      	sub	sp, #12
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
 800cf60:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	781a      	ldrb	r2, [r3, #0]
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800cf6a:	683b      	ldr	r3, [r7, #0]
 800cf6c:	785a      	ldrb	r2, [r3, #1]
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	789a      	ldrb	r2, [r3, #2]
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800cf7a:	683b      	ldr	r3, [r7, #0]
 800cf7c:	78da      	ldrb	r2, [r3, #3]
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	791a      	ldrb	r2, [r3, #4]
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	795a      	ldrb	r2, [r3, #5]
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	799a      	ldrb	r2, [r3, #6]
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800cf9a:	683b      	ldr	r3, [r7, #0]
 800cf9c:	79da      	ldrb	r2, [r3, #7]
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	7a1a      	ldrb	r2, [r3, #8]
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	721a      	strb	r2, [r3, #8]
}
 800cfaa:	bf00      	nop
 800cfac:	370c      	adds	r7, #12
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb4:	4770      	bx	lr

0800cfb6 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800cfb6:	b480      	push	{r7}
 800cfb8:	b087      	sub	sp, #28
 800cfba:	af00      	add	r7, sp, #0
 800cfbc:	60f8      	str	r0, [r7, #12]
 800cfbe:	60b9      	str	r1, [r7, #8]
 800cfc0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	781a      	ldrb	r2, [r3, #0]
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	785a      	ldrb	r2, [r3, #1]
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	789a      	ldrb	r2, [r3, #2]
 800cfda:	68bb      	ldr	r3, [r7, #8]
 800cfdc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	78da      	ldrb	r2, [r3, #3]
 800cfe2:	68bb      	ldr	r3, [r7, #8]
 800cfe4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	3304      	adds	r3, #4
 800cfea:	781b      	ldrb	r3, [r3, #0]
 800cfec:	461a      	mov	r2, r3
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	3305      	adds	r3, #5
 800cff2:	781b      	ldrb	r3, [r3, #0]
 800cff4:	021b      	lsls	r3, r3, #8
 800cff6:	b29b      	uxth	r3, r3
 800cff8:	4313      	orrs	r3, r2
 800cffa:	b29a      	uxth	r2, r3
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	799a      	ldrb	r2, [r3, #6]
 800d004:	68bb      	ldr	r3, [r7, #8]
 800d006:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800d008:	68bb      	ldr	r3, [r7, #8]
 800d00a:	889b      	ldrh	r3, [r3, #4]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d009      	beq.n	800d024 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800d010:	68bb      	ldr	r3, [r7, #8]
 800d012:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800d014:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d018:	d804      	bhi.n	800d024 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800d01e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d022:	d901      	bls.n	800d028 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800d024:	2303      	movs	r3, #3
 800d026:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d136      	bne.n	800d0a0 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	78db      	ldrb	r3, [r3, #3]
 800d036:	f003 0303 	and.w	r3, r3, #3
 800d03a:	2b02      	cmp	r3, #2
 800d03c:	d108      	bne.n	800d050 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	889b      	ldrh	r3, [r3, #4]
 800d042:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d046:	f240 8097 	bls.w	800d178 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800d04a:	2303      	movs	r3, #3
 800d04c:	75fb      	strb	r3, [r7, #23]
 800d04e:	e093      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800d050:	68bb      	ldr	r3, [r7, #8]
 800d052:	78db      	ldrb	r3, [r3, #3]
 800d054:	f003 0303 	and.w	r3, r3, #3
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d107      	bne.n	800d06c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	889b      	ldrh	r3, [r3, #4]
 800d060:	2b40      	cmp	r3, #64	@ 0x40
 800d062:	f240 8089 	bls.w	800d178 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800d066:	2303      	movs	r3, #3
 800d068:	75fb      	strb	r3, [r7, #23]
 800d06a:	e085      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800d06c:	68bb      	ldr	r3, [r7, #8]
 800d06e:	78db      	ldrb	r3, [r3, #3]
 800d070:	f003 0303 	and.w	r3, r3, #3
 800d074:	2b01      	cmp	r3, #1
 800d076:	d005      	beq.n	800d084 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	78db      	ldrb	r3, [r3, #3]
 800d07c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800d080:	2b03      	cmp	r3, #3
 800d082:	d10a      	bne.n	800d09a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d084:	68bb      	ldr	r3, [r7, #8]
 800d086:	799b      	ldrb	r3, [r3, #6]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d003      	beq.n	800d094 <USBH_ParseEPDesc+0xde>
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	799b      	ldrb	r3, [r3, #6]
 800d090:	2b10      	cmp	r3, #16
 800d092:	d970      	bls.n	800d176 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800d094:	2303      	movs	r3, #3
 800d096:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d098:	e06d      	b.n	800d176 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800d09a:	2303      	movs	r3, #3
 800d09c:	75fb      	strb	r3, [r7, #23]
 800d09e:	e06b      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d0a6:	2b01      	cmp	r3, #1
 800d0a8:	d13c      	bne.n	800d124 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	78db      	ldrb	r3, [r3, #3]
 800d0ae:	f003 0303 	and.w	r3, r3, #3
 800d0b2:	2b02      	cmp	r3, #2
 800d0b4:	d005      	beq.n	800d0c2 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800d0b6:	68bb      	ldr	r3, [r7, #8]
 800d0b8:	78db      	ldrb	r3, [r3, #3]
 800d0ba:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d106      	bne.n	800d0d0 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800d0c2:	68bb      	ldr	r3, [r7, #8]
 800d0c4:	889b      	ldrh	r3, [r3, #4]
 800d0c6:	2b40      	cmp	r3, #64	@ 0x40
 800d0c8:	d956      	bls.n	800d178 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800d0ca:	2303      	movs	r3, #3
 800d0cc:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800d0ce:	e053      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800d0d0:	68bb      	ldr	r3, [r7, #8]
 800d0d2:	78db      	ldrb	r3, [r3, #3]
 800d0d4:	f003 0303 	and.w	r3, r3, #3
 800d0d8:	2b01      	cmp	r3, #1
 800d0da:	d10e      	bne.n	800d0fa <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	799b      	ldrb	r3, [r3, #6]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d007      	beq.n	800d0f4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800d0e4:	68bb      	ldr	r3, [r7, #8]
 800d0e6:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800d0e8:	2b10      	cmp	r3, #16
 800d0ea:	d803      	bhi.n	800d0f4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800d0ec:	68bb      	ldr	r3, [r7, #8]
 800d0ee:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800d0f0:	2b40      	cmp	r3, #64	@ 0x40
 800d0f2:	d941      	bls.n	800d178 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800d0f4:	2303      	movs	r3, #3
 800d0f6:	75fb      	strb	r3, [r7, #23]
 800d0f8:	e03e      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800d0fa:	68bb      	ldr	r3, [r7, #8]
 800d0fc:	78db      	ldrb	r3, [r3, #3]
 800d0fe:	f003 0303 	and.w	r3, r3, #3
 800d102:	2b03      	cmp	r3, #3
 800d104:	d10b      	bne.n	800d11e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800d106:	68bb      	ldr	r3, [r7, #8]
 800d108:	799b      	ldrb	r3, [r3, #6]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d004      	beq.n	800d118 <USBH_ParseEPDesc+0x162>
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	889b      	ldrh	r3, [r3, #4]
 800d112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d116:	d32f      	bcc.n	800d178 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800d118:	2303      	movs	r3, #3
 800d11a:	75fb      	strb	r3, [r7, #23]
 800d11c:	e02c      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800d11e:	2303      	movs	r3, #3
 800d120:	75fb      	strb	r3, [r7, #23]
 800d122:	e029      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d12a:	2b02      	cmp	r3, #2
 800d12c:	d120      	bne.n	800d170 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800d12e:	68bb      	ldr	r3, [r7, #8]
 800d130:	78db      	ldrb	r3, [r3, #3]
 800d132:	f003 0303 	and.w	r3, r3, #3
 800d136:	2b00      	cmp	r3, #0
 800d138:	d106      	bne.n	800d148 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800d13a:	68bb      	ldr	r3, [r7, #8]
 800d13c:	889b      	ldrh	r3, [r3, #4]
 800d13e:	2b08      	cmp	r3, #8
 800d140:	d01a      	beq.n	800d178 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800d142:	2303      	movs	r3, #3
 800d144:	75fb      	strb	r3, [r7, #23]
 800d146:	e017      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	78db      	ldrb	r3, [r3, #3]
 800d14c:	f003 0303 	and.w	r3, r3, #3
 800d150:	2b03      	cmp	r3, #3
 800d152:	d10a      	bne.n	800d16a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	799b      	ldrb	r3, [r3, #6]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d003      	beq.n	800d164 <USBH_ParseEPDesc+0x1ae>
 800d15c:	68bb      	ldr	r3, [r7, #8]
 800d15e:	889b      	ldrh	r3, [r3, #4]
 800d160:	2b08      	cmp	r3, #8
 800d162:	d909      	bls.n	800d178 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800d164:	2303      	movs	r3, #3
 800d166:	75fb      	strb	r3, [r7, #23]
 800d168:	e006      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800d16a:	2303      	movs	r3, #3
 800d16c:	75fb      	strb	r3, [r7, #23]
 800d16e:	e003      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800d170:	2303      	movs	r3, #3
 800d172:	75fb      	strb	r3, [r7, #23]
 800d174:	e000      	b.n	800d178 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d176:	bf00      	nop
  }

  return status;
 800d178:	7dfb      	ldrb	r3, [r7, #23]
}
 800d17a:	4618      	mov	r0, r3
 800d17c:	371c      	adds	r7, #28
 800d17e:	46bd      	mov	sp, r7
 800d180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d184:	4770      	bx	lr

0800d186 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800d186:	b480      	push	{r7}
 800d188:	b087      	sub	sp, #28
 800d18a:	af00      	add	r7, sp, #0
 800d18c:	60f8      	str	r0, [r7, #12]
 800d18e:	60b9      	str	r1, [r7, #8]
 800d190:	4613      	mov	r3, r2
 800d192:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	3301      	adds	r3, #1
 800d198:	781b      	ldrb	r3, [r3, #0]
 800d19a:	2b03      	cmp	r3, #3
 800d19c:	d120      	bne.n	800d1e0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	781b      	ldrb	r3, [r3, #0]
 800d1a2:	1e9a      	subs	r2, r3, #2
 800d1a4:	88fb      	ldrh	r3, [r7, #6]
 800d1a6:	4293      	cmp	r3, r2
 800d1a8:	bf28      	it	cs
 800d1aa:	4613      	movcs	r3, r2
 800d1ac:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	3302      	adds	r3, #2
 800d1b2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	82fb      	strh	r3, [r7, #22]
 800d1b8:	e00b      	b.n	800d1d2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800d1ba:	8afb      	ldrh	r3, [r7, #22]
 800d1bc:	68fa      	ldr	r2, [r7, #12]
 800d1be:	4413      	add	r3, r2
 800d1c0:	781a      	ldrb	r2, [r3, #0]
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	701a      	strb	r2, [r3, #0]
      pdest++;
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	3301      	adds	r3, #1
 800d1ca:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800d1cc:	8afb      	ldrh	r3, [r7, #22]
 800d1ce:	3302      	adds	r3, #2
 800d1d0:	82fb      	strh	r3, [r7, #22]
 800d1d2:	8afa      	ldrh	r2, [r7, #22]
 800d1d4:	8abb      	ldrh	r3, [r7, #20]
 800d1d6:	429a      	cmp	r2, r3
 800d1d8:	d3ef      	bcc.n	800d1ba <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800d1da:	68bb      	ldr	r3, [r7, #8]
 800d1dc:	2200      	movs	r2, #0
 800d1de:	701a      	strb	r2, [r3, #0]
  }
}
 800d1e0:	bf00      	nop
 800d1e2:	371c      	adds	r7, #28
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ea:	4770      	bx	lr

0800d1ec <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d1ec:	b480      	push	{r7}
 800d1ee:	b085      	sub	sp, #20
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
 800d1f4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	881b      	ldrh	r3, [r3, #0]
 800d1fa:	687a      	ldr	r2, [r7, #4]
 800d1fc:	7812      	ldrb	r2, [r2, #0]
 800d1fe:	4413      	add	r3, r2
 800d200:	b29a      	uxth	r2, r3
 800d202:	683b      	ldr	r3, [r7, #0]
 800d204:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	781b      	ldrb	r3, [r3, #0]
 800d20a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	4413      	add	r3, r2
 800d210:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d212:	68fb      	ldr	r3, [r7, #12]
}
 800d214:	4618      	mov	r0, r3
 800d216:	3714      	adds	r7, #20
 800d218:	46bd      	mov	sp, r7
 800d21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21e:	4770      	bx	lr

0800d220 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b086      	sub	sp, #24
 800d224:	af00      	add	r7, sp, #0
 800d226:	60f8      	str	r0, [r7, #12]
 800d228:	60b9      	str	r1, [r7, #8]
 800d22a:	4613      	mov	r3, r2
 800d22c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800d22e:	2301      	movs	r3, #1
 800d230:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	789b      	ldrb	r3, [r3, #2]
 800d236:	2b01      	cmp	r3, #1
 800d238:	d002      	beq.n	800d240 <USBH_CtlReq+0x20>
 800d23a:	2b02      	cmp	r3, #2
 800d23c:	d00f      	beq.n	800d25e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800d23e:	e027      	b.n	800d290 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	68ba      	ldr	r2, [r7, #8]
 800d244:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	88fa      	ldrh	r2, [r7, #6]
 800d24a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	2201      	movs	r2, #1
 800d250:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	2202      	movs	r2, #2
 800d256:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800d258:	2301      	movs	r3, #1
 800d25a:	75fb      	strb	r3, [r7, #23]
      break;
 800d25c:	e018      	b.n	800d290 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800d25e:	68f8      	ldr	r0, [r7, #12]
 800d260:	f000 f81c 	bl	800d29c <USBH_HandleControl>
 800d264:	4603      	mov	r3, r0
 800d266:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800d268:	7dfb      	ldrb	r3, [r7, #23]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d002      	beq.n	800d274 <USBH_CtlReq+0x54>
 800d26e:	7dfb      	ldrb	r3, [r7, #23]
 800d270:	2b03      	cmp	r3, #3
 800d272:	d106      	bne.n	800d282 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	2201      	movs	r2, #1
 800d278:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	2200      	movs	r2, #0
 800d27e:	761a      	strb	r2, [r3, #24]
      break;
 800d280:	e005      	b.n	800d28e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800d282:	7dfb      	ldrb	r3, [r7, #23]
 800d284:	2b02      	cmp	r3, #2
 800d286:	d102      	bne.n	800d28e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2201      	movs	r2, #1
 800d28c:	709a      	strb	r2, [r3, #2]
      break;
 800d28e:	bf00      	nop
  }
  return status;
 800d290:	7dfb      	ldrb	r3, [r7, #23]
}
 800d292:	4618      	mov	r0, r3
 800d294:	3718      	adds	r7, #24
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}
	...

0800d29c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b086      	sub	sp, #24
 800d2a0:	af02      	add	r7, sp, #8
 800d2a2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	7e1b      	ldrb	r3, [r3, #24]
 800d2b0:	3b01      	subs	r3, #1
 800d2b2:	2b0a      	cmp	r3, #10
 800d2b4:	f200 8157 	bhi.w	800d566 <USBH_HandleControl+0x2ca>
 800d2b8:	a201      	add	r2, pc, #4	@ (adr r2, 800d2c0 <USBH_HandleControl+0x24>)
 800d2ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2be:	bf00      	nop
 800d2c0:	0800d2ed 	.word	0x0800d2ed
 800d2c4:	0800d307 	.word	0x0800d307
 800d2c8:	0800d371 	.word	0x0800d371
 800d2cc:	0800d397 	.word	0x0800d397
 800d2d0:	0800d3d1 	.word	0x0800d3d1
 800d2d4:	0800d3fb 	.word	0x0800d3fb
 800d2d8:	0800d44d 	.word	0x0800d44d
 800d2dc:	0800d46f 	.word	0x0800d46f
 800d2e0:	0800d4ab 	.word	0x0800d4ab
 800d2e4:	0800d4d1 	.word	0x0800d4d1
 800d2e8:	0800d50f 	.word	0x0800d50f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	f103 0110 	add.w	r1, r3, #16
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	795b      	ldrb	r3, [r3, #5]
 800d2f6:	461a      	mov	r2, r3
 800d2f8:	6878      	ldr	r0, [r7, #4]
 800d2fa:	f000 f945 	bl	800d588 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2202      	movs	r2, #2
 800d302:	761a      	strb	r2, [r3, #24]
      break;
 800d304:	e13a      	b.n	800d57c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	795b      	ldrb	r3, [r3, #5]
 800d30a:	4619      	mov	r1, r3
 800d30c:	6878      	ldr	r0, [r7, #4]
 800d30e:	f000 fcb5 	bl	800dc7c <USBH_LL_GetURBState>
 800d312:	4603      	mov	r3, r0
 800d314:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800d316:	7bbb      	ldrb	r3, [r7, #14]
 800d318:	2b01      	cmp	r3, #1
 800d31a:	d11e      	bne.n	800d35a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	7c1b      	ldrb	r3, [r3, #16]
 800d320:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d324:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	8adb      	ldrh	r3, [r3, #22]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d00a      	beq.n	800d344 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800d32e:	7b7b      	ldrb	r3, [r7, #13]
 800d330:	2b80      	cmp	r3, #128	@ 0x80
 800d332:	d103      	bne.n	800d33c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2203      	movs	r2, #3
 800d338:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800d33a:	e116      	b.n	800d56a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2205      	movs	r2, #5
 800d340:	761a      	strb	r2, [r3, #24]
      break;
 800d342:	e112      	b.n	800d56a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800d344:	7b7b      	ldrb	r3, [r7, #13]
 800d346:	2b80      	cmp	r3, #128	@ 0x80
 800d348:	d103      	bne.n	800d352 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2209      	movs	r2, #9
 800d34e:	761a      	strb	r2, [r3, #24]
      break;
 800d350:	e10b      	b.n	800d56a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	2207      	movs	r2, #7
 800d356:	761a      	strb	r2, [r3, #24]
      break;
 800d358:	e107      	b.n	800d56a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800d35a:	7bbb      	ldrb	r3, [r7, #14]
 800d35c:	2b04      	cmp	r3, #4
 800d35e:	d003      	beq.n	800d368 <USBH_HandleControl+0xcc>
 800d360:	7bbb      	ldrb	r3, [r7, #14]
 800d362:	2b02      	cmp	r3, #2
 800d364:	f040 8101 	bne.w	800d56a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	220b      	movs	r2, #11
 800d36c:	761a      	strb	r2, [r3, #24]
      break;
 800d36e:	e0fc      	b.n	800d56a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d376:	b29a      	uxth	r2, r3
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	6899      	ldr	r1, [r3, #8]
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	899a      	ldrh	r2, [r3, #12]
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	791b      	ldrb	r3, [r3, #4]
 800d388:	6878      	ldr	r0, [r7, #4]
 800d38a:	f000 f93c 	bl	800d606 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2204      	movs	r2, #4
 800d392:	761a      	strb	r2, [r3, #24]
      break;
 800d394:	e0f2      	b.n	800d57c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	791b      	ldrb	r3, [r3, #4]
 800d39a:	4619      	mov	r1, r3
 800d39c:	6878      	ldr	r0, [r7, #4]
 800d39e:	f000 fc6d 	bl	800dc7c <USBH_LL_GetURBState>
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800d3a6:	7bbb      	ldrb	r3, [r7, #14]
 800d3a8:	2b01      	cmp	r3, #1
 800d3aa:	d103      	bne.n	800d3b4 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2209      	movs	r2, #9
 800d3b0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800d3b2:	e0dc      	b.n	800d56e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800d3b4:	7bbb      	ldrb	r3, [r7, #14]
 800d3b6:	2b05      	cmp	r3, #5
 800d3b8:	d102      	bne.n	800d3c0 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800d3ba:	2303      	movs	r3, #3
 800d3bc:	73fb      	strb	r3, [r7, #15]
      break;
 800d3be:	e0d6      	b.n	800d56e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800d3c0:	7bbb      	ldrb	r3, [r7, #14]
 800d3c2:	2b04      	cmp	r3, #4
 800d3c4:	f040 80d3 	bne.w	800d56e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	220b      	movs	r2, #11
 800d3cc:	761a      	strb	r2, [r3, #24]
      break;
 800d3ce:	e0ce      	b.n	800d56e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	6899      	ldr	r1, [r3, #8]
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	899a      	ldrh	r2, [r3, #12]
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	795b      	ldrb	r3, [r3, #5]
 800d3dc:	2001      	movs	r0, #1
 800d3de:	9000      	str	r0, [sp, #0]
 800d3e0:	6878      	ldr	r0, [r7, #4]
 800d3e2:	f000 f8eb 	bl	800d5bc <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d3ec:	b29a      	uxth	r2, r3
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	2206      	movs	r2, #6
 800d3f6:	761a      	strb	r2, [r3, #24]
      break;
 800d3f8:	e0c0      	b.n	800d57c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	795b      	ldrb	r3, [r3, #5]
 800d3fe:	4619      	mov	r1, r3
 800d400:	6878      	ldr	r0, [r7, #4]
 800d402:	f000 fc3b 	bl	800dc7c <USBH_LL_GetURBState>
 800d406:	4603      	mov	r3, r0
 800d408:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d40a:	7bbb      	ldrb	r3, [r7, #14]
 800d40c:	2b01      	cmp	r3, #1
 800d40e:	d103      	bne.n	800d418 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	2207      	movs	r2, #7
 800d414:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800d416:	e0ac      	b.n	800d572 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800d418:	7bbb      	ldrb	r3, [r7, #14]
 800d41a:	2b05      	cmp	r3, #5
 800d41c:	d105      	bne.n	800d42a <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	220c      	movs	r2, #12
 800d422:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800d424:	2303      	movs	r3, #3
 800d426:	73fb      	strb	r3, [r7, #15]
      break;
 800d428:	e0a3      	b.n	800d572 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d42a:	7bbb      	ldrb	r3, [r7, #14]
 800d42c:	2b02      	cmp	r3, #2
 800d42e:	d103      	bne.n	800d438 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	2205      	movs	r2, #5
 800d434:	761a      	strb	r2, [r3, #24]
      break;
 800d436:	e09c      	b.n	800d572 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800d438:	7bbb      	ldrb	r3, [r7, #14]
 800d43a:	2b04      	cmp	r3, #4
 800d43c:	f040 8099 	bne.w	800d572 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	220b      	movs	r2, #11
 800d444:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800d446:	2302      	movs	r3, #2
 800d448:	73fb      	strb	r3, [r7, #15]
      break;
 800d44a:	e092      	b.n	800d572 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	791b      	ldrb	r3, [r3, #4]
 800d450:	2200      	movs	r2, #0
 800d452:	2100      	movs	r1, #0
 800d454:	6878      	ldr	r0, [r7, #4]
 800d456:	f000 f8d6 	bl	800d606 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d460:	b29a      	uxth	r2, r3
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2208      	movs	r2, #8
 800d46a:	761a      	strb	r2, [r3, #24]

      break;
 800d46c:	e086      	b.n	800d57c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	791b      	ldrb	r3, [r3, #4]
 800d472:	4619      	mov	r1, r3
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f000 fc01 	bl	800dc7c <USBH_LL_GetURBState>
 800d47a:	4603      	mov	r3, r0
 800d47c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d47e:	7bbb      	ldrb	r3, [r7, #14]
 800d480:	2b01      	cmp	r3, #1
 800d482:	d105      	bne.n	800d490 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	220d      	movs	r2, #13
 800d488:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800d48a:	2300      	movs	r3, #0
 800d48c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800d48e:	e072      	b.n	800d576 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800d490:	7bbb      	ldrb	r3, [r7, #14]
 800d492:	2b04      	cmp	r3, #4
 800d494:	d103      	bne.n	800d49e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	220b      	movs	r2, #11
 800d49a:	761a      	strb	r2, [r3, #24]
      break;
 800d49c:	e06b      	b.n	800d576 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800d49e:	7bbb      	ldrb	r3, [r7, #14]
 800d4a0:	2b05      	cmp	r3, #5
 800d4a2:	d168      	bne.n	800d576 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800d4a4:	2303      	movs	r3, #3
 800d4a6:	73fb      	strb	r3, [r7, #15]
      break;
 800d4a8:	e065      	b.n	800d576 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	795b      	ldrb	r3, [r3, #5]
 800d4ae:	2201      	movs	r2, #1
 800d4b0:	9200      	str	r2, [sp, #0]
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	2100      	movs	r1, #0
 800d4b6:	6878      	ldr	r0, [r7, #4]
 800d4b8:	f000 f880 	bl	800d5bc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d4c2:	b29a      	uxth	r2, r3
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	220a      	movs	r2, #10
 800d4cc:	761a      	strb	r2, [r3, #24]
      break;
 800d4ce:	e055      	b.n	800d57c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	795b      	ldrb	r3, [r3, #5]
 800d4d4:	4619      	mov	r1, r3
 800d4d6:	6878      	ldr	r0, [r7, #4]
 800d4d8:	f000 fbd0 	bl	800dc7c <USBH_LL_GetURBState>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800d4e0:	7bbb      	ldrb	r3, [r7, #14]
 800d4e2:	2b01      	cmp	r3, #1
 800d4e4:	d105      	bne.n	800d4f2 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	220d      	movs	r2, #13
 800d4ee:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800d4f0:	e043      	b.n	800d57a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d4f2:	7bbb      	ldrb	r3, [r7, #14]
 800d4f4:	2b02      	cmp	r3, #2
 800d4f6:	d103      	bne.n	800d500 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	2209      	movs	r2, #9
 800d4fc:	761a      	strb	r2, [r3, #24]
      break;
 800d4fe:	e03c      	b.n	800d57a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800d500:	7bbb      	ldrb	r3, [r7, #14]
 800d502:	2b04      	cmp	r3, #4
 800d504:	d139      	bne.n	800d57a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	220b      	movs	r2, #11
 800d50a:	761a      	strb	r2, [r3, #24]
      break;
 800d50c:	e035      	b.n	800d57a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	7e5b      	ldrb	r3, [r3, #25]
 800d512:	3301      	adds	r3, #1
 800d514:	b2da      	uxtb	r2, r3
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	765a      	strb	r2, [r3, #25]
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	7e5b      	ldrb	r3, [r3, #25]
 800d51e:	2b02      	cmp	r3, #2
 800d520:	d806      	bhi.n	800d530 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2201      	movs	r2, #1
 800d526:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2201      	movs	r2, #1
 800d52c:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800d52e:	e025      	b.n	800d57c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d536:	2106      	movs	r1, #6
 800d538:	6878      	ldr	r0, [r7, #4]
 800d53a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2200      	movs	r2, #0
 800d540:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	795b      	ldrb	r3, [r3, #5]
 800d546:	4619      	mov	r1, r3
 800d548:	6878      	ldr	r0, [r7, #4]
 800d54a:	f000 f90d 	bl	800d768 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	791b      	ldrb	r3, [r3, #4]
 800d552:	4619      	mov	r1, r3
 800d554:	6878      	ldr	r0, [r7, #4]
 800d556:	f000 f907 	bl	800d768 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	2200      	movs	r2, #0
 800d55e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800d560:	2302      	movs	r3, #2
 800d562:	73fb      	strb	r3, [r7, #15]
      break;
 800d564:	e00a      	b.n	800d57c <USBH_HandleControl+0x2e0>

    default:
      break;
 800d566:	bf00      	nop
 800d568:	e008      	b.n	800d57c <USBH_HandleControl+0x2e0>
      break;
 800d56a:	bf00      	nop
 800d56c:	e006      	b.n	800d57c <USBH_HandleControl+0x2e0>
      break;
 800d56e:	bf00      	nop
 800d570:	e004      	b.n	800d57c <USBH_HandleControl+0x2e0>
      break;
 800d572:	bf00      	nop
 800d574:	e002      	b.n	800d57c <USBH_HandleControl+0x2e0>
      break;
 800d576:	bf00      	nop
 800d578:	e000      	b.n	800d57c <USBH_HandleControl+0x2e0>
      break;
 800d57a:	bf00      	nop
  }

  return status;
 800d57c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d57e:	4618      	mov	r0, r3
 800d580:	3710      	adds	r7, #16
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}
 800d586:	bf00      	nop

0800d588 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b088      	sub	sp, #32
 800d58c:	af04      	add	r7, sp, #16
 800d58e:	60f8      	str	r0, [r7, #12]
 800d590:	60b9      	str	r1, [r7, #8]
 800d592:	4613      	mov	r3, r2
 800d594:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d596:	79f9      	ldrb	r1, [r7, #7]
 800d598:	2300      	movs	r3, #0
 800d59a:	9303      	str	r3, [sp, #12]
 800d59c:	2308      	movs	r3, #8
 800d59e:	9302      	str	r3, [sp, #8]
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	9301      	str	r3, [sp, #4]
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	9300      	str	r3, [sp, #0]
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	68f8      	ldr	r0, [r7, #12]
 800d5ae:	f000 fb34 	bl	800dc1a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800d5b2:	2300      	movs	r3, #0
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	3710      	adds	r7, #16
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	bd80      	pop	{r7, pc}

0800d5bc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	b088      	sub	sp, #32
 800d5c0:	af04      	add	r7, sp, #16
 800d5c2:	60f8      	str	r0, [r7, #12]
 800d5c4:	60b9      	str	r1, [r7, #8]
 800d5c6:	4611      	mov	r1, r2
 800d5c8:	461a      	mov	r2, r3
 800d5ca:	460b      	mov	r3, r1
 800d5cc:	80fb      	strh	r3, [r7, #6]
 800d5ce:	4613      	mov	r3, r2
 800d5d0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d001      	beq.n	800d5e0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800d5dc:	2300      	movs	r3, #0
 800d5de:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d5e0:	7979      	ldrb	r1, [r7, #5]
 800d5e2:	7e3b      	ldrb	r3, [r7, #24]
 800d5e4:	9303      	str	r3, [sp, #12]
 800d5e6:	88fb      	ldrh	r3, [r7, #6]
 800d5e8:	9302      	str	r3, [sp, #8]
 800d5ea:	68bb      	ldr	r3, [r7, #8]
 800d5ec:	9301      	str	r3, [sp, #4]
 800d5ee:	2301      	movs	r3, #1
 800d5f0:	9300      	str	r3, [sp, #0]
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	2200      	movs	r2, #0
 800d5f6:	68f8      	ldr	r0, [r7, #12]
 800d5f8:	f000 fb0f 	bl	800dc1a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800d5fc:	2300      	movs	r3, #0
}
 800d5fe:	4618      	mov	r0, r3
 800d600:	3710      	adds	r7, #16
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}

0800d606 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800d606:	b580      	push	{r7, lr}
 800d608:	b088      	sub	sp, #32
 800d60a:	af04      	add	r7, sp, #16
 800d60c:	60f8      	str	r0, [r7, #12]
 800d60e:	60b9      	str	r1, [r7, #8]
 800d610:	4611      	mov	r1, r2
 800d612:	461a      	mov	r2, r3
 800d614:	460b      	mov	r3, r1
 800d616:	80fb      	strh	r3, [r7, #6]
 800d618:	4613      	mov	r3, r2
 800d61a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d61c:	7979      	ldrb	r1, [r7, #5]
 800d61e:	2300      	movs	r3, #0
 800d620:	9303      	str	r3, [sp, #12]
 800d622:	88fb      	ldrh	r3, [r7, #6]
 800d624:	9302      	str	r3, [sp, #8]
 800d626:	68bb      	ldr	r3, [r7, #8]
 800d628:	9301      	str	r3, [sp, #4]
 800d62a:	2301      	movs	r3, #1
 800d62c:	9300      	str	r3, [sp, #0]
 800d62e:	2300      	movs	r3, #0
 800d630:	2201      	movs	r2, #1
 800d632:	68f8      	ldr	r0, [r7, #12]
 800d634:	f000 faf1 	bl	800dc1a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d638:	2300      	movs	r3, #0

}
 800d63a:	4618      	mov	r0, r3
 800d63c:	3710      	adds	r7, #16
 800d63e:	46bd      	mov	sp, r7
 800d640:	bd80      	pop	{r7, pc}

0800d642 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800d642:	b580      	push	{r7, lr}
 800d644:	b088      	sub	sp, #32
 800d646:	af04      	add	r7, sp, #16
 800d648:	60f8      	str	r0, [r7, #12]
 800d64a:	60b9      	str	r1, [r7, #8]
 800d64c:	4611      	mov	r1, r2
 800d64e:	461a      	mov	r2, r3
 800d650:	460b      	mov	r3, r1
 800d652:	80fb      	strh	r3, [r7, #6]
 800d654:	4613      	mov	r3, r2
 800d656:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d001      	beq.n	800d666 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800d662:	2300      	movs	r3, #0
 800d664:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d666:	7979      	ldrb	r1, [r7, #5]
 800d668:	7e3b      	ldrb	r3, [r7, #24]
 800d66a:	9303      	str	r3, [sp, #12]
 800d66c:	88fb      	ldrh	r3, [r7, #6]
 800d66e:	9302      	str	r3, [sp, #8]
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	9301      	str	r3, [sp, #4]
 800d674:	2301      	movs	r3, #1
 800d676:	9300      	str	r3, [sp, #0]
 800d678:	2302      	movs	r3, #2
 800d67a:	2200      	movs	r2, #0
 800d67c:	68f8      	ldr	r0, [r7, #12]
 800d67e:	f000 facc 	bl	800dc1a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800d682:	2300      	movs	r3, #0
}
 800d684:	4618      	mov	r0, r3
 800d686:	3710      	adds	r7, #16
 800d688:	46bd      	mov	sp, r7
 800d68a:	bd80      	pop	{r7, pc}

0800d68c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b088      	sub	sp, #32
 800d690:	af04      	add	r7, sp, #16
 800d692:	60f8      	str	r0, [r7, #12]
 800d694:	60b9      	str	r1, [r7, #8]
 800d696:	4611      	mov	r1, r2
 800d698:	461a      	mov	r2, r3
 800d69a:	460b      	mov	r3, r1
 800d69c:	80fb      	strh	r3, [r7, #6]
 800d69e:	4613      	mov	r3, r2
 800d6a0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d6a2:	7979      	ldrb	r1, [r7, #5]
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	9303      	str	r3, [sp, #12]
 800d6a8:	88fb      	ldrh	r3, [r7, #6]
 800d6aa:	9302      	str	r3, [sp, #8]
 800d6ac:	68bb      	ldr	r3, [r7, #8]
 800d6ae:	9301      	str	r3, [sp, #4]
 800d6b0:	2301      	movs	r3, #1
 800d6b2:	9300      	str	r3, [sp, #0]
 800d6b4:	2302      	movs	r3, #2
 800d6b6:	2201      	movs	r2, #1
 800d6b8:	68f8      	ldr	r0, [r7, #12]
 800d6ba:	f000 faae 	bl	800dc1a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d6be:	2300      	movs	r3, #0
}
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	3710      	adds	r7, #16
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}

0800d6c8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b086      	sub	sp, #24
 800d6cc:	af04      	add	r7, sp, #16
 800d6ce:	6078      	str	r0, [r7, #4]
 800d6d0:	4608      	mov	r0, r1
 800d6d2:	4611      	mov	r1, r2
 800d6d4:	461a      	mov	r2, r3
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	70fb      	strb	r3, [r7, #3]
 800d6da:	460b      	mov	r3, r1
 800d6dc:	70bb      	strb	r3, [r7, #2]
 800d6de:	4613      	mov	r3, r2
 800d6e0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800d6e2:	7878      	ldrb	r0, [r7, #1]
 800d6e4:	78ba      	ldrb	r2, [r7, #2]
 800d6e6:	78f9      	ldrb	r1, [r7, #3]
 800d6e8:	8b3b      	ldrh	r3, [r7, #24]
 800d6ea:	9302      	str	r3, [sp, #8]
 800d6ec:	7d3b      	ldrb	r3, [r7, #20]
 800d6ee:	9301      	str	r3, [sp, #4]
 800d6f0:	7c3b      	ldrb	r3, [r7, #16]
 800d6f2:	9300      	str	r3, [sp, #0]
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	6878      	ldr	r0, [r7, #4]
 800d6f8:	f000 fa53 	bl	800dba2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800d6fc:	2300      	movs	r3, #0
}
 800d6fe:	4618      	mov	r0, r3
 800d700:	3708      	adds	r7, #8
 800d702:	46bd      	mov	sp, r7
 800d704:	bd80      	pop	{r7, pc}

0800d706 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800d706:	b580      	push	{r7, lr}
 800d708:	b082      	sub	sp, #8
 800d70a:	af00      	add	r7, sp, #0
 800d70c:	6078      	str	r0, [r7, #4]
 800d70e:	460b      	mov	r3, r1
 800d710:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800d712:	78fb      	ldrb	r3, [r7, #3]
 800d714:	4619      	mov	r1, r3
 800d716:	6878      	ldr	r0, [r7, #4]
 800d718:	f000 fa72 	bl	800dc00 <USBH_LL_ClosePipe>

  return USBH_OK;
 800d71c:	2300      	movs	r3, #0
}
 800d71e:	4618      	mov	r0, r3
 800d720:	3708      	adds	r7, #8
 800d722:	46bd      	mov	sp, r7
 800d724:	bd80      	pop	{r7, pc}

0800d726 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800d726:	b580      	push	{r7, lr}
 800d728:	b084      	sub	sp, #16
 800d72a:	af00      	add	r7, sp, #0
 800d72c:	6078      	str	r0, [r7, #4]
 800d72e:	460b      	mov	r3, r1
 800d730:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	f000 f836 	bl	800d7a4 <USBH_GetFreePipe>
 800d738:	4603      	mov	r3, r0
 800d73a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800d73c:	89fb      	ldrh	r3, [r7, #14]
 800d73e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d742:	4293      	cmp	r3, r2
 800d744:	d00a      	beq.n	800d75c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800d746:	78fa      	ldrb	r2, [r7, #3]
 800d748:	89fb      	ldrh	r3, [r7, #14]
 800d74a:	f003 030f 	and.w	r3, r3, #15
 800d74e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d752:	6879      	ldr	r1, [r7, #4]
 800d754:	33e0      	adds	r3, #224	@ 0xe0
 800d756:	009b      	lsls	r3, r3, #2
 800d758:	440b      	add	r3, r1
 800d75a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800d75c:	89fb      	ldrh	r3, [r7, #14]
 800d75e:	b2db      	uxtb	r3, r3
}
 800d760:	4618      	mov	r0, r3
 800d762:	3710      	adds	r7, #16
 800d764:	46bd      	mov	sp, r7
 800d766:	bd80      	pop	{r7, pc}

0800d768 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d768:	b480      	push	{r7}
 800d76a:	b083      	sub	sp, #12
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
 800d770:	460b      	mov	r3, r1
 800d772:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800d774:	78fb      	ldrb	r3, [r7, #3]
 800d776:	2b0f      	cmp	r3, #15
 800d778:	d80d      	bhi.n	800d796 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800d77a:	78fb      	ldrb	r3, [r7, #3]
 800d77c:	687a      	ldr	r2, [r7, #4]
 800d77e:	33e0      	adds	r3, #224	@ 0xe0
 800d780:	009b      	lsls	r3, r3, #2
 800d782:	4413      	add	r3, r2
 800d784:	685a      	ldr	r2, [r3, #4]
 800d786:	78fb      	ldrb	r3, [r7, #3]
 800d788:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800d78c:	6879      	ldr	r1, [r7, #4]
 800d78e:	33e0      	adds	r3, #224	@ 0xe0
 800d790:	009b      	lsls	r3, r3, #2
 800d792:	440b      	add	r3, r1
 800d794:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800d796:	2300      	movs	r3, #0
}
 800d798:	4618      	mov	r0, r3
 800d79a:	370c      	adds	r7, #12
 800d79c:	46bd      	mov	sp, r7
 800d79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a2:	4770      	bx	lr

0800d7a4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b085      	sub	sp, #20
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	73fb      	strb	r3, [r7, #15]
 800d7b4:	e00f      	b.n	800d7d6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800d7b6:	7bfb      	ldrb	r3, [r7, #15]
 800d7b8:	687a      	ldr	r2, [r7, #4]
 800d7ba:	33e0      	adds	r3, #224	@ 0xe0
 800d7bc:	009b      	lsls	r3, r3, #2
 800d7be:	4413      	add	r3, r2
 800d7c0:	685b      	ldr	r3, [r3, #4]
 800d7c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d102      	bne.n	800d7d0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800d7ca:	7bfb      	ldrb	r3, [r7, #15]
 800d7cc:	b29b      	uxth	r3, r3
 800d7ce:	e007      	b.n	800d7e0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800d7d0:	7bfb      	ldrb	r3, [r7, #15]
 800d7d2:	3301      	adds	r3, #1
 800d7d4:	73fb      	strb	r3, [r7, #15]
 800d7d6:	7bfb      	ldrb	r3, [r7, #15]
 800d7d8:	2b0f      	cmp	r3, #15
 800d7da:	d9ec      	bls.n	800d7b6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800d7dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	3714      	adds	r7, #20
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ea:	4770      	bx	lr

0800d7ec <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800d7f0:	2201      	movs	r2, #1
 800d7f2:	490e      	ldr	r1, [pc, #56]	@ (800d82c <MX_USB_HOST_Init+0x40>)
 800d7f4:	480e      	ldr	r0, [pc, #56]	@ (800d830 <MX_USB_HOST_Init+0x44>)
 800d7f6:	f7fe fb0f 	bl	800be18 <USBH_Init>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d001      	beq.n	800d804 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800d800:	f7f5 f960 	bl	8002ac4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800d804:	490b      	ldr	r1, [pc, #44]	@ (800d834 <MX_USB_HOST_Init+0x48>)
 800d806:	480a      	ldr	r0, [pc, #40]	@ (800d830 <MX_USB_HOST_Init+0x44>)
 800d808:	f7fe fbb1 	bl	800bf6e <USBH_RegisterClass>
 800d80c:	4603      	mov	r3, r0
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d001      	beq.n	800d816 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800d812:	f7f5 f957 	bl	8002ac4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800d816:	4806      	ldr	r0, [pc, #24]	@ (800d830 <MX_USB_HOST_Init+0x44>)
 800d818:	f7fe fc35 	bl	800c086 <USBH_Start>
 800d81c:	4603      	mov	r3, r0
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d001      	beq.n	800d826 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800d822:	f7f5 f94f 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800d826:	bf00      	nop
 800d828:	bd80      	pop	{r7, pc}
 800d82a:	bf00      	nop
 800d82c:	0800d84d 	.word	0x0800d84d
 800d830:	200003c8 	.word	0x200003c8
 800d834:	20000010 	.word	0x20000010

0800d838 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800d83c:	4802      	ldr	r0, [pc, #8]	@ (800d848 <MX_USB_HOST_Process+0x10>)
 800d83e:	f7fe fc33 	bl	800c0a8 <USBH_Process>
}
 800d842:	bf00      	nop
 800d844:	bd80      	pop	{r7, pc}
 800d846:	bf00      	nop
 800d848:	200003c8 	.word	0x200003c8

0800d84c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d84c:	b480      	push	{r7}
 800d84e:	b083      	sub	sp, #12
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
 800d854:	460b      	mov	r3, r1
 800d856:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d858:	78fb      	ldrb	r3, [r7, #3]
 800d85a:	3b01      	subs	r3, #1
 800d85c:	2b04      	cmp	r3, #4
 800d85e:	d819      	bhi.n	800d894 <USBH_UserProcess+0x48>
 800d860:	a201      	add	r2, pc, #4	@ (adr r2, 800d868 <USBH_UserProcess+0x1c>)
 800d862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d866:	bf00      	nop
 800d868:	0800d895 	.word	0x0800d895
 800d86c:	0800d885 	.word	0x0800d885
 800d870:	0800d895 	.word	0x0800d895
 800d874:	0800d88d 	.word	0x0800d88d
 800d878:	0800d87d 	.word	0x0800d87d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d87c:	4b09      	ldr	r3, [pc, #36]	@ (800d8a4 <USBH_UserProcess+0x58>)
 800d87e:	2203      	movs	r2, #3
 800d880:	701a      	strb	r2, [r3, #0]
  break;
 800d882:	e008      	b.n	800d896 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d884:	4b07      	ldr	r3, [pc, #28]	@ (800d8a4 <USBH_UserProcess+0x58>)
 800d886:	2202      	movs	r2, #2
 800d888:	701a      	strb	r2, [r3, #0]
  break;
 800d88a:	e004      	b.n	800d896 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d88c:	4b05      	ldr	r3, [pc, #20]	@ (800d8a4 <USBH_UserProcess+0x58>)
 800d88e:	2201      	movs	r2, #1
 800d890:	701a      	strb	r2, [r3, #0]
  break;
 800d892:	e000      	b.n	800d896 <USBH_UserProcess+0x4a>

  default:
  break;
 800d894:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d896:	bf00      	nop
 800d898:	370c      	adds	r7, #12
 800d89a:	46bd      	mov	sp, r7
 800d89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a0:	4770      	bx	lr
 800d8a2:	bf00      	nop
 800d8a4:	200007a0 	.word	0x200007a0

0800d8a8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b08a      	sub	sp, #40	@ 0x28
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d8b0:	f107 0314 	add.w	r3, r7, #20
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	601a      	str	r2, [r3, #0]
 800d8b8:	605a      	str	r2, [r3, #4]
 800d8ba:	609a      	str	r2, [r3, #8]
 800d8bc:	60da      	str	r2, [r3, #12]
 800d8be:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d8c8:	d147      	bne.n	800d95a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	613b      	str	r3, [r7, #16]
 800d8ce:	4b25      	ldr	r3, [pc, #148]	@ (800d964 <HAL_HCD_MspInit+0xbc>)
 800d8d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8d2:	4a24      	ldr	r2, [pc, #144]	@ (800d964 <HAL_HCD_MspInit+0xbc>)
 800d8d4:	f043 0301 	orr.w	r3, r3, #1
 800d8d8:	6313      	str	r3, [r2, #48]	@ 0x30
 800d8da:	4b22      	ldr	r3, [pc, #136]	@ (800d964 <HAL_HCD_MspInit+0xbc>)
 800d8dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8de:	f003 0301 	and.w	r3, r3, #1
 800d8e2:	613b      	str	r3, [r7, #16]
 800d8e4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d8e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d8ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d8f4:	f107 0314 	add.w	r3, r7, #20
 800d8f8:	4619      	mov	r1, r3
 800d8fa:	481b      	ldr	r0, [pc, #108]	@ (800d968 <HAL_HCD_MspInit+0xc0>)
 800d8fc:	f7f6 fcaa 	bl	8004254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d900:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800d904:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d906:	2302      	movs	r3, #2
 800d908:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d90a:	2300      	movs	r3, #0
 800d90c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d90e:	2300      	movs	r3, #0
 800d910:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d912:	230a      	movs	r3, #10
 800d914:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d916:	f107 0314 	add.w	r3, r7, #20
 800d91a:	4619      	mov	r1, r3
 800d91c:	4812      	ldr	r0, [pc, #72]	@ (800d968 <HAL_HCD_MspInit+0xc0>)
 800d91e:	f7f6 fc99 	bl	8004254 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d922:	4b10      	ldr	r3, [pc, #64]	@ (800d964 <HAL_HCD_MspInit+0xbc>)
 800d924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d926:	4a0f      	ldr	r2, [pc, #60]	@ (800d964 <HAL_HCD_MspInit+0xbc>)
 800d928:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d92c:	6353      	str	r3, [r2, #52]	@ 0x34
 800d92e:	2300      	movs	r3, #0
 800d930:	60fb      	str	r3, [r7, #12]
 800d932:	4b0c      	ldr	r3, [pc, #48]	@ (800d964 <HAL_HCD_MspInit+0xbc>)
 800d934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d936:	4a0b      	ldr	r2, [pc, #44]	@ (800d964 <HAL_HCD_MspInit+0xbc>)
 800d938:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d93c:	6453      	str	r3, [r2, #68]	@ 0x44
 800d93e:	4b09      	ldr	r3, [pc, #36]	@ (800d964 <HAL_HCD_MspInit+0xbc>)
 800d940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d942:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d946:	60fb      	str	r3, [r7, #12]
 800d948:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d94a:	2200      	movs	r2, #0
 800d94c:	2100      	movs	r1, #0
 800d94e:	2043      	movs	r0, #67	@ 0x43
 800d950:	f7f6 f93d 	bl	8003bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d954:	2043      	movs	r0, #67	@ 0x43
 800d956:	f7f6 f956 	bl	8003c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d95a:	bf00      	nop
 800d95c:	3728      	adds	r7, #40	@ 0x28
 800d95e:	46bd      	mov	sp, r7
 800d960:	bd80      	pop	{r7, pc}
 800d962:	bf00      	nop
 800d964:	40023800 	.word	0x40023800
 800d968:	40020000 	.word	0x40020000

0800d96c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b082      	sub	sp, #8
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d97a:	4618      	mov	r0, r3
 800d97c:	f7fe ff6d 	bl	800c85a <USBH_LL_IncTimer>
}
 800d980:	bf00      	nop
 800d982:	3708      	adds	r7, #8
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}

0800d988 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	b082      	sub	sp, #8
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d996:	4618      	mov	r0, r3
 800d998:	f7fe ffa9 	bl	800c8ee <USBH_LL_Connect>
}
 800d99c:	bf00      	nop
 800d99e:	3708      	adds	r7, #8
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd80      	pop	{r7, pc}

0800d9a4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b082      	sub	sp, #8
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	f7fe ffb2 	bl	800c91c <USBH_LL_Disconnect>
}
 800d9b8:	bf00      	nop
 800d9ba:	3708      	adds	r7, #8
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}

0800d9c0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b083      	sub	sp, #12
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
 800d9c8:	460b      	mov	r3, r1
 800d9ca:	70fb      	strb	r3, [r7, #3]
 800d9cc:	4613      	mov	r3, r2
 800d9ce:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800d9d0:	bf00      	nop
 800d9d2:	370c      	adds	r7, #12
 800d9d4:	46bd      	mov	sp, r7
 800d9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9da:	4770      	bx	lr

0800d9dc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b082      	sub	sp, #8
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	f7fe ff5f 	bl	800c8ae <USBH_LL_PortEnabled>
}
 800d9f0:	bf00      	nop
 800d9f2:	3708      	adds	r7, #8
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bd80      	pop	{r7, pc}

0800d9f8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b082      	sub	sp, #8
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800da06:	4618      	mov	r0, r3
 800da08:	f7fe ff5f 	bl	800c8ca <USBH_LL_PortDisabled>
}
 800da0c:	bf00      	nop
 800da0e:	3708      	adds	r7, #8
 800da10:	46bd      	mov	sp, r7
 800da12:	bd80      	pop	{r7, pc}

0800da14 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b082      	sub	sp, #8
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800da22:	2b01      	cmp	r3, #1
 800da24:	d12a      	bne.n	800da7c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800da26:	4a18      	ldr	r2, [pc, #96]	@ (800da88 <USBH_LL_Init+0x74>)
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	4a15      	ldr	r2, [pc, #84]	@ (800da88 <USBH_LL_Init+0x74>)
 800da32:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800da36:	4b14      	ldr	r3, [pc, #80]	@ (800da88 <USBH_LL_Init+0x74>)
 800da38:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800da3c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800da3e:	4b12      	ldr	r3, [pc, #72]	@ (800da88 <USBH_LL_Init+0x74>)
 800da40:	2208      	movs	r2, #8
 800da42:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800da44:	4b10      	ldr	r3, [pc, #64]	@ (800da88 <USBH_LL_Init+0x74>)
 800da46:	2201      	movs	r2, #1
 800da48:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800da4a:	4b0f      	ldr	r3, [pc, #60]	@ (800da88 <USBH_LL_Init+0x74>)
 800da4c:	2200      	movs	r2, #0
 800da4e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800da50:	4b0d      	ldr	r3, [pc, #52]	@ (800da88 <USBH_LL_Init+0x74>)
 800da52:	2202      	movs	r2, #2
 800da54:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800da56:	4b0c      	ldr	r3, [pc, #48]	@ (800da88 <USBH_LL_Init+0x74>)
 800da58:	2200      	movs	r2, #0
 800da5a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800da5c:	480a      	ldr	r0, [pc, #40]	@ (800da88 <USBH_LL_Init+0x74>)
 800da5e:	f7f6 fdae 	bl	80045be <HAL_HCD_Init>
 800da62:	4603      	mov	r3, r0
 800da64:	2b00      	cmp	r3, #0
 800da66:	d001      	beq.n	800da6c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800da68:	f7f5 f82c 	bl	8002ac4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800da6c:	4806      	ldr	r0, [pc, #24]	@ (800da88 <USBH_LL_Init+0x74>)
 800da6e:	f7f7 f9eb 	bl	8004e48 <HAL_HCD_GetCurrentFrame>
 800da72:	4603      	mov	r3, r0
 800da74:	4619      	mov	r1, r3
 800da76:	6878      	ldr	r0, [r7, #4]
 800da78:	f7fe fee0 	bl	800c83c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800da7c:	2300      	movs	r3, #0
}
 800da7e:	4618      	mov	r0, r3
 800da80:	3708      	adds	r7, #8
 800da82:	46bd      	mov	sp, r7
 800da84:	bd80      	pop	{r7, pc}
 800da86:	bf00      	nop
 800da88:	200007a4 	.word	0x200007a4

0800da8c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b084      	sub	sp, #16
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da94:	2300      	movs	r3, #0
 800da96:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800da98:	2300      	movs	r3, #0
 800da9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800daa2:	4618      	mov	r0, r3
 800daa4:	f7f7 f958 	bl	8004d58 <HAL_HCD_Start>
 800daa8:	4603      	mov	r3, r0
 800daaa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800daac:	7bfb      	ldrb	r3, [r7, #15]
 800daae:	4618      	mov	r0, r3
 800dab0:	f000 f94c 	bl	800dd4c <USBH_Get_USB_Status>
 800dab4:	4603      	mov	r3, r0
 800dab6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dab8:	7bbb      	ldrb	r3, [r7, #14]
}
 800daba:	4618      	mov	r0, r3
 800dabc:	3710      	adds	r7, #16
 800dabe:	46bd      	mov	sp, r7
 800dac0:	bd80      	pop	{r7, pc}

0800dac2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800dac2:	b580      	push	{r7, lr}
 800dac4:	b084      	sub	sp, #16
 800dac6:	af00      	add	r7, sp, #0
 800dac8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800daca:	2300      	movs	r3, #0
 800dacc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dace:	2300      	movs	r3, #0
 800dad0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800dad8:	4618      	mov	r0, r3
 800dada:	f7f7 f960 	bl	8004d9e <HAL_HCD_Stop>
 800dade:	4603      	mov	r3, r0
 800dae0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800dae2:	7bfb      	ldrb	r3, [r7, #15]
 800dae4:	4618      	mov	r0, r3
 800dae6:	f000 f931 	bl	800dd4c <USBH_Get_USB_Status>
 800daea:	4603      	mov	r3, r0
 800daec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800daee:	7bbb      	ldrb	r3, [r7, #14]
}
 800daf0:	4618      	mov	r0, r3
 800daf2:	3710      	adds	r7, #16
 800daf4:	46bd      	mov	sp, r7
 800daf6:	bd80      	pop	{r7, pc}

0800daf8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b084      	sub	sp, #16
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800db00:	2301      	movs	r3, #1
 800db02:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800db0a:	4618      	mov	r0, r3
 800db0c:	f7f7 f9aa 	bl	8004e64 <HAL_HCD_GetCurrentSpeed>
 800db10:	4603      	mov	r3, r0
 800db12:	2b02      	cmp	r3, #2
 800db14:	d00c      	beq.n	800db30 <USBH_LL_GetSpeed+0x38>
 800db16:	2b02      	cmp	r3, #2
 800db18:	d80d      	bhi.n	800db36 <USBH_LL_GetSpeed+0x3e>
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d002      	beq.n	800db24 <USBH_LL_GetSpeed+0x2c>
 800db1e:	2b01      	cmp	r3, #1
 800db20:	d003      	beq.n	800db2a <USBH_LL_GetSpeed+0x32>
 800db22:	e008      	b.n	800db36 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800db24:	2300      	movs	r3, #0
 800db26:	73fb      	strb	r3, [r7, #15]
    break;
 800db28:	e008      	b.n	800db3c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800db2a:	2301      	movs	r3, #1
 800db2c:	73fb      	strb	r3, [r7, #15]
    break;
 800db2e:	e005      	b.n	800db3c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800db30:	2302      	movs	r3, #2
 800db32:	73fb      	strb	r3, [r7, #15]
    break;
 800db34:	e002      	b.n	800db3c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800db36:	2301      	movs	r3, #1
 800db38:	73fb      	strb	r3, [r7, #15]
    break;
 800db3a:	bf00      	nop
  }
  return  speed;
 800db3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800db3e:	4618      	mov	r0, r3
 800db40:	3710      	adds	r7, #16
 800db42:	46bd      	mov	sp, r7
 800db44:	bd80      	pop	{r7, pc}

0800db46 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800db46:	b580      	push	{r7, lr}
 800db48:	b084      	sub	sp, #16
 800db4a:	af00      	add	r7, sp, #0
 800db4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db4e:	2300      	movs	r3, #0
 800db50:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800db52:	2300      	movs	r3, #0
 800db54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800db5c:	4618      	mov	r0, r3
 800db5e:	f7f7 f93b 	bl	8004dd8 <HAL_HCD_ResetPort>
 800db62:	4603      	mov	r3, r0
 800db64:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800db66:	7bfb      	ldrb	r3, [r7, #15]
 800db68:	4618      	mov	r0, r3
 800db6a:	f000 f8ef 	bl	800dd4c <USBH_Get_USB_Status>
 800db6e:	4603      	mov	r3, r0
 800db70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db72:	7bbb      	ldrb	r3, [r7, #14]
}
 800db74:	4618      	mov	r0, r3
 800db76:	3710      	adds	r7, #16
 800db78:	46bd      	mov	sp, r7
 800db7a:	bd80      	pop	{r7, pc}

0800db7c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b082      	sub	sp, #8
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
 800db84:	460b      	mov	r3, r1
 800db86:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800db8e:	78fa      	ldrb	r2, [r7, #3]
 800db90:	4611      	mov	r1, r2
 800db92:	4618      	mov	r0, r3
 800db94:	f7f7 f943 	bl	8004e1e <HAL_HCD_HC_GetXferCount>
 800db98:	4603      	mov	r3, r0
}
 800db9a:	4618      	mov	r0, r3
 800db9c:	3708      	adds	r7, #8
 800db9e:	46bd      	mov	sp, r7
 800dba0:	bd80      	pop	{r7, pc}

0800dba2 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800dba2:	b590      	push	{r4, r7, lr}
 800dba4:	b089      	sub	sp, #36	@ 0x24
 800dba6:	af04      	add	r7, sp, #16
 800dba8:	6078      	str	r0, [r7, #4]
 800dbaa:	4608      	mov	r0, r1
 800dbac:	4611      	mov	r1, r2
 800dbae:	461a      	mov	r2, r3
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	70fb      	strb	r3, [r7, #3]
 800dbb4:	460b      	mov	r3, r1
 800dbb6:	70bb      	strb	r3, [r7, #2]
 800dbb8:	4613      	mov	r3, r2
 800dbba:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800dbca:	787c      	ldrb	r4, [r7, #1]
 800dbcc:	78ba      	ldrb	r2, [r7, #2]
 800dbce:	78f9      	ldrb	r1, [r7, #3]
 800dbd0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800dbd2:	9302      	str	r3, [sp, #8]
 800dbd4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dbd8:	9301      	str	r3, [sp, #4]
 800dbda:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dbde:	9300      	str	r3, [sp, #0]
 800dbe0:	4623      	mov	r3, r4
 800dbe2:	f7f6 fd53 	bl	800468c <HAL_HCD_HC_Init>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800dbea:	7bfb      	ldrb	r3, [r7, #15]
 800dbec:	4618      	mov	r0, r3
 800dbee:	f000 f8ad 	bl	800dd4c <USBH_Get_USB_Status>
 800dbf2:	4603      	mov	r3, r0
 800dbf4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbf6:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	3714      	adds	r7, #20
 800dbfc:	46bd      	mov	sp, r7
 800dbfe:	bd90      	pop	{r4, r7, pc}

0800dc00 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800dc00:	b480      	push	{r7}
 800dc02:	b083      	sub	sp, #12
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
 800dc08:	460b      	mov	r3, r1
 800dc0a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800dc0c:	2300      	movs	r3, #0
}
 800dc0e:	4618      	mov	r0, r3
 800dc10:	370c      	adds	r7, #12
 800dc12:	46bd      	mov	sp, r7
 800dc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc18:	4770      	bx	lr

0800dc1a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800dc1a:	b590      	push	{r4, r7, lr}
 800dc1c:	b089      	sub	sp, #36	@ 0x24
 800dc1e:	af04      	add	r7, sp, #16
 800dc20:	6078      	str	r0, [r7, #4]
 800dc22:	4608      	mov	r0, r1
 800dc24:	4611      	mov	r1, r2
 800dc26:	461a      	mov	r2, r3
 800dc28:	4603      	mov	r3, r0
 800dc2a:	70fb      	strb	r3, [r7, #3]
 800dc2c:	460b      	mov	r3, r1
 800dc2e:	70bb      	strb	r3, [r7, #2]
 800dc30:	4613      	mov	r3, r2
 800dc32:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc34:	2300      	movs	r3, #0
 800dc36:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dc38:	2300      	movs	r3, #0
 800dc3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800dc42:	787c      	ldrb	r4, [r7, #1]
 800dc44:	78ba      	ldrb	r2, [r7, #2]
 800dc46:	78f9      	ldrb	r1, [r7, #3]
 800dc48:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800dc4c:	9303      	str	r3, [sp, #12]
 800dc4e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800dc50:	9302      	str	r3, [sp, #8]
 800dc52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc54:	9301      	str	r3, [sp, #4]
 800dc56:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dc5a:	9300      	str	r3, [sp, #0]
 800dc5c:	4623      	mov	r3, r4
 800dc5e:	f7f6 fdcd 	bl	80047fc <HAL_HCD_HC_SubmitRequest>
 800dc62:	4603      	mov	r3, r0
 800dc64:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800dc66:	7bfb      	ldrb	r3, [r7, #15]
 800dc68:	4618      	mov	r0, r3
 800dc6a:	f000 f86f 	bl	800dd4c <USBH_Get_USB_Status>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc72:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3714      	adds	r7, #20
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd90      	pop	{r4, r7, pc}

0800dc7c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b082      	sub	sp, #8
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	460b      	mov	r3, r1
 800dc86:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800dc8e:	78fa      	ldrb	r2, [r7, #3]
 800dc90:	4611      	mov	r1, r2
 800dc92:	4618      	mov	r0, r3
 800dc94:	f7f7 f8ae 	bl	8004df4 <HAL_HCD_HC_GetURBState>
 800dc98:	4603      	mov	r3, r0
}
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	3708      	adds	r7, #8
 800dc9e:	46bd      	mov	sp, r7
 800dca0:	bd80      	pop	{r7, pc}

0800dca2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800dca2:	b580      	push	{r7, lr}
 800dca4:	b082      	sub	sp, #8
 800dca6:	af00      	add	r7, sp, #0
 800dca8:	6078      	str	r0, [r7, #4]
 800dcaa:	460b      	mov	r3, r1
 800dcac:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800dcb4:	2b01      	cmp	r3, #1
 800dcb6:	d103      	bne.n	800dcc0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800dcb8:	78fb      	ldrb	r3, [r7, #3]
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f000 f872 	bl	800dda4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800dcc0:	20c8      	movs	r0, #200	@ 0xc8
 800dcc2:	f7f5 fe85 	bl	80039d0 <HAL_Delay>
  return USBH_OK;
 800dcc6:	2300      	movs	r3, #0
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	3708      	adds	r7, #8
 800dccc:	46bd      	mov	sp, r7
 800dcce:	bd80      	pop	{r7, pc}

0800dcd0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800dcd0:	b480      	push	{r7}
 800dcd2:	b085      	sub	sp, #20
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	6078      	str	r0, [r7, #4]
 800dcd8:	460b      	mov	r3, r1
 800dcda:	70fb      	strb	r3, [r7, #3]
 800dcdc:	4613      	mov	r3, r2
 800dcde:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800dce6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800dce8:	78fa      	ldrb	r2, [r7, #3]
 800dcea:	68f9      	ldr	r1, [r7, #12]
 800dcec:	4613      	mov	r3, r2
 800dcee:	011b      	lsls	r3, r3, #4
 800dcf0:	1a9b      	subs	r3, r3, r2
 800dcf2:	009b      	lsls	r3, r3, #2
 800dcf4:	440b      	add	r3, r1
 800dcf6:	3317      	adds	r3, #23
 800dcf8:	781b      	ldrb	r3, [r3, #0]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d00a      	beq.n	800dd14 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800dcfe:	78fa      	ldrb	r2, [r7, #3]
 800dd00:	68f9      	ldr	r1, [r7, #12]
 800dd02:	4613      	mov	r3, r2
 800dd04:	011b      	lsls	r3, r3, #4
 800dd06:	1a9b      	subs	r3, r3, r2
 800dd08:	009b      	lsls	r3, r3, #2
 800dd0a:	440b      	add	r3, r1
 800dd0c:	333c      	adds	r3, #60	@ 0x3c
 800dd0e:	78ba      	ldrb	r2, [r7, #2]
 800dd10:	701a      	strb	r2, [r3, #0]
 800dd12:	e009      	b.n	800dd28 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800dd14:	78fa      	ldrb	r2, [r7, #3]
 800dd16:	68f9      	ldr	r1, [r7, #12]
 800dd18:	4613      	mov	r3, r2
 800dd1a:	011b      	lsls	r3, r3, #4
 800dd1c:	1a9b      	subs	r3, r3, r2
 800dd1e:	009b      	lsls	r3, r3, #2
 800dd20:	440b      	add	r3, r1
 800dd22:	333d      	adds	r3, #61	@ 0x3d
 800dd24:	78ba      	ldrb	r2, [r7, #2]
 800dd26:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800dd28:	2300      	movs	r3, #0
}
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	3714      	adds	r7, #20
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd34:	4770      	bx	lr

0800dd36 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800dd36:	b580      	push	{r7, lr}
 800dd38:	b082      	sub	sp, #8
 800dd3a:	af00      	add	r7, sp, #0
 800dd3c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f7f5 fe46 	bl	80039d0 <HAL_Delay>
}
 800dd44:	bf00      	nop
 800dd46:	3708      	adds	r7, #8
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}

0800dd4c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dd4c:	b480      	push	{r7}
 800dd4e:	b085      	sub	sp, #20
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	4603      	mov	r3, r0
 800dd54:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dd56:	2300      	movs	r3, #0
 800dd58:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dd5a:	79fb      	ldrb	r3, [r7, #7]
 800dd5c:	2b03      	cmp	r3, #3
 800dd5e:	d817      	bhi.n	800dd90 <USBH_Get_USB_Status+0x44>
 800dd60:	a201      	add	r2, pc, #4	@ (adr r2, 800dd68 <USBH_Get_USB_Status+0x1c>)
 800dd62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd66:	bf00      	nop
 800dd68:	0800dd79 	.word	0x0800dd79
 800dd6c:	0800dd7f 	.word	0x0800dd7f
 800dd70:	0800dd85 	.word	0x0800dd85
 800dd74:	0800dd8b 	.word	0x0800dd8b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800dd78:	2300      	movs	r3, #0
 800dd7a:	73fb      	strb	r3, [r7, #15]
    break;
 800dd7c:	e00b      	b.n	800dd96 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800dd7e:	2302      	movs	r3, #2
 800dd80:	73fb      	strb	r3, [r7, #15]
    break;
 800dd82:	e008      	b.n	800dd96 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800dd84:	2301      	movs	r3, #1
 800dd86:	73fb      	strb	r3, [r7, #15]
    break;
 800dd88:	e005      	b.n	800dd96 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800dd8a:	2302      	movs	r3, #2
 800dd8c:	73fb      	strb	r3, [r7, #15]
    break;
 800dd8e:	e002      	b.n	800dd96 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800dd90:	2302      	movs	r3, #2
 800dd92:	73fb      	strb	r3, [r7, #15]
    break;
 800dd94:	bf00      	nop
  }
  return usb_status;
 800dd96:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3714      	adds	r7, #20
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda2:	4770      	bx	lr

0800dda4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b084      	sub	sp, #16
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	4603      	mov	r3, r0
 800ddac:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ddae:	79fb      	ldrb	r3, [r7, #7]
 800ddb0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ddb2:	79fb      	ldrb	r3, [r7, #7]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d102      	bne.n	800ddbe <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800ddb8:	2300      	movs	r3, #0
 800ddba:	73fb      	strb	r3, [r7, #15]
 800ddbc:	e001      	b.n	800ddc2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800ddbe:	2301      	movs	r3, #1
 800ddc0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ddc2:	7bfb      	ldrb	r3, [r7, #15]
 800ddc4:	461a      	mov	r2, r3
 800ddc6:	2101      	movs	r1, #1
 800ddc8:	4803      	ldr	r0, [pc, #12]	@ (800ddd8 <MX_DriverVbusFS+0x34>)
 800ddca:	f7f6 fbdf 	bl	800458c <HAL_GPIO_WritePin>
}
 800ddce:	bf00      	nop
 800ddd0:	3710      	adds	r7, #16
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	bd80      	pop	{r7, pc}
 800ddd6:	bf00      	nop
 800ddd8:	40020800 	.word	0x40020800

0800dddc <malloc>:
 800dddc:	4b02      	ldr	r3, [pc, #8]	@ (800dde8 <malloc+0xc>)
 800ddde:	4601      	mov	r1, r0
 800dde0:	6818      	ldr	r0, [r3, #0]
 800dde2:	f000 b82d 	b.w	800de40 <_malloc_r>
 800dde6:	bf00      	nop
 800dde8:	20000030 	.word	0x20000030

0800ddec <free>:
 800ddec:	4b02      	ldr	r3, [pc, #8]	@ (800ddf8 <free+0xc>)
 800ddee:	4601      	mov	r1, r0
 800ddf0:	6818      	ldr	r0, [r3, #0]
 800ddf2:	f000 b903 	b.w	800dffc <_free_r>
 800ddf6:	bf00      	nop
 800ddf8:	20000030 	.word	0x20000030

0800ddfc <sbrk_aligned>:
 800ddfc:	b570      	push	{r4, r5, r6, lr}
 800ddfe:	4e0f      	ldr	r6, [pc, #60]	@ (800de3c <sbrk_aligned+0x40>)
 800de00:	460c      	mov	r4, r1
 800de02:	6831      	ldr	r1, [r6, #0]
 800de04:	4605      	mov	r5, r0
 800de06:	b911      	cbnz	r1, 800de0e <sbrk_aligned+0x12>
 800de08:	f000 f8ae 	bl	800df68 <_sbrk_r>
 800de0c:	6030      	str	r0, [r6, #0]
 800de0e:	4621      	mov	r1, r4
 800de10:	4628      	mov	r0, r5
 800de12:	f000 f8a9 	bl	800df68 <_sbrk_r>
 800de16:	1c43      	adds	r3, r0, #1
 800de18:	d103      	bne.n	800de22 <sbrk_aligned+0x26>
 800de1a:	f04f 34ff 	mov.w	r4, #4294967295
 800de1e:	4620      	mov	r0, r4
 800de20:	bd70      	pop	{r4, r5, r6, pc}
 800de22:	1cc4      	adds	r4, r0, #3
 800de24:	f024 0403 	bic.w	r4, r4, #3
 800de28:	42a0      	cmp	r0, r4
 800de2a:	d0f8      	beq.n	800de1e <sbrk_aligned+0x22>
 800de2c:	1a21      	subs	r1, r4, r0
 800de2e:	4628      	mov	r0, r5
 800de30:	f000 f89a 	bl	800df68 <_sbrk_r>
 800de34:	3001      	adds	r0, #1
 800de36:	d1f2      	bne.n	800de1e <sbrk_aligned+0x22>
 800de38:	e7ef      	b.n	800de1a <sbrk_aligned+0x1e>
 800de3a:	bf00      	nop
 800de3c:	20000b84 	.word	0x20000b84

0800de40 <_malloc_r>:
 800de40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de44:	1ccd      	adds	r5, r1, #3
 800de46:	f025 0503 	bic.w	r5, r5, #3
 800de4a:	3508      	adds	r5, #8
 800de4c:	2d0c      	cmp	r5, #12
 800de4e:	bf38      	it	cc
 800de50:	250c      	movcc	r5, #12
 800de52:	2d00      	cmp	r5, #0
 800de54:	4606      	mov	r6, r0
 800de56:	db01      	blt.n	800de5c <_malloc_r+0x1c>
 800de58:	42a9      	cmp	r1, r5
 800de5a:	d904      	bls.n	800de66 <_malloc_r+0x26>
 800de5c:	230c      	movs	r3, #12
 800de5e:	6033      	str	r3, [r6, #0]
 800de60:	2000      	movs	r0, #0
 800de62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800df3c <_malloc_r+0xfc>
 800de6a:	f000 f869 	bl	800df40 <__malloc_lock>
 800de6e:	f8d8 3000 	ldr.w	r3, [r8]
 800de72:	461c      	mov	r4, r3
 800de74:	bb44      	cbnz	r4, 800dec8 <_malloc_r+0x88>
 800de76:	4629      	mov	r1, r5
 800de78:	4630      	mov	r0, r6
 800de7a:	f7ff ffbf 	bl	800ddfc <sbrk_aligned>
 800de7e:	1c43      	adds	r3, r0, #1
 800de80:	4604      	mov	r4, r0
 800de82:	d158      	bne.n	800df36 <_malloc_r+0xf6>
 800de84:	f8d8 4000 	ldr.w	r4, [r8]
 800de88:	4627      	mov	r7, r4
 800de8a:	2f00      	cmp	r7, #0
 800de8c:	d143      	bne.n	800df16 <_malloc_r+0xd6>
 800de8e:	2c00      	cmp	r4, #0
 800de90:	d04b      	beq.n	800df2a <_malloc_r+0xea>
 800de92:	6823      	ldr	r3, [r4, #0]
 800de94:	4639      	mov	r1, r7
 800de96:	4630      	mov	r0, r6
 800de98:	eb04 0903 	add.w	r9, r4, r3
 800de9c:	f000 f864 	bl	800df68 <_sbrk_r>
 800dea0:	4581      	cmp	r9, r0
 800dea2:	d142      	bne.n	800df2a <_malloc_r+0xea>
 800dea4:	6821      	ldr	r1, [r4, #0]
 800dea6:	1a6d      	subs	r5, r5, r1
 800dea8:	4629      	mov	r1, r5
 800deaa:	4630      	mov	r0, r6
 800deac:	f7ff ffa6 	bl	800ddfc <sbrk_aligned>
 800deb0:	3001      	adds	r0, #1
 800deb2:	d03a      	beq.n	800df2a <_malloc_r+0xea>
 800deb4:	6823      	ldr	r3, [r4, #0]
 800deb6:	442b      	add	r3, r5
 800deb8:	6023      	str	r3, [r4, #0]
 800deba:	f8d8 3000 	ldr.w	r3, [r8]
 800debe:	685a      	ldr	r2, [r3, #4]
 800dec0:	bb62      	cbnz	r2, 800df1c <_malloc_r+0xdc>
 800dec2:	f8c8 7000 	str.w	r7, [r8]
 800dec6:	e00f      	b.n	800dee8 <_malloc_r+0xa8>
 800dec8:	6822      	ldr	r2, [r4, #0]
 800deca:	1b52      	subs	r2, r2, r5
 800decc:	d420      	bmi.n	800df10 <_malloc_r+0xd0>
 800dece:	2a0b      	cmp	r2, #11
 800ded0:	d917      	bls.n	800df02 <_malloc_r+0xc2>
 800ded2:	1961      	adds	r1, r4, r5
 800ded4:	42a3      	cmp	r3, r4
 800ded6:	6025      	str	r5, [r4, #0]
 800ded8:	bf18      	it	ne
 800deda:	6059      	strne	r1, [r3, #4]
 800dedc:	6863      	ldr	r3, [r4, #4]
 800dede:	bf08      	it	eq
 800dee0:	f8c8 1000 	streq.w	r1, [r8]
 800dee4:	5162      	str	r2, [r4, r5]
 800dee6:	604b      	str	r3, [r1, #4]
 800dee8:	4630      	mov	r0, r6
 800deea:	f000 f82f 	bl	800df4c <__malloc_unlock>
 800deee:	f104 000b 	add.w	r0, r4, #11
 800def2:	1d23      	adds	r3, r4, #4
 800def4:	f020 0007 	bic.w	r0, r0, #7
 800def8:	1ac2      	subs	r2, r0, r3
 800defa:	bf1c      	itt	ne
 800defc:	1a1b      	subne	r3, r3, r0
 800defe:	50a3      	strne	r3, [r4, r2]
 800df00:	e7af      	b.n	800de62 <_malloc_r+0x22>
 800df02:	6862      	ldr	r2, [r4, #4]
 800df04:	42a3      	cmp	r3, r4
 800df06:	bf0c      	ite	eq
 800df08:	f8c8 2000 	streq.w	r2, [r8]
 800df0c:	605a      	strne	r2, [r3, #4]
 800df0e:	e7eb      	b.n	800dee8 <_malloc_r+0xa8>
 800df10:	4623      	mov	r3, r4
 800df12:	6864      	ldr	r4, [r4, #4]
 800df14:	e7ae      	b.n	800de74 <_malloc_r+0x34>
 800df16:	463c      	mov	r4, r7
 800df18:	687f      	ldr	r7, [r7, #4]
 800df1a:	e7b6      	b.n	800de8a <_malloc_r+0x4a>
 800df1c:	461a      	mov	r2, r3
 800df1e:	685b      	ldr	r3, [r3, #4]
 800df20:	42a3      	cmp	r3, r4
 800df22:	d1fb      	bne.n	800df1c <_malloc_r+0xdc>
 800df24:	2300      	movs	r3, #0
 800df26:	6053      	str	r3, [r2, #4]
 800df28:	e7de      	b.n	800dee8 <_malloc_r+0xa8>
 800df2a:	230c      	movs	r3, #12
 800df2c:	6033      	str	r3, [r6, #0]
 800df2e:	4630      	mov	r0, r6
 800df30:	f000 f80c 	bl	800df4c <__malloc_unlock>
 800df34:	e794      	b.n	800de60 <_malloc_r+0x20>
 800df36:	6005      	str	r5, [r0, #0]
 800df38:	e7d6      	b.n	800dee8 <_malloc_r+0xa8>
 800df3a:	bf00      	nop
 800df3c:	20000b88 	.word	0x20000b88

0800df40 <__malloc_lock>:
 800df40:	4801      	ldr	r0, [pc, #4]	@ (800df48 <__malloc_lock+0x8>)
 800df42:	f000 b84b 	b.w	800dfdc <__retarget_lock_acquire_recursive>
 800df46:	bf00      	nop
 800df48:	20000cc8 	.word	0x20000cc8

0800df4c <__malloc_unlock>:
 800df4c:	4801      	ldr	r0, [pc, #4]	@ (800df54 <__malloc_unlock+0x8>)
 800df4e:	f000 b846 	b.w	800dfde <__retarget_lock_release_recursive>
 800df52:	bf00      	nop
 800df54:	20000cc8 	.word	0x20000cc8

0800df58 <memset>:
 800df58:	4402      	add	r2, r0
 800df5a:	4603      	mov	r3, r0
 800df5c:	4293      	cmp	r3, r2
 800df5e:	d100      	bne.n	800df62 <memset+0xa>
 800df60:	4770      	bx	lr
 800df62:	f803 1b01 	strb.w	r1, [r3], #1
 800df66:	e7f9      	b.n	800df5c <memset+0x4>

0800df68 <_sbrk_r>:
 800df68:	b538      	push	{r3, r4, r5, lr}
 800df6a:	4d06      	ldr	r5, [pc, #24]	@ (800df84 <_sbrk_r+0x1c>)
 800df6c:	2300      	movs	r3, #0
 800df6e:	4604      	mov	r4, r0
 800df70:	4608      	mov	r0, r1
 800df72:	602b      	str	r3, [r5, #0]
 800df74:	f7f5 fc48 	bl	8003808 <_sbrk>
 800df78:	1c43      	adds	r3, r0, #1
 800df7a:	d102      	bne.n	800df82 <_sbrk_r+0x1a>
 800df7c:	682b      	ldr	r3, [r5, #0]
 800df7e:	b103      	cbz	r3, 800df82 <_sbrk_r+0x1a>
 800df80:	6023      	str	r3, [r4, #0]
 800df82:	bd38      	pop	{r3, r4, r5, pc}
 800df84:	20000cc4 	.word	0x20000cc4

0800df88 <__errno>:
 800df88:	4b01      	ldr	r3, [pc, #4]	@ (800df90 <__errno+0x8>)
 800df8a:	6818      	ldr	r0, [r3, #0]
 800df8c:	4770      	bx	lr
 800df8e:	bf00      	nop
 800df90:	20000030 	.word	0x20000030

0800df94 <__libc_init_array>:
 800df94:	b570      	push	{r4, r5, r6, lr}
 800df96:	4d0d      	ldr	r5, [pc, #52]	@ (800dfcc <__libc_init_array+0x38>)
 800df98:	4c0d      	ldr	r4, [pc, #52]	@ (800dfd0 <__libc_init_array+0x3c>)
 800df9a:	1b64      	subs	r4, r4, r5
 800df9c:	10a4      	asrs	r4, r4, #2
 800df9e:	2600      	movs	r6, #0
 800dfa0:	42a6      	cmp	r6, r4
 800dfa2:	d109      	bne.n	800dfb8 <__libc_init_array+0x24>
 800dfa4:	4d0b      	ldr	r5, [pc, #44]	@ (800dfd4 <__libc_init_array+0x40>)
 800dfa6:	4c0c      	ldr	r4, [pc, #48]	@ (800dfd8 <__libc_init_array+0x44>)
 800dfa8:	f001 f8ea 	bl	800f180 <_init>
 800dfac:	1b64      	subs	r4, r4, r5
 800dfae:	10a4      	asrs	r4, r4, #2
 800dfb0:	2600      	movs	r6, #0
 800dfb2:	42a6      	cmp	r6, r4
 800dfb4:	d105      	bne.n	800dfc2 <__libc_init_array+0x2e>
 800dfb6:	bd70      	pop	{r4, r5, r6, pc}
 800dfb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfbc:	4798      	blx	r3
 800dfbe:	3601      	adds	r6, #1
 800dfc0:	e7ee      	b.n	800dfa0 <__libc_init_array+0xc>
 800dfc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfc6:	4798      	blx	r3
 800dfc8:	3601      	adds	r6, #1
 800dfca:	e7f2      	b.n	800dfb2 <__libc_init_array+0x1e>
 800dfcc:	0800f3a0 	.word	0x0800f3a0
 800dfd0:	0800f3a0 	.word	0x0800f3a0
 800dfd4:	0800f3a0 	.word	0x0800f3a0
 800dfd8:	0800f3a4 	.word	0x0800f3a4

0800dfdc <__retarget_lock_acquire_recursive>:
 800dfdc:	4770      	bx	lr

0800dfde <__retarget_lock_release_recursive>:
 800dfde:	4770      	bx	lr

0800dfe0 <memcpy>:
 800dfe0:	440a      	add	r2, r1
 800dfe2:	4291      	cmp	r1, r2
 800dfe4:	f100 33ff 	add.w	r3, r0, #4294967295
 800dfe8:	d100      	bne.n	800dfec <memcpy+0xc>
 800dfea:	4770      	bx	lr
 800dfec:	b510      	push	{r4, lr}
 800dfee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dff2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dff6:	4291      	cmp	r1, r2
 800dff8:	d1f9      	bne.n	800dfee <memcpy+0xe>
 800dffa:	bd10      	pop	{r4, pc}

0800dffc <_free_r>:
 800dffc:	b538      	push	{r3, r4, r5, lr}
 800dffe:	4605      	mov	r5, r0
 800e000:	2900      	cmp	r1, #0
 800e002:	d041      	beq.n	800e088 <_free_r+0x8c>
 800e004:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e008:	1f0c      	subs	r4, r1, #4
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	bfb8      	it	lt
 800e00e:	18e4      	addlt	r4, r4, r3
 800e010:	f7ff ff96 	bl	800df40 <__malloc_lock>
 800e014:	4a1d      	ldr	r2, [pc, #116]	@ (800e08c <_free_r+0x90>)
 800e016:	6813      	ldr	r3, [r2, #0]
 800e018:	b933      	cbnz	r3, 800e028 <_free_r+0x2c>
 800e01a:	6063      	str	r3, [r4, #4]
 800e01c:	6014      	str	r4, [r2, #0]
 800e01e:	4628      	mov	r0, r5
 800e020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e024:	f7ff bf92 	b.w	800df4c <__malloc_unlock>
 800e028:	42a3      	cmp	r3, r4
 800e02a:	d908      	bls.n	800e03e <_free_r+0x42>
 800e02c:	6820      	ldr	r0, [r4, #0]
 800e02e:	1821      	adds	r1, r4, r0
 800e030:	428b      	cmp	r3, r1
 800e032:	bf01      	itttt	eq
 800e034:	6819      	ldreq	r1, [r3, #0]
 800e036:	685b      	ldreq	r3, [r3, #4]
 800e038:	1809      	addeq	r1, r1, r0
 800e03a:	6021      	streq	r1, [r4, #0]
 800e03c:	e7ed      	b.n	800e01a <_free_r+0x1e>
 800e03e:	461a      	mov	r2, r3
 800e040:	685b      	ldr	r3, [r3, #4]
 800e042:	b10b      	cbz	r3, 800e048 <_free_r+0x4c>
 800e044:	42a3      	cmp	r3, r4
 800e046:	d9fa      	bls.n	800e03e <_free_r+0x42>
 800e048:	6811      	ldr	r1, [r2, #0]
 800e04a:	1850      	adds	r0, r2, r1
 800e04c:	42a0      	cmp	r0, r4
 800e04e:	d10b      	bne.n	800e068 <_free_r+0x6c>
 800e050:	6820      	ldr	r0, [r4, #0]
 800e052:	4401      	add	r1, r0
 800e054:	1850      	adds	r0, r2, r1
 800e056:	4283      	cmp	r3, r0
 800e058:	6011      	str	r1, [r2, #0]
 800e05a:	d1e0      	bne.n	800e01e <_free_r+0x22>
 800e05c:	6818      	ldr	r0, [r3, #0]
 800e05e:	685b      	ldr	r3, [r3, #4]
 800e060:	6053      	str	r3, [r2, #4]
 800e062:	4408      	add	r0, r1
 800e064:	6010      	str	r0, [r2, #0]
 800e066:	e7da      	b.n	800e01e <_free_r+0x22>
 800e068:	d902      	bls.n	800e070 <_free_r+0x74>
 800e06a:	230c      	movs	r3, #12
 800e06c:	602b      	str	r3, [r5, #0]
 800e06e:	e7d6      	b.n	800e01e <_free_r+0x22>
 800e070:	6820      	ldr	r0, [r4, #0]
 800e072:	1821      	adds	r1, r4, r0
 800e074:	428b      	cmp	r3, r1
 800e076:	bf04      	itt	eq
 800e078:	6819      	ldreq	r1, [r3, #0]
 800e07a:	685b      	ldreq	r3, [r3, #4]
 800e07c:	6063      	str	r3, [r4, #4]
 800e07e:	bf04      	itt	eq
 800e080:	1809      	addeq	r1, r1, r0
 800e082:	6021      	streq	r1, [r4, #0]
 800e084:	6054      	str	r4, [r2, #4]
 800e086:	e7ca      	b.n	800e01e <_free_r+0x22>
 800e088:	bd38      	pop	{r3, r4, r5, pc}
 800e08a:	bf00      	nop
 800e08c:	20000b88 	.word	0x20000b88

0800e090 <cos>:
 800e090:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e092:	ec53 2b10 	vmov	r2, r3, d0
 800e096:	4826      	ldr	r0, [pc, #152]	@ (800e130 <cos+0xa0>)
 800e098:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e09c:	4281      	cmp	r1, r0
 800e09e:	d806      	bhi.n	800e0ae <cos+0x1e>
 800e0a0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800e128 <cos+0x98>
 800e0a4:	b005      	add	sp, #20
 800e0a6:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0aa:	f000 b899 	b.w	800e1e0 <__kernel_cos>
 800e0ae:	4821      	ldr	r0, [pc, #132]	@ (800e134 <cos+0xa4>)
 800e0b0:	4281      	cmp	r1, r0
 800e0b2:	d908      	bls.n	800e0c6 <cos+0x36>
 800e0b4:	4610      	mov	r0, r2
 800e0b6:	4619      	mov	r1, r3
 800e0b8:	f7f2 f9b4 	bl	8000424 <__aeabi_dsub>
 800e0bc:	ec41 0b10 	vmov	d0, r0, r1
 800e0c0:	b005      	add	sp, #20
 800e0c2:	f85d fb04 	ldr.w	pc, [sp], #4
 800e0c6:	4668      	mov	r0, sp
 800e0c8:	f000 fa0e 	bl	800e4e8 <__ieee754_rem_pio2>
 800e0cc:	f000 0003 	and.w	r0, r0, #3
 800e0d0:	2801      	cmp	r0, #1
 800e0d2:	d00b      	beq.n	800e0ec <cos+0x5c>
 800e0d4:	2802      	cmp	r0, #2
 800e0d6:	d015      	beq.n	800e104 <cos+0x74>
 800e0d8:	b9d8      	cbnz	r0, 800e112 <cos+0x82>
 800e0da:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e0de:	ed9d 0b00 	vldr	d0, [sp]
 800e0e2:	f000 f87d 	bl	800e1e0 <__kernel_cos>
 800e0e6:	ec51 0b10 	vmov	r0, r1, d0
 800e0ea:	e7e7      	b.n	800e0bc <cos+0x2c>
 800e0ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e0f0:	ed9d 0b00 	vldr	d0, [sp]
 800e0f4:	f000 f93c 	bl	800e370 <__kernel_sin>
 800e0f8:	ec53 2b10 	vmov	r2, r3, d0
 800e0fc:	4610      	mov	r0, r2
 800e0fe:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e102:	e7db      	b.n	800e0bc <cos+0x2c>
 800e104:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e108:	ed9d 0b00 	vldr	d0, [sp]
 800e10c:	f000 f868 	bl	800e1e0 <__kernel_cos>
 800e110:	e7f2      	b.n	800e0f8 <cos+0x68>
 800e112:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e116:	ed9d 0b00 	vldr	d0, [sp]
 800e11a:	2001      	movs	r0, #1
 800e11c:	f000 f928 	bl	800e370 <__kernel_sin>
 800e120:	e7e1      	b.n	800e0e6 <cos+0x56>
 800e122:	bf00      	nop
 800e124:	f3af 8000 	nop.w
	...
 800e130:	3fe921fb 	.word	0x3fe921fb
 800e134:	7fefffff 	.word	0x7fefffff

0800e138 <sin>:
 800e138:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e13a:	ec53 2b10 	vmov	r2, r3, d0
 800e13e:	4826      	ldr	r0, [pc, #152]	@ (800e1d8 <sin+0xa0>)
 800e140:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e144:	4281      	cmp	r1, r0
 800e146:	d807      	bhi.n	800e158 <sin+0x20>
 800e148:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800e1d0 <sin+0x98>
 800e14c:	2000      	movs	r0, #0
 800e14e:	b005      	add	sp, #20
 800e150:	f85d eb04 	ldr.w	lr, [sp], #4
 800e154:	f000 b90c 	b.w	800e370 <__kernel_sin>
 800e158:	4820      	ldr	r0, [pc, #128]	@ (800e1dc <sin+0xa4>)
 800e15a:	4281      	cmp	r1, r0
 800e15c:	d908      	bls.n	800e170 <sin+0x38>
 800e15e:	4610      	mov	r0, r2
 800e160:	4619      	mov	r1, r3
 800e162:	f7f2 f95f 	bl	8000424 <__aeabi_dsub>
 800e166:	ec41 0b10 	vmov	d0, r0, r1
 800e16a:	b005      	add	sp, #20
 800e16c:	f85d fb04 	ldr.w	pc, [sp], #4
 800e170:	4668      	mov	r0, sp
 800e172:	f000 f9b9 	bl	800e4e8 <__ieee754_rem_pio2>
 800e176:	f000 0003 	and.w	r0, r0, #3
 800e17a:	2801      	cmp	r0, #1
 800e17c:	d00c      	beq.n	800e198 <sin+0x60>
 800e17e:	2802      	cmp	r0, #2
 800e180:	d011      	beq.n	800e1a6 <sin+0x6e>
 800e182:	b9e8      	cbnz	r0, 800e1c0 <sin+0x88>
 800e184:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e188:	ed9d 0b00 	vldr	d0, [sp]
 800e18c:	2001      	movs	r0, #1
 800e18e:	f000 f8ef 	bl	800e370 <__kernel_sin>
 800e192:	ec51 0b10 	vmov	r0, r1, d0
 800e196:	e7e6      	b.n	800e166 <sin+0x2e>
 800e198:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e19c:	ed9d 0b00 	vldr	d0, [sp]
 800e1a0:	f000 f81e 	bl	800e1e0 <__kernel_cos>
 800e1a4:	e7f5      	b.n	800e192 <sin+0x5a>
 800e1a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e1aa:	ed9d 0b00 	vldr	d0, [sp]
 800e1ae:	2001      	movs	r0, #1
 800e1b0:	f000 f8de 	bl	800e370 <__kernel_sin>
 800e1b4:	ec53 2b10 	vmov	r2, r3, d0
 800e1b8:	4610      	mov	r0, r2
 800e1ba:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e1be:	e7d2      	b.n	800e166 <sin+0x2e>
 800e1c0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e1c4:	ed9d 0b00 	vldr	d0, [sp]
 800e1c8:	f000 f80a 	bl	800e1e0 <__kernel_cos>
 800e1cc:	e7f2      	b.n	800e1b4 <sin+0x7c>
 800e1ce:	bf00      	nop
	...
 800e1d8:	3fe921fb 	.word	0x3fe921fb
 800e1dc:	7fefffff 	.word	0x7fefffff

0800e1e0 <__kernel_cos>:
 800e1e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1e4:	ec57 6b10 	vmov	r6, r7, d0
 800e1e8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e1ec:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800e1f0:	ed8d 1b00 	vstr	d1, [sp]
 800e1f4:	d206      	bcs.n	800e204 <__kernel_cos+0x24>
 800e1f6:	4630      	mov	r0, r6
 800e1f8:	4639      	mov	r1, r7
 800e1fa:	f7f2 fb53 	bl	80008a4 <__aeabi_d2iz>
 800e1fe:	2800      	cmp	r0, #0
 800e200:	f000 8088 	beq.w	800e314 <__kernel_cos+0x134>
 800e204:	4632      	mov	r2, r6
 800e206:	463b      	mov	r3, r7
 800e208:	4630      	mov	r0, r6
 800e20a:	4639      	mov	r1, r7
 800e20c:	f7f1 ffdc 	bl	80001c8 <__aeabi_dmul>
 800e210:	4b51      	ldr	r3, [pc, #324]	@ (800e358 <__kernel_cos+0x178>)
 800e212:	2200      	movs	r2, #0
 800e214:	4604      	mov	r4, r0
 800e216:	460d      	mov	r5, r1
 800e218:	f7f1 ffd6 	bl	80001c8 <__aeabi_dmul>
 800e21c:	a340      	add	r3, pc, #256	@ (adr r3, 800e320 <__kernel_cos+0x140>)
 800e21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e222:	4682      	mov	sl, r0
 800e224:	468b      	mov	fp, r1
 800e226:	4620      	mov	r0, r4
 800e228:	4629      	mov	r1, r5
 800e22a:	f7f1 ffcd 	bl	80001c8 <__aeabi_dmul>
 800e22e:	a33e      	add	r3, pc, #248	@ (adr r3, 800e328 <__kernel_cos+0x148>)
 800e230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e234:	f7f2 f8f8 	bl	8000428 <__adddf3>
 800e238:	4622      	mov	r2, r4
 800e23a:	462b      	mov	r3, r5
 800e23c:	f7f1 ffc4 	bl	80001c8 <__aeabi_dmul>
 800e240:	a33b      	add	r3, pc, #236	@ (adr r3, 800e330 <__kernel_cos+0x150>)
 800e242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e246:	f7f2 f8ed 	bl	8000424 <__aeabi_dsub>
 800e24a:	4622      	mov	r2, r4
 800e24c:	462b      	mov	r3, r5
 800e24e:	f7f1 ffbb 	bl	80001c8 <__aeabi_dmul>
 800e252:	a339      	add	r3, pc, #228	@ (adr r3, 800e338 <__kernel_cos+0x158>)
 800e254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e258:	f7f2 f8e6 	bl	8000428 <__adddf3>
 800e25c:	4622      	mov	r2, r4
 800e25e:	462b      	mov	r3, r5
 800e260:	f7f1 ffb2 	bl	80001c8 <__aeabi_dmul>
 800e264:	a336      	add	r3, pc, #216	@ (adr r3, 800e340 <__kernel_cos+0x160>)
 800e266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e26a:	f7f2 f8db 	bl	8000424 <__aeabi_dsub>
 800e26e:	4622      	mov	r2, r4
 800e270:	462b      	mov	r3, r5
 800e272:	f7f1 ffa9 	bl	80001c8 <__aeabi_dmul>
 800e276:	a334      	add	r3, pc, #208	@ (adr r3, 800e348 <__kernel_cos+0x168>)
 800e278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e27c:	f7f2 f8d4 	bl	8000428 <__adddf3>
 800e280:	4622      	mov	r2, r4
 800e282:	462b      	mov	r3, r5
 800e284:	f7f1 ffa0 	bl	80001c8 <__aeabi_dmul>
 800e288:	4622      	mov	r2, r4
 800e28a:	462b      	mov	r3, r5
 800e28c:	f7f1 ff9c 	bl	80001c8 <__aeabi_dmul>
 800e290:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e294:	4604      	mov	r4, r0
 800e296:	460d      	mov	r5, r1
 800e298:	4630      	mov	r0, r6
 800e29a:	4639      	mov	r1, r7
 800e29c:	f7f1 ff94 	bl	80001c8 <__aeabi_dmul>
 800e2a0:	460b      	mov	r3, r1
 800e2a2:	4602      	mov	r2, r0
 800e2a4:	4629      	mov	r1, r5
 800e2a6:	4620      	mov	r0, r4
 800e2a8:	f7f2 f8bc 	bl	8000424 <__aeabi_dsub>
 800e2ac:	4b2b      	ldr	r3, [pc, #172]	@ (800e35c <__kernel_cos+0x17c>)
 800e2ae:	4598      	cmp	r8, r3
 800e2b0:	4606      	mov	r6, r0
 800e2b2:	460f      	mov	r7, r1
 800e2b4:	d810      	bhi.n	800e2d8 <__kernel_cos+0xf8>
 800e2b6:	4602      	mov	r2, r0
 800e2b8:	460b      	mov	r3, r1
 800e2ba:	4650      	mov	r0, sl
 800e2bc:	4659      	mov	r1, fp
 800e2be:	f7f2 f8b1 	bl	8000424 <__aeabi_dsub>
 800e2c2:	460b      	mov	r3, r1
 800e2c4:	4926      	ldr	r1, [pc, #152]	@ (800e360 <__kernel_cos+0x180>)
 800e2c6:	4602      	mov	r2, r0
 800e2c8:	2000      	movs	r0, #0
 800e2ca:	f7f2 f8ab 	bl	8000424 <__aeabi_dsub>
 800e2ce:	ec41 0b10 	vmov	d0, r0, r1
 800e2d2:	b003      	add	sp, #12
 800e2d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2d8:	4b22      	ldr	r3, [pc, #136]	@ (800e364 <__kernel_cos+0x184>)
 800e2da:	4921      	ldr	r1, [pc, #132]	@ (800e360 <__kernel_cos+0x180>)
 800e2dc:	4598      	cmp	r8, r3
 800e2de:	bf8c      	ite	hi
 800e2e0:	4d21      	ldrhi	r5, [pc, #132]	@ (800e368 <__kernel_cos+0x188>)
 800e2e2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800e2e6:	2400      	movs	r4, #0
 800e2e8:	4622      	mov	r2, r4
 800e2ea:	462b      	mov	r3, r5
 800e2ec:	2000      	movs	r0, #0
 800e2ee:	f7f2 f899 	bl	8000424 <__aeabi_dsub>
 800e2f2:	4622      	mov	r2, r4
 800e2f4:	4680      	mov	r8, r0
 800e2f6:	4689      	mov	r9, r1
 800e2f8:	462b      	mov	r3, r5
 800e2fa:	4650      	mov	r0, sl
 800e2fc:	4659      	mov	r1, fp
 800e2fe:	f7f2 f891 	bl	8000424 <__aeabi_dsub>
 800e302:	4632      	mov	r2, r6
 800e304:	463b      	mov	r3, r7
 800e306:	f7f2 f88d 	bl	8000424 <__aeabi_dsub>
 800e30a:	4602      	mov	r2, r0
 800e30c:	460b      	mov	r3, r1
 800e30e:	4640      	mov	r0, r8
 800e310:	4649      	mov	r1, r9
 800e312:	e7da      	b.n	800e2ca <__kernel_cos+0xea>
 800e314:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800e350 <__kernel_cos+0x170>
 800e318:	e7db      	b.n	800e2d2 <__kernel_cos+0xf2>
 800e31a:	bf00      	nop
 800e31c:	f3af 8000 	nop.w
 800e320:	be8838d4 	.word	0xbe8838d4
 800e324:	bda8fae9 	.word	0xbda8fae9
 800e328:	bdb4b1c4 	.word	0xbdb4b1c4
 800e32c:	3e21ee9e 	.word	0x3e21ee9e
 800e330:	809c52ad 	.word	0x809c52ad
 800e334:	3e927e4f 	.word	0x3e927e4f
 800e338:	19cb1590 	.word	0x19cb1590
 800e33c:	3efa01a0 	.word	0x3efa01a0
 800e340:	16c15177 	.word	0x16c15177
 800e344:	3f56c16c 	.word	0x3f56c16c
 800e348:	5555554c 	.word	0x5555554c
 800e34c:	3fa55555 	.word	0x3fa55555
 800e350:	00000000 	.word	0x00000000
 800e354:	3ff00000 	.word	0x3ff00000
 800e358:	3fe00000 	.word	0x3fe00000
 800e35c:	3fd33332 	.word	0x3fd33332
 800e360:	3ff00000 	.word	0x3ff00000
 800e364:	3fe90000 	.word	0x3fe90000
 800e368:	3fd20000 	.word	0x3fd20000
 800e36c:	00000000 	.word	0x00000000

0800e370 <__kernel_sin>:
 800e370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e374:	ec55 4b10 	vmov	r4, r5, d0
 800e378:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e37c:	b085      	sub	sp, #20
 800e37e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800e382:	ed8d 1b02 	vstr	d1, [sp, #8]
 800e386:	4680      	mov	r8, r0
 800e388:	d205      	bcs.n	800e396 <__kernel_sin+0x26>
 800e38a:	4620      	mov	r0, r4
 800e38c:	4629      	mov	r1, r5
 800e38e:	f7f2 fa89 	bl	80008a4 <__aeabi_d2iz>
 800e392:	2800      	cmp	r0, #0
 800e394:	d052      	beq.n	800e43c <__kernel_sin+0xcc>
 800e396:	4622      	mov	r2, r4
 800e398:	462b      	mov	r3, r5
 800e39a:	4620      	mov	r0, r4
 800e39c:	4629      	mov	r1, r5
 800e39e:	f7f1 ff13 	bl	80001c8 <__aeabi_dmul>
 800e3a2:	4682      	mov	sl, r0
 800e3a4:	468b      	mov	fp, r1
 800e3a6:	4602      	mov	r2, r0
 800e3a8:	460b      	mov	r3, r1
 800e3aa:	4620      	mov	r0, r4
 800e3ac:	4629      	mov	r1, r5
 800e3ae:	f7f1 ff0b 	bl	80001c8 <__aeabi_dmul>
 800e3b2:	a342      	add	r3, pc, #264	@ (adr r3, 800e4bc <__kernel_sin+0x14c>)
 800e3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3b8:	e9cd 0100 	strd	r0, r1, [sp]
 800e3bc:	4650      	mov	r0, sl
 800e3be:	4659      	mov	r1, fp
 800e3c0:	f7f1 ff02 	bl	80001c8 <__aeabi_dmul>
 800e3c4:	a33f      	add	r3, pc, #252	@ (adr r3, 800e4c4 <__kernel_sin+0x154>)
 800e3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ca:	f7f2 f82b 	bl	8000424 <__aeabi_dsub>
 800e3ce:	4652      	mov	r2, sl
 800e3d0:	465b      	mov	r3, fp
 800e3d2:	f7f1 fef9 	bl	80001c8 <__aeabi_dmul>
 800e3d6:	a33d      	add	r3, pc, #244	@ (adr r3, 800e4cc <__kernel_sin+0x15c>)
 800e3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3dc:	f7f2 f824 	bl	8000428 <__adddf3>
 800e3e0:	4652      	mov	r2, sl
 800e3e2:	465b      	mov	r3, fp
 800e3e4:	f7f1 fef0 	bl	80001c8 <__aeabi_dmul>
 800e3e8:	a33a      	add	r3, pc, #232	@ (adr r3, 800e4d4 <__kernel_sin+0x164>)
 800e3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ee:	f7f2 f819 	bl	8000424 <__aeabi_dsub>
 800e3f2:	4652      	mov	r2, sl
 800e3f4:	465b      	mov	r3, fp
 800e3f6:	f7f1 fee7 	bl	80001c8 <__aeabi_dmul>
 800e3fa:	a338      	add	r3, pc, #224	@ (adr r3, 800e4dc <__kernel_sin+0x16c>)
 800e3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e400:	f7f2 f812 	bl	8000428 <__adddf3>
 800e404:	4606      	mov	r6, r0
 800e406:	460f      	mov	r7, r1
 800e408:	f1b8 0f00 	cmp.w	r8, #0
 800e40c:	d11b      	bne.n	800e446 <__kernel_sin+0xd6>
 800e40e:	4602      	mov	r2, r0
 800e410:	460b      	mov	r3, r1
 800e412:	4650      	mov	r0, sl
 800e414:	4659      	mov	r1, fp
 800e416:	f7f1 fed7 	bl	80001c8 <__aeabi_dmul>
 800e41a:	a325      	add	r3, pc, #148	@ (adr r3, 800e4b0 <__kernel_sin+0x140>)
 800e41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e420:	f7f2 f800 	bl	8000424 <__aeabi_dsub>
 800e424:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e428:	f7f1 fece 	bl	80001c8 <__aeabi_dmul>
 800e42c:	4602      	mov	r2, r0
 800e42e:	460b      	mov	r3, r1
 800e430:	4620      	mov	r0, r4
 800e432:	4629      	mov	r1, r5
 800e434:	f7f1 fff8 	bl	8000428 <__adddf3>
 800e438:	4604      	mov	r4, r0
 800e43a:	460d      	mov	r5, r1
 800e43c:	ec45 4b10 	vmov	d0, r4, r5
 800e440:	b005      	add	sp, #20
 800e442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e446:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e44a:	4b1b      	ldr	r3, [pc, #108]	@ (800e4b8 <__kernel_sin+0x148>)
 800e44c:	2200      	movs	r2, #0
 800e44e:	f7f1 febb 	bl	80001c8 <__aeabi_dmul>
 800e452:	4632      	mov	r2, r6
 800e454:	4680      	mov	r8, r0
 800e456:	4689      	mov	r9, r1
 800e458:	463b      	mov	r3, r7
 800e45a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e45e:	f7f1 feb3 	bl	80001c8 <__aeabi_dmul>
 800e462:	4602      	mov	r2, r0
 800e464:	460b      	mov	r3, r1
 800e466:	4640      	mov	r0, r8
 800e468:	4649      	mov	r1, r9
 800e46a:	f7f1 ffdb 	bl	8000424 <__aeabi_dsub>
 800e46e:	4652      	mov	r2, sl
 800e470:	465b      	mov	r3, fp
 800e472:	f7f1 fea9 	bl	80001c8 <__aeabi_dmul>
 800e476:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e47a:	f7f1 ffd3 	bl	8000424 <__aeabi_dsub>
 800e47e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e4b0 <__kernel_sin+0x140>)
 800e480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e484:	4606      	mov	r6, r0
 800e486:	460f      	mov	r7, r1
 800e488:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e48c:	f7f1 fe9c 	bl	80001c8 <__aeabi_dmul>
 800e490:	4602      	mov	r2, r0
 800e492:	460b      	mov	r3, r1
 800e494:	4630      	mov	r0, r6
 800e496:	4639      	mov	r1, r7
 800e498:	f7f1 ffc6 	bl	8000428 <__adddf3>
 800e49c:	4602      	mov	r2, r0
 800e49e:	460b      	mov	r3, r1
 800e4a0:	4620      	mov	r0, r4
 800e4a2:	4629      	mov	r1, r5
 800e4a4:	f7f1 ffbe 	bl	8000424 <__aeabi_dsub>
 800e4a8:	e7c6      	b.n	800e438 <__kernel_sin+0xc8>
 800e4aa:	bf00      	nop
 800e4ac:	f3af 8000 	nop.w
 800e4b0:	55555549 	.word	0x55555549
 800e4b4:	3fc55555 	.word	0x3fc55555
 800e4b8:	3fe00000 	.word	0x3fe00000
 800e4bc:	5acfd57c 	.word	0x5acfd57c
 800e4c0:	3de5d93a 	.word	0x3de5d93a
 800e4c4:	8a2b9ceb 	.word	0x8a2b9ceb
 800e4c8:	3e5ae5e6 	.word	0x3e5ae5e6
 800e4cc:	57b1fe7d 	.word	0x57b1fe7d
 800e4d0:	3ec71de3 	.word	0x3ec71de3
 800e4d4:	19c161d5 	.word	0x19c161d5
 800e4d8:	3f2a01a0 	.word	0x3f2a01a0
 800e4dc:	1110f8a6 	.word	0x1110f8a6
 800e4e0:	3f811111 	.word	0x3f811111
 800e4e4:	00000000 	.word	0x00000000

0800e4e8 <__ieee754_rem_pio2>:
 800e4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4ec:	ec57 6b10 	vmov	r6, r7, d0
 800e4f0:	4bc5      	ldr	r3, [pc, #788]	@ (800e808 <__ieee754_rem_pio2+0x320>)
 800e4f2:	b08d      	sub	sp, #52	@ 0x34
 800e4f4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e4f8:	4598      	cmp	r8, r3
 800e4fa:	4604      	mov	r4, r0
 800e4fc:	9704      	str	r7, [sp, #16]
 800e4fe:	d807      	bhi.n	800e510 <__ieee754_rem_pio2+0x28>
 800e500:	2200      	movs	r2, #0
 800e502:	2300      	movs	r3, #0
 800e504:	ed80 0b00 	vstr	d0, [r0]
 800e508:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e50c:	2500      	movs	r5, #0
 800e50e:	e028      	b.n	800e562 <__ieee754_rem_pio2+0x7a>
 800e510:	4bbe      	ldr	r3, [pc, #760]	@ (800e80c <__ieee754_rem_pio2+0x324>)
 800e512:	4598      	cmp	r8, r3
 800e514:	d878      	bhi.n	800e608 <__ieee754_rem_pio2+0x120>
 800e516:	9b04      	ldr	r3, [sp, #16]
 800e518:	4dbd      	ldr	r5, [pc, #756]	@ (800e810 <__ieee754_rem_pio2+0x328>)
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	4630      	mov	r0, r6
 800e51e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800e7d0 <__ieee754_rem_pio2+0x2e8>)
 800e520:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e524:	4639      	mov	r1, r7
 800e526:	dd38      	ble.n	800e59a <__ieee754_rem_pio2+0xb2>
 800e528:	f7f1 ff7c 	bl	8000424 <__aeabi_dsub>
 800e52c:	45a8      	cmp	r8, r5
 800e52e:	4606      	mov	r6, r0
 800e530:	460f      	mov	r7, r1
 800e532:	d01a      	beq.n	800e56a <__ieee754_rem_pio2+0x82>
 800e534:	a3a8      	add	r3, pc, #672	@ (adr r3, 800e7d8 <__ieee754_rem_pio2+0x2f0>)
 800e536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e53a:	f7f1 ff73 	bl	8000424 <__aeabi_dsub>
 800e53e:	4602      	mov	r2, r0
 800e540:	460b      	mov	r3, r1
 800e542:	4680      	mov	r8, r0
 800e544:	4689      	mov	r9, r1
 800e546:	4630      	mov	r0, r6
 800e548:	4639      	mov	r1, r7
 800e54a:	f7f1 ff6b 	bl	8000424 <__aeabi_dsub>
 800e54e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800e7d8 <__ieee754_rem_pio2+0x2f0>)
 800e550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e554:	f7f1 ff66 	bl	8000424 <__aeabi_dsub>
 800e558:	e9c4 8900 	strd	r8, r9, [r4]
 800e55c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e560:	2501      	movs	r5, #1
 800e562:	4628      	mov	r0, r5
 800e564:	b00d      	add	sp, #52	@ 0x34
 800e566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e56a:	a39d      	add	r3, pc, #628	@ (adr r3, 800e7e0 <__ieee754_rem_pio2+0x2f8>)
 800e56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e570:	f7f1 ff58 	bl	8000424 <__aeabi_dsub>
 800e574:	a39c      	add	r3, pc, #624	@ (adr r3, 800e7e8 <__ieee754_rem_pio2+0x300>)
 800e576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e57a:	4606      	mov	r6, r0
 800e57c:	460f      	mov	r7, r1
 800e57e:	f7f1 ff51 	bl	8000424 <__aeabi_dsub>
 800e582:	4602      	mov	r2, r0
 800e584:	460b      	mov	r3, r1
 800e586:	4680      	mov	r8, r0
 800e588:	4689      	mov	r9, r1
 800e58a:	4630      	mov	r0, r6
 800e58c:	4639      	mov	r1, r7
 800e58e:	f7f1 ff49 	bl	8000424 <__aeabi_dsub>
 800e592:	a395      	add	r3, pc, #596	@ (adr r3, 800e7e8 <__ieee754_rem_pio2+0x300>)
 800e594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e598:	e7dc      	b.n	800e554 <__ieee754_rem_pio2+0x6c>
 800e59a:	f7f1 ff45 	bl	8000428 <__adddf3>
 800e59e:	45a8      	cmp	r8, r5
 800e5a0:	4606      	mov	r6, r0
 800e5a2:	460f      	mov	r7, r1
 800e5a4:	d018      	beq.n	800e5d8 <__ieee754_rem_pio2+0xf0>
 800e5a6:	a38c      	add	r3, pc, #560	@ (adr r3, 800e7d8 <__ieee754_rem_pio2+0x2f0>)
 800e5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ac:	f7f1 ff3c 	bl	8000428 <__adddf3>
 800e5b0:	4602      	mov	r2, r0
 800e5b2:	460b      	mov	r3, r1
 800e5b4:	4680      	mov	r8, r0
 800e5b6:	4689      	mov	r9, r1
 800e5b8:	4630      	mov	r0, r6
 800e5ba:	4639      	mov	r1, r7
 800e5bc:	f7f1 ff32 	bl	8000424 <__aeabi_dsub>
 800e5c0:	a385      	add	r3, pc, #532	@ (adr r3, 800e7d8 <__ieee754_rem_pio2+0x2f0>)
 800e5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c6:	f7f1 ff2f 	bl	8000428 <__adddf3>
 800e5ca:	f04f 35ff 	mov.w	r5, #4294967295
 800e5ce:	e9c4 8900 	strd	r8, r9, [r4]
 800e5d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e5d6:	e7c4      	b.n	800e562 <__ieee754_rem_pio2+0x7a>
 800e5d8:	a381      	add	r3, pc, #516	@ (adr r3, 800e7e0 <__ieee754_rem_pio2+0x2f8>)
 800e5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5de:	f7f1 ff23 	bl	8000428 <__adddf3>
 800e5e2:	a381      	add	r3, pc, #516	@ (adr r3, 800e7e8 <__ieee754_rem_pio2+0x300>)
 800e5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5e8:	4606      	mov	r6, r0
 800e5ea:	460f      	mov	r7, r1
 800e5ec:	f7f1 ff1c 	bl	8000428 <__adddf3>
 800e5f0:	4602      	mov	r2, r0
 800e5f2:	460b      	mov	r3, r1
 800e5f4:	4680      	mov	r8, r0
 800e5f6:	4689      	mov	r9, r1
 800e5f8:	4630      	mov	r0, r6
 800e5fa:	4639      	mov	r1, r7
 800e5fc:	f7f1 ff12 	bl	8000424 <__aeabi_dsub>
 800e600:	a379      	add	r3, pc, #484	@ (adr r3, 800e7e8 <__ieee754_rem_pio2+0x300>)
 800e602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e606:	e7de      	b.n	800e5c6 <__ieee754_rem_pio2+0xde>
 800e608:	4b82      	ldr	r3, [pc, #520]	@ (800e814 <__ieee754_rem_pio2+0x32c>)
 800e60a:	4598      	cmp	r8, r3
 800e60c:	f200 80d1 	bhi.w	800e7b2 <__ieee754_rem_pio2+0x2ca>
 800e610:	f000 f966 	bl	800e8e0 <fabs>
 800e614:	ec57 6b10 	vmov	r6, r7, d0
 800e618:	a375      	add	r3, pc, #468	@ (adr r3, 800e7f0 <__ieee754_rem_pio2+0x308>)
 800e61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e61e:	4630      	mov	r0, r6
 800e620:	4639      	mov	r1, r7
 800e622:	f7f1 fdd1 	bl	80001c8 <__aeabi_dmul>
 800e626:	4b7c      	ldr	r3, [pc, #496]	@ (800e818 <__ieee754_rem_pio2+0x330>)
 800e628:	2200      	movs	r2, #0
 800e62a:	f7f1 fefd 	bl	8000428 <__adddf3>
 800e62e:	f7f2 f939 	bl	80008a4 <__aeabi_d2iz>
 800e632:	4605      	mov	r5, r0
 800e634:	f7f2 f844 	bl	80006c0 <__aeabi_i2d>
 800e638:	4602      	mov	r2, r0
 800e63a:	460b      	mov	r3, r1
 800e63c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e640:	a363      	add	r3, pc, #396	@ (adr r3, 800e7d0 <__ieee754_rem_pio2+0x2e8>)
 800e642:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e646:	f7f1 fdbf 	bl	80001c8 <__aeabi_dmul>
 800e64a:	4602      	mov	r2, r0
 800e64c:	460b      	mov	r3, r1
 800e64e:	4630      	mov	r0, r6
 800e650:	4639      	mov	r1, r7
 800e652:	f7f1 fee7 	bl	8000424 <__aeabi_dsub>
 800e656:	a360      	add	r3, pc, #384	@ (adr r3, 800e7d8 <__ieee754_rem_pio2+0x2f0>)
 800e658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e65c:	4682      	mov	sl, r0
 800e65e:	468b      	mov	fp, r1
 800e660:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e664:	f7f1 fdb0 	bl	80001c8 <__aeabi_dmul>
 800e668:	2d1f      	cmp	r5, #31
 800e66a:	4606      	mov	r6, r0
 800e66c:	460f      	mov	r7, r1
 800e66e:	dc0c      	bgt.n	800e68a <__ieee754_rem_pio2+0x1a2>
 800e670:	4b6a      	ldr	r3, [pc, #424]	@ (800e81c <__ieee754_rem_pio2+0x334>)
 800e672:	1e6a      	subs	r2, r5, #1
 800e674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e678:	4543      	cmp	r3, r8
 800e67a:	d006      	beq.n	800e68a <__ieee754_rem_pio2+0x1a2>
 800e67c:	4632      	mov	r2, r6
 800e67e:	463b      	mov	r3, r7
 800e680:	4650      	mov	r0, sl
 800e682:	4659      	mov	r1, fp
 800e684:	f7f1 fece 	bl	8000424 <__aeabi_dsub>
 800e688:	e00e      	b.n	800e6a8 <__ieee754_rem_pio2+0x1c0>
 800e68a:	463b      	mov	r3, r7
 800e68c:	4632      	mov	r2, r6
 800e68e:	4650      	mov	r0, sl
 800e690:	4659      	mov	r1, fp
 800e692:	f7f1 fec7 	bl	8000424 <__aeabi_dsub>
 800e696:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e69a:	9305      	str	r3, [sp, #20]
 800e69c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e6a0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e6a4:	2b10      	cmp	r3, #16
 800e6a6:	dc02      	bgt.n	800e6ae <__ieee754_rem_pio2+0x1c6>
 800e6a8:	e9c4 0100 	strd	r0, r1, [r4]
 800e6ac:	e039      	b.n	800e722 <__ieee754_rem_pio2+0x23a>
 800e6ae:	a34c      	add	r3, pc, #304	@ (adr r3, 800e7e0 <__ieee754_rem_pio2+0x2f8>)
 800e6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e6b8:	f7f1 fd86 	bl	80001c8 <__aeabi_dmul>
 800e6bc:	4606      	mov	r6, r0
 800e6be:	460f      	mov	r7, r1
 800e6c0:	4602      	mov	r2, r0
 800e6c2:	460b      	mov	r3, r1
 800e6c4:	4650      	mov	r0, sl
 800e6c6:	4659      	mov	r1, fp
 800e6c8:	f7f1 feac 	bl	8000424 <__aeabi_dsub>
 800e6cc:	4602      	mov	r2, r0
 800e6ce:	460b      	mov	r3, r1
 800e6d0:	4680      	mov	r8, r0
 800e6d2:	4689      	mov	r9, r1
 800e6d4:	4650      	mov	r0, sl
 800e6d6:	4659      	mov	r1, fp
 800e6d8:	f7f1 fea4 	bl	8000424 <__aeabi_dsub>
 800e6dc:	4632      	mov	r2, r6
 800e6de:	463b      	mov	r3, r7
 800e6e0:	f7f1 fea0 	bl	8000424 <__aeabi_dsub>
 800e6e4:	a340      	add	r3, pc, #256	@ (adr r3, 800e7e8 <__ieee754_rem_pio2+0x300>)
 800e6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ea:	4606      	mov	r6, r0
 800e6ec:	460f      	mov	r7, r1
 800e6ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e6f2:	f7f1 fd69 	bl	80001c8 <__aeabi_dmul>
 800e6f6:	4632      	mov	r2, r6
 800e6f8:	463b      	mov	r3, r7
 800e6fa:	f7f1 fe93 	bl	8000424 <__aeabi_dsub>
 800e6fe:	4602      	mov	r2, r0
 800e700:	460b      	mov	r3, r1
 800e702:	4606      	mov	r6, r0
 800e704:	460f      	mov	r7, r1
 800e706:	4640      	mov	r0, r8
 800e708:	4649      	mov	r1, r9
 800e70a:	f7f1 fe8b 	bl	8000424 <__aeabi_dsub>
 800e70e:	9a05      	ldr	r2, [sp, #20]
 800e710:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e714:	1ad3      	subs	r3, r2, r3
 800e716:	2b31      	cmp	r3, #49	@ 0x31
 800e718:	dc20      	bgt.n	800e75c <__ieee754_rem_pio2+0x274>
 800e71a:	e9c4 0100 	strd	r0, r1, [r4]
 800e71e:	46c2      	mov	sl, r8
 800e720:	46cb      	mov	fp, r9
 800e722:	e9d4 8900 	ldrd	r8, r9, [r4]
 800e726:	4650      	mov	r0, sl
 800e728:	4642      	mov	r2, r8
 800e72a:	464b      	mov	r3, r9
 800e72c:	4659      	mov	r1, fp
 800e72e:	f7f1 fe79 	bl	8000424 <__aeabi_dsub>
 800e732:	463b      	mov	r3, r7
 800e734:	4632      	mov	r2, r6
 800e736:	f7f1 fe75 	bl	8000424 <__aeabi_dsub>
 800e73a:	9b04      	ldr	r3, [sp, #16]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e742:	f6bf af0e 	bge.w	800e562 <__ieee754_rem_pio2+0x7a>
 800e746:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800e74a:	6063      	str	r3, [r4, #4]
 800e74c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e750:	f8c4 8000 	str.w	r8, [r4]
 800e754:	60a0      	str	r0, [r4, #8]
 800e756:	60e3      	str	r3, [r4, #12]
 800e758:	426d      	negs	r5, r5
 800e75a:	e702      	b.n	800e562 <__ieee754_rem_pio2+0x7a>
 800e75c:	a326      	add	r3, pc, #152	@ (adr r3, 800e7f8 <__ieee754_rem_pio2+0x310>)
 800e75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e762:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e766:	f7f1 fd2f 	bl	80001c8 <__aeabi_dmul>
 800e76a:	4606      	mov	r6, r0
 800e76c:	460f      	mov	r7, r1
 800e76e:	4602      	mov	r2, r0
 800e770:	460b      	mov	r3, r1
 800e772:	4640      	mov	r0, r8
 800e774:	4649      	mov	r1, r9
 800e776:	f7f1 fe55 	bl	8000424 <__aeabi_dsub>
 800e77a:	4602      	mov	r2, r0
 800e77c:	460b      	mov	r3, r1
 800e77e:	4682      	mov	sl, r0
 800e780:	468b      	mov	fp, r1
 800e782:	4640      	mov	r0, r8
 800e784:	4649      	mov	r1, r9
 800e786:	f7f1 fe4d 	bl	8000424 <__aeabi_dsub>
 800e78a:	4632      	mov	r2, r6
 800e78c:	463b      	mov	r3, r7
 800e78e:	f7f1 fe49 	bl	8000424 <__aeabi_dsub>
 800e792:	a31b      	add	r3, pc, #108	@ (adr r3, 800e800 <__ieee754_rem_pio2+0x318>)
 800e794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e798:	4606      	mov	r6, r0
 800e79a:	460f      	mov	r7, r1
 800e79c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e7a0:	f7f1 fd12 	bl	80001c8 <__aeabi_dmul>
 800e7a4:	4632      	mov	r2, r6
 800e7a6:	463b      	mov	r3, r7
 800e7a8:	f7f1 fe3c 	bl	8000424 <__aeabi_dsub>
 800e7ac:	4606      	mov	r6, r0
 800e7ae:	460f      	mov	r7, r1
 800e7b0:	e764      	b.n	800e67c <__ieee754_rem_pio2+0x194>
 800e7b2:	4b1b      	ldr	r3, [pc, #108]	@ (800e820 <__ieee754_rem_pio2+0x338>)
 800e7b4:	4598      	cmp	r8, r3
 800e7b6:	d935      	bls.n	800e824 <__ieee754_rem_pio2+0x33c>
 800e7b8:	4632      	mov	r2, r6
 800e7ba:	463b      	mov	r3, r7
 800e7bc:	4630      	mov	r0, r6
 800e7be:	4639      	mov	r1, r7
 800e7c0:	f7f1 fe30 	bl	8000424 <__aeabi_dsub>
 800e7c4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e7c8:	e9c4 0100 	strd	r0, r1, [r4]
 800e7cc:	e69e      	b.n	800e50c <__ieee754_rem_pio2+0x24>
 800e7ce:	bf00      	nop
 800e7d0:	54400000 	.word	0x54400000
 800e7d4:	3ff921fb 	.word	0x3ff921fb
 800e7d8:	1a626331 	.word	0x1a626331
 800e7dc:	3dd0b461 	.word	0x3dd0b461
 800e7e0:	1a600000 	.word	0x1a600000
 800e7e4:	3dd0b461 	.word	0x3dd0b461
 800e7e8:	2e037073 	.word	0x2e037073
 800e7ec:	3ba3198a 	.word	0x3ba3198a
 800e7f0:	6dc9c883 	.word	0x6dc9c883
 800e7f4:	3fe45f30 	.word	0x3fe45f30
 800e7f8:	2e000000 	.word	0x2e000000
 800e7fc:	3ba3198a 	.word	0x3ba3198a
 800e800:	252049c1 	.word	0x252049c1
 800e804:	397b839a 	.word	0x397b839a
 800e808:	3fe921fb 	.word	0x3fe921fb
 800e80c:	4002d97b 	.word	0x4002d97b
 800e810:	3ff921fb 	.word	0x3ff921fb
 800e814:	413921fb 	.word	0x413921fb
 800e818:	3fe00000 	.word	0x3fe00000
 800e81c:	0800f1bc 	.word	0x0800f1bc
 800e820:	7fefffff 	.word	0x7fefffff
 800e824:	ea4f 5528 	mov.w	r5, r8, asr #20
 800e828:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800e82c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800e830:	4630      	mov	r0, r6
 800e832:	460f      	mov	r7, r1
 800e834:	f7f2 f836 	bl	80008a4 <__aeabi_d2iz>
 800e838:	f7f1 ff42 	bl	80006c0 <__aeabi_i2d>
 800e83c:	4602      	mov	r2, r0
 800e83e:	460b      	mov	r3, r1
 800e840:	4630      	mov	r0, r6
 800e842:	4639      	mov	r1, r7
 800e844:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e848:	f7f1 fdec 	bl	8000424 <__aeabi_dsub>
 800e84c:	4b22      	ldr	r3, [pc, #136]	@ (800e8d8 <__ieee754_rem_pio2+0x3f0>)
 800e84e:	2200      	movs	r2, #0
 800e850:	f7f1 fcba 	bl	80001c8 <__aeabi_dmul>
 800e854:	460f      	mov	r7, r1
 800e856:	4606      	mov	r6, r0
 800e858:	f7f2 f824 	bl	80008a4 <__aeabi_d2iz>
 800e85c:	f7f1 ff30 	bl	80006c0 <__aeabi_i2d>
 800e860:	4602      	mov	r2, r0
 800e862:	460b      	mov	r3, r1
 800e864:	4630      	mov	r0, r6
 800e866:	4639      	mov	r1, r7
 800e868:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e86c:	f7f1 fdda 	bl	8000424 <__aeabi_dsub>
 800e870:	4b19      	ldr	r3, [pc, #100]	@ (800e8d8 <__ieee754_rem_pio2+0x3f0>)
 800e872:	2200      	movs	r2, #0
 800e874:	f7f1 fca8 	bl	80001c8 <__aeabi_dmul>
 800e878:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800e87c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800e880:	f04f 0803 	mov.w	r8, #3
 800e884:	2600      	movs	r6, #0
 800e886:	2700      	movs	r7, #0
 800e888:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800e88c:	4632      	mov	r2, r6
 800e88e:	463b      	mov	r3, r7
 800e890:	46c2      	mov	sl, r8
 800e892:	f108 38ff 	add.w	r8, r8, #4294967295
 800e896:	f7f1 ffd3 	bl	8000840 <__aeabi_dcmpeq>
 800e89a:	2800      	cmp	r0, #0
 800e89c:	d1f4      	bne.n	800e888 <__ieee754_rem_pio2+0x3a0>
 800e89e:	4b0f      	ldr	r3, [pc, #60]	@ (800e8dc <__ieee754_rem_pio2+0x3f4>)
 800e8a0:	9301      	str	r3, [sp, #4]
 800e8a2:	2302      	movs	r3, #2
 800e8a4:	9300      	str	r3, [sp, #0]
 800e8a6:	462a      	mov	r2, r5
 800e8a8:	4653      	mov	r3, sl
 800e8aa:	4621      	mov	r1, r4
 800e8ac:	a806      	add	r0, sp, #24
 800e8ae:	f000 f81f 	bl	800e8f0 <__kernel_rem_pio2>
 800e8b2:	9b04      	ldr	r3, [sp, #16]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	4605      	mov	r5, r0
 800e8b8:	f6bf ae53 	bge.w	800e562 <__ieee754_rem_pio2+0x7a>
 800e8bc:	e9d4 2100 	ldrd	r2, r1, [r4]
 800e8c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e8c4:	e9c4 2300 	strd	r2, r3, [r4]
 800e8c8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800e8cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e8d0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800e8d4:	e740      	b.n	800e758 <__ieee754_rem_pio2+0x270>
 800e8d6:	bf00      	nop
 800e8d8:	41700000 	.word	0x41700000
 800e8dc:	0800f23c 	.word	0x0800f23c

0800e8e0 <fabs>:
 800e8e0:	ec51 0b10 	vmov	r0, r1, d0
 800e8e4:	4602      	mov	r2, r0
 800e8e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e8ea:	ec43 2b10 	vmov	d0, r2, r3
 800e8ee:	4770      	bx	lr

0800e8f0 <__kernel_rem_pio2>:
 800e8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8f4:	ed2d 8b02 	vpush	{d8}
 800e8f8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800e8fc:	f112 0f14 	cmn.w	r2, #20
 800e900:	9306      	str	r3, [sp, #24]
 800e902:	9104      	str	r1, [sp, #16]
 800e904:	4bc2      	ldr	r3, [pc, #776]	@ (800ec10 <__kernel_rem_pio2+0x320>)
 800e906:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800e908:	9008      	str	r0, [sp, #32]
 800e90a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e90e:	9300      	str	r3, [sp, #0]
 800e910:	9b06      	ldr	r3, [sp, #24]
 800e912:	f103 33ff 	add.w	r3, r3, #4294967295
 800e916:	bfa8      	it	ge
 800e918:	1ed4      	subge	r4, r2, #3
 800e91a:	9305      	str	r3, [sp, #20]
 800e91c:	bfb2      	itee	lt
 800e91e:	2400      	movlt	r4, #0
 800e920:	2318      	movge	r3, #24
 800e922:	fb94 f4f3 	sdivge	r4, r4, r3
 800e926:	f06f 0317 	mvn.w	r3, #23
 800e92a:	fb04 3303 	mla	r3, r4, r3, r3
 800e92e:	eb03 0b02 	add.w	fp, r3, r2
 800e932:	9b00      	ldr	r3, [sp, #0]
 800e934:	9a05      	ldr	r2, [sp, #20]
 800e936:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800ec00 <__kernel_rem_pio2+0x310>
 800e93a:	eb03 0802 	add.w	r8, r3, r2
 800e93e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800e940:	1aa7      	subs	r7, r4, r2
 800e942:	ae20      	add	r6, sp, #128	@ 0x80
 800e944:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e948:	2500      	movs	r5, #0
 800e94a:	4545      	cmp	r5, r8
 800e94c:	dd12      	ble.n	800e974 <__kernel_rem_pio2+0x84>
 800e94e:	9b06      	ldr	r3, [sp, #24]
 800e950:	aa20      	add	r2, sp, #128	@ 0x80
 800e952:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e956:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800e95a:	2700      	movs	r7, #0
 800e95c:	9b00      	ldr	r3, [sp, #0]
 800e95e:	429f      	cmp	r7, r3
 800e960:	dc2e      	bgt.n	800e9c0 <__kernel_rem_pio2+0xd0>
 800e962:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800ec00 <__kernel_rem_pio2+0x310>
 800e966:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e96a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e96e:	46a8      	mov	r8, r5
 800e970:	2600      	movs	r6, #0
 800e972:	e01b      	b.n	800e9ac <__kernel_rem_pio2+0xbc>
 800e974:	42ef      	cmn	r7, r5
 800e976:	d407      	bmi.n	800e988 <__kernel_rem_pio2+0x98>
 800e978:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e97c:	f7f1 fea0 	bl	80006c0 <__aeabi_i2d>
 800e980:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e984:	3501      	adds	r5, #1
 800e986:	e7e0      	b.n	800e94a <__kernel_rem_pio2+0x5a>
 800e988:	ec51 0b18 	vmov	r0, r1, d8
 800e98c:	e7f8      	b.n	800e980 <__kernel_rem_pio2+0x90>
 800e98e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800e992:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e996:	f7f1 fc17 	bl	80001c8 <__aeabi_dmul>
 800e99a:	4602      	mov	r2, r0
 800e99c:	460b      	mov	r3, r1
 800e99e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9a2:	f7f1 fd41 	bl	8000428 <__adddf3>
 800e9a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e9aa:	3601      	adds	r6, #1
 800e9ac:	9b05      	ldr	r3, [sp, #20]
 800e9ae:	429e      	cmp	r6, r3
 800e9b0:	dded      	ble.n	800e98e <__kernel_rem_pio2+0x9e>
 800e9b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e9b6:	3701      	adds	r7, #1
 800e9b8:	ecaa 7b02 	vstmia	sl!, {d7}
 800e9bc:	3508      	adds	r5, #8
 800e9be:	e7cd      	b.n	800e95c <__kernel_rem_pio2+0x6c>
 800e9c0:	9b00      	ldr	r3, [sp, #0]
 800e9c2:	f8dd 8000 	ldr.w	r8, [sp]
 800e9c6:	aa0c      	add	r2, sp, #48	@ 0x30
 800e9c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e9cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800e9ce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800e9d0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e9d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9d6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800e9da:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e9dc:	ab98      	add	r3, sp, #608	@ 0x260
 800e9de:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e9e2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800e9e6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e9ea:	ac0c      	add	r4, sp, #48	@ 0x30
 800e9ec:	ab70      	add	r3, sp, #448	@ 0x1c0
 800e9ee:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800e9f2:	46a1      	mov	r9, r4
 800e9f4:	46c2      	mov	sl, r8
 800e9f6:	f1ba 0f00 	cmp.w	sl, #0
 800e9fa:	dc77      	bgt.n	800eaec <__kernel_rem_pio2+0x1fc>
 800e9fc:	4658      	mov	r0, fp
 800e9fe:	ed9d 0b02 	vldr	d0, [sp, #8]
 800ea02:	f000 fac5 	bl	800ef90 <scalbn>
 800ea06:	ec57 6b10 	vmov	r6, r7, d0
 800ea0a:	2200      	movs	r2, #0
 800ea0c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800ea10:	4630      	mov	r0, r6
 800ea12:	4639      	mov	r1, r7
 800ea14:	f7f1 fbd8 	bl	80001c8 <__aeabi_dmul>
 800ea18:	ec41 0b10 	vmov	d0, r0, r1
 800ea1c:	f000 fb34 	bl	800f088 <floor>
 800ea20:	4b7c      	ldr	r3, [pc, #496]	@ (800ec14 <__kernel_rem_pio2+0x324>)
 800ea22:	ec51 0b10 	vmov	r0, r1, d0
 800ea26:	2200      	movs	r2, #0
 800ea28:	f7f1 fbce 	bl	80001c8 <__aeabi_dmul>
 800ea2c:	4602      	mov	r2, r0
 800ea2e:	460b      	mov	r3, r1
 800ea30:	4630      	mov	r0, r6
 800ea32:	4639      	mov	r1, r7
 800ea34:	f7f1 fcf6 	bl	8000424 <__aeabi_dsub>
 800ea38:	460f      	mov	r7, r1
 800ea3a:	4606      	mov	r6, r0
 800ea3c:	f7f1 ff32 	bl	80008a4 <__aeabi_d2iz>
 800ea40:	9002      	str	r0, [sp, #8]
 800ea42:	f7f1 fe3d 	bl	80006c0 <__aeabi_i2d>
 800ea46:	4602      	mov	r2, r0
 800ea48:	460b      	mov	r3, r1
 800ea4a:	4630      	mov	r0, r6
 800ea4c:	4639      	mov	r1, r7
 800ea4e:	f7f1 fce9 	bl	8000424 <__aeabi_dsub>
 800ea52:	f1bb 0f00 	cmp.w	fp, #0
 800ea56:	4606      	mov	r6, r0
 800ea58:	460f      	mov	r7, r1
 800ea5a:	dd6c      	ble.n	800eb36 <__kernel_rem_pio2+0x246>
 800ea5c:	f108 31ff 	add.w	r1, r8, #4294967295
 800ea60:	ab0c      	add	r3, sp, #48	@ 0x30
 800ea62:	9d02      	ldr	r5, [sp, #8]
 800ea64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ea68:	f1cb 0018 	rsb	r0, fp, #24
 800ea6c:	fa43 f200 	asr.w	r2, r3, r0
 800ea70:	4415      	add	r5, r2
 800ea72:	4082      	lsls	r2, r0
 800ea74:	1a9b      	subs	r3, r3, r2
 800ea76:	aa0c      	add	r2, sp, #48	@ 0x30
 800ea78:	9502      	str	r5, [sp, #8]
 800ea7a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ea7e:	f1cb 0217 	rsb	r2, fp, #23
 800ea82:	fa43 f902 	asr.w	r9, r3, r2
 800ea86:	f1b9 0f00 	cmp.w	r9, #0
 800ea8a:	dd64      	ble.n	800eb56 <__kernel_rem_pio2+0x266>
 800ea8c:	9b02      	ldr	r3, [sp, #8]
 800ea8e:	2200      	movs	r2, #0
 800ea90:	3301      	adds	r3, #1
 800ea92:	9302      	str	r3, [sp, #8]
 800ea94:	4615      	mov	r5, r2
 800ea96:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800ea9a:	4590      	cmp	r8, r2
 800ea9c:	f300 80a1 	bgt.w	800ebe2 <__kernel_rem_pio2+0x2f2>
 800eaa0:	f1bb 0f00 	cmp.w	fp, #0
 800eaa4:	dd07      	ble.n	800eab6 <__kernel_rem_pio2+0x1c6>
 800eaa6:	f1bb 0f01 	cmp.w	fp, #1
 800eaaa:	f000 80c1 	beq.w	800ec30 <__kernel_rem_pio2+0x340>
 800eaae:	f1bb 0f02 	cmp.w	fp, #2
 800eab2:	f000 80c8 	beq.w	800ec46 <__kernel_rem_pio2+0x356>
 800eab6:	f1b9 0f02 	cmp.w	r9, #2
 800eaba:	d14c      	bne.n	800eb56 <__kernel_rem_pio2+0x266>
 800eabc:	4632      	mov	r2, r6
 800eabe:	463b      	mov	r3, r7
 800eac0:	4955      	ldr	r1, [pc, #340]	@ (800ec18 <__kernel_rem_pio2+0x328>)
 800eac2:	2000      	movs	r0, #0
 800eac4:	f7f1 fcae 	bl	8000424 <__aeabi_dsub>
 800eac8:	4606      	mov	r6, r0
 800eaca:	460f      	mov	r7, r1
 800eacc:	2d00      	cmp	r5, #0
 800eace:	d042      	beq.n	800eb56 <__kernel_rem_pio2+0x266>
 800ead0:	4658      	mov	r0, fp
 800ead2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800ec08 <__kernel_rem_pio2+0x318>
 800ead6:	f000 fa5b 	bl	800ef90 <scalbn>
 800eada:	4630      	mov	r0, r6
 800eadc:	4639      	mov	r1, r7
 800eade:	ec53 2b10 	vmov	r2, r3, d0
 800eae2:	f7f1 fc9f 	bl	8000424 <__aeabi_dsub>
 800eae6:	4606      	mov	r6, r0
 800eae8:	460f      	mov	r7, r1
 800eaea:	e034      	b.n	800eb56 <__kernel_rem_pio2+0x266>
 800eaec:	4b4b      	ldr	r3, [pc, #300]	@ (800ec1c <__kernel_rem_pio2+0x32c>)
 800eaee:	2200      	movs	r2, #0
 800eaf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eaf4:	f7f1 fb68 	bl	80001c8 <__aeabi_dmul>
 800eaf8:	f7f1 fed4 	bl	80008a4 <__aeabi_d2iz>
 800eafc:	f7f1 fde0 	bl	80006c0 <__aeabi_i2d>
 800eb00:	4b47      	ldr	r3, [pc, #284]	@ (800ec20 <__kernel_rem_pio2+0x330>)
 800eb02:	2200      	movs	r2, #0
 800eb04:	4606      	mov	r6, r0
 800eb06:	460f      	mov	r7, r1
 800eb08:	f7f1 fb5e 	bl	80001c8 <__aeabi_dmul>
 800eb0c:	4602      	mov	r2, r0
 800eb0e:	460b      	mov	r3, r1
 800eb10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb14:	f7f1 fc86 	bl	8000424 <__aeabi_dsub>
 800eb18:	f7f1 fec4 	bl	80008a4 <__aeabi_d2iz>
 800eb1c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800eb20:	f849 0b04 	str.w	r0, [r9], #4
 800eb24:	4639      	mov	r1, r7
 800eb26:	4630      	mov	r0, r6
 800eb28:	f7f1 fc7e 	bl	8000428 <__adddf3>
 800eb2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eb30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb34:	e75f      	b.n	800e9f6 <__kernel_rem_pio2+0x106>
 800eb36:	d107      	bne.n	800eb48 <__kernel_rem_pio2+0x258>
 800eb38:	f108 33ff 	add.w	r3, r8, #4294967295
 800eb3c:	aa0c      	add	r2, sp, #48	@ 0x30
 800eb3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb42:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800eb46:	e79e      	b.n	800ea86 <__kernel_rem_pio2+0x196>
 800eb48:	4b36      	ldr	r3, [pc, #216]	@ (800ec24 <__kernel_rem_pio2+0x334>)
 800eb4a:	2200      	movs	r2, #0
 800eb4c:	f7f1 fe96 	bl	800087c <__aeabi_dcmpge>
 800eb50:	2800      	cmp	r0, #0
 800eb52:	d143      	bne.n	800ebdc <__kernel_rem_pio2+0x2ec>
 800eb54:	4681      	mov	r9, r0
 800eb56:	2200      	movs	r2, #0
 800eb58:	2300      	movs	r3, #0
 800eb5a:	4630      	mov	r0, r6
 800eb5c:	4639      	mov	r1, r7
 800eb5e:	f7f1 fe6f 	bl	8000840 <__aeabi_dcmpeq>
 800eb62:	2800      	cmp	r0, #0
 800eb64:	f000 80c1 	beq.w	800ecea <__kernel_rem_pio2+0x3fa>
 800eb68:	f108 33ff 	add.w	r3, r8, #4294967295
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	9900      	ldr	r1, [sp, #0]
 800eb70:	428b      	cmp	r3, r1
 800eb72:	da70      	bge.n	800ec56 <__kernel_rem_pio2+0x366>
 800eb74:	2a00      	cmp	r2, #0
 800eb76:	f000 808b 	beq.w	800ec90 <__kernel_rem_pio2+0x3a0>
 800eb7a:	f108 38ff 	add.w	r8, r8, #4294967295
 800eb7e:	ab0c      	add	r3, sp, #48	@ 0x30
 800eb80:	f1ab 0b18 	sub.w	fp, fp, #24
 800eb84:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d0f6      	beq.n	800eb7a <__kernel_rem_pio2+0x28a>
 800eb8c:	4658      	mov	r0, fp
 800eb8e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800ec08 <__kernel_rem_pio2+0x318>
 800eb92:	f000 f9fd 	bl	800ef90 <scalbn>
 800eb96:	f108 0301 	add.w	r3, r8, #1
 800eb9a:	00da      	lsls	r2, r3, #3
 800eb9c:	9205      	str	r2, [sp, #20]
 800eb9e:	ec55 4b10 	vmov	r4, r5, d0
 800eba2:	aa70      	add	r2, sp, #448	@ 0x1c0
 800eba4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800ec1c <__kernel_rem_pio2+0x32c>
 800eba8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800ebac:	4646      	mov	r6, r8
 800ebae:	f04f 0a00 	mov.w	sl, #0
 800ebb2:	2e00      	cmp	r6, #0
 800ebb4:	f280 80d1 	bge.w	800ed5a <__kernel_rem_pio2+0x46a>
 800ebb8:	4644      	mov	r4, r8
 800ebba:	2c00      	cmp	r4, #0
 800ebbc:	f2c0 80ff 	blt.w	800edbe <__kernel_rem_pio2+0x4ce>
 800ebc0:	4b19      	ldr	r3, [pc, #100]	@ (800ec28 <__kernel_rem_pio2+0x338>)
 800ebc2:	461f      	mov	r7, r3
 800ebc4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ebc6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ebca:	9306      	str	r3, [sp, #24]
 800ebcc:	f04f 0a00 	mov.w	sl, #0
 800ebd0:	f04f 0b00 	mov.w	fp, #0
 800ebd4:	2600      	movs	r6, #0
 800ebd6:	eba8 0504 	sub.w	r5, r8, r4
 800ebda:	e0e4      	b.n	800eda6 <__kernel_rem_pio2+0x4b6>
 800ebdc:	f04f 0902 	mov.w	r9, #2
 800ebe0:	e754      	b.n	800ea8c <__kernel_rem_pio2+0x19c>
 800ebe2:	f854 3b04 	ldr.w	r3, [r4], #4
 800ebe6:	bb0d      	cbnz	r5, 800ec2c <__kernel_rem_pio2+0x33c>
 800ebe8:	b123      	cbz	r3, 800ebf4 <__kernel_rem_pio2+0x304>
 800ebea:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800ebee:	f844 3c04 	str.w	r3, [r4, #-4]
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	3201      	adds	r2, #1
 800ebf6:	461d      	mov	r5, r3
 800ebf8:	e74f      	b.n	800ea9a <__kernel_rem_pio2+0x1aa>
 800ebfa:	bf00      	nop
 800ebfc:	f3af 8000 	nop.w
	...
 800ec0c:	3ff00000 	.word	0x3ff00000
 800ec10:	0800f388 	.word	0x0800f388
 800ec14:	40200000 	.word	0x40200000
 800ec18:	3ff00000 	.word	0x3ff00000
 800ec1c:	3e700000 	.word	0x3e700000
 800ec20:	41700000 	.word	0x41700000
 800ec24:	3fe00000 	.word	0x3fe00000
 800ec28:	0800f348 	.word	0x0800f348
 800ec2c:	1acb      	subs	r3, r1, r3
 800ec2e:	e7de      	b.n	800ebee <__kernel_rem_pio2+0x2fe>
 800ec30:	f108 32ff 	add.w	r2, r8, #4294967295
 800ec34:	ab0c      	add	r3, sp, #48	@ 0x30
 800ec36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec3a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ec3e:	a90c      	add	r1, sp, #48	@ 0x30
 800ec40:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ec44:	e737      	b.n	800eab6 <__kernel_rem_pio2+0x1c6>
 800ec46:	f108 32ff 	add.w	r2, r8, #4294967295
 800ec4a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ec4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec50:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ec54:	e7f3      	b.n	800ec3e <__kernel_rem_pio2+0x34e>
 800ec56:	a90c      	add	r1, sp, #48	@ 0x30
 800ec58:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ec5c:	3b01      	subs	r3, #1
 800ec5e:	430a      	orrs	r2, r1
 800ec60:	e785      	b.n	800eb6e <__kernel_rem_pio2+0x27e>
 800ec62:	3401      	adds	r4, #1
 800ec64:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ec68:	2a00      	cmp	r2, #0
 800ec6a:	d0fa      	beq.n	800ec62 <__kernel_rem_pio2+0x372>
 800ec6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec6e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ec72:	eb0d 0503 	add.w	r5, sp, r3
 800ec76:	9b06      	ldr	r3, [sp, #24]
 800ec78:	aa20      	add	r2, sp, #128	@ 0x80
 800ec7a:	4443      	add	r3, r8
 800ec7c:	f108 0701 	add.w	r7, r8, #1
 800ec80:	3d98      	subs	r5, #152	@ 0x98
 800ec82:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800ec86:	4444      	add	r4, r8
 800ec88:	42bc      	cmp	r4, r7
 800ec8a:	da04      	bge.n	800ec96 <__kernel_rem_pio2+0x3a6>
 800ec8c:	46a0      	mov	r8, r4
 800ec8e:	e6a2      	b.n	800e9d6 <__kernel_rem_pio2+0xe6>
 800ec90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec92:	2401      	movs	r4, #1
 800ec94:	e7e6      	b.n	800ec64 <__kernel_rem_pio2+0x374>
 800ec96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec98:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800ec9c:	f7f1 fd10 	bl	80006c0 <__aeabi_i2d>
 800eca0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800ef60 <__kernel_rem_pio2+0x670>
 800eca4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800eca8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ecac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ecb0:	46b2      	mov	sl, r6
 800ecb2:	f04f 0800 	mov.w	r8, #0
 800ecb6:	9b05      	ldr	r3, [sp, #20]
 800ecb8:	4598      	cmp	r8, r3
 800ecba:	dd05      	ble.n	800ecc8 <__kernel_rem_pio2+0x3d8>
 800ecbc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ecc0:	3701      	adds	r7, #1
 800ecc2:	eca5 7b02 	vstmia	r5!, {d7}
 800ecc6:	e7df      	b.n	800ec88 <__kernel_rem_pio2+0x398>
 800ecc8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800eccc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ecd0:	f7f1 fa7a 	bl	80001c8 <__aeabi_dmul>
 800ecd4:	4602      	mov	r2, r0
 800ecd6:	460b      	mov	r3, r1
 800ecd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ecdc:	f7f1 fba4 	bl	8000428 <__adddf3>
 800ece0:	f108 0801 	add.w	r8, r8, #1
 800ece4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ece8:	e7e5      	b.n	800ecb6 <__kernel_rem_pio2+0x3c6>
 800ecea:	f1cb 0000 	rsb	r0, fp, #0
 800ecee:	ec47 6b10 	vmov	d0, r6, r7
 800ecf2:	f000 f94d 	bl	800ef90 <scalbn>
 800ecf6:	ec55 4b10 	vmov	r4, r5, d0
 800ecfa:	4b9b      	ldr	r3, [pc, #620]	@ (800ef68 <__kernel_rem_pio2+0x678>)
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	4620      	mov	r0, r4
 800ed00:	4629      	mov	r1, r5
 800ed02:	f7f1 fdbb 	bl	800087c <__aeabi_dcmpge>
 800ed06:	b300      	cbz	r0, 800ed4a <__kernel_rem_pio2+0x45a>
 800ed08:	4b98      	ldr	r3, [pc, #608]	@ (800ef6c <__kernel_rem_pio2+0x67c>)
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	4620      	mov	r0, r4
 800ed0e:	4629      	mov	r1, r5
 800ed10:	f7f1 fa5a 	bl	80001c8 <__aeabi_dmul>
 800ed14:	f7f1 fdc6 	bl	80008a4 <__aeabi_d2iz>
 800ed18:	4606      	mov	r6, r0
 800ed1a:	f7f1 fcd1 	bl	80006c0 <__aeabi_i2d>
 800ed1e:	4b92      	ldr	r3, [pc, #584]	@ (800ef68 <__kernel_rem_pio2+0x678>)
 800ed20:	2200      	movs	r2, #0
 800ed22:	f7f1 fa51 	bl	80001c8 <__aeabi_dmul>
 800ed26:	460b      	mov	r3, r1
 800ed28:	4602      	mov	r2, r0
 800ed2a:	4629      	mov	r1, r5
 800ed2c:	4620      	mov	r0, r4
 800ed2e:	f7f1 fb79 	bl	8000424 <__aeabi_dsub>
 800ed32:	f7f1 fdb7 	bl	80008a4 <__aeabi_d2iz>
 800ed36:	ab0c      	add	r3, sp, #48	@ 0x30
 800ed38:	f10b 0b18 	add.w	fp, fp, #24
 800ed3c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ed40:	f108 0801 	add.w	r8, r8, #1
 800ed44:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800ed48:	e720      	b.n	800eb8c <__kernel_rem_pio2+0x29c>
 800ed4a:	4620      	mov	r0, r4
 800ed4c:	4629      	mov	r1, r5
 800ed4e:	f7f1 fda9 	bl	80008a4 <__aeabi_d2iz>
 800ed52:	ab0c      	add	r3, sp, #48	@ 0x30
 800ed54:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ed58:	e718      	b.n	800eb8c <__kernel_rem_pio2+0x29c>
 800ed5a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ed5c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ed60:	f7f1 fcae 	bl	80006c0 <__aeabi_i2d>
 800ed64:	4622      	mov	r2, r4
 800ed66:	462b      	mov	r3, r5
 800ed68:	f7f1 fa2e 	bl	80001c8 <__aeabi_dmul>
 800ed6c:	4652      	mov	r2, sl
 800ed6e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800ed72:	465b      	mov	r3, fp
 800ed74:	4620      	mov	r0, r4
 800ed76:	4629      	mov	r1, r5
 800ed78:	f7f1 fa26 	bl	80001c8 <__aeabi_dmul>
 800ed7c:	3e01      	subs	r6, #1
 800ed7e:	4604      	mov	r4, r0
 800ed80:	460d      	mov	r5, r1
 800ed82:	e716      	b.n	800ebb2 <__kernel_rem_pio2+0x2c2>
 800ed84:	9906      	ldr	r1, [sp, #24]
 800ed86:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800ed8a:	9106      	str	r1, [sp, #24]
 800ed8c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800ed90:	f7f1 fa1a 	bl	80001c8 <__aeabi_dmul>
 800ed94:	4602      	mov	r2, r0
 800ed96:	460b      	mov	r3, r1
 800ed98:	4650      	mov	r0, sl
 800ed9a:	4659      	mov	r1, fp
 800ed9c:	f7f1 fb44 	bl	8000428 <__adddf3>
 800eda0:	3601      	adds	r6, #1
 800eda2:	4682      	mov	sl, r0
 800eda4:	468b      	mov	fp, r1
 800eda6:	9b00      	ldr	r3, [sp, #0]
 800eda8:	429e      	cmp	r6, r3
 800edaa:	dc01      	bgt.n	800edb0 <__kernel_rem_pio2+0x4c0>
 800edac:	42ae      	cmp	r6, r5
 800edae:	dde9      	ble.n	800ed84 <__kernel_rem_pio2+0x494>
 800edb0:	ab48      	add	r3, sp, #288	@ 0x120
 800edb2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800edb6:	e9c5 ab00 	strd	sl, fp, [r5]
 800edba:	3c01      	subs	r4, #1
 800edbc:	e6fd      	b.n	800ebba <__kernel_rem_pio2+0x2ca>
 800edbe:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800edc0:	2b02      	cmp	r3, #2
 800edc2:	dc0b      	bgt.n	800eddc <__kernel_rem_pio2+0x4ec>
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	dc35      	bgt.n	800ee34 <__kernel_rem_pio2+0x544>
 800edc8:	d059      	beq.n	800ee7e <__kernel_rem_pio2+0x58e>
 800edca:	9b02      	ldr	r3, [sp, #8]
 800edcc:	f003 0007 	and.w	r0, r3, #7
 800edd0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800edd4:	ecbd 8b02 	vpop	{d8}
 800edd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eddc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800edde:	2b03      	cmp	r3, #3
 800ede0:	d1f3      	bne.n	800edca <__kernel_rem_pio2+0x4da>
 800ede2:	9b05      	ldr	r3, [sp, #20]
 800ede4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ede8:	eb0d 0403 	add.w	r4, sp, r3
 800edec:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800edf0:	4625      	mov	r5, r4
 800edf2:	46c2      	mov	sl, r8
 800edf4:	f1ba 0f00 	cmp.w	sl, #0
 800edf8:	dc69      	bgt.n	800eece <__kernel_rem_pio2+0x5de>
 800edfa:	4645      	mov	r5, r8
 800edfc:	2d01      	cmp	r5, #1
 800edfe:	f300 8087 	bgt.w	800ef10 <__kernel_rem_pio2+0x620>
 800ee02:	9c05      	ldr	r4, [sp, #20]
 800ee04:	ab48      	add	r3, sp, #288	@ 0x120
 800ee06:	441c      	add	r4, r3
 800ee08:	2000      	movs	r0, #0
 800ee0a:	2100      	movs	r1, #0
 800ee0c:	f1b8 0f01 	cmp.w	r8, #1
 800ee10:	f300 809c 	bgt.w	800ef4c <__kernel_rem_pio2+0x65c>
 800ee14:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800ee18:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800ee1c:	f1b9 0f00 	cmp.w	r9, #0
 800ee20:	f040 80a6 	bne.w	800ef70 <__kernel_rem_pio2+0x680>
 800ee24:	9b04      	ldr	r3, [sp, #16]
 800ee26:	e9c3 5600 	strd	r5, r6, [r3]
 800ee2a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800ee2e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ee32:	e7ca      	b.n	800edca <__kernel_rem_pio2+0x4da>
 800ee34:	9d05      	ldr	r5, [sp, #20]
 800ee36:	ab48      	add	r3, sp, #288	@ 0x120
 800ee38:	441d      	add	r5, r3
 800ee3a:	4644      	mov	r4, r8
 800ee3c:	2000      	movs	r0, #0
 800ee3e:	2100      	movs	r1, #0
 800ee40:	2c00      	cmp	r4, #0
 800ee42:	da35      	bge.n	800eeb0 <__kernel_rem_pio2+0x5c0>
 800ee44:	f1b9 0f00 	cmp.w	r9, #0
 800ee48:	d038      	beq.n	800eebc <__kernel_rem_pio2+0x5cc>
 800ee4a:	4602      	mov	r2, r0
 800ee4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ee50:	9c04      	ldr	r4, [sp, #16]
 800ee52:	e9c4 2300 	strd	r2, r3, [r4]
 800ee56:	4602      	mov	r2, r0
 800ee58:	460b      	mov	r3, r1
 800ee5a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800ee5e:	f7f1 fae1 	bl	8000424 <__aeabi_dsub>
 800ee62:	ad4a      	add	r5, sp, #296	@ 0x128
 800ee64:	2401      	movs	r4, #1
 800ee66:	45a0      	cmp	r8, r4
 800ee68:	da2b      	bge.n	800eec2 <__kernel_rem_pio2+0x5d2>
 800ee6a:	f1b9 0f00 	cmp.w	r9, #0
 800ee6e:	d002      	beq.n	800ee76 <__kernel_rem_pio2+0x586>
 800ee70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ee74:	4619      	mov	r1, r3
 800ee76:	9b04      	ldr	r3, [sp, #16]
 800ee78:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ee7c:	e7a5      	b.n	800edca <__kernel_rem_pio2+0x4da>
 800ee7e:	9c05      	ldr	r4, [sp, #20]
 800ee80:	ab48      	add	r3, sp, #288	@ 0x120
 800ee82:	441c      	add	r4, r3
 800ee84:	2000      	movs	r0, #0
 800ee86:	2100      	movs	r1, #0
 800ee88:	f1b8 0f00 	cmp.w	r8, #0
 800ee8c:	da09      	bge.n	800eea2 <__kernel_rem_pio2+0x5b2>
 800ee8e:	f1b9 0f00 	cmp.w	r9, #0
 800ee92:	d002      	beq.n	800ee9a <__kernel_rem_pio2+0x5aa>
 800ee94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ee98:	4619      	mov	r1, r3
 800ee9a:	9b04      	ldr	r3, [sp, #16]
 800ee9c:	e9c3 0100 	strd	r0, r1, [r3]
 800eea0:	e793      	b.n	800edca <__kernel_rem_pio2+0x4da>
 800eea2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800eea6:	f7f1 fabf 	bl	8000428 <__adddf3>
 800eeaa:	f108 38ff 	add.w	r8, r8, #4294967295
 800eeae:	e7eb      	b.n	800ee88 <__kernel_rem_pio2+0x598>
 800eeb0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800eeb4:	f7f1 fab8 	bl	8000428 <__adddf3>
 800eeb8:	3c01      	subs	r4, #1
 800eeba:	e7c1      	b.n	800ee40 <__kernel_rem_pio2+0x550>
 800eebc:	4602      	mov	r2, r0
 800eebe:	460b      	mov	r3, r1
 800eec0:	e7c6      	b.n	800ee50 <__kernel_rem_pio2+0x560>
 800eec2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800eec6:	f7f1 faaf 	bl	8000428 <__adddf3>
 800eeca:	3401      	adds	r4, #1
 800eecc:	e7cb      	b.n	800ee66 <__kernel_rem_pio2+0x576>
 800eece:	ed35 7b02 	vldmdb	r5!, {d7}
 800eed2:	ed8d 7b00 	vstr	d7, [sp]
 800eed6:	ed95 7b02 	vldr	d7, [r5, #8]
 800eeda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eede:	ec53 2b17 	vmov	r2, r3, d7
 800eee2:	ed8d 7b06 	vstr	d7, [sp, #24]
 800eee6:	f7f1 fa9f 	bl	8000428 <__adddf3>
 800eeea:	4602      	mov	r2, r0
 800eeec:	460b      	mov	r3, r1
 800eeee:	4606      	mov	r6, r0
 800eef0:	460f      	mov	r7, r1
 800eef2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eef6:	f7f1 fa95 	bl	8000424 <__aeabi_dsub>
 800eefa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800eefe:	f7f1 fa93 	bl	8000428 <__adddf3>
 800ef02:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ef06:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800ef0a:	e9c5 6700 	strd	r6, r7, [r5]
 800ef0e:	e771      	b.n	800edf4 <__kernel_rem_pio2+0x504>
 800ef10:	ed34 7b02 	vldmdb	r4!, {d7}
 800ef14:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800ef18:	ec51 0b17 	vmov	r0, r1, d7
 800ef1c:	4652      	mov	r2, sl
 800ef1e:	465b      	mov	r3, fp
 800ef20:	ed8d 7b00 	vstr	d7, [sp]
 800ef24:	f7f1 fa80 	bl	8000428 <__adddf3>
 800ef28:	4602      	mov	r2, r0
 800ef2a:	460b      	mov	r3, r1
 800ef2c:	4606      	mov	r6, r0
 800ef2e:	460f      	mov	r7, r1
 800ef30:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ef34:	f7f1 fa76 	bl	8000424 <__aeabi_dsub>
 800ef38:	4652      	mov	r2, sl
 800ef3a:	465b      	mov	r3, fp
 800ef3c:	f7f1 fa74 	bl	8000428 <__adddf3>
 800ef40:	3d01      	subs	r5, #1
 800ef42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ef46:	e9c4 6700 	strd	r6, r7, [r4]
 800ef4a:	e757      	b.n	800edfc <__kernel_rem_pio2+0x50c>
 800ef4c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ef50:	f7f1 fa6a 	bl	8000428 <__adddf3>
 800ef54:	f108 38ff 	add.w	r8, r8, #4294967295
 800ef58:	e758      	b.n	800ee0c <__kernel_rem_pio2+0x51c>
 800ef5a:	bf00      	nop
 800ef5c:	f3af 8000 	nop.w
	...
 800ef68:	41700000 	.word	0x41700000
 800ef6c:	3e700000 	.word	0x3e700000
 800ef70:	9b04      	ldr	r3, [sp, #16]
 800ef72:	9a04      	ldr	r2, [sp, #16]
 800ef74:	601d      	str	r5, [r3, #0]
 800ef76:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800ef7a:	605c      	str	r4, [r3, #4]
 800ef7c:	609f      	str	r7, [r3, #8]
 800ef7e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800ef82:	60d3      	str	r3, [r2, #12]
 800ef84:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ef88:	6110      	str	r0, [r2, #16]
 800ef8a:	6153      	str	r3, [r2, #20]
 800ef8c:	e71d      	b.n	800edca <__kernel_rem_pio2+0x4da>
 800ef8e:	bf00      	nop

0800ef90 <scalbn>:
 800ef90:	b570      	push	{r4, r5, r6, lr}
 800ef92:	ec55 4b10 	vmov	r4, r5, d0
 800ef96:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ef9a:	4606      	mov	r6, r0
 800ef9c:	462b      	mov	r3, r5
 800ef9e:	b991      	cbnz	r1, 800efc6 <scalbn+0x36>
 800efa0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800efa4:	4323      	orrs	r3, r4
 800efa6:	d03b      	beq.n	800f020 <scalbn+0x90>
 800efa8:	4b33      	ldr	r3, [pc, #204]	@ (800f078 <scalbn+0xe8>)
 800efaa:	4620      	mov	r0, r4
 800efac:	4629      	mov	r1, r5
 800efae:	2200      	movs	r2, #0
 800efb0:	f7f1 f90a 	bl	80001c8 <__aeabi_dmul>
 800efb4:	4b31      	ldr	r3, [pc, #196]	@ (800f07c <scalbn+0xec>)
 800efb6:	429e      	cmp	r6, r3
 800efb8:	4604      	mov	r4, r0
 800efba:	460d      	mov	r5, r1
 800efbc:	da0f      	bge.n	800efde <scalbn+0x4e>
 800efbe:	a326      	add	r3, pc, #152	@ (adr r3, 800f058 <scalbn+0xc8>)
 800efc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc4:	e01e      	b.n	800f004 <scalbn+0x74>
 800efc6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800efca:	4291      	cmp	r1, r2
 800efcc:	d10b      	bne.n	800efe6 <scalbn+0x56>
 800efce:	4622      	mov	r2, r4
 800efd0:	4620      	mov	r0, r4
 800efd2:	4629      	mov	r1, r5
 800efd4:	f7f1 fa28 	bl	8000428 <__adddf3>
 800efd8:	4604      	mov	r4, r0
 800efda:	460d      	mov	r5, r1
 800efdc:	e020      	b.n	800f020 <scalbn+0x90>
 800efde:	460b      	mov	r3, r1
 800efe0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800efe4:	3936      	subs	r1, #54	@ 0x36
 800efe6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800efea:	4296      	cmp	r6, r2
 800efec:	dd0d      	ble.n	800f00a <scalbn+0x7a>
 800efee:	2d00      	cmp	r5, #0
 800eff0:	a11b      	add	r1, pc, #108	@ (adr r1, 800f060 <scalbn+0xd0>)
 800eff2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eff6:	da02      	bge.n	800effe <scalbn+0x6e>
 800eff8:	a11b      	add	r1, pc, #108	@ (adr r1, 800f068 <scalbn+0xd8>)
 800effa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800effe:	a318      	add	r3, pc, #96	@ (adr r3, 800f060 <scalbn+0xd0>)
 800f000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f004:	f7f1 f8e0 	bl	80001c8 <__aeabi_dmul>
 800f008:	e7e6      	b.n	800efd8 <scalbn+0x48>
 800f00a:	1872      	adds	r2, r6, r1
 800f00c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800f010:	428a      	cmp	r2, r1
 800f012:	dcec      	bgt.n	800efee <scalbn+0x5e>
 800f014:	2a00      	cmp	r2, #0
 800f016:	dd06      	ble.n	800f026 <scalbn+0x96>
 800f018:	f36f 531e 	bfc	r3, #20, #11
 800f01c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f020:	ec45 4b10 	vmov	d0, r4, r5
 800f024:	bd70      	pop	{r4, r5, r6, pc}
 800f026:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800f02a:	da08      	bge.n	800f03e <scalbn+0xae>
 800f02c:	2d00      	cmp	r5, #0
 800f02e:	a10a      	add	r1, pc, #40	@ (adr r1, 800f058 <scalbn+0xc8>)
 800f030:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f034:	dac3      	bge.n	800efbe <scalbn+0x2e>
 800f036:	a10e      	add	r1, pc, #56	@ (adr r1, 800f070 <scalbn+0xe0>)
 800f038:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f03c:	e7bf      	b.n	800efbe <scalbn+0x2e>
 800f03e:	3236      	adds	r2, #54	@ 0x36
 800f040:	f36f 531e 	bfc	r3, #20, #11
 800f044:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f048:	4620      	mov	r0, r4
 800f04a:	4b0d      	ldr	r3, [pc, #52]	@ (800f080 <scalbn+0xf0>)
 800f04c:	4629      	mov	r1, r5
 800f04e:	2200      	movs	r2, #0
 800f050:	e7d8      	b.n	800f004 <scalbn+0x74>
 800f052:	bf00      	nop
 800f054:	f3af 8000 	nop.w
 800f058:	c2f8f359 	.word	0xc2f8f359
 800f05c:	01a56e1f 	.word	0x01a56e1f
 800f060:	8800759c 	.word	0x8800759c
 800f064:	7e37e43c 	.word	0x7e37e43c
 800f068:	8800759c 	.word	0x8800759c
 800f06c:	fe37e43c 	.word	0xfe37e43c
 800f070:	c2f8f359 	.word	0xc2f8f359
 800f074:	81a56e1f 	.word	0x81a56e1f
 800f078:	43500000 	.word	0x43500000
 800f07c:	ffff3cb0 	.word	0xffff3cb0
 800f080:	3c900000 	.word	0x3c900000
 800f084:	00000000 	.word	0x00000000

0800f088 <floor>:
 800f088:	ec51 0b10 	vmov	r0, r1, d0
 800f08c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f094:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800f098:	2e13      	cmp	r6, #19
 800f09a:	460c      	mov	r4, r1
 800f09c:	4605      	mov	r5, r0
 800f09e:	4680      	mov	r8, r0
 800f0a0:	dc34      	bgt.n	800f10c <floor+0x84>
 800f0a2:	2e00      	cmp	r6, #0
 800f0a4:	da17      	bge.n	800f0d6 <floor+0x4e>
 800f0a6:	a332      	add	r3, pc, #200	@ (adr r3, 800f170 <floor+0xe8>)
 800f0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ac:	f7f1 f9bc 	bl	8000428 <__adddf3>
 800f0b0:	2200      	movs	r2, #0
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	f7f1 fbec 	bl	8000890 <__aeabi_dcmpgt>
 800f0b8:	b150      	cbz	r0, 800f0d0 <floor+0x48>
 800f0ba:	2c00      	cmp	r4, #0
 800f0bc:	da55      	bge.n	800f16a <floor+0xe2>
 800f0be:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800f0c2:	432c      	orrs	r4, r5
 800f0c4:	2500      	movs	r5, #0
 800f0c6:	42ac      	cmp	r4, r5
 800f0c8:	4c2b      	ldr	r4, [pc, #172]	@ (800f178 <floor+0xf0>)
 800f0ca:	bf08      	it	eq
 800f0cc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800f0d0:	4621      	mov	r1, r4
 800f0d2:	4628      	mov	r0, r5
 800f0d4:	e023      	b.n	800f11e <floor+0x96>
 800f0d6:	4f29      	ldr	r7, [pc, #164]	@ (800f17c <floor+0xf4>)
 800f0d8:	4137      	asrs	r7, r6
 800f0da:	ea01 0307 	and.w	r3, r1, r7
 800f0de:	4303      	orrs	r3, r0
 800f0e0:	d01d      	beq.n	800f11e <floor+0x96>
 800f0e2:	a323      	add	r3, pc, #140	@ (adr r3, 800f170 <floor+0xe8>)
 800f0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0e8:	f7f1 f99e 	bl	8000428 <__adddf3>
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	2300      	movs	r3, #0
 800f0f0:	f7f1 fbce 	bl	8000890 <__aeabi_dcmpgt>
 800f0f4:	2800      	cmp	r0, #0
 800f0f6:	d0eb      	beq.n	800f0d0 <floor+0x48>
 800f0f8:	2c00      	cmp	r4, #0
 800f0fa:	bfbe      	ittt	lt
 800f0fc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800f100:	4133      	asrlt	r3, r6
 800f102:	18e4      	addlt	r4, r4, r3
 800f104:	ea24 0407 	bic.w	r4, r4, r7
 800f108:	2500      	movs	r5, #0
 800f10a:	e7e1      	b.n	800f0d0 <floor+0x48>
 800f10c:	2e33      	cmp	r6, #51	@ 0x33
 800f10e:	dd0a      	ble.n	800f126 <floor+0x9e>
 800f110:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800f114:	d103      	bne.n	800f11e <floor+0x96>
 800f116:	4602      	mov	r2, r0
 800f118:	460b      	mov	r3, r1
 800f11a:	f7f1 f985 	bl	8000428 <__adddf3>
 800f11e:	ec41 0b10 	vmov	d0, r0, r1
 800f122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f126:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800f12a:	f04f 37ff 	mov.w	r7, #4294967295
 800f12e:	40df      	lsrs	r7, r3
 800f130:	4207      	tst	r7, r0
 800f132:	d0f4      	beq.n	800f11e <floor+0x96>
 800f134:	a30e      	add	r3, pc, #56	@ (adr r3, 800f170 <floor+0xe8>)
 800f136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f13a:	f7f1 f975 	bl	8000428 <__adddf3>
 800f13e:	2200      	movs	r2, #0
 800f140:	2300      	movs	r3, #0
 800f142:	f7f1 fba5 	bl	8000890 <__aeabi_dcmpgt>
 800f146:	2800      	cmp	r0, #0
 800f148:	d0c2      	beq.n	800f0d0 <floor+0x48>
 800f14a:	2c00      	cmp	r4, #0
 800f14c:	da0a      	bge.n	800f164 <floor+0xdc>
 800f14e:	2e14      	cmp	r6, #20
 800f150:	d101      	bne.n	800f156 <floor+0xce>
 800f152:	3401      	adds	r4, #1
 800f154:	e006      	b.n	800f164 <floor+0xdc>
 800f156:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800f15a:	2301      	movs	r3, #1
 800f15c:	40b3      	lsls	r3, r6
 800f15e:	441d      	add	r5, r3
 800f160:	4545      	cmp	r5, r8
 800f162:	d3f6      	bcc.n	800f152 <floor+0xca>
 800f164:	ea25 0507 	bic.w	r5, r5, r7
 800f168:	e7b2      	b.n	800f0d0 <floor+0x48>
 800f16a:	2500      	movs	r5, #0
 800f16c:	462c      	mov	r4, r5
 800f16e:	e7af      	b.n	800f0d0 <floor+0x48>
 800f170:	8800759c 	.word	0x8800759c
 800f174:	7e37e43c 	.word	0x7e37e43c
 800f178:	bff00000 	.word	0xbff00000
 800f17c:	000fffff 	.word	0x000fffff

0800f180 <_init>:
 800f180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f182:	bf00      	nop
 800f184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f186:	bc08      	pop	{r3}
 800f188:	469e      	mov	lr, r3
 800f18a:	4770      	bx	lr

0800f18c <_fini>:
 800f18c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f18e:	bf00      	nop
 800f190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f192:	bc08      	pop	{r3}
 800f194:	469e      	mov	lr, r3
 800f196:	4770      	bx	lr
