-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_g_kernel_ap_uint_10_5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of ISPPipeline_accel_g_kernel_ap_uint_10_5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";

attribute shreg_extract : string;
    signal ret_V_fu_182_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_reg_307 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sub_ln61_fu_200_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln61_reg_312 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_reg_317 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln64_1_reg_322 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln64_2_reg_327 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln232_18_fu_104_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln232_fu_100_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_43_fu_108_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1541_fu_118_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1541_22_fu_122_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1541_fu_126_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1541_23_fu_132_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln232_19_fu_114_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_44_fu_136_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln232_21_fu_150_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln232_20_fu_146_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_45_fu_154_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1541_24_fu_164_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1541_25_fu_168_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1541_15_fu_172_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1541_26_fu_178_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln232_22_fu_160_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln61_1_fu_188_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln61_1_fu_196_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1542_fu_142_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln_fu_206_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln64_fu_217_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln61_fu_213_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln64_fu_220_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln64_fu_234_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln64_1_fu_260_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln64_fu_263_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln64_2_fu_273_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln64_1_fu_267_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln64_1_fu_276_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_fu_280_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_46_fu_291_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln61_fu_287_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln65_fu_299_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal p_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read1_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read2_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read3_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read4_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read5_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read6_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read7_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read8_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (12 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= select_ln65_fu_299_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                p_read1_int_reg <= p_read1;
                p_read2_int_reg <= p_read2;
                p_read3_int_reg <= p_read3;
                p_read4_int_reg <= p_read4;
                p_read5_int_reg <= p_read5;
                p_read6_int_reg <= p_read6;
                p_read7_int_reg <= p_read7;
                p_read8_int_reg <= p_read8;
                p_read_int_reg <= p_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                ret_V_reg_307 <= ret_V_fu_182_p2;
                sub_ln61_reg_312 <= sub_ln61_fu_200_p2;
                tmp_reg_317 <= add_ln64_fu_220_p2(14 downto 14);
                trunc_ln64_1_reg_322 <= sub_ln64_fu_234_p2(14 downto 3);
                trunc_ln64_2_reg_327 <= add_ln64_fu_220_p2(14 downto 3);
            end if;
        end if;
    end process;
    add_ln1541_15_fu_172_p2 <= std_logic_vector(unsigned(zext_ln1541_24_fu_164_p1) + unsigned(zext_ln1541_25_fu_168_p1));
    add_ln1541_fu_126_p2 <= std_logic_vector(unsigned(zext_ln1541_fu_118_p1) + unsigned(zext_ln1541_22_fu_122_p1));
    add_ln64_fu_220_p2 <= std_logic_vector(signed(sext_ln64_fu_217_p1) + signed(zext_ln61_fu_213_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(select_ln65_fu_299_p3, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= select_ln65_fu_299_p3;
        else 
            ap_return <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    res_fu_280_p3 <= 
        sub_ln64_1_fu_267_p2 when (tmp_reg_317(0) = '1') else 
        zext_ln64_1_fu_276_p1;
    ret_V_43_fu_108_p2 <= std_logic_vector(unsigned(zext_ln232_18_fu_104_p1) + unsigned(zext_ln232_fu_100_p1));
    ret_V_44_fu_136_p2 <= std_logic_vector(unsigned(zext_ln1541_23_fu_132_p1) + unsigned(zext_ln232_19_fu_114_p1));
    ret_V_45_fu_154_p2 <= std_logic_vector(unsigned(zext_ln232_21_fu_150_p1) + unsigned(zext_ln232_20_fu_146_p1));
    ret_V_fu_182_p2 <= std_logic_vector(unsigned(zext_ln1541_26_fu_178_p1) + unsigned(zext_ln232_22_fu_160_p1));
    select_ln65_fu_299_p3 <= 
        ap_const_lv13_0 when (tmp_46_fu_291_p3(0) = '1') else 
        trunc_ln61_fu_287_p1;
        sext_ln64_1_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln64_1_reg_322),13));

        sext_ln64_2_fu_273_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln64_2_reg_327),13));

        sext_ln64_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln61_reg_312),15));

    shl_ln61_1_fu_188_p3 <= (p_read4_int_reg & ap_const_lv2_0);
    shl_ln_fu_206_p3 <= (ret_V_reg_307 & ap_const_lv1_0);
    sub_ln61_fu_200_p2 <= std_logic_vector(unsigned(zext_ln61_1_fu_196_p1) - unsigned(zext_ln1542_fu_142_p1));
    sub_ln64_1_fu_267_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(zext_ln64_fu_263_p1));
    sub_ln64_fu_234_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(add_ln64_fu_220_p2));
    tmp_46_fu_291_p3 <= res_fu_280_p3(13 downto 13);
    trunc_ln61_fu_287_p1 <= res_fu_280_p3(13 - 1 downto 0);
    zext_ln1541_22_fu_122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read8_int_reg),11));
    zext_ln1541_23_fu_132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1541_fu_126_p2),12));
    zext_ln1541_24_fu_164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read5_int_reg),11));
    zext_ln1541_25_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read7_int_reg),11));
    zext_ln1541_26_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1541_15_fu_172_p2),12));
    zext_ln1541_fu_118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read6_int_reg),11));
    zext_ln1542_fu_142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_44_fu_136_p2),13));
    zext_ln232_18_fu_104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read2_int_reg),11));
    zext_ln232_19_fu_114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_43_fu_108_p2),12));
    zext_ln232_20_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read1_int_reg),11));
    zext_ln232_21_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read3_int_reg),11));
    zext_ln232_22_fu_160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_45_fu_154_p2),12));
    zext_ln232_fu_100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read_int_reg),11));
    zext_ln61_1_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln61_1_fu_188_p3),13));
    zext_ln61_fu_213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_206_p3),15));
    zext_ln64_1_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln64_2_fu_273_p1),14));
    zext_ln64_fu_263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln64_1_fu_260_p1),14));
end behav;
