[p GLOBOPT AUTOSTATIC IEEE_DBL IEEE_FLT PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F18855 ]
[d frameptr 6 ]
"80 W:\sae32\test.X\mcc_generated_files/timer/src/tmr2.c
[e E11717 . `uc
TMR2_ROP_STARTS_TMRON 0
TMR2_ROP_STARTS_TMRON_ERSHIGH 1
TMR2_ROP_STARTS_TMRON_ERSLOW 2
TMR2_ROP_RESETS_ERSBOTHEDGE 3
TMR2_ROP_RESETS_ERSRISINGEDGE 4
TMR2_ROP_RESETS_ERSFALLINGEDGE 5
TMR2_ROP_RESETS_ERSLOW 6
TMR2_ROP_RESETS_ERSHIGH 7
TMR2_OS_STARTS_TMRON 8
TMR2_OS_STARTS_ERSRISINGEDGE 9
TMR2_OS_STARTS_ERSFALLINGEDGE 10
TMR2_OS_STARTS_ERSBOTHEDGE 11
TMR2_OS_STARTS_ERSFIRSTRISINGEDGE 12
TMR2_OS_STARTS_ERSFIRSTFALLINGEDGE 13
TMR2_OS_STARTS_ERSRISINGEDGEDETECT 14
TMR2_OS_STARTS_ERSFALLINGEDGEDETECT 15
TMR2_OS_STARTS_TMRON_ERSHIGH 22
TMR2_OS_STARTS_TMRON_ERSLOW 23
TMR2_MS_STARTS_TMRON_ERSRISINGEDGEDETECT 17
TMR2_MS_STARTS_TMRON_ERSFALLINGEDGEDETECT 18
TMR2_MS_STARTS_TMRON_ERSBOTHEDGE 19
]
"86
[e E11740 . `uc
TMR2_T2CKIPPS_PIN 0
TMR2_TMR4_POSTSCALED 2
TMR2_TMR6_POSTSCALED 3
TMR2_CCP1_OUT 4
TMR2_CCP2_OUT 5
TMR2_CCP3_OUT 6
TMR2_CCP4_OUT 7
TMR2_CCP5_OUT 8
TMR2_PWM6_OUT 9
TMR2_PWM7_OUT 10
TMR2_SYNC_C1OUT 11
TMR2_SYNC_C2OUT 12
TMR2_ZCD_OUT 13
TMR2_LC1_OUT 14
TMR2_LC2_OUT 15
TMR2_LC3_OUT 16
TMR2_LC4_OUT 17
]
"80 W:\sae32\test.X\mcc_generated_files/timer/src/tmr4.c
[e E11717 . `uc
TMR4_ROP_STARTS_TMRON 0
TMR4_ROP_STARTS_TMRON_ERSHIGH 1
TMR4_ROP_STARTS_TMRON_ERSLOW 2
TMR4_ROP_RESETS_ERSBOTHEDGE 3
TMR4_ROP_RESETS_ERSRISINGEDGE 4
TMR4_ROP_RESETS_ERSFALLINGEDGE 5
TMR4_ROP_RESETS_ERSLOW 6
TMR4_ROP_RESETS_ERSHIGH 7
TMR4_OS_STARTS_TMRON 8
TMR4_OS_STARTS_ERSRISINGEDGE 9
TMR4_OS_STARTS_ERSFALLINGEDGE 10
TMR4_OS_STARTS_ERSBOTHEDGE 11
TMR4_OS_STARTS_ERSFIRSTRISINGEDGE 12
TMR4_OS_STARTS_ERSFIRSTFALLINGEDGE 13
TMR4_OS_STARTS_ERSRISINGEDGEDETECT 14
TMR4_OS_STARTS_ERSFALLINGEDGEDETECT 15
TMR4_OS_STARTS_TMRON_ERSHIGH 22
TMR4_OS_STARTS_TMRON_ERSLOW 23
TMR4_MS_STARTS_TMRON_ERSRISINGEDGEDETECT 17
TMR4_MS_STARTS_TMRON_ERSFALLINGEDGEDETECT 18
TMR4_MS_STARTS_TMRON_ERSBOTHEDGE 19
]
"86
[e E11740 . `uc
TMR4_T4CKIPPS_PIN 0
TMR4_TMR2_POSTSCALED 1
TMR4_TMR6_POSTSCALED 3
TMR4_CCP1_OUT 4
TMR4_CCP2_OUT 5
TMR4_CCP3_OUT 6
TMR4_CCP4_OUT 7
TMR4_CCP5_OUT 8
TMR4_PWM6_OUT 9
TMR4_PWM7_OUT 10
TMR4_SYNC_C1OUT 11
TMR4_SYNC_C2OUT 12
TMR4_ZCD_OUT 13
TMR4_LC1_OUT 14
TMR4_LC2_OUT 15
TMR4_LC3_OUT 16
TMR4_LC4_OUT 17
]
"3 C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\memset.c
[v _memset memset `(*.39v  1 e 2 0 ]
"10 C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"15 C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\Umul8_16.c
[v __Umul8_16 _Umul8_16 `(ui  1 e 2 0 ]
"6 C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\pic\__eeprom.c
[v ___eecpymem __eecpymem `(v  1 e 1 0 ]
"39
[v ___memcpyee __memcpyee `(v  1 e 1 0 ]
"87 W:\sae32\test.X\main.c
[v _main main `(i  1 e 2 0 ]
"41 W:\sae32\test.X\mcc_generated_files/clc/src/clc1.c
[v _CLC1_Initialize CLC1_Initialize `(v  1 e 1 0 ]
"102
[v _CLC1_CallbackRegister CLC1_CallbackRegister `(v  1 e 1 0 ]
"107
[v _CLC1_DefaultCallback CLC1_DefaultCallback `(v  1 s 1 CLC1_DefaultCallback ]
"50 W:\sae32\test.X\mcc_generated_files/pwm/src/ccp1.c
[v _CCP1_Initialize CCP1_Initialize `(v  1 e 1 0 ]
"50 W:\sae32\test.X\mcc_generated_files/pwm/src/ccp2.c
[v _CCP2_Initialize CCP2_Initialize `(v  1 e 1 0 ]
"45 W:\sae32\test.X\mcc_generated_files/pwm/src/pwm6.c
[v _PWM6_Initialize PWM6_Initialize `(v  1 e 1 0 ]
"45 W:\sae32\test.X\mcc_generated_files/pwm/src/pwm7.c
[v _PWM7_Initialize PWM7_Initialize `(v  1 e 1 0 ]
"60 W:\sae32\test.X\mcc_generated_files/spi/src/mssp1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
"72
[v _SPI1_Deinitialize SPI1_Deinitialize `(v  1 e 1 0 ]
"81
[v _SPI1_Open SPI1_Open `(a  1 e 1 0 ]
"102
[v _SPI1_Close SPI1_Close `(v  1 e 1 0 ]
"107
[v _SPI1_BufferExchange SPI1_BufferExchange `(v  1 e 1 0 ]
"125
[v _SPI1_BufferWrite SPI1_BufferWrite `(v  1 e 1 0 ]
"142
[v _SPI1_BufferRead SPI1_BufferRead `(v  1 e 1 0 ]
"160
[v _SPI1_ByteExchange SPI1_ByteExchange `(uc  1 e 1 0 ]
"171
[v _SPI1_ByteWrite SPI1_ByteWrite `(v  1 e 1 0 ]
"176
[v _SPI1_ByteRead SPI1_ByteRead `(uc  1 e 1 0 ]
"185
[v _SPI1_IsRxReady SPI1_IsRxReady `(a  1 e 1 0 ]
"199
[v _SPI1_IsTxReady SPI1_IsTxReady `(a  1 e 1 0 ]
"39 W:\sae32\test.X\mcc_generated_files/system/src/clock.c
[v _CLOCK_Initialize CLOCK_Initialize `(v  1 e 1 0 ]
"40 W:\sae32\test.X\mcc_generated_files/system/src/interrupt.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
"59
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `II(v  1 e 1 0 ]
"81
[v _INT_CallBack INT_CallBack `(v  1 e 1 0 ]
"90
[v _INT_SetInterruptHandler INT_SetInterruptHandler `(v  1 e 1 0 ]
"94
[v _INT_DefaultInterruptHandler INT_DefaultInterruptHandler `(v  1 e 1 0 ]
"40 W:\sae32\test.X\mcc_generated_files/system/src/pins.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"133
[v _PIN_MANAGER_IOC PIN_MANAGER_IOC `(v  1 e 1 0 ]
"150
[v _S1_ISR S1_ISR `(v  1 e 1 0 ]
"165
[v _S1_SetInterruptHandler S1_SetInterruptHandler `(v  1 e 1 0 ]
"172
[v _S1_DefaultInterruptHandler S1_DefaultInterruptHandler `(v  1 e 1 0 ]
"180
[v _S2_ISR S2_ISR `(v  1 e 1 0 ]
"195
[v _S2_SetInterruptHandler S2_SetInterruptHandler `(v  1 e 1 0 ]
"202
[v _S2_DefaultInterruptHandler S2_DefaultInterruptHandler `(v  1 e 1 0 ]
"39 W:\sae32\test.X\mcc_generated_files/system/src/system.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"57 W:\sae32\test.X\mcc_generated_files/timer/src/tmr2.c
[v _TMR2_Initialize TMR2_Initialize `(v  1 e 1 0 ]
"92
[v _TMR2_Start TMR2_Start `(v  1 e 1 0 ]
"98
[v _TMR2_Stop TMR2_Stop `(v  1 e 1 0 ]
"117
[v _TMR2_PeriodCountSet TMR2_PeriodCountSet `(v  1 e 1 0 ]
"122
[v _TMR2_OverflowCallbackRegister TMR2_OverflowCallbackRegister `(v  1 e 1 0 ]
"127
[v _TMR2_DefaultOverflowCallback TMR2_DefaultOverflowCallback `(v  1 s 1 TMR2_DefaultOverflowCallback ]
"133
[v _TMR2_Tasks TMR2_Tasks `(v  1 e 1 0 ]
"57 W:\sae32\test.X\mcc_generated_files/timer/src/tmr4.c
[v _TMR4_Initialize TMR4_Initialize `(v  1 e 1 0 ]
"92
[v _TMR4_Start TMR4_Start `(v  1 e 1 0 ]
"98
[v _TMR4_Stop TMR4_Stop `(v  1 e 1 0 ]
"117
[v _TMR4_PeriodCountSet TMR4_PeriodCountSet `(v  1 e 1 0 ]
"122
[v _TMR4_OverflowCallbackRegister TMR4_OverflowCallbackRegister `(v  1 e 1 0 ]
"127
[v _TMR4_DefaultOverflowCallback TMR4_DefaultOverflowCallback `(v  1 s 1 TMR4_DefaultOverflowCallback ]
"133
[v _TMR4_Tasks TMR4_Tasks `(v  1 e 1 0 ]
[s S559 . 1 `uc 1 INTEDG 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"364 C:/Program Files/Microchip/MPLABX/v6.20/packs/Microchip/PIC16F1xxxx_DFP/1.24.387/xc8\pic\include\proc\pic16f18855.h
[u S564 . 1 `S559 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES564  1 e 1 @11 ]
"591
[v _TRISA TRISA `VEuc  1 e 1 @17 ]
"653
[v _TRISB TRISB `VEuc  1 e 1 @18 ]
"715
[v _TRISC TRISC `VEuc  1 e 1 @19 ]
"777
[v _LATA LATA `VEuc  1 e 1 @22 ]
"839
[v _LATB LATB `VEuc  1 e 1 @23 ]
"901
[v _LATC LATC `VEuc  1 e 1 @24 ]
"4337
[v _SSP1BUF SSP1BUF `VEuc  1 e 1 @396 ]
"4357
[v _SSP1ADD SSP1ADD `VEuc  1 e 1 @397 ]
"4547
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @399 ]
"4911
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @400 ]
[s S426 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"4941
[s S432 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S437 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S446 . 1 `S426 1 . 1 0 `S432 1 . 1 0 `S437 1 . 1 0 ]
[v _SSP1CON1bits SSP1CON1bits `VES446  1 e 1 @400 ]
"5218
[v _SSP1CON3 SSP1CON3 `VEuc  1 e 1 @402 ]
[s S155 . 1 `uc 1 C1TSEL 1 0 :2:0 
`uc 1 C2TSEL 1 0 :2:2 
`uc 1 C3TSEL 1 0 :2:4 
`uc 1 C4TSEL 1 0 :2:6 
]
"8937
[s S160 . 1 `uc 1 C1TSEL0 1 0 :1:0 
`uc 1 C1TSEL1 1 0 :1:1 
`uc 1 C2TSEL0 1 0 :1:2 
`uc 1 C2TSEL1 1 0 :1:3 
`uc 1 C3TSEL0 1 0 :1:4 
`uc 1 C3TSEL1 1 0 :1:5 
`uc 1 C4TSEL0 1 0 :1:6 
`uc 1 C4TSEL1 1 0 :1:7 
]
[u S169 . 1 `S155 1 . 1 0 `S160 1 . 1 0 ]
[v _CCPTMRS0bits CCPTMRS0bits `VES169  1 e 1 @542 ]
[s S1267 . 1 `uc 1 C5TSEL 1 0 :2:0 
`uc 1 P6TSEL 1 0 :2:2 
`uc 1 P7TSEL 1 0 :2:4 
]
"9022
[s S1271 . 1 `uc 1 C5TSEL0 1 0 :1:0 
`uc 1 C5TSEL1 1 0 :1:1 
`uc 1 P6TSEL0 1 0 :1:2 
`uc 1 P6TSEL1 1 0 :1:3 
`uc 1 P7TSEL0 1 0 :1:4 
`uc 1 P7TSEL1 1 0 :1:5 
]
[u S1278 . 1 `S1267 1 . 1 0 `S1271 1 . 1 0 ]
[v _CCPTMRS1bits CCPTMRS1bits `VES1278  1 e 1 @543 ]
"9072
[v _T2TMR T2TMR `VEuc  1 e 1 @652 ]
"9077
[v _TMR2 TMR2 `VEuc  1 e 1 @652 ]
"9110
[v _T2PR T2PR `VEuc  1 e 1 @653 ]
"9115
[v _PR2 PR2 `VEuc  1 e 1 @653 ]
"9148
[v _T2CON T2CON `VEuc  1 e 1 @654 ]
[s S1034 . 1 `uc 1 OUTPS 1 0 :4:0 
`uc 1 CKPS 1 0 :3:4 
`uc 1 ON 1 0 :1:7 
]
"9184
[s S1038 . 1 `uc 1 T2OUTPS 1 0 :4:0 
`uc 1 T2CKPS 1 0 :3:4 
`uc 1 T2ON 1 0 :1:7 
]
[s S1042 . 1 `uc 1 T2OUTPS0 1 0 :1:0 
`uc 1 T2OUTPS1 1 0 :1:1 
`uc 1 T2OUTPS2 1 0 :1:2 
`uc 1 T2OUTPS3 1 0 :1:3 
`uc 1 T2CKPS0 1 0 :1:4 
`uc 1 T2CKPS1 1 0 :1:5 
`uc 1 T2CKPS2 1 0 :1:6 
]
[s S1050 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
`uc 1 TMR2ON 1 0 :1:7 
]
[u S1059 . 1 `S1034 1 . 1 0 `S1038 1 . 1 0 `S1042 1 . 1 0 `S1050 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES1059  1 e 1 @654 ]
"9294
[v _T2HLT T2HLT `VEuc  1 e 1 @655 ]
[s S928 . 1 `uc 1 MODE 1 0 :5:0 
`uc 1 CKSYNC 1 0 :1:5 
`uc 1 CKPOL 1 0 :1:6 
`uc 1 PSYNC 1 0 :1:7 
]
"9327
[s S933 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 MODE3 1 0 :1:3 
`uc 1 MODE4 1 0 :1:4 
]
[s S939 . 1 `uc 1 T2MODE 1 0 :5:0 
`uc 1 T2CKSYNC 1 0 :1:5 
`uc 1 T2CKPOL 1 0 :1:6 
`uc 1 T2PSYNC 1 0 :1:7 
]
[s S944 . 1 `uc 1 T2MODE0 1 0 :1:0 
`uc 1 T2MODE1 1 0 :1:1 
`uc 1 T2MODE2 1 0 :1:2 
`uc 1 T2MODE3 1 0 :1:3 
`uc 1 T2MODE4 1 0 :1:4 
]
[u S950 . 1 `S928 1 . 1 0 `S933 1 . 1 0 `S939 1 . 1 0 `S944 1 . 1 0 ]
[v _T2HLTbits T2HLTbits `VES950  1 e 1 @655 ]
"9422
[v _T2CLKCON T2CLKCON `VEuc  1 e 1 @656 ]
"9580
[v _T2RST T2RST `VEuc  1 e 1 @657 ]
[s S996 . 1 `uc 1 RSEL 1 0 :5:0 
]
"9607
[s S998 . 1 `uc 1 RSEL0 1 0 :1:0 
`uc 1 RSEL1 1 0 :1:1 
`uc 1 RSEL2 1 0 :1:2 
`uc 1 RSEL3 1 0 :1:3 
`uc 1 RSEL4 1 0 :1:4 
]
[s S1004 . 1 `uc 1 T2RSEL 1 0 :5:0 
]
[s S1006 . 1 `uc 1 T2RSEL0 1 0 :1:0 
`uc 1 T2RSEL1 1 0 :1:1 
`uc 1 T2RSEL2 1 0 :1:2 
`uc 1 T2RSEL3 1 0 :1:3 
`uc 1 T2RSEL4 1 0 :1:4 
]
[u S1012 . 1 `S996 1 . 1 0 `S998 1 . 1 0 `S1004 1 . 1 0 `S1006 1 . 1 0 ]
[v _T2RSTbits T2RSTbits `VES1012  1 e 1 @657 ]
"9672
[v _T4TMR T4TMR `VEuc  1 e 1 @658 ]
"9677
[v _TMR4 TMR4 `VEuc  1 e 1 @658 ]
"9710
[v _T4PR T4PR `VEuc  1 e 1 @659 ]
"9715
[v _PR4 PR4 `VEuc  1 e 1 @659 ]
"9748
[v _T4CON T4CON `VEuc  1 e 1 @660 ]
"9784
[s S1604 . 1 `uc 1 T4OUTPS 1 0 :4:0 
`uc 1 T4CKPS 1 0 :3:4 
`uc 1 T4ON 1 0 :1:7 
]
[s S1608 . 1 `uc 1 T4OUTPS0 1 0 :1:0 
`uc 1 T4OUTPS1 1 0 :1:1 
`uc 1 T4OUTPS2 1 0 :1:2 
`uc 1 T4OUTPS3 1 0 :1:3 
`uc 1 T4CKPS0 1 0 :1:4 
`uc 1 T4CKPS1 1 0 :1:5 
`uc 1 T4CKPS2 1 0 :1:6 
]
[s S1616 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
`uc 1 TMR4ON 1 0 :1:7 
]
[u S1625 . 1 `S1034 1 . 1 0 `S1604 1 . 1 0 `S1608 1 . 1 0 `S1616 1 . 1 0 ]
[v _T4CONbits T4CONbits `VES1625  1 e 1 @660 ]
"9894
[v _T4HLT T4HLT `VEuc  1 e 1 @661 ]
"9927
[s S1505 . 1 `uc 1 T4MODE 1 0 :5:0 
`uc 1 T4CKSYNC 1 0 :1:5 
`uc 1 T4CKPOL 1 0 :1:6 
`uc 1 T4PSYNC 1 0 :1:7 
]
[s S1510 . 1 `uc 1 T4MODE0 1 0 :1:0 
`uc 1 T4MODE1 1 0 :1:1 
`uc 1 T4MODE2 1 0 :1:2 
`uc 1 T4MODE3 1 0 :1:3 
`uc 1 T4MODE4 1 0 :1:4 
]
[u S1516 . 1 `S928 1 . 1 0 `S933 1 . 1 0 `S1505 1 . 1 0 `S1510 1 . 1 0 ]
[v _T4HLTbits T4HLTbits `VES1516  1 e 1 @661 ]
"10022
[v _T4CLKCON T4CLKCON `VEuc  1 e 1 @662 ]
"10180
[v _T4RST T4RST `VEuc  1 e 1 @663 ]
"10207
[s S1570 . 1 `uc 1 T4RSEL 1 0 :5:0 
]
[s S1572 . 1 `uc 1 T4RSEL0 1 0 :1:0 
`uc 1 T4RSEL1 1 0 :1:1 
`uc 1 T4RSEL2 1 0 :1:2 
`uc 1 T4RSEL3 1 0 :1:3 
`uc 1 T4RSEL4 1 0 :1:4 
]
[u S1578 . 1 `S996 1 . 1 0 `S998 1 . 1 0 `S1570 1 . 1 0 `S1572 1 . 1 0 ]
[v _T4RSTbits T4RSTbits `VES1578  1 e 1 @663 ]
"10879
[v _CCPR1L CCPR1L `VEuc  1 e 1 @780 ]
"10899
[v _CCPR1H CCPR1H `VEuc  1 e 1 @781 ]
"10919
[v _CCP1CON CCP1CON `VEuc  1 e 1 @782 ]
[s S187 . 1 `uc 1 MODE 1 0 :4:0 
`uc 1 FMT 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"10952
[s S193 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 MODE3 1 0 :1:3 
]
[s S198 . 1 `uc 1 CCP1MODE 1 0 :4:0 
`uc 1 CCP1FMT 1 0 :1:4 
`uc 1 CCP1OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CCP1EN 1 0 :1:7 
]
[s S204 . 1 `uc 1 CCP1MODE0 1 0 :1:0 
`uc 1 CCP1MODE1 1 0 :1:1 
`uc 1 CCP1MODE2 1 0 :1:2 
`uc 1 CCP1MODE3 1 0 :1:3 
]
[u S209 . 1 `S187 1 . 1 0 `S193 1 . 1 0 `S198 1 . 1 0 `S204 1 . 1 0 ]
[v _CCP1CONbits CCP1CONbits `VES209  1 e 1 @782 ]
"11112
[v _CCPR2L CCPR2L `VEuc  1 e 1 @784 ]
"11132
[v _CCPR2H CCPR2H `VEuc  1 e 1 @785 ]
"11152
[v _CCP2CON CCP2CON `VEuc  1 e 1 @786 ]
"11185
[s S1352 . 1 `uc 1 CCP2MODE 1 0 :4:0 
`uc 1 CCP2FMT 1 0 :1:4 
`uc 1 CCP2OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CCP2EN 1 0 :1:7 
]
[s S1358 . 1 `uc 1 CCP2MODE0 1 0 :1:0 
`uc 1 CCP2MODE1 1 0 :1:1 
`uc 1 CCP2MODE2 1 0 :1:2 
`uc 1 CCP2MODE3 1 0 :1:3 
]
[u S1363 . 1 `S187 1 . 1 0 `S193 1 . 1 0 `S1352 1 . 1 0 `S1358 1 . 1 0 ]
[v _CCP2CONbits CCP2CONbits `VES1363  1 e 1 @786 ]
"12044
[v _PWM6DCL PWM6DCL `VEuc  1 e 1 @908 ]
"12110
[v _PWM6DCH PWM6DCH `VEuc  1 e 1 @909 ]
"12280
[v _PWM6CON PWM6CON `VEuc  1 e 1 @910 ]
"12343
[v _PWM7DCL PWM7DCL `VEuc  1 e 1 @912 ]
"12409
[v _PWM7DCH PWM7DCH `VEuc  1 e 1 @913 ]
"12579
[v _PWM7CON PWM7CON `VEuc  1 e 1 @914 ]
[s S546 . 1 `uc 1 INTF 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 IOCIF 1 0 :1:4 
`uc 1 TMR0IF 1 0 :1:5 
]
"21002
[u S551 . 1 `S546 1 . 1 0 ]
[v _PIR0bits PIR0bits `VES551  1 e 1 @1804 ]
[s S405 . 1 `uc 1 SSP1IF 1 0 :1:0 
`uc 1 BCL1IF 1 0 :1:1 
`uc 1 SSP2IF 1 0 :1:2 
`uc 1 BCL2IF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
"21109
[u S412 . 1 `S405 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES412  1 e 1 @1807 ]
[s S888 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 TMR3IF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TMR5IF 1 0 :1:4 
`uc 1 TMR6IF 1 0 :1:5 
]
"21159
[u S895 . 1 `S888 1 . 1 0 ]
[v _PIR4bits PIR4bits `VES895  1 e 1 @1808 ]
[s S43 . 1 `uc 1 TMR1GIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 TMR5GIF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CLC1IF 1 0 :1:4 
`uc 1 CLC2IF 1 0 :1:5 
`uc 1 CLC3IF 1 0 :1:6 
`uc 1 CLC4IF 1 0 :1:7 
]
"21211
[u S52 . 1 `S43 1 . 1 0 ]
[v _PIR5bits PIR5bits `VES52  1 e 1 @1809 ]
[s S582 . 1 `uc 1 INTE 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 IOCIE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
"21424
[u S587 . 1 `S582 1 . 1 0 ]
[v _PIE0bits PIE0bits `VES587  1 e 1 @1814 ]
[s S388 . 1 `uc 1 SSP1IE 1 0 :1:0 
`uc 1 BCL1IE 1 0 :1:1 
`uc 1 SSP2IE 1 0 :1:2 
`uc 1 BCL2IE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
"21531
[u S395 . 1 `S388 1 . 1 0 ]
[v _PIE3bits PIE3bits `VES395  1 e 1 @1817 ]
"23184
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @2189 ]
"23324
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @2191 ]
"23421
[v _OSCEN OSCEN `VEuc  1 e 1 @2193 ]
"23472
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @2194 ]
"23530
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @2195 ]
"24999
[v _CLC1CON CLC1CON `VEuc  1 e 1 @3600 ]
[s S64 . 1 `uc 1 LC1MODE 1 0 :3:0 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
"25032
[s S71 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
]
[s S75 . 1 `uc 1 MODE 1 0 :3:0 
`uc 1 INTN 1 0 :1:3 
`uc 1 INTP 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
[s S82 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
]
[u S86 . 1 `S64 1 . 1 0 `S71 1 . 1 0 `S75 1 . 1 0 `S82 1 . 1 0 ]
[v _CLC1CONbits CLC1CONbits `VES86  1 e 1 @3600 ]
"25117
[v _CLC1POL CLC1POL `VEuc  1 e 1 @3601 ]
"25195
[v _CLC1SEL0 CLC1SEL0 `VEuc  1 e 1 @3602 ]
"25323
[v _CLC1SEL1 CLC1SEL1 `VEuc  1 e 1 @3603 ]
"25451
[v _CLC1SEL2 CLC1SEL2 `VEuc  1 e 1 @3604 ]
"25579
[v _CLC1SEL3 CLC1SEL3 `VEuc  1 e 1 @3605 ]
"25707
[v _CLC1GLS0 CLC1GLS0 `VEuc  1 e 1 @3606 ]
"25819
[v _CLC1GLS1 CLC1GLS1 `VEuc  1 e 1 @3607 ]
"25931
[v _CLC1GLS2 CLC1GLS2 `VEuc  1 e 1 @3608 ]
"26043
[v _CLC1GLS3 CLC1GLS3 `VEuc  1 e 1 @3609 ]
"30203
[v _CCP1PPS CCP1PPS `VEuc  1 e 1 @3745 ]
"30255
[v _CCP2PPS CCP2PPS `VEuc  1 e 1 @3746 ]
"31243
[v _SSP1CLKPPS SSP1CLKPPS `VEuc  1 e 1 @3781 ]
"31659
[v _RA0PPS RA0PPS `VEuc  1 e 1 @3856 ]
"31709
[v _RA1PPS RA1PPS `VEuc  1 e 1 @3857 ]
"32059
[v _RB0PPS RB0PPS `VEuc  1 e 1 @3864 ]
"32559
[v _RC2PPS RC2PPS `VEuc  1 e 1 @3874 ]
"32609
[v _RC3PPS RC3PPS `VEuc  1 e 1 @3875 ]
"32659
[v _RC4PPS RC4PPS `VEuc  1 e 1 @3876 ]
"32709
[v _RC5PPS RC5PPS `VEuc  1 e 1 @3877 ]
"32859
[v _ANSELA ANSELA `VEuc  1 e 1 @3896 ]
"32921
[v _WPUA WPUA `VEuc  1 e 1 @3897 ]
"32983
[v _ODCONA ODCONA `VEuc  1 e 1 @3898 ]
"33045
[v _SLRCONA SLRCONA `VEuc  1 e 1 @3899 ]
"33107
[v _INLVLA INLVLA `VEuc  1 e 1 @3900 ]
"33169
[v _IOCAP IOCAP `VEuc  1 e 1 @3901 ]
"33231
[v _IOCAN IOCAN `VEuc  1 e 1 @3902 ]
"33293
[v _IOCAF IOCAF `VEuc  1 e 1 @3903 ]
[s S706 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
`uc 1 IOCAF6 1 0 :1:6 
`uc 1 IOCAF7 1 0 :1:7 
]
"33310
[u S715 . 1 `S706 1 . 1 0 ]
"33310
"33310
[v _IOCAFbits IOCAFbits `VES715  1 e 1 @3903 ]
"33479
[v _ANSELB ANSELB `VEuc  1 e 1 @3907 ]
"33541
[v _WPUB WPUB `VEuc  1 e 1 @3908 ]
"33603
[v _ODCONB ODCONB `VEuc  1 e 1 @3909 ]
"33665
[v _SLRCONB SLRCONB `VEuc  1 e 1 @3910 ]
"33727
[v _INLVLB INLVLB `VEuc  1 e 1 @3911 ]
"33789
[v _IOCBP IOCBP `VEuc  1 e 1 @3912 ]
"33851
[v _IOCBN IOCBN `VEuc  1 e 1 @3913 ]
"33913
[v _IOCBF IOCBF `VEuc  1 e 1 @3914 ]
"34099
[v _ANSELC ANSELC `VEuc  1 e 1 @3918 ]
"34161
[v _WPUC WPUC `VEuc  1 e 1 @3919 ]
"34223
[v _ODCONC ODCONC `VEuc  1 e 1 @3920 ]
"34285
[v _SLRCONC SLRCONC `VEuc  1 e 1 @3921 ]
"34347
[v _INLVLC INLVLC `VEuc  1 e 1 @3922 ]
"34409
[v _IOCCP IOCCP `VEuc  1 e 1 @3923 ]
"34471
[v _IOCCN IOCCN `VEuc  1 e 1 @3924 ]
"34533
[v _IOCCF IOCCF `VEuc  1 e 1 @3925 ]
[s S731 . 1 `uc 1 IOCCF0 1 0 :1:0 
`uc 1 IOCCF1 1 0 :1:1 
`uc 1 IOCCF2 1 0 :1:2 
`uc 1 IOCCF3 1 0 :1:3 
`uc 1 IOCCF4 1 0 :1:4 
`uc 1 IOCCF5 1 0 :1:5 
`uc 1 IOCCF6 1 0 :1:6 
`uc 1 IOCCF7 1 0 :1:7 
]
"34550
[u S740 . 1 `S731 1 . 1 0 ]
"34550
"34550
[v _IOCCFbits IOCCFbits `VES740  1 e 1 @3925 ]
"34719
[v _WPUE WPUE `VEuc  1 e 1 @3941 ]
"34740
[v _INLVLE INLVLE `VEuc  1 e 1 @3944 ]
"34761
[v _IOCEP IOCEP `VEuc  1 e 1 @3945 ]
"34782
[v _IOCEN IOCEN `VEuc  1 e 1 @3946 ]
"34803
[v _IOCEF IOCEF `VEuc  1 e 1 @3947 ]
[s S1139 . 3 `uc 1 green 1 0 `uc 1 red 1 1 `uc 1 blue 1 2 ]
"85 W:\sae32\test.X\main.c
[v _Data Data `[128]S1139  1 e 384 @8816 ]
"38 W:\sae32\test.X\mcc_generated_files/clc/src/clc1.c
[v _CLC1_Callback CLC1_Callback `*.37(v  1 s 2 CLC1_Callback ]
[s S382 . 5 `uc 1 stat 1 0 `uc 1 con1 1 1 `uc 1 con3 1 2 `uc 1 baud 1 3 `uc 1 clock 1 4 ]
"55 W:\sae32\test.X\mcc_generated_files/spi/src/mssp1.c
[v _spi1_configuration spi1_configuration `DC[2]S382  1 s 10 spi1_configuration ]
"38 W:\sae32\test.X\mcc_generated_files/system/src/interrupt.c
[v _INT_InterruptHandler INT_InterruptHandler `*.37(v  1 e 2 0 ]
"37 W:\sae32\test.X\mcc_generated_files/system/src/pins.c
[v _S1_InterruptHandler S1_InterruptHandler `*.37(v  1 e 2 0 ]
"38
[v _S2_InterruptHandler S2_InterruptHandler `*.37(v  1 e 2 0 ]
"50 W:\sae32\test.X\mcc_generated_files/timer/src/tmr2.c
[v _TMR2_OverflowCallback TMR2_OverflowCallback `*.37(v  1 s 2 TMR2_OverflowCallback ]
"50 W:\sae32\test.X\mcc_generated_files/timer/src/tmr4.c
[v _TMR4_OverflowCallback TMR4_OverflowCallback `*.37(v  1 s 2 TMR4_OverflowCallback ]
"87 W:\sae32\test.X\main.c
[v _main main `(i  1 e 2 0 ]
{
"164
} 0
"3 C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\memset.c
[v _memset memset `(*.39v  1 e 2 0 ]
{
"5
[v memset@p p `*.39uc  1 a 2 6 ]
"3
[v memset@dest dest `*.39v  1 p 2 0 ]
[v memset@c c `i  1 p 2 2 ]
[v memset@n n `ui  1 p 2 4 ]
"10
} 0
"39 W:\sae32\test.X\mcc_generated_files/system/src/system.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"52
} 0
"57 W:\sae32\test.X\mcc_generated_files/timer/src/tmr4.c
[v _TMR4_Initialize TMR4_Initialize `(v  1 e 1 0 ]
{
"78
} 0
"122
[v _TMR4_OverflowCallbackRegister TMR4_OverflowCallbackRegister `(v  1 e 1 0 ]
{
[v TMR4_OverflowCallbackRegister@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"125
} 0
"57 W:\sae32\test.X\mcc_generated_files/timer/src/tmr2.c
[v _TMR2_Initialize TMR2_Initialize `(v  1 e 1 0 ]
{
"78
} 0
"122
[v _TMR2_OverflowCallbackRegister TMR2_OverflowCallbackRegister `(v  1 e 1 0 ]
{
[v TMR2_OverflowCallbackRegister@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"125
} 0
"60 W:\sae32\test.X\mcc_generated_files/spi/src/mssp1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
{
"70
} 0
"45 W:\sae32\test.X\mcc_generated_files/pwm/src/pwm7.c
[v _PWM7_Initialize PWM7_Initialize `(v  1 e 1 0 ]
{
"61
} 0
"45 W:\sae32\test.X\mcc_generated_files/pwm/src/pwm6.c
[v _PWM6_Initialize PWM6_Initialize `(v  1 e 1 0 ]
{
"61
} 0
"40 W:\sae32\test.X\mcc_generated_files/system/src/pins.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"131
} 0
"195
[v _S2_SetInterruptHandler S2_SetInterruptHandler `(v  1 e 1 0 ]
{
[v S2_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"197
} 0
"165
[v _S1_SetInterruptHandler S1_SetInterruptHandler `(v  1 e 1 0 ]
{
[v S1_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"167
} 0
"40 W:\sae32\test.X\mcc_generated_files/system/src/interrupt.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
{
"50
} 0
"90
[v _INT_SetInterruptHandler INT_SetInterruptHandler `(v  1 e 1 0 ]
{
[v INT_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"92
} 0
"39 W:\sae32\test.X\mcc_generated_files/system/src/clock.c
[v _CLOCK_Initialize CLOCK_Initialize `(v  1 e 1 0 ]
{
"55
} 0
"41 W:\sae32\test.X\mcc_generated_files/clc/src/clc1.c
[v _CLC1_Initialize CLC1_Initialize `(v  1 e 1 0 ]
{
"70
} 0
"102
[v _CLC1_CallbackRegister CLC1_CallbackRegister `(v  1 e 1 0 ]
{
[v CLC1_CallbackRegister@CallbackHandler CallbackHandler `*.37(v  1 p 2 0 ]
"105
} 0
"50 W:\sae32\test.X\mcc_generated_files/pwm/src/ccp2.c
[v _CCP2_Initialize CCP2_Initialize `(v  1 e 1 0 ]
{
"65
} 0
"50 W:\sae32\test.X\mcc_generated_files/pwm/src/ccp1.c
[v _CCP1_Initialize CCP1_Initialize `(v  1 e 1 0 ]
{
"65
} 0
"81 W:\sae32\test.X\mcc_generated_files/spi/src/mssp1.c
[v _SPI1_Open SPI1_Open `(a  1 e 1 0 ]
{
[v SPI1_Open@spiConfigIndex spiConfigIndex `uc  1 p 1 6 ]
"100
} 0
"15 C:\Program Files\Microchip\xc8\v2.46\pic\sources\c99\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v ___wmul@product product `ui  1 a 2 4 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 0 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 2 ]
"53
} 0
"107 W:\sae32\test.X\mcc_generated_files/spi/src/mssp1.c
[v _SPI1_BufferExchange SPI1_BufferExchange `(v  1 e 1 0 ]
{
"109
[v SPI1_BufferExchange@bufferInput bufferInput `*.39uc  1 a 2 6 ]
"110
[v SPI1_BufferExchange@bufferInputSize bufferInputSize `ui  1 a 2 4 ]
"107
[v SPI1_BufferExchange@bufferData bufferData `*.39v  1 p 2 0 ]
[v SPI1_BufferExchange@bufferSize bufferSize `ui  1 p 2 2 ]
"123
} 0
"59 W:\sae32\test.X\mcc_generated_files/system/src/interrupt.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `II(v  1 e 1 0 ]
{
"70
} 0
"133 W:\sae32\test.X\mcc_generated_files/system/src/pins.c
[v _PIN_MANAGER_IOC PIN_MANAGER_IOC `(v  1 e 1 0 ]
{
"145
} 0
"180
[v _S2_ISR S2_ISR `(v  1 e 1 0 ]
{
"190
} 0
"202
[v _S2_DefaultInterruptHandler S2_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"205
} 0
"150
[v _S1_ISR S1_ISR `(v  1 e 1 0 ]
{
"160
} 0
"172
[v _S1_DefaultInterruptHandler S1_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"175
} 0
