{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675906924388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675906924388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 08 22:42:04 2023 " "Processing started: Wed Feb 08 22:42:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675906924388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675906924388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Contador_Decimal -c Contador_Decimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Contador_Decimal -c Contador_Decimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675906924388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675906924733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv7_seg-hardware " "Found design unit 1: Conv7_seg-hardware" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_Decimal/Conv7_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675906925250 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv7_seg " "Found entity 1: Conv7_seg" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_Decimal/Conv7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675906925250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675906925250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_decimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_decimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_Decimal-hardware " "Found design unit 1: Contador_Decimal-hardware" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675906925250 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_Decimal " "Found entity 1: Contador_Decimal" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675906925250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675906925250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador_Decimal " "Elaborating entity \"Contador_Decimal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675906925298 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] Contador_Decimal.vhd(141) " "Inferred latch for \"display\[0\]\" at Contador_Decimal.vhd(141)" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675906925298 "|Contador_Decimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] Contador_Decimal.vhd(141) " "Inferred latch for \"display\[1\]\" at Contador_Decimal.vhd(141)" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675906925298 "|Contador_Decimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] Contador_Decimal.vhd(141) " "Inferred latch for \"display\[2\]\" at Contador_Decimal.vhd(141)" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675906925298 "|Contador_Decimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] Contador_Decimal.vhd(141) " "Inferred latch for \"display\[3\]\" at Contador_Decimal.vhd(141)" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675906925298 "|Contador_Decimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] Contador_Decimal.vhd(141) " "Inferred latch for \"display\[4\]\" at Contador_Decimal.vhd(141)" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675906925298 "|Contador_Decimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] Contador_Decimal.vhd(141) " "Inferred latch for \"display\[5\]\" at Contador_Decimal.vhd(141)" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675906925298 "|Contador_Decimal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] Contador_Decimal.vhd(141) " "Inferred latch for \"display\[6\]\" at Contador_Decimal.vhd(141)" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675906925298 "|Contador_Decimal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv7_seg Conv7_seg:show_disp1 " "Elaborating entity \"Conv7_seg\" for hierarchy \"Conv7_seg:show_disp1\"" {  } { { "Contador_Decimal.vhd" "show_disp1" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675906925313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[0\] " "Latch display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable2 " "Ports D and ENA on the latch are fed by the same signal enable2" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675906925782 ""}  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675906925782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[1\] " "Latch display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable2 " "Ports D and ENA on the latch are fed by the same signal enable2" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675906925782 ""}  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675906925782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[2\] " "Latch display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable2 " "Ports D and ENA on the latch are fed by the same signal enable2" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675906925782 ""}  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675906925782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[3\] " "Latch display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable2 " "Ports D and ENA on the latch are fed by the same signal enable2" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675906925782 ""}  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675906925782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[4\] " "Latch display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable2 " "Ports D and ENA on the latch are fed by the same signal enable2" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675906925782 ""}  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675906925782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[5\] " "Latch display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable2 " "Ports D and ENA on the latch are fed by the same signal enable2" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675906925782 ""}  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675906925782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[6\] " "Latch display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable2 " "Ports D and ENA on the latch are fed by the same signal enable2" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675906925782 ""}  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675906925782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3 VCC " "Pin \"HEX3\" is stuck at VCC" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675906925830 "|Contador_Decimal|HEX3"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4 VCC " "Pin \"HEX4\" is stuck at VCC" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675906925830 "|Contador_Decimal|HEX4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1675906925830 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "enable1 Low " "Register enable1 will power up to Low" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1675906925830 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "enable2 Low " "Register enable2 will power up to Low" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1675906925830 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1675906925830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1675906925940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675906926270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675906926270 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675906926317 "|Contador_Decimal|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675906926317 "|Contador_Decimal|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675906926317 "|Contador_Decimal|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Contador_Decimal.vhd" "" { Text "F:/Estudos/Contador_Decimal/Contador_Decimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675906926317 "|Contador_Decimal|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1675906926317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675906926317 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675906926317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675906926317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675906926317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675906926349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 08 22:42:06 2023 " "Processing ended: Wed Feb 08 22:42:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675906926349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675906926349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675906926349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675906926349 ""}
