# Task3

This is the Inputs and Outputs for PIPELINE PROCESSOR DESIGN
