Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct  3 21:37:26 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ME_top_timing_summary_routed.rpt -pb ME_top_timing_summary_routed.pb -rpx ME_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ME_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (19)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_ss_display/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.142        0.000                      0                  488        0.121        0.000                      0                  488        4.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.142        0.000                      0                  488        0.121        0.000                      0                  488        4.500        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 u32_to_bcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 1.072ns (29.560%)  route 2.555ns (70.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.704     5.306    u32_to_bcd_inst/CLK
    SLICE_X5Y112         FDRE                                         r  u32_to_bcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  u32_to_bcd_inst/state_reg[2]/Q
                         net (fo=39, routed)          0.956     6.681    u32_to_bcd_inst/state[2]
    SLICE_X5Y112         LUT3 (Prop_lut3_I2_O)        0.321     7.002 r  u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=13, routed)          1.219     8.222    u32_to_bcd_inst/counter_next
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.332     8.554 r  u32_to_bcd_inst/shift[19]_i_1/O
                         net (fo=4, routed)           0.379     8.933    u32_to_bcd_inst/shift[19]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  u32_to_bcd_inst/shift_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.581    15.003    u32_to_bcd_inst/CLK
    SLICE_X6Y115         FDRE                                         r  u32_to_bcd_inst/shift_reg[16]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y115         FDRE (Setup_fdre_C_CE)      -0.169    15.075    u32_to_bcd_inst/shift_reg[16]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 u32_to_bcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 1.072ns (29.560%)  route 2.555ns (70.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.704     5.306    u32_to_bcd_inst/CLK
    SLICE_X5Y112         FDRE                                         r  u32_to_bcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  u32_to_bcd_inst/state_reg[2]/Q
                         net (fo=39, routed)          0.956     6.681    u32_to_bcd_inst/state[2]
    SLICE_X5Y112         LUT3 (Prop_lut3_I2_O)        0.321     7.002 r  u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=13, routed)          1.219     8.222    u32_to_bcd_inst/counter_next
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.332     8.554 r  u32_to_bcd_inst/shift[19]_i_1/O
                         net (fo=4, routed)           0.379     8.933    u32_to_bcd_inst/shift[19]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  u32_to_bcd_inst/shift_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.581    15.003    u32_to_bcd_inst/CLK
    SLICE_X6Y115         FDRE                                         r  u32_to_bcd_inst/shift_reg[17]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y115         FDRE (Setup_fdre_C_CE)      -0.169    15.075    u32_to_bcd_inst/shift_reg[17]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 u32_to_bcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 1.072ns (29.560%)  route 2.555ns (70.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.704     5.306    u32_to_bcd_inst/CLK
    SLICE_X5Y112         FDRE                                         r  u32_to_bcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  u32_to_bcd_inst/state_reg[2]/Q
                         net (fo=39, routed)          0.956     6.681    u32_to_bcd_inst/state[2]
    SLICE_X5Y112         LUT3 (Prop_lut3_I2_O)        0.321     7.002 r  u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=13, routed)          1.219     8.222    u32_to_bcd_inst/counter_next
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.332     8.554 r  u32_to_bcd_inst/shift[19]_i_1/O
                         net (fo=4, routed)           0.379     8.933    u32_to_bcd_inst/shift[19]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  u32_to_bcd_inst/shift_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.581    15.003    u32_to_bcd_inst/CLK
    SLICE_X6Y115         FDRE                                         r  u32_to_bcd_inst/shift_reg[18]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y115         FDRE (Setup_fdre_C_CE)      -0.169    15.075    u32_to_bcd_inst/shift_reg[18]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 u32_to_bcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 1.072ns (29.560%)  route 2.555ns (70.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.704     5.306    u32_to_bcd_inst/CLK
    SLICE_X5Y112         FDRE                                         r  u32_to_bcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  u32_to_bcd_inst/state_reg[2]/Q
                         net (fo=39, routed)          0.956     6.681    u32_to_bcd_inst/state[2]
    SLICE_X5Y112         LUT3 (Prop_lut3_I2_O)        0.321     7.002 r  u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=13, routed)          1.219     8.222    u32_to_bcd_inst/counter_next
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.332     8.554 r  u32_to_bcd_inst/shift[19]_i_1/O
                         net (fo=4, routed)           0.379     8.933    u32_to_bcd_inst/shift[19]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  u32_to_bcd_inst/shift_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.581    15.003    u32_to_bcd_inst/CLK
    SLICE_X6Y115         FDRE                                         r  u32_to_bcd_inst/shift_reg[19]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y115         FDRE (Setup_fdre_C_CE)      -0.169    15.075    u32_to_bcd_inst/shift_reg[19]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 pb_deb0/pb_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pb_deb0/pb_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.977ns (52.878%)  route 1.762ns (47.122%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.707     5.309    pb_deb0/CLK
    SLICE_X4Y108         FDRE                                         r  pb_deb0/pb_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  pb_deb0/pb_cnt_reg[1]/Q
                         net (fo=2, routed)           0.952     6.680    pb_deb0/pb_cnt[1]
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.492 r  pb_deb0/pb_cnt_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    pb_deb0/pb_cnt_next0_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.609 r  pb_deb0/pb_cnt_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.609    pb_deb0/pb_cnt_next0_carry__0_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.932 r  pb_deb0/pb_cnt_next0_carry__1/O[1]
                         net (fo=1, routed)           0.810     8.742    pb_deb0/pb_cnt_next0_carry__1_n_6
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.306     9.048 r  pb_deb0/pb_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.048    pb_deb0/pb_cnt_next[10]
    SLICE_X7Y110         FDRE                                         r  pb_deb0/pb_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.585    15.007    pb_deb0/CLK
    SLICE_X7Y110         FDRE                                         r  pb_deb0/pb_cnt_reg[10]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDRE (Setup_fdre_C_D)        0.029    15.277    pb_deb0/pb_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 u32_to_bcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.072ns (31.231%)  route 2.361ns (68.769%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.704     5.306    u32_to_bcd_inst/CLK
    SLICE_X5Y112         FDRE                                         r  u32_to_bcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  u32_to_bcd_inst/state_reg[2]/Q
                         net (fo=39, routed)          0.956     6.681    u32_to_bcd_inst/state[2]
    SLICE_X5Y112         LUT3 (Prop_lut3_I2_O)        0.321     7.002 r  u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=13, routed)          1.025     8.028    u32_to_bcd_inst/counter_next
    SLICE_X7Y114         LUT6 (Prop_lut6_I0_O)        0.332     8.360 r  u32_to_bcd_inst/shift[31]_i_1/O
                         net (fo=4, routed)           0.379     8.739    u32_to_bcd_inst/shift[31]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  u32_to_bcd_inst/shift_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.582    15.004    u32_to_bcd_inst/CLK
    SLICE_X7Y114         FDRE                                         r  u32_to_bcd_inst/shift_reg[28]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.040    u32_to_bcd_inst/shift_reg[28]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 u32_to_bcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.072ns (31.231%)  route 2.361ns (68.769%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.704     5.306    u32_to_bcd_inst/CLK
    SLICE_X5Y112         FDRE                                         r  u32_to_bcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  u32_to_bcd_inst/state_reg[2]/Q
                         net (fo=39, routed)          0.956     6.681    u32_to_bcd_inst/state[2]
    SLICE_X5Y112         LUT3 (Prop_lut3_I2_O)        0.321     7.002 r  u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=13, routed)          1.025     8.028    u32_to_bcd_inst/counter_next
    SLICE_X7Y114         LUT6 (Prop_lut6_I0_O)        0.332     8.360 r  u32_to_bcd_inst/shift[31]_i_1/O
                         net (fo=4, routed)           0.379     8.739    u32_to_bcd_inst/shift[31]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  u32_to_bcd_inst/shift_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.582    15.004    u32_to_bcd_inst/CLK
    SLICE_X7Y114         FDRE                                         r  u32_to_bcd_inst/shift_reg[29]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.040    u32_to_bcd_inst/shift_reg[29]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 u32_to_bcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.072ns (31.231%)  route 2.361ns (68.769%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.704     5.306    u32_to_bcd_inst/CLK
    SLICE_X5Y112         FDRE                                         r  u32_to_bcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  u32_to_bcd_inst/state_reg[2]/Q
                         net (fo=39, routed)          0.956     6.681    u32_to_bcd_inst/state[2]
    SLICE_X5Y112         LUT3 (Prop_lut3_I2_O)        0.321     7.002 r  u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=13, routed)          1.025     8.028    u32_to_bcd_inst/counter_next
    SLICE_X7Y114         LUT6 (Prop_lut6_I0_O)        0.332     8.360 r  u32_to_bcd_inst/shift[31]_i_1/O
                         net (fo=4, routed)           0.379     8.739    u32_to_bcd_inst/shift[31]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  u32_to_bcd_inst/shift_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.582    15.004    u32_to_bcd_inst/CLK
    SLICE_X7Y114         FDRE                                         r  u32_to_bcd_inst/shift_reg[30]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.040    u32_to_bcd_inst/shift_reg[30]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 u32_to_bcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.072ns (31.231%)  route 2.361ns (68.769%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.704     5.306    u32_to_bcd_inst/CLK
    SLICE_X5Y112         FDRE                                         r  u32_to_bcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  u32_to_bcd_inst/state_reg[2]/Q
                         net (fo=39, routed)          0.956     6.681    u32_to_bcd_inst/state[2]
    SLICE_X5Y112         LUT3 (Prop_lut3_I2_O)        0.321     7.002 r  u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=13, routed)          1.025     8.028    u32_to_bcd_inst/counter_next
    SLICE_X7Y114         LUT6 (Prop_lut6_I0_O)        0.332     8.360 r  u32_to_bcd_inst/shift[31]_i_1/O
                         net (fo=4, routed)           0.379     8.739    u32_to_bcd_inst/shift[31]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  u32_to_bcd_inst/shift_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.582    15.004    u32_to_bcd_inst/CLK
    SLICE_X7Y114         FDRE                                         r  u32_to_bcd_inst/shift_reg[31]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.040    u32_to_bcd_inst/shift_reg[31]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 pb_deb0/pb_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pb_deb0/pb_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.860ns (51.427%)  route 1.757ns (48.573%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.707     5.309    pb_deb0/CLK
    SLICE_X4Y108         FDRE                                         r  pb_deb0/pb_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  pb_deb0/pb_cnt_reg[1]/Q
                         net (fo=2, routed)           0.952     6.680    pb_deb0/pb_cnt[1]
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.492 r  pb_deb0/pb_cnt_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.492    pb_deb0/pb_cnt_next0_carry_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.815 r  pb_deb0/pb_cnt_next0_carry__0/O[1]
                         net (fo=1, routed)           0.805     8.620    pb_deb0/pb_cnt_next0_carry__0_n_6
    SLICE_X5Y108         LUT4 (Prop_lut4_I0_O)        0.306     8.926 r  pb_deb0/pb_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.926    pb_deb0/pb_cnt_next[6]
    SLICE_X5Y108         FDRE                                         r  pb_deb0/pb_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.586    15.008    pb_deb0/CLK
    SLICE_X5Y108         FDRE                                         r  pb_deb0/pb_cnt_reg[6]/C
                         clock pessimism              0.279    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)        0.031    15.283    pb_deb0/pb_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  6.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result16_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.367%)  route 0.068ns (32.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.594     1.513    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X3Y113         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.068     1.723    rx_data[2]
    SLICE_X2Y113         FDRE                                         r  result16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.866     2.031    clk_100M_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  result16_reg[10]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.075     1.601    result16_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 result16_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result16_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.595     1.514    clk_100M_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  result16_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  result16_reg[14]/Q
                         net (fo=2, routed)           0.068     1.723    result16[14]
    SLICE_X1Y112         FDRE                                         r  result16_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.867     2.032    clk_100M_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  result16_reg[6]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.071     1.585    result16_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 reset_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.512    clk_100M_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  reset_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  reset_sr_reg[0]/Q
                         net (fo=1, routed)           0.056     1.732    reset_sr_reg_n_0_[0]
    SLICE_X2Y116         FDRE                                         r  reset_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.864     2.029    clk_100M_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  reset_sr_reg[1]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.060     1.572    reset_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pb_deb0/pb_sync_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pb_deb0/pb_sync_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.597     1.516    pb_deb0/CLK
    SLICE_X3Y107         FDRE                                         r  pb_deb0/pb_sync_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  pb_deb0/pb_sync_sr_reg[1]/Q
                         net (fo=1, routed)           0.112     1.769    pb_deb0/pb_sync_sr_reg_n_0_[1]
    SLICE_X3Y108         FDRE                                         r  pb_deb0/pb_sync_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.870     2.035    pb_deb0/CLK
    SLICE_X3Y108         FDRE                                         r  pb_deb0/pb_sync_sr_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.070     1.602    pb_deb0/pb_sync_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UART_control_inst/TX_control_inst0/tx_data16_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.598     1.517    UART_control_inst/TX_control_inst0/CLK
    SLICE_X0Y104         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  UART_control_inst/TX_control_inst0/tx_data16_reg[10]/Q
                         net (fo=1, routed)           0.087     1.745    UART_control_inst/TX_control_inst0/tx_data16[10]
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  UART_control_inst/TX_control_inst0/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X1Y104         FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.871     2.036    uart_basic_inst/uart_tx_blk/CLK
    SLICE_X1Y104         FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.092     1.622    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result16_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.594     1.513    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X3Y113         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.110     1.764    rx_data[0]
    SLICE_X2Y113         FDRE                                         r  result16_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.866     2.031    clk_100M_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  result16_reg[8]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.064     1.590    result16_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.871%)  route 0.131ns (48.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.512    u32_to_bcd_inst/CLK
    SLICE_X7Y114         FDRE                                         r  u32_to_bcd_inst/shift_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u32_to_bcd_inst/shift_reg[29]/Q
                         net (fo=5, routed)           0.131     1.784    u32_to_bcd_inst/shift_reg_n_0_[29]
    SLICE_X7Y113         FDRE                                         r  u32_to_bcd_inst/bcd_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.862     2.028    u32_to_bcd_inst/CLK
    SLICE_X7Y113         FDRE                                         r  u32_to_bcd_inst/bcd_reg[30]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.075     1.602    u32_to_bcd_inst/bcd_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.956%)  route 0.136ns (49.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.512    u32_to_bcd_inst/CLK
    SLICE_X4Y114         FDRE                                         r  u32_to_bcd_inst/shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u32_to_bcd_inst/shift_reg[5]/Q
                         net (fo=5, routed)           0.136     1.789    u32_to_bcd_inst/shift_reg_n_0_[5]
    SLICE_X5Y113         FDRE                                         r  u32_to_bcd_inst/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.862     2.028    u32_to_bcd_inst/CLK
    SLICE_X5Y113         FDRE                                         r  u32_to_bcd_inst/bcd_reg[6]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.075     1.602    u32_to_bcd_inst/bcd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.512    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X1Y116         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/Q
                         net (fo=4, routed)           0.119     1.773    uart_basic_inst/uart_rx_blk/bit_counter_reg_n_0_[0]
    SLICE_X0Y116         LUT5 (Prop_lut5_I1_O)        0.048     1.821 r  uart_basic_inst/uart_rx_blk/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_basic_inst/uart_rx_blk/bit_counter[2]_i_1_n_0
    SLICE_X0Y116         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.864     2.029    uart_basic_inst/uart_rx_blk/CLK
    SLICE_X0Y116         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.107     1.632    uart_basic_inst/uart_rx_blk/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_control_inst/TX_control_inst0/tx_data16_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.305%)  route 0.117ns (38.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.599     1.518    UART_control_inst/TX_control_inst0/CLK
    SLICE_X0Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_control_inst/TX_control_inst0/tx_data16_reg[5]/Q
                         net (fo=1, routed)           0.117     1.777    UART_control_inst/TX_control_inst0/tx_data16[5]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  UART_control_inst/TX_control_inst0/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X0Y103         FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.871     2.036    uart_basic_inst/uart_tx_blk/CLK
    SLICE_X0Y103         FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.091     1.624    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y116    reset_sr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y116    reset_sr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y112    result16_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113    result16_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113    result16_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113    result16_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113    result16_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y112    result16_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112    result16_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    reset_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    reset_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    reset_sr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    reset_sr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    result16_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    result16_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    result16_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    result16_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    result16_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    result16_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    reset_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    reset_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    reset_sr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    reset_sr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    result16_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    result16_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    result16_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    result16_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    result16_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    result16_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.634ns  (logic 4.635ns (39.842%)  route 6.999ns (60.158%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/Q
                         net (fo=27, routed)          1.563     2.019    display_mux_inst/ss_select_q__0[2]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.124     2.143 r  display_mux_inst/ss_value_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.665     2.808    display_mux_inst/ss_value_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     2.932 r  display_mux_inst/ss_value_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     3.767    display_mux_inst/ss_value_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I3_O)        0.152     3.919 r  display_mux_inst/ss_value_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.935     7.855    ss_value_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    11.634 r  ss_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.634    ss_value[0]
    T10                                                               r  ss_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.097ns  (logic 4.625ns (41.675%)  route 6.472ns (58.325%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/Q
                         net (fo=27, routed)          1.563     2.019    display_mux_inst/ss_select_q__0[2]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.124     2.143 r  display_mux_inst/ss_value_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.665     2.808    display_mux_inst/ss_value_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     2.932 r  display_mux_inst/ss_value_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     3.760    display_mux_inst/ss_value_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I3_O)        0.152     3.912 r  display_mux_inst/ss_value_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.416     7.328    ss_value_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    11.097 r  ss_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.097    ss_value[5]
    T11                                                               r  ss_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.772ns  (logic 4.592ns (42.625%)  route 6.180ns (57.375%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/Q
                         net (fo=27, routed)          1.563     2.019    display_mux_inst/ss_select_q__0[2]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.124     2.143 f  display_mux_inst/ss_value_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.665     2.808    display_mux_inst/ss_value_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     2.932 f  display_mux_inst/ss_value_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.975     3.906    display_mux_inst/ss_value_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I3_O)        0.152     4.058 r  display_mux_inst/ss_value_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.978     7.036    ss_value_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736    10.772 r  ss_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.772    ss_value[4]
    P15                                                               r  ss_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.588ns  (logic 4.383ns (41.398%)  route 6.205ns (58.602%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/Q
                         net (fo=27, routed)          1.563     2.019    display_mux_inst/ss_select_q__0[2]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.124     2.143 r  display_mux_inst/ss_value_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.665     2.808    display_mux_inst/ss_value_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     2.932 r  display_mux_inst/ss_value_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     3.767    display_mux_inst/ss_value_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I3_O)        0.124     3.891 r  display_mux_inst/ss_value_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.142     7.033    ss_value_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.588 r  ss_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.588    ss_value[1]
    R10                                                               r  ss_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_select[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.914ns  (logic 4.328ns (43.651%)  route 5.586ns (56.349%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/Q
                         net (fo=28, routed)          1.216     1.672    display_mux_inst/ss_select_q__0[1]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.150     1.822 r  display_mux_inst/ss_select_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.371     6.192    ss_select_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722     9.914 r  ss_select_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.914    ss_select[6]
    K2                                                                r  ss_select[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 4.365ns (45.136%)  route 5.306ns (54.864%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/Q
                         net (fo=28, routed)          1.507     1.963    display_mux_inst/ss_select_q__0[1]
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124     2.087 r  display_mux_inst/ss_value_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.682     2.769    display_mux_inst/ss_value_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.893 r  display_mux_inst/ss_value_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.792     3.685    display_mux_inst/ss_value_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I1_O)        0.124     3.809 r  display_mux_inst/ss_value_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.325     6.134    ss_value_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.671 r  ss_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.671    ss_value[6]
    L18                                                               r  ss_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.584ns  (logic 4.321ns (45.086%)  route 5.263ns (54.914%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/Q
                         net (fo=27, routed)          1.563     2.019    display_mux_inst/ss_select_q__0[2]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.124     2.143 r  display_mux_inst/ss_value_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.665     2.808    display_mux_inst/ss_value_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     2.932 r  display_mux_inst/ss_value_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.975     3.906    display_mux_inst/ss_value_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I3_O)        0.124     4.030 r  display_mux_inst/ss_value_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.061     6.091    ss_value_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.584 r  ss_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.584    ss_value[2]
    K16                                                               r  ss_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.154ns  (logic 4.378ns (47.829%)  route 4.776ns (52.171%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/Q
                         net (fo=27, routed)          1.563     2.019    display_mux_inst/ss_select_q__0[2]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.124     2.143 r  display_mux_inst/ss_value_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.665     2.808    display_mux_inst/ss_value_OBUF[6]_inst_i_22_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I3_O)        0.124     2.932 r  display_mux_inst/ss_value_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     3.760    display_mux_inst/ss_value_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I3_O)        0.124     3.884 r  display_mux_inst/ss_value_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.720     5.604    ss_value_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.154 r  ss_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.154    ss_value[3]
    K13                                                               r  ss_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 4.154ns (45.577%)  route 4.961ns (54.423%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/Q
                         net (fo=28, routed)          1.216     1.672    display_mux_inst/ss_select_q__0[1]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     1.796 r  display_mux_inst/ss_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.745     5.541    ss_select_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.115 r  ss_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.115    ss_select[2]
    T9                                                                r  ss_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_select[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 4.506ns (52.369%)  route 4.098ns (47.631%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[3]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_mux_inst/FSM_sequential_ss_select_q_reg[3]/Q
                         net (fo=30, routed)          0.971     1.390    display_mux_inst/ss_select_q__0[3]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.327     1.717 r  display_mux_inst/ss_select_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.127     4.844    ss_select_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     8.604 r  ss_select_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.604    ss_select[5]
    T14                                                               r  ss_select[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_mux_inst/FSM_sequential_ss_select_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.314%)  route 0.144ns (43.686%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[0]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_mux_inst/FSM_sequential_ss_select_q_reg[0]/Q
                         net (fo=29, routed)          0.144     0.285    display_mux_inst/ss_select_q__0[0]
    SLICE_X5Y111         LUT3 (Prop_lut3_I1_O)        0.045     0.330 r  display_mux_inst/FSM_sequential_ss_select_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.330    display_mux_inst/FSM_sequential_ss_select_q[1]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_mux_inst/FSM_sequential_ss_select_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.189ns (56.707%)  route 0.144ns (43.293%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[0]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_mux_inst/FSM_sequential_ss_select_q_reg[0]/Q
                         net (fo=29, routed)          0.144     0.285    display_mux_inst/ss_select_q__0[0]
    SLICE_X5Y111         LUT4 (Prop_lut4_I2_O)        0.048     0.333 r  display_mux_inst/FSM_sequential_ss_select_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    display_mux_inst/p_0_out[3]
    SLICE_X5Y111         FDRE                                         r  display_mux_inst/FSM_sequential_ss_select_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_mux_inst/FSM_sequential_ss_select_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.192ns (31.813%)  route 0.412ns (68.187%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/Q
                         net (fo=27, routed)          0.232     0.373    display_mux_inst/ss_select_q__0[2]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.051     0.424 r  display_mux_inst/FSM_sequential_ss_select_q[2]_i_1/O
                         net (fo=1, routed)           0.179     0.604    display_mux_inst/FSM_sequential_ss_select_q[2]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_mux_inst/FSM_sequential_ss_select_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.231ns (36.726%)  route 0.398ns (63.274%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[3]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display_mux_inst/FSM_sequential_ss_select_q_reg[3]/Q
                         net (fo=30, routed)          0.270     0.398    display_mux_inst/ss_select_q__0[3]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.103     0.501 r  display_mux_inst/FSM_sequential_ss_select_q[0]_i_1/O
                         net (fo=1, routed)           0.128     0.629    display_mux_inst/FSM_sequential_ss_select_q[0]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  display_mux_inst/FSM_sequential_ss_select_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.422ns (71.360%)  route 0.571ns (28.640%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/Q
                         net (fo=28, routed)          0.143     0.284    display_mux_inst/ss_select_q__0[1]
    SLICE_X4Y111         LUT4 (Prop_lut4_I2_O)        0.045     0.329 r  display_mux_inst/ss_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.427     0.757    ss_select_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.993 r  ss_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.993    ss_select[1]
    J18                                                               r  ss_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.422ns (71.254%)  route 0.574ns (28.746%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/Q
                         net (fo=28, routed)          0.142     0.283    display_mux_inst/ss_select_q__0[1]
    SLICE_X4Y111         LUT4 (Prop_lut4_I3_O)        0.045     0.328 r  display_mux_inst/ss_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.431     0.760    ss_select_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.996 r  ss_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.996    ss_select[0]
    J17                                                               r  ss_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.439ns (71.698%)  route 0.568ns (28.302%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_mux_inst/FSM_sequential_ss_select_q_reg[2]/Q
                         net (fo=27, routed)          0.232     0.373    display_mux_inst/ss_select_q__0[2]
    SLICE_X4Y111         LUT4 (Prop_lut4_I3_O)        0.045     0.418 r  display_mux_inst/ss_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     0.754    ss_select_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.007 r  ss_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.007    ss_select[3]
    J14                                                               r  ss_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.482ns (65.291%)  route 0.788ns (34.709%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/Q
                         net (fo=28, routed)          0.251     0.392    display_mux_inst/ss_select_q__0[1]
    SLICE_X4Y112         LUT4 (Prop_lut4_I3_O)        0.045     0.437 r  display_mux_inst/ss_value_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.177     0.614    display_mux_inst/ss_value_OBUF[5]_inst_i_2_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I4_O)        0.045     0.659 r  display_mux_inst/ss_value_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.360     1.019    ss_value_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.270 r  ss_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.270    ss_value[3]
    K13                                                               r  ss_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_select[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.502ns (62.291%)  route 0.909ns (37.709%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/Q
                         net (fo=28, routed)          0.142     0.283    display_mux_inst/ss_select_q__0[1]
    SLICE_X4Y111         LUT4 (Prop_lut4_I2_O)        0.048     0.331 r  display_mux_inst/ss_select_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.767     1.098    ss_select_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     2.411 r  ss_select_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.411    ss_select[4]
    P14                                                               r  ss_select[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.425ns (58.048%)  route 1.030ns (41.952%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_mux_inst/FSM_sequential_ss_select_q_reg[1]/Q
                         net (fo=28, routed)          0.251     0.392    display_mux_inst/ss_select_q__0[1]
    SLICE_X4Y112         LUT4 (Prop_lut4_I3_O)        0.045     0.437 r  display_mux_inst/ss_value_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.291     0.728    display_mux_inst/ss_value_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I4_O)        0.045     0.773 r  display_mux_inst/ss_value_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.488     1.261    ss_value_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.455 r  ss_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.455    ss_value[2]
    K16                                                               r  ss_value[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.504ns  (logic 4.397ns (38.223%)  route 7.107ns (61.777%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.709     5.311    uart_basic_inst/uart_tx_blk/CLK
    SLICE_X1Y106         FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  uart_basic_inst/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           1.004     6.734    uart_basic_inst/uart_tx_blk/counter[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.299     7.033 r  uart_basic_inst/uart_tx_blk/uart_tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.949     7.982    uart_basic_inst/uart_tx_blk/uart_tx_OBUF_inst_i_2_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.106 r  uart_basic_inst/uart_tx_blk/uart_tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.154    13.260    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    16.816 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    16.816    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.221ns  (logic 4.697ns (41.860%)  route 6.524ns (58.140%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.703     5.305    u32_to_bcd_inst/CLK
    SLICE_X6Y114         FDRE                                         r  u32_to_bcd_inst/bcd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  u32_to_bcd_inst/bcd_reg[13]/Q
                         net (fo=1, routed)           0.796     6.619    display_mux_inst/Q[13]
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  display_mux_inst/ss_value_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.959     7.703    display_mux_inst/ss_value_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.827 r  display_mux_inst/ss_value_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833     8.660    display_mux_inst/ss_value_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.152     8.812 r  display_mux_inst/ss_value_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.935    12.747    ss_value_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    16.526 r  ss_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.526    ss_value[0]
    T10                                                               r  ss_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 4.687ns (43.825%)  route 6.007ns (56.175%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.703     5.305    u32_to_bcd_inst/CLK
    SLICE_X6Y114         FDRE                                         r  u32_to_bcd_inst/bcd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  u32_to_bcd_inst/bcd_reg[13]/Q
                         net (fo=1, routed)           0.796     6.619    display_mux_inst/Q[13]
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  display_mux_inst/ss_value_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.959     7.703    display_mux_inst/ss_value_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.827 r  display_mux_inst/ss_value_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     8.662    display_mux_inst/ss_value_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I1_O)        0.152     8.814 r  display_mux_inst/ss_value_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.416    12.231    ss_value_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    15.999 r  ss_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.999    ss_value[5]
    T11                                                               r  ss_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.203ns  (logic 4.652ns (45.588%)  route 5.552ns (54.412%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.703     5.305    u32_to_bcd_inst/CLK
    SLICE_X6Y114         FDRE                                         r  u32_to_bcd_inst/bcd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  u32_to_bcd_inst/bcd_reg[13]/Q
                         net (fo=1, routed)           0.796     6.619    display_mux_inst/Q[13]
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124     6.743 f  display_mux_inst/ss_value_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.959     7.703    display_mux_inst/ss_value_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.827 f  display_mux_inst/ss_value_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     8.645    display_mux_inst/ss_value_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I2_O)        0.150     8.795 r  display_mux_inst/ss_value_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.978    11.773    ss_value_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736    15.509 r  ss_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.509    ss_value[4]
    P15                                                               r  ss_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.176ns  (logic 4.445ns (43.687%)  route 5.730ns (56.313%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.703     5.305    u32_to_bcd_inst/CLK
    SLICE_X6Y114         FDRE                                         r  u32_to_bcd_inst/bcd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  u32_to_bcd_inst/bcd_reg[13]/Q
                         net (fo=1, routed)           0.796     6.619    display_mux_inst/Q[13]
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  display_mux_inst/ss_value_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.959     7.703    display_mux_inst/ss_value_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.827 r  display_mux_inst/ss_value_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833     8.660    display_mux_inst/ss_value_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I1_O)        0.124     8.784 r  display_mux_inst/ss_value_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.142    11.926    ss_value_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.481 r  ss_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.481    ss_value[1]
    R10                                                               r  ss_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.098ns  (logic 4.427ns (48.660%)  route 4.671ns (51.340%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.703     5.305    u32_to_bcd_inst/CLK
    SLICE_X6Y114         FDRE                                         r  u32_to_bcd_inst/bcd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  u32_to_bcd_inst/bcd_reg[13]/Q
                         net (fo=1, routed)           0.796     6.619    display_mux_inst/Q[13]
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  display_mux_inst/ss_value_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.959     7.703    display_mux_inst/ss_value_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.827 r  display_mux_inst/ss_value_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.591     8.418    display_mux_inst/ss_value_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.124     8.542 r  display_mux_inst/ss_value_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.325    10.866    ss_value_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.404 r  ss_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.404    ss_value[6]
    L18                                                               r  ss_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.018ns  (logic 4.383ns (48.606%)  route 4.634ns (51.394%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.703     5.305    u32_to_bcd_inst/CLK
    SLICE_X6Y114         FDRE                                         r  u32_to_bcd_inst/bcd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  u32_to_bcd_inst/bcd_reg[13]/Q
                         net (fo=1, routed)           0.796     6.619    display_mux_inst/Q[13]
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  display_mux_inst/ss_value_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.959     7.703    display_mux_inst/ss_value_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.827 r  display_mux_inst/ss_value_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     8.645    display_mux_inst/ss_value_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.124     8.769 r  display_mux_inst/ss_value_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.061    10.830    ss_value_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.323 r  ss_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.323    ss_value[2]
    K16                                                               r  ss_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.751ns  (logic 4.440ns (50.738%)  route 4.311ns (49.262%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.703     5.305    u32_to_bcd_inst/CLK
    SLICE_X6Y114         FDRE                                         r  u32_to_bcd_inst/bcd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  u32_to_bcd_inst/bcd_reg[13]/Q
                         net (fo=1, routed)           0.796     6.619    display_mux_inst/Q[13]
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  display_mux_inst/ss_value_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.959     7.703    display_mux_inst/ss_value_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.827 r  display_mux_inst/ss_value_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     8.662    display_mux_inst/ss_value_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.124     8.786 r  display_mux_inst/ss_value_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.720    10.506    ss_value_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.057 r  ss_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.057    ss_value[3]
    K13                                                               r  ss_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.407ns (54.391%)  route 3.695ns (45.609%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.709     5.311    uart_basic_inst/uart_tx_blk/CLK
    SLICE_X1Y106         FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  uart_basic_inst/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           1.004     6.734    uart_basic_inst/uart_tx_blk/counter[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.299     7.033 r  uart_basic_inst/uart_tx_blk/uart_tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.949     7.982    uart_basic_inst/uart_tx_blk/uart_tx_OBUF_inst_i_2_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.106 r  uart_basic_inst/uart_tx_blk/uart_tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.742     9.849    uart_tx_usb_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565    13.414 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.414    uart_tx
    C17                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.405ns  (logic 4.135ns (64.560%)  route 2.270ns (35.440%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.709     5.311    uart_basic_inst/uart_tx_blk/CLK
    SLICE_X3Y106         FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.741     6.509    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.124     6.633 r  uart_basic_inst/uart_tx_blk/uart_tx_busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     8.161    uart_tx_busy_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555    11.717 r  uart_tx_busy_OBUF_inst/O
                         net (fo=0)                   0.000    11.717    uart_tx_busy
    D18                                                               r  uart_tx_busy (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_control_inst/TX_sequence_inst0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.377ns (75.087%)  route 0.457ns (24.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.596     1.515    UART_control_inst/TX_sequence_inst0/CLK
    SLICE_X4Y107         FDRE                                         r  UART_control_inst/TX_sequence_inst0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  UART_control_inst/TX_sequence_inst0/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.457     2.113    leds_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.349 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.349    leds[1]
    K15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_control_inst/TX_sequence_inst0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.362ns (74.209%)  route 0.473ns (25.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.596     1.515    UART_control_inst/TX_sequence_inst0/CLK
    SLICE_X4Y107         FDRE                                         r  UART_control_inst/TX_sequence_inst0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  UART_control_inst/TX_sequence_inst0/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.473     2.130    leds_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.351 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.351    leds[0]
    H17                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.442ns (75.252%)  route 0.474ns (24.748%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.597     1.516    uart_basic_inst/uart_tx_blk/CLK
    SLICE_X1Y107         FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.193     1.850    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]_0
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045     1.895 r  uart_basic_inst/uart_tx_blk/uart_tx_busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.282     2.177    uart_tx_busy_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.256     3.432 r  uart_tx_busy_OBUF_inst/O
                         net (fo=0)                   0.000     3.432    uart_tx_busy
    D18                                                               r  uart_tx_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.452ns (70.601%)  route 0.604ns (29.399%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.598     1.517    uart_basic_inst/uart_tx_blk/CLK
    SLICE_X3Y106         FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.231     1.890    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.045     1.935 r  uart_basic_inst/uart_tx_blk/uart_tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.373     2.308    uart_tx_usb_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.573 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.573    uart_tx
    C17                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.568ns (66.584%)  route 0.787ns (33.416%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.512    u32_to_bcd_inst/CLK
    SLICE_X4Y113         FDRE                                         r  u32_to_bcd_inst/bcd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  u32_to_bcd_inst/bcd_reg[8]/Q
                         net (fo=1, routed)           0.061     1.701    display_mux_inst/Q[8]
    SLICE_X4Y113         LUT6 (Prop_lut6_I0_O)        0.099     1.800 r  display_mux_inst/ss_value_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.146     1.946    display_mux_inst/ss_value_OBUF[6]_inst_i_15_n_0
    SLICE_X4Y113         LUT4 (Prop_lut4_I0_O)        0.045     1.991 r  display_mux_inst/ss_value_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.220     2.211    display_mux_inst/ss_value_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I1_O)        0.045     2.256 r  display_mux_inst/ss_value_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.360     2.616    ss_value_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.867 r  ss_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.867    ss_value[3]
    K13                                                               r  ss_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.511ns (61.833%)  route 0.933ns (38.167%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.512    u32_to_bcd_inst/CLK
    SLICE_X5Y113         FDRE                                         r  u32_to_bcd_inst/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  u32_to_bcd_inst/bcd_reg[6]/Q
                         net (fo=1, routed)           0.139     1.780    display_mux_inst/Q[6]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.099     1.879 r  display_mux_inst/ss_value_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.154     2.033    display_mux_inst/ss_value_OBUF[6]_inst_i_12_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I1_O)        0.045     2.078 r  display_mux_inst/ss_value_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.152     2.230    display_mux_inst/ss_value_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I2_O)        0.045     2.275 r  display_mux_inst/ss_value_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.762    ss_value_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.957 r  ss_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.957    ss_value[2]
    K16                                                               r  ss_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.555ns (61.677%)  route 0.966ns (38.323%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.512    u32_to_bcd_inst/CLK
    SLICE_X4Y113         FDRE                                         r  u32_to_bcd_inst/bcd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  u32_to_bcd_inst/bcd_reg[8]/Q
                         net (fo=1, routed)           0.061     1.701    display_mux_inst/Q[8]
    SLICE_X4Y113         LUT6 (Prop_lut6_I0_O)        0.099     1.800 r  display_mux_inst/ss_value_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.146     1.946    display_mux_inst/ss_value_OBUF[6]_inst_i_15_n_0
    SLICE_X4Y113         LUT4 (Prop_lut4_I0_O)        0.045     1.991 r  display_mux_inst/ss_value_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.143     2.134    display_mux_inst/ss_value_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I2_O)        0.045     2.179 r  display_mux_inst/ss_value_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.617     2.796    ss_value_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.034 r  ss_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.034    ss_value[6]
    L18                                                               r  ss_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.573ns (54.410%)  route 1.318ns (45.590%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.512    u32_to_bcd_inst/CLK
    SLICE_X4Y113         FDRE                                         r  u32_to_bcd_inst/bcd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  u32_to_bcd_inst/bcd_reg[8]/Q
                         net (fo=1, routed)           0.061     1.701    display_mux_inst/Q[8]
    SLICE_X4Y113         LUT6 (Prop_lut6_I0_O)        0.099     1.800 r  display_mux_inst/ss_value_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.146     1.946    display_mux_inst/ss_value_OBUF[6]_inst_i_15_n_0
    SLICE_X4Y113         LUT4 (Prop_lut4_I0_O)        0.045     1.991 r  display_mux_inst/ss_value_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.229     2.221    display_mux_inst/ss_value_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.045     2.266 r  display_mux_inst/ss_value_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.882     3.148    ss_value_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.404 r  ss_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.404    ss_value[1]
    R10                                                               r  ss_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.975ns  (logic 1.616ns (54.338%)  route 1.358ns (45.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.512    u32_to_bcd_inst/CLK
    SLICE_X5Y113         FDRE                                         r  u32_to_bcd_inst/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  u32_to_bcd_inst/bcd_reg[6]/Q
                         net (fo=1, routed)           0.139     1.780    display_mux_inst/Q[6]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.099     1.879 r  display_mux_inst/ss_value_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.154     2.033    display_mux_inst/ss_value_OBUF[6]_inst_i_12_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I1_O)        0.045     2.078 r  display_mux_inst/ss_value_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.152     2.230    display_mux_inst/ss_value_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.048     2.278 r  display_mux_inst/ss_value_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.913     3.191    ss_value_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.296     4.487 r  ss_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.487    ss_value[4]
    P15                                                               r  ss_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u32_to_bcd_inst/bcd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.191ns  (logic 1.645ns (51.566%)  route 1.545ns (48.434%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.512    u32_to_bcd_inst/CLK
    SLICE_X4Y113         FDRE                                         r  u32_to_bcd_inst/bcd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  u32_to_bcd_inst/bcd_reg[8]/Q
                         net (fo=1, routed)           0.061     1.701    display_mux_inst/Q[8]
    SLICE_X4Y113         LUT6 (Prop_lut6_I0_O)        0.099     1.800 r  display_mux_inst/ss_value_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.146     1.946    display_mux_inst/ss_value_OBUF[6]_inst_i_15_n_0
    SLICE_X4Y113         LUT4 (Prop_lut4_I0_O)        0.045     1.991 r  display_mux_inst/ss_value_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.220     2.211    display_mux_inst/ss_value_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.045     2.256 r  display_mux_inst/ss_value_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.118     3.375    ss_value_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.328     4.703 r  ss_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.703    ss_value[5]
    T11                                                               r  ss_value[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[8]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.902ns  (logic 0.982ns (16.641%)  route 4.920ns (83.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[8] (IN)
                         net (fo=0)                   0.000     0.000    switches[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  switches_IBUF[8]_inst/O
                         net (fo=1, routed)           4.920     5.902    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[8]
    SLICE_X0Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.590     5.012    UART_control_inst/TX_control_inst0/CLK
    SLICE_X0Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[8]/C

Slack:                    inf
  Source:                 switches[9]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.888ns  (logic 0.967ns (16.424%)  route 4.921ns (83.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  switches[9] (IN)
                         net (fo=0)                   0.000     0.000    switches[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  switches_IBUF[9]_inst/O
                         net (fo=1, routed)           4.921     5.888    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[9]
    SLICE_X3Y104         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.589     5.011    UART_control_inst/TX_control_inst0/CLK
    SLICE_X3Y104         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[9]/C

Slack:                    inf
  Source:                 switches[12]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 1.467ns (30.159%)  route 3.396ns (69.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[12] (IN)
                         net (fo=0)                   0.000     0.000    switches[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[12]_inst/O
                         net (fo=1, routed)           3.396     4.863    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[12]
    SLICE_X3Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.590     5.012    UART_control_inst/TX_control_inst0/CLK
    SLICE_X3Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[12]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.732ns  (logic 1.524ns (40.839%)  route 2.208ns (59.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  switches_IBUF[15]_inst/O
                         net (fo=1, routed)           2.208     3.732    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[15]
    SLICE_X0Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.590     5.012    UART_control_inst/TX_control_inst0/CLK
    SLICE_X0Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.631ns (44.355%)  route 2.046ns (55.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.046     3.553    reset_n_IBUF
    SLICE_X2Y116         LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  reset_sr[0]_i_1/O
                         net (fo=1, routed)           0.000     3.677    p_1_out[0]
    SLICE_X2Y116         FDRE                                         r  reset_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.582     5.004    clk_100M_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  reset_sr_reg[0]/C

Slack:                    inf
  Source:                 switches[13]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.579ns  (logic 1.523ns (42.567%)  route 2.055ns (57.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  switches[13] (IN)
                         net (fo=0)                   0.000     0.000    switches[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  switches_IBUF[13]_inst/O
                         net (fo=1, routed)           2.055     3.579    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[13]
    SLICE_X1Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.590     5.012    UART_control_inst/TX_control_inst0/CLK
    SLICE_X1Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[13]/C

Slack:                    inf
  Source:                 switches[14]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.567ns  (logic 1.510ns (42.335%)  route 2.057ns (57.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  switches[14] (IN)
                         net (fo=0)                   0.000     0.000    switches[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  switches_IBUF[14]_inst/O
                         net (fo=1, routed)           2.057     3.567    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[14]
    SLICE_X1Y103         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.589     5.011    UART_control_inst/TX_control_inst0/CLK
    SLICE_X1Y103         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[14]/C

Slack:                    inf
  Source:                 switches[11]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.499ns  (logic 1.502ns (42.927%)  route 1.997ns (57.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  switches[11] (IN)
                         net (fo=0)                   0.000     0.000    switches[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  switches_IBUF[11]_inst/O
                         net (fo=1, routed)           1.997     3.499    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[11]
    SLICE_X1Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.590     5.012    UART_control_inst/TX_control_inst0/CLK
    SLICE_X1Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[11]/C

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.405ns  (logic 1.482ns (43.528%)  route 1.923ns (56.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  switches_IBUF[10]_inst/O
                         net (fo=1, routed)           1.923     3.405    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[10]
    SLICE_X0Y104         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.589     5.011    UART_control_inst/TX_control_inst0/CLK
    SLICE_X0Y104         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[10]/C

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.390ns  (logic 1.494ns (44.080%)  route 1.895ns (55.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switches_IBUF[6]_inst/O
                         net (fo=1, routed)           1.895     3.390    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[6]
    SLICE_X3Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.590     5.012    UART_control_inst/TX_control_inst0/CLK
    SLICE_X3Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.245ns (41.220%)  route 0.350ns (58.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=1, routed)           0.350     0.595    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[0]
    SLICE_X1Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.872     2.037    UART_control_inst/TX_control_inst0/CLK
    SLICE_X1Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.261ns (38.248%)  route 0.421ns (61.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.421     0.682    uart_basic_inst/uart_rx_blk/rx_sync_inst/D[0]
    SLICE_X1Y109         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.870     2.035    uart_basic_inst/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X1Y109         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.247ns (32.348%)  route 0.517ns (67.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switches_IBUF[1]_inst/O
                         net (fo=1, routed)           0.517     0.765    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[1]
    SLICE_X1Y103         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.871     2.036    UART_control_inst/TX_control_inst0/CLK
    SLICE_X1Y103         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[1]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.253ns (31.939%)  route 0.539ns (68.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switches_IBUF[2]_inst/O
                         net (fo=1, routed)           0.539     0.792    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[2]
    SLICE_X0Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.872     2.037    UART_control_inst/TX_control_inst0/CLK
    SLICE_X0Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[2]/C

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.275ns (32.407%)  route 0.575ns (67.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  switches_IBUF[7]_inst/O
                         net (fo=1, routed)           0.575     0.850    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[7]
    SLICE_X1Y103         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.871     2.036    UART_control_inst/TX_control_inst0/CLK
    SLICE_X1Y103         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[7]/C

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.265ns (30.865%)  route 0.594ns (69.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switches_IBUF[5]_inst/O
                         net (fo=1, routed)           0.594     0.859    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[5]
    SLICE_X0Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.872     2.037    UART_control_inst/TX_control_inst0/CLK
    SLICE_X0Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[5]/C

Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.260ns (29.088%)  route 0.635ns (70.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[4]_inst/O
                         net (fo=1, routed)           0.635     0.895    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[4]
    SLICE_X3Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.872     2.037    UART_control_inst/TX_control_inst0/CLK
    SLICE_X3Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[4]/C

Slack:                    inf
  Source:                 button_c
                            (input port)
  Destination:            pb_deb0/pb_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.244ns (26.665%)  route 0.672ns (73.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button_c (IN)
                         net (fo=0)                   0.000     0.000    button_c
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_c_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.917    pb_deb0/D[0]
    SLICE_X3Y107         FDRE                                         r  pb_deb0/pb_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.870     2.035    pb_deb0/CLK
    SLICE_X3Y107         FDRE                                         r  pb_deb0/pb_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.245ns (26.691%)  route 0.673ns (73.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[3]_inst/O
                         net (fo=1, routed)           0.673     0.918    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[3]
    SLICE_X1Y103         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.871     2.036    UART_control_inst/TX_control_inst0/CLK
    SLICE_X1Y103         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[3]/C

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            UART_control_inst/TX_control_inst0/tx_data16_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.262ns (25.864%)  route 0.750ns (74.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switches_IBUF[6]_inst/O
                         net (fo=1, routed)           0.750     1.012    UART_control_inst/TX_control_inst0/tx_data16_reg[15]_0[6]
    SLICE_X3Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.872     2.037    UART_control_inst/TX_control_inst0/CLK
    SLICE_X3Y102         FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[6]/C





