INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alucontrol.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alucontrol'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alusrcmuxb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALUSrcMuxB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/branch_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BranchAND'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/exmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'exmem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/new/forwardingMuxJALR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'forwardingMuxJALR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwarding_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ForwardingUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwardingmuxa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'forwardingMuxA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwardingmuxb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'forwardingMuxB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/hazardunit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hazard_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/idex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'idex'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/ifid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ifid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/immediategen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ImmGen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc4adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc4adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pcimmadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcimmadder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/memwb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memwb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/writebackmux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'writebackmux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'internal_connections'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/types_pk.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/riscvcore_zynq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCVCOREZYNQ'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ip/zynq_design_RISCVCOREZYNQ_0_0/sim/zynq_design_RISCVCOREZYNQ_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design_RISCVCOREZYNQ_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ipshared/cbbe/hdl/instructionmemIP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instructionmemIP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ip/zynq_design_instructionmemIP_0_0/sim/zynq_design_instructionmemIP_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design_instructionmemIP_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ipshared/339a/hdl/datamemIP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datamemIP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ip/zynq_design_datamemIP_0_0/sim/zynq_design_datamemIP_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design_datamemIP_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ipshared/71ce/hdl/controlsubsystemIP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlsubsystemIP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ip/zynq_design_controlsubsystemIP_0_0/sim/zynq_design_controlsubsystemIP_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design_controlsubsystemIP_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ip/zynq_design_rst_ps7_0_50M_0/sim/zynq_design_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design_rst_ps7_0_50M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_1/sim/bd_375a_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_375a_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ipshared/7ac2/hdl/registerIP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registerIP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ip/zynq_design_registerIP_0_1/sim/zynq_design_registerIP_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design_registerIP_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/sim/zynq_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/hdl/zynq_design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design_wrapper'
