Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  6 23:34:43 2025
| Host         : Eldentop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sorting_visualizer_top_timing_summary_routed.rpt -pb sorting_visualizer_top_timing_summary_routed.pb -rpx sorting_visualizer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sorting_visualizer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk_6p25MHz_reg_reg/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: clk_movement_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 904 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.269        0.000                      0                 1234        0.103        0.000                      0                 1234        4.500        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.454        0.000                      0                  967        0.103        0.000                      0                  967        4.500        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.269        0.000                      0                  267        0.655        0.000                      0                  267  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 bubble_fsm/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.477ns (22.824%)  route 4.994ns (77.175%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.565     5.086    bubble_fsm/clk_IBUF_BUFG
    SLICE_X36Y6          FDCE                                         r  bubble_fsm/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  bubble_fsm/i_reg[1]/Q
                         net (fo=65, routed)          2.251     7.793    bubble_fsm/i_reg_n_0_[1]
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.917 r  bubble_fsm/temp[6]_i_2/O
                         net (fo=1, routed)           0.466     8.383    bubble_fsm/temp[6]_i_2_n_0
    SLICE_X38Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.507 r  bubble_fsm/temp[6]_i_1/O
                         net (fo=3, routed)           0.731     9.239    bubble_fsm/temp[6]_i_1_n_0
    SLICE_X35Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.363 r  bubble_fsm/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000     9.363    bubble_fsm/FSM_sequential_state[2]_i_10_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.764 r  bubble_fsm/FSM_sequential_state_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.131    10.894    bubble_fsm/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I5_O)        0.124    11.018 r  bubble_fsm/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.415    11.433    bubble_fsm/next_state[1]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.557 r  bubble_fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.557    bubble_fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y13         FDCE                                         r  bubble_fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.440    14.781    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  bubble_fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X30Y13         FDCE (Setup_fdce_C_D)        0.077    15.011    bubble_fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.580ns (9.395%)  route 5.594ns (90.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.629     5.150    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  merge_controller/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  merge_controller/state_reg[0]_rep__0/Q
                         net (fo=95, routed)          5.045    10.652    merge_controller/state_reg[0]_rep__0_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.776 r  merge_controller/debounce_right[19]_i_1/O
                         net (fo=20, routed)          0.548    11.324    merge_controller/debounce_right[19]_i_1_n_0
    SLICE_X62Y42         FDCE                                         r  merge_controller/debounce_right_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.518    14.859    merge_controller/clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  merge_controller/debounce_right_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X62Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.893    merge_controller/debounce_right_reg[13]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.580ns (9.395%)  route 5.594ns (90.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.629     5.150    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  merge_controller/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  merge_controller/state_reg[0]_rep__0/Q
                         net (fo=95, routed)          5.045    10.652    merge_controller/state_reg[0]_rep__0_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.776 r  merge_controller/debounce_right[19]_i_1/O
                         net (fo=20, routed)          0.548    11.324    merge_controller/debounce_right[19]_i_1_n_0
    SLICE_X62Y42         FDCE                                         r  merge_controller/debounce_right_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.518    14.859    merge_controller/clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  merge_controller/debounce_right_reg[14]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X62Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.893    merge_controller/debounce_right_reg[14]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.580ns (9.395%)  route 5.594ns (90.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.629     5.150    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  merge_controller/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  merge_controller/state_reg[0]_rep__0/Q
                         net (fo=95, routed)          5.045    10.652    merge_controller/state_reg[0]_rep__0_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.776 r  merge_controller/debounce_right[19]_i_1/O
                         net (fo=20, routed)          0.548    11.324    merge_controller/debounce_right[19]_i_1_n_0
    SLICE_X62Y42         FDCE                                         r  merge_controller/debounce_right_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.518    14.859    merge_controller/clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  merge_controller/debounce_right_reg[17]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X62Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.893    merge_controller/debounce_right_reg[17]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.580ns (9.421%)  route 5.576ns (90.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.629     5.150    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  merge_controller/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  merge_controller/state_reg[0]_rep__0/Q
                         net (fo=95, routed)          5.045    10.652    merge_controller/state_reg[0]_rep__0_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.776 r  merge_controller/debounce_right[19]_i_1/O
                         net (fo=20, routed)          0.531    11.307    merge_controller/debounce_right[19]_i_1_n_0
    SLICE_X62Y39         FDCE                                         r  merge_controller/debounce_right_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.517    14.858    merge_controller/clk_IBUF_BUFG
    SLICE_X62Y39         FDCE                                         r  merge_controller/debounce_right_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.892    merge_controller/debounce_right_reg[1]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.580ns (9.421%)  route 5.576ns (90.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.629     5.150    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  merge_controller/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  merge_controller/state_reg[0]_rep__0/Q
                         net (fo=95, routed)          5.045    10.652    merge_controller/state_reg[0]_rep__0_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.776 r  merge_controller/debounce_right[19]_i_1/O
                         net (fo=20, routed)          0.531    11.307    merge_controller/debounce_right[19]_i_1_n_0
    SLICE_X62Y39         FDCE                                         r  merge_controller/debounce_right_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.517    14.858    merge_controller/clk_IBUF_BUFG
    SLICE_X62Y39         FDCE                                         r  merge_controller/debounce_right_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.892    merge_controller/debounce_right_reg[2]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.580ns (9.421%)  route 5.576ns (90.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.629     5.150    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  merge_controller/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  merge_controller/state_reg[0]_rep__0/Q
                         net (fo=95, routed)          5.045    10.652    merge_controller/state_reg[0]_rep__0_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.776 r  merge_controller/debounce_right[19]_i_1/O
                         net (fo=20, routed)          0.531    11.307    merge_controller/debounce_right[19]_i_1_n_0
    SLICE_X62Y39         FDCE                                         r  merge_controller/debounce_right_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.517    14.858    merge_controller/clk_IBUF_BUFG
    SLICE_X62Y39         FDCE                                         r  merge_controller/debounce_right_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.892    merge_controller/debounce_right_reg[3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.580ns (9.421%)  route 5.576ns (90.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.629     5.150    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  merge_controller/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  merge_controller/state_reg[0]_rep__0/Q
                         net (fo=95, routed)          5.045    10.652    merge_controller/state_reg[0]_rep__0_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.776 r  merge_controller/debounce_right[19]_i_1/O
                         net (fo=20, routed)          0.531    11.307    merge_controller/debounce_right[19]_i_1_n_0
    SLICE_X62Y39         FDCE                                         r  merge_controller/debounce_right_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.517    14.858    merge_controller/clk_IBUF_BUFG
    SLICE_X62Y39         FDCE                                         r  merge_controller/debounce_right_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.892    merge_controller/debounce_right_reg[4]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 bubble_tutorial/cursor_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/user_action_correct_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 1.474ns (23.100%)  route 4.907ns (76.900%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.562     5.083    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  bubble_tutorial/cursor_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  bubble_tutorial/cursor_pos_reg[0]/Q
                         net (fo=62, routed)          1.579     7.118    bubble_tutorial/cursor_pos_reg[0]_0[0]
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  bubble_tutorial/array[2][5]_i_8/O
                         net (fo=1, routed)           0.433     7.675    bubble_tutorial/array[2][5]_i_8_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.799 r  bubble_tutorial/array[2][5]_i_4/O
                         net (fo=8, routed)           1.219     9.018    bubble_tutorial/array[2][5]_i_4_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.124     9.142 r  bubble_tutorial/optimal_should_swap_i_8/O
                         net (fo=1, routed)           0.000     9.142    bubble_tutorial/optimal_should_swap_i_8_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.540 r  bubble_tutorial/optimal_should_swap_reg_i_2/CO[3]
                         net (fo=2, routed)           1.031    10.571    bubble_tutorial/optimal_should_swap_reg_i_2_n_0
    SLICE_X42Y6          LUT5 (Prop_lut5_I0_O)        0.124    10.695 r  bubble_tutorial/user_action_correct_i_2/O
                         net (fo=1, routed)           0.645    11.340    bubble_tutorial/user_action_correct
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.464 r  bubble_tutorial/user_action_correct_i_1/O
                         net (fo=1, routed)           0.000    11.464    bubble_tutorial/user_action_correct_i_1_n_0
    SLICE_X44Y13         FDRE                                         r  bubble_tutorial/user_action_correct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443    14.784    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X44Y13         FDRE                                         r  bubble_tutorial/user_action_correct_reg/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y13         FDRE (Setup_fdre_C_D)        0.031    15.054    bubble_tutorial/user_action_correct_reg
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 merge_controller/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_down_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 0.580ns (9.514%)  route 5.516ns (90.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.629     5.150    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  merge_controller/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  merge_controller/state_reg[0]_rep__0/Q
                         net (fo=95, routed)          4.957    10.564    merge_controller/state_reg[0]_rep__0_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.688 r  merge_controller/debounce_down[19]_i_1/O
                         net (fo=20, routed)          0.559    11.247    merge_controller/debounce_down[19]_i_1_n_0
    SLICE_X63Y46         FDCE                                         r  merge_controller/debounce_down_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.519    14.860    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y46         FDCE                                         r  merge_controller/debounce_down_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y46         FDCE (Setup_fdce_C_CE)      -0.205    14.894    merge_controller/debounce_down_reg[11]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  3.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk_counter_movement_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_movement_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk_counter_movement_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_counter_movement_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    clk_counter_movement_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_counter_movement_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_counter_movement_reg[16]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clk_counter_movement_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    clk_counter_movement_reg[20]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  clk_counter_movement_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk_counter_movement_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_counter_movement_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bubble_fsm/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.054%)  route 0.278ns (59.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.563     1.446    bubble_fsm/clk_IBUF_BUFG
    SLICE_X35Y1          FDCE                                         r  bubble_fsm/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  bubble_fsm/temp_reg[7]/Q
                         net (fo=5, routed)           0.278     1.866    bubble_fsm/temp_reg_n_0_[7]
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.911 r  bubble_fsm/array[1][7]_i_2/O
                         net (fo=1, routed)           0.000     1.911    bubble_fsm/array[1][7]_i_2_n_0
    SLICE_X37Y3          FDCE                                         r  bubble_fsm/array_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.832     1.959    bubble_fsm/clk_IBUF_BUFG
    SLICE_X37Y3          FDCE                                         r  bubble_fsm/array_reg[1][7]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y3          FDCE (Hold_fdce_C_D)         0.091     1.801    bubble_fsm/array_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bubble_fsm/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.297%)  route 0.326ns (63.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.563     1.446    bubble_fsm/clk_IBUF_BUFG
    SLICE_X35Y1          FDCE                                         r  bubble_fsm/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  bubble_fsm/temp_reg[7]/Q
                         net (fo=5, routed)           0.326     1.914    bubble_fsm/temp_reg_n_0_[7]
    SLICE_X36Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  bubble_fsm/array[2][7]_i_2/O
                         net (fo=1, routed)           0.000     1.959    bubble_fsm/array[2][7]_i_2_n_0
    SLICE_X36Y1          FDCE                                         r  bubble_fsm/array_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.833     1.960    bubble_fsm/clk_IBUF_BUFG
    SLICE_X36Y1          FDCE                                         r  bubble_fsm/array_reg[2][7]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y1          FDCE (Hold_fdce_C_D)         0.092     1.803    bubble_fsm/array_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bubble_fsm/temp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[4][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.069%)  route 0.330ns (63.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.563     1.446    bubble_fsm/clk_IBUF_BUFG
    SLICE_X35Y0          FDCE                                         r  bubble_fsm/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  bubble_fsm/temp_reg[6]/Q
                         net (fo=5, routed)           0.330     1.917    bubble_fsm/temp_reg_n_0_[6]
    SLICE_X37Y0          LUT6 (Prop_lut6_I2_O)        0.045     1.962 r  bubble_fsm/array[4][6]_i_1/O
                         net (fo=1, routed)           0.000     1.962    bubble_fsm/array[4][6]_i_1_n_0
    SLICE_X37Y0          FDCE                                         r  bubble_fsm/array_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.833     1.960    bubble_fsm/clk_IBUF_BUFG
    SLICE_X37Y0          FDCE                                         r  bubble_fsm/array_reg[4][6]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y0          FDCE (Hold_fdce_C_D)         0.092     1.803    bubble_fsm/array_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bubble_fsm/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/compare_idx2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.871%)  route 0.333ns (64.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.563     1.446    bubble_fsm/clk_IBUF_BUFG
    SLICE_X36Y6          FDCE                                         r  bubble_fsm/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  bubble_fsm/i_reg[1]/Q
                         net (fo=65, routed)          0.333     1.920    bubble_fsm/i_reg_n_0_[1]
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.045     1.965 r  bubble_fsm/compare_idx2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.965    bubble_fsm/compare_idx2[2]_i_1_n_0
    SLICE_X33Y12         FDCE                                         r  bubble_fsm/compare_idx2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.828     1.955    bubble_fsm/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  bubble_fsm/compare_idx2_reg[2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X33Y12         FDCE (Hold_fdce_C_D)         0.091     1.797    bubble_fsm/compare_idx2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bubble_fsm/anim_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/anim_progress_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.196%)  route 0.139ns (42.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.550     1.433    bubble_fsm/clk_IBUF_BUFG
    SLICE_X28Y24         FDCE                                         r  bubble_fsm/anim_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  bubble_fsm/anim_counter_reg[5]/Q
                         net (fo=11, routed)          0.139     1.713    bubble_fsm/anim_counter_reg_n_0_[5]
    SLICE_X30Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.758 r  bubble_fsm/anim_progress[5]_i_1/O
                         net (fo=1, routed)           0.000     1.758    bubble_fsm/anim_progress[5]_i_1_n_0
    SLICE_X30Y23         FDCE                                         r  bubble_fsm/anim_progress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.817     1.944    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  bubble_fsm/anim_progress_reg[5]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X30Y23         FDCE (Hold_fdce_C_D)         0.120     1.586    bubble_fsm/anim_progress_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bubble_fsm/temp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.061%)  route 0.345ns (64.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.563     1.446    bubble_fsm/clk_IBUF_BUFG
    SLICE_X35Y0          FDCE                                         r  bubble_fsm/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  bubble_fsm/temp_reg[6]/Q
                         net (fo=5, routed)           0.345     1.932    bubble_fsm/temp_reg_n_0_[6]
    SLICE_X36Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.977 r  bubble_fsm/array[2][6]_i_1/O
                         net (fo=1, routed)           0.000     1.977    bubble_fsm/array[2][6]_i_1_n_0
    SLICE_X36Y1          FDCE                                         r  bubble_fsm/array_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.833     1.960    bubble_fsm/clk_IBUF_BUFG
    SLICE_X36Y1          FDCE                                         r  bubble_fsm/array_reg[2][6]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y1          FDCE (Hold_fdce_C_D)         0.092     1.803    bubble_fsm/array_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 btnR_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnR_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.797%)  route 0.125ns (43.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnR_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  btnR_sync_reg[0]/Q
                         net (fo=1, routed)           0.125     1.727    btnR_sync[0]
    SLICE_X40Y31         FDRE                                         r  btnR_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  btnR_sync_reg[1]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.070     1.543    btnR_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bubble_btn_debouncer/btn_l_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_btn_debouncer/btn_l_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.549     1.432    bubble_btn_debouncer/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  bubble_btn_debouncer/btn_l_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     1.560 f  bubble_btn_debouncer/btn_l_prev_reg/Q
                         net (fo=1, routed)           0.054     1.615    bubble_btn_debouncer/btn_l_prev
    SLICE_X35Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.714 r  bubble_btn_debouncer/btn_l_edge_i_1/O
                         net (fo=1, routed)           0.000     1.714    bubble_btn_debouncer/btn_l_edge0
    SLICE_X35Y24         FDRE                                         r  bubble_btn_debouncer/btn_l_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.815     1.942    bubble_btn_debouncer/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  bubble_btn_debouncer/btn_l_edge_reg/C
                         clock pessimism             -0.510     1.432    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.091     1.523    bubble_btn_debouncer/btn_l_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bubble_btn_debouncer/btn_u_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_btn_debouncer/btn_u_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.550     1.433    bubble_btn_debouncer/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  bubble_btn_debouncer/btn_u_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.128     1.561 f  bubble_btn_debouncer/btn_u_prev_reg/Q
                         net (fo=1, routed)           0.054     1.616    bubble_btn_debouncer/btn_u_prev
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.715 r  bubble_btn_debouncer/btn_u_edge_i_1/O
                         net (fo=1, routed)           0.000     1.715    bubble_btn_debouncer/btn_u_edge0
    SLICE_X35Y26         FDRE                                         r  bubble_btn_debouncer/btn_u_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.816     1.943    bubble_btn_debouncer/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  bubble_btn_debouncer/btn_u_edge_reg/C
                         clock pessimism             -0.510     1.433    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.091     1.524    bubble_btn_debouncer/btn_u_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   btnC_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   btnC_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y30   btnC_sync_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y30   btnD_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y30   btnD_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y38   btnD_sync_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   btnL_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y30   btnL_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   btnL_sync_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   bubble_clk_div/counter_1hz_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   bubble_clk_div/counter_1hz_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   bubble_clk_div/counter_1hz_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   bubble_clk_div/counter_1hz_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   bubble_clk_div/counter_1hz_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   bubble_clk_div/counter_1hz_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   bubble_clk_div/counter_1hz_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   bubble_clk_div/counter_1hz_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y6    bubble_fsm/i_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y6    bubble_fsm/i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y30   btnC_sync_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   btnD_sync_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   bubble_clk_div/counter_1hz_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   bubble_clk_div/counter_1hz_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   bubble_fsm/sorting_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   merge_controller/debounce_up_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   merge_controller/debounce_up_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   merge_controller/debounce_up_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   merge_controller/debounce_up_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   btnR_sync_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.642ns (10.371%)  route 5.548ns (89.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  btnC_sync_reg[1]/Q
                         net (fo=7, routed)           0.837     6.429    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.553 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         4.711    11.265    bubble_fsm/btn_reset_bubble
    SLICE_X35Y1          FDCE                                         f  bubble_fsm/temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.445    14.786    bubble_fsm/clk_IBUF_BUFG
    SLICE_X35Y1          FDCE                                         r  bubble_fsm/temp_reg[3]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X35Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.534    bubble_fsm/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.642ns (10.371%)  route 5.548ns (89.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  btnC_sync_reg[1]/Q
                         net (fo=7, routed)           0.837     6.429    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.553 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         4.711    11.265    bubble_fsm/btn_reset_bubble
    SLICE_X35Y1          FDCE                                         f  bubble_fsm/temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.445    14.786    bubble_fsm/clk_IBUF_BUFG
    SLICE_X35Y1          FDCE                                         r  bubble_fsm/temp_reg[4]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X35Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.534    bubble_fsm/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.642ns (10.371%)  route 5.548ns (89.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  btnC_sync_reg[1]/Q
                         net (fo=7, routed)           0.837     6.429    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.553 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         4.711    11.265    bubble_fsm/btn_reset_bubble
    SLICE_X35Y1          FDCE                                         f  bubble_fsm/temp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.445    14.786    bubble_fsm/clk_IBUF_BUFG
    SLICE_X35Y1          FDCE                                         r  bubble_fsm/temp_reg[5]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X35Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.534    bubble_fsm/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.642ns (10.371%)  route 5.548ns (89.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  btnC_sync_reg[1]/Q
                         net (fo=7, routed)           0.837     6.429    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.553 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         4.711    11.265    bubble_fsm/btn_reset_bubble
    SLICE_X35Y1          FDCE                                         f  bubble_fsm/temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.445    14.786    bubble_fsm/clk_IBUF_BUFG
    SLICE_X35Y1          FDCE                                         r  bubble_fsm/temp_reg[7]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X35Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.534    bubble_fsm/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[5][2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.642ns (10.371%)  route 5.548ns (89.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  btnC_sync_reg[1]/Q
                         net (fo=7, routed)           0.837     6.429    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.553 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         4.711    11.265    bubble_fsm/btn_reset_bubble
    SLICE_X34Y1          FDPE                                         f  bubble_fsm/array_reg[5][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.445    14.786    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y1          FDPE                                         r  bubble_fsm/array_reg[5][2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y1          FDPE (Recov_fdpe_C_PRE)     -0.361    14.578    bubble_fsm/array_reg[5][2]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_down_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.642ns (10.259%)  route 5.616ns (89.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  btnC_sync_reg[1]/Q
                         net (fo=7, routed)           1.709     7.302    merge_controller/Q[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.426 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         3.907    11.332    merge_controller/btn_reset_merge
    SLICE_X63Y48         FDCE                                         f  merge_controller/debounce_down_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.520    14.861    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  merge_controller/debounce_down_reg[17]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.681    merge_controller/debounce_down_reg[17]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_down_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.642ns (10.259%)  route 5.616ns (89.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  btnC_sync_reg[1]/Q
                         net (fo=7, routed)           1.709     7.302    merge_controller/Q[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.426 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         3.907    11.332    merge_controller/btn_reset_merge
    SLICE_X63Y48         FDCE                                         f  merge_controller/debounce_down_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.520    14.861    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  merge_controller/debounce_down_reg[18]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.681    merge_controller/debounce_down_reg[18]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_down_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.642ns (10.259%)  route 5.616ns (89.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  btnC_sync_reg[1]/Q
                         net (fo=7, routed)           1.709     7.302    merge_controller/Q[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.426 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         3.907    11.332    merge_controller/btn_reset_merge
    SLICE_X63Y48         FDCE                                         f  merge_controller/debounce_down_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.520    14.861    merge_controller/clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  merge_controller/debounce_down_reg[19]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.681    merge_controller/debounce_down_reg[19]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[5][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.642ns (10.371%)  route 5.548ns (89.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  btnC_sync_reg[1]/Q
                         net (fo=7, routed)           0.837     6.429    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.553 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         4.711    11.265    bubble_fsm/btn_reset_bubble
    SLICE_X34Y1          FDCE                                         f  bubble_fsm/array_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.445    14.786    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y1          FDCE                                         r  bubble_fsm/array_reg[5][4]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y1          FDCE (Recov_fdce_C_CLR)     -0.319    14.620    bubble_fsm/array_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[5][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.642ns (10.371%)  route 5.548ns (89.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  btnC_sync_reg[1]/Q
                         net (fo=7, routed)           0.837     6.429    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.553 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         4.711    11.265    bubble_fsm/btn_reset_bubble
    SLICE_X34Y1          FDCE                                         f  bubble_fsm/array_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.445    14.786    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y1          FDCE                                         r  bubble_fsm/array_reg[5][5]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y1          FDCE (Recov_fdce_C_CLR)     -0.319    14.620    bubble_fsm/array_reg[5][5]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/just_swapped_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.753%)  route 0.631ns (77.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  btnC_sync_reg[2]/Q
                         net (fo=6, routed)           0.170     1.752    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.797 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         0.462     2.259    bubble_fsm/btn_reset_bubble
    SLICE_X32Y26         FDCE                                         f  bubble_fsm/just_swapped_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.817     1.944    bubble_fsm/clk_IBUF_BUFG
    SLICE_X32Y26         FDCE                                         r  bubble_fsm/just_swapped_reg/C
                         clock pessimism             -0.249     1.695    
    SLICE_X32Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    bubble_fsm/just_swapped_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.233%)  route 0.733ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  btnC_sync_reg[2]/Q
                         net (fo=6, routed)           0.170     1.752    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.797 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         0.564     2.360    bubble_fsm/btn_reset_bubble
    SLICE_X30Y27         FDCE                                         f  bubble_fsm/frame_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.819     1.946    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  bubble_fsm/frame_counter_reg[12]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    bubble_fsm/frame_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.233%)  route 0.733ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  btnC_sync_reg[2]/Q
                         net (fo=6, routed)           0.170     1.752    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.797 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         0.564     2.360    bubble_fsm/btn_reset_bubble
    SLICE_X30Y27         FDCE                                         f  bubble_fsm/frame_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.819     1.946    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  bubble_fsm/frame_counter_reg[13]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    bubble_fsm/frame_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.233%)  route 0.733ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  btnC_sync_reg[2]/Q
                         net (fo=6, routed)           0.170     1.752    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.797 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         0.564     2.360    bubble_fsm/btn_reset_bubble
    SLICE_X30Y27         FDCE                                         f  bubble_fsm/frame_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.819     1.946    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  bubble_fsm/frame_counter_reg[14]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    bubble_fsm/frame_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.233%)  route 0.733ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  btnC_sync_reg[2]/Q
                         net (fo=6, routed)           0.170     1.752    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.797 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         0.564     2.360    bubble_fsm/btn_reset_bubble
    SLICE_X30Y27         FDCE                                         f  bubble_fsm/frame_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.819     1.946    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  bubble_fsm/frame_counter_reg[15]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    bubble_fsm/frame_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.237%)  route 0.781ns (80.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  btnC_sync_reg[2]/Q
                         net (fo=6, routed)           0.170     1.752    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.797 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         0.611     2.408    bubble_fsm/btn_reset_bubble
    SLICE_X30Y26         FDCE                                         f  bubble_fsm/frame_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.817     1.944    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  bubble_fsm/frame_counter_reg[10]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X30Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.628    bubble_fsm/frame_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.237%)  route 0.781ns (80.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  btnC_sync_reg[2]/Q
                         net (fo=6, routed)           0.170     1.752    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.797 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         0.611     2.408    bubble_fsm/btn_reset_bubble
    SLICE_X30Y26         FDCE                                         f  bubble_fsm/frame_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.817     1.944    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  bubble_fsm/frame_counter_reg[11]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X30Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.628    bubble_fsm/frame_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.237%)  route 0.781ns (80.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  btnC_sync_reg[2]/Q
                         net (fo=6, routed)           0.170     1.752    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.797 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         0.611     2.408    bubble_fsm/btn_reset_bubble
    SLICE_X30Y26         FDCE                                         f  bubble_fsm/frame_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.817     1.944    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  bubble_fsm/frame_counter_reg[8]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X30Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.628    bubble_fsm/frame_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.237%)  route 0.781ns (80.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  btnC_sync_reg[2]/Q
                         net (fo=6, routed)           0.170     1.752    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.797 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         0.611     2.408    bubble_fsm/btn_reset_bubble
    SLICE_X30Y26         FDCE                                         f  bubble_fsm/frame_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.817     1.944    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  bubble_fsm/frame_counter_reg[9]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X30Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.628    bubble_fsm/frame_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.074%)  route 0.789ns (80.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  btnC_sync_reg[2]/Q
                         net (fo=6, routed)           0.170     1.752    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.797 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=141, routed)         0.620     2.416    bubble_fsm/btn_reset_bubble
    SLICE_X30Y28         FDCE                                         f  bubble_fsm/frame_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.820     1.947    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  bubble_fsm/frame_counter_reg[16]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X30Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    bubble_fsm/frame_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.785    





