--Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
--Date        : Sat Sep 27 19:50:31 2025
--Host        : HOME-PC running 64-bit major release  (build 9200)
--Command     : generate_target TimeCard.bd
--Design      : TimeCard
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i00_couplers_imp_1YGPPRN is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i00_couplers_imp_1YGPPRN;

architecture STRUCTURE of i00_couplers_imp_1YGPPRN is
  signal i00_couplers_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i00_couplers_to_i00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i00_couplers_to_i00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i00_couplers_to_i00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i00_couplers_to_i00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i00_couplers_to_i00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i00_couplers_to_i00_couplers_AWVALID(0);
  M_AXI_bready(0) <= i00_couplers_to_i00_couplers_BREADY(0);
  M_AXI_rready(0) <= i00_couplers_to_i00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i00_couplers_to_i00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i00_couplers_to_i00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i00_couplers_to_i00_couplers_WVALID(0);
  S_AXI_arready(0) <= i00_couplers_to_i00_couplers_ARREADY(0);
  S_AXI_awready(0) <= i00_couplers_to_i00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i00_couplers_to_i00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i00_couplers_to_i00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i00_couplers_to_i00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i00_couplers_to_i00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i00_couplers_to_i00_couplers_RVALID(0);
  S_AXI_wready(0) <= i00_couplers_to_i00_couplers_WREADY(0);
  i00_couplers_to_i00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i00_couplers_to_i00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i00_couplers_to_i00_couplers_ARREADY(0) <= M_AXI_arready(0);
  i00_couplers_to_i00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i00_couplers_to_i00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i00_couplers_to_i00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i00_couplers_to_i00_couplers_AWREADY(0) <= M_AXI_awready(0);
  i00_couplers_to_i00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i00_couplers_to_i00_couplers_BREADY(0) <= S_AXI_bready(0);
  i00_couplers_to_i00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i00_couplers_to_i00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i00_couplers_to_i00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i00_couplers_to_i00_couplers_RREADY(0) <= S_AXI_rready(0);
  i00_couplers_to_i00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i00_couplers_to_i00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i00_couplers_to_i00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i00_couplers_to_i00_couplers_WREADY(0) <= M_AXI_wready(0);
  i00_couplers_to_i00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i00_couplers_to_i00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i01_couplers_imp_56BZ2Q is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i01_couplers_imp_56BZ2Q;

architecture STRUCTURE of i01_couplers_imp_56BZ2Q is
  signal i01_couplers_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i01_couplers_to_i01_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i01_couplers_to_i01_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i01_couplers_to_i01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i01_couplers_to_i01_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i01_couplers_to_i01_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i01_couplers_to_i01_couplers_AWVALID(0);
  M_AXI_bready(0) <= i01_couplers_to_i01_couplers_BREADY(0);
  M_AXI_rready(0) <= i01_couplers_to_i01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i01_couplers_to_i01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i01_couplers_to_i01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i01_couplers_to_i01_couplers_WVALID(0);
  S_AXI_arready(0) <= i01_couplers_to_i01_couplers_ARREADY(0);
  S_AXI_awready(0) <= i01_couplers_to_i01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i01_couplers_to_i01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i01_couplers_to_i01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i01_couplers_to_i01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i01_couplers_to_i01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i01_couplers_to_i01_couplers_RVALID(0);
  S_AXI_wready(0) <= i01_couplers_to_i01_couplers_WREADY(0);
  i01_couplers_to_i01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i01_couplers_to_i01_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i01_couplers_to_i01_couplers_ARREADY(0) <= M_AXI_arready(0);
  i01_couplers_to_i01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i01_couplers_to_i01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i01_couplers_to_i01_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i01_couplers_to_i01_couplers_AWREADY(0) <= M_AXI_awready(0);
  i01_couplers_to_i01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i01_couplers_to_i01_couplers_BREADY(0) <= S_AXI_bready(0);
  i01_couplers_to_i01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i01_couplers_to_i01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i01_couplers_to_i01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i01_couplers_to_i01_couplers_RREADY(0) <= S_AXI_rready(0);
  i01_couplers_to_i01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i01_couplers_to_i01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i01_couplers_to_i01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i01_couplers_to_i01_couplers_WREADY(0) <= M_AXI_wready(0);
  i01_couplers_to_i01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i01_couplers_to_i01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i02_couplers_imp_1WUI628 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i02_couplers_imp_1WUI628;

architecture STRUCTURE of i02_couplers_imp_1WUI628 is
  signal i02_couplers_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i02_couplers_to_i02_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i02_couplers_to_i02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i02_couplers_to_i02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i02_couplers_to_i02_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i02_couplers_to_i02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i02_couplers_to_i02_couplers_AWVALID(0);
  M_AXI_bready(0) <= i02_couplers_to_i02_couplers_BREADY(0);
  M_AXI_rready(0) <= i02_couplers_to_i02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i02_couplers_to_i02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i02_couplers_to_i02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i02_couplers_to_i02_couplers_WVALID(0);
  S_AXI_arready(0) <= i02_couplers_to_i02_couplers_ARREADY(0);
  S_AXI_awready(0) <= i02_couplers_to_i02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i02_couplers_to_i02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i02_couplers_to_i02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i02_couplers_to_i02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i02_couplers_to_i02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i02_couplers_to_i02_couplers_RVALID(0);
  S_AXI_wready(0) <= i02_couplers_to_i02_couplers_WREADY(0);
  i02_couplers_to_i02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i02_couplers_to_i02_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i02_couplers_to_i02_couplers_ARREADY(0) <= M_AXI_arready(0);
  i02_couplers_to_i02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i02_couplers_to_i02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i02_couplers_to_i02_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i02_couplers_to_i02_couplers_AWREADY(0) <= M_AXI_awready(0);
  i02_couplers_to_i02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i02_couplers_to_i02_couplers_BREADY(0) <= S_AXI_bready(0);
  i02_couplers_to_i02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i02_couplers_to_i02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i02_couplers_to_i02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i02_couplers_to_i02_couplers_RREADY(0) <= S_AXI_rready(0);
  i02_couplers_to_i02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i02_couplers_to_i02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i02_couplers_to_i02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i02_couplers_to_i02_couplers_WREADY(0) <= M_AXI_wready(0);
  i02_couplers_to_i02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i02_couplers_to_i02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_1DOY8YY is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_1DOY8YY;

architecture STRUCTURE of m00_couplers_imp_1DOY8YY is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m00_couplers_to_m00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m00_couplers_to_m00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_1TT8GBI is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_1TT8GBI;

architecture STRUCTURE of m00_couplers_imp_1TT8GBI is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_2HAVNN is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_2HAVNN;

architecture STRUCTURE of m00_couplers_imp_2HAVNN is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_49SGZH is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m00_couplers_imp_49SGZH;

architecture STRUCTURE of m00_couplers_imp_49SGZH is
  component TimeCard_auto_cc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_0;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m00_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m00_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m00_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m00_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m00_couplers_WVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(31 downto 0) <= auto_cc_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_m00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= auto_cc_to_m00_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_cc_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_m00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= auto_cc_to_m00_couplers_AWVALID;
  M_AXI_bready(0) <= auto_cc_to_m00_couplers_BREADY;
  M_AXI_rready(0) <= auto_cc_to_m00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= auto_cc_to_m00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m00_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m00_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m00_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m00_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m00_couplers_to_auto_cc_WREADY;
  auto_cc_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  auto_cc_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  auto_cc_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  auto_cc_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  auto_cc_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m00_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m00_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m00_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m00_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_0
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(31 downto 0) => auto_cc_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => auto_cc_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_cc_to_m00_couplers_ARREADY(0),
      m_axi_arvalid => auto_cc_to_m00_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_cc_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_cc_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_cc_to_m00_couplers_AWREADY(0),
      m_axi_awvalid => auto_cc_to_m00_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m00_couplers_BVALID(0),
      m_axi_rdata(31 downto 0) => auto_cc_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m00_couplers_RVALID(0),
      m_axi_wdata(31 downto 0) => auto_cc_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m00_couplers_WREADY(0),
      m_axi_wstrb(3 downto 0) => auto_cc_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m00_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(31 downto 0) => m00_couplers_to_auto_cc_ARADDR(31 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m00_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m00_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m00_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(31 downto 0) => m00_couplers_to_auto_cc_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => m00_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m00_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m00_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m00_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m00_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m00_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m00_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m00_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m00_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m00_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m00_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m00_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m00_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m00_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_1Q7NF30 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m01_couplers_imp_1Q7NF30;

architecture STRUCTURE of m01_couplers_imp_1Q7NF30 is
  component TimeCard_auto_cc_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_1;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m01_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m01_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m01_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m01_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m01_couplers_WVALID : STD_LOGIC;
  signal m01_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m01_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m01_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m01_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m01_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m01_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m01_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m01_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m01_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m01_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(31 downto 0) <= auto_cc_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_m01_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= auto_cc_to_m01_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_cc_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_m01_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= auto_cc_to_m01_couplers_AWVALID;
  M_AXI_bready(0) <= auto_cc_to_m01_couplers_BREADY;
  M_AXI_rready(0) <= auto_cc_to_m01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= auto_cc_to_m01_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m01_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m01_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m01_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m01_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m01_couplers_to_auto_cc_WREADY;
  auto_cc_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  auto_cc_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  auto_cc_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  auto_cc_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  auto_cc_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m01_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m01_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m01_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m01_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m01_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m01_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_1
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(31 downto 0) => auto_cc_to_m01_couplers_ARADDR(31 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => auto_cc_to_m01_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_cc_to_m01_couplers_ARREADY(0),
      m_axi_arvalid => auto_cc_to_m01_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_cc_to_m01_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_cc_to_m01_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_cc_to_m01_couplers_AWREADY(0),
      m_axi_awvalid => auto_cc_to_m01_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m01_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m01_couplers_BVALID(0),
      m_axi_rdata(31 downto 0) => auto_cc_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m01_couplers_RVALID(0),
      m_axi_wdata(31 downto 0) => auto_cc_to_m01_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m01_couplers_WREADY(0),
      m_axi_wstrb(3 downto 0) => auto_cc_to_m01_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m01_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(31 downto 0) => m01_couplers_to_auto_cc_ARADDR(31 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m01_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m01_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m01_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(31 downto 0) => m01_couplers_to_auto_cc_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => m01_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m01_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m01_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m01_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m01_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m01_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m01_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m01_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m01_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m01_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m01_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m01_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m01_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m01_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_1S9PRMQ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_1S9PRMQ;

architecture STRUCTURE of m01_couplers_imp_1S9PRMQ is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_NTAWV is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_NTAWV;

architecture STRUCTURE of m01_couplers_imp_NTAWV is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_PLV6DN is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_PLV6DN;

architecture STRUCTURE of m01_couplers_imp_PLV6DN is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m01_couplers_to_m01_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m01_couplers_to_m01_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_1EPXNJD is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m02_couplers_imp_1EPXNJD;

architecture STRUCTURE of m02_couplers_imp_1EPXNJD is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m02_couplers_to_m02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m02_couplers_to_m02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m02_couplers_to_m02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m02_couplers_to_m02_couplers_AWVALID(0);
  M_AXI_bready(0) <= m02_couplers_to_m02_couplers_BREADY(0);
  M_AXI_rready(0) <= m02_couplers_to_m02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m02_couplers_to_m02_couplers_WVALID(0);
  S_AXI_arready(0) <= m02_couplers_to_m02_couplers_ARREADY(0);
  S_AXI_awready(0) <= m02_couplers_to_m02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m02_couplers_to_m02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m02_couplers_to_m02_couplers_RVALID(0);
  S_AXI_wready(0) <= m02_couplers_to_m02_couplers_WREADY(0);
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m02_couplers_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  m02_couplers_to_m02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m02_couplers_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  m02_couplers_to_m02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m02_couplers_to_m02_couplers_BREADY(0) <= S_AXI_bready(0);
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY(0) <= S_AXI_rready(0);
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_1SMAUCD is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m02_couplers_imp_1SMAUCD;

architecture STRUCTURE of m02_couplers_imp_1SMAUCD is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m02_couplers_to_m02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m02_couplers_to_m02_couplers_AWVALID(0);
  M_AXI_bready(0) <= m02_couplers_to_m02_couplers_BREADY(0);
  M_AXI_rready(0) <= m02_couplers_to_m02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m02_couplers_to_m02_couplers_WVALID(0);
  S_AXI_arready(0) <= m02_couplers_to_m02_couplers_ARREADY(0);
  S_AXI_awready(0) <= m02_couplers_to_m02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m02_couplers_to_m02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m02_couplers_to_m02_couplers_RVALID(0);
  S_AXI_wready(0) <= m02_couplers_to_m02_couplers_WREADY(0);
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  m02_couplers_to_m02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  m02_couplers_to_m02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m02_couplers_to_m02_couplers_BREADY(0) <= S_AXI_bready(0);
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY(0) <= S_AXI_rready(0);
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_2YSOSE is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m02_couplers_imp_2YSOSE;

architecture STRUCTURE of m02_couplers_imp_2YSOSE is
  component TimeCard_auto_cc_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_2;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m02_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m02_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m02_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m02_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m02_couplers_WVALID : STD_LOGIC;
  signal m02_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m02_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m02_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m02_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m02_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m02_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m02_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m02_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m02_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m02_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(31 downto 0) <= auto_cc_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_m02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= auto_cc_to_m02_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_cc_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_m02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= auto_cc_to_m02_couplers_AWVALID;
  M_AXI_bready(0) <= auto_cc_to_m02_couplers_BREADY;
  M_AXI_rready(0) <= auto_cc_to_m02_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= auto_cc_to_m02_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m02_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m02_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m02_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m02_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m02_couplers_to_auto_cc_WREADY;
  auto_cc_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  auto_cc_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  auto_cc_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  auto_cc_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  auto_cc_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m02_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m02_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m02_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m02_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m02_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m02_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_2
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(31 downto 0) => auto_cc_to_m02_couplers_ARADDR(31 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => auto_cc_to_m02_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_cc_to_m02_couplers_ARREADY(0),
      m_axi_arvalid => auto_cc_to_m02_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_cc_to_m02_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_cc_to_m02_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_cc_to_m02_couplers_AWREADY(0),
      m_axi_awvalid => auto_cc_to_m02_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m02_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m02_couplers_BVALID(0),
      m_axi_rdata(31 downto 0) => auto_cc_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m02_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m02_couplers_RVALID(0),
      m_axi_wdata(31 downto 0) => auto_cc_to_m02_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m02_couplers_WREADY(0),
      m_axi_wstrb(3 downto 0) => auto_cc_to_m02_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m02_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(31 downto 0) => m02_couplers_to_auto_cc_ARADDR(31 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m02_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m02_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m02_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(31 downto 0) => m02_couplers_to_auto_cc_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => m02_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m02_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m02_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m02_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m02_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m02_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m02_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m02_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m02_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m02_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m02_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m02_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m02_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m02_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_3NAHXC is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m02_couplers_imp_3NAHXC;

architecture STRUCTURE of m02_couplers_imp_3NAHXC is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m02_couplers_to_m02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m02_couplers_to_m02_couplers_AWVALID(0);
  M_AXI_bready(0) <= m02_couplers_to_m02_couplers_BREADY(0);
  M_AXI_rready(0) <= m02_couplers_to_m02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m02_couplers_to_m02_couplers_WVALID(0);
  S_AXI_arready(0) <= m02_couplers_to_m02_couplers_ARREADY(0);
  S_AXI_awready(0) <= m02_couplers_to_m02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m02_couplers_to_m02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m02_couplers_to_m02_couplers_RVALID(0);
  S_AXI_wready(0) <= m02_couplers_to_m02_couplers_WREADY(0);
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  m02_couplers_to_m02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  m02_couplers_to_m02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m02_couplers_to_m02_couplers_BREADY(0) <= S_AXI_bready(0);
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY(0) <= S_AXI_rready(0);
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_1RSARA7 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m03_couplers_imp_1RSARA7;

architecture STRUCTURE of m03_couplers_imp_1RSARA7 is
  component TimeCard_auto_cc_3 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_3;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_cc_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m03_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m03_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_cc_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m03_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m03_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m03_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m03_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m03_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m03_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m03_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m03_couplers_WVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(11 downto 0) <= auto_cc_to_m03_couplers_ARADDR(11 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_m03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_cc_to_m03_couplers_ARVALID;
  M_AXI_awaddr(11 downto 0) <= auto_cc_to_m03_couplers_AWADDR(11 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_m03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_cc_to_m03_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m03_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m03_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m03_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m03_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m03_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m03_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m03_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m03_couplers_to_auto_cc_WREADY;
  auto_cc_to_m03_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m03_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m03_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m03_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m03_couplers_WREADY <= M_AXI_wready;
  m03_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m03_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m03_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m03_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m03_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m03_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m03_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_3
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(11 downto 0) => auto_cc_to_m03_couplers_ARADDR(11 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => auto_cc_to_m03_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_cc_to_m03_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m03_couplers_ARVALID,
      m_axi_awaddr(11 downto 0) => auto_cc_to_m03_couplers_AWADDR(11 downto 0),
      m_axi_awprot(2 downto 0) => auto_cc_to_m03_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_cc_to_m03_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m03_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m03_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m03_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m03_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m03_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m03_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m03_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m03_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m03_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(11 downto 0) => m03_couplers_to_auto_cc_ARADDR(11 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m03_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m03_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m03_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(11 downto 0) => m03_couplers_to_auto_cc_AWADDR(11 downto 0),
      s_axi_awprot(2 downto 0) => m03_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m03_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m03_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m03_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m03_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m03_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m03_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m03_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m03_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m03_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m03_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m03_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m03_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m03_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_OV5SW8 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m03_couplers_imp_OV5SW8;

architecture STRUCTURE of m03_couplers_imp_OV5SW8 is
  signal m03_couplers_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m03_couplers_to_m03_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m03_couplers_to_m03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m03_couplers_to_m03_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m03_couplers_to_m03_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m03_couplers_to_m03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m03_couplers_to_m03_couplers_AWVALID(0);
  M_AXI_bready(0) <= m03_couplers_to_m03_couplers_BREADY(0);
  M_AXI_rready(0) <= m03_couplers_to_m03_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m03_couplers_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m03_couplers_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m03_couplers_to_m03_couplers_WVALID(0);
  S_AXI_arready(0) <= m03_couplers_to_m03_couplers_ARREADY(0);
  S_AXI_awready(0) <= m03_couplers_to_m03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_m03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m03_couplers_to_m03_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_m03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_m03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m03_couplers_to_m03_couplers_RVALID(0);
  S_AXI_wready(0) <= m03_couplers_to_m03_couplers_WREADY(0);
  m03_couplers_to_m03_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m03_couplers_to_m03_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_m03_couplers_ARREADY(0) <= M_AXI_arready(0);
  m03_couplers_to_m03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m03_couplers_to_m03_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m03_couplers_to_m03_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_m03_couplers_AWREADY(0) <= M_AXI_awready(0);
  m03_couplers_to_m03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m03_couplers_to_m03_couplers_BREADY(0) <= S_AXI_bready(0);
  m03_couplers_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m03_couplers_to_m03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m03_couplers_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m03_couplers_to_m03_couplers_RREADY(0) <= S_AXI_rready(0);
  m03_couplers_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m03_couplers_to_m03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m03_couplers_to_m03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_m03_couplers_WREADY(0) <= M_AXI_wready(0);
  m03_couplers_to_m03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_m03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_1BZ9Q3 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_1BZ9Q3;

architecture STRUCTURE of m04_couplers_imp_1BZ9Q3 is
  component TimeCard_auto_cc_4 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_4;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_m04_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m04_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_m04_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m04_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m04_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m04_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m04_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m04_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m04_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m04_couplers_WVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_cc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(12 downto 0) <= auto_cc_to_m04_couplers_ARADDR(12 downto 0);
  M_AXI_arvalid <= auto_cc_to_m04_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_cc_to_m04_couplers_AWADDR(12 downto 0);
  M_AXI_awvalid <= auto_cc_to_m04_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m04_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m04_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m04_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m04_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m04_couplers_to_auto_cc_WREADY;
  auto_cc_to_m04_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m04_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m04_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m04_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m04_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m04_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m04_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m04_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_4
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(12 downto 0) => auto_cc_to_m04_couplers_ARADDR(12 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => NLW_auto_cc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_cc_to_m04_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m04_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_cc_to_m04_couplers_AWADDR(12 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_cc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_cc_to_m04_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m04_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m04_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m04_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m04_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m04_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m04_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m04_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m04_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m04_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(12 downto 0) => m04_couplers_to_auto_cc_ARADDR(12 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m04_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m04_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m04_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(12 downto 0) => m04_couplers_to_auto_cc_AWADDR(12 downto 0),
      s_axi_awprot(2 downto 0) => m04_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m04_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m04_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m04_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m04_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m04_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m04_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m04_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m04_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m04_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m04_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m04_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m04_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m04_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_1F8SKJ0 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m04_couplers_imp_1F8SKJ0;

architecture STRUCTURE of m04_couplers_imp_1F8SKJ0 is
  signal m04_couplers_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m04_couplers_to_m04_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m04_couplers_to_m04_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m04_couplers_to_m04_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m04_couplers_to_m04_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m04_couplers_to_m04_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m04_couplers_to_m04_couplers_AWVALID(0);
  M_AXI_bready(0) <= m04_couplers_to_m04_couplers_BREADY(0);
  M_AXI_rready(0) <= m04_couplers_to_m04_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m04_couplers_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m04_couplers_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m04_couplers_to_m04_couplers_WVALID(0);
  S_AXI_arready(0) <= m04_couplers_to_m04_couplers_ARREADY(0);
  S_AXI_awready(0) <= m04_couplers_to_m04_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_m04_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m04_couplers_to_m04_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_m04_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_m04_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m04_couplers_to_m04_couplers_RVALID(0);
  S_AXI_wready(0) <= m04_couplers_to_m04_couplers_WREADY(0);
  m04_couplers_to_m04_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m04_couplers_to_m04_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_m04_couplers_ARREADY(0) <= M_AXI_arready(0);
  m04_couplers_to_m04_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m04_couplers_to_m04_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m04_couplers_to_m04_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_m04_couplers_AWREADY(0) <= M_AXI_awready(0);
  m04_couplers_to_m04_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m04_couplers_to_m04_couplers_BREADY(0) <= S_AXI_bready(0);
  m04_couplers_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m04_couplers_to_m04_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m04_couplers_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m04_couplers_to_m04_couplers_RREADY(0) <= S_AXI_rready(0);
  m04_couplers_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m04_couplers_to_m04_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m04_couplers_to_m04_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_m04_couplers_WREADY(0) <= M_AXI_wready(0);
  m04_couplers_to_m04_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_m04_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_1TDK2SA is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_1TDK2SA;

architecture STRUCTURE of m05_couplers_imp_1TDK2SA is
  component TimeCard_auto_cc_5 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_5;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_m05_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m05_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_m05_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m05_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m05_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m05_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m05_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m05_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m05_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m05_couplers_WVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_cc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(12 downto 0) <= auto_cc_to_m05_couplers_ARADDR(12 downto 0);
  M_AXI_arvalid <= auto_cc_to_m05_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_cc_to_m05_couplers_AWADDR(12 downto 0);
  M_AXI_awvalid <= auto_cc_to_m05_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m05_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m05_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m05_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m05_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m05_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m05_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m05_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m05_couplers_to_auto_cc_WREADY;
  auto_cc_to_m05_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m05_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m05_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m05_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m05_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m05_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m05_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m05_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m05_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m05_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_5
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(12 downto 0) => auto_cc_to_m05_couplers_ARADDR(12 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => NLW_auto_cc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_cc_to_m05_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m05_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_cc_to_m05_couplers_AWADDR(12 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_cc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_cc_to_m05_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m05_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m05_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m05_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m05_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m05_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m05_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m05_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m05_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m05_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(12 downto 0) => m05_couplers_to_auto_cc_ARADDR(12 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m05_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m05_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m05_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(12 downto 0) => m05_couplers_to_auto_cc_AWADDR(12 downto 0),
      s_axi_awprot(2 downto 0) => m05_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m05_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m05_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m05_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m05_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m05_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m05_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m05_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m05_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m05_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m05_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m05_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m05_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m05_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_ODV5SD is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m05_couplers_imp_ODV5SD;

architecture STRUCTURE of m05_couplers_imp_ODV5SD is
  signal m05_couplers_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m05_couplers_to_m05_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m05_couplers_to_m05_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m05_couplers_to_m05_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m05_couplers_to_m05_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m05_couplers_to_m05_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m05_couplers_to_m05_couplers_AWVALID(0);
  M_AXI_bready(0) <= m05_couplers_to_m05_couplers_BREADY(0);
  M_AXI_rready(0) <= m05_couplers_to_m05_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m05_couplers_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m05_couplers_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m05_couplers_to_m05_couplers_WVALID(0);
  S_AXI_arready(0) <= m05_couplers_to_m05_couplers_ARREADY(0);
  S_AXI_awready(0) <= m05_couplers_to_m05_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_m05_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m05_couplers_to_m05_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_m05_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_m05_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m05_couplers_to_m05_couplers_RVALID(0);
  S_AXI_wready(0) <= m05_couplers_to_m05_couplers_WREADY(0);
  m05_couplers_to_m05_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m05_couplers_to_m05_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m05_couplers_to_m05_couplers_ARREADY(0) <= M_AXI_arready(0);
  m05_couplers_to_m05_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m05_couplers_to_m05_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m05_couplers_to_m05_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m05_couplers_to_m05_couplers_AWREADY(0) <= M_AXI_awready(0);
  m05_couplers_to_m05_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m05_couplers_to_m05_couplers_BREADY(0) <= S_AXI_bready(0);
  m05_couplers_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m05_couplers_to_m05_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m05_couplers_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m05_couplers_to_m05_couplers_RREADY(0) <= S_AXI_rready(0);
  m05_couplers_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m05_couplers_to_m05_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m05_couplers_to_m05_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_m05_couplers_WREADY(0) <= M_AXI_wready(0);
  m05_couplers_to_m05_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_m05_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_1GJS9DB is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m06_couplers_imp_1GJS9DB;

architecture STRUCTURE of m06_couplers_imp_1GJS9DB is
  signal m06_couplers_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_m06_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_m06_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_m06_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_m06_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m06_couplers_to_m06_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m06_couplers_to_m06_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m06_couplers_to_m06_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m06_couplers_to_m06_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m06_couplers_to_m06_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m06_couplers_to_m06_couplers_AWVALID(0);
  M_AXI_bready(0) <= m06_couplers_to_m06_couplers_BREADY(0);
  M_AXI_rready(0) <= m06_couplers_to_m06_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m06_couplers_to_m06_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m06_couplers_to_m06_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m06_couplers_to_m06_couplers_WVALID(0);
  S_AXI_arready(0) <= m06_couplers_to_m06_couplers_ARREADY(0);
  S_AXI_awready(0) <= m06_couplers_to_m06_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_m06_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m06_couplers_to_m06_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m06_couplers_to_m06_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_m06_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m06_couplers_to_m06_couplers_RVALID(0);
  S_AXI_wready(0) <= m06_couplers_to_m06_couplers_WREADY(0);
  m06_couplers_to_m06_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m06_couplers_to_m06_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m06_couplers_to_m06_couplers_ARREADY(0) <= M_AXI_arready(0);
  m06_couplers_to_m06_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m06_couplers_to_m06_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m06_couplers_to_m06_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m06_couplers_to_m06_couplers_AWREADY(0) <= M_AXI_awready(0);
  m06_couplers_to_m06_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m06_couplers_to_m06_couplers_BREADY(0) <= S_AXI_bready(0);
  m06_couplers_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m06_couplers_to_m06_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m06_couplers_to_m06_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m06_couplers_to_m06_couplers_RREADY(0) <= S_AXI_rready(0);
  m06_couplers_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m06_couplers_to_m06_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m06_couplers_to_m06_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m06_couplers_to_m06_couplers_WREADY(0) <= M_AXI_wready(0);
  m06_couplers_to_m06_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m06_couplers_to_m06_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_AZRSO is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m06_couplers_imp_AZRSO;

architecture STRUCTURE of m06_couplers_imp_AZRSO is
  component TimeCard_auto_cc_6 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_6;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_m06_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m06_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_m06_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m06_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m06_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m06_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m06_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m06_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m06_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m06_couplers_WVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_cc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(12 downto 0) <= auto_cc_to_m06_couplers_ARADDR(12 downto 0);
  M_AXI_arvalid <= auto_cc_to_m06_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_cc_to_m06_couplers_AWADDR(12 downto 0);
  M_AXI_awvalid <= auto_cc_to_m06_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m06_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m06_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m06_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m06_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m06_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m06_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m06_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m06_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m06_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m06_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m06_couplers_to_auto_cc_WREADY;
  auto_cc_to_m06_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m06_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m06_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m06_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m06_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m06_couplers_WREADY <= M_AXI_wready;
  m06_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m06_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m06_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m06_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m06_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m06_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m06_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m06_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m06_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m06_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m06_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_6
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(12 downto 0) => auto_cc_to_m06_couplers_ARADDR(12 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => NLW_auto_cc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_cc_to_m06_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m06_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_cc_to_m06_couplers_AWADDR(12 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_cc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_cc_to_m06_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m06_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m06_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m06_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m06_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m06_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m06_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m06_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m06_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m06_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(12 downto 0) => m06_couplers_to_auto_cc_ARADDR(12 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m06_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m06_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m06_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(12 downto 0) => m06_couplers_to_auto_cc_AWADDR(12 downto 0),
      s_axi_awprot(2 downto 0) => m06_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m06_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m06_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m06_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m06_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m06_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m06_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m06_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m06_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m06_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m06_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m06_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m06_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m06_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m07_couplers_imp_1U49DAX is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m07_couplers_imp_1U49DAX;

architecture STRUCTURE of m07_couplers_imp_1U49DAX is
  component TimeCard_auto_cc_7 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_7;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_m07_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m07_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_m07_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m07_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m07_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m07_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m07_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m07_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m07_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m07_couplers_WVALID : STD_LOGIC;
  signal m07_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m07_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m07_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m07_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m07_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m07_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m07_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m07_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m07_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m07_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_cc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(12 downto 0) <= auto_cc_to_m07_couplers_ARADDR(12 downto 0);
  M_AXI_arvalid <= auto_cc_to_m07_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_cc_to_m07_couplers_AWADDR(12 downto 0);
  M_AXI_awvalid <= auto_cc_to_m07_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m07_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m07_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m07_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m07_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m07_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m07_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m07_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m07_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m07_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m07_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m07_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m07_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m07_couplers_to_auto_cc_WREADY;
  auto_cc_to_m07_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m07_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m07_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m07_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m07_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m07_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m07_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m07_couplers_WREADY <= M_AXI_wready;
  m07_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m07_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m07_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m07_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m07_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m07_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m07_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m07_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m07_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m07_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m07_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_7
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(12 downto 0) => auto_cc_to_m07_couplers_ARADDR(12 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => NLW_auto_cc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_cc_to_m07_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m07_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_cc_to_m07_couplers_AWADDR(12 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_cc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_cc_to_m07_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m07_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m07_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m07_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m07_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m07_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m07_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m07_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m07_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m07_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(12 downto 0) => m07_couplers_to_auto_cc_ARADDR(12 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m07_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m07_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m07_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(12 downto 0) => m07_couplers_to_auto_cc_AWADDR(12 downto 0),
      s_axi_awprot(2 downto 0) => m07_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m07_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m07_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m07_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m07_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m07_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m07_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m07_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m07_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m07_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m07_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m07_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m07_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m07_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m07_couplers_imp_MT7QMM is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m07_couplers_imp_MT7QMM;

architecture STRUCTURE of m07_couplers_imp_MT7QMM is
  signal m07_couplers_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_m07_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_m07_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_m07_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_m07_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m07_couplers_to_m07_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m07_couplers_to_m07_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m07_couplers_to_m07_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m07_couplers_to_m07_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m07_couplers_to_m07_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m07_couplers_to_m07_couplers_AWVALID(0);
  M_AXI_bready(0) <= m07_couplers_to_m07_couplers_BREADY(0);
  M_AXI_rready(0) <= m07_couplers_to_m07_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m07_couplers_to_m07_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m07_couplers_to_m07_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m07_couplers_to_m07_couplers_WVALID(0);
  S_AXI_arready(0) <= m07_couplers_to_m07_couplers_ARREADY(0);
  S_AXI_awready(0) <= m07_couplers_to_m07_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m07_couplers_to_m07_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m07_couplers_to_m07_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m07_couplers_to_m07_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m07_couplers_to_m07_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m07_couplers_to_m07_couplers_RVALID(0);
  S_AXI_wready(0) <= m07_couplers_to_m07_couplers_WREADY(0);
  m07_couplers_to_m07_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m07_couplers_to_m07_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m07_couplers_to_m07_couplers_ARREADY(0) <= M_AXI_arready(0);
  m07_couplers_to_m07_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m07_couplers_to_m07_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m07_couplers_to_m07_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m07_couplers_to_m07_couplers_AWREADY(0) <= M_AXI_awready(0);
  m07_couplers_to_m07_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m07_couplers_to_m07_couplers_BREADY(0) <= S_AXI_bready(0);
  m07_couplers_to_m07_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m07_couplers_to_m07_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m07_couplers_to_m07_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m07_couplers_to_m07_couplers_RREADY(0) <= S_AXI_rready(0);
  m07_couplers_to_m07_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m07_couplers_to_m07_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m07_couplers_to_m07_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m07_couplers_to_m07_couplers_WREADY(0) <= M_AXI_wready(0);
  m07_couplers_to_m07_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m07_couplers_to_m07_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m08_couplers_imp_19L0L46 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m08_couplers_imp_19L0L46;

architecture STRUCTURE of m08_couplers_imp_19L0L46 is
  signal m08_couplers_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_m08_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_m08_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_m08_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_m08_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m08_couplers_to_m08_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m08_couplers_to_m08_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m08_couplers_to_m08_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m08_couplers_to_m08_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m08_couplers_to_m08_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m08_couplers_to_m08_couplers_AWVALID(0);
  M_AXI_bready(0) <= m08_couplers_to_m08_couplers_BREADY(0);
  M_AXI_rready(0) <= m08_couplers_to_m08_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m08_couplers_to_m08_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m08_couplers_to_m08_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m08_couplers_to_m08_couplers_WVALID(0);
  S_AXI_arready(0) <= m08_couplers_to_m08_couplers_ARREADY(0);
  S_AXI_awready(0) <= m08_couplers_to_m08_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m08_couplers_to_m08_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m08_couplers_to_m08_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m08_couplers_to_m08_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m08_couplers_to_m08_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m08_couplers_to_m08_couplers_RVALID(0);
  S_AXI_wready(0) <= m08_couplers_to_m08_couplers_WREADY(0);
  m08_couplers_to_m08_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m08_couplers_to_m08_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m08_couplers_to_m08_couplers_ARREADY(0) <= M_AXI_arready(0);
  m08_couplers_to_m08_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m08_couplers_to_m08_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m08_couplers_to_m08_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m08_couplers_to_m08_couplers_AWREADY(0) <= M_AXI_awready(0);
  m08_couplers_to_m08_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m08_couplers_to_m08_couplers_BREADY(0) <= S_AXI_bready(0);
  m08_couplers_to_m08_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m08_couplers_to_m08_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m08_couplers_to_m08_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m08_couplers_to_m08_couplers_RREADY(0) <= S_AXI_rready(0);
  m08_couplers_to_m08_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m08_couplers_to_m08_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m08_couplers_to_m08_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m08_couplers_to_m08_couplers_WREADY(0) <= M_AXI_wready(0);
  m08_couplers_to_m08_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m08_couplers_to_m08_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m08_couplers_imp_6PSGKX is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m08_couplers_imp_6PSGKX;

architecture STRUCTURE of m08_couplers_imp_6PSGKX is
  component TimeCard_auto_cc_8 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_8;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal auto_cc_to_m08_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m08_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal auto_cc_to_m08_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m08_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m08_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m08_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m08_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m08_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m08_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m08_couplers_WVALID : STD_LOGIC;
  signal m08_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m08_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m08_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m08_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m08_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m08_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m08_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m08_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m08_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m08_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_cc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(6 downto 0) <= auto_cc_to_m08_couplers_ARADDR(6 downto 0);
  M_AXI_arvalid <= auto_cc_to_m08_couplers_ARVALID;
  M_AXI_awaddr(6 downto 0) <= auto_cc_to_m08_couplers_AWADDR(6 downto 0);
  M_AXI_awvalid <= auto_cc_to_m08_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m08_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m08_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m08_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m08_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m08_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m08_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m08_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m08_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m08_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m08_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m08_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m08_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m08_couplers_to_auto_cc_WREADY;
  auto_cc_to_m08_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m08_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m08_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m08_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m08_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m08_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m08_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m08_couplers_WREADY <= M_AXI_wready;
  m08_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m08_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m08_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m08_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m08_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m08_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m08_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m08_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m08_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m08_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m08_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_8
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(6 downto 0) => auto_cc_to_m08_couplers_ARADDR(6 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => NLW_auto_cc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_cc_to_m08_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m08_couplers_ARVALID,
      m_axi_awaddr(6 downto 0) => auto_cc_to_m08_couplers_AWADDR(6 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_cc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_cc_to_m08_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m08_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m08_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m08_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m08_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m08_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m08_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m08_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m08_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m08_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m08_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(6 downto 0) => m08_couplers_to_auto_cc_ARADDR(6 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m08_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m08_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m08_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(6 downto 0) => m08_couplers_to_auto_cc_AWADDR(6 downto 0),
      s_axi_awprot(2 downto 0) => m08_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m08_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m08_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m08_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m08_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m08_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m08_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m08_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m08_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m08_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m08_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m08_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m08_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m08_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m09_couplers_imp_1WN7JF4 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m09_couplers_imp_1WN7JF4;

architecture STRUCTURE of m09_couplers_imp_1WN7JF4 is
  component TimeCard_auto_cc_9 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_9;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal auto_cc_to_m09_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m09_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal auto_cc_to_m09_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m09_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m09_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m09_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m09_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m09_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m09_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m09_couplers_WVALID : STD_LOGIC;
  signal m09_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m09_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m09_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m09_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m09_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m09_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m09_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m09_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m09_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m09_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_cc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(8 downto 0) <= auto_cc_to_m09_couplers_ARADDR(8 downto 0);
  M_AXI_arvalid <= auto_cc_to_m09_couplers_ARVALID;
  M_AXI_awaddr(8 downto 0) <= auto_cc_to_m09_couplers_AWADDR(8 downto 0);
  M_AXI_awvalid <= auto_cc_to_m09_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m09_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m09_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m09_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m09_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m09_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m09_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m09_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m09_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m09_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m09_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m09_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m09_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m09_couplers_to_auto_cc_WREADY;
  auto_cc_to_m09_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m09_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m09_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m09_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m09_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m09_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m09_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m09_couplers_WREADY <= M_AXI_wready;
  m09_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m09_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m09_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m09_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m09_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m09_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m09_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m09_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m09_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m09_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m09_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_9
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(8 downto 0) => auto_cc_to_m09_couplers_ARADDR(8 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => NLW_auto_cc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_cc_to_m09_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m09_couplers_ARVALID,
      m_axi_awaddr(8 downto 0) => auto_cc_to_m09_couplers_AWADDR(8 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_cc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_cc_to_m09_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m09_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m09_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m09_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m09_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m09_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m09_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m09_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m09_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m09_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(8 downto 0) => m09_couplers_to_auto_cc_ARADDR(8 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m09_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m09_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m09_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(8 downto 0) => m09_couplers_to_auto_cc_AWADDR(8 downto 0),
      s_axi_awprot(2 downto 0) => m09_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m09_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m09_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m09_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m09_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m09_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m09_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m09_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m09_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m09_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m09_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m09_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m09_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m09_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m09_couplers_imp_KU8JYF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m09_couplers_imp_KU8JYF;

architecture STRUCTURE of m09_couplers_imp_KU8JYF is
  signal m09_couplers_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_m09_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_m09_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_m09_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_m09_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m09_couplers_to_m09_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m09_couplers_to_m09_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m09_couplers_to_m09_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m09_couplers_to_m09_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m09_couplers_to_m09_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m09_couplers_to_m09_couplers_AWVALID(0);
  M_AXI_bready(0) <= m09_couplers_to_m09_couplers_BREADY(0);
  M_AXI_rready(0) <= m09_couplers_to_m09_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m09_couplers_to_m09_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m09_couplers_to_m09_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m09_couplers_to_m09_couplers_WVALID(0);
  S_AXI_arready(0) <= m09_couplers_to_m09_couplers_ARREADY(0);
  S_AXI_awready(0) <= m09_couplers_to_m09_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m09_couplers_to_m09_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m09_couplers_to_m09_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m09_couplers_to_m09_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m09_couplers_to_m09_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m09_couplers_to_m09_couplers_RVALID(0);
  S_AXI_wready(0) <= m09_couplers_to_m09_couplers_WREADY(0);
  m09_couplers_to_m09_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m09_couplers_to_m09_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m09_couplers_to_m09_couplers_ARREADY(0) <= M_AXI_arready(0);
  m09_couplers_to_m09_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m09_couplers_to_m09_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m09_couplers_to_m09_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m09_couplers_to_m09_couplers_AWREADY(0) <= M_AXI_awready(0);
  m09_couplers_to_m09_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m09_couplers_to_m09_couplers_BREADY(0) <= S_AXI_bready(0);
  m09_couplers_to_m09_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m09_couplers_to_m09_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m09_couplers_to_m09_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m09_couplers_to_m09_couplers_RREADY(0) <= S_AXI_rready(0);
  m09_couplers_to_m09_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m09_couplers_to_m09_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m09_couplers_to_m09_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m09_couplers_to_m09_couplers_WREADY(0) <= M_AXI_wready(0);
  m09_couplers_to_m09_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m09_couplers_to_m09_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m10_couplers_imp_1O2VBFP is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m10_couplers_imp_1O2VBFP;

architecture STRUCTURE of m10_couplers_imp_1O2VBFP is
  component TimeCard_auto_cc_10 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_10;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m10_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m10_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m10_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m10_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m10_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m10_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m10_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m10_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m10_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m10_couplers_WVALID : STD_LOGIC;
  signal m10_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m10_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m10_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m10_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m10_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m10_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m10_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m10_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m10_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m10_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_cc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(31 downto 0) <= auto_cc_to_m10_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= auto_cc_to_m10_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_cc_to_m10_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= auto_cc_to_m10_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m10_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m10_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m10_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m10_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m10_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m10_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m10_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m10_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m10_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m10_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m10_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m10_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m10_couplers_to_auto_cc_WREADY;
  auto_cc_to_m10_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m10_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m10_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m10_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m10_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m10_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m10_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m10_couplers_WREADY <= M_AXI_wready;
  m10_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m10_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m10_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m10_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m10_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m10_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m10_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m10_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m10_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m10_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m10_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_10
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(31 downto 0) => auto_cc_to_m10_couplers_ARADDR(31 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => NLW_auto_cc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_cc_to_m10_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m10_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_cc_to_m10_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_cc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_cc_to_m10_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m10_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m10_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m10_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m10_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m10_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m10_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m10_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m10_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m10_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m10_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m10_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m10_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(31 downto 0) => m10_couplers_to_auto_cc_ARADDR(31 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m10_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m10_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m10_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(31 downto 0) => m10_couplers_to_auto_cc_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => m10_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m10_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m10_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m10_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m10_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m10_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m10_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m10_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m10_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m10_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m10_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m10_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m10_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m10_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m10_couplers_imp_S0N2R6 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m10_couplers_imp_S0N2R6;

architecture STRUCTURE of m10_couplers_imp_S0N2R6 is
  signal m10_couplers_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_m10_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_m10_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_m10_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_m10_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m10_couplers_to_m10_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m10_couplers_to_m10_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m10_couplers_to_m10_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m10_couplers_to_m10_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m10_couplers_to_m10_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m10_couplers_to_m10_couplers_AWVALID(0);
  M_AXI_bready(0) <= m10_couplers_to_m10_couplers_BREADY(0);
  M_AXI_rready(0) <= m10_couplers_to_m10_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m10_couplers_to_m10_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m10_couplers_to_m10_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m10_couplers_to_m10_couplers_WVALID(0);
  S_AXI_arready(0) <= m10_couplers_to_m10_couplers_ARREADY(0);
  S_AXI_awready(0) <= m10_couplers_to_m10_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m10_couplers_to_m10_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m10_couplers_to_m10_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m10_couplers_to_m10_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m10_couplers_to_m10_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m10_couplers_to_m10_couplers_RVALID(0);
  S_AXI_wready(0) <= m10_couplers_to_m10_couplers_WREADY(0);
  m10_couplers_to_m10_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m10_couplers_to_m10_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m10_couplers_to_m10_couplers_ARREADY(0) <= M_AXI_arready(0);
  m10_couplers_to_m10_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m10_couplers_to_m10_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m10_couplers_to_m10_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m10_couplers_to_m10_couplers_AWREADY(0) <= M_AXI_awready(0);
  m10_couplers_to_m10_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m10_couplers_to_m10_couplers_BREADY(0) <= S_AXI_bready(0);
  m10_couplers_to_m10_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m10_couplers_to_m10_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m10_couplers_to_m10_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m10_couplers_to_m10_couplers_RREADY(0) <= S_AXI_rready(0);
  m10_couplers_to_m10_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m10_couplers_to_m10_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m10_couplers_to_m10_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m10_couplers_to_m10_couplers_WREADY(0) <= M_AXI_wready(0);
  m10_couplers_to_m10_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m10_couplers_to_m10_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m11_couplers_imp_12R0U37 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m11_couplers_imp_12R0U37;

architecture STRUCTURE of m11_couplers_imp_12R0U37 is
  signal m11_couplers_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_m11_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_m11_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_m11_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_m11_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m11_couplers_to_m11_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m11_couplers_to_m11_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m11_couplers_to_m11_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m11_couplers_to_m11_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m11_couplers_to_m11_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m11_couplers_to_m11_couplers_AWVALID(0);
  M_AXI_bready(0) <= m11_couplers_to_m11_couplers_BREADY(0);
  M_AXI_rready(0) <= m11_couplers_to_m11_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m11_couplers_to_m11_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m11_couplers_to_m11_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m11_couplers_to_m11_couplers_WVALID(0);
  S_AXI_arready(0) <= m11_couplers_to_m11_couplers_ARREADY(0);
  S_AXI_awready(0) <= m11_couplers_to_m11_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m11_couplers_to_m11_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m11_couplers_to_m11_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m11_couplers_to_m11_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m11_couplers_to_m11_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m11_couplers_to_m11_couplers_RVALID(0);
  S_AXI_wready(0) <= m11_couplers_to_m11_couplers_WREADY(0);
  m11_couplers_to_m11_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m11_couplers_to_m11_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m11_couplers_to_m11_couplers_ARREADY(0) <= M_AXI_arready(0);
  m11_couplers_to_m11_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m11_couplers_to_m11_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m11_couplers_to_m11_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m11_couplers_to_m11_couplers_AWREADY(0) <= M_AXI_awready(0);
  m11_couplers_to_m11_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m11_couplers_to_m11_couplers_BREADY(0) <= S_AXI_bready(0);
  m11_couplers_to_m11_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m11_couplers_to_m11_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m11_couplers_to_m11_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m11_couplers_to_m11_couplers_RREADY(0) <= S_AXI_rready(0);
  m11_couplers_to_m11_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m11_couplers_to_m11_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m11_couplers_to_m11_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m11_couplers_to_m11_couplers_WREADY(0) <= M_AXI_wready(0);
  m11_couplers_to_m11_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m11_couplers_to_m11_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m11_couplers_imp_FHP9VO is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m11_couplers_imp_FHP9VO;

architecture STRUCTURE of m11_couplers_imp_FHP9VO is
  component TimeCard_auto_cc_11 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_11;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_m11_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m11_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_m11_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m11_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m11_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m11_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m11_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m11_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m11_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m11_couplers_WVALID : STD_LOGIC;
  signal m11_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m11_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m11_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m11_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m11_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m11_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m11_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m11_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m11_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m11_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_cc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(12 downto 0) <= auto_cc_to_m11_couplers_ARADDR(12 downto 0);
  M_AXI_arvalid <= auto_cc_to_m11_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_cc_to_m11_couplers_AWADDR(12 downto 0);
  M_AXI_awvalid <= auto_cc_to_m11_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m11_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m11_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m11_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m11_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m11_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m11_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m11_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m11_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m11_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m11_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m11_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m11_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m11_couplers_to_auto_cc_WREADY;
  auto_cc_to_m11_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m11_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m11_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m11_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m11_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m11_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m11_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m11_couplers_WREADY <= M_AXI_wready;
  m11_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m11_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m11_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m11_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m11_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m11_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m11_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m11_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m11_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m11_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m11_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_11
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(12 downto 0) => auto_cc_to_m11_couplers_ARADDR(12 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => NLW_auto_cc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_cc_to_m11_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m11_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_cc_to_m11_couplers_AWADDR(12 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_cc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_cc_to_m11_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m11_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m11_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m11_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m11_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m11_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m11_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m11_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m11_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m11_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m11_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(12 downto 0) => m11_couplers_to_auto_cc_ARADDR(12 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m11_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m11_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m11_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(12 downto 0) => m11_couplers_to_auto_cc_AWADDR(12 downto 0),
      s_axi_awprot(2 downto 0) => m11_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m11_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m11_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m11_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m11_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m11_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m11_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m11_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m11_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m11_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m11_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m11_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m11_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m11_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m12_couplers_imp_1PERODI is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m12_couplers_imp_1PERODI;

architecture STRUCTURE of m12_couplers_imp_1PERODI is
  component TimeCard_auto_cc_12 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_12;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m12_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m12_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m12_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m12_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m12_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m12_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m12_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m12_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m12_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m12_couplers_WVALID : STD_LOGIC;
  signal m12_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m12_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m12_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m12_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m12_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m12_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m12_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m12_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m12_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m12_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(15 downto 0) <= auto_cc_to_m12_couplers_ARADDR(15 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_m12_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_cc_to_m12_couplers_ARVALID;
  M_AXI_awaddr(15 downto 0) <= auto_cc_to_m12_couplers_AWADDR(15 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_m12_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_cc_to_m12_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m12_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m12_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m12_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m12_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m12_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m12_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m12_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m12_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m12_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m12_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m12_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m12_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m12_couplers_to_auto_cc_WREADY;
  auto_cc_to_m12_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m12_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m12_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m12_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m12_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m12_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m12_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m12_couplers_WREADY <= M_AXI_wready;
  m12_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m12_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m12_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m12_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m12_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m12_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m12_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m12_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m12_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m12_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m12_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_12
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(15 downto 0) => auto_cc_to_m12_couplers_ARADDR(15 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => auto_cc_to_m12_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_cc_to_m12_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m12_couplers_ARVALID,
      m_axi_awaddr(15 downto 0) => auto_cc_to_m12_couplers_AWADDR(15 downto 0),
      m_axi_awprot(2 downto 0) => auto_cc_to_m12_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_cc_to_m12_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m12_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m12_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m12_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m12_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m12_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m12_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m12_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m12_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m12_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m12_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(15 downto 0) => m12_couplers_to_auto_cc_ARADDR(15 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m12_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m12_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m12_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(15 downto 0) => m12_couplers_to_auto_cc_AWADDR(15 downto 0),
      s_axi_awprot(2 downto 0) => m12_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m12_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m12_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m12_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m12_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m12_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m12_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m12_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m12_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m12_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m12_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m12_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m12_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m12_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m12_couplers_imp_QYPIY9 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m12_couplers_imp_QYPIY9;

architecture STRUCTURE of m12_couplers_imp_QYPIY9 is
  signal m12_couplers_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_m12_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_m12_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_m12_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_m12_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m12_couplers_to_m12_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m12_couplers_to_m12_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m12_couplers_to_m12_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m12_couplers_to_m12_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m12_couplers_to_m12_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m12_couplers_to_m12_couplers_AWVALID(0);
  M_AXI_bready(0) <= m12_couplers_to_m12_couplers_BREADY(0);
  M_AXI_rready(0) <= m12_couplers_to_m12_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m12_couplers_to_m12_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m12_couplers_to_m12_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m12_couplers_to_m12_couplers_WVALID(0);
  S_AXI_arready(0) <= m12_couplers_to_m12_couplers_ARREADY(0);
  S_AXI_awready(0) <= m12_couplers_to_m12_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m12_couplers_to_m12_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m12_couplers_to_m12_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m12_couplers_to_m12_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m12_couplers_to_m12_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m12_couplers_to_m12_couplers_RVALID(0);
  S_AXI_wready(0) <= m12_couplers_to_m12_couplers_WREADY(0);
  m12_couplers_to_m12_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m12_couplers_to_m12_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m12_couplers_to_m12_couplers_ARREADY(0) <= M_AXI_arready(0);
  m12_couplers_to_m12_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m12_couplers_to_m12_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m12_couplers_to_m12_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m12_couplers_to_m12_couplers_AWREADY(0) <= M_AXI_awready(0);
  m12_couplers_to_m12_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m12_couplers_to_m12_couplers_BREADY(0) <= S_AXI_bready(0);
  m12_couplers_to_m12_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m12_couplers_to_m12_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m12_couplers_to_m12_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m12_couplers_to_m12_couplers_RREADY(0) <= S_AXI_rready(0);
  m12_couplers_to_m12_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m12_couplers_to_m12_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m12_couplers_to_m12_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m12_couplers_to_m12_couplers_WREADY(0) <= M_AXI_wready(0);
  m12_couplers_to_m12_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m12_couplers_to_m12_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m13_couplers_imp_13J987K is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m13_couplers_imp_13J987K;

architecture STRUCTURE of m13_couplers_imp_13J987K is
  signal m13_couplers_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_m13_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_m13_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_m13_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_m13_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m13_couplers_to_m13_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m13_couplers_to_m13_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m13_couplers_to_m13_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m13_couplers_to_m13_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m13_couplers_to_m13_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m13_couplers_to_m13_couplers_AWVALID(0);
  M_AXI_bready(0) <= m13_couplers_to_m13_couplers_BREADY(0);
  M_AXI_rready(0) <= m13_couplers_to_m13_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m13_couplers_to_m13_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m13_couplers_to_m13_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m13_couplers_to_m13_couplers_WVALID(0);
  S_AXI_arready(0) <= m13_couplers_to_m13_couplers_ARREADY(0);
  S_AXI_awready(0) <= m13_couplers_to_m13_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m13_couplers_to_m13_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m13_couplers_to_m13_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m13_couplers_to_m13_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m13_couplers_to_m13_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m13_couplers_to_m13_couplers_RVALID(0);
  S_AXI_wready(0) <= m13_couplers_to_m13_couplers_WREADY(0);
  m13_couplers_to_m13_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m13_couplers_to_m13_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m13_couplers_to_m13_couplers_ARREADY(0) <= M_AXI_arready(0);
  m13_couplers_to_m13_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m13_couplers_to_m13_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m13_couplers_to_m13_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m13_couplers_to_m13_couplers_AWREADY(0) <= M_AXI_awready(0);
  m13_couplers_to_m13_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m13_couplers_to_m13_couplers_BREADY(0) <= S_AXI_bready(0);
  m13_couplers_to_m13_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m13_couplers_to_m13_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m13_couplers_to_m13_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m13_couplers_to_m13_couplers_RREADY(0) <= S_AXI_rready(0);
  m13_couplers_to_m13_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m13_couplers_to_m13_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m13_couplers_to_m13_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m13_couplers_to_m13_couplers_WREADY(0) <= M_AXI_wready(0);
  m13_couplers_to_m13_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m13_couplers_to_m13_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m13_couplers_imp_DVHA6F is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m13_couplers_imp_DVHA6F;

architecture STRUCTURE of m13_couplers_imp_DVHA6F is
  component TimeCard_auto_cc_13 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_13;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m13_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m13_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m13_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m13_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m13_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m13_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m13_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m13_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m13_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m13_couplers_WVALID : STD_LOGIC;
  signal m13_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m13_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m13_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m13_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m13_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m13_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m13_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m13_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m13_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m13_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(15 downto 0) <= auto_cc_to_m13_couplers_ARADDR(15 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_m13_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_cc_to_m13_couplers_ARVALID;
  M_AXI_awaddr(15 downto 0) <= auto_cc_to_m13_couplers_AWADDR(15 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_m13_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_cc_to_m13_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m13_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m13_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m13_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m13_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m13_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m13_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m13_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m13_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m13_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m13_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m13_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m13_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m13_couplers_to_auto_cc_WREADY;
  auto_cc_to_m13_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m13_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m13_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m13_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m13_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m13_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m13_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m13_couplers_WREADY <= M_AXI_wready;
  m13_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m13_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m13_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m13_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m13_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m13_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m13_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m13_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m13_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m13_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m13_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_13
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(15 downto 0) => auto_cc_to_m13_couplers_ARADDR(15 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => auto_cc_to_m13_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_cc_to_m13_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m13_couplers_ARVALID,
      m_axi_awaddr(15 downto 0) => auto_cc_to_m13_couplers_AWADDR(15 downto 0),
      m_axi_awprot(2 downto 0) => auto_cc_to_m13_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_cc_to_m13_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m13_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m13_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m13_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m13_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m13_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m13_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m13_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m13_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m13_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m13_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(15 downto 0) => m13_couplers_to_auto_cc_ARADDR(15 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m13_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m13_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m13_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(15 downto 0) => m13_couplers_to_auto_cc_AWADDR(15 downto 0),
      s_axi_awprot(2 downto 0) => m13_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m13_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m13_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m13_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m13_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m13_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m13_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m13_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m13_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m13_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m13_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m13_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m13_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m13_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m14_couplers_imp_1MLGKV7 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m14_couplers_imp_1MLGKV7;

architecture STRUCTURE of m14_couplers_imp_1MLGKV7 is
  component TimeCard_auto_cc_14 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_14;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m14_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m14_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m14_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m14_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m14_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m14_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m14_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m14_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m14_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m14_couplers_WVALID : STD_LOGIC;
  signal m14_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m14_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m14_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m14_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m14_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m14_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m14_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m14_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m14_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m14_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(15 downto 0) <= auto_cc_to_m14_couplers_ARADDR(15 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_m14_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_cc_to_m14_couplers_ARVALID;
  M_AXI_awaddr(15 downto 0) <= auto_cc_to_m14_couplers_AWADDR(15 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_m14_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_cc_to_m14_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m14_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m14_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m14_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m14_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m14_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m14_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m14_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m14_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m14_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m14_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m14_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m14_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m14_couplers_to_auto_cc_WREADY;
  auto_cc_to_m14_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m14_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m14_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m14_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m14_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m14_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m14_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m14_couplers_WREADY <= M_AXI_wready;
  m14_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m14_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m14_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m14_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m14_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m14_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m14_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m14_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m14_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m14_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m14_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_14
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(15 downto 0) => auto_cc_to_m14_couplers_ARADDR(15 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => auto_cc_to_m14_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_cc_to_m14_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m14_couplers_ARVALID,
      m_axi_awaddr(15 downto 0) => auto_cc_to_m14_couplers_AWADDR(15 downto 0),
      m_axi_awprot(2 downto 0) => auto_cc_to_m14_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_cc_to_m14_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m14_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m14_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m14_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m14_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m14_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m14_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m14_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m14_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m14_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(15 downto 0) => m14_couplers_to_auto_cc_ARADDR(15 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m14_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m14_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m14_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(15 downto 0) => m14_couplers_to_auto_cc_AWADDR(15 downto 0),
      s_axi_awprot(2 downto 0) => m14_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m14_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m14_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m14_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m14_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m14_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m14_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m14_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m14_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m14_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m14_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m14_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m14_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m14_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m14_couplers_imp_UVYVG4 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m14_couplers_imp_UVYVG4;

architecture STRUCTURE of m14_couplers_imp_UVYVG4 is
  signal m14_couplers_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_m14_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_m14_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_m14_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_m14_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m14_couplers_to_m14_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m14_couplers_to_m14_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m14_couplers_to_m14_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m14_couplers_to_m14_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m14_couplers_to_m14_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m14_couplers_to_m14_couplers_AWVALID(0);
  M_AXI_bready(0) <= m14_couplers_to_m14_couplers_BREADY(0);
  M_AXI_rready(0) <= m14_couplers_to_m14_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m14_couplers_to_m14_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m14_couplers_to_m14_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m14_couplers_to_m14_couplers_WVALID(0);
  S_AXI_arready(0) <= m14_couplers_to_m14_couplers_ARREADY(0);
  S_AXI_awready(0) <= m14_couplers_to_m14_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m14_couplers_to_m14_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m14_couplers_to_m14_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m14_couplers_to_m14_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m14_couplers_to_m14_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m14_couplers_to_m14_couplers_RVALID(0);
  S_AXI_wready(0) <= m14_couplers_to_m14_couplers_WREADY(0);
  m14_couplers_to_m14_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m14_couplers_to_m14_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m14_couplers_to_m14_couplers_ARREADY(0) <= M_AXI_arready(0);
  m14_couplers_to_m14_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m14_couplers_to_m14_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m14_couplers_to_m14_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m14_couplers_to_m14_couplers_AWREADY(0) <= M_AXI_awready(0);
  m14_couplers_to_m14_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m14_couplers_to_m14_couplers_BREADY(0) <= S_AXI_bready(0);
  m14_couplers_to_m14_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m14_couplers_to_m14_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m14_couplers_to_m14_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m14_couplers_to_m14_couplers_RREADY(0) <= S_AXI_rready(0);
  m14_couplers_to_m14_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m14_couplers_to_m14_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m14_couplers_to_m14_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m14_couplers_to_m14_couplers_WREADY(0) <= M_AXI_wready(0);
  m14_couplers_to_m14_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m14_couplers_to_m14_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m15_couplers_imp_ZIKCWL is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m15_couplers_imp_ZIKCWL;

architecture STRUCTURE of m15_couplers_imp_ZIKCWL is
  signal m15_couplers_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_m15_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_m15_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_m15_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_m15_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_m15_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m15_couplers_to_m15_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m15_couplers_to_m15_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m15_couplers_to_m15_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m15_couplers_to_m15_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m15_couplers_to_m15_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m15_couplers_to_m15_couplers_AWVALID(0);
  M_AXI_bready(0) <= m15_couplers_to_m15_couplers_BREADY(0);
  M_AXI_rready(0) <= m15_couplers_to_m15_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m15_couplers_to_m15_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m15_couplers_to_m15_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m15_couplers_to_m15_couplers_WVALID(0);
  S_AXI_arready(0) <= m15_couplers_to_m15_couplers_ARREADY(0);
  S_AXI_awready(0) <= m15_couplers_to_m15_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m15_couplers_to_m15_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m15_couplers_to_m15_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m15_couplers_to_m15_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m15_couplers_to_m15_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m15_couplers_to_m15_couplers_RVALID(0);
  S_AXI_wready(0) <= m15_couplers_to_m15_couplers_WREADY(0);
  m15_couplers_to_m15_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m15_couplers_to_m15_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m15_couplers_to_m15_couplers_ARREADY(0) <= M_AXI_arready(0);
  m15_couplers_to_m15_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m15_couplers_to_m15_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m15_couplers_to_m15_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m15_couplers_to_m15_couplers_AWREADY(0) <= M_AXI_awready(0);
  m15_couplers_to_m15_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m15_couplers_to_m15_couplers_BREADY(0) <= S_AXI_bready(0);
  m15_couplers_to_m15_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m15_couplers_to_m15_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m15_couplers_to_m15_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m15_couplers_to_m15_couplers_RREADY(0) <= S_AXI_rready(0);
  m15_couplers_to_m15_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m15_couplers_to_m15_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m15_couplers_to_m15_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m15_couplers_to_m15_couplers_WREADY(0) <= M_AXI_wready(0);
  m15_couplers_to_m15_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m15_couplers_to_m15_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m16_couplers_imp_TK2F5J is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m16_couplers_imp_TK2F5J;

architecture STRUCTURE of m16_couplers_imp_TK2F5J is
  signal m16_couplers_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_m16_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_m16_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_m16_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_m16_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_m16_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m16_couplers_to_m16_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m16_couplers_to_m16_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m16_couplers_to_m16_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m16_couplers_to_m16_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m16_couplers_to_m16_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m16_couplers_to_m16_couplers_AWVALID(0);
  M_AXI_bready(0) <= m16_couplers_to_m16_couplers_BREADY(0);
  M_AXI_rready(0) <= m16_couplers_to_m16_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m16_couplers_to_m16_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m16_couplers_to_m16_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m16_couplers_to_m16_couplers_WVALID(0);
  S_AXI_arready(0) <= m16_couplers_to_m16_couplers_ARREADY(0);
  S_AXI_awready(0) <= m16_couplers_to_m16_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m16_couplers_to_m16_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m16_couplers_to_m16_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m16_couplers_to_m16_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m16_couplers_to_m16_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m16_couplers_to_m16_couplers_RVALID(0);
  S_AXI_wready(0) <= m16_couplers_to_m16_couplers_WREADY(0);
  m16_couplers_to_m16_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m16_couplers_to_m16_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m16_couplers_to_m16_couplers_ARREADY(0) <= M_AXI_arready(0);
  m16_couplers_to_m16_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m16_couplers_to_m16_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m16_couplers_to_m16_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m16_couplers_to_m16_couplers_AWREADY(0) <= M_AXI_awready(0);
  m16_couplers_to_m16_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m16_couplers_to_m16_couplers_BREADY(0) <= S_AXI_bready(0);
  m16_couplers_to_m16_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m16_couplers_to_m16_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m16_couplers_to_m16_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m16_couplers_to_m16_couplers_RREADY(0) <= S_AXI_rready(0);
  m16_couplers_to_m16_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m16_couplers_to_m16_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m16_couplers_to_m16_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m16_couplers_to_m16_couplers_WREADY(0) <= M_AXI_wready(0);
  m16_couplers_to_m16_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m16_couplers_to_m16_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m17_couplers_imp_114S9NA is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m17_couplers_imp_114S9NA;

architecture STRUCTURE of m17_couplers_imp_114S9NA is
  signal m17_couplers_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_m17_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_m17_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_m17_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_m17_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_m17_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m17_couplers_to_m17_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m17_couplers_to_m17_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m17_couplers_to_m17_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m17_couplers_to_m17_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m17_couplers_to_m17_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m17_couplers_to_m17_couplers_AWVALID(0);
  M_AXI_bready(0) <= m17_couplers_to_m17_couplers_BREADY(0);
  M_AXI_rready(0) <= m17_couplers_to_m17_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m17_couplers_to_m17_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m17_couplers_to_m17_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m17_couplers_to_m17_couplers_WVALID(0);
  S_AXI_arready(0) <= m17_couplers_to_m17_couplers_ARREADY(0);
  S_AXI_awready(0) <= m17_couplers_to_m17_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m17_couplers_to_m17_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m17_couplers_to_m17_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m17_couplers_to_m17_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m17_couplers_to_m17_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m17_couplers_to_m17_couplers_RVALID(0);
  S_AXI_wready(0) <= m17_couplers_to_m17_couplers_WREADY(0);
  m17_couplers_to_m17_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m17_couplers_to_m17_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m17_couplers_to_m17_couplers_ARREADY(0) <= M_AXI_arready(0);
  m17_couplers_to_m17_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m17_couplers_to_m17_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m17_couplers_to_m17_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m17_couplers_to_m17_couplers_AWREADY(0) <= M_AXI_awready(0);
  m17_couplers_to_m17_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m17_couplers_to_m17_couplers_BREADY(0) <= S_AXI_bready(0);
  m17_couplers_to_m17_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m17_couplers_to_m17_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m17_couplers_to_m17_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m17_couplers_to_m17_couplers_RREADY(0) <= S_AXI_rready(0);
  m17_couplers_to_m17_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m17_couplers_to_m17_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m17_couplers_to_m17_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m17_couplers_to_m17_couplers_WREADY(0) <= M_AXI_wready(0);
  m17_couplers_to_m17_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m17_couplers_to_m17_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m18_couplers_imp_W3EU9Q is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m18_couplers_imp_W3EU9Q;

architecture STRUCTURE of m18_couplers_imp_W3EU9Q is
  signal m18_couplers_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_m18_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_m18_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_m18_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_m18_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_m18_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m18_couplers_to_m18_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m18_couplers_to_m18_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m18_couplers_to_m18_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m18_couplers_to_m18_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m18_couplers_to_m18_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m18_couplers_to_m18_couplers_AWVALID(0);
  M_AXI_bready(0) <= m18_couplers_to_m18_couplers_BREADY(0);
  M_AXI_rready(0) <= m18_couplers_to_m18_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m18_couplers_to_m18_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m18_couplers_to_m18_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m18_couplers_to_m18_couplers_WVALID(0);
  S_AXI_arready(0) <= m18_couplers_to_m18_couplers_ARREADY(0);
  S_AXI_awready(0) <= m18_couplers_to_m18_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m18_couplers_to_m18_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m18_couplers_to_m18_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m18_couplers_to_m18_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m18_couplers_to_m18_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m18_couplers_to_m18_couplers_RVALID(0);
  S_AXI_wready(0) <= m18_couplers_to_m18_couplers_WREADY(0);
  m18_couplers_to_m18_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m18_couplers_to_m18_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m18_couplers_to_m18_couplers_ARREADY(0) <= M_AXI_arready(0);
  m18_couplers_to_m18_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m18_couplers_to_m18_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m18_couplers_to_m18_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m18_couplers_to_m18_couplers_AWREADY(0) <= M_AXI_awready(0);
  m18_couplers_to_m18_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m18_couplers_to_m18_couplers_BREADY(0) <= S_AXI_bready(0);
  m18_couplers_to_m18_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m18_couplers_to_m18_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m18_couplers_to_m18_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m18_couplers_to_m18_couplers_RREADY(0) <= S_AXI_rready(0);
  m18_couplers_to_m18_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m18_couplers_to_m18_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m18_couplers_to_m18_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m18_couplers_to_m18_couplers_WREADY(0) <= M_AXI_wready(0);
  m18_couplers_to_m18_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m18_couplers_to_m18_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m19_couplers_imp_17JYSTB is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m19_couplers_imp_17JYSTB;

architecture STRUCTURE of m19_couplers_imp_17JYSTB is
  signal m19_couplers_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_m19_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_m19_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_m19_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_m19_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_m19_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m19_couplers_to_m19_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m19_couplers_to_m19_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m19_couplers_to_m19_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m19_couplers_to_m19_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m19_couplers_to_m19_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m19_couplers_to_m19_couplers_AWVALID(0);
  M_AXI_bready(0) <= m19_couplers_to_m19_couplers_BREADY(0);
  M_AXI_rready(0) <= m19_couplers_to_m19_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m19_couplers_to_m19_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m19_couplers_to_m19_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m19_couplers_to_m19_couplers_WVALID(0);
  S_AXI_arready(0) <= m19_couplers_to_m19_couplers_ARREADY(0);
  S_AXI_awready(0) <= m19_couplers_to_m19_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m19_couplers_to_m19_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m19_couplers_to_m19_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m19_couplers_to_m19_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m19_couplers_to_m19_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m19_couplers_to_m19_couplers_RVALID(0);
  S_AXI_wready(0) <= m19_couplers_to_m19_couplers_WREADY(0);
  m19_couplers_to_m19_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m19_couplers_to_m19_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m19_couplers_to_m19_couplers_ARREADY(0) <= M_AXI_arready(0);
  m19_couplers_to_m19_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m19_couplers_to_m19_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m19_couplers_to_m19_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m19_couplers_to_m19_couplers_AWREADY(0) <= M_AXI_awready(0);
  m19_couplers_to_m19_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m19_couplers_to_m19_couplers_BREADY(0) <= S_AXI_bready(0);
  m19_couplers_to_m19_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m19_couplers_to_m19_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m19_couplers_to_m19_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m19_couplers_to_m19_couplers_RREADY(0) <= S_AXI_rready(0);
  m19_couplers_to_m19_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m19_couplers_to_m19_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m19_couplers_to_m19_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m19_couplers_to_m19_couplers_WREADY(0) <= M_AXI_wready(0);
  m19_couplers_to_m19_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m19_couplers_to_m19_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m20_couplers_imp_1JEI04B is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m20_couplers_imp_1JEI04B;

architecture STRUCTURE of m20_couplers_imp_1JEI04B is
  signal m20_couplers_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_m20_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_m20_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_m20_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_m20_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_m20_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m20_couplers_to_m20_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m20_couplers_to_m20_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m20_couplers_to_m20_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m20_couplers_to_m20_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m20_couplers_to_m20_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m20_couplers_to_m20_couplers_AWVALID(0);
  M_AXI_bready(0) <= m20_couplers_to_m20_couplers_BREADY(0);
  M_AXI_rready(0) <= m20_couplers_to_m20_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m20_couplers_to_m20_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m20_couplers_to_m20_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m20_couplers_to_m20_couplers_WVALID(0);
  S_AXI_arready(0) <= m20_couplers_to_m20_couplers_ARREADY(0);
  S_AXI_awready(0) <= m20_couplers_to_m20_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m20_couplers_to_m20_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m20_couplers_to_m20_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m20_couplers_to_m20_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m20_couplers_to_m20_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m20_couplers_to_m20_couplers_RVALID(0);
  S_AXI_wready(0) <= m20_couplers_to_m20_couplers_WREADY(0);
  m20_couplers_to_m20_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m20_couplers_to_m20_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m20_couplers_to_m20_couplers_ARREADY(0) <= M_AXI_arready(0);
  m20_couplers_to_m20_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m20_couplers_to_m20_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m20_couplers_to_m20_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m20_couplers_to_m20_couplers_AWREADY(0) <= M_AXI_awready(0);
  m20_couplers_to_m20_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m20_couplers_to_m20_couplers_BREADY(0) <= S_AXI_bready(0);
  m20_couplers_to_m20_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m20_couplers_to_m20_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m20_couplers_to_m20_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m20_couplers_to_m20_couplers_RREADY(0) <= S_AXI_rready(0);
  m20_couplers_to_m20_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m20_couplers_to_m20_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m20_couplers_to_m20_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m20_couplers_to_m20_couplers_WREADY(0) <= M_AXI_wready(0);
  m20_couplers_to_m20_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m20_couplers_to_m20_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m21_couplers_imp_BDH5A2 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m21_couplers_imp_BDH5A2;

architecture STRUCTURE of m21_couplers_imp_BDH5A2 is
  signal m21_couplers_to_m21_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_m21_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_m21_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_m21_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_m21_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m21_couplers_to_m21_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m21_couplers_to_m21_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m21_couplers_to_m21_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m21_couplers_to_m21_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m21_couplers_to_m21_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m21_couplers_to_m21_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m21_couplers_to_m21_couplers_AWVALID(0);
  M_AXI_bready(0) <= m21_couplers_to_m21_couplers_BREADY(0);
  M_AXI_rready(0) <= m21_couplers_to_m21_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m21_couplers_to_m21_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m21_couplers_to_m21_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m21_couplers_to_m21_couplers_WVALID(0);
  S_AXI_arready(0) <= m21_couplers_to_m21_couplers_ARREADY(0);
  S_AXI_awready(0) <= m21_couplers_to_m21_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m21_couplers_to_m21_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m21_couplers_to_m21_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m21_couplers_to_m21_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m21_couplers_to_m21_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m21_couplers_to_m21_couplers_RVALID(0);
  S_AXI_wready(0) <= m21_couplers_to_m21_couplers_WREADY(0);
  m21_couplers_to_m21_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m21_couplers_to_m21_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m21_couplers_to_m21_couplers_ARREADY(0) <= M_AXI_arready(0);
  m21_couplers_to_m21_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m21_couplers_to_m21_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m21_couplers_to_m21_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m21_couplers_to_m21_couplers_AWREADY(0) <= M_AXI_awready(0);
  m21_couplers_to_m21_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m21_couplers_to_m21_couplers_BREADY(0) <= S_AXI_bready(0);
  m21_couplers_to_m21_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m21_couplers_to_m21_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m21_couplers_to_m21_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m21_couplers_to_m21_couplers_RREADY(0) <= S_AXI_rready(0);
  m21_couplers_to_m21_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m21_couplers_to_m21_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m21_couplers_to_m21_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m21_couplers_to_m21_couplers_WREADY(0) <= M_AXI_wready(0);
  m21_couplers_to_m21_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m21_couplers_to_m21_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m22_couplers_imp_1HYIRA0 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m22_couplers_imp_1HYIRA0;

architecture STRUCTURE of m22_couplers_imp_1HYIRA0 is
  signal m22_couplers_to_m22_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_m22_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_m22_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_m22_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_m22_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_m22_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_m22_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_m22_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_m22_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m22_couplers_to_m22_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m22_couplers_to_m22_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m22_couplers_to_m22_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m22_couplers_to_m22_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m22_couplers_to_m22_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m22_couplers_to_m22_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m22_couplers_to_m22_couplers_AWVALID(0);
  M_AXI_bready(0) <= m22_couplers_to_m22_couplers_BREADY(0);
  M_AXI_rready(0) <= m22_couplers_to_m22_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m22_couplers_to_m22_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m22_couplers_to_m22_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m22_couplers_to_m22_couplers_WVALID(0);
  S_AXI_arready(0) <= m22_couplers_to_m22_couplers_ARREADY(0);
  S_AXI_awready(0) <= m22_couplers_to_m22_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m22_couplers_to_m22_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m22_couplers_to_m22_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m22_couplers_to_m22_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m22_couplers_to_m22_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m22_couplers_to_m22_couplers_RVALID(0);
  S_AXI_wready(0) <= m22_couplers_to_m22_couplers_WREADY(0);
  m22_couplers_to_m22_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m22_couplers_to_m22_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m22_couplers_to_m22_couplers_ARREADY(0) <= M_AXI_arready(0);
  m22_couplers_to_m22_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m22_couplers_to_m22_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m22_couplers_to_m22_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m22_couplers_to_m22_couplers_AWREADY(0) <= M_AXI_awready(0);
  m22_couplers_to_m22_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m22_couplers_to_m22_couplers_BREADY(0) <= S_AXI_bready(0);
  m22_couplers_to_m22_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m22_couplers_to_m22_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m22_couplers_to_m22_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m22_couplers_to_m22_couplers_RREADY(0) <= S_AXI_rready(0);
  m22_couplers_to_m22_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m22_couplers_to_m22_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m22_couplers_to_m22_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m22_couplers_to_m22_couplers_WREADY(0) <= M_AXI_wready(0);
  m22_couplers_to_m22_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m22_couplers_to_m22_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m23_couplers_imp_CJ4RCP is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m23_couplers_imp_CJ4RCP;

architecture STRUCTURE of m23_couplers_imp_CJ4RCP is
  signal m23_couplers_to_m23_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_m23_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_m23_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_m23_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_m23_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_m23_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_m23_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_m23_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_m23_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m23_couplers_to_m23_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m23_couplers_to_m23_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m23_couplers_to_m23_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m23_couplers_to_m23_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m23_couplers_to_m23_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m23_couplers_to_m23_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m23_couplers_to_m23_couplers_AWVALID(0);
  M_AXI_bready(0) <= m23_couplers_to_m23_couplers_BREADY(0);
  M_AXI_rready(0) <= m23_couplers_to_m23_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m23_couplers_to_m23_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m23_couplers_to_m23_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m23_couplers_to_m23_couplers_WVALID(0);
  S_AXI_arready(0) <= m23_couplers_to_m23_couplers_ARREADY(0);
  S_AXI_awready(0) <= m23_couplers_to_m23_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m23_couplers_to_m23_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m23_couplers_to_m23_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m23_couplers_to_m23_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m23_couplers_to_m23_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m23_couplers_to_m23_couplers_RVALID(0);
  S_AXI_wready(0) <= m23_couplers_to_m23_couplers_WREADY(0);
  m23_couplers_to_m23_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m23_couplers_to_m23_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m23_couplers_to_m23_couplers_ARREADY(0) <= M_AXI_arready(0);
  m23_couplers_to_m23_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m23_couplers_to_m23_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m23_couplers_to_m23_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m23_couplers_to_m23_couplers_AWREADY(0) <= M_AXI_awready(0);
  m23_couplers_to_m23_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m23_couplers_to_m23_couplers_BREADY(0) <= S_AXI_bready(0);
  m23_couplers_to_m23_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m23_couplers_to_m23_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m23_couplers_to_m23_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m23_couplers_to_m23_couplers_RREADY(0) <= S_AXI_rready(0);
  m23_couplers_to_m23_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m23_couplers_to_m23_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m23_couplers_to_m23_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m23_couplers_to_m23_couplers_WREADY(0) <= M_AXI_wready(0);
  m23_couplers_to_m23_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m23_couplers_to_m23_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_1V3BZI9 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_1V3BZI9;

architecture STRUCTURE of s00_couplers_imp_1V3BZI9 is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_1WCSSZJ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s00_couplers_imp_1WCSSZJ;

architecture STRUCTURE of s00_couplers_imp_1WCSSZJ is
  component TimeCard_auto_ds_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_ds_0;
  component TimeCard_auto_pc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_pc_0;
  component TimeCard_auto_rs_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_rs_0;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_rs_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_rs_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_rs_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_rs_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_rs_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_rs_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_rs_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_rs_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_rs_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_rs_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_rs_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_rs_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_rs_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_rs_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_rs_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_rs_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_rs_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_rs_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_rs_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_rs_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_rs_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_rs_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_rs_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_rs_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_rs_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_rs_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_rs_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_rs_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_rs_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_rs_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_rs_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_rs_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_rs_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_rs_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_rs_WVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s00_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s00_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s00_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s00_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s00_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s00_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_s00_couplers_WVALID : STD_LOGIC;
  signal auto_rs_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_rs_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_rs_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_rs_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_rs_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_rs_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_rs_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_rs_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_rs_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_rs_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_rs_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_rs_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_rs_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_rs_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_rs_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_rs_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_rs_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_rs_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_rs_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_rs_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_rs_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_rs_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_rs_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_rs_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_rs_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_rs_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_rs_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_rs_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_rs_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_rs_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_rs_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_rs_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_rs_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_rs_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_rs_to_auto_pc_WVALID : STD_LOGIC;
  signal s00_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_auto_ds_ARLOCK : STD_LOGIC;
  signal s00_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal s00_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal s00_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_auto_ds_AWLOCK : STD_LOGIC;
  signal s00_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal s00_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal s00_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal s00_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal s00_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s00_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal s00_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal s00_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal s00_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s00_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal s00_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal s00_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_s00_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_s00_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_s00_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_s00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_s00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= s00_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= s00_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= s00_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(63 downto 0) <= s00_couplers_to_auto_ds_RDATA(63 downto 0);
  S_AXI_rlast <= s00_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= s00_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= s00_couplers_to_auto_ds_WREADY;
  auto_pc_to_s00_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_s00_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_s00_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_s00_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_s00_couplers_WREADY <= M_AXI_wready;
  s00_couplers_to_auto_ds_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_auto_ds_ARLOCK <= S_AXI_arlock;
  s00_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  s00_couplers_to_auto_ds_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_auto_ds_AWLOCK <= S_AXI_awlock;
  s00_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  s00_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  s00_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  s00_couplers_to_auto_ds_WDATA(63 downto 0) <= S_AXI_wdata(63 downto 0);
  s00_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  s00_couplers_to_auto_ds_WSTRB(7 downto 0) <= S_AXI_wstrb(7 downto 0);
  s00_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component TimeCard_auto_ds_0
     port map (
      m_axi_araddr(31 downto 0) => auto_ds_to_auto_rs_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_rs_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_rs_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_rs_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_rs_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_rs_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_rs_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_rs_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_rs_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_rs_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_rs_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_ds_to_auto_rs_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_rs_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_rs_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_rs_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_rs_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_rs_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_rs_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_rs_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_rs_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_rs_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_rs_AWVALID,
      m_axi_bready => auto_ds_to_auto_rs_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_rs_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_rs_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_rs_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_rs_RLAST,
      m_axi_rready => auto_ds_to_auto_rs_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_rs_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_rs_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_rs_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_rs_WLAST,
      m_axi_wready => auto_ds_to_auto_rs_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_rs_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_rs_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(31 downto 0) => s00_couplers_to_auto_ds_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => s00_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => s00_couplers_to_auto_ds_ARLOCK,
      s_axi_arprot(2 downto 0) => s00_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s00_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => s00_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => s00_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(31 downto 0) => s00_couplers_to_auto_ds_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => s00_couplers_to_auto_ds_AWLOCK,
      s_axi_awprot(2 downto 0) => s00_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s00_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => s00_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => s00_couplers_to_auto_ds_AWVALID,
      s_axi_bready => s00_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => s00_couplers_to_auto_ds_BVALID,
      s_axi_rdata(63 downto 0) => s00_couplers_to_auto_ds_RDATA(63 downto 0),
      s_axi_rlast => s00_couplers_to_auto_ds_RLAST,
      s_axi_rready => s00_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => s00_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => s00_couplers_to_auto_ds_RVALID,
      s_axi_wdata(63 downto 0) => s00_couplers_to_auto_ds_WDATA(63 downto 0),
      s_axi_wlast => s00_couplers_to_auto_ds_WLAST,
      s_axi_wready => s00_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(7 downto 0) => s00_couplers_to_auto_ds_WSTRB(7 downto 0),
      s_axi_wvalid => s00_couplers_to_auto_ds_WVALID
    );
auto_pc: component TimeCard_auto_pc_0
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_s00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_s00_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_s00_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_s00_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_s00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_s00_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_s00_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_s00_couplers_AWVALID,
      m_axi_bready => auto_pc_to_s00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_s00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_s00_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_s00_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_s00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_s00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_s00_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_s00_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_s00_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_s00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_s00_couplers_WVALID,
      s_axi_araddr(31 downto 0) => auto_rs_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => auto_rs_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_rs_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_rs_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_rs_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_rs_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_rs_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_rs_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_rs_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_rs_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_rs_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => auto_rs_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => auto_rs_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_rs_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_rs_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_rs_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_rs_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_rs_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_rs_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_rs_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_rs_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_rs_to_auto_pc_AWVALID,
      s_axi_bready => auto_rs_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_rs_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_rs_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_rs_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_rs_to_auto_pc_RLAST,
      s_axi_rready => auto_rs_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_rs_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_rs_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_rs_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_rs_to_auto_pc_WLAST,
      s_axi_wready => auto_rs_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_rs_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_rs_to_auto_pc_WVALID
    );
auto_rs: component TimeCard_auto_rs_0
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_rs_to_auto_pc_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => auto_rs_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_rs_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_rs_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_rs_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_rs_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_rs_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_rs_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_rs_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_rs_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_rs_to_auto_pc_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_rs_to_auto_pc_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => auto_rs_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_rs_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_rs_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_rs_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_rs_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_rs_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_rs_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_rs_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_rs_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_rs_to_auto_pc_AWVALID,
      m_axi_bready => auto_rs_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_rs_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_rs_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_rs_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_rs_to_auto_pc_RLAST,
      m_axi_rready => auto_rs_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_rs_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_rs_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_rs_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_rs_to_auto_pc_WLAST,
      m_axi_wready => auto_rs_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_rs_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_rs_to_auto_pc_WVALID,
      s_axi_araddr(31 downto 0) => auto_ds_to_auto_rs_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_rs_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_rs_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_rs_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_rs_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_rs_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_rs_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_rs_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_rs_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_rs_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_rs_ARVALID,
      s_axi_awaddr(31 downto 0) => auto_ds_to_auto_rs_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_rs_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_rs_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_rs_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_rs_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_rs_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_rs_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_rs_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_rs_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_rs_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_rs_AWVALID,
      s_axi_bready => auto_ds_to_auto_rs_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_rs_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_rs_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_rs_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_rs_RLAST,
      s_axi_rready => auto_ds_to_auto_rs_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_rs_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_rs_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_rs_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_rs_WLAST,
      s_axi_wready => auto_ds_to_auto_rs_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_rs_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_rs_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_5KBKRG is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_5KBKRG;

architecture STRUCTURE of s00_couplers_imp_5KBKRG is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_KKNO2W is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_KKNO2W;

architecture STRUCTURE of s00_couplers_imp_KKNO2W is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s01_couplers_imp_6Y2Q8U is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s01_couplers_imp_6Y2Q8U;

architecture STRUCTURE of s01_couplers_imp_6Y2Q8U is
  component TimeCard_auto_cc_15 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component TimeCard_auto_cc_15;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_s01_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_s01_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_s01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_s01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_s01_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_s01_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_s01_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_s01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_s01_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_s01_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_s01_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_s01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_s01_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_s01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_s01_couplers_WVALID : STD_LOGIC;
  signal s01_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal s01_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal s01_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal s01_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal s01_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal s01_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal s01_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal s01_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal s01_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal s01_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(31 downto 0) <= auto_cc_to_s01_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_s01_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_cc_to_s01_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_cc_to_s01_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_s01_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_cc_to_s01_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_s01_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_s01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_s01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_s01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_s01_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= s01_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= s01_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= s01_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= s01_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= s01_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s01_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= s01_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= s01_couplers_to_auto_cc_WREADY;
  auto_cc_to_s01_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_s01_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_s01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_s01_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_s01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_s01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_s01_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_s01_couplers_WREADY <= M_AXI_wready;
  s01_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s01_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s01_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  s01_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s01_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s01_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  s01_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  s01_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  s01_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s01_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s01_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component TimeCard_auto_cc_15
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(31 downto 0) => auto_cc_to_s01_couplers_ARADDR(31 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => auto_cc_to_s01_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_cc_to_s01_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_s01_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_cc_to_s01_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_cc_to_s01_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_cc_to_s01_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_s01_couplers_AWVALID,
      m_axi_bready => auto_cc_to_s01_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_s01_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_s01_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_s01_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_s01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_s01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_s01_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_s01_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_s01_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_s01_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_s01_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(31 downto 0) => s01_couplers_to_auto_cc_ARADDR(31 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => s01_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => s01_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => s01_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(31 downto 0) => s01_couplers_to_auto_cc_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s01_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => s01_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => s01_couplers_to_auto_cc_AWVALID,
      s_axi_bready => s01_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => s01_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => s01_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => s01_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => s01_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => s01_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => s01_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => s01_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => s01_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => s01_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => s01_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TimeCard_axi_interconnect_0_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M03_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M03_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC;
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M06_AXI_arready : in STD_LOGIC;
    M06_AXI_arvalid : out STD_LOGIC;
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M06_AXI_awready : in STD_LOGIC;
    M06_AXI_awvalid : out STD_LOGIC;
    M06_AXI_bready : out STD_LOGIC;
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC;
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_rready : out STD_LOGIC;
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC;
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_wready : in STD_LOGIC;
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC;
    M07_ACLK : in STD_LOGIC;
    M07_ARESETN : in STD_LOGIC;
    M07_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M07_AXI_arready : in STD_LOGIC;
    M07_AXI_arvalid : out STD_LOGIC;
    M07_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M07_AXI_awready : in STD_LOGIC;
    M07_AXI_awvalid : out STD_LOGIC;
    M07_AXI_bready : out STD_LOGIC;
    M07_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_bvalid : in STD_LOGIC;
    M07_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_rready : out STD_LOGIC;
    M07_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_rvalid : in STD_LOGIC;
    M07_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_wready : in STD_LOGIC;
    M07_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M07_AXI_wvalid : out STD_LOGIC;
    M08_ACLK : in STD_LOGIC;
    M08_ARESETN : in STD_LOGIC;
    M08_AXI_araddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M08_AXI_arready : in STD_LOGIC;
    M08_AXI_arvalid : out STD_LOGIC;
    M08_AXI_awaddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M08_AXI_awready : in STD_LOGIC;
    M08_AXI_awvalid : out STD_LOGIC;
    M08_AXI_bready : out STD_LOGIC;
    M08_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_bvalid : in STD_LOGIC;
    M08_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_rready : out STD_LOGIC;
    M08_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_rvalid : in STD_LOGIC;
    M08_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_wready : in STD_LOGIC;
    M08_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M08_AXI_wvalid : out STD_LOGIC;
    M09_ACLK : in STD_LOGIC;
    M09_ARESETN : in STD_LOGIC;
    M09_AXI_araddr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    M09_AXI_arready : in STD_LOGIC;
    M09_AXI_arvalid : out STD_LOGIC;
    M09_AXI_awaddr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    M09_AXI_awready : in STD_LOGIC;
    M09_AXI_awvalid : out STD_LOGIC;
    M09_AXI_bready : out STD_LOGIC;
    M09_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_bvalid : in STD_LOGIC;
    M09_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_rready : out STD_LOGIC;
    M09_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_rvalid : in STD_LOGIC;
    M09_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_wready : in STD_LOGIC;
    M09_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M09_AXI_wvalid : out STD_LOGIC;
    M10_ACLK : in STD_LOGIC;
    M10_ARESETN : in STD_LOGIC;
    M10_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_arready : in STD_LOGIC;
    M10_AXI_arvalid : out STD_LOGIC;
    M10_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_awready : in STD_LOGIC;
    M10_AXI_awvalid : out STD_LOGIC;
    M10_AXI_bready : out STD_LOGIC;
    M10_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_bvalid : in STD_LOGIC;
    M10_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_rready : out STD_LOGIC;
    M10_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_rvalid : in STD_LOGIC;
    M10_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_wready : in STD_LOGIC;
    M10_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M10_AXI_wvalid : out STD_LOGIC;
    M11_ACLK : in STD_LOGIC;
    M11_ARESETN : in STD_LOGIC;
    M11_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M11_AXI_arready : in STD_LOGIC;
    M11_AXI_arvalid : out STD_LOGIC;
    M11_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M11_AXI_awready : in STD_LOGIC;
    M11_AXI_awvalid : out STD_LOGIC;
    M11_AXI_bready : out STD_LOGIC;
    M11_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_bvalid : in STD_LOGIC;
    M11_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_rready : out STD_LOGIC;
    M11_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_rvalid : in STD_LOGIC;
    M11_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_wready : in STD_LOGIC;
    M11_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M11_AXI_wvalid : out STD_LOGIC;
    M12_ACLK : in STD_LOGIC;
    M12_ARESETN : in STD_LOGIC;
    M12_AXI_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M12_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_arready : in STD_LOGIC;
    M12_AXI_arvalid : out STD_LOGIC;
    M12_AXI_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M12_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_awready : in STD_LOGIC;
    M12_AXI_awvalid : out STD_LOGIC;
    M12_AXI_bready : out STD_LOGIC;
    M12_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_bvalid : in STD_LOGIC;
    M12_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_rready : out STD_LOGIC;
    M12_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_rvalid : in STD_LOGIC;
    M12_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_wready : in STD_LOGIC;
    M12_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M12_AXI_wvalid : out STD_LOGIC;
    M13_ACLK : in STD_LOGIC;
    M13_ARESETN : in STD_LOGIC;
    M13_AXI_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M13_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_arready : in STD_LOGIC;
    M13_AXI_arvalid : out STD_LOGIC;
    M13_AXI_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M13_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_awready : in STD_LOGIC;
    M13_AXI_awvalid : out STD_LOGIC;
    M13_AXI_bready : out STD_LOGIC;
    M13_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_bvalid : in STD_LOGIC;
    M13_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_rready : out STD_LOGIC;
    M13_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_rvalid : in STD_LOGIC;
    M13_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_wready : in STD_LOGIC;
    M13_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M13_AXI_wvalid : out STD_LOGIC;
    M14_ACLK : in STD_LOGIC;
    M14_ARESETN : in STD_LOGIC;
    M14_AXI_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M14_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_arready : in STD_LOGIC;
    M14_AXI_arvalid : out STD_LOGIC;
    M14_AXI_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M14_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_awready : in STD_LOGIC;
    M14_AXI_awvalid : out STD_LOGIC;
    M14_AXI_bready : out STD_LOGIC;
    M14_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_bvalid : in STD_LOGIC;
    M14_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_rready : out STD_LOGIC;
    M14_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_rvalid : in STD_LOGIC;
    M14_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_wready : in STD_LOGIC;
    M14_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC;
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC;
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_ACLK : in STD_LOGIC;
    S01_ARESETN : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_wvalid : in STD_LOGIC
  );
end TimeCard_axi_interconnect_0_0;

architecture STRUCTURE of TimeCard_axi_interconnect_0_0 is
  component TimeCard_xbar_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 479 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 44 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 479 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 479 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 44 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 479 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  end component TimeCard_xbar_0;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC;
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC;
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC;
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC;
  signal M04_ACLK_1 : STD_LOGIC;
  signal M04_ARESETN_1 : STD_LOGIC;
  signal M05_ACLK_1 : STD_LOGIC;
  signal M05_ARESETN_1 : STD_LOGIC;
  signal M06_ACLK_1 : STD_LOGIC;
  signal M06_ARESETN_1 : STD_LOGIC;
  signal M07_ACLK_1 : STD_LOGIC;
  signal M07_ARESETN_1 : STD_LOGIC;
  signal M08_ACLK_1 : STD_LOGIC;
  signal M08_ARESETN_1 : STD_LOGIC;
  signal M09_ACLK_1 : STD_LOGIC;
  signal M09_ARESETN_1 : STD_LOGIC;
  signal M10_ACLK_1 : STD_LOGIC;
  signal M10_ARESETN_1 : STD_LOGIC;
  signal M11_ACLK_1 : STD_LOGIC;
  signal M11_ARESETN_1 : STD_LOGIC;
  signal M12_ACLK_1 : STD_LOGIC;
  signal M12_ARESETN_1 : STD_LOGIC;
  signal M13_ACLK_1 : STD_LOGIC;
  signal M13_ARESETN_1 : STD_LOGIC;
  signal M14_ACLK_1 : STD_LOGIC;
  signal M14_ARESETN_1 : STD_LOGIC;
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC;
  signal S01_ACLK_1 : STD_LOGIC;
  signal S01_ARESETN_1 : STD_LOGIC;
  signal axi_interconnect_0_ACLK_net : STD_LOGIC;
  signal axi_interconnect_0_ARESETN_net : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARLOCK : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWLOCK : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_BREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_BVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_RLAST : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_RREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_RVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_WLAST : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_WREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_WVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_BREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_BVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_RREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_RVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_WREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_WVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal s01_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_WVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal xbar_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal xbar_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m06_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m06_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal xbar_to_m06_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal xbar_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal xbar_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m07_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m07_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal xbar_to_m07_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 287 downto 256 );
  signal xbar_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal xbar_to_m08_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 287 downto 256 );
  signal xbar_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal xbar_to_m08_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m08_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m08_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 287 downto 256 );
  signal xbar_to_m08_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 288 );
  signal xbar_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 29 downto 27 );
  signal xbar_to_m09_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 288 );
  signal xbar_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 29 downto 27 );
  signal xbar_to_m09_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m09_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m09_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 319 downto 288 );
  signal xbar_to_m09_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 351 downto 320 );
  signal xbar_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 32 downto 30 );
  signal xbar_to_m10_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 351 downto 320 );
  signal xbar_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 32 downto 30 );
  signal xbar_to_m10_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m10_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m10_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 351 downto 320 );
  signal xbar_to_m10_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 383 downto 352 );
  signal xbar_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal xbar_to_m11_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 383 downto 352 );
  signal xbar_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal xbar_to_m11_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m11_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m11_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 383 downto 352 );
  signal xbar_to_m11_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 415 downto 384 );
  signal xbar_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 38 downto 36 );
  signal xbar_to_m12_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 415 downto 384 );
  signal xbar_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 38 downto 36 );
  signal xbar_to_m12_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m12_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m12_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 415 downto 384 );
  signal xbar_to_m12_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 447 downto 416 );
  signal xbar_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 41 downto 39 );
  signal xbar_to_m13_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 447 downto 416 );
  signal xbar_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 41 downto 39 );
  signal xbar_to_m13_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m13_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m13_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 447 downto 416 );
  signal xbar_to_m13_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 479 downto 448 );
  signal xbar_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 44 downto 42 );
  signal xbar_to_m14_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 479 downto 448 );
  signal xbar_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 44 downto 42 );
  signal xbar_to_m14_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m14_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m14_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 479 downto 448 );
  signal xbar_to_m14_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 14 to 14 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1 <= M00_ARESETN;
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M00_AXI_arprot(2 downto 0) <= m00_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_axi_interconnect_0_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M00_AXI_awprot(2 downto 0) <= m00_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_axi_interconnect_0_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_axi_interconnect_0_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_axi_interconnect_0_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_axi_interconnect_0_WVALID(0);
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1 <= M01_ARESETN;
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M01_AXI_arprot(2 downto 0) <= m01_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_axi_interconnect_0_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M01_AXI_awprot(2 downto 0) <= m01_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_axi_interconnect_0_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_axi_interconnect_0_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_axi_interconnect_0_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_axi_interconnect_0_WVALID(0);
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1 <= M02_ARESETN;
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M02_AXI_arprot(2 downto 0) <= m02_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_axi_interconnect_0_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M02_AXI_awprot(2 downto 0) <= m02_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_axi_interconnect_0_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_axi_interconnect_0_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_axi_interconnect_0_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_axi_interconnect_0_WVALID(0);
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1 <= M03_ARESETN;
  M03_AXI_araddr(11 downto 0) <= m03_couplers_to_axi_interconnect_0_ARADDR(11 downto 0);
  M03_AXI_arprot(2 downto 0) <= m03_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M03_AXI_arvalid <= m03_couplers_to_axi_interconnect_0_ARVALID;
  M03_AXI_awaddr(11 downto 0) <= m03_couplers_to_axi_interconnect_0_AWADDR(11 downto 0);
  M03_AXI_awprot(2 downto 0) <= m03_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M03_AXI_awvalid <= m03_couplers_to_axi_interconnect_0_AWVALID;
  M03_AXI_bready <= m03_couplers_to_axi_interconnect_0_BREADY;
  M03_AXI_rready <= m03_couplers_to_axi_interconnect_0_RREADY;
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M03_AXI_wvalid <= m03_couplers_to_axi_interconnect_0_WVALID;
  M04_ACLK_1 <= M04_ACLK;
  M04_ARESETN_1 <= M04_ARESETN;
  M04_AXI_araddr(12 downto 0) <= m04_couplers_to_axi_interconnect_0_ARADDR(12 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_axi_interconnect_0_ARVALID;
  M04_AXI_awaddr(12 downto 0) <= m04_couplers_to_axi_interconnect_0_AWADDR(12 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_axi_interconnect_0_AWVALID;
  M04_AXI_bready <= m04_couplers_to_axi_interconnect_0_BREADY;
  M04_AXI_rready <= m04_couplers_to_axi_interconnect_0_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_axi_interconnect_0_WVALID;
  M05_ACLK_1 <= M05_ACLK;
  M05_ARESETN_1 <= M05_ARESETN;
  M05_AXI_araddr(12 downto 0) <= m05_couplers_to_axi_interconnect_0_ARADDR(12 downto 0);
  M05_AXI_arvalid <= m05_couplers_to_axi_interconnect_0_ARVALID;
  M05_AXI_awaddr(12 downto 0) <= m05_couplers_to_axi_interconnect_0_AWADDR(12 downto 0);
  M05_AXI_awvalid <= m05_couplers_to_axi_interconnect_0_AWVALID;
  M05_AXI_bready <= m05_couplers_to_axi_interconnect_0_BREADY;
  M05_AXI_rready <= m05_couplers_to_axi_interconnect_0_RREADY;
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M05_AXI_wvalid <= m05_couplers_to_axi_interconnect_0_WVALID;
  M06_ACLK_1 <= M06_ACLK;
  M06_ARESETN_1 <= M06_ARESETN;
  M06_AXI_araddr(12 downto 0) <= m06_couplers_to_axi_interconnect_0_ARADDR(12 downto 0);
  M06_AXI_arvalid <= m06_couplers_to_axi_interconnect_0_ARVALID;
  M06_AXI_awaddr(12 downto 0) <= m06_couplers_to_axi_interconnect_0_AWADDR(12 downto 0);
  M06_AXI_awvalid <= m06_couplers_to_axi_interconnect_0_AWVALID;
  M06_AXI_bready <= m06_couplers_to_axi_interconnect_0_BREADY;
  M06_AXI_rready <= m06_couplers_to_axi_interconnect_0_RREADY;
  M06_AXI_wdata(31 downto 0) <= m06_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M06_AXI_wstrb(3 downto 0) <= m06_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M06_AXI_wvalid <= m06_couplers_to_axi_interconnect_0_WVALID;
  M07_ACLK_1 <= M07_ACLK;
  M07_ARESETN_1 <= M07_ARESETN;
  M07_AXI_araddr(12 downto 0) <= m07_couplers_to_axi_interconnect_0_ARADDR(12 downto 0);
  M07_AXI_arvalid <= m07_couplers_to_axi_interconnect_0_ARVALID;
  M07_AXI_awaddr(12 downto 0) <= m07_couplers_to_axi_interconnect_0_AWADDR(12 downto 0);
  M07_AXI_awvalid <= m07_couplers_to_axi_interconnect_0_AWVALID;
  M07_AXI_bready <= m07_couplers_to_axi_interconnect_0_BREADY;
  M07_AXI_rready <= m07_couplers_to_axi_interconnect_0_RREADY;
  M07_AXI_wdata(31 downto 0) <= m07_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M07_AXI_wstrb(3 downto 0) <= m07_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M07_AXI_wvalid <= m07_couplers_to_axi_interconnect_0_WVALID;
  M08_ACLK_1 <= M08_ACLK;
  M08_ARESETN_1 <= M08_ARESETN;
  M08_AXI_araddr(6 downto 0) <= m08_couplers_to_axi_interconnect_0_ARADDR(6 downto 0);
  M08_AXI_arvalid <= m08_couplers_to_axi_interconnect_0_ARVALID;
  M08_AXI_awaddr(6 downto 0) <= m08_couplers_to_axi_interconnect_0_AWADDR(6 downto 0);
  M08_AXI_awvalid <= m08_couplers_to_axi_interconnect_0_AWVALID;
  M08_AXI_bready <= m08_couplers_to_axi_interconnect_0_BREADY;
  M08_AXI_rready <= m08_couplers_to_axi_interconnect_0_RREADY;
  M08_AXI_wdata(31 downto 0) <= m08_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M08_AXI_wstrb(3 downto 0) <= m08_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M08_AXI_wvalid <= m08_couplers_to_axi_interconnect_0_WVALID;
  M09_ACLK_1 <= M09_ACLK;
  M09_ARESETN_1 <= M09_ARESETN;
  M09_AXI_araddr(8 downto 0) <= m09_couplers_to_axi_interconnect_0_ARADDR(8 downto 0);
  M09_AXI_arvalid <= m09_couplers_to_axi_interconnect_0_ARVALID;
  M09_AXI_awaddr(8 downto 0) <= m09_couplers_to_axi_interconnect_0_AWADDR(8 downto 0);
  M09_AXI_awvalid <= m09_couplers_to_axi_interconnect_0_AWVALID;
  M09_AXI_bready <= m09_couplers_to_axi_interconnect_0_BREADY;
  M09_AXI_rready <= m09_couplers_to_axi_interconnect_0_RREADY;
  M09_AXI_wdata(31 downto 0) <= m09_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M09_AXI_wstrb(3 downto 0) <= m09_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M09_AXI_wvalid <= m09_couplers_to_axi_interconnect_0_WVALID;
  M10_ACLK_1 <= M10_ACLK;
  M10_ARESETN_1 <= M10_ARESETN;
  M10_AXI_araddr(31 downto 0) <= m10_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M10_AXI_arvalid <= m10_couplers_to_axi_interconnect_0_ARVALID;
  M10_AXI_awaddr(31 downto 0) <= m10_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M10_AXI_awvalid <= m10_couplers_to_axi_interconnect_0_AWVALID;
  M10_AXI_bready <= m10_couplers_to_axi_interconnect_0_BREADY;
  M10_AXI_rready <= m10_couplers_to_axi_interconnect_0_RREADY;
  M10_AXI_wdata(31 downto 0) <= m10_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M10_AXI_wstrb(3 downto 0) <= m10_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M10_AXI_wvalid <= m10_couplers_to_axi_interconnect_0_WVALID;
  M11_ACLK_1 <= M11_ACLK;
  M11_ARESETN_1 <= M11_ARESETN;
  M11_AXI_araddr(12 downto 0) <= m11_couplers_to_axi_interconnect_0_ARADDR(12 downto 0);
  M11_AXI_arvalid <= m11_couplers_to_axi_interconnect_0_ARVALID;
  M11_AXI_awaddr(12 downto 0) <= m11_couplers_to_axi_interconnect_0_AWADDR(12 downto 0);
  M11_AXI_awvalid <= m11_couplers_to_axi_interconnect_0_AWVALID;
  M11_AXI_bready <= m11_couplers_to_axi_interconnect_0_BREADY;
  M11_AXI_rready <= m11_couplers_to_axi_interconnect_0_RREADY;
  M11_AXI_wdata(31 downto 0) <= m11_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M11_AXI_wstrb(3 downto 0) <= m11_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M11_AXI_wvalid <= m11_couplers_to_axi_interconnect_0_WVALID;
  M12_ACLK_1 <= M12_ACLK;
  M12_ARESETN_1 <= M12_ARESETN;
  M12_AXI_araddr(15 downto 0) <= m12_couplers_to_axi_interconnect_0_ARADDR(15 downto 0);
  M12_AXI_arprot(2 downto 0) <= m12_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M12_AXI_arvalid <= m12_couplers_to_axi_interconnect_0_ARVALID;
  M12_AXI_awaddr(15 downto 0) <= m12_couplers_to_axi_interconnect_0_AWADDR(15 downto 0);
  M12_AXI_awprot(2 downto 0) <= m12_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M12_AXI_awvalid <= m12_couplers_to_axi_interconnect_0_AWVALID;
  M12_AXI_bready <= m12_couplers_to_axi_interconnect_0_BREADY;
  M12_AXI_rready <= m12_couplers_to_axi_interconnect_0_RREADY;
  M12_AXI_wdata(31 downto 0) <= m12_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M12_AXI_wstrb(3 downto 0) <= m12_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M12_AXI_wvalid <= m12_couplers_to_axi_interconnect_0_WVALID;
  M13_ACLK_1 <= M13_ACLK;
  M13_ARESETN_1 <= M13_ARESETN;
  M13_AXI_araddr(15 downto 0) <= m13_couplers_to_axi_interconnect_0_ARADDR(15 downto 0);
  M13_AXI_arprot(2 downto 0) <= m13_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M13_AXI_arvalid <= m13_couplers_to_axi_interconnect_0_ARVALID;
  M13_AXI_awaddr(15 downto 0) <= m13_couplers_to_axi_interconnect_0_AWADDR(15 downto 0);
  M13_AXI_awprot(2 downto 0) <= m13_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M13_AXI_awvalid <= m13_couplers_to_axi_interconnect_0_AWVALID;
  M13_AXI_bready <= m13_couplers_to_axi_interconnect_0_BREADY;
  M13_AXI_rready <= m13_couplers_to_axi_interconnect_0_RREADY;
  M13_AXI_wdata(31 downto 0) <= m13_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M13_AXI_wstrb(3 downto 0) <= m13_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M13_AXI_wvalid <= m13_couplers_to_axi_interconnect_0_WVALID;
  M14_ACLK_1 <= M14_ACLK;
  M14_ARESETN_1 <= M14_ARESETN;
  M14_AXI_araddr(15 downto 0) <= m14_couplers_to_axi_interconnect_0_ARADDR(15 downto 0);
  M14_AXI_arprot(2 downto 0) <= m14_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M14_AXI_arvalid <= m14_couplers_to_axi_interconnect_0_ARVALID;
  M14_AXI_awaddr(15 downto 0) <= m14_couplers_to_axi_interconnect_0_AWADDR(15 downto 0);
  M14_AXI_awprot(2 downto 0) <= m14_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M14_AXI_awvalid <= m14_couplers_to_axi_interconnect_0_AWVALID;
  M14_AXI_bready <= m14_couplers_to_axi_interconnect_0_BREADY;
  M14_AXI_rready <= m14_couplers_to_axi_interconnect_0_RREADY;
  M14_AXI_wdata(31 downto 0) <= m14_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M14_AXI_wstrb(3 downto 0) <= m14_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M14_AXI_wvalid <= m14_couplers_to_axi_interconnect_0_WVALID;
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1 <= S00_ARESETN;
  S00_AXI_arready <= axi_interconnect_0_to_s00_couplers_ARREADY;
  S00_AXI_awready <= axi_interconnect_0_to_s00_couplers_AWREADY;
  S00_AXI_bresp(1 downto 0) <= axi_interconnect_0_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid <= axi_interconnect_0_to_s00_couplers_BVALID;
  S00_AXI_rdata(63 downto 0) <= axi_interconnect_0_to_s00_couplers_RDATA(63 downto 0);
  S00_AXI_rlast <= axi_interconnect_0_to_s00_couplers_RLAST;
  S00_AXI_rresp(1 downto 0) <= axi_interconnect_0_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid <= axi_interconnect_0_to_s00_couplers_RVALID;
  S00_AXI_wready <= axi_interconnect_0_to_s00_couplers_WREADY;
  S01_ACLK_1 <= S01_ACLK;
  S01_ARESETN_1 <= S01_ARESETN;
  S01_AXI_arready <= axi_interconnect_0_to_s01_couplers_ARREADY;
  S01_AXI_awready <= axi_interconnect_0_to_s01_couplers_AWREADY;
  S01_AXI_bresp(1 downto 0) <= axi_interconnect_0_to_s01_couplers_BRESP(1 downto 0);
  S01_AXI_bvalid <= axi_interconnect_0_to_s01_couplers_BVALID;
  S01_AXI_rdata(31 downto 0) <= axi_interconnect_0_to_s01_couplers_RDATA(31 downto 0);
  S01_AXI_rresp(1 downto 0) <= axi_interconnect_0_to_s01_couplers_RRESP(1 downto 0);
  S01_AXI_rvalid <= axi_interconnect_0_to_s01_couplers_RVALID;
  S01_AXI_wready <= axi_interconnect_0_to_s01_couplers_WREADY;
  axi_interconnect_0_ACLK_net <= ACLK;
  axi_interconnect_0_ARESETN_net <= ARESETN;
  axi_interconnect_0_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  axi_interconnect_0_to_s00_couplers_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  axi_interconnect_0_to_s00_couplers_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  axi_interconnect_0_to_s00_couplers_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  axi_interconnect_0_to_s00_couplers_ARLOCK <= S00_AXI_arlock;
  axi_interconnect_0_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  axi_interconnect_0_to_s00_couplers_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  axi_interconnect_0_to_s00_couplers_ARVALID <= S00_AXI_arvalid;
  axi_interconnect_0_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  axi_interconnect_0_to_s00_couplers_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  axi_interconnect_0_to_s00_couplers_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  axi_interconnect_0_to_s00_couplers_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  axi_interconnect_0_to_s00_couplers_AWLOCK <= S00_AXI_awlock;
  axi_interconnect_0_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  axi_interconnect_0_to_s00_couplers_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  axi_interconnect_0_to_s00_couplers_AWVALID <= S00_AXI_awvalid;
  axi_interconnect_0_to_s00_couplers_BREADY <= S00_AXI_bready;
  axi_interconnect_0_to_s00_couplers_RREADY <= S00_AXI_rready;
  axi_interconnect_0_to_s00_couplers_WDATA(63 downto 0) <= S00_AXI_wdata(63 downto 0);
  axi_interconnect_0_to_s00_couplers_WLAST <= S00_AXI_wlast;
  axi_interconnect_0_to_s00_couplers_WSTRB(7 downto 0) <= S00_AXI_wstrb(7 downto 0);
  axi_interconnect_0_to_s00_couplers_WVALID <= S00_AXI_wvalid;
  axi_interconnect_0_to_s01_couplers_ARADDR(31 downto 0) <= S01_AXI_araddr(31 downto 0);
  axi_interconnect_0_to_s01_couplers_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  axi_interconnect_0_to_s01_couplers_ARVALID <= S01_AXI_arvalid;
  axi_interconnect_0_to_s01_couplers_AWADDR(31 downto 0) <= S01_AXI_awaddr(31 downto 0);
  axi_interconnect_0_to_s01_couplers_AWPROT(2 downto 0) <= S01_AXI_awprot(2 downto 0);
  axi_interconnect_0_to_s01_couplers_AWVALID <= S01_AXI_awvalid;
  axi_interconnect_0_to_s01_couplers_BREADY <= S01_AXI_bready;
  axi_interconnect_0_to_s01_couplers_RREADY <= S01_AXI_rready;
  axi_interconnect_0_to_s01_couplers_WDATA(31 downto 0) <= S01_AXI_wdata(31 downto 0);
  axi_interconnect_0_to_s01_couplers_WSTRB(3 downto 0) <= S01_AXI_wstrb(3 downto 0);
  axi_interconnect_0_to_s01_couplers_WVALID <= S01_AXI_wvalid;
  m00_couplers_to_axi_interconnect_0_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_axi_interconnect_0_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_axi_interconnect_0_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_axi_interconnect_0_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_axi_interconnect_0_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_axi_interconnect_0_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_axi_interconnect_0_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_axi_interconnect_0_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_axi_interconnect_0_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_axi_interconnect_0_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_axi_interconnect_0_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_axi_interconnect_0_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_axi_interconnect_0_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_axi_interconnect_0_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_axi_interconnect_0_WREADY(0) <= M02_AXI_wready(0);
  m03_couplers_to_axi_interconnect_0_ARREADY <= M03_AXI_arready;
  m03_couplers_to_axi_interconnect_0_AWREADY <= M03_AXI_awready;
  m03_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_axi_interconnect_0_BVALID <= M03_AXI_bvalid;
  m03_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_axi_interconnect_0_RVALID <= M03_AXI_rvalid;
  m03_couplers_to_axi_interconnect_0_WREADY <= M03_AXI_wready;
  m04_couplers_to_axi_interconnect_0_ARREADY <= M04_AXI_arready;
  m04_couplers_to_axi_interconnect_0_AWREADY <= M04_AXI_awready;
  m04_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_axi_interconnect_0_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_axi_interconnect_0_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_axi_interconnect_0_WREADY <= M04_AXI_wready;
  m05_couplers_to_axi_interconnect_0_ARREADY <= M05_AXI_arready;
  m05_couplers_to_axi_interconnect_0_AWREADY <= M05_AXI_awready;
  m05_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_axi_interconnect_0_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_axi_interconnect_0_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_axi_interconnect_0_WREADY <= M05_AXI_wready;
  m06_couplers_to_axi_interconnect_0_ARREADY <= M06_AXI_arready;
  m06_couplers_to_axi_interconnect_0_AWREADY <= M06_AXI_awready;
  m06_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_axi_interconnect_0_BVALID <= M06_AXI_bvalid;
  m06_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M06_AXI_rdata(31 downto 0);
  m06_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_axi_interconnect_0_RVALID <= M06_AXI_rvalid;
  m06_couplers_to_axi_interconnect_0_WREADY <= M06_AXI_wready;
  m07_couplers_to_axi_interconnect_0_ARREADY <= M07_AXI_arready;
  m07_couplers_to_axi_interconnect_0_AWREADY <= M07_AXI_awready;
  m07_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M07_AXI_bresp(1 downto 0);
  m07_couplers_to_axi_interconnect_0_BVALID <= M07_AXI_bvalid;
  m07_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M07_AXI_rdata(31 downto 0);
  m07_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M07_AXI_rresp(1 downto 0);
  m07_couplers_to_axi_interconnect_0_RVALID <= M07_AXI_rvalid;
  m07_couplers_to_axi_interconnect_0_WREADY <= M07_AXI_wready;
  m08_couplers_to_axi_interconnect_0_ARREADY <= M08_AXI_arready;
  m08_couplers_to_axi_interconnect_0_AWREADY <= M08_AXI_awready;
  m08_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M08_AXI_bresp(1 downto 0);
  m08_couplers_to_axi_interconnect_0_BVALID <= M08_AXI_bvalid;
  m08_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M08_AXI_rdata(31 downto 0);
  m08_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M08_AXI_rresp(1 downto 0);
  m08_couplers_to_axi_interconnect_0_RVALID <= M08_AXI_rvalid;
  m08_couplers_to_axi_interconnect_0_WREADY <= M08_AXI_wready;
  m09_couplers_to_axi_interconnect_0_ARREADY <= M09_AXI_arready;
  m09_couplers_to_axi_interconnect_0_AWREADY <= M09_AXI_awready;
  m09_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M09_AXI_bresp(1 downto 0);
  m09_couplers_to_axi_interconnect_0_BVALID <= M09_AXI_bvalid;
  m09_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M09_AXI_rdata(31 downto 0);
  m09_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M09_AXI_rresp(1 downto 0);
  m09_couplers_to_axi_interconnect_0_RVALID <= M09_AXI_rvalid;
  m09_couplers_to_axi_interconnect_0_WREADY <= M09_AXI_wready;
  m10_couplers_to_axi_interconnect_0_ARREADY <= M10_AXI_arready;
  m10_couplers_to_axi_interconnect_0_AWREADY <= M10_AXI_awready;
  m10_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M10_AXI_bresp(1 downto 0);
  m10_couplers_to_axi_interconnect_0_BVALID <= M10_AXI_bvalid;
  m10_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M10_AXI_rdata(31 downto 0);
  m10_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M10_AXI_rresp(1 downto 0);
  m10_couplers_to_axi_interconnect_0_RVALID <= M10_AXI_rvalid;
  m10_couplers_to_axi_interconnect_0_WREADY <= M10_AXI_wready;
  m11_couplers_to_axi_interconnect_0_ARREADY <= M11_AXI_arready;
  m11_couplers_to_axi_interconnect_0_AWREADY <= M11_AXI_awready;
  m11_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M11_AXI_bresp(1 downto 0);
  m11_couplers_to_axi_interconnect_0_BVALID <= M11_AXI_bvalid;
  m11_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M11_AXI_rdata(31 downto 0);
  m11_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M11_AXI_rresp(1 downto 0);
  m11_couplers_to_axi_interconnect_0_RVALID <= M11_AXI_rvalid;
  m11_couplers_to_axi_interconnect_0_WREADY <= M11_AXI_wready;
  m12_couplers_to_axi_interconnect_0_ARREADY <= M12_AXI_arready;
  m12_couplers_to_axi_interconnect_0_AWREADY <= M12_AXI_awready;
  m12_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M12_AXI_bresp(1 downto 0);
  m12_couplers_to_axi_interconnect_0_BVALID <= M12_AXI_bvalid;
  m12_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M12_AXI_rdata(31 downto 0);
  m12_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M12_AXI_rresp(1 downto 0);
  m12_couplers_to_axi_interconnect_0_RVALID <= M12_AXI_rvalid;
  m12_couplers_to_axi_interconnect_0_WREADY <= M12_AXI_wready;
  m13_couplers_to_axi_interconnect_0_ARREADY <= M13_AXI_arready;
  m13_couplers_to_axi_interconnect_0_AWREADY <= M13_AXI_awready;
  m13_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M13_AXI_bresp(1 downto 0);
  m13_couplers_to_axi_interconnect_0_BVALID <= M13_AXI_bvalid;
  m13_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M13_AXI_rdata(31 downto 0);
  m13_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M13_AXI_rresp(1 downto 0);
  m13_couplers_to_axi_interconnect_0_RVALID <= M13_AXI_rvalid;
  m13_couplers_to_axi_interconnect_0_WREADY <= M13_AXI_wready;
  m14_couplers_to_axi_interconnect_0_ARREADY <= M14_AXI_arready;
  m14_couplers_to_axi_interconnect_0_AWREADY <= M14_AXI_awready;
  m14_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M14_AXI_bresp(1 downto 0);
  m14_couplers_to_axi_interconnect_0_BVALID <= M14_AXI_bvalid;
  m14_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M14_AXI_rdata(31 downto 0);
  m14_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M14_AXI_rresp(1 downto 0);
  m14_couplers_to_axi_interconnect_0_RVALID <= M14_AXI_rvalid;
  m14_couplers_to_axi_interconnect_0_WREADY <= M14_AXI_wready;
m00_couplers: entity work.m00_couplers_imp_49SGZH
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN => M00_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m00_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m00_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m00_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m00_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m00_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arready => xbar_to_m00_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awready => xbar_to_m00_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m00_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m00_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready => xbar_to_m00_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_1Q7NF30
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN => M01_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m01_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m01_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m01_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m01_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m01_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arprot(2 downto 0) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      S_AXI_arready => xbar_to_m01_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awprot(2 downto 0) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      S_AXI_awready => xbar_to_m01_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m01_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m01_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready => xbar_to_m01_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_2YSOSE
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN => M02_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m02_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m02_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m02_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m02_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m02_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      S_AXI_arready => xbar_to_m02_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      S_AXI_awready => xbar_to_m02_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m02_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m02_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready => xbar_to_m02_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_1RSARA7
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN => M03_ARESETN_1,
      M_AXI_araddr(11 downto 0) => m03_couplers_to_axi_interconnect_0_ARADDR(11 downto 0),
      M_AXI_arprot(2 downto 0) => m03_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready => m03_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m03_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(11 downto 0) => m03_couplers_to_axi_interconnect_0_AWADDR(11 downto 0),
      M_AXI_awprot(2 downto 0) => m03_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready => m03_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m03_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m03_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m03_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m03_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m03_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m03_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m03_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m03_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m03_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m03_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m03_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      S_AXI_arprot(2 downto 0) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arready => xbar_to_m03_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      S_AXI_awprot(2 downto 0) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awready => xbar_to_m03_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bready => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m03_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m03_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready => xbar_to_m03_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => xbar_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_1BZ9Q3
     port map (
      M_ACLK => M04_ACLK_1,
      M_ARESETN => M04_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m04_couplers_to_axi_interconnect_0_ARADDR(12 downto 0),
      M_AXI_arready => m04_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m04_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(12 downto 0) => m04_couplers_to_axi_interconnect_0_AWADDR(12 downto 0),
      M_AXI_awready => m04_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m04_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m04_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m04_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arready => xbar_to_m04_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => xbar_to_m04_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awready => xbar_to_m04_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m04_couplers_AWVALID(4),
      S_AXI_bready => xbar_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => xbar_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m04_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => xbar_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m04_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wready => xbar_to_m04_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => xbar_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_1TDK2SA
     port map (
      M_ACLK => M05_ACLK_1,
      M_ARESETN => M05_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m05_couplers_to_axi_interconnect_0_ARADDR(12 downto 0),
      M_AXI_arready => m05_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m05_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(12 downto 0) => m05_couplers_to_axi_interconnect_0_AWADDR(12 downto 0),
      M_AXI_awready => m05_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m05_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m05_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m05_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m05_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m05_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m05_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m05_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m05_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m05_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m05_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m05_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m05_couplers_ARADDR(191 downto 160),
      S_AXI_arprot(2 downto 0) => xbar_to_m05_couplers_ARPROT(17 downto 15),
      S_AXI_arready => xbar_to_m05_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => xbar_to_m05_couplers_AWADDR(191 downto 160),
      S_AXI_awprot(2 downto 0) => xbar_to_m05_couplers_AWPROT(17 downto 15),
      S_AXI_awready => xbar_to_m05_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m05_couplers_AWVALID(5),
      S_AXI_bready => xbar_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => xbar_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m05_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => xbar_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m05_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wready => xbar_to_m05_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => xbar_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_AZRSO
     port map (
      M_ACLK => M06_ACLK_1,
      M_ARESETN => M06_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m06_couplers_to_axi_interconnect_0_ARADDR(12 downto 0),
      M_AXI_arready => m06_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m06_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(12 downto 0) => m06_couplers_to_axi_interconnect_0_AWADDR(12 downto 0),
      M_AXI_awready => m06_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m06_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m06_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m06_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m06_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m06_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m06_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m06_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m06_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m06_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m06_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m06_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m06_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m06_couplers_ARADDR(223 downto 192),
      S_AXI_arprot(2 downto 0) => xbar_to_m06_couplers_ARPROT(20 downto 18),
      S_AXI_arready => xbar_to_m06_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(31 downto 0) => xbar_to_m06_couplers_AWADDR(223 downto 192),
      S_AXI_awprot(2 downto 0) => xbar_to_m06_couplers_AWPROT(20 downto 18),
      S_AXI_awready => xbar_to_m06_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m06_couplers_AWVALID(6),
      S_AXI_bready => xbar_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => xbar_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m06_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m06_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => xbar_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m06_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m06_couplers_WDATA(223 downto 192),
      S_AXI_wready => xbar_to_m06_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m06_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid => xbar_to_m06_couplers_WVALID(6)
    );
m07_couplers: entity work.m07_couplers_imp_1U49DAX
     port map (
      M_ACLK => M07_ACLK_1,
      M_ARESETN => M07_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m07_couplers_to_axi_interconnect_0_ARADDR(12 downto 0),
      M_AXI_arready => m07_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m07_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(12 downto 0) => m07_couplers_to_axi_interconnect_0_AWADDR(12 downto 0),
      M_AXI_awready => m07_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m07_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m07_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m07_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m07_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m07_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m07_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m07_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m07_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m07_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m07_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m07_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m07_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m07_couplers_ARADDR(255 downto 224),
      S_AXI_arprot(2 downto 0) => xbar_to_m07_couplers_ARPROT(23 downto 21),
      S_AXI_arready => xbar_to_m07_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m07_couplers_ARVALID(7),
      S_AXI_awaddr(31 downto 0) => xbar_to_m07_couplers_AWADDR(255 downto 224),
      S_AXI_awprot(2 downto 0) => xbar_to_m07_couplers_AWPROT(23 downto 21),
      S_AXI_awready => xbar_to_m07_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m07_couplers_AWVALID(7),
      S_AXI_bready => xbar_to_m07_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => xbar_to_m07_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m07_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m07_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m07_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => xbar_to_m07_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m07_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m07_couplers_WDATA(255 downto 224),
      S_AXI_wready => xbar_to_m07_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m07_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid => xbar_to_m07_couplers_WVALID(7)
    );
m08_couplers: entity work.m08_couplers_imp_6PSGKX
     port map (
      M_ACLK => M08_ACLK_1,
      M_ARESETN => M08_ARESETN_1,
      M_AXI_araddr(6 downto 0) => m08_couplers_to_axi_interconnect_0_ARADDR(6 downto 0),
      M_AXI_arready => m08_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m08_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(6 downto 0) => m08_couplers_to_axi_interconnect_0_AWADDR(6 downto 0),
      M_AXI_awready => m08_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m08_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m08_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m08_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m08_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m08_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m08_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m08_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m08_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m08_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m08_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m08_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m08_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m08_couplers_ARADDR(287 downto 256),
      S_AXI_arprot(2 downto 0) => xbar_to_m08_couplers_ARPROT(26 downto 24),
      S_AXI_arready => xbar_to_m08_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m08_couplers_ARVALID(8),
      S_AXI_awaddr(31 downto 0) => xbar_to_m08_couplers_AWADDR(287 downto 256),
      S_AXI_awprot(2 downto 0) => xbar_to_m08_couplers_AWPROT(26 downto 24),
      S_AXI_awready => xbar_to_m08_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m08_couplers_AWVALID(8),
      S_AXI_bready => xbar_to_m08_couplers_BREADY(8),
      S_AXI_bresp(1 downto 0) => xbar_to_m08_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m08_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m08_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m08_couplers_RREADY(8),
      S_AXI_rresp(1 downto 0) => xbar_to_m08_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m08_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m08_couplers_WDATA(287 downto 256),
      S_AXI_wready => xbar_to_m08_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m08_couplers_WSTRB(35 downto 32),
      S_AXI_wvalid => xbar_to_m08_couplers_WVALID(8)
    );
m09_couplers: entity work.m09_couplers_imp_1WN7JF4
     port map (
      M_ACLK => M09_ACLK_1,
      M_ARESETN => M09_ARESETN_1,
      M_AXI_araddr(8 downto 0) => m09_couplers_to_axi_interconnect_0_ARADDR(8 downto 0),
      M_AXI_arready => m09_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m09_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(8 downto 0) => m09_couplers_to_axi_interconnect_0_AWADDR(8 downto 0),
      M_AXI_awready => m09_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m09_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m09_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m09_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m09_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m09_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m09_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m09_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m09_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m09_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m09_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m09_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m09_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m09_couplers_ARADDR(319 downto 288),
      S_AXI_arprot(2 downto 0) => xbar_to_m09_couplers_ARPROT(29 downto 27),
      S_AXI_arready => xbar_to_m09_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m09_couplers_ARVALID(9),
      S_AXI_awaddr(31 downto 0) => xbar_to_m09_couplers_AWADDR(319 downto 288),
      S_AXI_awprot(2 downto 0) => xbar_to_m09_couplers_AWPROT(29 downto 27),
      S_AXI_awready => xbar_to_m09_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m09_couplers_AWVALID(9),
      S_AXI_bready => xbar_to_m09_couplers_BREADY(9),
      S_AXI_bresp(1 downto 0) => xbar_to_m09_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m09_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m09_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m09_couplers_RREADY(9),
      S_AXI_rresp(1 downto 0) => xbar_to_m09_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m09_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m09_couplers_WDATA(319 downto 288),
      S_AXI_wready => xbar_to_m09_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m09_couplers_WSTRB(39 downto 36),
      S_AXI_wvalid => xbar_to_m09_couplers_WVALID(9)
    );
m10_couplers: entity work.m10_couplers_imp_1O2VBFP
     port map (
      M_ACLK => M10_ACLK_1,
      M_ARESETN => M10_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m10_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready => m10_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m10_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m10_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready => m10_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m10_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m10_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m10_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m10_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m10_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m10_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m10_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m10_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m10_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m10_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m10_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m10_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m10_couplers_ARADDR(351 downto 320),
      S_AXI_arprot(2 downto 0) => xbar_to_m10_couplers_ARPROT(32 downto 30),
      S_AXI_arready => xbar_to_m10_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m10_couplers_ARVALID(10),
      S_AXI_awaddr(31 downto 0) => xbar_to_m10_couplers_AWADDR(351 downto 320),
      S_AXI_awprot(2 downto 0) => xbar_to_m10_couplers_AWPROT(32 downto 30),
      S_AXI_awready => xbar_to_m10_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m10_couplers_AWVALID(10),
      S_AXI_bready => xbar_to_m10_couplers_BREADY(10),
      S_AXI_bresp(1 downto 0) => xbar_to_m10_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m10_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m10_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m10_couplers_RREADY(10),
      S_AXI_rresp(1 downto 0) => xbar_to_m10_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m10_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m10_couplers_WDATA(351 downto 320),
      S_AXI_wready => xbar_to_m10_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m10_couplers_WSTRB(43 downto 40),
      S_AXI_wvalid => xbar_to_m10_couplers_WVALID(10)
    );
m11_couplers: entity work.m11_couplers_imp_FHP9VO
     port map (
      M_ACLK => M11_ACLK_1,
      M_ARESETN => M11_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m11_couplers_to_axi_interconnect_0_ARADDR(12 downto 0),
      M_AXI_arready => m11_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m11_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(12 downto 0) => m11_couplers_to_axi_interconnect_0_AWADDR(12 downto 0),
      M_AXI_awready => m11_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m11_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m11_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m11_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m11_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m11_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m11_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m11_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m11_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m11_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m11_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m11_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m11_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m11_couplers_ARADDR(383 downto 352),
      S_AXI_arprot(2 downto 0) => xbar_to_m11_couplers_ARPROT(35 downto 33),
      S_AXI_arready => xbar_to_m11_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m11_couplers_ARVALID(11),
      S_AXI_awaddr(31 downto 0) => xbar_to_m11_couplers_AWADDR(383 downto 352),
      S_AXI_awprot(2 downto 0) => xbar_to_m11_couplers_AWPROT(35 downto 33),
      S_AXI_awready => xbar_to_m11_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m11_couplers_AWVALID(11),
      S_AXI_bready => xbar_to_m11_couplers_BREADY(11),
      S_AXI_bresp(1 downto 0) => xbar_to_m11_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m11_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m11_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m11_couplers_RREADY(11),
      S_AXI_rresp(1 downto 0) => xbar_to_m11_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m11_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m11_couplers_WDATA(383 downto 352),
      S_AXI_wready => xbar_to_m11_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m11_couplers_WSTRB(47 downto 44),
      S_AXI_wvalid => xbar_to_m11_couplers_WVALID(11)
    );
m12_couplers: entity work.m12_couplers_imp_1PERODI
     port map (
      M_ACLK => M12_ACLK_1,
      M_ARESETN => M12_ARESETN_1,
      M_AXI_araddr(15 downto 0) => m12_couplers_to_axi_interconnect_0_ARADDR(15 downto 0),
      M_AXI_arprot(2 downto 0) => m12_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready => m12_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m12_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(15 downto 0) => m12_couplers_to_axi_interconnect_0_AWADDR(15 downto 0),
      M_AXI_awprot(2 downto 0) => m12_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready => m12_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m12_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m12_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m12_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m12_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m12_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m12_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m12_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m12_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m12_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m12_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m12_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m12_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m12_couplers_ARADDR(415 downto 384),
      S_AXI_arprot(2 downto 0) => xbar_to_m12_couplers_ARPROT(38 downto 36),
      S_AXI_arready => xbar_to_m12_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m12_couplers_ARVALID(12),
      S_AXI_awaddr(31 downto 0) => xbar_to_m12_couplers_AWADDR(415 downto 384),
      S_AXI_awprot(2 downto 0) => xbar_to_m12_couplers_AWPROT(38 downto 36),
      S_AXI_awready => xbar_to_m12_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m12_couplers_AWVALID(12),
      S_AXI_bready => xbar_to_m12_couplers_BREADY(12),
      S_AXI_bresp(1 downto 0) => xbar_to_m12_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m12_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m12_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m12_couplers_RREADY(12),
      S_AXI_rresp(1 downto 0) => xbar_to_m12_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m12_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m12_couplers_WDATA(415 downto 384),
      S_AXI_wready => xbar_to_m12_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m12_couplers_WSTRB(51 downto 48),
      S_AXI_wvalid => xbar_to_m12_couplers_WVALID(12)
    );
m13_couplers: entity work.m13_couplers_imp_DVHA6F
     port map (
      M_ACLK => M13_ACLK_1,
      M_ARESETN => M13_ARESETN_1,
      M_AXI_araddr(15 downto 0) => m13_couplers_to_axi_interconnect_0_ARADDR(15 downto 0),
      M_AXI_arprot(2 downto 0) => m13_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready => m13_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m13_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(15 downto 0) => m13_couplers_to_axi_interconnect_0_AWADDR(15 downto 0),
      M_AXI_awprot(2 downto 0) => m13_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready => m13_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m13_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m13_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m13_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m13_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m13_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m13_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m13_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m13_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m13_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m13_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m13_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m13_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m13_couplers_ARADDR(447 downto 416),
      S_AXI_arprot(2 downto 0) => xbar_to_m13_couplers_ARPROT(41 downto 39),
      S_AXI_arready => xbar_to_m13_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m13_couplers_ARVALID(13),
      S_AXI_awaddr(31 downto 0) => xbar_to_m13_couplers_AWADDR(447 downto 416),
      S_AXI_awprot(2 downto 0) => xbar_to_m13_couplers_AWPROT(41 downto 39),
      S_AXI_awready => xbar_to_m13_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m13_couplers_AWVALID(13),
      S_AXI_bready => xbar_to_m13_couplers_BREADY(13),
      S_AXI_bresp(1 downto 0) => xbar_to_m13_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m13_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m13_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m13_couplers_RREADY(13),
      S_AXI_rresp(1 downto 0) => xbar_to_m13_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m13_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m13_couplers_WDATA(447 downto 416),
      S_AXI_wready => xbar_to_m13_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m13_couplers_WSTRB(55 downto 52),
      S_AXI_wvalid => xbar_to_m13_couplers_WVALID(13)
    );
m14_couplers: entity work.m14_couplers_imp_1MLGKV7
     port map (
      M_ACLK => M14_ACLK_1,
      M_ARESETN => M14_ARESETN_1,
      M_AXI_araddr(15 downto 0) => m14_couplers_to_axi_interconnect_0_ARADDR(15 downto 0),
      M_AXI_arprot(2 downto 0) => m14_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready => m14_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m14_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(15 downto 0) => m14_couplers_to_axi_interconnect_0_AWADDR(15 downto 0),
      M_AXI_awprot(2 downto 0) => m14_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready => m14_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m14_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m14_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m14_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m14_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m14_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m14_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m14_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m14_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m14_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m14_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m14_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m14_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m14_couplers_ARADDR(479 downto 448),
      S_AXI_arprot(2 downto 0) => xbar_to_m14_couplers_ARPROT(44 downto 42),
      S_AXI_arready => xbar_to_m14_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m14_couplers_ARVALID(14),
      S_AXI_awaddr(31 downto 0) => xbar_to_m14_couplers_AWADDR(479 downto 448),
      S_AXI_awprot(2 downto 0) => xbar_to_m14_couplers_AWPROT(44 downto 42),
      S_AXI_awready => xbar_to_m14_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m14_couplers_AWVALID(14),
      S_AXI_bready => xbar_to_m14_couplers_BREADY(14),
      S_AXI_bresp(1 downto 0) => xbar_to_m14_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m14_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m14_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m14_couplers_RREADY(14),
      S_AXI_rresp(1 downto 0) => xbar_to_m14_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m14_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m14_couplers_WDATA(479 downto 448),
      S_AXI_wready => xbar_to_m14_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m14_couplers_WSTRB(59 downto 56),
      S_AXI_wvalid => xbar_to_m14_couplers_WVALID(14)
    );
s00_couplers: entity work.s00_couplers_imp_1WCSSZJ
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid => s00_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid => s00_couplers_to_xbar_AWVALID,
      M_AXI_bready => s00_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready => s00_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid => s00_couplers_to_xbar_WVALID,
      S_ACLK => S00_ACLK_1,
      S_ARESETN => S00_ARESETN_1,
      S_AXI_araddr(31 downto 0) => axi_interconnect_0_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arburst(1 downto 0) => axi_interconnect_0_to_s00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => axi_interconnect_0_to_s00_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => axi_interconnect_0_to_s00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock => axi_interconnect_0_to_s00_couplers_ARLOCK,
      S_AXI_arprot(2 downto 0) => axi_interconnect_0_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready => axi_interconnect_0_to_s00_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => axi_interconnect_0_to_s00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => axi_interconnect_0_to_s00_couplers_ARVALID,
      S_AXI_awaddr(31 downto 0) => axi_interconnect_0_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awburst(1 downto 0) => axi_interconnect_0_to_s00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => axi_interconnect_0_to_s00_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => axi_interconnect_0_to_s00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock => axi_interconnect_0_to_s00_couplers_AWLOCK,
      S_AXI_awprot(2 downto 0) => axi_interconnect_0_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready => axi_interconnect_0_to_s00_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => axi_interconnect_0_to_s00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => axi_interconnect_0_to_s00_couplers_AWVALID,
      S_AXI_bready => axi_interconnect_0_to_s00_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => axi_interconnect_0_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => axi_interconnect_0_to_s00_couplers_BVALID,
      S_AXI_rdata(63 downto 0) => axi_interconnect_0_to_s00_couplers_RDATA(63 downto 0),
      S_AXI_rlast => axi_interconnect_0_to_s00_couplers_RLAST,
      S_AXI_rready => axi_interconnect_0_to_s00_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => axi_interconnect_0_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => axi_interconnect_0_to_s00_couplers_RVALID,
      S_AXI_wdata(63 downto 0) => axi_interconnect_0_to_s00_couplers_WDATA(63 downto 0),
      S_AXI_wlast => axi_interconnect_0_to_s00_couplers_WLAST,
      S_AXI_wready => axi_interconnect_0_to_s00_couplers_WREADY,
      S_AXI_wstrb(7 downto 0) => axi_interconnect_0_to_s00_couplers_WSTRB(7 downto 0),
      S_AXI_wvalid => axi_interconnect_0_to_s00_couplers_WVALID
    );
s01_couplers: entity work.s01_couplers_imp_6Y2Q8U
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s01_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready => s01_couplers_to_xbar_ARREADY(1),
      M_AXI_arvalid => s01_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(31 downto 0) => s01_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s01_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready => s01_couplers_to_xbar_AWREADY(1),
      M_AXI_awvalid => s01_couplers_to_xbar_AWVALID,
      M_AXI_bready => s01_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s01_couplers_to_xbar_BRESP(3 downto 2),
      M_AXI_bvalid => s01_couplers_to_xbar_BVALID(1),
      M_AXI_rdata(31 downto 0) => s01_couplers_to_xbar_RDATA(63 downto 32),
      M_AXI_rready => s01_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s01_couplers_to_xbar_RRESP(3 downto 2),
      M_AXI_rvalid => s01_couplers_to_xbar_RVALID(1),
      M_AXI_wdata(31 downto 0) => s01_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready => s01_couplers_to_xbar_WREADY(1),
      M_AXI_wstrb(3 downto 0) => s01_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid => s01_couplers_to_xbar_WVALID,
      S_ACLK => S01_ACLK_1,
      S_ARESETN => S01_ARESETN_1,
      S_AXI_araddr(31 downto 0) => axi_interconnect_0_to_s01_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => axi_interconnect_0_to_s01_couplers_ARPROT(2 downto 0),
      S_AXI_arready => axi_interconnect_0_to_s01_couplers_ARREADY,
      S_AXI_arvalid => axi_interconnect_0_to_s01_couplers_ARVALID,
      S_AXI_awaddr(31 downto 0) => axi_interconnect_0_to_s01_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => axi_interconnect_0_to_s01_couplers_AWPROT(2 downto 0),
      S_AXI_awready => axi_interconnect_0_to_s01_couplers_AWREADY,
      S_AXI_awvalid => axi_interconnect_0_to_s01_couplers_AWVALID,
      S_AXI_bready => axi_interconnect_0_to_s01_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => axi_interconnect_0_to_s01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => axi_interconnect_0_to_s01_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => axi_interconnect_0_to_s01_couplers_RDATA(31 downto 0),
      S_AXI_rready => axi_interconnect_0_to_s01_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => axi_interconnect_0_to_s01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => axi_interconnect_0_to_s01_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => axi_interconnect_0_to_s01_couplers_WDATA(31 downto 0),
      S_AXI_wready => axi_interconnect_0_to_s01_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => axi_interconnect_0_to_s01_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => axi_interconnect_0_to_s01_couplers_WVALID
    );
xbar: component TimeCard_xbar_0
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(479 downto 448) => xbar_to_m14_couplers_ARADDR(479 downto 448),
      m_axi_araddr(447 downto 416) => xbar_to_m13_couplers_ARADDR(447 downto 416),
      m_axi_araddr(415 downto 384) => xbar_to_m12_couplers_ARADDR(415 downto 384),
      m_axi_araddr(383 downto 352) => xbar_to_m11_couplers_ARADDR(383 downto 352),
      m_axi_araddr(351 downto 320) => xbar_to_m10_couplers_ARADDR(351 downto 320),
      m_axi_araddr(319 downto 288) => xbar_to_m09_couplers_ARADDR(319 downto 288),
      m_axi_araddr(287 downto 256) => xbar_to_m08_couplers_ARADDR(287 downto 256),
      m_axi_araddr(255 downto 224) => xbar_to_m07_couplers_ARADDR(255 downto 224),
      m_axi_araddr(223 downto 192) => xbar_to_m06_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => xbar_to_m05_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => xbar_to_m04_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(44 downto 42) => xbar_to_m14_couplers_ARPROT(44 downto 42),
      m_axi_arprot(41 downto 39) => xbar_to_m13_couplers_ARPROT(41 downto 39),
      m_axi_arprot(38 downto 36) => xbar_to_m12_couplers_ARPROT(38 downto 36),
      m_axi_arprot(35 downto 33) => xbar_to_m11_couplers_ARPROT(35 downto 33),
      m_axi_arprot(32 downto 30) => xbar_to_m10_couplers_ARPROT(32 downto 30),
      m_axi_arprot(29 downto 27) => xbar_to_m09_couplers_ARPROT(29 downto 27),
      m_axi_arprot(26 downto 24) => xbar_to_m08_couplers_ARPROT(26 downto 24),
      m_axi_arprot(23 downto 21) => xbar_to_m07_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => xbar_to_m06_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => xbar_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arready(14) => xbar_to_m14_couplers_ARREADY,
      m_axi_arready(13) => xbar_to_m13_couplers_ARREADY,
      m_axi_arready(12) => xbar_to_m12_couplers_ARREADY,
      m_axi_arready(11) => xbar_to_m11_couplers_ARREADY,
      m_axi_arready(10) => xbar_to_m10_couplers_ARREADY,
      m_axi_arready(9) => xbar_to_m09_couplers_ARREADY,
      m_axi_arready(8) => xbar_to_m08_couplers_ARREADY,
      m_axi_arready(7) => xbar_to_m07_couplers_ARREADY,
      m_axi_arready(6) => xbar_to_m06_couplers_ARREADY,
      m_axi_arready(5) => xbar_to_m05_couplers_ARREADY,
      m_axi_arready(4) => xbar_to_m04_couplers_ARREADY,
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY,
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY,
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY,
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY,
      m_axi_arvalid(14) => xbar_to_m14_couplers_ARVALID(14),
      m_axi_arvalid(13) => xbar_to_m13_couplers_ARVALID(13),
      m_axi_arvalid(12) => xbar_to_m12_couplers_ARVALID(12),
      m_axi_arvalid(11) => xbar_to_m11_couplers_ARVALID(11),
      m_axi_arvalid(10) => xbar_to_m10_couplers_ARVALID(10),
      m_axi_arvalid(9) => xbar_to_m09_couplers_ARVALID(9),
      m_axi_arvalid(8) => xbar_to_m08_couplers_ARVALID(8),
      m_axi_arvalid(7) => xbar_to_m07_couplers_ARVALID(7),
      m_axi_arvalid(6) => xbar_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => xbar_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => xbar_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(479 downto 448) => xbar_to_m14_couplers_AWADDR(479 downto 448),
      m_axi_awaddr(447 downto 416) => xbar_to_m13_couplers_AWADDR(447 downto 416),
      m_axi_awaddr(415 downto 384) => xbar_to_m12_couplers_AWADDR(415 downto 384),
      m_axi_awaddr(383 downto 352) => xbar_to_m11_couplers_AWADDR(383 downto 352),
      m_axi_awaddr(351 downto 320) => xbar_to_m10_couplers_AWADDR(351 downto 320),
      m_axi_awaddr(319 downto 288) => xbar_to_m09_couplers_AWADDR(319 downto 288),
      m_axi_awaddr(287 downto 256) => xbar_to_m08_couplers_AWADDR(287 downto 256),
      m_axi_awaddr(255 downto 224) => xbar_to_m07_couplers_AWADDR(255 downto 224),
      m_axi_awaddr(223 downto 192) => xbar_to_m06_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => xbar_to_m05_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => xbar_to_m04_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(44 downto 42) => xbar_to_m14_couplers_AWPROT(44 downto 42),
      m_axi_awprot(41 downto 39) => xbar_to_m13_couplers_AWPROT(41 downto 39),
      m_axi_awprot(38 downto 36) => xbar_to_m12_couplers_AWPROT(38 downto 36),
      m_axi_awprot(35 downto 33) => xbar_to_m11_couplers_AWPROT(35 downto 33),
      m_axi_awprot(32 downto 30) => xbar_to_m10_couplers_AWPROT(32 downto 30),
      m_axi_awprot(29 downto 27) => xbar_to_m09_couplers_AWPROT(29 downto 27),
      m_axi_awprot(26 downto 24) => xbar_to_m08_couplers_AWPROT(26 downto 24),
      m_axi_awprot(23 downto 21) => xbar_to_m07_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => xbar_to_m06_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => xbar_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awready(14) => xbar_to_m14_couplers_AWREADY,
      m_axi_awready(13) => xbar_to_m13_couplers_AWREADY,
      m_axi_awready(12) => xbar_to_m12_couplers_AWREADY,
      m_axi_awready(11) => xbar_to_m11_couplers_AWREADY,
      m_axi_awready(10) => xbar_to_m10_couplers_AWREADY,
      m_axi_awready(9) => xbar_to_m09_couplers_AWREADY,
      m_axi_awready(8) => xbar_to_m08_couplers_AWREADY,
      m_axi_awready(7) => xbar_to_m07_couplers_AWREADY,
      m_axi_awready(6) => xbar_to_m06_couplers_AWREADY,
      m_axi_awready(5) => xbar_to_m05_couplers_AWREADY,
      m_axi_awready(4) => xbar_to_m04_couplers_AWREADY,
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY,
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY,
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY,
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY,
      m_axi_awvalid(14) => xbar_to_m14_couplers_AWVALID(14),
      m_axi_awvalid(13) => xbar_to_m13_couplers_AWVALID(13),
      m_axi_awvalid(12) => xbar_to_m12_couplers_AWVALID(12),
      m_axi_awvalid(11) => xbar_to_m11_couplers_AWVALID(11),
      m_axi_awvalid(10) => xbar_to_m10_couplers_AWVALID(10),
      m_axi_awvalid(9) => xbar_to_m09_couplers_AWVALID(9),
      m_axi_awvalid(8) => xbar_to_m08_couplers_AWVALID(8),
      m_axi_awvalid(7) => xbar_to_m07_couplers_AWVALID(7),
      m_axi_awvalid(6) => xbar_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => xbar_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => xbar_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(14) => xbar_to_m14_couplers_BREADY(14),
      m_axi_bready(13) => xbar_to_m13_couplers_BREADY(13),
      m_axi_bready(12) => xbar_to_m12_couplers_BREADY(12),
      m_axi_bready(11) => xbar_to_m11_couplers_BREADY(11),
      m_axi_bready(10) => xbar_to_m10_couplers_BREADY(10),
      m_axi_bready(9) => xbar_to_m09_couplers_BREADY(9),
      m_axi_bready(8) => xbar_to_m08_couplers_BREADY(8),
      m_axi_bready(7) => xbar_to_m07_couplers_BREADY(7),
      m_axi_bready(6) => xbar_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => xbar_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => xbar_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(29 downto 28) => xbar_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bresp(27 downto 26) => xbar_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bresp(25 downto 24) => xbar_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bresp(23 downto 22) => xbar_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bresp(21 downto 20) => xbar_to_m10_couplers_BRESP(1 downto 0),
      m_axi_bresp(19 downto 18) => xbar_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bresp(17 downto 16) => xbar_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bresp(15 downto 14) => xbar_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => xbar_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => xbar_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => xbar_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(14) => xbar_to_m14_couplers_BVALID,
      m_axi_bvalid(13) => xbar_to_m13_couplers_BVALID,
      m_axi_bvalid(12) => xbar_to_m12_couplers_BVALID,
      m_axi_bvalid(11) => xbar_to_m11_couplers_BVALID,
      m_axi_bvalid(10) => xbar_to_m10_couplers_BVALID,
      m_axi_bvalid(9) => xbar_to_m09_couplers_BVALID,
      m_axi_bvalid(8) => xbar_to_m08_couplers_BVALID,
      m_axi_bvalid(7) => xbar_to_m07_couplers_BVALID,
      m_axi_bvalid(6) => xbar_to_m06_couplers_BVALID,
      m_axi_bvalid(5) => xbar_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => xbar_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID,
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID,
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID,
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID,
      m_axi_rdata(479 downto 448) => xbar_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rdata(447 downto 416) => xbar_to_m13_couplers_RDATA(31 downto 0),
      m_axi_rdata(415 downto 384) => xbar_to_m12_couplers_RDATA(31 downto 0),
      m_axi_rdata(383 downto 352) => xbar_to_m11_couplers_RDATA(31 downto 0),
      m_axi_rdata(351 downto 320) => xbar_to_m10_couplers_RDATA(31 downto 0),
      m_axi_rdata(319 downto 288) => xbar_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rdata(287 downto 256) => xbar_to_m08_couplers_RDATA(31 downto 0),
      m_axi_rdata(255 downto 224) => xbar_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => xbar_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => xbar_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => xbar_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => xbar_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(14) => xbar_to_m14_couplers_RREADY(14),
      m_axi_rready(13) => xbar_to_m13_couplers_RREADY(13),
      m_axi_rready(12) => xbar_to_m12_couplers_RREADY(12),
      m_axi_rready(11) => xbar_to_m11_couplers_RREADY(11),
      m_axi_rready(10) => xbar_to_m10_couplers_RREADY(10),
      m_axi_rready(9) => xbar_to_m09_couplers_RREADY(9),
      m_axi_rready(8) => xbar_to_m08_couplers_RREADY(8),
      m_axi_rready(7) => xbar_to_m07_couplers_RREADY(7),
      m_axi_rready(6) => xbar_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => xbar_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => xbar_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(29 downto 28) => xbar_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rresp(27 downto 26) => xbar_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rresp(25 downto 24) => xbar_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rresp(23 downto 22) => xbar_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rresp(21 downto 20) => xbar_to_m10_couplers_RRESP(1 downto 0),
      m_axi_rresp(19 downto 18) => xbar_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rresp(17 downto 16) => xbar_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rresp(15 downto 14) => xbar_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => xbar_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => xbar_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => xbar_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(14) => xbar_to_m14_couplers_RVALID,
      m_axi_rvalid(13) => xbar_to_m13_couplers_RVALID,
      m_axi_rvalid(12) => xbar_to_m12_couplers_RVALID,
      m_axi_rvalid(11) => xbar_to_m11_couplers_RVALID,
      m_axi_rvalid(10) => xbar_to_m10_couplers_RVALID,
      m_axi_rvalid(9) => xbar_to_m09_couplers_RVALID,
      m_axi_rvalid(8) => xbar_to_m08_couplers_RVALID,
      m_axi_rvalid(7) => xbar_to_m07_couplers_RVALID,
      m_axi_rvalid(6) => xbar_to_m06_couplers_RVALID,
      m_axi_rvalid(5) => xbar_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => xbar_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID,
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID,
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID,
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID,
      m_axi_wdata(479 downto 448) => xbar_to_m14_couplers_WDATA(479 downto 448),
      m_axi_wdata(447 downto 416) => xbar_to_m13_couplers_WDATA(447 downto 416),
      m_axi_wdata(415 downto 384) => xbar_to_m12_couplers_WDATA(415 downto 384),
      m_axi_wdata(383 downto 352) => xbar_to_m11_couplers_WDATA(383 downto 352),
      m_axi_wdata(351 downto 320) => xbar_to_m10_couplers_WDATA(351 downto 320),
      m_axi_wdata(319 downto 288) => xbar_to_m09_couplers_WDATA(319 downto 288),
      m_axi_wdata(287 downto 256) => xbar_to_m08_couplers_WDATA(287 downto 256),
      m_axi_wdata(255 downto 224) => xbar_to_m07_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => xbar_to_m06_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => xbar_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => xbar_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => xbar_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(14) => xbar_to_m14_couplers_WREADY,
      m_axi_wready(13) => xbar_to_m13_couplers_WREADY,
      m_axi_wready(12) => xbar_to_m12_couplers_WREADY,
      m_axi_wready(11) => xbar_to_m11_couplers_WREADY,
      m_axi_wready(10) => xbar_to_m10_couplers_WREADY,
      m_axi_wready(9) => xbar_to_m09_couplers_WREADY,
      m_axi_wready(8) => xbar_to_m08_couplers_WREADY,
      m_axi_wready(7) => xbar_to_m07_couplers_WREADY,
      m_axi_wready(6) => xbar_to_m06_couplers_WREADY,
      m_axi_wready(5) => xbar_to_m05_couplers_WREADY,
      m_axi_wready(4) => xbar_to_m04_couplers_WREADY,
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY,
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY,
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY,
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY,
      m_axi_wstrb(59 downto 56) => xbar_to_m14_couplers_WSTRB(59 downto 56),
      m_axi_wstrb(55 downto 52) => xbar_to_m13_couplers_WSTRB(55 downto 52),
      m_axi_wstrb(51 downto 48) => xbar_to_m12_couplers_WSTRB(51 downto 48),
      m_axi_wstrb(47 downto 44) => xbar_to_m11_couplers_WSTRB(47 downto 44),
      m_axi_wstrb(43 downto 40) => xbar_to_m10_couplers_WSTRB(43 downto 40),
      m_axi_wstrb(39 downto 36) => xbar_to_m09_couplers_WSTRB(39 downto 36),
      m_axi_wstrb(35 downto 32) => xbar_to_m08_couplers_WSTRB(35 downto 32),
      m_axi_wstrb(31 downto 28) => xbar_to_m07_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => xbar_to_m06_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(14) => xbar_to_m14_couplers_WVALID(14),
      m_axi_wvalid(13) => xbar_to_m13_couplers_WVALID(13),
      m_axi_wvalid(12) => xbar_to_m12_couplers_WVALID(12),
      m_axi_wvalid(11) => xbar_to_m11_couplers_WVALID(11),
      m_axi_wvalid(10) => xbar_to_m10_couplers_WVALID(10),
      m_axi_wvalid(9) => xbar_to_m09_couplers_WVALID(9),
      m_axi_wvalid(8) => xbar_to_m08_couplers_WVALID(8),
      m_axi_wvalid(7) => xbar_to_m07_couplers_WVALID(7),
      m_axi_wvalid(6) => xbar_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => xbar_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => xbar_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(63 downto 32) => s01_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(5 downto 3) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(1) => s01_couplers_to_xbar_ARREADY(1),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(1) => s01_couplers_to_xbar_ARVALID,
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID,
      s_axi_awaddr(63 downto 32) => s01_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(5 downto 3) => s01_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(1) => s01_couplers_to_xbar_AWREADY(1),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(1) => s01_couplers_to_xbar_AWVALID,
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID,
      s_axi_bready(1) => s01_couplers_to_xbar_BREADY,
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY,
      s_axi_bresp(3 downto 2) => s01_couplers_to_xbar_BRESP(3 downto 2),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(1) => s01_couplers_to_xbar_BVALID(1),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(63 downto 32) => s01_couplers_to_xbar_RDATA(63 downto 32),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(1) => s01_couplers_to_xbar_RREADY,
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY,
      s_axi_rresp(3 downto 2) => s01_couplers_to_xbar_RRESP(3 downto 2),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(1) => s01_couplers_to_xbar_RVALID(1),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(63 downto 32) => s01_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(1) => s01_couplers_to_xbar_WREADY(1),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(7 downto 4) => s01_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(1) => s01_couplers_to_xbar_WVALID,
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TimeCard_axi_interconnect_GPIO_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end TimeCard_axi_interconnect_GPIO_0;

architecture STRUCTURE of TimeCard_axi_interconnect_GPIO_0 is
  component TimeCard_xbar_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component TimeCard_xbar_1;
  signal axi_interconnect_GPIO_ACLK_net : STD_LOGIC;
  signal axi_interconnect_GPIO_ARESETN_net : STD_LOGIC;
  signal axi_interconnect_GPIO_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_GPIO_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_GPIO_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_axi_interconnect_GPIO_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_axi_interconnect_GPIO_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_axi_interconnect_GPIO_ARADDR(31 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_axi_interconnect_GPIO_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_axi_interconnect_GPIO_AWADDR(31 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_axi_interconnect_GPIO_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_axi_interconnect_GPIO_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_axi_interconnect_GPIO_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_axi_interconnect_GPIO_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_axi_interconnect_GPIO_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_axi_interconnect_GPIO_WVALID(0);
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_axi_interconnect_GPIO_ARADDR(31 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_axi_interconnect_GPIO_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_axi_interconnect_GPIO_AWADDR(31 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_axi_interconnect_GPIO_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_axi_interconnect_GPIO_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_axi_interconnect_GPIO_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_axi_interconnect_GPIO_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_axi_interconnect_GPIO_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_axi_interconnect_GPIO_WVALID(0);
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_axi_interconnect_GPIO_ARADDR(31 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_axi_interconnect_GPIO_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_axi_interconnect_GPIO_AWADDR(31 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_axi_interconnect_GPIO_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_axi_interconnect_GPIO_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_axi_interconnect_GPIO_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_axi_interconnect_GPIO_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_axi_interconnect_GPIO_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_axi_interconnect_GPIO_WVALID(0);
  S00_AXI_arready(0) <= axi_interconnect_GPIO_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= axi_interconnect_GPIO_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= axi_interconnect_GPIO_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= axi_interconnect_GPIO_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= axi_interconnect_GPIO_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= axi_interconnect_GPIO_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= axi_interconnect_GPIO_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= axi_interconnect_GPIO_to_s00_couplers_WREADY(0);
  axi_interconnect_GPIO_ACLK_net <= ACLK;
  axi_interconnect_GPIO_ARESETN_net <= ARESETN;
  axi_interconnect_GPIO_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  axi_interconnect_GPIO_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  axi_interconnect_GPIO_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  axi_interconnect_GPIO_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  axi_interconnect_GPIO_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  axi_interconnect_GPIO_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  axi_interconnect_GPIO_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  axi_interconnect_GPIO_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  axi_interconnect_GPIO_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  axi_interconnect_GPIO_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  axi_interconnect_GPIO_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
  m00_couplers_to_axi_interconnect_GPIO_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_axi_interconnect_GPIO_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_axi_interconnect_GPIO_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_axi_interconnect_GPIO_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_axi_interconnect_GPIO_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_axi_interconnect_GPIO_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_axi_interconnect_GPIO_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_axi_interconnect_GPIO_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_axi_interconnect_GPIO_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_axi_interconnect_GPIO_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_axi_interconnect_GPIO_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_axi_interconnect_GPIO_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_axi_interconnect_GPIO_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_axi_interconnect_GPIO_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_axi_interconnect_GPIO_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_axi_interconnect_GPIO_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_axi_interconnect_GPIO_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_axi_interconnect_GPIO_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_axi_interconnect_GPIO_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_axi_interconnect_GPIO_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_axi_interconnect_GPIO_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_axi_interconnect_GPIO_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_axi_interconnect_GPIO_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_axi_interconnect_GPIO_WREADY(0) <= M02_AXI_wready(0);
m00_couplers: entity work.m00_couplers_imp_1TT8GBI
     port map (
      M_ACLK => axi_interconnect_GPIO_ACLK_net,
      M_ARESETN => axi_interconnect_GPIO_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m00_couplers_to_axi_interconnect_GPIO_ARADDR(31 downto 0),
      M_AXI_arready(0) => m00_couplers_to_axi_interconnect_GPIO_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_axi_interconnect_GPIO_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_axi_interconnect_GPIO_AWADDR(31 downto 0),
      M_AXI_awready(0) => m00_couplers_to_axi_interconnect_GPIO_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_axi_interconnect_GPIO_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_axi_interconnect_GPIO_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_axi_interconnect_GPIO_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_axi_interconnect_GPIO_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_axi_interconnect_GPIO_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_axi_interconnect_GPIO_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_axi_interconnect_GPIO_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_axi_interconnect_GPIO_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_axi_interconnect_GPIO_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_axi_interconnect_GPIO_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_axi_interconnect_GPIO_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_axi_interconnect_GPIO_WVALID(0),
      S_ACLK => axi_interconnect_GPIO_ACLK_net,
      S_ARESETN => axi_interconnect_GPIO_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_NTAWV
     port map (
      M_ACLK => axi_interconnect_GPIO_ACLK_net,
      M_ARESETN => axi_interconnect_GPIO_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m01_couplers_to_axi_interconnect_GPIO_ARADDR(31 downto 0),
      M_AXI_arready(0) => m01_couplers_to_axi_interconnect_GPIO_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_axi_interconnect_GPIO_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_axi_interconnect_GPIO_AWADDR(31 downto 0),
      M_AXI_awready(0) => m01_couplers_to_axi_interconnect_GPIO_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_axi_interconnect_GPIO_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_axi_interconnect_GPIO_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_axi_interconnect_GPIO_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_axi_interconnect_GPIO_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_axi_interconnect_GPIO_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_axi_interconnect_GPIO_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_axi_interconnect_GPIO_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_axi_interconnect_GPIO_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_axi_interconnect_GPIO_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_axi_interconnect_GPIO_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_axi_interconnect_GPIO_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_axi_interconnect_GPIO_WVALID(0),
      S_ACLK => axi_interconnect_GPIO_ACLK_net,
      S_ARESETN => axi_interconnect_GPIO_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready(0) => xbar_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready(0) => xbar_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_1SMAUCD
     port map (
      M_ACLK => axi_interconnect_GPIO_ACLK_net,
      M_ARESETN => axi_interconnect_GPIO_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m02_couplers_to_axi_interconnect_GPIO_ARADDR(31 downto 0),
      M_AXI_arready(0) => m02_couplers_to_axi_interconnect_GPIO_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_axi_interconnect_GPIO_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_axi_interconnect_GPIO_AWADDR(31 downto 0),
      M_AXI_awready(0) => m02_couplers_to_axi_interconnect_GPIO_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_axi_interconnect_GPIO_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_axi_interconnect_GPIO_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_axi_interconnect_GPIO_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_axi_interconnect_GPIO_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_axi_interconnect_GPIO_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_axi_interconnect_GPIO_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_axi_interconnect_GPIO_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_axi_interconnect_GPIO_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_axi_interconnect_GPIO_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_axi_interconnect_GPIO_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_axi_interconnect_GPIO_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_axi_interconnect_GPIO_WVALID(0),
      S_ACLK => axi_interconnect_GPIO_ACLK_net,
      S_ARESETN => axi_interconnect_GPIO_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arready(0) => xbar_to_m02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awready(0) => xbar_to_m02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_m02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_m02_couplers_WVALID(2)
    );
s00_couplers: entity work.s00_couplers_imp_5KBKRG
     port map (
      M_ACLK => axi_interconnect_GPIO_ACLK_net,
      M_ARESETN => axi_interconnect_GPIO_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => axi_interconnect_GPIO_ACLK_net,
      S_ARESETN => axi_interconnect_GPIO_ARESETN_net,
      S_AXI_araddr(31 downto 0) => axi_interconnect_GPIO_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => axi_interconnect_GPIO_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => axi_interconnect_GPIO_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => axi_interconnect_GPIO_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => axi_interconnect_GPIO_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => axi_interconnect_GPIO_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => axi_interconnect_GPIO_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => axi_interconnect_GPIO_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => axi_interconnect_GPIO_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => axi_interconnect_GPIO_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => axi_interconnect_GPIO_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => axi_interconnect_GPIO_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => axi_interconnect_GPIO_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => axi_interconnect_GPIO_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => axi_interconnect_GPIO_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => axi_interconnect_GPIO_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => axi_interconnect_GPIO_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => axi_interconnect_GPIO_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => axi_interconnect_GPIO_to_s00_couplers_WVALID(0)
    );
xbar: component TimeCard_xbar_1
     port map (
      aclk => axi_interconnect_GPIO_ACLK_net,
      aresetn => axi_interconnect_GPIO_ARESETN_net,
      m_axi_araddr(95 downto 64) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(8 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(8 downto 0),
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(95 downto 64) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(8 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(8 downto 0),
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY(0),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TimeCard_axi_interconnect_IIC_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end TimeCard_axi_interconnect_IIC_0;

architecture STRUCTURE of TimeCard_axi_interconnect_IIC_0 is
  component TimeCard_xbar_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component TimeCard_xbar_2;
  signal axi_interconnect_IIC_ACLK_net : STD_LOGIC;
  signal axi_interconnect_IIC_ARESETN_net : STD_LOGIC;
  signal axi_interconnect_IIC_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_IIC_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_IIC_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_IIC_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_IIC_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_IIC_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_IIC_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_IIC_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_IIC_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_IIC_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_IIC_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_IIC_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_IIC_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_IIC_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_IIC_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_IIC_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_IIC_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_IIC_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_IIC_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_IIC_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_IIC_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_IIC_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_IIC_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_IIC_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_IIC_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_IIC_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_IIC_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_IIC_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_IIC_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_IIC_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_IIC_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_IIC_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_IIC_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_IIC_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_IIC_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_IIC_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_IIC_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_IIC_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_IIC_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_axi_interconnect_IIC_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_IIC_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_IIC_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_IIC_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_IIC_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_IIC_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_IIC_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_IIC_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_IIC_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_IIC_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_IIC_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_IIC_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_IIC_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_IIC_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_IIC_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_IIC_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_IIC_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_axi_interconnect_IIC_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_axi_interconnect_IIC_ARADDR(31 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_axi_interconnect_IIC_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_axi_interconnect_IIC_AWADDR(31 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_axi_interconnect_IIC_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_axi_interconnect_IIC_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_axi_interconnect_IIC_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_axi_interconnect_IIC_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_axi_interconnect_IIC_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_axi_interconnect_IIC_WVALID(0);
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_axi_interconnect_IIC_ARADDR(31 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_axi_interconnect_IIC_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_axi_interconnect_IIC_AWADDR(31 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_axi_interconnect_IIC_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_axi_interconnect_IIC_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_axi_interconnect_IIC_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_axi_interconnect_IIC_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_axi_interconnect_IIC_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_axi_interconnect_IIC_WVALID(0);
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_axi_interconnect_IIC_ARADDR(31 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_axi_interconnect_IIC_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_axi_interconnect_IIC_AWADDR(31 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_axi_interconnect_IIC_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_axi_interconnect_IIC_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_axi_interconnect_IIC_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_axi_interconnect_IIC_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_axi_interconnect_IIC_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_axi_interconnect_IIC_WVALID(0);
  S00_AXI_arready(0) <= axi_interconnect_IIC_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= axi_interconnect_IIC_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= axi_interconnect_IIC_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= axi_interconnect_IIC_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= axi_interconnect_IIC_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= axi_interconnect_IIC_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= axi_interconnect_IIC_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= axi_interconnect_IIC_to_s00_couplers_WREADY(0);
  axi_interconnect_IIC_ACLK_net <= ACLK;
  axi_interconnect_IIC_ARESETN_net <= ARESETN;
  axi_interconnect_IIC_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  axi_interconnect_IIC_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  axi_interconnect_IIC_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  axi_interconnect_IIC_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  axi_interconnect_IIC_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  axi_interconnect_IIC_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  axi_interconnect_IIC_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  axi_interconnect_IIC_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  axi_interconnect_IIC_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  axi_interconnect_IIC_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  axi_interconnect_IIC_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
  m00_couplers_to_axi_interconnect_IIC_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_axi_interconnect_IIC_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_axi_interconnect_IIC_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_axi_interconnect_IIC_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_axi_interconnect_IIC_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_axi_interconnect_IIC_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_axi_interconnect_IIC_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_axi_interconnect_IIC_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_axi_interconnect_IIC_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_axi_interconnect_IIC_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_axi_interconnect_IIC_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_axi_interconnect_IIC_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_axi_interconnect_IIC_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_axi_interconnect_IIC_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_axi_interconnect_IIC_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_axi_interconnect_IIC_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_axi_interconnect_IIC_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_axi_interconnect_IIC_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_axi_interconnect_IIC_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_axi_interconnect_IIC_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_axi_interconnect_IIC_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_axi_interconnect_IIC_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_axi_interconnect_IIC_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_axi_interconnect_IIC_WREADY(0) <= M02_AXI_wready(0);
m00_couplers: entity work.m00_couplers_imp_2HAVNN
     port map (
      M_ACLK => axi_interconnect_IIC_ACLK_net,
      M_ARESETN => axi_interconnect_IIC_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m00_couplers_to_axi_interconnect_IIC_ARADDR(31 downto 0),
      M_AXI_arready(0) => m00_couplers_to_axi_interconnect_IIC_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_axi_interconnect_IIC_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_axi_interconnect_IIC_AWADDR(31 downto 0),
      M_AXI_awready(0) => m00_couplers_to_axi_interconnect_IIC_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_axi_interconnect_IIC_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_axi_interconnect_IIC_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_axi_interconnect_IIC_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_axi_interconnect_IIC_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_axi_interconnect_IIC_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_axi_interconnect_IIC_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_axi_interconnect_IIC_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_axi_interconnect_IIC_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_axi_interconnect_IIC_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_axi_interconnect_IIC_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_axi_interconnect_IIC_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_axi_interconnect_IIC_WVALID(0),
      S_ACLK => axi_interconnect_IIC_ACLK_net,
      S_ARESETN => axi_interconnect_IIC_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_1S9PRMQ
     port map (
      M_ACLK => axi_interconnect_IIC_ACLK_net,
      M_ARESETN => axi_interconnect_IIC_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m01_couplers_to_axi_interconnect_IIC_ARADDR(31 downto 0),
      M_AXI_arready(0) => m01_couplers_to_axi_interconnect_IIC_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_axi_interconnect_IIC_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_axi_interconnect_IIC_AWADDR(31 downto 0),
      M_AXI_awready(0) => m01_couplers_to_axi_interconnect_IIC_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_axi_interconnect_IIC_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_axi_interconnect_IIC_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_axi_interconnect_IIC_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_axi_interconnect_IIC_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_axi_interconnect_IIC_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_axi_interconnect_IIC_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_axi_interconnect_IIC_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_axi_interconnect_IIC_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_axi_interconnect_IIC_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_axi_interconnect_IIC_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_axi_interconnect_IIC_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_axi_interconnect_IIC_WVALID(0),
      S_ACLK => axi_interconnect_IIC_ACLK_net,
      S_ARESETN => axi_interconnect_IIC_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready(0) => xbar_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready(0) => xbar_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_3NAHXC
     port map (
      M_ACLK => axi_interconnect_IIC_ACLK_net,
      M_ARESETN => axi_interconnect_IIC_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m02_couplers_to_axi_interconnect_IIC_ARADDR(31 downto 0),
      M_AXI_arready(0) => m02_couplers_to_axi_interconnect_IIC_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_axi_interconnect_IIC_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_axi_interconnect_IIC_AWADDR(31 downto 0),
      M_AXI_awready(0) => m02_couplers_to_axi_interconnect_IIC_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_axi_interconnect_IIC_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_axi_interconnect_IIC_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_axi_interconnect_IIC_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_axi_interconnect_IIC_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_axi_interconnect_IIC_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_axi_interconnect_IIC_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_axi_interconnect_IIC_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_axi_interconnect_IIC_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_axi_interconnect_IIC_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_axi_interconnect_IIC_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_axi_interconnect_IIC_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_axi_interconnect_IIC_WVALID(0),
      S_ACLK => axi_interconnect_IIC_ACLK_net,
      S_ARESETN => axi_interconnect_IIC_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arready(0) => xbar_to_m02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awready(0) => xbar_to_m02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_m02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_m02_couplers_WVALID(2)
    );
s00_couplers: entity work.s00_couplers_imp_1V3BZI9
     port map (
      M_ACLK => axi_interconnect_IIC_ACLK_net,
      M_ARESETN => axi_interconnect_IIC_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => axi_interconnect_IIC_ACLK_net,
      S_ARESETN => axi_interconnect_IIC_ARESETN_net,
      S_AXI_araddr(31 downto 0) => axi_interconnect_IIC_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => axi_interconnect_IIC_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => axi_interconnect_IIC_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => axi_interconnect_IIC_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => axi_interconnect_IIC_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => axi_interconnect_IIC_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => axi_interconnect_IIC_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => axi_interconnect_IIC_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => axi_interconnect_IIC_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => axi_interconnect_IIC_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => axi_interconnect_IIC_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => axi_interconnect_IIC_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => axi_interconnect_IIC_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => axi_interconnect_IIC_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => axi_interconnect_IIC_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => axi_interconnect_IIC_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => axi_interconnect_IIC_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => axi_interconnect_IIC_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => axi_interconnect_IIC_to_s00_couplers_WVALID(0)
    );
xbar: component TimeCard_xbar_2
     port map (
      aclk => axi_interconnect_IIC_ACLK_net,
      aresetn => axi_interconnect_IIC_ARESETN_net,
      m_axi_araddr(95 downto 64) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(8 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(8 downto 0),
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(95 downto 64) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(8 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(8 downto 0),
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY(0),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TimeCard_axi_interconnect_timecard_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_ACLK : in STD_LOGIC;
    M07_ARESETN : in STD_LOGIC;
    M07_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M07_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_ACLK : in STD_LOGIC;
    M08_ARESETN : in STD_LOGIC;
    M08_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M08_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M08_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M08_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_ACLK : in STD_LOGIC;
    M09_ARESETN : in STD_LOGIC;
    M09_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M09_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_ACLK : in STD_LOGIC;
    M10_ARESETN : in STD_LOGIC;
    M10_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M10_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M10_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M10_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_ACLK : in STD_LOGIC;
    M11_ARESETN : in STD_LOGIC;
    M11_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M11_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M11_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M11_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_ACLK : in STD_LOGIC;
    M12_ARESETN : in STD_LOGIC;
    M12_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M12_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_ACLK : in STD_LOGIC;
    M13_ARESETN : in STD_LOGIC;
    M13_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M13_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_ACLK : in STD_LOGIC;
    M14_ARESETN : in STD_LOGIC;
    M14_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_ACLK : in STD_LOGIC;
    M15_ARESETN : in STD_LOGIC;
    M15_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M15_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M15_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M15_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M16_ACLK : in STD_LOGIC;
    M16_ARESETN : in STD_LOGIC;
    M16_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M16_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M16_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M16_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M17_ACLK : in STD_LOGIC;
    M17_ARESETN : in STD_LOGIC;
    M17_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M17_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M17_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M17_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_ACLK : in STD_LOGIC;
    M18_ARESETN : in STD_LOGIC;
    M18_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M18_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_ACLK : in STD_LOGIC;
    M19_ARESETN : in STD_LOGIC;
    M19_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M19_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M19_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M19_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_ACLK : in STD_LOGIC;
    M20_ARESETN : in STD_LOGIC;
    M20_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M20_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M20_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M20_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M21_ACLK : in STD_LOGIC;
    M21_ARESETN : in STD_LOGIC;
    M21_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M21_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M21_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M21_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M21_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M21_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M22_ACLK : in STD_LOGIC;
    M22_ARESETN : in STD_LOGIC;
    M22_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M22_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M22_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M22_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M22_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M22_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M22_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M22_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M22_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M22_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M23_ACLK : in STD_LOGIC;
    M23_ARESETN : in STD_LOGIC;
    M23_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M23_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M23_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M23_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M23_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M23_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M23_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M23_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M23_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M23_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end TimeCard_axi_interconnect_timecard_0;

architecture STRUCTURE of TimeCard_axi_interconnect_timecard_0 is
  component TimeCard_xbar_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component TimeCard_xbar_3;
  component TimeCard_tier2_xbar_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component TimeCard_tier2_xbar_0_0;
  component TimeCard_tier2_xbar_1_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component TimeCard_tier2_xbar_1_0;
  component TimeCard_tier2_xbar_2_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component TimeCard_tier2_xbar_2_0;
  signal axi_interconnect_timecard_ACLK_net : STD_LOGIC;
  signal axi_interconnect_timecard_ARESETN_net : STD_LOGIC;
  signal axi_interconnect_timecard_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m21_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m22_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_timecard_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_axi_interconnect_timecard_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_axi_interconnect_timecard_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_timecard_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_timecard_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_axi_interconnect_timecard_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_axi_interconnect_timecard_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_timecard_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_timecard_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_timecard_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_axi_interconnect_timecard_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_timecard_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_axi_interconnect_timecard_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_timecard_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_axi_interconnect_timecard_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_timecard_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_axi_interconnect_timecard_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_timecard_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m23_couplers_to_axi_interconnect_timecard_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_0_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_0_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_0_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_0_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_0_to_m06_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_0_to_m06_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_1_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_1_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_1_to_m09_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_1_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_1_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_1_to_m10_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_1_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_1_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_1_to_m11_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_1_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_1_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_1_to_m12_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_1_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_1_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_1_to_m13_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_1_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_1_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_1_to_m14_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_1_to_m15_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m15_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_1_to_m15_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m15_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_1_to_m15_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m18_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m18_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m21_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_2_to_m21_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m21_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_2_to_m21_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m21_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m21_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m21_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_2_to_m21_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m21_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_2_to_m21_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m22_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_2_to_m22_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_2_to_m22_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m22_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_2_to_m22_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_2_to_m22_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m22_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m22_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m22_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m22_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m22_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m22_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_2_to_m22_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m22_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_2_to_m22_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m23_couplers_ARADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_2_to_m23_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_2_to_m23_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m23_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_AWADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_2_to_m23_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_2_to_m23_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m23_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m23_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m23_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m23_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m23_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m23_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_2_to_m23_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m23_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_2_to_m23_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_i02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M00_AXI_arprot(2 downto 0) <= m00_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M00_AXI_awprot(2 downto 0) <= m00_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_axi_interconnect_timecard_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_axi_interconnect_timecard_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_axi_interconnect_timecard_WVALID(0);
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M01_AXI_arprot(2 downto 0) <= m01_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M01_AXI_awprot(2 downto 0) <= m01_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_axi_interconnect_timecard_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_axi_interconnect_timecard_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_axi_interconnect_timecard_WVALID(0);
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M02_AXI_arprot(2 downto 0) <= m02_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M02_AXI_awprot(2 downto 0) <= m02_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_axi_interconnect_timecard_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_axi_interconnect_timecard_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_axi_interconnect_timecard_WVALID(0);
  M03_AXI_araddr(31 downto 0) <= m03_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M03_AXI_arprot(2 downto 0) <= m03_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M03_AXI_arvalid(0) <= m03_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M03_AXI_awaddr(31 downto 0) <= m03_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M03_AXI_awprot(2 downto 0) <= m03_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M03_AXI_awvalid(0) <= m03_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M03_AXI_bready(0) <= m03_couplers_to_axi_interconnect_timecard_BREADY(0);
  M03_AXI_rready(0) <= m03_couplers_to_axi_interconnect_timecard_RREADY(0);
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M03_AXI_wvalid(0) <= m03_couplers_to_axi_interconnect_timecard_WVALID(0);
  M04_AXI_araddr(31 downto 0) <= m04_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M04_AXI_arprot(2 downto 0) <= m04_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M04_AXI_arvalid(0) <= m04_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M04_AXI_awaddr(31 downto 0) <= m04_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M04_AXI_awprot(2 downto 0) <= m04_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M04_AXI_awvalid(0) <= m04_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M04_AXI_bready(0) <= m04_couplers_to_axi_interconnect_timecard_BREADY(0);
  M04_AXI_rready(0) <= m04_couplers_to_axi_interconnect_timecard_RREADY(0);
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M04_AXI_wvalid(0) <= m04_couplers_to_axi_interconnect_timecard_WVALID(0);
  M05_AXI_araddr(31 downto 0) <= m05_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M05_AXI_arprot(2 downto 0) <= m05_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M05_AXI_arvalid(0) <= m05_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M05_AXI_awaddr(31 downto 0) <= m05_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M05_AXI_awprot(2 downto 0) <= m05_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M05_AXI_awvalid(0) <= m05_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M05_AXI_bready(0) <= m05_couplers_to_axi_interconnect_timecard_BREADY(0);
  M05_AXI_rready(0) <= m05_couplers_to_axi_interconnect_timecard_RREADY(0);
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M05_AXI_wvalid(0) <= m05_couplers_to_axi_interconnect_timecard_WVALID(0);
  M06_AXI_araddr(31 downto 0) <= m06_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M06_AXI_arprot(2 downto 0) <= m06_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M06_AXI_arvalid(0) <= m06_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M06_AXI_awaddr(31 downto 0) <= m06_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M06_AXI_awprot(2 downto 0) <= m06_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M06_AXI_awvalid(0) <= m06_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M06_AXI_bready(0) <= m06_couplers_to_axi_interconnect_timecard_BREADY(0);
  M06_AXI_rready(0) <= m06_couplers_to_axi_interconnect_timecard_RREADY(0);
  M06_AXI_wdata(31 downto 0) <= m06_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M06_AXI_wstrb(3 downto 0) <= m06_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M06_AXI_wvalid(0) <= m06_couplers_to_axi_interconnect_timecard_WVALID(0);
  M07_AXI_araddr(31 downto 0) <= m07_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M07_AXI_arprot(2 downto 0) <= m07_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M07_AXI_arvalid(0) <= m07_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M07_AXI_awaddr(31 downto 0) <= m07_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M07_AXI_awprot(2 downto 0) <= m07_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M07_AXI_awvalid(0) <= m07_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M07_AXI_bready(0) <= m07_couplers_to_axi_interconnect_timecard_BREADY(0);
  M07_AXI_rready(0) <= m07_couplers_to_axi_interconnect_timecard_RREADY(0);
  M07_AXI_wdata(31 downto 0) <= m07_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M07_AXI_wstrb(3 downto 0) <= m07_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M07_AXI_wvalid(0) <= m07_couplers_to_axi_interconnect_timecard_WVALID(0);
  M08_AXI_araddr(31 downto 0) <= m08_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M08_AXI_arprot(2 downto 0) <= m08_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M08_AXI_arvalid(0) <= m08_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M08_AXI_awaddr(31 downto 0) <= m08_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M08_AXI_awprot(2 downto 0) <= m08_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M08_AXI_awvalid(0) <= m08_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M08_AXI_bready(0) <= m08_couplers_to_axi_interconnect_timecard_BREADY(0);
  M08_AXI_rready(0) <= m08_couplers_to_axi_interconnect_timecard_RREADY(0);
  M08_AXI_wdata(31 downto 0) <= m08_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M08_AXI_wstrb(3 downto 0) <= m08_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M08_AXI_wvalid(0) <= m08_couplers_to_axi_interconnect_timecard_WVALID(0);
  M09_AXI_araddr(31 downto 0) <= m09_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M09_AXI_arprot(2 downto 0) <= m09_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M09_AXI_arvalid(0) <= m09_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M09_AXI_awaddr(31 downto 0) <= m09_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M09_AXI_awprot(2 downto 0) <= m09_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M09_AXI_awvalid(0) <= m09_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M09_AXI_bready(0) <= m09_couplers_to_axi_interconnect_timecard_BREADY(0);
  M09_AXI_rready(0) <= m09_couplers_to_axi_interconnect_timecard_RREADY(0);
  M09_AXI_wdata(31 downto 0) <= m09_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M09_AXI_wstrb(3 downto 0) <= m09_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M09_AXI_wvalid(0) <= m09_couplers_to_axi_interconnect_timecard_WVALID(0);
  M10_AXI_araddr(31 downto 0) <= m10_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M10_AXI_arprot(2 downto 0) <= m10_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M10_AXI_arvalid(0) <= m10_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M10_AXI_awaddr(31 downto 0) <= m10_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M10_AXI_awprot(2 downto 0) <= m10_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M10_AXI_awvalid(0) <= m10_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M10_AXI_bready(0) <= m10_couplers_to_axi_interconnect_timecard_BREADY(0);
  M10_AXI_rready(0) <= m10_couplers_to_axi_interconnect_timecard_RREADY(0);
  M10_AXI_wdata(31 downto 0) <= m10_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M10_AXI_wstrb(3 downto 0) <= m10_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M10_AXI_wvalid(0) <= m10_couplers_to_axi_interconnect_timecard_WVALID(0);
  M11_AXI_araddr(31 downto 0) <= m11_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M11_AXI_arprot(2 downto 0) <= m11_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M11_AXI_arvalid(0) <= m11_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M11_AXI_awaddr(31 downto 0) <= m11_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M11_AXI_awprot(2 downto 0) <= m11_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M11_AXI_awvalid(0) <= m11_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M11_AXI_bready(0) <= m11_couplers_to_axi_interconnect_timecard_BREADY(0);
  M11_AXI_rready(0) <= m11_couplers_to_axi_interconnect_timecard_RREADY(0);
  M11_AXI_wdata(31 downto 0) <= m11_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M11_AXI_wstrb(3 downto 0) <= m11_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M11_AXI_wvalid(0) <= m11_couplers_to_axi_interconnect_timecard_WVALID(0);
  M12_AXI_araddr(31 downto 0) <= m12_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M12_AXI_arprot(2 downto 0) <= m12_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M12_AXI_arvalid(0) <= m12_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M12_AXI_awaddr(31 downto 0) <= m12_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M12_AXI_awprot(2 downto 0) <= m12_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M12_AXI_awvalid(0) <= m12_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M12_AXI_bready(0) <= m12_couplers_to_axi_interconnect_timecard_BREADY(0);
  M12_AXI_rready(0) <= m12_couplers_to_axi_interconnect_timecard_RREADY(0);
  M12_AXI_wdata(31 downto 0) <= m12_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M12_AXI_wstrb(3 downto 0) <= m12_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M12_AXI_wvalid(0) <= m12_couplers_to_axi_interconnect_timecard_WVALID(0);
  M13_AXI_araddr(31 downto 0) <= m13_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M13_AXI_arprot(2 downto 0) <= m13_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M13_AXI_arvalid(0) <= m13_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M13_AXI_awaddr(31 downto 0) <= m13_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M13_AXI_awprot(2 downto 0) <= m13_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M13_AXI_awvalid(0) <= m13_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M13_AXI_bready(0) <= m13_couplers_to_axi_interconnect_timecard_BREADY(0);
  M13_AXI_rready(0) <= m13_couplers_to_axi_interconnect_timecard_RREADY(0);
  M13_AXI_wdata(31 downto 0) <= m13_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M13_AXI_wstrb(3 downto 0) <= m13_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M13_AXI_wvalid(0) <= m13_couplers_to_axi_interconnect_timecard_WVALID(0);
  M14_AXI_araddr(31 downto 0) <= m14_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M14_AXI_arprot(2 downto 0) <= m14_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M14_AXI_arvalid(0) <= m14_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M14_AXI_awaddr(31 downto 0) <= m14_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M14_AXI_awprot(2 downto 0) <= m14_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M14_AXI_awvalid(0) <= m14_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M14_AXI_bready(0) <= m14_couplers_to_axi_interconnect_timecard_BREADY(0);
  M14_AXI_rready(0) <= m14_couplers_to_axi_interconnect_timecard_RREADY(0);
  M14_AXI_wdata(31 downto 0) <= m14_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M14_AXI_wstrb(3 downto 0) <= m14_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M14_AXI_wvalid(0) <= m14_couplers_to_axi_interconnect_timecard_WVALID(0);
  M15_AXI_araddr(31 downto 0) <= m15_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M15_AXI_arprot(2 downto 0) <= m15_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M15_AXI_arvalid(0) <= m15_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M15_AXI_awaddr(31 downto 0) <= m15_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M15_AXI_awprot(2 downto 0) <= m15_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M15_AXI_awvalid(0) <= m15_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M15_AXI_bready(0) <= m15_couplers_to_axi_interconnect_timecard_BREADY(0);
  M15_AXI_rready(0) <= m15_couplers_to_axi_interconnect_timecard_RREADY(0);
  M15_AXI_wdata(31 downto 0) <= m15_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M15_AXI_wstrb(3 downto 0) <= m15_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M15_AXI_wvalid(0) <= m15_couplers_to_axi_interconnect_timecard_WVALID(0);
  M16_AXI_araddr(31 downto 0) <= m16_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M16_AXI_arprot(2 downto 0) <= m16_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M16_AXI_arvalid(0) <= m16_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M16_AXI_awaddr(31 downto 0) <= m16_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M16_AXI_awprot(2 downto 0) <= m16_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M16_AXI_awvalid(0) <= m16_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M16_AXI_bready(0) <= m16_couplers_to_axi_interconnect_timecard_BREADY(0);
  M16_AXI_rready(0) <= m16_couplers_to_axi_interconnect_timecard_RREADY(0);
  M16_AXI_wdata(31 downto 0) <= m16_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M16_AXI_wstrb(3 downto 0) <= m16_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M16_AXI_wvalid(0) <= m16_couplers_to_axi_interconnect_timecard_WVALID(0);
  M17_AXI_araddr(31 downto 0) <= m17_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M17_AXI_arprot(2 downto 0) <= m17_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M17_AXI_arvalid(0) <= m17_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M17_AXI_awaddr(31 downto 0) <= m17_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M17_AXI_awprot(2 downto 0) <= m17_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M17_AXI_awvalid(0) <= m17_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M17_AXI_bready(0) <= m17_couplers_to_axi_interconnect_timecard_BREADY(0);
  M17_AXI_rready(0) <= m17_couplers_to_axi_interconnect_timecard_RREADY(0);
  M17_AXI_wdata(31 downto 0) <= m17_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M17_AXI_wstrb(3 downto 0) <= m17_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M17_AXI_wvalid(0) <= m17_couplers_to_axi_interconnect_timecard_WVALID(0);
  M18_AXI_araddr(31 downto 0) <= m18_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M18_AXI_arprot(2 downto 0) <= m18_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M18_AXI_arvalid(0) <= m18_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M18_AXI_awaddr(31 downto 0) <= m18_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M18_AXI_awprot(2 downto 0) <= m18_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M18_AXI_awvalid(0) <= m18_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M18_AXI_bready(0) <= m18_couplers_to_axi_interconnect_timecard_BREADY(0);
  M18_AXI_rready(0) <= m18_couplers_to_axi_interconnect_timecard_RREADY(0);
  M18_AXI_wdata(31 downto 0) <= m18_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M18_AXI_wstrb(3 downto 0) <= m18_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M18_AXI_wvalid(0) <= m18_couplers_to_axi_interconnect_timecard_WVALID(0);
  M19_AXI_araddr(31 downto 0) <= m19_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M19_AXI_arprot(2 downto 0) <= m19_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M19_AXI_arvalid(0) <= m19_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M19_AXI_awaddr(31 downto 0) <= m19_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M19_AXI_awprot(2 downto 0) <= m19_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M19_AXI_awvalid(0) <= m19_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M19_AXI_bready(0) <= m19_couplers_to_axi_interconnect_timecard_BREADY(0);
  M19_AXI_rready(0) <= m19_couplers_to_axi_interconnect_timecard_RREADY(0);
  M19_AXI_wdata(31 downto 0) <= m19_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M19_AXI_wstrb(3 downto 0) <= m19_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M19_AXI_wvalid(0) <= m19_couplers_to_axi_interconnect_timecard_WVALID(0);
  M20_AXI_araddr(31 downto 0) <= m20_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M20_AXI_arprot(2 downto 0) <= m20_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M20_AXI_arvalid(0) <= m20_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M20_AXI_awaddr(31 downto 0) <= m20_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M20_AXI_awprot(2 downto 0) <= m20_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M20_AXI_awvalid(0) <= m20_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M20_AXI_bready(0) <= m20_couplers_to_axi_interconnect_timecard_BREADY(0);
  M20_AXI_rready(0) <= m20_couplers_to_axi_interconnect_timecard_RREADY(0);
  M20_AXI_wdata(31 downto 0) <= m20_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M20_AXI_wstrb(3 downto 0) <= m20_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M20_AXI_wvalid(0) <= m20_couplers_to_axi_interconnect_timecard_WVALID(0);
  M21_AXI_araddr(31 downto 0) <= m21_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M21_AXI_arprot(2 downto 0) <= m21_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M21_AXI_arvalid(0) <= m21_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M21_AXI_awaddr(31 downto 0) <= m21_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M21_AXI_awprot(2 downto 0) <= m21_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M21_AXI_awvalid(0) <= m21_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M21_AXI_bready(0) <= m21_couplers_to_axi_interconnect_timecard_BREADY(0);
  M21_AXI_rready(0) <= m21_couplers_to_axi_interconnect_timecard_RREADY(0);
  M21_AXI_wdata(31 downto 0) <= m21_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M21_AXI_wstrb(3 downto 0) <= m21_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M21_AXI_wvalid(0) <= m21_couplers_to_axi_interconnect_timecard_WVALID(0);
  M22_AXI_araddr(31 downto 0) <= m22_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M22_AXI_arprot(2 downto 0) <= m22_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M22_AXI_arvalid(0) <= m22_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M22_AXI_awaddr(31 downto 0) <= m22_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M22_AXI_awprot(2 downto 0) <= m22_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M22_AXI_awvalid(0) <= m22_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M22_AXI_bready(0) <= m22_couplers_to_axi_interconnect_timecard_BREADY(0);
  M22_AXI_rready(0) <= m22_couplers_to_axi_interconnect_timecard_RREADY(0);
  M22_AXI_wdata(31 downto 0) <= m22_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M22_AXI_wstrb(3 downto 0) <= m22_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M22_AXI_wvalid(0) <= m22_couplers_to_axi_interconnect_timecard_WVALID(0);
  M23_AXI_araddr(31 downto 0) <= m23_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0);
  M23_AXI_arprot(2 downto 0) <= m23_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0);
  M23_AXI_arvalid(0) <= m23_couplers_to_axi_interconnect_timecard_ARVALID(0);
  M23_AXI_awaddr(31 downto 0) <= m23_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0);
  M23_AXI_awprot(2 downto 0) <= m23_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0);
  M23_AXI_awvalid(0) <= m23_couplers_to_axi_interconnect_timecard_AWVALID(0);
  M23_AXI_bready(0) <= m23_couplers_to_axi_interconnect_timecard_BREADY(0);
  M23_AXI_rready(0) <= m23_couplers_to_axi_interconnect_timecard_RREADY(0);
  M23_AXI_wdata(31 downto 0) <= m23_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0);
  M23_AXI_wstrb(3 downto 0) <= m23_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0);
  M23_AXI_wvalid(0) <= m23_couplers_to_axi_interconnect_timecard_WVALID(0);
  S00_AXI_arready(0) <= axi_interconnect_timecard_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= axi_interconnect_timecard_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= axi_interconnect_timecard_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= axi_interconnect_timecard_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= axi_interconnect_timecard_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= axi_interconnect_timecard_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= axi_interconnect_timecard_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= axi_interconnect_timecard_to_s00_couplers_WREADY(0);
  axi_interconnect_timecard_ACLK_net <= ACLK;
  axi_interconnect_timecard_ARESETN_net <= ARESETN;
  axi_interconnect_timecard_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  axi_interconnect_timecard_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  axi_interconnect_timecard_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  axi_interconnect_timecard_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  axi_interconnect_timecard_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  axi_interconnect_timecard_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  axi_interconnect_timecard_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  axi_interconnect_timecard_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  axi_interconnect_timecard_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  axi_interconnect_timecard_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  axi_interconnect_timecard_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
  m00_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_axi_interconnect_timecard_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_axi_interconnect_timecard_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_axi_interconnect_timecard_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_axi_interconnect_timecard_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_axi_interconnect_timecard_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_axi_interconnect_timecard_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_axi_interconnect_timecard_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_axi_interconnect_timecard_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_axi_interconnect_timecard_WREADY(0) <= M02_AXI_wready(0);
  m03_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M03_AXI_arready(0);
  m03_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M03_AXI_awready(0);
  m03_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_axi_interconnect_timecard_BVALID(0) <= M03_AXI_bvalid(0);
  m03_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_axi_interconnect_timecard_RVALID(0) <= M03_AXI_rvalid(0);
  m03_couplers_to_axi_interconnect_timecard_WREADY(0) <= M03_AXI_wready(0);
  m04_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M04_AXI_arready(0);
  m04_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M04_AXI_awready(0);
  m04_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_axi_interconnect_timecard_BVALID(0) <= M04_AXI_bvalid(0);
  m04_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_axi_interconnect_timecard_RVALID(0) <= M04_AXI_rvalid(0);
  m04_couplers_to_axi_interconnect_timecard_WREADY(0) <= M04_AXI_wready(0);
  m05_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M05_AXI_arready(0);
  m05_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M05_AXI_awready(0);
  m05_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_axi_interconnect_timecard_BVALID(0) <= M05_AXI_bvalid(0);
  m05_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_axi_interconnect_timecard_RVALID(0) <= M05_AXI_rvalid(0);
  m05_couplers_to_axi_interconnect_timecard_WREADY(0) <= M05_AXI_wready(0);
  m06_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M06_AXI_arready(0);
  m06_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M06_AXI_awready(0);
  m06_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_axi_interconnect_timecard_BVALID(0) <= M06_AXI_bvalid(0);
  m06_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M06_AXI_rdata(31 downto 0);
  m06_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_axi_interconnect_timecard_RVALID(0) <= M06_AXI_rvalid(0);
  m06_couplers_to_axi_interconnect_timecard_WREADY(0) <= M06_AXI_wready(0);
  m07_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M07_AXI_arready(0);
  m07_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M07_AXI_awready(0);
  m07_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M07_AXI_bresp(1 downto 0);
  m07_couplers_to_axi_interconnect_timecard_BVALID(0) <= M07_AXI_bvalid(0);
  m07_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M07_AXI_rdata(31 downto 0);
  m07_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M07_AXI_rresp(1 downto 0);
  m07_couplers_to_axi_interconnect_timecard_RVALID(0) <= M07_AXI_rvalid(0);
  m07_couplers_to_axi_interconnect_timecard_WREADY(0) <= M07_AXI_wready(0);
  m08_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M08_AXI_arready(0);
  m08_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M08_AXI_awready(0);
  m08_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M08_AXI_bresp(1 downto 0);
  m08_couplers_to_axi_interconnect_timecard_BVALID(0) <= M08_AXI_bvalid(0);
  m08_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M08_AXI_rdata(31 downto 0);
  m08_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M08_AXI_rresp(1 downto 0);
  m08_couplers_to_axi_interconnect_timecard_RVALID(0) <= M08_AXI_rvalid(0);
  m08_couplers_to_axi_interconnect_timecard_WREADY(0) <= M08_AXI_wready(0);
  m09_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M09_AXI_arready(0);
  m09_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M09_AXI_awready(0);
  m09_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M09_AXI_bresp(1 downto 0);
  m09_couplers_to_axi_interconnect_timecard_BVALID(0) <= M09_AXI_bvalid(0);
  m09_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M09_AXI_rdata(31 downto 0);
  m09_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M09_AXI_rresp(1 downto 0);
  m09_couplers_to_axi_interconnect_timecard_RVALID(0) <= M09_AXI_rvalid(0);
  m09_couplers_to_axi_interconnect_timecard_WREADY(0) <= M09_AXI_wready(0);
  m10_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M10_AXI_arready(0);
  m10_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M10_AXI_awready(0);
  m10_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M10_AXI_bresp(1 downto 0);
  m10_couplers_to_axi_interconnect_timecard_BVALID(0) <= M10_AXI_bvalid(0);
  m10_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M10_AXI_rdata(31 downto 0);
  m10_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M10_AXI_rresp(1 downto 0);
  m10_couplers_to_axi_interconnect_timecard_RVALID(0) <= M10_AXI_rvalid(0);
  m10_couplers_to_axi_interconnect_timecard_WREADY(0) <= M10_AXI_wready(0);
  m11_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M11_AXI_arready(0);
  m11_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M11_AXI_awready(0);
  m11_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M11_AXI_bresp(1 downto 0);
  m11_couplers_to_axi_interconnect_timecard_BVALID(0) <= M11_AXI_bvalid(0);
  m11_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M11_AXI_rdata(31 downto 0);
  m11_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M11_AXI_rresp(1 downto 0);
  m11_couplers_to_axi_interconnect_timecard_RVALID(0) <= M11_AXI_rvalid(0);
  m11_couplers_to_axi_interconnect_timecard_WREADY(0) <= M11_AXI_wready(0);
  m12_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M12_AXI_arready(0);
  m12_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M12_AXI_awready(0);
  m12_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M12_AXI_bresp(1 downto 0);
  m12_couplers_to_axi_interconnect_timecard_BVALID(0) <= M12_AXI_bvalid(0);
  m12_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M12_AXI_rdata(31 downto 0);
  m12_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M12_AXI_rresp(1 downto 0);
  m12_couplers_to_axi_interconnect_timecard_RVALID(0) <= M12_AXI_rvalid(0);
  m12_couplers_to_axi_interconnect_timecard_WREADY(0) <= M12_AXI_wready(0);
  m13_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M13_AXI_arready(0);
  m13_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M13_AXI_awready(0);
  m13_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M13_AXI_bresp(1 downto 0);
  m13_couplers_to_axi_interconnect_timecard_BVALID(0) <= M13_AXI_bvalid(0);
  m13_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M13_AXI_rdata(31 downto 0);
  m13_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M13_AXI_rresp(1 downto 0);
  m13_couplers_to_axi_interconnect_timecard_RVALID(0) <= M13_AXI_rvalid(0);
  m13_couplers_to_axi_interconnect_timecard_WREADY(0) <= M13_AXI_wready(0);
  m14_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M14_AXI_arready(0);
  m14_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M14_AXI_awready(0);
  m14_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M14_AXI_bresp(1 downto 0);
  m14_couplers_to_axi_interconnect_timecard_BVALID(0) <= M14_AXI_bvalid(0);
  m14_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M14_AXI_rdata(31 downto 0);
  m14_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M14_AXI_rresp(1 downto 0);
  m14_couplers_to_axi_interconnect_timecard_RVALID(0) <= M14_AXI_rvalid(0);
  m14_couplers_to_axi_interconnect_timecard_WREADY(0) <= M14_AXI_wready(0);
  m15_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M15_AXI_arready(0);
  m15_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M15_AXI_awready(0);
  m15_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M15_AXI_bresp(1 downto 0);
  m15_couplers_to_axi_interconnect_timecard_BVALID(0) <= M15_AXI_bvalid(0);
  m15_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M15_AXI_rdata(31 downto 0);
  m15_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M15_AXI_rresp(1 downto 0);
  m15_couplers_to_axi_interconnect_timecard_RVALID(0) <= M15_AXI_rvalid(0);
  m15_couplers_to_axi_interconnect_timecard_WREADY(0) <= M15_AXI_wready(0);
  m16_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M16_AXI_arready(0);
  m16_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M16_AXI_awready(0);
  m16_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M16_AXI_bresp(1 downto 0);
  m16_couplers_to_axi_interconnect_timecard_BVALID(0) <= M16_AXI_bvalid(0);
  m16_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M16_AXI_rdata(31 downto 0);
  m16_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M16_AXI_rresp(1 downto 0);
  m16_couplers_to_axi_interconnect_timecard_RVALID(0) <= M16_AXI_rvalid(0);
  m16_couplers_to_axi_interconnect_timecard_WREADY(0) <= M16_AXI_wready(0);
  m17_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M17_AXI_arready(0);
  m17_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M17_AXI_awready(0);
  m17_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M17_AXI_bresp(1 downto 0);
  m17_couplers_to_axi_interconnect_timecard_BVALID(0) <= M17_AXI_bvalid(0);
  m17_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M17_AXI_rdata(31 downto 0);
  m17_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M17_AXI_rresp(1 downto 0);
  m17_couplers_to_axi_interconnect_timecard_RVALID(0) <= M17_AXI_rvalid(0);
  m17_couplers_to_axi_interconnect_timecard_WREADY(0) <= M17_AXI_wready(0);
  m18_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M18_AXI_arready(0);
  m18_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M18_AXI_awready(0);
  m18_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M18_AXI_bresp(1 downto 0);
  m18_couplers_to_axi_interconnect_timecard_BVALID(0) <= M18_AXI_bvalid(0);
  m18_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M18_AXI_rdata(31 downto 0);
  m18_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M18_AXI_rresp(1 downto 0);
  m18_couplers_to_axi_interconnect_timecard_RVALID(0) <= M18_AXI_rvalid(0);
  m18_couplers_to_axi_interconnect_timecard_WREADY(0) <= M18_AXI_wready(0);
  m19_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M19_AXI_arready(0);
  m19_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M19_AXI_awready(0);
  m19_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M19_AXI_bresp(1 downto 0);
  m19_couplers_to_axi_interconnect_timecard_BVALID(0) <= M19_AXI_bvalid(0);
  m19_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M19_AXI_rdata(31 downto 0);
  m19_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M19_AXI_rresp(1 downto 0);
  m19_couplers_to_axi_interconnect_timecard_RVALID(0) <= M19_AXI_rvalid(0);
  m19_couplers_to_axi_interconnect_timecard_WREADY(0) <= M19_AXI_wready(0);
  m20_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M20_AXI_arready(0);
  m20_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M20_AXI_awready(0);
  m20_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M20_AXI_bresp(1 downto 0);
  m20_couplers_to_axi_interconnect_timecard_BVALID(0) <= M20_AXI_bvalid(0);
  m20_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M20_AXI_rdata(31 downto 0);
  m20_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M20_AXI_rresp(1 downto 0);
  m20_couplers_to_axi_interconnect_timecard_RVALID(0) <= M20_AXI_rvalid(0);
  m20_couplers_to_axi_interconnect_timecard_WREADY(0) <= M20_AXI_wready(0);
  m21_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M21_AXI_arready(0);
  m21_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M21_AXI_awready(0);
  m21_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M21_AXI_bresp(1 downto 0);
  m21_couplers_to_axi_interconnect_timecard_BVALID(0) <= M21_AXI_bvalid(0);
  m21_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M21_AXI_rdata(31 downto 0);
  m21_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M21_AXI_rresp(1 downto 0);
  m21_couplers_to_axi_interconnect_timecard_RVALID(0) <= M21_AXI_rvalid(0);
  m21_couplers_to_axi_interconnect_timecard_WREADY(0) <= M21_AXI_wready(0);
  m22_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M22_AXI_arready(0);
  m22_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M22_AXI_awready(0);
  m22_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M22_AXI_bresp(1 downto 0);
  m22_couplers_to_axi_interconnect_timecard_BVALID(0) <= M22_AXI_bvalid(0);
  m22_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M22_AXI_rdata(31 downto 0);
  m22_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M22_AXI_rresp(1 downto 0);
  m22_couplers_to_axi_interconnect_timecard_RVALID(0) <= M22_AXI_rvalid(0);
  m22_couplers_to_axi_interconnect_timecard_WREADY(0) <= M22_AXI_wready(0);
  m23_couplers_to_axi_interconnect_timecard_ARREADY(0) <= M23_AXI_arready(0);
  m23_couplers_to_axi_interconnect_timecard_AWREADY(0) <= M23_AXI_awready(0);
  m23_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0) <= M23_AXI_bresp(1 downto 0);
  m23_couplers_to_axi_interconnect_timecard_BVALID(0) <= M23_AXI_bvalid(0);
  m23_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0) <= M23_AXI_rdata(31 downto 0);
  m23_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0) <= M23_AXI_rresp(1 downto 0);
  m23_couplers_to_axi_interconnect_timecard_RVALID(0) <= M23_AXI_rvalid(0);
  m23_couplers_to_axi_interconnect_timecard_WREADY(0) <= M23_AXI_wready(0);
i00_couplers: entity work.i00_couplers_imp_1YGPPRN
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      M_AXI_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      M_AXI_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID(0),
      M_AXI_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(31 downto 0),
      M_AXI_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(31 downto 0),
      M_AXI_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => xbar_to_i00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_i00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => xbar_to_i00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_i00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_i00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_i00_couplers_WVALID(0)
    );
i01_couplers: entity work.i01_couplers_imp_56BZ2Q
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      M_AXI_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      M_AXI_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      M_AXI_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      M_AXI_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      M_AXI_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      M_AXI_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      M_AXI_rdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(31 downto 0),
      M_AXI_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      M_AXI_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      M_AXI_wdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(31 downto 0),
      M_AXI_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i01_couplers_ARADDR(63 downto 32),
      S_AXI_arprot(2 downto 0) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      S_AXI_arready(0) => xbar_to_i01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_i01_couplers_AWADDR(63 downto 32),
      S_AXI_awprot(2 downto 0) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      S_AXI_awready(0) => xbar_to_i01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_i01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_i01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_i01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_i01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_i01_couplers_WVALID(1)
    );
i02_couplers: entity work.i02_couplers_imp_1WUI628
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      M_AXI_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      M_AXI_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      M_AXI_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      M_AXI_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID(0),
      M_AXI_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY(0),
      M_AXI_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      M_AXI_rdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(31 downto 0),
      M_AXI_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY(0),
      M_AXI_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      M_AXI_wdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(31 downto 0),
      M_AXI_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i02_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      S_AXI_arready(0) => xbar_to_i02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_i02_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      S_AXI_awready(0) => xbar_to_i02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_i02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_i02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_i02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_i02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_i02_couplers_WVALID(2)
    );
m00_couplers: entity work.m00_couplers_imp_1DOY8YY
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m00_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m00_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m00_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m00_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m00_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => tier2_xbar_0_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => tier2_xbar_0_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => tier2_xbar_0_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => tier2_xbar_0_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_PLV6DN
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m01_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m01_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m01_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m01_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m01_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m01_couplers_ARPROT(5 downto 3),
      S_AXI_arready(0) => tier2_xbar_0_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m01_couplers_AWPROT(5 downto 3),
      S_AXI_awready(0) => tier2_xbar_0_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => tier2_xbar_0_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => tier2_xbar_0_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_1EPXNJD
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m02_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m02_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m02_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m02_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m02_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m02_couplers_ARPROT(8 downto 6),
      S_AXI_arready(0) => tier2_xbar_0_to_m02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m02_couplers_AWPROT(8 downto 6),
      S_AXI_awready(0) => tier2_xbar_0_to_m02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      S_AXI_bready(0) => tier2_xbar_0_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => tier2_xbar_0_to_m02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_OV5SW8
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m03_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m03_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m03_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m03_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m03_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m03_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m03_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m03_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m03_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m03_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m03_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m03_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m03_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m03_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m03_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m03_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m03_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m03_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m03_couplers_ARADDR(127 downto 96),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arready(0) => tier2_xbar_0_to_m03_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m03_couplers_AWADDR(127 downto 96),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awready(0) => tier2_xbar_0_to_m03_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      S_AXI_bready(0) => tier2_xbar_0_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m03_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m03_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => tier2_xbar_0_to_m03_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_1F8SKJ0
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m04_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m04_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m04_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m04_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m04_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m04_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m04_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m04_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m04_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m04_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m04_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m04_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m04_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m04_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m04_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m04_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m04_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m04_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m04_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arready(0) => tier2_xbar_0_to_m04_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m04_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awready(0) => tier2_xbar_0_to_m04_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      S_AXI_bready(0) => tier2_xbar_0_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m04_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m04_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wready(0) => tier2_xbar_0_to_m04_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_ODV5SD
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m05_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m05_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m05_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m05_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m05_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m05_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m05_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m05_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m05_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m05_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m05_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m05_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m05_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m05_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m05_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m05_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m05_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m05_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m05_couplers_ARADDR(191 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      S_AXI_arready(0) => tier2_xbar_0_to_m05_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m05_couplers_AWADDR(191 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      S_AXI_awready(0) => tier2_xbar_0_to_m05_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      S_AXI_bready(0) => tier2_xbar_0_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m05_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m05_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wready(0) => tier2_xbar_0_to_m05_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_1GJS9DB
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m06_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m06_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m06_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m06_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m06_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m06_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m06_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m06_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m06_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m06_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m06_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m06_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m06_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m06_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m06_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m06_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m06_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m06_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m06_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m06_couplers_ARADDR(223 downto 192),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m06_couplers_ARPROT(20 downto 18),
      S_AXI_arready(0) => tier2_xbar_0_to_m06_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m06_couplers_AWADDR(223 downto 192),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m06_couplers_AWPROT(20 downto 18),
      S_AXI_awready(0) => tier2_xbar_0_to_m06_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      S_AXI_bready(0) => tier2_xbar_0_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m06_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m06_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m06_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m06_couplers_WDATA(223 downto 192),
      S_AXI_wready(0) => tier2_xbar_0_to_m06_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m06_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m06_couplers_WVALID(6)
    );
m07_couplers: entity work.m07_couplers_imp_MT7QMM
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m07_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m07_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m07_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m07_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m07_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m07_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m07_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m07_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m07_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m07_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m07_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m07_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m07_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m07_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m07_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m07_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m07_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m07_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m07_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m07_couplers_ARADDR(255 downto 224),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m07_couplers_ARPROT(23 downto 21),
      S_AXI_arready(0) => tier2_xbar_0_to_m07_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m07_couplers_AWADDR(255 downto 224),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m07_couplers_AWPROT(23 downto 21),
      S_AXI_awready(0) => tier2_xbar_0_to_m07_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      S_AXI_bready(0) => tier2_xbar_0_to_m07_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m07_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m07_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m07_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m07_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m07_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m07_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m07_couplers_WDATA(255 downto 224),
      S_AXI_wready(0) => tier2_xbar_0_to_m07_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m07_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m07_couplers_WVALID(7)
    );
m08_couplers: entity work.m08_couplers_imp_19L0L46
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m08_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m08_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m08_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m08_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m08_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m08_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m08_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m08_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m08_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m08_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m08_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m08_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m08_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m08_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m08_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m08_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m08_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m08_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m08_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => tier2_xbar_1_to_m08_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => tier2_xbar_1_to_m08_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      S_AXI_bready(0) => tier2_xbar_1_to_m08_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m08_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m08_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m08_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => tier2_xbar_1_to_m08_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m08_couplers_WVALID(0)
    );
m09_couplers: entity work.m09_couplers_imp_KU8JYF
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m09_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m09_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m09_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m09_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m09_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m09_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m09_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m09_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m09_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m09_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m09_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m09_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m09_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m09_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m09_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m09_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m09_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m09_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m09_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m09_couplers_ARADDR(63 downto 32),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m09_couplers_ARPROT(5 downto 3),
      S_AXI_arready(0) => tier2_xbar_1_to_m09_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m09_couplers_AWADDR(63 downto 32),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m09_couplers_AWPROT(5 downto 3),
      S_AXI_awready(0) => tier2_xbar_1_to_m09_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      S_AXI_bready(0) => tier2_xbar_1_to_m09_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m09_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m09_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m09_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m09_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m09_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => tier2_xbar_1_to_m09_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m09_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m09_couplers_WVALID(1)
    );
m10_couplers: entity work.m10_couplers_imp_S0N2R6
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m10_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m10_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m10_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m10_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m10_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m10_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m10_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m10_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m10_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m10_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m10_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m10_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m10_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m10_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m10_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m10_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m10_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m10_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m10_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m10_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m10_couplers_ARPROT(8 downto 6),
      S_AXI_arready(0) => tier2_xbar_1_to_m10_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m10_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m10_couplers_AWPROT(8 downto 6),
      S_AXI_awready(0) => tier2_xbar_1_to_m10_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      S_AXI_bready(0) => tier2_xbar_1_to_m10_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m10_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m10_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m10_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m10_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m10_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m10_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m10_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => tier2_xbar_1_to_m10_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m10_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m10_couplers_WVALID(2)
    );
m11_couplers: entity work.m11_couplers_imp_12R0U37
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m11_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m11_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m11_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m11_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m11_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m11_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m11_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m11_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m11_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m11_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m11_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m11_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m11_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m11_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m11_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m11_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m11_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m11_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m11_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m11_couplers_ARADDR(127 downto 96),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m11_couplers_ARPROT(11 downto 9),
      S_AXI_arready(0) => tier2_xbar_1_to_m11_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m11_couplers_AWADDR(127 downto 96),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m11_couplers_AWPROT(11 downto 9),
      S_AXI_awready(0) => tier2_xbar_1_to_m11_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      S_AXI_bready(0) => tier2_xbar_1_to_m11_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m11_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m11_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m11_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m11_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m11_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m11_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m11_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => tier2_xbar_1_to_m11_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m11_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m11_couplers_WVALID(3)
    );
m12_couplers: entity work.m12_couplers_imp_QYPIY9
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m12_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m12_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m12_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m12_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m12_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m12_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m12_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m12_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m12_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m12_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m12_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m12_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m12_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m12_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m12_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m12_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m12_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m12_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m12_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m12_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m12_couplers_ARPROT(14 downto 12),
      S_AXI_arready(0) => tier2_xbar_1_to_m12_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m12_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m12_couplers_AWPROT(14 downto 12),
      S_AXI_awready(0) => tier2_xbar_1_to_m12_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      S_AXI_bready(0) => tier2_xbar_1_to_m12_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m12_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m12_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m12_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m12_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m12_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m12_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m12_couplers_WDATA(159 downto 128),
      S_AXI_wready(0) => tier2_xbar_1_to_m12_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m12_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m12_couplers_WVALID(4)
    );
m13_couplers: entity work.m13_couplers_imp_13J987K
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m13_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m13_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m13_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m13_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m13_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m13_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m13_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m13_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m13_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m13_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m13_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m13_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m13_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m13_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m13_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m13_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m13_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m13_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m13_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m13_couplers_ARADDR(191 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m13_couplers_ARPROT(17 downto 15),
      S_AXI_arready(0) => tier2_xbar_1_to_m13_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m13_couplers_AWADDR(191 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m13_couplers_AWPROT(17 downto 15),
      S_AXI_awready(0) => tier2_xbar_1_to_m13_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      S_AXI_bready(0) => tier2_xbar_1_to_m13_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m13_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m13_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m13_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m13_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m13_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m13_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m13_couplers_WDATA(191 downto 160),
      S_AXI_wready(0) => tier2_xbar_1_to_m13_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m13_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m13_couplers_WVALID(5)
    );
m14_couplers: entity work.m14_couplers_imp_UVYVG4
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m14_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m14_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m14_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m14_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m14_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m14_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m14_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m14_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m14_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m14_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m14_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m14_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m14_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m14_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m14_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m14_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m14_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m14_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m14_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m14_couplers_ARADDR(223 downto 192),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m14_couplers_ARPROT(20 downto 18),
      S_AXI_arready(0) => tier2_xbar_1_to_m14_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m14_couplers_AWADDR(223 downto 192),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m14_couplers_AWPROT(20 downto 18),
      S_AXI_awready(0) => tier2_xbar_1_to_m14_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      S_AXI_bready(0) => tier2_xbar_1_to_m14_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m14_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m14_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m14_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m14_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m14_couplers_WDATA(223 downto 192),
      S_AXI_wready(0) => tier2_xbar_1_to_m14_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m14_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m14_couplers_WVALID(6)
    );
m15_couplers: entity work.m15_couplers_imp_ZIKCWL
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m15_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m15_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m15_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m15_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m15_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m15_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m15_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m15_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m15_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m15_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m15_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m15_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m15_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m15_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m15_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m15_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m15_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m15_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m15_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m15_couplers_ARADDR(255 downto 224),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m15_couplers_ARPROT(23 downto 21),
      S_AXI_arready(0) => tier2_xbar_1_to_m15_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m15_couplers_AWADDR(255 downto 224),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m15_couplers_AWPROT(23 downto 21),
      S_AXI_awready(0) => tier2_xbar_1_to_m15_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      S_AXI_bready(0) => tier2_xbar_1_to_m15_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m15_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m15_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m15_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m15_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m15_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m15_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m15_couplers_WDATA(255 downto 224),
      S_AXI_wready(0) => tier2_xbar_1_to_m15_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m15_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m15_couplers_WVALID(7)
    );
m16_couplers: entity work.m16_couplers_imp_TK2F5J
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m16_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m16_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m16_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m16_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m16_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m16_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m16_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m16_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m16_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m16_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m16_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m16_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m16_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m16_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m16_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m16_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m16_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m16_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m16_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => tier2_xbar_2_to_m16_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => tier2_xbar_2_to_m16_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      S_AXI_bready(0) => tier2_xbar_2_to_m16_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m16_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m16_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m16_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => tier2_xbar_2_to_m16_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m16_couplers_WVALID(0)
    );
m17_couplers: entity work.m17_couplers_imp_114S9NA
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m17_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m17_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m17_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m17_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m17_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m17_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m17_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m17_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m17_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m17_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m17_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m17_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m17_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m17_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m17_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m17_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m17_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m17_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m17_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m17_couplers_ARADDR(63 downto 32),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m17_couplers_ARPROT(5 downto 3),
      S_AXI_arready(0) => tier2_xbar_2_to_m17_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m17_couplers_AWADDR(63 downto 32),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m17_couplers_AWPROT(5 downto 3),
      S_AXI_awready(0) => tier2_xbar_2_to_m17_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      S_AXI_bready(0) => tier2_xbar_2_to_m17_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m17_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m17_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m17_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m17_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m17_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => tier2_xbar_2_to_m17_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m17_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m17_couplers_WVALID(1)
    );
m18_couplers: entity work.m18_couplers_imp_W3EU9Q
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m18_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m18_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m18_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m18_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m18_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m18_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m18_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m18_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m18_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m18_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m18_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m18_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m18_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m18_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m18_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m18_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m18_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m18_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m18_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m18_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      S_AXI_arready(0) => tier2_xbar_2_to_m18_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m18_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      S_AXI_awready(0) => tier2_xbar_2_to_m18_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      S_AXI_bready(0) => tier2_xbar_2_to_m18_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m18_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m18_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m18_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m18_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m18_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => tier2_xbar_2_to_m18_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m18_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m18_couplers_WVALID(2)
    );
m19_couplers: entity work.m19_couplers_imp_17JYSTB
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m19_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m19_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m19_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m19_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m19_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m19_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m19_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m19_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m19_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m19_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m19_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m19_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m19_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m19_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m19_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m19_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m19_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m19_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m19_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m19_couplers_ARADDR(127 downto 96),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m19_couplers_ARPROT(11 downto 9),
      S_AXI_arready(0) => tier2_xbar_2_to_m19_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m19_couplers_AWADDR(127 downto 96),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m19_couplers_AWPROT(11 downto 9),
      S_AXI_awready(0) => tier2_xbar_2_to_m19_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      S_AXI_bready(0) => tier2_xbar_2_to_m19_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m19_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m19_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m19_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m19_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m19_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => tier2_xbar_2_to_m19_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m19_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m19_couplers_WVALID(3)
    );
m20_couplers: entity work.m20_couplers_imp_1JEI04B
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m20_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m20_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m20_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m20_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m20_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m20_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m20_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m20_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m20_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m20_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m20_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m20_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m20_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m20_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m20_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m20_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m20_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m20_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m20_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m20_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m20_couplers_ARPROT(14 downto 12),
      S_AXI_arready(0) => tier2_xbar_2_to_m20_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m20_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m20_couplers_AWPROT(14 downto 12),
      S_AXI_awready(0) => tier2_xbar_2_to_m20_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      S_AXI_bready(0) => tier2_xbar_2_to_m20_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m20_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m20_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m20_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m20_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m20_couplers_WDATA(159 downto 128),
      S_AXI_wready(0) => tier2_xbar_2_to_m20_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m20_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m20_couplers_WVALID(4)
    );
m21_couplers: entity work.m21_couplers_imp_BDH5A2
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m21_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m21_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m21_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m21_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m21_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m21_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m21_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m21_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m21_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m21_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m21_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m21_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m21_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m21_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m21_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m21_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m21_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m21_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m21_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m21_couplers_ARADDR(191 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m21_couplers_ARPROT(17 downto 15),
      S_AXI_arready(0) => tier2_xbar_2_to_m21_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m21_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m21_couplers_AWADDR(191 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m21_couplers_AWPROT(17 downto 15),
      S_AXI_awready(0) => tier2_xbar_2_to_m21_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m21_couplers_AWVALID(5),
      S_AXI_bready(0) => tier2_xbar_2_to_m21_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m21_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m21_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m21_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m21_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m21_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m21_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m21_couplers_WDATA(191 downto 160),
      S_AXI_wready(0) => tier2_xbar_2_to_m21_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m21_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m21_couplers_WVALID(5)
    );
m22_couplers: entity work.m22_couplers_imp_1HYIRA0
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m22_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m22_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m22_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m22_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m22_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m22_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m22_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m22_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m22_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m22_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m22_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m22_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m22_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m22_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m22_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m22_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m22_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m22_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m22_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m22_couplers_ARADDR(223 downto 192),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m22_couplers_ARPROT(20 downto 18),
      S_AXI_arready(0) => tier2_xbar_2_to_m22_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m22_couplers_ARVALID(6),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m22_couplers_AWADDR(223 downto 192),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m22_couplers_AWPROT(20 downto 18),
      S_AXI_awready(0) => tier2_xbar_2_to_m22_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m22_couplers_AWVALID(6),
      S_AXI_bready(0) => tier2_xbar_2_to_m22_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m22_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m22_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m22_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m22_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m22_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m22_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m22_couplers_WDATA(223 downto 192),
      S_AXI_wready(0) => tier2_xbar_2_to_m22_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m22_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m22_couplers_WVALID(6)
    );
m23_couplers: entity work.m23_couplers_imp_CJ4RCP
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m23_couplers_to_axi_interconnect_timecard_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m23_couplers_to_axi_interconnect_timecard_ARPROT(2 downto 0),
      M_AXI_arready(0) => m23_couplers_to_axi_interconnect_timecard_ARREADY(0),
      M_AXI_arvalid(0) => m23_couplers_to_axi_interconnect_timecard_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m23_couplers_to_axi_interconnect_timecard_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m23_couplers_to_axi_interconnect_timecard_AWPROT(2 downto 0),
      M_AXI_awready(0) => m23_couplers_to_axi_interconnect_timecard_AWREADY(0),
      M_AXI_awvalid(0) => m23_couplers_to_axi_interconnect_timecard_AWVALID(0),
      M_AXI_bready(0) => m23_couplers_to_axi_interconnect_timecard_BREADY(0),
      M_AXI_bresp(1 downto 0) => m23_couplers_to_axi_interconnect_timecard_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m23_couplers_to_axi_interconnect_timecard_BVALID(0),
      M_AXI_rdata(31 downto 0) => m23_couplers_to_axi_interconnect_timecard_RDATA(31 downto 0),
      M_AXI_rready(0) => m23_couplers_to_axi_interconnect_timecard_RREADY(0),
      M_AXI_rresp(1 downto 0) => m23_couplers_to_axi_interconnect_timecard_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m23_couplers_to_axi_interconnect_timecard_RVALID(0),
      M_AXI_wdata(31 downto 0) => m23_couplers_to_axi_interconnect_timecard_WDATA(31 downto 0),
      M_AXI_wready(0) => m23_couplers_to_axi_interconnect_timecard_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m23_couplers_to_axi_interconnect_timecard_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m23_couplers_to_axi_interconnect_timecard_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m23_couplers_ARADDR(255 downto 224),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m23_couplers_ARPROT(23 downto 21),
      S_AXI_arready(0) => tier2_xbar_2_to_m23_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m23_couplers_ARVALID(7),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m23_couplers_AWADDR(255 downto 224),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m23_couplers_AWPROT(23 downto 21),
      S_AXI_awready(0) => tier2_xbar_2_to_m23_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m23_couplers_AWVALID(7),
      S_AXI_bready(0) => tier2_xbar_2_to_m23_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m23_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m23_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m23_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m23_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m23_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m23_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m23_couplers_WDATA(255 downto 224),
      S_AXI_wready(0) => tier2_xbar_2_to_m23_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m23_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m23_couplers_WVALID(7)
    );
s00_couplers: entity work.s00_couplers_imp_KKNO2W
     port map (
      M_ACLK => axi_interconnect_timecard_ACLK_net,
      M_ARESETN => axi_interconnect_timecard_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => axi_interconnect_timecard_ACLK_net,
      S_ARESETN => axi_interconnect_timecard_ARESETN_net,
      S_AXI_araddr(31 downto 0) => axi_interconnect_timecard_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => axi_interconnect_timecard_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => axi_interconnect_timecard_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => axi_interconnect_timecard_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => axi_interconnect_timecard_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => axi_interconnect_timecard_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => axi_interconnect_timecard_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => axi_interconnect_timecard_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => axi_interconnect_timecard_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => axi_interconnect_timecard_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => axi_interconnect_timecard_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => axi_interconnect_timecard_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => axi_interconnect_timecard_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => axi_interconnect_timecard_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => axi_interconnect_timecard_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => axi_interconnect_timecard_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => axi_interconnect_timecard_to_s00_couplers_WVALID(0)
    );
tier2_xbar_0: component TimeCard_tier2_xbar_0_0
     port map (
      aclk => axi_interconnect_timecard_ACLK_net,
      aresetn => axi_interconnect_timecard_ARESETN_net,
      m_axi_araddr(255 downto 224) => tier2_xbar_0_to_m07_couplers_ARADDR(255 downto 224),
      m_axi_araddr(223 downto 192) => tier2_xbar_0_to_m06_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => tier2_xbar_0_to_m05_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => tier2_xbar_0_to_m04_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_0_to_m03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_0_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_0_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(23 downto 21) => tier2_xbar_0_to_m07_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_0_to_m06_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_0_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_0_to_m02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_0_to_m01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arready(7) => tier2_xbar_0_to_m07_couplers_ARREADY(0),
      m_axi_arready(6) => tier2_xbar_0_to_m06_couplers_ARREADY(0),
      m_axi_arready(5) => tier2_xbar_0_to_m05_couplers_ARREADY(0),
      m_axi_arready(4) => tier2_xbar_0_to_m04_couplers_ARREADY(0),
      m_axi_arready(3) => tier2_xbar_0_to_m03_couplers_ARREADY(0),
      m_axi_arready(2) => tier2_xbar_0_to_m02_couplers_ARREADY(0),
      m_axi_arready(1) => tier2_xbar_0_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => tier2_xbar_0_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(7) => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(255 downto 224) => tier2_xbar_0_to_m07_couplers_AWADDR(255 downto 224),
      m_axi_awaddr(223 downto 192) => tier2_xbar_0_to_m06_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => tier2_xbar_0_to_m05_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => tier2_xbar_0_to_m04_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_0_to_m03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_0_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_0_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(23 downto 21) => tier2_xbar_0_to_m07_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_0_to_m06_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_0_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_0_to_m02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_0_to_m01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awready(7) => tier2_xbar_0_to_m07_couplers_AWREADY(0),
      m_axi_awready(6) => tier2_xbar_0_to_m06_couplers_AWREADY(0),
      m_axi_awready(5) => tier2_xbar_0_to_m05_couplers_AWREADY(0),
      m_axi_awready(4) => tier2_xbar_0_to_m04_couplers_AWREADY(0),
      m_axi_awready(3) => tier2_xbar_0_to_m03_couplers_AWREADY(0),
      m_axi_awready(2) => tier2_xbar_0_to_m02_couplers_AWREADY(0),
      m_axi_awready(1) => tier2_xbar_0_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => tier2_xbar_0_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(7) => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_0_to_m07_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_0_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_0_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_0_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_0_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_0_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_0_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_0_to_m00_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_0_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_0_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_0_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_0_to_m07_couplers_BVALID(0),
      m_axi_bvalid(6) => tier2_xbar_0_to_m06_couplers_BVALID(0),
      m_axi_bvalid(5) => tier2_xbar_0_to_m05_couplers_BVALID(0),
      m_axi_bvalid(4) => tier2_xbar_0_to_m04_couplers_BVALID(0),
      m_axi_bvalid(3) => tier2_xbar_0_to_m03_couplers_BVALID(0),
      m_axi_bvalid(2) => tier2_xbar_0_to_m02_couplers_BVALID(0),
      m_axi_bvalid(1) => tier2_xbar_0_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => tier2_xbar_0_to_m00_couplers_BVALID(0),
      m_axi_rdata(255 downto 224) => tier2_xbar_0_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_0_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_0_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_0_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_0_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_0_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_0_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_0_to_m07_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_0_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_0_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_0_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_0_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_0_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_0_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_0_to_m00_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_0_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_0_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_0_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_0_to_m07_couplers_RVALID(0),
      m_axi_rvalid(6) => tier2_xbar_0_to_m06_couplers_RVALID(0),
      m_axi_rvalid(5) => tier2_xbar_0_to_m05_couplers_RVALID(0),
      m_axi_rvalid(4) => tier2_xbar_0_to_m04_couplers_RVALID(0),
      m_axi_rvalid(3) => tier2_xbar_0_to_m03_couplers_RVALID(0),
      m_axi_rvalid(2) => tier2_xbar_0_to_m02_couplers_RVALID(0),
      m_axi_rvalid(1) => tier2_xbar_0_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => tier2_xbar_0_to_m00_couplers_RVALID(0),
      m_axi_wdata(255 downto 224) => tier2_xbar_0_to_m07_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_0_to_m06_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_0_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_0_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_0_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_0_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_0_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_0_to_m07_couplers_WREADY(0),
      m_axi_wready(6) => tier2_xbar_0_to_m06_couplers_WREADY(0),
      m_axi_wready(5) => tier2_xbar_0_to_m05_couplers_WREADY(0),
      m_axi_wready(4) => tier2_xbar_0_to_m04_couplers_WREADY(0),
      m_axi_wready(3) => tier2_xbar_0_to_m03_couplers_WREADY(0),
      m_axi_wready(2) => tier2_xbar_0_to_m02_couplers_WREADY(0),
      m_axi_wready(1) => tier2_xbar_0_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => tier2_xbar_0_to_m00_couplers_WREADY(0),
      m_axi_wstrb(31 downto 28) => tier2_xbar_0_to_m07_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_0_to_m06_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_0_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_0_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_0_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_0_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_0_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_0_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_0_to_m07_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_0_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_0_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_0_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_0_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_0_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_0_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_0_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      s_axi_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      s_axi_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      s_axi_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      s_axi_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID(0),
      s_axi_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY(0),
      s_axi_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      s_axi_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      s_axi_rdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(31 downto 0),
      s_axi_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY(0),
      s_axi_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      s_axi_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      s_axi_wdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(31 downto 0),
      s_axi_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      s_axi_wstrb(3 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID(0)
    );
tier2_xbar_1: component TimeCard_tier2_xbar_1_0
     port map (
      aclk => axi_interconnect_timecard_ACLK_net,
      aresetn => axi_interconnect_timecard_ARESETN_net,
      m_axi_araddr(255 downto 224) => tier2_xbar_1_to_m15_couplers_ARADDR(255 downto 224),
      m_axi_araddr(223 downto 192) => tier2_xbar_1_to_m14_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => tier2_xbar_1_to_m13_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => tier2_xbar_1_to_m12_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_1_to_m11_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_1_to_m10_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_1_to_m09_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(31 downto 0),
      m_axi_arprot(23 downto 21) => tier2_xbar_1_to_m15_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_1_to_m14_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_1_to_m13_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_1_to_m12_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_1_to_m11_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_1_to_m10_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_1_to_m09_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARPROT(2 downto 0),
      m_axi_arready(7) => tier2_xbar_1_to_m15_couplers_ARREADY(0),
      m_axi_arready(6) => tier2_xbar_1_to_m14_couplers_ARREADY(0),
      m_axi_arready(5) => tier2_xbar_1_to_m13_couplers_ARREADY(0),
      m_axi_arready(4) => tier2_xbar_1_to_m12_couplers_ARREADY(0),
      m_axi_arready(3) => tier2_xbar_1_to_m11_couplers_ARREADY(0),
      m_axi_arready(2) => tier2_xbar_1_to_m10_couplers_ARREADY(0),
      m_axi_arready(1) => tier2_xbar_1_to_m09_couplers_ARREADY(0),
      m_axi_arready(0) => tier2_xbar_1_to_m08_couplers_ARREADY(0),
      m_axi_arvalid(7) => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      m_axi_awaddr(255 downto 224) => tier2_xbar_1_to_m15_couplers_AWADDR(255 downto 224),
      m_axi_awaddr(223 downto 192) => tier2_xbar_1_to_m14_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => tier2_xbar_1_to_m13_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => tier2_xbar_1_to_m12_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_1_to_m11_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_1_to_m10_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_1_to_m09_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(31 downto 0),
      m_axi_awprot(23 downto 21) => tier2_xbar_1_to_m15_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_1_to_m14_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_1_to_m13_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_1_to_m12_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_1_to_m11_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_1_to_m10_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_1_to_m09_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWPROT(2 downto 0),
      m_axi_awready(7) => tier2_xbar_1_to_m15_couplers_AWREADY(0),
      m_axi_awready(6) => tier2_xbar_1_to_m14_couplers_AWREADY(0),
      m_axi_awready(5) => tier2_xbar_1_to_m13_couplers_AWREADY(0),
      m_axi_awready(4) => tier2_xbar_1_to_m12_couplers_AWREADY(0),
      m_axi_awready(3) => tier2_xbar_1_to_m11_couplers_AWREADY(0),
      m_axi_awready(2) => tier2_xbar_1_to_m10_couplers_AWREADY(0),
      m_axi_awready(1) => tier2_xbar_1_to_m09_couplers_AWREADY(0),
      m_axi_awready(0) => tier2_xbar_1_to_m08_couplers_AWREADY(0),
      m_axi_awvalid(7) => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_1_to_m15_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_1_to_m14_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_1_to_m13_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_1_to_m12_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_1_to_m11_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_1_to_m10_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_1_to_m09_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_1_to_m08_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_1_to_m15_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_1_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_1_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_1_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_1_to_m10_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_1_to_m15_couplers_BVALID(0),
      m_axi_bvalid(6) => tier2_xbar_1_to_m14_couplers_BVALID(0),
      m_axi_bvalid(5) => tier2_xbar_1_to_m13_couplers_BVALID(0),
      m_axi_bvalid(4) => tier2_xbar_1_to_m12_couplers_BVALID(0),
      m_axi_bvalid(3) => tier2_xbar_1_to_m11_couplers_BVALID(0),
      m_axi_bvalid(2) => tier2_xbar_1_to_m10_couplers_BVALID(0),
      m_axi_bvalid(1) => tier2_xbar_1_to_m09_couplers_BVALID(0),
      m_axi_bvalid(0) => tier2_xbar_1_to_m08_couplers_BVALID(0),
      m_axi_rdata(255 downto 224) => tier2_xbar_1_to_m15_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_1_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_1_to_m13_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_1_to_m12_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_1_to_m11_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_1_to_m10_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_1_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_1_to_m15_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_1_to_m14_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_1_to_m13_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_1_to_m12_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_1_to_m11_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_1_to_m10_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_1_to_m09_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_1_to_m08_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_1_to_m15_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_1_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_1_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_1_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_1_to_m10_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_1_to_m15_couplers_RVALID(0),
      m_axi_rvalid(6) => tier2_xbar_1_to_m14_couplers_RVALID(0),
      m_axi_rvalid(5) => tier2_xbar_1_to_m13_couplers_RVALID(0),
      m_axi_rvalid(4) => tier2_xbar_1_to_m12_couplers_RVALID(0),
      m_axi_rvalid(3) => tier2_xbar_1_to_m11_couplers_RVALID(0),
      m_axi_rvalid(2) => tier2_xbar_1_to_m10_couplers_RVALID(0),
      m_axi_rvalid(1) => tier2_xbar_1_to_m09_couplers_RVALID(0),
      m_axi_rvalid(0) => tier2_xbar_1_to_m08_couplers_RVALID(0),
      m_axi_wdata(255 downto 224) => tier2_xbar_1_to_m15_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_1_to_m14_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_1_to_m13_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_1_to_m12_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_1_to_m11_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_1_to_m10_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_1_to_m09_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_1_to_m15_couplers_WREADY(0),
      m_axi_wready(6) => tier2_xbar_1_to_m14_couplers_WREADY(0),
      m_axi_wready(5) => tier2_xbar_1_to_m13_couplers_WREADY(0),
      m_axi_wready(4) => tier2_xbar_1_to_m12_couplers_WREADY(0),
      m_axi_wready(3) => tier2_xbar_1_to_m11_couplers_WREADY(0),
      m_axi_wready(2) => tier2_xbar_1_to_m10_couplers_WREADY(0),
      m_axi_wready(1) => tier2_xbar_1_to_m09_couplers_WREADY(0),
      m_axi_wready(0) => tier2_xbar_1_to_m08_couplers_WREADY(0),
      m_axi_wstrb(31 downto 28) => tier2_xbar_1_to_m15_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_1_to_m14_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_1_to_m13_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_1_to_m12_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_1_to_m11_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_1_to_m10_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_1_to_m09_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_1_to_m15_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_1_to_m14_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_1_to_m13_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_1_to_m12_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_1_to_m11_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_1_to_m10_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_1_to_m09_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_1_to_m08_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      s_axi_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      s_axi_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      s_axi_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      s_axi_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      s_axi_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      s_axi_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      s_axi_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      s_axi_rdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(31 downto 0),
      s_axi_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      s_axi_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      s_axi_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      s_axi_wdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(31 downto 0),
      s_axi_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      s_axi_wstrb(3 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0)
    );
tier2_xbar_2: component TimeCard_tier2_xbar_2_0
     port map (
      aclk => axi_interconnect_timecard_ACLK_net,
      aresetn => axi_interconnect_timecard_ARESETN_net,
      m_axi_araddr(255 downto 224) => tier2_xbar_2_to_m23_couplers_ARADDR(255 downto 224),
      m_axi_araddr(223 downto 192) => tier2_xbar_2_to_m22_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => tier2_xbar_2_to_m21_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => tier2_xbar_2_to_m20_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_2_to_m19_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_2_to_m18_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_2_to_m17_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(31 downto 0),
      m_axi_arprot(23 downto 21) => tier2_xbar_2_to_m23_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_2_to_m22_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_2_to_m21_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_2_to_m20_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_2_to_m19_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_2_to_m17_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARPROT(2 downto 0),
      m_axi_arready(7) => tier2_xbar_2_to_m23_couplers_ARREADY(0),
      m_axi_arready(6) => tier2_xbar_2_to_m22_couplers_ARREADY(0),
      m_axi_arready(5) => tier2_xbar_2_to_m21_couplers_ARREADY(0),
      m_axi_arready(4) => tier2_xbar_2_to_m20_couplers_ARREADY(0),
      m_axi_arready(3) => tier2_xbar_2_to_m19_couplers_ARREADY(0),
      m_axi_arready(2) => tier2_xbar_2_to_m18_couplers_ARREADY(0),
      m_axi_arready(1) => tier2_xbar_2_to_m17_couplers_ARREADY(0),
      m_axi_arready(0) => tier2_xbar_2_to_m16_couplers_ARREADY(0),
      m_axi_arvalid(7) => tier2_xbar_2_to_m23_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_2_to_m22_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_2_to_m21_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      m_axi_awaddr(255 downto 224) => tier2_xbar_2_to_m23_couplers_AWADDR(255 downto 224),
      m_axi_awaddr(223 downto 192) => tier2_xbar_2_to_m22_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => tier2_xbar_2_to_m21_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => tier2_xbar_2_to_m20_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_2_to_m19_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_2_to_m18_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_2_to_m17_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(31 downto 0),
      m_axi_awprot(23 downto 21) => tier2_xbar_2_to_m23_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_2_to_m22_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_2_to_m21_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_2_to_m20_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_2_to_m19_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_2_to_m17_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWPROT(2 downto 0),
      m_axi_awready(7) => tier2_xbar_2_to_m23_couplers_AWREADY(0),
      m_axi_awready(6) => tier2_xbar_2_to_m22_couplers_AWREADY(0),
      m_axi_awready(5) => tier2_xbar_2_to_m21_couplers_AWREADY(0),
      m_axi_awready(4) => tier2_xbar_2_to_m20_couplers_AWREADY(0),
      m_axi_awready(3) => tier2_xbar_2_to_m19_couplers_AWREADY(0),
      m_axi_awready(2) => tier2_xbar_2_to_m18_couplers_AWREADY(0),
      m_axi_awready(1) => tier2_xbar_2_to_m17_couplers_AWREADY(0),
      m_axi_awready(0) => tier2_xbar_2_to_m16_couplers_AWREADY(0),
      m_axi_awvalid(7) => tier2_xbar_2_to_m23_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_2_to_m22_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_2_to_m21_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_2_to_m23_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_2_to_m22_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_2_to_m21_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_2_to_m20_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_2_to_m19_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_2_to_m18_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_2_to_m17_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_2_to_m16_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_2_to_m23_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_2_to_m22_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_2_to_m21_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_2_to_m23_couplers_BVALID(0),
      m_axi_bvalid(6) => tier2_xbar_2_to_m22_couplers_BVALID(0),
      m_axi_bvalid(5) => tier2_xbar_2_to_m21_couplers_BVALID(0),
      m_axi_bvalid(4) => tier2_xbar_2_to_m20_couplers_BVALID(0),
      m_axi_bvalid(3) => tier2_xbar_2_to_m19_couplers_BVALID(0),
      m_axi_bvalid(2) => tier2_xbar_2_to_m18_couplers_BVALID(0),
      m_axi_bvalid(1) => tier2_xbar_2_to_m17_couplers_BVALID(0),
      m_axi_bvalid(0) => tier2_xbar_2_to_m16_couplers_BVALID(0),
      m_axi_rdata(255 downto 224) => tier2_xbar_2_to_m23_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_2_to_m22_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_2_to_m21_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_2_to_m20_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_2_to_m19_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_2_to_m18_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_2_to_m17_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_2_to_m23_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_2_to_m22_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_2_to_m21_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_2_to_m20_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_2_to_m19_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_2_to_m18_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_2_to_m17_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_2_to_m16_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_2_to_m23_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_2_to_m22_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_2_to_m21_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_2_to_m23_couplers_RVALID(0),
      m_axi_rvalid(6) => tier2_xbar_2_to_m22_couplers_RVALID(0),
      m_axi_rvalid(5) => tier2_xbar_2_to_m21_couplers_RVALID(0),
      m_axi_rvalid(4) => tier2_xbar_2_to_m20_couplers_RVALID(0),
      m_axi_rvalid(3) => tier2_xbar_2_to_m19_couplers_RVALID(0),
      m_axi_rvalid(2) => tier2_xbar_2_to_m18_couplers_RVALID(0),
      m_axi_rvalid(1) => tier2_xbar_2_to_m17_couplers_RVALID(0),
      m_axi_rvalid(0) => tier2_xbar_2_to_m16_couplers_RVALID(0),
      m_axi_wdata(255 downto 224) => tier2_xbar_2_to_m23_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_2_to_m22_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_2_to_m21_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_2_to_m20_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_2_to_m19_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_2_to_m18_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_2_to_m17_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_2_to_m23_couplers_WREADY(0),
      m_axi_wready(6) => tier2_xbar_2_to_m22_couplers_WREADY(0),
      m_axi_wready(5) => tier2_xbar_2_to_m21_couplers_WREADY(0),
      m_axi_wready(4) => tier2_xbar_2_to_m20_couplers_WREADY(0),
      m_axi_wready(3) => tier2_xbar_2_to_m19_couplers_WREADY(0),
      m_axi_wready(2) => tier2_xbar_2_to_m18_couplers_WREADY(0),
      m_axi_wready(1) => tier2_xbar_2_to_m17_couplers_WREADY(0),
      m_axi_wready(0) => tier2_xbar_2_to_m16_couplers_WREADY(0),
      m_axi_wstrb(31 downto 28) => tier2_xbar_2_to_m23_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_2_to_m22_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_2_to_m21_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_2_to_m20_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_2_to_m19_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_2_to_m18_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_2_to_m17_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_2_to_m23_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_2_to_m22_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_2_to_m21_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_2_to_m20_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_2_to_m19_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_2_to_m18_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_2_to_m17_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_2_to_m16_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      s_axi_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      s_axi_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      s_axi_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      s_axi_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID(0),
      s_axi_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY(0),
      s_axi_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      s_axi_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      s_axi_rdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(31 downto 0),
      s_axi_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY(0),
      s_axi_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      s_axi_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      s_axi_wdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(31 downto 0),
      s_axi_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      s_axi_wstrb(3 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID(0)
    );
xbar: component TimeCard_xbar_3
     port map (
      aclk => axi_interconnect_timecard_ACLK_net,
      aresetn => axi_interconnect_timecard_ARESETN_net,
      m_axi_araddr(95 downto 64) => xbar_to_i02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_i01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_i00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(8 downto 6) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      m_axi_arready(2) => xbar_to_i02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_i01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_i00_couplers_ARREADY(0),
      m_axi_arvalid(2) => xbar_to_i02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_i01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      m_axi_awaddr(95 downto 64) => xbar_to_i02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_i01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_i00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(8 downto 6) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      m_axi_awready(2) => xbar_to_i02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_i01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_i00_couplers_AWREADY(0),
      m_axi_awvalid(2) => xbar_to_i02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_i01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      m_axi_bready(2) => xbar_to_i02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_i01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_i00_couplers_BREADY(0),
      m_axi_bresp(5 downto 4) => xbar_to_i02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_i01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(2) => xbar_to_i02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_i01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_i00_couplers_BVALID(0),
      m_axi_rdata(95 downto 64) => xbar_to_i02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_i01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_i00_couplers_RDATA(31 downto 0),
      m_axi_rready(2) => xbar_to_i02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_i01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_i00_couplers_RREADY(0),
      m_axi_rresp(5 downto 4) => xbar_to_i02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_i01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(2) => xbar_to_i02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_i01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_i00_couplers_RVALID(0),
      m_axi_wdata(95 downto 64) => xbar_to_i02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_i01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_i00_couplers_WDATA(31 downto 0),
      m_axi_wready(2) => xbar_to_i02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_i01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_i00_couplers_WREADY(0),
      m_axi_wstrb(11 downto 8) => xbar_to_i02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_i01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_i00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(2) => xbar_to_i02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_i01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_i00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TimeCard is
  port (
    Ext_DatIn_tri_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Ext_DatOut_tri_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GoldenImageN_EnaIn : in STD_LOGIC;
    GpioGnss_DatOut_tri_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GpioMac_DatIn_tri_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GpioRgb_DatOut_tri_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I2c_eeprom_scl_i : in STD_LOGIC;
    I2c_eeprom_scl_o : out STD_LOGIC;
    I2c_eeprom_scl_t : out STD_LOGIC;
    I2c_eeprom_sda_i : in STD_LOGIC;
    I2c_eeprom_sda_o : out STD_LOGIC;
    I2c_eeprom_sda_t : out STD_LOGIC;
    I2c_rgb_scl_i : in STD_LOGIC;
    I2c_rgb_scl_o : out STD_LOGIC;
    I2c_rgb_scl_t : out STD_LOGIC;
    I2c_rgb_sda_i : in STD_LOGIC;
    I2c_rgb_sda_o : out STD_LOGIC;
    I2c_rgb_sda_t : out STD_LOGIC;
    I2c_scl_i : in STD_LOGIC;
    I2c_scl_o : out STD_LOGIC;
    I2c_scl_t : out STD_LOGIC;
    I2c_sda_i : in STD_LOGIC;
    I2c_sda_o : out STD_LOGIC;
    I2c_sda_t : out STD_LOGIC;
    InHoldover_DatOut : out STD_LOGIC;
    InSync_DatOut : out STD_LOGIC;
    MacPps0_EvtOut : out STD_LOGIC;
    MacPps1_EvtOut : out STD_LOGIC;
    MacPps_EvtIn : in STD_LOGIC;
    Mhz10ClkDcxo1_ClkIn : in STD_LOGIC;
    Mhz10ClkDcxo2_ClkIn : in STD_LOGIC;
    Mhz10ClkMac_ClkIn : in STD_LOGIC;
    Mhz10ClkSma_ClkIn : in STD_LOGIC;
    Mhz200Clk_ClkIn_clk_n : in STD_LOGIC;
    Mhz200Clk_ClkIn_clk_p : in STD_LOGIC;
    Mhz50Clk_ClkOut : out STD_LOGIC;
    Mhz50Clk_ClkOut_0 : out STD_LOGIC;
    Mhz62_5Clk_ClkOut : out STD_LOGIC;
    PciePerstN_RstIn : in STD_LOGIC;
    PcieRefClockN : in STD_LOGIC_VECTOR ( 0 to 0 );
    PcieRefClockP : in STD_LOGIC_VECTOR ( 0 to 0 );
    PpsGnss1_EvtIn : in STD_LOGIC;
    PpsGnss2_EvtIn : in STD_LOGIC;
    Pps_EvtOut : out STD_LOGIC;
    Reset50MhzN_RstOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset50MhzN_RstOut_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Reset62_5MhzN_RstOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    ResetN_RstIn : in STD_LOGIC;
    SmaIn1_DatIn : in STD_LOGIC;
    SmaIn1_EnOut : out STD_LOGIC;
    SmaIn2_DatIn : in STD_LOGIC;
    SmaIn2_EnOut : out STD_LOGIC;
    SmaIn3_DatIn : in STD_LOGIC;
    SmaIn3_EnOut : out STD_LOGIC;
    SmaIn4_DatIn : in STD_LOGIC;
    SmaIn4_EnOut : out STD_LOGIC;
    SmaOut1_DatOut : out STD_LOGIC;
    SmaOut1_EnOut : out STD_LOGIC;
    SmaOut2_DatOut : out STD_LOGIC;
    SmaOut2_EnOut : out STD_LOGIC;
    SmaOut3_DatOut : out STD_LOGIC;
    SmaOut3_EnOut : out STD_LOGIC;
    SmaOut4_DatOut : out STD_LOGIC;
    SmaOut4_EnOut : out STD_LOGIC;
    SpiFlash_io0_i : in STD_LOGIC;
    SpiFlash_io0_o : out STD_LOGIC;
    SpiFlash_io0_t : out STD_LOGIC;
    SpiFlash_io1_i : in STD_LOGIC;
    SpiFlash_io1_o : out STD_LOGIC;
    SpiFlash_io1_t : out STD_LOGIC;
    SpiFlash_io2_i : in STD_LOGIC;
    SpiFlash_io2_o : out STD_LOGIC;
    SpiFlash_io2_t : out STD_LOGIC;
    SpiFlash_io3_i : in STD_LOGIC;
    SpiFlash_io3_o : out STD_LOGIC;
    SpiFlash_io3_t : out STD_LOGIC;
    SpiFlash_ss_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    SpiFlash_ss_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    SpiFlash_ss_t : out STD_LOGIC;
    StartUpIo_cfgclk : out STD_LOGIC;
    StartUpIo_cfgmclk : out STD_LOGIC;
    StartUpIo_preq : out STD_LOGIC;
    UartGnss1Rx_DatIn : in STD_LOGIC;
    UartGnss1Tx_DatOut : out STD_LOGIC;
    UartGnss2Rx_DatIn : in STD_LOGIC;
    UartGnss2Tx_DatOut : out STD_LOGIC;
    UartMacRx_DatIn : in STD_LOGIC;
    UartMacTx_DatOut : out STD_LOGIC;
    pcie_7x_mgt_0_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcie_7x_mgt_0_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcie_7x_mgt_0_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcie_7x_mgt_0_txp : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of TimeCard : entity is "TimeCard,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=TimeCard,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=144,numReposBlks=87,numNonXlnxBlks=31,numHierBlks=57,maxHierDepth=0,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=3,numPkgbdBlks=0,bdsource=USER,synth_mode=OOC_per_IP}";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of TimeCard : entity is "TimeCard.hwdef";
end TimeCard;

architecture STRUCTURE of TimeCard is
  component TimeCard_BufgMux_IPI_0_0 is
  port (
    ClkIn0_ClkIn : in STD_LOGIC;
    ClkIn1_ClkIn : in STD_LOGIC;
    SelecteClk1_EnIn : in STD_LOGIC;
    ClkOut_ClkOut : out STD_LOGIC
  );
  end component TimeCard_BufgMux_IPI_0_0;
  component TimeCard_BufgMux_IPI_1_0 is
  port (
    ClkIn0_ClkIn : in STD_LOGIC;
    ClkIn1_ClkIn : in STD_LOGIC;
    SelecteClk1_EnIn : in STD_LOGIC;
    ClkOut_ClkOut : out STD_LOGIC
  );
  end component TimeCard_BufgMux_IPI_1_0;
  component TimeCard_BufgMux_IPI_2_0 is
  port (
    ClkIn0_ClkIn : in STD_LOGIC;
    ClkIn1_ClkIn : in STD_LOGIC;
    SelecteClk1_EnIn : in STD_LOGIC;
    ClkOut_ClkOut : out STD_LOGIC
  );
  end component TimeCard_BufgMux_IPI_2_0;
  component TimeCard_TC_AdjustableClock_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    TimeAdjustmentIn1_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn1_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn1_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn1_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn1_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn1_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn1_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn1_ValIn : in STD_LOGIC;
    DriftAdjustmentIn1_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn1_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn1_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn1_ValIn : in STD_LOGIC;
    TimeAdjustmentIn2_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn2_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn2_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn2_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn2_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn2_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn2_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn2_ValIn : in STD_LOGIC;
    DriftAdjustmentIn2_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn2_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn2_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn2_ValIn : in STD_LOGIC;
    TimeAdjustmentIn3_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn3_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn3_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn3_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn3_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn3_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn3_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn3_ValIn : in STD_LOGIC;
    DriftAdjustmentIn3_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn3_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn3_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn3_ValIn : in STD_LOGIC;
    TimeAdjustmentIn4_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn4_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn4_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn4_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn4_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn4_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn4_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn4_ValIn : in STD_LOGIC;
    DriftAdjustmentIn4_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn4_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn4_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn4_ValIn : in STD_LOGIC;
    TimeAdjustmentIn5_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn5_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn5_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn5_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn5_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn5_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn5_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn5_ValIn : in STD_LOGIC;
    DriftAdjustmentIn5_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn5_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn5_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn5_ValIn : in STD_LOGIC;
    ClockTime_Second_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatOut : out STD_LOGIC;
    ClockTime_ValOut : out STD_LOGIC;
    InSync_DatOut : out STD_LOGIC;
    InHoldover_DatOut : out STD_LOGIC;
    ServoFactorsValid_ValOut : out STD_LOGIC;
    ServoOffsetFactorP_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoOffsetFactorI_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoDriftFactorP_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoDriftFactorI_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_AdjustableClock_0_0;
  component TimeCard_TC_ClockDetector_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    Mhz10ClkSma_ClkIn : in STD_LOGIC;
    Mhz10ClkMac_ClkIn : in STD_LOGIC;
    Mhz10ClkDcxo1_ClkIn : in STD_LOGIC;
    Mhz10ClkDcxo2_ClkIn : in STD_LOGIC;
    ClkMux1Select_EnOut : out STD_LOGIC;
    ClkMux2Select_EnOut : out STD_LOGIC;
    ClkMux3Select_EnOut : out STD_LOGIC;
    ClkWiz2Select_EnOut : out STD_LOGIC;
    ClockRstN_RstOut : out STD_LOGIC;
    PpsSourceSelect_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PpsSourceAvailable_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_ClockDetector_0_0;
  component TimeCard_TC_ConfMaster_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ConfigDone_ValOut : out STD_LOGIC;
    AxiWriteAddrValid_ValOut : out STD_LOGIC;
    AxiWriteAddrReady_RdyIn : in STD_LOGIC;
    AxiWriteAddrAddress_AdrOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteAddrProt_DatOut : out STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValOut : out STD_LOGIC;
    AxiWriteDataReady_RdyIn : in STD_LOGIC;
    AxiWriteDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatOut : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValIn : in STD_LOGIC;
    AxiWriteRespReady_RdyOut : out STD_LOGIC;
    AxiWriteRespResponse_DatIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValOut : out STD_LOGIC;
    AxiReadAddrReady_RdyIn : in STD_LOGIC;
    AxiReadAddrAddress_AdrOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiReadAddrProt_DatOut : out STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValIn : in STD_LOGIC;
    AxiReadDataReady_RdyOut : out STD_LOGIC;
    AxiReadDataResponse_DatIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_ConfMaster_0_0;
  component TimeCard_TC_CoreList_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    CoreListReadCompleted_DatOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_CoreList_0_0;
  component TimeCard_TC_DummyAxiSlave_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_DummyAxiSlave_0_0;
  component TimeCard_TC_DummyAxiSlave_1_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_DummyAxiSlave_1_0;
  component TimeCard_TC_DummyAxiSlave_2_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_DummyAxiSlave_2_0;
  component TimeCard_TC_DummyAxiSlave_3_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_DummyAxiSlave_3_0;
  component TimeCard_TC_DummyAxiSlave_4_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_DummyAxiSlave_4_0;
  component TimeCard_TC_FpgaVersion_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    GoldenImageN_EnaIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 11 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 11 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_FpgaVersion_0_0;
  component TimeCard_TC_FrequencyCounter_1_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    Frequency_EvtIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_FrequencyCounter_1_0;
  component TimeCard_TC_FrequencyCounter_2_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    Frequency_EvtIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_FrequencyCounter_2_0;
  component TimeCard_TC_FrequencyCounter_3_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    Frequency_EvtIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_FrequencyCounter_3_0;
  component TimeCard_TC_FrequencyCounter_4_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    Frequency_EvtIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_FrequencyCounter_4_0;
  component TimeCard_TC_MsiIrq_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    IrqIn0_DatIn : in STD_LOGIC;
    IrqIn1_DatIn : in STD_LOGIC;
    IrqIn2_DatIn : in STD_LOGIC;
    IrqIn3_DatIn : in STD_LOGIC;
    IrqIn4_DatIn : in STD_LOGIC;
    IrqIn5_DatIn : in STD_LOGIC;
    IrqIn6_DatIn : in STD_LOGIC;
    IrqIn7_DatIn : in STD_LOGIC;
    IrqIn8_DatIn : in STD_LOGIC;
    IrqIn9_DatIn : in STD_LOGIC;
    IrqIn10_DatIn : in STD_LOGIC;
    IrqIn11_DatIn : in STD_LOGIC;
    IrqIn12_DatIn : in STD_LOGIC;
    IrqIn13_DatIn : in STD_LOGIC;
    IrqIn14_DatIn : in STD_LOGIC;
    IrqIn15_DatIn : in STD_LOGIC;
    IrqIn16_DatIn : in STD_LOGIC;
    IrqIn17_DatIn : in STD_LOGIC;
    IrqIn18_DatIn : in STD_LOGIC;
    IrqIn19_DatIn : in STD_LOGIC;
    MsiIrqEnable_EnIn : in STD_LOGIC;
    MsiGrant_ValIn : in STD_LOGIC;
    MsiReq_ValOut : out STD_LOGIC;
    MsiVectorWidth_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MsiVectorNum_DatOut : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  end component TimeCard_TC_MsiIrq_0_0;
  component TimeCard_TC_PpsGenerator_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    Pps_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_PpsGenerator_0_0;
  component TimeCard_TC_PpsSlave_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    Pps_EvtIn : in STD_LOGIC;
    Servo_ValIn : in STD_LOGIC;
    ServoOffsetFactorP_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoOffsetFactorI_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoDriftFactorP_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoDriftFactorI_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustment_Second_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustment_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustment_Sign_DatOut : out STD_LOGIC;
    OffsetAdjustment_Interval_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustment_ValOut : out STD_LOGIC;
    DriftAdjustment_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustment_Sign_DatOut : out STD_LOGIC;
    DriftAdjustment_Interval_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustment_ValOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_PpsSlave_0_0;
  component TimeCard_TC_PpsSourceSelector_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    PpsSourceSelect_DatIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PpsSourceAvailable_DatOut : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SmaPps_EvtIn : in STD_LOGIC;
    MacPps_EvtIn : in STD_LOGIC;
    GnssPps_EvtIn : in STD_LOGIC;
    SlavePps_EvtOut : out STD_LOGIC;
    MacPps_EvtOut : out STD_LOGIC
  );
  end component TimeCard_TC_PpsSourceSelector_0_0;
  component TimeCard_TC_PpsSourceSelector_1_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    PpsSourceSelect_DatIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PpsSourceAvailable_DatOut : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SmaPps_EvtIn : in STD_LOGIC;
    MacPps_EvtIn : in STD_LOGIC;
    GnssPps_EvtIn : in STD_LOGIC;
    SlavePps_EvtOut : out STD_LOGIC;
    MacPps_EvtOut : out STD_LOGIC
  );
  end component TimeCard_TC_PpsSourceSelector_1_0;
  component TimeCard_TC_SignalGenerator_1_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalGenerator_EvtOut : out STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_SignalGenerator_1_0;
  component TimeCard_TC_SignalGenerator_2_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalGenerator_EvtOut : out STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_SignalGenerator_2_0;
  component TimeCard_TC_SignalGenerator_3_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalGenerator_EvtOut : out STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_SignalGenerator_3_0;
  component TimeCard_TC_SignalGenerator_4_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalGenerator_EvtOut : out STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_SignalGenerator_4_0;
  component TimeCard_TC_SmaSelector_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    Sma10MHzSourceEnable_EnOut : out STD_LOGIC;
    SmaExtPpsSource1_EvtOut : out STD_LOGIC;
    SmaExtPpsSource2_EvtOut : out STD_LOGIC;
    SmaTs1Source_EvtOut : out STD_LOGIC;
    SmaTs2Source_EvtOut : out STD_LOGIC;
    SmaTs3Source_EvtOut : out STD_LOGIC;
    SmaTs4Source_EvtOut : out STD_LOGIC;
    SmaFreqCnt1Source_EvtOut : out STD_LOGIC;
    SmaFreqCnt2Source_EvtOut : out STD_LOGIC;
    SmaFreqCnt3Source_EvtOut : out STD_LOGIC;
    SmaFreqCnt4Source_EvtOut : out STD_LOGIC;
    SmaIrigSlaveSource_DatOut : out STD_LOGIC;
    SmaDcfSlaveSource_DatOut : out STD_LOGIC;
    SmaUartExtSource_DatOut : out STD_LOGIC;
    Sma10MHzSource_ClkIn : in STD_LOGIC;
    SmaFpgaPpsSource_EvtIn : in STD_LOGIC;
    SmaMacPpsSource_EvtIn : in STD_LOGIC;
    SmaGnss1PpsSource_EvtIn : in STD_LOGIC;
    SmaGnss2PpsSource_EvtIn : in STD_LOGIC;
    SmaIrigMasterSource_DatIn : in STD_LOGIC;
    SmaDcfMasterSource_DatIn : in STD_LOGIC;
    SmaSignalGen1Source_DatIn : in STD_LOGIC;
    SmaSignalGen2Source_DatIn : in STD_LOGIC;
    SmaSignalGen3Source_DatIn : in STD_LOGIC;
    SmaSignalGen4Source_DatIn : in STD_LOGIC;
    SmaUartGnss1Source_DatIn : in STD_LOGIC;
    SmaUartGnss2Source_DatIn : in STD_LOGIC;
    SmaUartExtSource_DatIn : in STD_LOGIC;
    SmaIn1_DatIn : in STD_LOGIC;
    SmaIn2_DatIn : in STD_LOGIC;
    SmaIn3_DatIn : in STD_LOGIC;
    SmaIn4_DatIn : in STD_LOGIC;
    SmaOut1_DatOut : out STD_LOGIC;
    SmaOut2_DatOut : out STD_LOGIC;
    SmaOut3_DatOut : out STD_LOGIC;
    SmaOut4_DatOut : out STD_LOGIC;
    SmaIn1_EnOut : out STD_LOGIC;
    SmaIn2_EnOut : out STD_LOGIC;
    SmaIn3_EnOut : out STD_LOGIC;
    SmaIn4_EnOut : out STD_LOGIC;
    SmaOut1_EnOut : out STD_LOGIC;
    SmaOut2_EnOut : out STD_LOGIC;
    SmaOut3_EnOut : out STD_LOGIC;
    SmaOut4_EnOut : out STD_LOGIC;
    Axi1WriteAddrValid_ValIn : in STD_LOGIC;
    Axi1WriteAddrReady_RdyOut : out STD_LOGIC;
    Axi1WriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Axi1WriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Axi1WriteDataValid_ValIn : in STD_LOGIC;
    Axi1WriteDataReady_RdyOut : out STD_LOGIC;
    Axi1WriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Axi1WriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Axi1WriteRespValid_ValOut : out STD_LOGIC;
    Axi1WriteRespReady_RdyIn : in STD_LOGIC;
    Axi1WriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Axi1ReadAddrValid_ValIn : in STD_LOGIC;
    Axi1ReadAddrReady_RdyOut : out STD_LOGIC;
    Axi1ReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Axi1ReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Axi1ReadDataValid_ValOut : out STD_LOGIC;
    Axi1ReadDataReady_RdyIn : in STD_LOGIC;
    Axi1ReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Axi1ReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Axi2WriteAddrValid_ValIn : in STD_LOGIC;
    Axi2WriteAddrReady_RdyOut : out STD_LOGIC;
    Axi2WriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Axi2WriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Axi2WriteDataValid_ValIn : in STD_LOGIC;
    Axi2WriteDataReady_RdyOut : out STD_LOGIC;
    Axi2WriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Axi2WriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Axi2WriteRespValid_ValOut : out STD_LOGIC;
    Axi2WriteRespReady_RdyIn : in STD_LOGIC;
    Axi2WriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Axi2ReadAddrValid_ValIn : in STD_LOGIC;
    Axi2ReadAddrReady_RdyOut : out STD_LOGIC;
    Axi2ReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Axi2ReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Axi2ReadDataValid_ValOut : out STD_LOGIC;
    Axi2ReadDataReady_RdyIn : in STD_LOGIC;
    Axi2ReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Axi2ReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_SmaSelector_0_0;
  component TimeCard_TC_Timestamper_1_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalTimestamper_EvtIn : in STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_Timestamper_1_0;
  component TimeCard_TC_Timestamper_2_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalTimestamper_EvtIn : in STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_Timestamper_2_0;
  component TimeCard_TC_Timestamper_3_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalTimestamper_EvtIn : in STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_Timestamper_3_0;
  component TimeCard_TC_Timestamper_4_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalTimestamper_EvtIn : in STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_Timestamper_4_0;
  component TimeCard_TC_Timestamper_FpgaPps_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalTimestamper_EvtIn : in STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_Timestamper_FpgaPps_0;
  component TimeCard_TC_Timestamper_Gnss1Pps_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    SignalTimestamper_EvtIn : in STD_LOGIC;
    Irq_EvtOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_Timestamper_Gnss1Pps_0;
  component TimeCard_TC_TodSlave_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_ValIn : in STD_LOGIC;
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    RxUart_DatIn : in STD_LOGIC;
    TimeAdjustment_Second_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustment_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustment_ValOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_TC_TodSlave_0_0;
  component TimeCard_axi_gpio_ext_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_axi_gpio_ext_0;
  component TimeCard_axi_gpio_gnss_mac_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component TimeCard_axi_gpio_gnss_mac_0;
  component TimeCard_axi_gpio_rgb_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component TimeCard_axi_gpio_rgb_0;
  component TimeCard_axi_hwicap_0_0 is
  port (
    icap_clk : in STD_LOGIC;
    eos_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  end component TimeCard_axi_hwicap_0_0;
  component TimeCard_axi_iic_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_axi_iic_0;
  component TimeCard_axi_iic_eeprom_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_axi_iic_eeprom_0;
  component TimeCard_axi_iic_rgb_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_axi_iic_rgb_0;
  component TimeCard_axi_pcie_0_0 is
  port (
    axi_aresetn : in STD_LOGIC;
    user_link_up : out STD_LOGIC;
    axi_aclk_out : out STD_LOGIC;
    axi_ctl_aclk_out : out STD_LOGIC;
    mmcm_lock : out STD_LOGIC;
    interrupt_out : out STD_LOGIC;
    INTX_MSI_Request : in STD_LOGIC;
    INTX_MSI_Grant : out STD_LOGIC;
    MSI_enable : out STD_LOGIC;
    MSI_Vector_Num : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MSI_Vector_Width : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awlock : out STD_LOGIC;
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arlock : out STD_LOGIC;
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    REFCLK : in STD_LOGIC;
    s_axi_ctl_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_awvalid : in STD_LOGIC;
    s_axi_ctl_awready : out STD_LOGIC;
    s_axi_ctl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wvalid : in STD_LOGIC;
    s_axi_ctl_wready : out STD_LOGIC;
    s_axi_ctl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_bvalid : out STD_LOGIC;
    s_axi_ctl_bready : in STD_LOGIC;
    s_axi_ctl_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_arvalid : in STD_LOGIC;
    s_axi_ctl_arready : out STD_LOGIC;
    s_axi_ctl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_rvalid : out STD_LOGIC;
    s_axi_ctl_rready : in STD_LOGIC;
    int_pclk_out_slave : out STD_LOGIC;
    int_rxusrclk_out : out STD_LOGIC;
    int_dclk_out : out STD_LOGIC;
    int_userclk1_out : out STD_LOGIC;
    int_userclk2_out : out STD_LOGIC;
    int_oobclk_out : out STD_LOGIC;
    int_mmcm_lock_out : out STD_LOGIC;
    int_qplllock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qplloutclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qplloutrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_axi_pcie_0_0;
  component TimeCard_axi_quad_spi_flash_0 is
  port (
    ext_spi_clk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    io0_i : in STD_LOGIC;
    io0_o : out STD_LOGIC;
    io0_t : out STD_LOGIC;
    io1_i : in STD_LOGIC;
    io1_o : out STD_LOGIC;
    io1_t : out STD_LOGIC;
    io2_i : in STD_LOGIC;
    io2_o : out STD_LOGIC;
    io2_t : out STD_LOGIC;
    io3_i : in STD_LOGIC;
    io3_o : out STD_LOGIC;
    io3_t : out STD_LOGIC;
    ss_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    ss_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    ss_t : out STD_LOGIC;
    cfgclk : out STD_LOGIC;
    cfgmclk : out STD_LOGIC;
    eos : out STD_LOGIC;
    preq : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  end component TimeCard_axi_quad_spi_flash_0;
  component TimeCard_axi_uart16550_ext_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    freeze : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    baudoutn : out STD_LOGIC;
    ctsn : in STD_LOGIC;
    dcdn : in STD_LOGIC;
    ddis : out STD_LOGIC;
    dsrn : in STD_LOGIC;
    dtrn : out STD_LOGIC;
    out1n : out STD_LOGIC;
    out2n : out STD_LOGIC;
    rin : in STD_LOGIC;
    rtsn : out STD_LOGIC;
    rxrdyn : out STD_LOGIC;
    sin : in STD_LOGIC;
    sout : out STD_LOGIC;
    txrdyn : out STD_LOGIC
  );
  end component TimeCard_axi_uart16550_ext_0;
  component TimeCard_axi_uart16550_gnss1_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    freeze : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    baudoutn : out STD_LOGIC;
    ctsn : in STD_LOGIC;
    dcdn : in STD_LOGIC;
    ddis : out STD_LOGIC;
    dsrn : in STD_LOGIC;
    dtrn : out STD_LOGIC;
    out1n : out STD_LOGIC;
    out2n : out STD_LOGIC;
    rin : in STD_LOGIC;
    rtsn : out STD_LOGIC;
    rxrdyn : out STD_LOGIC;
    sin : in STD_LOGIC;
    sout : out STD_LOGIC;
    txrdyn : out STD_LOGIC
  );
  end component TimeCard_axi_uart16550_gnss1_0;
  component TimeCard_axi_uart16550_gnss2_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    freeze : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    baudoutn : out STD_LOGIC;
    ctsn : in STD_LOGIC;
    dcdn : in STD_LOGIC;
    ddis : out STD_LOGIC;
    dsrn : in STD_LOGIC;
    dtrn : out STD_LOGIC;
    out1n : out STD_LOGIC;
    out2n : out STD_LOGIC;
    rin : in STD_LOGIC;
    rtsn : out STD_LOGIC;
    rxrdyn : out STD_LOGIC;
    sin : in STD_LOGIC;
    sout : out STD_LOGIC;
    txrdyn : out STD_LOGIC
  );
  end component TimeCard_axi_uart16550_gnss2_0;
  component TimeCard_axi_uart16550_mac_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    freeze : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    baudoutn : out STD_LOGIC;
    ctsn : in STD_LOGIC;
    dcdn : in STD_LOGIC;
    ddis : out STD_LOGIC;
    dsrn : in STD_LOGIC;
    dtrn : out STD_LOGIC;
    out1n : out STD_LOGIC;
    out2n : out STD_LOGIC;
    rin : in STD_LOGIC;
    rtsn : out STD_LOGIC;
    rxrdyn : out STD_LOGIC;
    sin : in STD_LOGIC;
    sout : out STD_LOGIC;
    txrdyn : out STD_LOGIC
  );
  end component TimeCard_axi_uart16550_mac_0;
  component TimeCard_axi_uart16550_reserved_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    freeze : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    baudoutn : out STD_LOGIC;
    ctsn : in STD_LOGIC;
    dcdn : in STD_LOGIC;
    ddis : out STD_LOGIC;
    dsrn : in STD_LOGIC;
    dtrn : out STD_LOGIC;
    out1n : out STD_LOGIC;
    out2n : out STD_LOGIC;
    rin : in STD_LOGIC;
    rtsn : out STD_LOGIC;
    rxrdyn : out STD_LOGIC;
    sin : in STD_LOGIC;
    sout : out STD_LOGIC;
    txrdyn : out STD_LOGIC
  );
  end component TimeCard_axi_uart16550_reserved_0;
  component TimeCard_clk_wiz_0_0 is
  port (
    clk_in1_p : in STD_LOGIC;
    clk_in1_n : in STD_LOGIC;
    resetn : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    locked : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    clk_out3 : out STD_LOGIC;
    clk_out4 : out STD_LOGIC
  );
  end component TimeCard_clk_wiz_0_0;
  component TimeCard_clk_wiz_1_0 is
  port (
    resetn : in STD_LOGIC;
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC
  );
  end component TimeCard_clk_wiz_1_0;
  component TimeCard_clk_wiz_2_0 is
  port (
    resetn : in STD_LOGIC;
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in2 : in STD_LOGIC;
    clk_in_sel : in STD_LOGIC;
    clk_out2 : out STD_LOGIC
  );
  end component TimeCard_clk_wiz_2_0;
  component TimeCard_proc_sys_reset_0_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_proc_sys_reset_0_0;
  component TimeCard_proc_sys_reset_1_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_proc_sys_reset_1_0;
  component TimeCard_proc_sys_reset_2_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_proc_sys_reset_2_0;
  component TimeCard_util_ds_buf_0_0 is
  port (
    BUFGCE_I : in STD_LOGIC_VECTOR ( 0 to 0 );
    BUFGCE_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    BUFGCE_O : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_util_ds_buf_0_0;
  component TimeCard_util_ds_buf_1_0 is
  port (
    IBUF_DS_P : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_N : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_OUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_ODIV2 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_util_ds_buf_1_0;
  component TimeCard_xlconstant_0_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component TimeCard_xlconstant_0_0;
  component TimeCard_xlconstant_1_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_xlconstant_1_0;
  component TimeCard_xlconstant_2_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_xlconstant_2_0;
  component TimeCard_xlconstant_4_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_xlconstant_4_0;
  component TimeCard_xlconstant_6_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component TimeCard_xlconstant_6_0;
  signal ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BufgMux_IPI_0_ClkOut_ClkOut : STD_LOGIC;
  signal BufgMux_IPI_1_ClkOut_ClkOut : STD_LOGIC;
  signal BufgMux_IPI_2_ClkOut_ClkOut : STD_LOGIC;
  signal GoldenImageN_EnaIn_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M02_ACLK_1 : STD_LOGIC;
  signal M10_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MacPps_EvtIn_1 : STD_LOGIC;
  signal Mhz10ClkDcxo1_ClkIn_1 : STD_LOGIC;
  signal Mhz10ClkDcxo2_ClkIn_1 : STD_LOGIC;
  signal Mhz10ClkMac_ClkIn_1 : STD_LOGIC;
  signal Mhz10ClkSma_ClkIn_1 : STD_LOGIC;
  signal Mhz200Clk_ClkIn_1_CLK_N : STD_LOGIC;
  signal Mhz200Clk_ClkIn_1_CLK_P : STD_LOGIC;
  signal PciePerstN_RstIn_1 : STD_LOGIC;
  signal PcieRefClockN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PcieRefClockP_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PpsGnss1_EvtIn_1 : STD_LOGIC;
  signal PpsGnss2_EvtIn_1 : STD_LOGIC;
  signal ResetN_RstIn_1 : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SmaIn1_DatIn_1 : STD_LOGIC;
  signal SmaIn2_DatIn_1 : STD_LOGIC;
  signal SmaIn3_DatIn_1 : STD_LOGIC;
  signal SmaIn4_DatIn_1 : STD_LOGIC;
  signal TC_AdjustableClock_0_InHoldover_DatOut : STD_LOGIC;
  signal TC_AdjustableClock_0_InSync_DatOut : STD_LOGIC;
  signal TC_AdjustableClock_0_ServoFactorsValid_ValOut : STD_LOGIC;
  signal TC_AdjustableClock_0_servo_drift_FactorI : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_AdjustableClock_0_servo_drift_FactorP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_AdjustableClock_0_servo_offset_FactorI : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_AdjustableClock_0_servo_offset_FactorP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_AdjustableClock_0_time_out_Nanosecond : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_AdjustableClock_0_time_out_Second : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_AdjustableClock_0_time_out_TimeJump : STD_LOGIC;
  signal TC_AdjustableClock_0_time_out_Valid : STD_LOGIC;
  signal TC_ClockDetector_0_ClkMux1Select_EnOut : STD_LOGIC;
  signal TC_ClockDetector_0_ClkMux2Select_EnOut : STD_LOGIC;
  signal TC_ClockDetector_0_ClkMux3Select_EnOut : STD_LOGIC;
  signal TC_ClockDetector_0_ClkWiz2Select_EnOut : STD_LOGIC;
  signal TC_ClockDetector_0_ClockRstN_RstOut : STD_LOGIC;
  signal TC_ClockDetector_0_PpsSourceSelect_DatOut : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TC_ConfMaster_0_axi4l_master_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_ConfMaster_0_axi4l_master_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal TC_ConfMaster_0_axi4l_master_ARREADY : STD_LOGIC;
  signal TC_ConfMaster_0_axi4l_master_ARVALID : STD_LOGIC;
  signal TC_ConfMaster_0_axi4l_master_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_ConfMaster_0_axi4l_master_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal TC_ConfMaster_0_axi4l_master_AWREADY : STD_LOGIC;
  signal TC_ConfMaster_0_axi4l_master_AWVALID : STD_LOGIC;
  signal TC_ConfMaster_0_axi4l_master_BREADY : STD_LOGIC;
  signal TC_ConfMaster_0_axi4l_master_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TC_ConfMaster_0_axi4l_master_BVALID : STD_LOGIC;
  signal TC_ConfMaster_0_axi4l_master_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_ConfMaster_0_axi4l_master_RREADY : STD_LOGIC;
  signal TC_ConfMaster_0_axi4l_master_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TC_ConfMaster_0_axi4l_master_RVALID : STD_LOGIC;
  signal TC_ConfMaster_0_axi4l_master_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_ConfMaster_0_axi4l_master_WREADY : STD_LOGIC;
  signal TC_ConfMaster_0_axi4l_master_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TC_ConfMaster_0_axi4l_master_WVALID : STD_LOGIC;
  signal TC_MsiIrq_0_MsiReq_ValOut : STD_LOGIC;
  signal TC_MsiIrq_0_MsiVectorNum_DatOut : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal TC_PpsGenerator_0_Pps_EvtOut : STD_LOGIC;
  signal TC_PpsSlave_0_drift_adjustment_out_Interval : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_PpsSlave_0_drift_adjustment_out_Nanosecond : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_PpsSlave_0_drift_adjustment_out_Sign : STD_LOGIC;
  signal TC_PpsSlave_0_drift_adjustment_out_Valid : STD_LOGIC;
  signal TC_PpsSlave_0_offset_adjustment_out_Interval : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_PpsSlave_0_offset_adjustment_out_Nanosecond : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_PpsSlave_0_offset_adjustment_out_Second : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_PpsSlave_0_offset_adjustment_out_Sign : STD_LOGIC;
  signal TC_PpsSlave_0_offset_adjustment_out_Valid : STD_LOGIC;
  signal TC_PpsSourceSelector_0_MacPps_EvtOut : STD_LOGIC;
  signal TC_PpsSourceSelector_0_PpsSourceAvailable_DatOut : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TC_PpsSourceSelector_0_SlavePps_EvtOut : STD_LOGIC;
  signal TC_PpsSourceSelector_1_MacPps_EvtOut : STD_LOGIC;
  signal TC_SignalGenerator_0_SignalGenerator_EvtOut : STD_LOGIC;
  signal TC_SignalGenerator_Sma1_Irq_EvtOut : STD_LOGIC;
  signal TC_SignalGenerator_Sma2_Irq_EvtOut : STD_LOGIC;
  signal TC_SignalGenerator_Sma2_SignalGenerator_EvtOut : STD_LOGIC;
  signal TC_SignalGenerator_Sma3_Irq_EvtOut : STD_LOGIC;
  signal TC_SignalGenerator_Sma3_SignalGenerator_EvtOut : STD_LOGIC;
  signal TC_SignalGenerator_Sma4_Irq_EvtOut : STD_LOGIC;
  signal TC_SignalGenerator_Sma4_SignalGenerator_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_Sma10MHzSourceEnable_EnOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaExtPpsSource1_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaExtPpsSource2_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaFreqCnt1Source_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaFreqCnt2Source_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaFreqCnt3Source_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaFreqCnt4Source_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaIn1_EnOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaIn2_EnOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaIn3_EnOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaIn4_EnOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaOut1_DatOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaOut1_EnOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaOut2_DatOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaOut2_EnOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaOut3_DatOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaOut3_EnOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaOut4_DatOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaOut4_EnOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaTs1Source_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaTs2Source_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaTs3Source_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaTs4Source_EvtOut : STD_LOGIC;
  signal TC_SmaSelector_0_SmaUartExtSource_DatOut : STD_LOGIC;
  signal TC_Timestamper_GnssPps_Irq_EvtOut : STD_LOGIC;
  signal TC_Timestamper_PPS_Irq_EvtOut : STD_LOGIC;
  signal TC_Timestamper_Sma1_Irq_EvtOut : STD_LOGIC;
  signal TC_Timestamper_Sma2_Irq_EvtOut : STD_LOGIC;
  signal TC_Timestamper_Sma3_Irq_EvtOut : STD_LOGIC;
  signal TC_Timestamper_Sma4_Irq_EvtOut : STD_LOGIC;
  signal TC_TodSlave_0_time_adjustment_Nanosecond : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_TodSlave_0_time_adjustment_Second : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TC_TodSlave_0_time_adjustment_Valid : STD_LOGIC;
  signal UartGnss1Rx_DatIn_1 : STD_LOGIC;
  signal UartGnss2Rx_DatIn_1 : STD_LOGIC;
  signal UartMacRx_DatIn_1 : STD_LOGIC;
  signal axi_gpio_ext_GPIO2_TRI_O : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_gpio_ext_GPIO_TRI_I : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_gpio_gnss_mac_GPIO2_TRI_O : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_gpio_gnss_mac_GPIO_TRI_I : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_gpio_rgb_GPIO_TRI_O : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_hwicap_0_ip2intc_irpt : STD_LOGIC;
  signal axi_iic_IIC_SCL_I : STD_LOGIC;
  signal axi_iic_IIC_SCL_O : STD_LOGIC;
  signal axi_iic_IIC_SCL_T : STD_LOGIC;
  signal axi_iic_IIC_SDA_I : STD_LOGIC;
  signal axi_iic_IIC_SDA_O : STD_LOGIC;
  signal axi_iic_IIC_SDA_T : STD_LOGIC;
  signal axi_iic_eeprom_IIC_SCL_I : STD_LOGIC;
  signal axi_iic_eeprom_IIC_SCL_O : STD_LOGIC;
  signal axi_iic_eeprom_IIC_SCL_T : STD_LOGIC;
  signal axi_iic_eeprom_IIC_SDA_I : STD_LOGIC;
  signal axi_iic_eeprom_IIC_SDA_O : STD_LOGIC;
  signal axi_iic_eeprom_IIC_SDA_T : STD_LOGIC;
  signal axi_iic_eeprom_iic2intc_irpt : STD_LOGIC;
  signal axi_iic_iic2intc_irpt : STD_LOGIC;
  signal axi_iic_rgb_IIC_SCL_I : STD_LOGIC;
  signal axi_iic_rgb_IIC_SCL_O : STD_LOGIC;
  signal axi_iic_rgb_IIC_SCL_T : STD_LOGIC;
  signal axi_iic_rgb_IIC_SDA_I : STD_LOGIC;
  signal axi_iic_rgb_IIC_SDA_O : STD_LOGIC;
  signal axi_iic_rgb_IIC_SDA_T : STD_LOGIC;
  signal axi_iic_rgb_iic2intc_irpt : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M01_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M01_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M01_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M01_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M01_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M01_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M01_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M01_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axi_interconnect_0_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M03_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axi_interconnect_0_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M03_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M03_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M03_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M03_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M03_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M03_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_interconnect_0_M04_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_interconnect_0_M04_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M04_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M04_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M04_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M04_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M04_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_interconnect_0_M05_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_interconnect_0_M05_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M05_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M05_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M05_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_interconnect_0_M06_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_interconnect_0_M06_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M06_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M06_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M06_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M06_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M06_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_interconnect_0_M07_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_interconnect_0_M07_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M07_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M07_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M07_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M07_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M07_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M08_AXI_ARADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal axi_interconnect_0_M08_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M08_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M08_AXI_AWADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal axi_interconnect_0_M08_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M08_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M08_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M08_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M08_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M08_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M08_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M08_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M08_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M08_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M08_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M08_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M08_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal axi_interconnect_0_M09_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal axi_interconnect_0_M09_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M09_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M09_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M09_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M10_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M10_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M10_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M10_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M10_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M10_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M10_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_interconnect_0_M11_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_interconnect_0_M11_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M11_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M11_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M11_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M11_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M11_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_0_M12_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M12_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_0_M12_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M12_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M12_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M12_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M12_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M12_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M12_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_0_M13_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M13_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_0_M13_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M13_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M13_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M13_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M13_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_0_M14_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M14_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_0_M14_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M14_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M14_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M14_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M14_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_GPIO_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M00_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_GPIO_M00_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M00_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_GPIO_M00_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M00_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_GPIO_M00_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_GPIO_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M00_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_GPIO_M00_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_GPIO_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M00_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_GPIO_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_GPIO_M00_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M01_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_GPIO_M01_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M01_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_GPIO_M01_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M01_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_GPIO_M01_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_GPIO_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M01_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_GPIO_M01_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_GPIO_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M01_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_GPIO_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_GPIO_M01_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M02_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_GPIO_M02_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M02_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_GPIO_M02_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M02_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_GPIO_M02_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_GPIO_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M02_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_GPIO_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_GPIO_M02_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_GPIO_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_GPIO_M02_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_GPIO_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_GPIO_M02_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M00_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_IIC_M00_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M00_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_IIC_M00_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M00_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_IIC_M00_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_IIC_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M00_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_IIC_M00_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_IIC_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M00_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_IIC_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_IIC_M00_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M01_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_IIC_M01_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M01_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_IIC_M01_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M01_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_IIC_M01_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_IIC_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M01_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_IIC_M01_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_IIC_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M01_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_IIC_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_IIC_M01_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M02_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_IIC_M02_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M02_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_IIC_M02_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M02_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_IIC_M02_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_IIC_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M02_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_IIC_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_IIC_M02_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_IIC_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_IIC_M02_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_IIC_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_IIC_M02_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M00_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M00_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M00_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M00_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M00_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M00_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M00_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M00_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M00_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M00_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M01_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M01_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M01_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M01_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M01_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M01_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M01_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M01_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M01_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M01_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M01_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M01_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M02_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M02_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M02_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M02_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M02_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M02_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M02_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M02_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M02_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M02_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M02_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M02_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M03_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M03_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M03_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M03_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M03_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M03_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M03_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M03_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M03_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M03_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M04_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M04_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M04_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M04_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M04_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M04_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M04_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M04_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M04_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M04_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M04_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M04_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M05_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M05_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M05_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M05_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M05_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M05_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M05_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M05_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M05_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M05_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M05_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M05_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M06_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M06_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M06_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M06_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M06_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M06_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M06_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M06_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M06_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M06_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M06_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M06_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M06_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M06_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M06_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M06_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M06_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M06_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M06_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M07_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M07_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M07_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M07_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M07_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M07_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M07_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M07_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M07_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M07_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M07_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M07_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M07_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M07_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M07_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M07_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M07_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M07_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M07_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M08_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M08_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M08_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M08_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M08_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M08_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M08_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M08_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M08_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M08_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M08_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M08_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M08_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M08_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M08_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M08_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M08_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M08_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M08_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M09_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M09_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M09_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M09_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M09_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M09_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M09_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M09_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M09_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M09_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M10_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M10_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M10_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M10_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M10_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M10_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M10_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M10_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M10_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M10_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M10_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M10_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M11_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M11_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M11_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M11_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M11_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M11_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M11_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M11_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M11_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M11_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M11_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M11_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M11_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M11_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M11_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M11_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M11_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M11_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M11_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M12_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M12_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M12_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M12_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M12_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M12_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M12_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M12_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M12_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M12_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M12_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M12_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M12_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M12_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M12_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M12_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M12_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M12_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M12_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M13_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M13_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M13_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M13_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M13_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M13_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M13_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M13_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M13_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M13_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M13_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M13_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M13_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M13_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M13_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M13_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M13_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M13_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M13_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M14_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M14_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M14_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M14_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M14_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M14_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M14_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M14_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M14_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M14_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M14_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M14_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M15_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M15_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M15_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M15_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M15_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M15_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M15_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M15_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M15_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M15_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M15_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M15_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M15_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M15_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M15_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M15_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M15_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M15_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M15_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M16_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M16_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M16_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M16_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M16_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M16_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M16_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M16_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M16_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M16_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M16_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M16_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M16_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M16_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M16_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M16_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M16_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M16_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M16_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M17_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M17_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M17_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M17_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M17_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M17_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M17_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M17_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M17_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M17_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M17_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M17_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M17_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M17_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M17_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M17_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M17_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M17_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M17_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M18_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M18_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M18_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M18_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M18_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M18_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M18_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M18_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M18_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M18_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M18_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M18_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M18_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M18_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M18_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M18_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M18_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M18_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M18_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M19_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M19_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M19_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M19_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M19_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M19_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M19_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M19_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M19_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M19_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M19_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M19_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M19_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M19_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M19_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M19_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M19_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M19_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M19_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M20_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M20_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M20_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M20_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M20_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M20_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M20_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M20_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M20_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M20_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M20_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M20_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M20_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M20_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M20_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M20_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M20_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M20_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M20_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M21_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M21_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M21_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M21_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M21_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M21_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M21_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M21_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M21_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M21_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M21_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M21_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M21_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M21_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M21_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M21_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M21_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M21_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M21_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M22_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M22_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M22_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M22_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M22_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M22_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M22_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M22_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M22_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M22_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M22_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M22_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M22_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M22_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M22_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M22_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M22_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M22_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M22_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M23_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M23_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M23_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M23_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M23_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M23_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_timecard_M23_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M23_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M23_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M23_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M23_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M23_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M23_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_timecard_M23_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_timecard_M23_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_timecard_M23_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_timecard_M23_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_timecard_M23_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_timecard_M23_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_pcie_0_INTX_MSI_Grant : STD_LOGIC;
  signal axi_pcie_0_MSI_Vector_Width : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_pcie_0_MSI_enable : STD_LOGIC;
  signal axi_pcie_0_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_pcie_0_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pcie_0_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_pcie_0_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_pcie_0_M_AXI_ARLOCK : STD_LOGIC;
  signal axi_pcie_0_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_pcie_0_M_AXI_ARREADY : STD_LOGIC;
  signal axi_pcie_0_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_pcie_0_M_AXI_ARVALID : STD_LOGIC;
  signal axi_pcie_0_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_pcie_0_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pcie_0_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_pcie_0_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_pcie_0_M_AXI_AWLOCK : STD_LOGIC;
  signal axi_pcie_0_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_pcie_0_M_AXI_AWREADY : STD_LOGIC;
  signal axi_pcie_0_M_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_pcie_0_M_AXI_AWVALID : STD_LOGIC;
  signal axi_pcie_0_M_AXI_BREADY : STD_LOGIC;
  signal axi_pcie_0_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pcie_0_M_AXI_BVALID : STD_LOGIC;
  signal axi_pcie_0_M_AXI_RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_pcie_0_M_AXI_RLAST : STD_LOGIC;
  signal axi_pcie_0_M_AXI_RREADY : STD_LOGIC;
  signal axi_pcie_0_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pcie_0_M_AXI_RVALID : STD_LOGIC;
  signal axi_pcie_0_M_AXI_WDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_pcie_0_M_AXI_WLAST : STD_LOGIC;
  signal axi_pcie_0_M_AXI_WREADY : STD_LOGIC;
  signal axi_pcie_0_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_pcie_0_M_AXI_WVALID : STD_LOGIC;
  signal axi_pcie_0_axi_aclk_out : STD_LOGIC;
  signal axi_pcie_0_axi_ctl_aclk_out : STD_LOGIC;
  signal axi_pcie_0_mmcm_lock : STD_LOGIC;
  signal axi_pcie_0_pcie_7x_mgt_rxn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_pcie_0_pcie_7x_mgt_rxp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_pcie_0_pcie_7x_mgt_txn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_pcie_0_pcie_7x_mgt_txp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_quad_spi_flash_SPI_0_IO0_I : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO0_O : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO0_T : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO1_I : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO1_O : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO1_T : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO2_I : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO2_O : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO2_T : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO3_I : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO3_O : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_IO3_T : STD_LOGIC;
  signal axi_quad_spi_flash_SPI_0_SS_I : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_quad_spi_flash_SPI_0_SS_O : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_quad_spi_flash_SPI_0_SS_T : STD_LOGIC;
  signal axi_quad_spi_flash_cfgclk : STD_LOGIC;
  signal axi_quad_spi_flash_cfgmclk : STD_LOGIC;
  signal axi_quad_spi_flash_eos : STD_LOGIC;
  signal axi_quad_spi_flash_ip2intc_irpt : STD_LOGIC;
  signal axi_quad_spi_flash_preq : STD_LOGIC;
  signal axi_uart16550_ext_ip2intc_irpt : STD_LOGIC;
  signal axi_uart16550_ext_sout : STD_LOGIC;
  signal axi_uart16550_gnss1_ip2intc_irpt : STD_LOGIC;
  signal axi_uart16550_gnss1_sout : STD_LOGIC;
  signal axi_uart16550_gnss2_ip2intc_irpt : STD_LOGIC;
  signal axi_uart16550_gnss2_sout : STD_LOGIC;
  signal axi_uart16550_mac_ip2intc_irpt : STD_LOGIC;
  signal axi_uart16550_mac_sout : STD_LOGIC;
  signal axi_uart16550_nmea_ip2intc_irpt : STD_LOGIC;
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal clk_wiz_0_clk_out4 : STD_LOGIC;
  signal clk_wiz_0_locked : STD_LOGIC;
  signal clk_wiz_1_clk_out1 : STD_LOGIC;
  signal clk_wiz_2_clk_out2 : STD_LOGIC;
  signal clk_wiz_2_clk_out3 : STD_LOGIC;
  signal clk_wiz_2_locked : STD_LOGIC;
  signal proc_sys_reset_0_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal proc_sys_reset_2_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_ds_buf_0_BUFGCE_O : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_ds_buf_1_IBUF_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlconstant_1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_2_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_4_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_6_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_TC_ConfMaster_0_ConfigDone_ValOut_UNCONNECTED : STD_LOGIC;
  signal NLW_TC_CoreList_0_CoreListReadCompleted_DatOut_UNCONNECTED : STD_LOGIC;
  signal NLW_TC_PpsSourceSelector_1_SlavePps_EvtOut_UNCONNECTED : STD_LOGIC;
  signal NLW_TC_PpsSourceSelector_1_PpsSourceAvailable_DatOut_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_TC_SmaSelector_0_SmaDcfSlaveSource_DatOut_UNCONNECTED : STD_LOGIC;
  signal NLW_TC_SmaSelector_0_SmaIrigSlaveSource_DatOut_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_eeprom_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_rgb_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_pcie_0_int_dclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_int_mmcm_lock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_int_oobclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_int_pclk_out_slave_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_int_rxusrclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_int_userclk1_out_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_int_userclk2_out_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_interrupt_out_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_user_link_up_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_pcie_0_int_qplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_pcie_0_int_qplloutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_pcie_0_int_qplloutrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_pcie_0_int_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_pcie_0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_pcie_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_pcie_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_axi_pcie_0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_pcie_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_uart16550_ext_baudoutn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_ext_ddis_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_ext_dtrn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_ext_out1n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_ext_out2n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_ext_rtsn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_ext_rxrdyn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_ext_txrdyn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss1_baudoutn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss1_ddis_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss1_dtrn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss1_out1n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss1_out2n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss1_rtsn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss1_rxrdyn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss1_txrdyn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss2_baudoutn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss2_ddis_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss2_dtrn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss2_out1n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss2_out2n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss2_rtsn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss2_rxrdyn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_gnss2_txrdyn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_mac_baudoutn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_mac_ddis_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_mac_dtrn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_mac_out1n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_mac_out2n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_mac_rtsn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_mac_rxrdyn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_mac_txrdyn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_reserved_baudoutn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_reserved_ddis_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_reserved_dtrn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_reserved_out1n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_reserved_out2n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_reserved_rtsn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_reserved_rxrdyn_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_reserved_sout_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uart16550_reserved_txrdyn_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_wiz_0_clk_out3_UNCONNECTED : STD_LOGIC;
  signal NLW_proc_sys_reset_0_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_proc_sys_reset_0_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_proc_sys_reset_0_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_proc_sys_reset_1_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_proc_sys_reset_1_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_proc_sys_reset_1_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_proc_sys_reset_2_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_proc_sys_reset_2_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_proc_sys_reset_2_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_util_ds_buf_1_IBUF_DS_ODIV2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of GoldenImageN_EnaIn : signal is "xilinx.com:signal:reset:1.0 RST.GOLDENIMAGEN_ENAIN RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of GoldenImageN_EnaIn : signal is "XIL_INTERFACENAME RST.GOLDENIMAGEN_ENAIN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of I2c_eeprom_scl_i : signal is "xilinx.com:interface:iic:1.0 I2c_eeprom SCL_I";
  attribute X_INTERFACE_INFO of I2c_eeprom_scl_o : signal is "xilinx.com:interface:iic:1.0 I2c_eeprom SCL_O";
  attribute X_INTERFACE_INFO of I2c_eeprom_scl_t : signal is "xilinx.com:interface:iic:1.0 I2c_eeprom SCL_T";
  attribute X_INTERFACE_INFO of I2c_eeprom_sda_i : signal is "xilinx.com:interface:iic:1.0 I2c_eeprom SDA_I";
  attribute X_INTERFACE_INFO of I2c_eeprom_sda_o : signal is "xilinx.com:interface:iic:1.0 I2c_eeprom SDA_O";
  attribute X_INTERFACE_INFO of I2c_eeprom_sda_t : signal is "xilinx.com:interface:iic:1.0 I2c_eeprom SDA_T";
  attribute X_INTERFACE_INFO of I2c_rgb_scl_i : signal is "xilinx.com:interface:iic:1.0 I2c_rgb SCL_I";
  attribute X_INTERFACE_INFO of I2c_rgb_scl_o : signal is "xilinx.com:interface:iic:1.0 I2c_rgb SCL_O";
  attribute X_INTERFACE_INFO of I2c_rgb_scl_t : signal is "xilinx.com:interface:iic:1.0 I2c_rgb SCL_T";
  attribute X_INTERFACE_INFO of I2c_rgb_sda_i : signal is "xilinx.com:interface:iic:1.0 I2c_rgb SDA_I";
  attribute X_INTERFACE_INFO of I2c_rgb_sda_o : signal is "xilinx.com:interface:iic:1.0 I2c_rgb SDA_O";
  attribute X_INTERFACE_INFO of I2c_rgb_sda_t : signal is "xilinx.com:interface:iic:1.0 I2c_rgb SDA_T";
  attribute X_INTERFACE_INFO of I2c_scl_i : signal is "xilinx.com:interface:iic:1.0 I2c SCL_I";
  attribute X_INTERFACE_INFO of I2c_scl_o : signal is "xilinx.com:interface:iic:1.0 I2c SCL_O";
  attribute X_INTERFACE_INFO of I2c_scl_t : signal is "xilinx.com:interface:iic:1.0 I2c SCL_T";
  attribute X_INTERFACE_INFO of I2c_sda_i : signal is "xilinx.com:interface:iic:1.0 I2c SDA_I";
  attribute X_INTERFACE_INFO of I2c_sda_o : signal is "xilinx.com:interface:iic:1.0 I2c SDA_O";
  attribute X_INTERFACE_INFO of I2c_sda_t : signal is "xilinx.com:interface:iic:1.0 I2c SDA_T";
  attribute X_INTERFACE_INFO of Mhz10ClkDcxo1_ClkIn : signal is "xilinx.com:signal:clock:1.0 CLK.MHZ10CLKDCXO1_CLKIN CLK";
  attribute X_INTERFACE_PARAMETER of Mhz10ClkDcxo1_ClkIn : signal is "XIL_INTERFACENAME CLK.MHZ10CLKDCXO1_CLKIN, CLK_DOMAIN TimeCard_Mhz10ClkDcxo1_ClkIn, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of Mhz10ClkDcxo2_ClkIn : signal is "xilinx.com:signal:clock:1.0 CLK.MHZ10CLKDCXO2_CLKIN CLK";
  attribute X_INTERFACE_PARAMETER of Mhz10ClkDcxo2_ClkIn : signal is "XIL_INTERFACENAME CLK.MHZ10CLKDCXO2_CLKIN, CLK_DOMAIN TimeCard_Mhz10ClkDcxo2_ClkIn, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of Mhz10ClkMac_ClkIn : signal is "xilinx.com:signal:clock:1.0 CLK.MHZ10CLKMAC_CLKIN CLK";
  attribute X_INTERFACE_PARAMETER of Mhz10ClkMac_ClkIn : signal is "XIL_INTERFACENAME CLK.MHZ10CLKMAC_CLKIN, CLK_DOMAIN TimeCard_Mhz10ClkMac_ClkIn, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of Mhz10ClkSma_ClkIn : signal is "xilinx.com:signal:clock:1.0 CLK.MHZ10CLKSMA_CLKIN CLK";
  attribute X_INTERFACE_PARAMETER of Mhz10ClkSma_ClkIn : signal is "XIL_INTERFACENAME CLK.MHZ10CLKSMA_CLKIN, CLK_DOMAIN TimeCard_Mhz10ClkSma_ClkIn, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of Mhz200Clk_ClkIn_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 Mhz200Clk_ClkIn CLK_N";
  attribute X_INTERFACE_PARAMETER of Mhz200Clk_ClkIn_clk_n : signal is "XIL_INTERFACENAME Mhz200Clk_ClkIn, CAN_DEBUG false, FREQ_HZ 200000000";
  attribute X_INTERFACE_INFO of Mhz200Clk_ClkIn_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 Mhz200Clk_ClkIn CLK_P";
  attribute X_INTERFACE_INFO of Mhz50Clk_ClkOut : signal is "xilinx.com:signal:clock:1.0 CLK.MHZ50CLK_CLKOUT CLK";
  attribute X_INTERFACE_PARAMETER of Mhz50Clk_ClkOut : signal is "XIL_INTERFACENAME CLK.MHZ50CLK_CLKOUT, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of Mhz50Clk_ClkOut_0 : signal is "xilinx.com:signal:clock:1.0 CLK.MHZ50CLK_CLKOUT_0 CLK";
  attribute X_INTERFACE_PARAMETER of Mhz50Clk_ClkOut_0 : signal is "XIL_INTERFACENAME CLK.MHZ50CLK_CLKOUT_0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of Mhz62_5Clk_ClkOut : signal is "xilinx.com:signal:clock:1.0 CLK.MHZ62_5CLK_CLKOUT CLK";
  attribute X_INTERFACE_PARAMETER of Mhz62_5Clk_ClkOut : signal is "XIL_INTERFACENAME CLK.MHZ62_5CLK_CLKOUT, CLK_DOMAIN TimeCard_axi_pcie_0_0_axi_aclk_out, FREQ_HZ 62500000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of PciePerstN_RstIn : signal is "xilinx.com:signal:reset:1.0 RST.PCIEPERSTN_RSTIN RST";
  attribute X_INTERFACE_PARAMETER of PciePerstN_RstIn : signal is "XIL_INTERFACENAME RST.PCIEPERSTN_RSTIN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of Pps_EvtOut : signal is "xilinx.com:signal:data:1.0 DATA.PPS_EVTOUT DATA";
  attribute X_INTERFACE_PARAMETER of Pps_EvtOut : signal is "XIL_INTERFACENAME DATA.PPS_EVTOUT, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ResetN_RstIn : signal is "xilinx.com:signal:reset:1.0 RST.RESETN_RSTIN RST";
  attribute X_INTERFACE_PARAMETER of ResetN_RstIn : signal is "XIL_INTERFACENAME RST.RESETN_RSTIN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of SpiFlash_io0_i : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO0_I";
  attribute X_INTERFACE_INFO of SpiFlash_io0_o : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO0_O";
  attribute X_INTERFACE_INFO of SpiFlash_io0_t : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO0_T";
  attribute X_INTERFACE_INFO of SpiFlash_io1_i : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO1_I";
  attribute X_INTERFACE_INFO of SpiFlash_io1_o : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO1_O";
  attribute X_INTERFACE_INFO of SpiFlash_io1_t : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO1_T";
  attribute X_INTERFACE_INFO of SpiFlash_io2_i : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO2_I";
  attribute X_INTERFACE_INFO of SpiFlash_io2_o : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO2_O";
  attribute X_INTERFACE_INFO of SpiFlash_io2_t : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO2_T";
  attribute X_INTERFACE_INFO of SpiFlash_io3_i : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO3_I";
  attribute X_INTERFACE_INFO of SpiFlash_io3_o : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO3_O";
  attribute X_INTERFACE_INFO of SpiFlash_io3_t : signal is "xilinx.com:interface:spi:1.0 SpiFlash IO3_T";
  attribute X_INTERFACE_INFO of SpiFlash_ss_t : signal is "xilinx.com:interface:spi:1.0 SpiFlash SS_T";
  attribute X_INTERFACE_INFO of Ext_DatIn_tri_i : signal is "xilinx.com:interface:gpio:1.0 Ext_DatIn TRI_I";
  attribute X_INTERFACE_INFO of Ext_DatOut_tri_o : signal is "xilinx.com:interface:gpio:1.0 Ext_DatOut TRI_O";
  attribute X_INTERFACE_INFO of GpioGnss_DatOut_tri_o : signal is "xilinx.com:interface:gpio:1.0 GpioGnss_DatOut TRI_O";
  attribute X_INTERFACE_INFO of GpioMac_DatIn_tri_i : signal is "xilinx.com:interface:gpio:1.0 GpioMac_DatIn TRI_I";
  attribute X_INTERFACE_INFO of GpioRgb_DatOut_tri_o : signal is "xilinx.com:interface:gpio:1.0 GpioRgb_DatOut TRI_O";
  attribute X_INTERFACE_INFO of PcieRefClockN : signal is "xilinx.com:signal:clock:1.0 CLK.PCIEREFCLOCKN CLK";
  attribute X_INTERFACE_PARAMETER of PcieRefClockN : signal is "XIL_INTERFACENAME CLK.PCIEREFCLOCKN, CLK_DOMAIN TimeCard_PcieRefClockN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of PcieRefClockP : signal is "xilinx.com:signal:clock:1.0 CLK.PCIEREFCLOCKP CLK";
  attribute X_INTERFACE_PARAMETER of PcieRefClockP : signal is "XIL_INTERFACENAME CLK.PCIEREFCLOCKP, CLK_DOMAIN TimeCard_PcieRefClockP, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of Reset50MhzN_RstOut : signal is "xilinx.com:signal:reset:1.0 RST.RESET50MHZN_RSTOUT RST";
  attribute X_INTERFACE_PARAMETER of Reset50MhzN_RstOut : signal is "XIL_INTERFACENAME RST.RESET50MHZN_RSTOUT, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of Reset50MhzN_RstOut_0 : signal is "xilinx.com:signal:reset:1.0 RST.RESET50MHZN_RSTOUT_0 RST";
  attribute X_INTERFACE_PARAMETER of Reset50MhzN_RstOut_0 : signal is "XIL_INTERFACENAME RST.RESET50MHZN_RSTOUT_0, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of Reset62_5MhzN_RstOut : signal is "xilinx.com:signal:reset:1.0 RST.RESET62_5MHZN_RSTOUT RST";
  attribute X_INTERFACE_PARAMETER of Reset62_5MhzN_RstOut : signal is "XIL_INTERFACENAME RST.RESET62_5MHZN_RSTOUT, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of SpiFlash_ss_i : signal is "xilinx.com:interface:spi:1.0 SpiFlash SS_I";
  attribute X_INTERFACE_INFO of SpiFlash_ss_o : signal is "xilinx.com:interface:spi:1.0 SpiFlash SS_O";
  attribute X_INTERFACE_INFO of pcie_7x_mgt_0_rxn : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt_0 rxn";
  attribute X_INTERFACE_INFO of pcie_7x_mgt_0_rxp : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt_0 rxp";
  attribute X_INTERFACE_INFO of pcie_7x_mgt_0_txn : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt_0 txn";
  attribute X_INTERFACE_INFO of pcie_7x_mgt_0_txp : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt_0 txp";
begin
  Ext_DatOut_tri_o(31 downto 0) <= axi_gpio_ext_GPIO2_TRI_O(31 downto 0);
  GoldenImageN_EnaIn_1 <= GoldenImageN_EnaIn;
  GpioGnss_DatOut_tri_o(1 downto 0) <= axi_gpio_gnss_mac_GPIO2_TRI_O(1 downto 0);
  GpioRgb_DatOut_tri_o(31 downto 0) <= axi_gpio_rgb_GPIO_TRI_O(31 downto 0);
  I2c_eeprom_scl_o <= axi_iic_eeprom_IIC_SCL_O;
  I2c_eeprom_scl_t <= axi_iic_eeprom_IIC_SCL_T;
  I2c_eeprom_sda_o <= axi_iic_eeprom_IIC_SDA_O;
  I2c_eeprom_sda_t <= axi_iic_eeprom_IIC_SDA_T;
  I2c_rgb_scl_o <= axi_iic_rgb_IIC_SCL_O;
  I2c_rgb_scl_t <= axi_iic_rgb_IIC_SCL_T;
  I2c_rgb_sda_o <= axi_iic_rgb_IIC_SDA_O;
  I2c_rgb_sda_t <= axi_iic_rgb_IIC_SDA_T;
  I2c_scl_o <= axi_iic_IIC_SCL_O;
  I2c_scl_t <= axi_iic_IIC_SCL_T;
  I2c_sda_o <= axi_iic_IIC_SDA_O;
  I2c_sda_t <= axi_iic_IIC_SDA_T;
  InHoldover_DatOut <= TC_AdjustableClock_0_InHoldover_DatOut;
  InSync_DatOut <= TC_AdjustableClock_0_InSync_DatOut;
  MacPps0_EvtOut <= TC_PpsSourceSelector_0_MacPps_EvtOut;
  MacPps1_EvtOut <= TC_PpsSourceSelector_1_MacPps_EvtOut;
  MacPps_EvtIn_1 <= MacPps_EvtIn;
  Mhz10ClkDcxo1_ClkIn_1 <= Mhz10ClkDcxo1_ClkIn;
  Mhz10ClkDcxo2_ClkIn_1 <= Mhz10ClkDcxo2_ClkIn;
  Mhz10ClkMac_ClkIn_1 <= Mhz10ClkMac_ClkIn;
  Mhz10ClkSma_ClkIn_1 <= Mhz10ClkSma_ClkIn;
  Mhz200Clk_ClkIn_1_CLK_N <= Mhz200Clk_ClkIn_clk_n;
  Mhz200Clk_ClkIn_1_CLK_P <= Mhz200Clk_ClkIn_clk_p;
  Mhz50Clk_ClkOut <= clk_wiz_1_clk_out1;
  Mhz50Clk_ClkOut_0 <= M02_ACLK_1;
  Mhz62_5Clk_ClkOut <= axi_pcie_0_axi_aclk_out;
  PciePerstN_RstIn_1 <= PciePerstN_RstIn;
  PcieRefClockN_1(0) <= PcieRefClockN(0);
  PcieRefClockP_1(0) <= PcieRefClockP(0);
  PpsGnss1_EvtIn_1 <= PpsGnss1_EvtIn;
  PpsGnss2_EvtIn_1 <= PpsGnss2_EvtIn;
  Pps_EvtOut <= TC_PpsGenerator_0_Pps_EvtOut;
  Reset50MhzN_RstOut(0) <= proc_sys_reset_2_peripheral_aresetn(0);
  Reset50MhzN_RstOut_0(0) <= proc_sys_reset_0_peripheral_aresetn(0);
  Reset62_5MhzN_RstOut(0) <= M10_ARESETN_1(0);
  ResetN_RstIn_1 <= ResetN_RstIn;
  SmaIn1_DatIn_1 <= SmaIn1_DatIn;
  SmaIn1_EnOut <= TC_SmaSelector_0_SmaIn1_EnOut;
  SmaIn2_DatIn_1 <= SmaIn2_DatIn;
  SmaIn2_EnOut <= TC_SmaSelector_0_SmaIn2_EnOut;
  SmaIn3_DatIn_1 <= SmaIn3_DatIn;
  SmaIn3_EnOut <= TC_SmaSelector_0_SmaIn3_EnOut;
  SmaIn4_DatIn_1 <= SmaIn4_DatIn;
  SmaIn4_EnOut <= TC_SmaSelector_0_SmaIn4_EnOut;
  SmaOut1_DatOut <= TC_SmaSelector_0_SmaOut1_DatOut;
  SmaOut1_EnOut <= TC_SmaSelector_0_SmaOut1_EnOut;
  SmaOut2_DatOut <= TC_SmaSelector_0_SmaOut2_DatOut;
  SmaOut2_EnOut <= TC_SmaSelector_0_SmaOut2_EnOut;
  SmaOut3_DatOut <= TC_SmaSelector_0_SmaOut3_DatOut;
  SmaOut3_EnOut <= TC_SmaSelector_0_SmaOut3_EnOut;
  SmaOut4_DatOut <= TC_SmaSelector_0_SmaOut4_DatOut;
  SmaOut4_EnOut <= TC_SmaSelector_0_SmaOut4_EnOut;
  SpiFlash_io0_o <= axi_quad_spi_flash_SPI_0_IO0_O;
  SpiFlash_io0_t <= axi_quad_spi_flash_SPI_0_IO0_T;
  SpiFlash_io1_o <= axi_quad_spi_flash_SPI_0_IO1_O;
  SpiFlash_io1_t <= axi_quad_spi_flash_SPI_0_IO1_T;
  SpiFlash_io2_o <= axi_quad_spi_flash_SPI_0_IO2_O;
  SpiFlash_io2_t <= axi_quad_spi_flash_SPI_0_IO2_T;
  SpiFlash_io3_o <= axi_quad_spi_flash_SPI_0_IO3_O;
  SpiFlash_io3_t <= axi_quad_spi_flash_SPI_0_IO3_T;
  SpiFlash_ss_o(0) <= axi_quad_spi_flash_SPI_0_SS_O(0);
  SpiFlash_ss_t <= axi_quad_spi_flash_SPI_0_SS_T;
  StartUpIo_cfgclk <= axi_quad_spi_flash_cfgclk;
  StartUpIo_cfgmclk <= axi_quad_spi_flash_cfgmclk;
  StartUpIo_preq <= axi_quad_spi_flash_preq;
  UartGnss1Rx_DatIn_1 <= UartGnss1Rx_DatIn;
  UartGnss1Tx_DatOut <= axi_uart16550_gnss1_sout;
  UartGnss2Rx_DatIn_1 <= UartGnss2Rx_DatIn;
  UartGnss2Tx_DatOut <= axi_uart16550_gnss2_sout;
  UartMacRx_DatIn_1 <= UartMacRx_DatIn;
  UartMacTx_DatOut <= axi_uart16550_mac_sout;
  axi_gpio_ext_GPIO_TRI_I(31 downto 0) <= Ext_DatIn_tri_i(31 downto 0);
  axi_gpio_gnss_mac_GPIO_TRI_I(1 downto 0) <= GpioMac_DatIn_tri_i(1 downto 0);
  axi_iic_IIC_SCL_I <= I2c_scl_i;
  axi_iic_IIC_SDA_I <= I2c_sda_i;
  axi_iic_eeprom_IIC_SCL_I <= I2c_eeprom_scl_i;
  axi_iic_eeprom_IIC_SDA_I <= I2c_eeprom_sda_i;
  axi_iic_rgb_IIC_SCL_I <= I2c_rgb_scl_i;
  axi_iic_rgb_IIC_SDA_I <= I2c_rgb_sda_i;
  axi_pcie_0_pcie_7x_mgt_rxn(0) <= pcie_7x_mgt_0_rxn(0);
  axi_pcie_0_pcie_7x_mgt_rxp(0) <= pcie_7x_mgt_0_rxp(0);
  axi_quad_spi_flash_SPI_0_IO0_I <= SpiFlash_io0_i;
  axi_quad_spi_flash_SPI_0_IO1_I <= SpiFlash_io1_i;
  axi_quad_spi_flash_SPI_0_IO2_I <= SpiFlash_io2_i;
  axi_quad_spi_flash_SPI_0_IO3_I <= SpiFlash_io3_i;
  axi_quad_spi_flash_SPI_0_SS_I(0) <= SpiFlash_ss_i(0);
  pcie_7x_mgt_0_txn(0) <= axi_pcie_0_pcie_7x_mgt_txn(0);
  pcie_7x_mgt_0_txp(0) <= axi_pcie_0_pcie_7x_mgt_txp(0);
BufgMux_IPI_0: component TimeCard_BufgMux_IPI_0_0
     port map (
      ClkIn0_ClkIn => util_ds_buf_0_BUFGCE_O(0),
      ClkIn1_ClkIn => Mhz10ClkMac_ClkIn_1,
      ClkOut_ClkOut => BufgMux_IPI_0_ClkOut_ClkOut,
      SelecteClk1_EnIn => TC_ClockDetector_0_ClkMux1Select_EnOut
    );
BufgMux_IPI_1: component TimeCard_BufgMux_IPI_1_0
     port map (
      ClkIn0_ClkIn => Mhz10ClkDcxo1_ClkIn_1,
      ClkIn1_ClkIn => Mhz10ClkDcxo2_ClkIn_1,
      ClkOut_ClkOut => BufgMux_IPI_1_ClkOut_ClkOut,
      SelecteClk1_EnIn => TC_ClockDetector_0_ClkMux2Select_EnOut
    );
BufgMux_IPI_2: component TimeCard_BufgMux_IPI_2_0
     port map (
      ClkIn0_ClkIn => BufgMux_IPI_0_ClkOut_ClkOut,
      ClkIn1_ClkIn => BufgMux_IPI_1_ClkOut_ClkOut,
      ClkOut_ClkOut => BufgMux_IPI_2_ClkOut_ClkOut,
      SelecteClk1_EnIn => TC_ClockDetector_0_ClkMux3Select_EnOut
    );
TC_AdjustableClock_0: component TimeCard_TC_AdjustableClock_0_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M00_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M00_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M00_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M00_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M00_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M00_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M00_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M00_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M00_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M00_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M00_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M00_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M00_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M00_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M00_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M00_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M00_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M00_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M00_AXI_BVALID,
      ClockTime_Nanosecond_DatOut(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatOut(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatOut => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValOut => TC_AdjustableClock_0_time_out_Valid,
      DriftAdjustmentIn1_Interval_DatIn(31 downto 0) => TC_PpsSlave_0_drift_adjustment_out_Interval(31 downto 0),
      DriftAdjustmentIn1_Nanosecond_DatIn(31 downto 0) => TC_PpsSlave_0_drift_adjustment_out_Nanosecond(31 downto 0),
      DriftAdjustmentIn1_Sign_DatIn => TC_PpsSlave_0_drift_adjustment_out_Sign,
      DriftAdjustmentIn1_ValIn => TC_PpsSlave_0_drift_adjustment_out_Valid,
      DriftAdjustmentIn2_Interval_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      DriftAdjustmentIn2_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      DriftAdjustmentIn2_Sign_DatIn => '0',
      DriftAdjustmentIn2_ValIn => '0',
      DriftAdjustmentIn3_Interval_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      DriftAdjustmentIn3_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      DriftAdjustmentIn3_Sign_DatIn => '0',
      DriftAdjustmentIn3_ValIn => '0',
      DriftAdjustmentIn4_Interval_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      DriftAdjustmentIn4_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      DriftAdjustmentIn4_Sign_DatIn => '0',
      DriftAdjustmentIn4_ValIn => '0',
      DriftAdjustmentIn5_Interval_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      DriftAdjustmentIn5_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      DriftAdjustmentIn5_Sign_DatIn => '0',
      DriftAdjustmentIn5_ValIn => '0',
      InHoldover_DatOut => TC_AdjustableClock_0_InHoldover_DatOut,
      InSync_DatOut => TC_AdjustableClock_0_InSync_DatOut,
      OffsetAdjustmentIn1_Interval_DatIn(31 downto 0) => TC_PpsSlave_0_offset_adjustment_out_Interval(31 downto 0),
      OffsetAdjustmentIn1_Nanosecond_DatIn(31 downto 0) => TC_PpsSlave_0_offset_adjustment_out_Nanosecond(31 downto 0),
      OffsetAdjustmentIn1_Second_DatIn(31 downto 0) => TC_PpsSlave_0_offset_adjustment_out_Second(31 downto 0),
      OffsetAdjustmentIn1_Sign_DatIn => TC_PpsSlave_0_offset_adjustment_out_Sign,
      OffsetAdjustmentIn1_ValIn => TC_PpsSlave_0_offset_adjustment_out_Valid,
      OffsetAdjustmentIn2_Interval_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn2_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn2_Second_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn2_Sign_DatIn => '0',
      OffsetAdjustmentIn2_ValIn => '0',
      OffsetAdjustmentIn3_Interval_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn3_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn3_Second_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn3_Sign_DatIn => '0',
      OffsetAdjustmentIn3_ValIn => '0',
      OffsetAdjustmentIn4_Interval_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn4_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn4_Second_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn4_Sign_DatIn => '0',
      OffsetAdjustmentIn4_ValIn => '0',
      OffsetAdjustmentIn5_Interval_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn5_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn5_Second_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      OffsetAdjustmentIn5_Sign_DatIn => '0',
      OffsetAdjustmentIn5_ValIn => '0',
      ServoDriftFactorI_DatOut(31 downto 0) => TC_AdjustableClock_0_servo_drift_FactorI(31 downto 0),
      ServoDriftFactorP_DatOut(31 downto 0) => TC_AdjustableClock_0_servo_drift_FactorP(31 downto 0),
      ServoFactorsValid_ValOut => TC_AdjustableClock_0_ServoFactorsValid_ValOut,
      ServoOffsetFactorI_DatOut(31 downto 0) => TC_AdjustableClock_0_servo_offset_FactorI(31 downto 0),
      ServoOffsetFactorP_DatOut(31 downto 0) => TC_AdjustableClock_0_servo_offset_FactorP(31 downto 0),
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0),
      TimeAdjustmentIn1_Nanosecond_DatIn(31 downto 0) => TC_TodSlave_0_time_adjustment_Nanosecond(31 downto 0),
      TimeAdjustmentIn1_Second_DatIn(31 downto 0) => TC_TodSlave_0_time_adjustment_Second(31 downto 0),
      TimeAdjustmentIn1_ValIn => TC_TodSlave_0_time_adjustment_Valid,
      TimeAdjustmentIn2_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      TimeAdjustmentIn2_Second_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      TimeAdjustmentIn2_ValIn => '0',
      TimeAdjustmentIn3_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      TimeAdjustmentIn3_Second_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      TimeAdjustmentIn3_ValIn => '0',
      TimeAdjustmentIn4_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      TimeAdjustmentIn4_Second_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      TimeAdjustmentIn4_ValIn => '0',
      TimeAdjustmentIn5_Nanosecond_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      TimeAdjustmentIn5_Second_DatIn(31 downto 0) => B"00000000000000000000000000000000",
      TimeAdjustmentIn5_ValIn => '0'
    );
TC_ClockDetector_0: component TimeCard_TC_ClockDetector_0_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_0_M14_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_0_M14_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_0_M14_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_0_M14_AXI_ARVALID,
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_0_M14_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_0_M14_AXI_RREADY,
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_0_M14_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_0_M14_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_0_M14_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_0_M14_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_0_M14_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_0_M14_AXI_AWVALID,
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_0_M14_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_0_M14_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_0_M14_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_0_M14_AXI_WVALID,
      AxiWriteRespReady_RdyIn => axi_interconnect_0_M14_AXI_BREADY,
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_0_M14_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_0_M14_AXI_BVALID,
      ClkMux1Select_EnOut => TC_ClockDetector_0_ClkMux1Select_EnOut,
      ClkMux2Select_EnOut => TC_ClockDetector_0_ClkMux2Select_EnOut,
      ClkMux3Select_EnOut => TC_ClockDetector_0_ClkMux3Select_EnOut,
      ClkWiz2Select_EnOut => TC_ClockDetector_0_ClkWiz2Select_EnOut,
      ClockRstN_RstOut => TC_ClockDetector_0_ClockRstN_RstOut,
      Mhz10ClkDcxo1_ClkIn => Mhz10ClkDcxo1_ClkIn_1,
      Mhz10ClkDcxo2_ClkIn => Mhz10ClkDcxo2_ClkIn_1,
      Mhz10ClkMac_ClkIn => Mhz10ClkMac_ClkIn_1,
      Mhz10ClkSma_ClkIn => util_ds_buf_0_BUFGCE_O(0),
      PpsSourceAvailable_DatIn(3 downto 0) => TC_PpsSourceSelector_0_PpsSourceAvailable_DatOut(3 downto 0),
      PpsSourceSelect_DatOut(1 downto 0) => TC_ClockDetector_0_PpsSourceSelect_DatOut(1 downto 0),
      SysClk_ClkIn => M02_ACLK_1,
      SysRstN_RstIn => proc_sys_reset_0_peripheral_aresetn(0)
    );
TC_ConfMaster_0: component TimeCard_TC_ConfMaster_0_0
     port map (
      AxiReadAddrAddress_AdrOut(31 downto 0) => TC_ConfMaster_0_axi4l_master_ARADDR(31 downto 0),
      AxiReadAddrProt_DatOut(2 downto 0) => TC_ConfMaster_0_axi4l_master_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyIn => TC_ConfMaster_0_axi4l_master_ARREADY,
      AxiReadAddrValid_ValOut => TC_ConfMaster_0_axi4l_master_ARVALID,
      AxiReadDataData_DatIn(31 downto 0) => TC_ConfMaster_0_axi4l_master_RDATA(31 downto 0),
      AxiReadDataReady_RdyOut => TC_ConfMaster_0_axi4l_master_RREADY,
      AxiReadDataResponse_DatIn(1 downto 0) => TC_ConfMaster_0_axi4l_master_RRESP(1 downto 0),
      AxiReadDataValid_ValIn => TC_ConfMaster_0_axi4l_master_RVALID,
      AxiWriteAddrAddress_AdrOut(31 downto 0) => TC_ConfMaster_0_axi4l_master_AWADDR(31 downto 0),
      AxiWriteAddrProt_DatOut(2 downto 0) => TC_ConfMaster_0_axi4l_master_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyIn => TC_ConfMaster_0_axi4l_master_AWREADY,
      AxiWriteAddrValid_ValOut => TC_ConfMaster_0_axi4l_master_AWVALID,
      AxiWriteDataData_DatOut(31 downto 0) => TC_ConfMaster_0_axi4l_master_WDATA(31 downto 0),
      AxiWriteDataReady_RdyIn => TC_ConfMaster_0_axi4l_master_WREADY,
      AxiWriteDataStrobe_DatOut(3 downto 0) => TC_ConfMaster_0_axi4l_master_WSTRB(3 downto 0),
      AxiWriteDataValid_ValOut => TC_ConfMaster_0_axi4l_master_WVALID,
      AxiWriteRespReady_RdyOut => TC_ConfMaster_0_axi4l_master_BREADY,
      AxiWriteRespResponse_DatIn(1 downto 0) => TC_ConfMaster_0_axi4l_master_BRESP(1 downto 0),
      AxiWriteRespValid_ValIn => TC_ConfMaster_0_axi4l_master_BVALID,
      ConfigDone_ValOut => NLW_TC_ConfMaster_0_ConfigDone_ValOut_UNCONNECTED,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_CoreList_0: component TimeCard_TC_CoreList_0_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M16_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M16_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M16_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M16_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M16_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M16_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M16_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M16_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M16_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M16_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M16_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M16_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M16_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M16_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M16_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M16_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M16_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M16_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M16_AXI_BVALID,
      CoreListReadCompleted_DatOut => NLW_TC_CoreList_0_CoreListReadCompleted_DatOut_UNCONNECTED,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_DummyAxiSlave_0: component TimeCard_TC_DummyAxiSlave_0_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M19_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M19_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M19_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M19_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M19_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M19_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M19_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M19_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M19_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M19_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M19_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M19_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M19_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M19_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M19_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M19_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M19_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M19_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M19_AXI_BVALID,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_DummyAxiSlave_1: component TimeCard_TC_DummyAxiSlave_1_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M20_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M20_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M20_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M20_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M20_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M20_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M20_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M20_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M20_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M20_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M20_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M20_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M20_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M20_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M20_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M20_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M20_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M20_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M20_AXI_BVALID,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_DummyAxiSlave_2: component TimeCard_TC_DummyAxiSlave_2_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M21_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M21_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M21_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M21_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M21_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M21_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M21_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M21_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M21_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M21_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M21_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M21_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M21_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M21_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M21_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M21_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M21_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M21_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M21_AXI_BVALID,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_DummyAxiSlave_3: component TimeCard_TC_DummyAxiSlave_3_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M22_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M22_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M22_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M22_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M22_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M22_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M22_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M22_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M22_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M22_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M22_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M22_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M22_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M22_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M22_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M22_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M22_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M22_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M22_AXI_BVALID,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_DummyAxiSlave_4: component TimeCard_TC_DummyAxiSlave_4_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M23_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M23_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M23_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M23_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M23_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M23_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M23_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M23_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M23_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M23_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M23_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M23_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M23_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M23_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M23_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M23_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M23_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M23_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M23_AXI_BVALID,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_FpgaVersion_0: component TimeCard_TC_FpgaVersion_0_0
     port map (
      AxiReadAddrAddress_AdrIn(11 downto 0) => axi_interconnect_0_M03_AXI_ARADDR(11 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_0_M03_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_0_M03_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_0_M03_AXI_ARVALID,
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_0_M03_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_0_M03_AXI_RREADY,
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_0_M03_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_0_M03_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(11 downto 0) => axi_interconnect_0_M03_AXI_AWADDR(11 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_0_M03_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_0_M03_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_0_M03_AXI_AWVALID,
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_0_M03_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_0_M03_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_0_M03_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_0_M03_AXI_WVALID,
      AxiWriteRespReady_RdyIn => axi_interconnect_0_M03_AXI_BREADY,
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_0_M03_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_0_M03_AXI_BVALID,
      GoldenImageN_EnaIn => GoldenImageN_EnaIn_1,
      SysClk_ClkIn => M02_ACLK_1,
      SysRstN_RstIn => proc_sys_reset_0_peripheral_aresetn(0)
    );
TC_FrequencyCounter_1: component TimeCard_TC_FrequencyCounter_1_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M12_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M12_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M12_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M12_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M12_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M12_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M12_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M12_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M12_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M12_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M12_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M12_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M12_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M12_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M12_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M12_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M12_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M12_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M12_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Frequency_EvtIn => TC_SmaSelector_0_SmaFreqCnt1Source_EvtOut,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_FrequencyCounter_2: component TimeCard_TC_FrequencyCounter_2_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M13_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M13_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M13_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M13_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M13_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M13_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M13_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M13_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M13_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M13_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M13_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M13_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M13_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M13_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M13_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M13_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M13_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M13_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M13_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Frequency_EvtIn => TC_SmaSelector_0_SmaFreqCnt2Source_EvtOut,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_FrequencyCounter_3: component TimeCard_TC_FrequencyCounter_3_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M14_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M14_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M14_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M14_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M14_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M14_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M14_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M14_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M14_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M14_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M14_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M14_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M14_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M14_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M14_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M14_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M14_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M14_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M14_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Frequency_EvtIn => TC_SmaSelector_0_SmaFreqCnt3Source_EvtOut,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_FrequencyCounter_4: component TimeCard_TC_FrequencyCounter_4_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M15_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M15_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M15_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M15_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M15_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M15_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M15_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M15_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M15_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M15_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M15_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M15_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M15_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M15_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M15_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M15_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M15_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M15_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M15_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Frequency_EvtIn => TC_SmaSelector_0_SmaFreqCnt4Source_EvtOut,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_MsiIrq_0: component TimeCard_TC_MsiIrq_0_0
     port map (
      IrqIn0_DatIn => TC_Timestamper_PPS_Irq_EvtOut,
      IrqIn10_DatIn => axi_uart16550_nmea_ip2intc_irpt,
      IrqIn11_DatIn => TC_SignalGenerator_Sma1_Irq_EvtOut,
      IrqIn12_DatIn => TC_SignalGenerator_Sma2_Irq_EvtOut,
      IrqIn13_DatIn => TC_SignalGenerator_Sma3_Irq_EvtOut,
      IrqIn14_DatIn => TC_SignalGenerator_Sma4_Irq_EvtOut,
      IrqIn15_DatIn => TC_Timestamper_Sma3_Irq_EvtOut,
      IrqIn16_DatIn => TC_Timestamper_Sma4_Irq_EvtOut,
      IrqIn17_DatIn => axi_iic_eeprom_iic2intc_irpt,
      IrqIn18_DatIn => axi_iic_rgb_iic2intc_irpt,
      IrqIn19_DatIn => axi_uart16550_ext_ip2intc_irpt,
      IrqIn1_DatIn => TC_Timestamper_GnssPps_Irq_EvtOut,
      IrqIn2_DatIn => TC_Timestamper_Sma1_Irq_EvtOut,
      IrqIn3_DatIn => axi_uart16550_gnss1_ip2intc_irpt,
      IrqIn4_DatIn => axi_uart16550_gnss2_ip2intc_irpt,
      IrqIn5_DatIn => axi_uart16550_mac_ip2intc_irpt,
      IrqIn6_DatIn => TC_Timestamper_Sma2_Irq_EvtOut,
      IrqIn7_DatIn => axi_iic_iic2intc_irpt,
      IrqIn8_DatIn => axi_hwicap_0_ip2intc_irpt,
      IrqIn9_DatIn => axi_quad_spi_flash_ip2intc_irpt,
      MsiGrant_ValIn => axi_pcie_0_INTX_MSI_Grant,
      MsiIrqEnable_EnIn => axi_pcie_0_MSI_enable,
      MsiReq_ValOut => TC_MsiIrq_0_MsiReq_ValOut,
      MsiVectorNum_DatOut(4 downto 0) => TC_MsiIrq_0_MsiVectorNum_DatOut(4 downto 0),
      MsiVectorWidth_DatIn(2 downto 0) => axi_pcie_0_MSI_Vector_Width(2 downto 0),
      SysClk_ClkIn => axi_pcie_0_axi_aclk_out,
      SysRstN_RstIn => M10_ARESETN_1(0)
    );
TC_PpsGenerator_0: component TimeCard_TC_PpsGenerator_0_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M01_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M01_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M01_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M01_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M01_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M01_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M01_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M01_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M01_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M01_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M01_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M01_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M01_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M01_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M01_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M01_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M01_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M01_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M01_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Pps_EvtOut => TC_PpsGenerator_0_Pps_EvtOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_PpsSlave_0: component TimeCard_TC_PpsSlave_0_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M17_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M17_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M17_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M17_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M17_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M17_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M17_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M17_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M17_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M17_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M17_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M17_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M17_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M17_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M17_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M17_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M17_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M17_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M17_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      DriftAdjustment_Interval_DatOut(31 downto 0) => TC_PpsSlave_0_drift_adjustment_out_Interval(31 downto 0),
      DriftAdjustment_Nanosecond_DatOut(31 downto 0) => TC_PpsSlave_0_drift_adjustment_out_Nanosecond(31 downto 0),
      DriftAdjustment_Sign_DatOut => TC_PpsSlave_0_drift_adjustment_out_Sign,
      DriftAdjustment_ValOut => TC_PpsSlave_0_drift_adjustment_out_Valid,
      OffsetAdjustment_Interval_DatOut(31 downto 0) => TC_PpsSlave_0_offset_adjustment_out_Interval(31 downto 0),
      OffsetAdjustment_Nanosecond_DatOut(31 downto 0) => TC_PpsSlave_0_offset_adjustment_out_Nanosecond(31 downto 0),
      OffsetAdjustment_Second_DatOut(31 downto 0) => TC_PpsSlave_0_offset_adjustment_out_Second(31 downto 0),
      OffsetAdjustment_Sign_DatOut => TC_PpsSlave_0_offset_adjustment_out_Sign,
      OffsetAdjustment_ValOut => TC_PpsSlave_0_offset_adjustment_out_Valid,
      Pps_EvtIn => TC_PpsSourceSelector_0_SlavePps_EvtOut,
      ServoDriftFactorI_DatIn(31 downto 0) => TC_AdjustableClock_0_servo_drift_FactorI(31 downto 0),
      ServoDriftFactorP_DatIn(31 downto 0) => TC_AdjustableClock_0_servo_drift_FactorP(31 downto 0),
      ServoOffsetFactorI_DatIn(31 downto 0) => TC_AdjustableClock_0_servo_offset_FactorI(31 downto 0),
      ServoOffsetFactorP_DatIn(31 downto 0) => TC_AdjustableClock_0_servo_offset_FactorP(31 downto 0),
      Servo_ValIn => TC_AdjustableClock_0_ServoFactorsValid_ValOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_PpsSourceSelector_0: component TimeCard_TC_PpsSourceSelector_0_0
     port map (
      GnssPps_EvtIn => PpsGnss1_EvtIn_1,
      MacPps_EvtIn => MacPps_EvtIn_1,
      MacPps_EvtOut => TC_PpsSourceSelector_0_MacPps_EvtOut,
      PpsSourceAvailable_DatOut(3 downto 0) => TC_PpsSourceSelector_0_PpsSourceAvailable_DatOut(3 downto 0),
      PpsSourceSelect_DatIn(1 downto 0) => TC_ClockDetector_0_PpsSourceSelect_DatOut(1 downto 0),
      SlavePps_EvtOut => TC_PpsSourceSelector_0_SlavePps_EvtOut,
      SmaPps_EvtIn => TC_SmaSelector_0_SmaExtPpsSource1_EvtOut,
      SysClk_ClkIn => M02_ACLK_1,
      SysRstN_RstIn => proc_sys_reset_0_peripheral_aresetn(0)
    );
TC_PpsSourceSelector_1: component TimeCard_TC_PpsSourceSelector_1_0
     port map (
      GnssPps_EvtIn => PpsGnss2_EvtIn_1,
      MacPps_EvtIn => xlconstant_1_dout(0),
      MacPps_EvtOut => TC_PpsSourceSelector_1_MacPps_EvtOut,
      PpsSourceAvailable_DatOut(3 downto 0) => NLW_TC_PpsSourceSelector_1_PpsSourceAvailable_DatOut_UNCONNECTED(3 downto 0),
      PpsSourceSelect_DatIn(1 downto 0) => xlconstant_0_dout(1 downto 0),
      SlavePps_EvtOut => NLW_TC_PpsSourceSelector_1_SlavePps_EvtOut_UNCONNECTED,
      SmaPps_EvtIn => TC_SmaSelector_0_SmaExtPpsSource2_EvtOut,
      SysClk_ClkIn => M02_ACLK_1,
      SysRstN_RstIn => proc_sys_reset_0_peripheral_aresetn(0)
    );
TC_SignalGenerator_1: component TimeCard_TC_SignalGenerator_1_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M08_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M08_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M08_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M08_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M08_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M08_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M08_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M08_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M08_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M08_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M08_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M08_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M08_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M08_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M08_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M08_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M08_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M08_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M08_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Irq_EvtOut => TC_SignalGenerator_Sma1_Irq_EvtOut,
      SignalGenerator_EvtOut => TC_SignalGenerator_0_SignalGenerator_EvtOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_SignalGenerator_2: component TimeCard_TC_SignalGenerator_2_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M09_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M09_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M09_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M09_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M09_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M09_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M09_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M09_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M09_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M09_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M09_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M09_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M09_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M09_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M09_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M09_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M09_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M09_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M09_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Irq_EvtOut => TC_SignalGenerator_Sma2_Irq_EvtOut,
      SignalGenerator_EvtOut => TC_SignalGenerator_Sma2_SignalGenerator_EvtOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_SignalGenerator_3: component TimeCard_TC_SignalGenerator_3_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M10_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M10_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M10_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M10_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M10_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M10_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M10_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M10_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M10_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M10_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M10_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M10_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M10_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M10_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M10_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M10_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M10_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M10_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M10_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Irq_EvtOut => TC_SignalGenerator_Sma3_Irq_EvtOut,
      SignalGenerator_EvtOut => TC_SignalGenerator_Sma3_SignalGenerator_EvtOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_SignalGenerator_4: component TimeCard_TC_SignalGenerator_4_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M11_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M11_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M11_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M11_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M11_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M11_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M11_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M11_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M11_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M11_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M11_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M11_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M11_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M11_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M11_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M11_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M11_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M11_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M11_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Irq_EvtOut => TC_SignalGenerator_Sma4_Irq_EvtOut,
      SignalGenerator_EvtOut => TC_SignalGenerator_Sma4_SignalGenerator_EvtOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_SmaSelector_0: component TimeCard_TC_SmaSelector_0_0
     port map (
      Axi1ReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_0_M12_AXI_ARADDR(15 downto 0),
      Axi1ReadAddrProt_DatIn(2 downto 0) => axi_interconnect_0_M12_AXI_ARPROT(2 downto 0),
      Axi1ReadAddrReady_RdyOut => axi_interconnect_0_M12_AXI_ARREADY,
      Axi1ReadAddrValid_ValIn => axi_interconnect_0_M12_AXI_ARVALID,
      Axi1ReadDataData_DatOut(31 downto 0) => axi_interconnect_0_M12_AXI_RDATA(31 downto 0),
      Axi1ReadDataReady_RdyIn => axi_interconnect_0_M12_AXI_RREADY,
      Axi1ReadDataResponse_DatOut(1 downto 0) => axi_interconnect_0_M12_AXI_RRESP(1 downto 0),
      Axi1ReadDataValid_ValOut => axi_interconnect_0_M12_AXI_RVALID,
      Axi1WriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_0_M12_AXI_AWADDR(15 downto 0),
      Axi1WriteAddrProt_DatIn(2 downto 0) => axi_interconnect_0_M12_AXI_AWPROT(2 downto 0),
      Axi1WriteAddrReady_RdyOut => axi_interconnect_0_M12_AXI_AWREADY,
      Axi1WriteAddrValid_ValIn => axi_interconnect_0_M12_AXI_AWVALID,
      Axi1WriteDataData_DatIn(31 downto 0) => axi_interconnect_0_M12_AXI_WDATA(31 downto 0),
      Axi1WriteDataReady_RdyOut => axi_interconnect_0_M12_AXI_WREADY,
      Axi1WriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_0_M12_AXI_WSTRB(3 downto 0),
      Axi1WriteDataValid_ValIn => axi_interconnect_0_M12_AXI_WVALID,
      Axi1WriteRespReady_RdyIn => axi_interconnect_0_M12_AXI_BREADY,
      Axi1WriteRespResponse_DatOut(1 downto 0) => axi_interconnect_0_M12_AXI_BRESP(1 downto 0),
      Axi1WriteRespValid_ValOut => axi_interconnect_0_M12_AXI_BVALID,
      Axi2ReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_0_M13_AXI_ARADDR(15 downto 0),
      Axi2ReadAddrProt_DatIn(2 downto 0) => axi_interconnect_0_M13_AXI_ARPROT(2 downto 0),
      Axi2ReadAddrReady_RdyOut => axi_interconnect_0_M13_AXI_ARREADY,
      Axi2ReadAddrValid_ValIn => axi_interconnect_0_M13_AXI_ARVALID,
      Axi2ReadDataData_DatOut(31 downto 0) => axi_interconnect_0_M13_AXI_RDATA(31 downto 0),
      Axi2ReadDataReady_RdyIn => axi_interconnect_0_M13_AXI_RREADY,
      Axi2ReadDataResponse_DatOut(1 downto 0) => axi_interconnect_0_M13_AXI_RRESP(1 downto 0),
      Axi2ReadDataValid_ValOut => axi_interconnect_0_M13_AXI_RVALID,
      Axi2WriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_0_M13_AXI_AWADDR(15 downto 0),
      Axi2WriteAddrProt_DatIn(2 downto 0) => axi_interconnect_0_M13_AXI_AWPROT(2 downto 0),
      Axi2WriteAddrReady_RdyOut => axi_interconnect_0_M13_AXI_AWREADY,
      Axi2WriteAddrValid_ValIn => axi_interconnect_0_M13_AXI_AWVALID,
      Axi2WriteDataData_DatIn(31 downto 0) => axi_interconnect_0_M13_AXI_WDATA(31 downto 0),
      Axi2WriteDataReady_RdyOut => axi_interconnect_0_M13_AXI_WREADY,
      Axi2WriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_0_M13_AXI_WSTRB(3 downto 0),
      Axi2WriteDataValid_ValIn => axi_interconnect_0_M13_AXI_WVALID,
      Axi2WriteRespReady_RdyIn => axi_interconnect_0_M13_AXI_BREADY,
      Axi2WriteRespResponse_DatOut(1 downto 0) => axi_interconnect_0_M13_AXI_BRESP(1 downto 0),
      Axi2WriteRespValid_ValOut => axi_interconnect_0_M13_AXI_BVALID,
      Sma10MHzSourceEnable_EnOut => TC_SmaSelector_0_Sma10MHzSourceEnable_EnOut,
      Sma10MHzSource_ClkIn => Mhz10ClkMac_ClkIn_1,
      SmaDcfMasterSource_DatIn => xlconstant_2_dout(0),
      SmaDcfSlaveSource_DatOut => NLW_TC_SmaSelector_0_SmaDcfSlaveSource_DatOut_UNCONNECTED,
      SmaExtPpsSource1_EvtOut => TC_SmaSelector_0_SmaExtPpsSource1_EvtOut,
      SmaExtPpsSource2_EvtOut => TC_SmaSelector_0_SmaExtPpsSource2_EvtOut,
      SmaFpgaPpsSource_EvtIn => TC_PpsGenerator_0_Pps_EvtOut,
      SmaFreqCnt1Source_EvtOut => TC_SmaSelector_0_SmaFreqCnt1Source_EvtOut,
      SmaFreqCnt2Source_EvtOut => TC_SmaSelector_0_SmaFreqCnt2Source_EvtOut,
      SmaFreqCnt3Source_EvtOut => TC_SmaSelector_0_SmaFreqCnt3Source_EvtOut,
      SmaFreqCnt4Source_EvtOut => TC_SmaSelector_0_SmaFreqCnt4Source_EvtOut,
      SmaGnss1PpsSource_EvtIn => PpsGnss1_EvtIn_1,
      SmaGnss2PpsSource_EvtIn => PpsGnss2_EvtIn_1,
      SmaIn1_DatIn => SmaIn1_DatIn_1,
      SmaIn1_EnOut => TC_SmaSelector_0_SmaIn1_EnOut,
      SmaIn2_DatIn => SmaIn2_DatIn_1,
      SmaIn2_EnOut => TC_SmaSelector_0_SmaIn2_EnOut,
      SmaIn3_DatIn => SmaIn3_DatIn_1,
      SmaIn3_EnOut => TC_SmaSelector_0_SmaIn3_EnOut,
      SmaIn4_DatIn => SmaIn4_DatIn_1,
      SmaIn4_EnOut => TC_SmaSelector_0_SmaIn4_EnOut,
      SmaIrigMasterSource_DatIn => xlconstant_2_dout(0),
      SmaIrigSlaveSource_DatOut => NLW_TC_SmaSelector_0_SmaIrigSlaveSource_DatOut_UNCONNECTED,
      SmaMacPpsSource_EvtIn => MacPps_EvtIn_1,
      SmaOut1_DatOut => TC_SmaSelector_0_SmaOut1_DatOut,
      SmaOut1_EnOut => TC_SmaSelector_0_SmaOut1_EnOut,
      SmaOut2_DatOut => TC_SmaSelector_0_SmaOut2_DatOut,
      SmaOut2_EnOut => TC_SmaSelector_0_SmaOut2_EnOut,
      SmaOut3_DatOut => TC_SmaSelector_0_SmaOut3_DatOut,
      SmaOut3_EnOut => TC_SmaSelector_0_SmaOut3_EnOut,
      SmaOut4_DatOut => TC_SmaSelector_0_SmaOut4_DatOut,
      SmaOut4_EnOut => TC_SmaSelector_0_SmaOut4_EnOut,
      SmaSignalGen1Source_DatIn => TC_SignalGenerator_0_SignalGenerator_EvtOut,
      SmaSignalGen2Source_DatIn => TC_SignalGenerator_Sma2_SignalGenerator_EvtOut,
      SmaSignalGen3Source_DatIn => TC_SignalGenerator_Sma3_SignalGenerator_EvtOut,
      SmaSignalGen4Source_DatIn => TC_SignalGenerator_Sma4_SignalGenerator_EvtOut,
      SmaTs1Source_EvtOut => TC_SmaSelector_0_SmaTs1Source_EvtOut,
      SmaTs2Source_EvtOut => TC_SmaSelector_0_SmaTs2Source_EvtOut,
      SmaTs3Source_EvtOut => TC_SmaSelector_0_SmaTs3Source_EvtOut,
      SmaTs4Source_EvtOut => TC_SmaSelector_0_SmaTs4Source_EvtOut,
      SmaUartExtSource_DatIn => axi_uart16550_ext_sout,
      SmaUartExtSource_DatOut => TC_SmaSelector_0_SmaUartExtSource_DatOut,
      SmaUartGnss1Source_DatIn => UartGnss1Rx_DatIn_1,
      SmaUartGnss2Source_DatIn => UartGnss2Rx_DatIn_1,
      SysClk_ClkIn => M02_ACLK_1,
      SysRstN_RstIn => proc_sys_reset_0_peripheral_aresetn(0)
    );
TC_Timestamper_1: component TimeCard_TC_Timestamper_1_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M04_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M04_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M04_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M04_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M04_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M04_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M04_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M04_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M04_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M04_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M04_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M04_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M04_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M04_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M04_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M04_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M04_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M04_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M04_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Irq_EvtOut => TC_Timestamper_Sma1_Irq_EvtOut,
      SignalTimestamper_EvtIn => TC_SmaSelector_0_SmaTs1Source_EvtOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_Timestamper_2: component TimeCard_TC_Timestamper_2_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M05_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M05_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M05_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M05_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M05_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M05_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M05_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M05_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M05_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M05_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M05_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M05_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M05_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M05_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M05_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M05_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M05_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M05_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M05_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Irq_EvtOut => TC_Timestamper_Sma2_Irq_EvtOut,
      SignalTimestamper_EvtIn => TC_SmaSelector_0_SmaTs2Source_EvtOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_Timestamper_3: component TimeCard_TC_Timestamper_3_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M06_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M06_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M06_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M06_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M06_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M06_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M06_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M06_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M06_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M06_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M06_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M06_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M06_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M06_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M06_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M06_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M06_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M06_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M06_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Irq_EvtOut => TC_Timestamper_Sma3_Irq_EvtOut,
      SignalTimestamper_EvtIn => TC_SmaSelector_0_SmaTs3Source_EvtOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_Timestamper_4: component TimeCard_TC_Timestamper_4_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M07_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M07_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M07_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M07_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M07_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M07_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M07_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M07_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M07_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M07_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M07_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M07_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M07_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M07_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M07_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M07_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M07_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M07_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M07_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Irq_EvtOut => TC_Timestamper_Sma4_Irq_EvtOut,
      SignalTimestamper_EvtIn => TC_SmaSelector_0_SmaTs4Source_EvtOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_Timestamper_FpgaPps: component TimeCard_TC_Timestamper_FpgaPps_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M02_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M02_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M02_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M02_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M02_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M02_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M02_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M02_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M02_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M02_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M02_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M02_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M02_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M02_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M02_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M02_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M02_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M02_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M02_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Irq_EvtOut => TC_Timestamper_PPS_Irq_EvtOut,
      SignalTimestamper_EvtIn => TC_PpsGenerator_0_Pps_EvtOut,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_Timestamper_Gnss1Pps: component TimeCard_TC_Timestamper_Gnss1Pps_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M03_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M03_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M03_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M03_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M03_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M03_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M03_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M03_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M03_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M03_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M03_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M03_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M03_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M03_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M03_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M03_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M03_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M03_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M03_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      Irq_EvtOut => TC_Timestamper_GnssPps_Irq_EvtOut,
      SignalTimestamper_EvtIn => PpsGnss1_EvtIn_1,
      SysClkNx_ClkIn => clk_wiz_2_clk_out3,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0)
    );
TC_TodSlave_0: component TimeCard_TC_TodSlave_0_0
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M18_AXI_ARADDR(15 downto 0),
      AxiReadAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M18_AXI_ARPROT(2 downto 0),
      AxiReadAddrReady_RdyOut => axi_interconnect_timecard_M18_AXI_ARREADY,
      AxiReadAddrValid_ValIn => axi_interconnect_timecard_M18_AXI_ARVALID(0),
      AxiReadDataData_DatOut(31 downto 0) => axi_interconnect_timecard_M18_AXI_RDATA(31 downto 0),
      AxiReadDataReady_RdyIn => axi_interconnect_timecard_M18_AXI_RREADY(0),
      AxiReadDataResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M18_AXI_RRESP(1 downto 0),
      AxiReadDataValid_ValOut => axi_interconnect_timecard_M18_AXI_RVALID,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => axi_interconnect_timecard_M18_AXI_AWADDR(15 downto 0),
      AxiWriteAddrProt_DatIn(2 downto 0) => axi_interconnect_timecard_M18_AXI_AWPROT(2 downto 0),
      AxiWriteAddrReady_RdyOut => axi_interconnect_timecard_M18_AXI_AWREADY,
      AxiWriteAddrValid_ValIn => axi_interconnect_timecard_M18_AXI_AWVALID(0),
      AxiWriteDataData_DatIn(31 downto 0) => axi_interconnect_timecard_M18_AXI_WDATA(31 downto 0),
      AxiWriteDataReady_RdyOut => axi_interconnect_timecard_M18_AXI_WREADY,
      AxiWriteDataStrobe_DatIn(3 downto 0) => axi_interconnect_timecard_M18_AXI_WSTRB(3 downto 0),
      AxiWriteDataValid_ValIn => axi_interconnect_timecard_M18_AXI_WVALID(0),
      AxiWriteRespReady_RdyIn => axi_interconnect_timecard_M18_AXI_BREADY(0),
      AxiWriteRespResponse_DatOut(1 downto 0) => axi_interconnect_timecard_M18_AXI_BRESP(1 downto 0),
      AxiWriteRespValid_ValOut => axi_interconnect_timecard_M18_AXI_BVALID,
      ClockTime_Nanosecond_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Nanosecond(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => TC_AdjustableClock_0_time_out_Second(31 downto 0),
      ClockTime_TimeJump_DatIn => TC_AdjustableClock_0_time_out_TimeJump,
      ClockTime_ValIn => TC_AdjustableClock_0_time_out_Valid,
      RxUart_DatIn => UartGnss1Rx_DatIn_1,
      SysClk_ClkIn => clk_wiz_1_clk_out1,
      SysRstN_RstIn => proc_sys_reset_2_peripheral_aresetn(0),
      TimeAdjustment_Nanosecond_DatOut(31 downto 0) => TC_TodSlave_0_time_adjustment_Nanosecond(31 downto 0),
      TimeAdjustment_Second_DatOut(31 downto 0) => TC_TodSlave_0_time_adjustment_Second(31 downto 0),
      TimeAdjustment_ValOut => TC_TodSlave_0_time_adjustment_Valid
    );
axi_gpio_ext: component TimeCard_axi_gpio_ext_0
     port map (
      gpio2_io_o(31 downto 0) => axi_gpio_ext_GPIO2_TRI_O(31 downto 0),
      gpio_io_i(31 downto 0) => axi_gpio_ext_GPIO_TRI_I(31 downto 0),
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(8 downto 0) => axi_interconnect_GPIO_M00_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_GPIO_M00_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_GPIO_M00_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => axi_interconnect_GPIO_M00_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_GPIO_M00_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_GPIO_M00_AXI_AWVALID(0),
      s_axi_bready => axi_interconnect_GPIO_M00_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_GPIO_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_GPIO_M00_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_GPIO_M00_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_GPIO_M00_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_GPIO_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_GPIO_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_GPIO_M00_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_GPIO_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_GPIO_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_GPIO_M00_AXI_WVALID(0)
    );
axi_gpio_gnss_mac: component TimeCard_axi_gpio_gnss_mac_0
     port map (
      gpio2_io_o(1 downto 0) => axi_gpio_gnss_mac_GPIO2_TRI_O(1 downto 0),
      gpio_io_i(1 downto 0) => axi_gpio_gnss_mac_GPIO_TRI_I(1 downto 0),
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(8 downto 0) => axi_interconnect_GPIO_M01_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_GPIO_M01_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_GPIO_M01_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => axi_interconnect_GPIO_M01_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_GPIO_M01_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_GPIO_M01_AXI_AWVALID(0),
      s_axi_bready => axi_interconnect_GPIO_M01_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_GPIO_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_GPIO_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_GPIO_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_GPIO_M01_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_GPIO_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_GPIO_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_GPIO_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_GPIO_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_GPIO_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_GPIO_M01_AXI_WVALID(0)
    );
axi_gpio_rgb: component TimeCard_axi_gpio_rgb_0
     port map (
      gpio_io_o(31 downto 0) => axi_gpio_rgb_GPIO_TRI_O(31 downto 0),
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(8 downto 0) => axi_interconnect_GPIO_M02_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_GPIO_M02_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_GPIO_M02_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => axi_interconnect_GPIO_M02_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_GPIO_M02_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_GPIO_M02_AXI_AWVALID(0),
      s_axi_bready => axi_interconnect_GPIO_M02_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_GPIO_M02_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_GPIO_M02_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_GPIO_M02_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_GPIO_M02_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_GPIO_M02_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_GPIO_M02_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_GPIO_M02_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_GPIO_M02_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_GPIO_M02_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_GPIO_M02_AXI_WVALID(0)
    );
axi_hwicap_0: component TimeCard_axi_hwicap_0_0
     port map (
      eos_in => axi_quad_spi_flash_eos,
      icap_clk => M02_ACLK_1,
      ip2intc_irpt => axi_hwicap_0_ip2intc_irpt,
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(8 downto 0) => axi_interconnect_0_M09_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M09_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M09_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => axi_interconnect_0_M09_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_0_M09_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M09_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M09_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M09_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M09_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M09_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M09_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M09_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M09_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M09_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M09_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M09_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M09_AXI_WVALID
    );
axi_iic: component TimeCard_axi_iic_0
     port map (
      gpo(0) => NLW_axi_iic_gpo_UNCONNECTED(0),
      iic2intc_irpt => axi_iic_iic2intc_irpt,
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(8 downto 0) => axi_interconnect_IIC_M00_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_IIC_M00_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_IIC_M00_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => axi_interconnect_IIC_M00_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_IIC_M00_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_IIC_M00_AXI_AWVALID(0),
      s_axi_bready => axi_interconnect_IIC_M00_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_IIC_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_IIC_M00_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_IIC_M00_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_IIC_M00_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_IIC_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_IIC_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_IIC_M00_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_IIC_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_IIC_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_IIC_M00_AXI_WVALID(0),
      scl_i => axi_iic_IIC_SCL_I,
      scl_o => axi_iic_IIC_SCL_O,
      scl_t => axi_iic_IIC_SCL_T,
      sda_i => axi_iic_IIC_SDA_I,
      sda_o => axi_iic_IIC_SDA_O,
      sda_t => axi_iic_IIC_SDA_T
    );
axi_iic_eeprom: component TimeCard_axi_iic_eeprom_0
     port map (
      gpo(0) => NLW_axi_iic_eeprom_gpo_UNCONNECTED(0),
      iic2intc_irpt => axi_iic_eeprom_iic2intc_irpt,
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(8 downto 0) => axi_interconnect_IIC_M01_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_IIC_M01_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_IIC_M01_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => axi_interconnect_IIC_M01_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_IIC_M01_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_IIC_M01_AXI_AWVALID(0),
      s_axi_bready => axi_interconnect_IIC_M01_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_IIC_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_IIC_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_IIC_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_IIC_M01_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_IIC_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_IIC_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_IIC_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_IIC_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_IIC_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_IIC_M01_AXI_WVALID(0),
      scl_i => axi_iic_eeprom_IIC_SCL_I,
      scl_o => axi_iic_eeprom_IIC_SCL_O,
      scl_t => axi_iic_eeprom_IIC_SCL_T,
      sda_i => axi_iic_eeprom_IIC_SDA_I,
      sda_o => axi_iic_eeprom_IIC_SDA_O,
      sda_t => axi_iic_eeprom_IIC_SDA_T
    );
axi_iic_rgb: component TimeCard_axi_iic_rgb_0
     port map (
      gpo(0) => NLW_axi_iic_rgb_gpo_UNCONNECTED(0),
      iic2intc_irpt => axi_iic_rgb_iic2intc_irpt,
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(8 downto 0) => axi_interconnect_IIC_M02_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_IIC_M02_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_IIC_M02_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => axi_interconnect_IIC_M02_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_IIC_M02_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_IIC_M02_AXI_AWVALID(0),
      s_axi_bready => axi_interconnect_IIC_M02_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_IIC_M02_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_IIC_M02_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_IIC_M02_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_IIC_M02_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_IIC_M02_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_IIC_M02_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_IIC_M02_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_IIC_M02_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_IIC_M02_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_IIC_M02_AXI_WVALID(0),
      scl_i => axi_iic_rgb_IIC_SCL_I,
      scl_o => axi_iic_rgb_IIC_SCL_O,
      scl_t => axi_iic_rgb_IIC_SCL_T,
      sda_i => axi_iic_rgb_IIC_SDA_I,
      sda_o => axi_iic_rgb_IIC_SDA_O,
      sda_t => axi_iic_rgb_IIC_SDA_T
    );
axi_interconnect_0: entity work.TimeCard_axi_interconnect_0_0
     port map (
      ACLK => axi_pcie_0_axi_aclk_out,
      ARESETN => ARESETN_1(0),
      M00_ACLK => clk_wiz_1_clk_out1,
      M00_ARESETN => M00_ARESETN_1(0),
      M00_AXI_araddr(31 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(31 downto 0),
      M00_AXI_arprot(2 downto 0) => axi_interconnect_0_M00_AXI_ARPROT(2 downto 0),
      M00_AXI_arready(0) => axi_interconnect_0_M00_AXI_ARREADY(0),
      M00_AXI_arvalid(0) => axi_interconnect_0_M00_AXI_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(31 downto 0),
      M00_AXI_awprot(2 downto 0) => axi_interconnect_0_M00_AXI_AWPROT(2 downto 0),
      M00_AXI_awready(0) => axi_interconnect_0_M00_AXI_AWREADY(0),
      M00_AXI_awvalid(0) => axi_interconnect_0_M00_AXI_AWVALID(0),
      M00_AXI_bready(0) => axi_interconnect_0_M00_AXI_BREADY(0),
      M00_AXI_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => axi_interconnect_0_M00_AXI_BVALID(0),
      M00_AXI_rdata(31 downto 0) => axi_interconnect_0_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready(0) => axi_interconnect_0_M00_AXI_RREADY(0),
      M00_AXI_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => axi_interconnect_0_M00_AXI_RVALID(0),
      M00_AXI_wdata(31 downto 0) => axi_interconnect_0_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready(0) => axi_interconnect_0_M00_AXI_WREADY(0),
      M00_AXI_wstrb(3 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => axi_interconnect_0_M00_AXI_WVALID(0),
      M01_ACLK => M02_ACLK_1,
      M01_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => axi_interconnect_0_M01_AXI_ARADDR(31 downto 0),
      M01_AXI_arprot(2 downto 0) => axi_interconnect_0_M01_AXI_ARPROT(2 downto 0),
      M01_AXI_arready(0) => axi_interconnect_0_M01_AXI_ARREADY(0),
      M01_AXI_arvalid(0) => axi_interconnect_0_M01_AXI_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => axi_interconnect_0_M01_AXI_AWADDR(31 downto 0),
      M01_AXI_awprot(2 downto 0) => axi_interconnect_0_M01_AXI_AWPROT(2 downto 0),
      M01_AXI_awready(0) => axi_interconnect_0_M01_AXI_AWREADY(0),
      M01_AXI_awvalid(0) => axi_interconnect_0_M01_AXI_AWVALID(0),
      M01_AXI_bready(0) => axi_interconnect_0_M01_AXI_BREADY(0),
      M01_AXI_bresp(1 downto 0) => axi_interconnect_0_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => axi_interconnect_0_M01_AXI_BVALID(0),
      M01_AXI_rdata(31 downto 0) => axi_interconnect_0_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready(0) => axi_interconnect_0_M01_AXI_RREADY(0),
      M01_AXI_rresp(1 downto 0) => axi_interconnect_0_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => axi_interconnect_0_M01_AXI_RVALID(0),
      M01_AXI_wdata(31 downto 0) => axi_interconnect_0_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready(0) => axi_interconnect_0_M01_AXI_WREADY(0),
      M01_AXI_wstrb(3 downto 0) => axi_interconnect_0_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => axi_interconnect_0_M01_AXI_WVALID(0),
      M02_ACLK => M02_ACLK_1,
      M02_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => S00_AXI_1_ARADDR(31 downto 0),
      M02_AXI_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      M02_AXI_arready(0) => S00_AXI_1_ARREADY(0),
      M02_AXI_arvalid(0) => S00_AXI_1_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => S00_AXI_1_AWADDR(31 downto 0),
      M02_AXI_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      M02_AXI_awready(0) => S00_AXI_1_AWREADY(0),
      M02_AXI_awvalid(0) => S00_AXI_1_AWVALID(0),
      M02_AXI_bready(0) => S00_AXI_1_BREADY(0),
      M02_AXI_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => S00_AXI_1_BVALID(0),
      M02_AXI_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      M02_AXI_rready(0) => S00_AXI_1_RREADY(0),
      M02_AXI_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => S00_AXI_1_RVALID(0),
      M02_AXI_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      M02_AXI_wready(0) => S00_AXI_1_WREADY(0),
      M02_AXI_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => S00_AXI_1_WVALID(0),
      M03_ACLK => M02_ACLK_1,
      M03_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M03_AXI_araddr(11 downto 0) => axi_interconnect_0_M03_AXI_ARADDR(11 downto 0),
      M03_AXI_arprot(2 downto 0) => axi_interconnect_0_M03_AXI_ARPROT(2 downto 0),
      M03_AXI_arready => axi_interconnect_0_M03_AXI_ARREADY,
      M03_AXI_arvalid => axi_interconnect_0_M03_AXI_ARVALID,
      M03_AXI_awaddr(11 downto 0) => axi_interconnect_0_M03_AXI_AWADDR(11 downto 0),
      M03_AXI_awprot(2 downto 0) => axi_interconnect_0_M03_AXI_AWPROT(2 downto 0),
      M03_AXI_awready => axi_interconnect_0_M03_AXI_AWREADY,
      M03_AXI_awvalid => axi_interconnect_0_M03_AXI_AWVALID,
      M03_AXI_bready => axi_interconnect_0_M03_AXI_BREADY,
      M03_AXI_bresp(1 downto 0) => axi_interconnect_0_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => axi_interconnect_0_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => axi_interconnect_0_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready => axi_interconnect_0_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => axi_interconnect_0_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => axi_interconnect_0_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => axi_interconnect_0_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready => axi_interconnect_0_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => axi_interconnect_0_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid => axi_interconnect_0_M03_AXI_WVALID,
      M04_ACLK => M02_ACLK_1,
      M04_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M04_AXI_araddr(12 downto 0) => axi_interconnect_0_M04_AXI_ARADDR(12 downto 0),
      M04_AXI_arready => axi_interconnect_0_M04_AXI_ARREADY,
      M04_AXI_arvalid => axi_interconnect_0_M04_AXI_ARVALID,
      M04_AXI_awaddr(12 downto 0) => axi_interconnect_0_M04_AXI_AWADDR(12 downto 0),
      M04_AXI_awready => axi_interconnect_0_M04_AXI_AWREADY,
      M04_AXI_awvalid => axi_interconnect_0_M04_AXI_AWVALID,
      M04_AXI_bready => axi_interconnect_0_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => axi_interconnect_0_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => axi_interconnect_0_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => axi_interconnect_0_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => axi_interconnect_0_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => axi_interconnect_0_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => axi_interconnect_0_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => axi_interconnect_0_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => axi_interconnect_0_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => axi_interconnect_0_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => axi_interconnect_0_M04_AXI_WVALID,
      M05_ACLK => M02_ACLK_1,
      M05_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M05_AXI_araddr(12 downto 0) => axi_interconnect_0_M05_AXI_ARADDR(12 downto 0),
      M05_AXI_arready => axi_interconnect_0_M05_AXI_ARREADY,
      M05_AXI_arvalid => axi_interconnect_0_M05_AXI_ARVALID,
      M05_AXI_awaddr(12 downto 0) => axi_interconnect_0_M05_AXI_AWADDR(12 downto 0),
      M05_AXI_awready => axi_interconnect_0_M05_AXI_AWREADY,
      M05_AXI_awvalid => axi_interconnect_0_M05_AXI_AWVALID,
      M05_AXI_bready => axi_interconnect_0_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => axi_interconnect_0_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid => axi_interconnect_0_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => axi_interconnect_0_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready => axi_interconnect_0_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => axi_interconnect_0_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid => axi_interconnect_0_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => axi_interconnect_0_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready => axi_interconnect_0_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => axi_interconnect_0_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid => axi_interconnect_0_M05_AXI_WVALID,
      M06_ACLK => M02_ACLK_1,
      M06_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M06_AXI_araddr(12 downto 0) => axi_interconnect_0_M06_AXI_ARADDR(12 downto 0),
      M06_AXI_arready => axi_interconnect_0_M06_AXI_ARREADY,
      M06_AXI_arvalid => axi_interconnect_0_M06_AXI_ARVALID,
      M06_AXI_awaddr(12 downto 0) => axi_interconnect_0_M06_AXI_AWADDR(12 downto 0),
      M06_AXI_awready => axi_interconnect_0_M06_AXI_AWREADY,
      M06_AXI_awvalid => axi_interconnect_0_M06_AXI_AWVALID,
      M06_AXI_bready => axi_interconnect_0_M06_AXI_BREADY,
      M06_AXI_bresp(1 downto 0) => axi_interconnect_0_M06_AXI_BRESP(1 downto 0),
      M06_AXI_bvalid => axi_interconnect_0_M06_AXI_BVALID,
      M06_AXI_rdata(31 downto 0) => axi_interconnect_0_M06_AXI_RDATA(31 downto 0),
      M06_AXI_rready => axi_interconnect_0_M06_AXI_RREADY,
      M06_AXI_rresp(1 downto 0) => axi_interconnect_0_M06_AXI_RRESP(1 downto 0),
      M06_AXI_rvalid => axi_interconnect_0_M06_AXI_RVALID,
      M06_AXI_wdata(31 downto 0) => axi_interconnect_0_M06_AXI_WDATA(31 downto 0),
      M06_AXI_wready => axi_interconnect_0_M06_AXI_WREADY,
      M06_AXI_wstrb(3 downto 0) => axi_interconnect_0_M06_AXI_WSTRB(3 downto 0),
      M06_AXI_wvalid => axi_interconnect_0_M06_AXI_WVALID,
      M07_ACLK => M02_ACLK_1,
      M07_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M07_AXI_araddr(12 downto 0) => axi_interconnect_0_M07_AXI_ARADDR(12 downto 0),
      M07_AXI_arready => axi_interconnect_0_M07_AXI_ARREADY,
      M07_AXI_arvalid => axi_interconnect_0_M07_AXI_ARVALID,
      M07_AXI_awaddr(12 downto 0) => axi_interconnect_0_M07_AXI_AWADDR(12 downto 0),
      M07_AXI_awready => axi_interconnect_0_M07_AXI_AWREADY,
      M07_AXI_awvalid => axi_interconnect_0_M07_AXI_AWVALID,
      M07_AXI_bready => axi_interconnect_0_M07_AXI_BREADY,
      M07_AXI_bresp(1 downto 0) => axi_interconnect_0_M07_AXI_BRESP(1 downto 0),
      M07_AXI_bvalid => axi_interconnect_0_M07_AXI_BVALID,
      M07_AXI_rdata(31 downto 0) => axi_interconnect_0_M07_AXI_RDATA(31 downto 0),
      M07_AXI_rready => axi_interconnect_0_M07_AXI_RREADY,
      M07_AXI_rresp(1 downto 0) => axi_interconnect_0_M07_AXI_RRESP(1 downto 0),
      M07_AXI_rvalid => axi_interconnect_0_M07_AXI_RVALID,
      M07_AXI_wdata(31 downto 0) => axi_interconnect_0_M07_AXI_WDATA(31 downto 0),
      M07_AXI_wready => axi_interconnect_0_M07_AXI_WREADY,
      M07_AXI_wstrb(3 downto 0) => axi_interconnect_0_M07_AXI_WSTRB(3 downto 0),
      M07_AXI_wvalid => axi_interconnect_0_M07_AXI_WVALID,
      M08_ACLK => M02_ACLK_1,
      M08_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M08_AXI_araddr(6 downto 0) => axi_interconnect_0_M08_AXI_ARADDR(6 downto 0),
      M08_AXI_arready => axi_interconnect_0_M08_AXI_ARREADY,
      M08_AXI_arvalid => axi_interconnect_0_M08_AXI_ARVALID,
      M08_AXI_awaddr(6 downto 0) => axi_interconnect_0_M08_AXI_AWADDR(6 downto 0),
      M08_AXI_awready => axi_interconnect_0_M08_AXI_AWREADY,
      M08_AXI_awvalid => axi_interconnect_0_M08_AXI_AWVALID,
      M08_AXI_bready => axi_interconnect_0_M08_AXI_BREADY,
      M08_AXI_bresp(1 downto 0) => axi_interconnect_0_M08_AXI_BRESP(1 downto 0),
      M08_AXI_bvalid => axi_interconnect_0_M08_AXI_BVALID,
      M08_AXI_rdata(31 downto 0) => axi_interconnect_0_M08_AXI_RDATA(31 downto 0),
      M08_AXI_rready => axi_interconnect_0_M08_AXI_RREADY,
      M08_AXI_rresp(1 downto 0) => axi_interconnect_0_M08_AXI_RRESP(1 downto 0),
      M08_AXI_rvalid => axi_interconnect_0_M08_AXI_RVALID,
      M08_AXI_wdata(31 downto 0) => axi_interconnect_0_M08_AXI_WDATA(31 downto 0),
      M08_AXI_wready => axi_interconnect_0_M08_AXI_WREADY,
      M08_AXI_wstrb(3 downto 0) => axi_interconnect_0_M08_AXI_WSTRB(3 downto 0),
      M08_AXI_wvalid => axi_interconnect_0_M08_AXI_WVALID,
      M09_ACLK => M02_ACLK_1,
      M09_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M09_AXI_araddr(8 downto 0) => axi_interconnect_0_M09_AXI_ARADDR(8 downto 0),
      M09_AXI_arready => axi_interconnect_0_M09_AXI_ARREADY,
      M09_AXI_arvalid => axi_interconnect_0_M09_AXI_ARVALID,
      M09_AXI_awaddr(8 downto 0) => axi_interconnect_0_M09_AXI_AWADDR(8 downto 0),
      M09_AXI_awready => axi_interconnect_0_M09_AXI_AWREADY,
      M09_AXI_awvalid => axi_interconnect_0_M09_AXI_AWVALID,
      M09_AXI_bready => axi_interconnect_0_M09_AXI_BREADY,
      M09_AXI_bresp(1 downto 0) => axi_interconnect_0_M09_AXI_BRESP(1 downto 0),
      M09_AXI_bvalid => axi_interconnect_0_M09_AXI_BVALID,
      M09_AXI_rdata(31 downto 0) => axi_interconnect_0_M09_AXI_RDATA(31 downto 0),
      M09_AXI_rready => axi_interconnect_0_M09_AXI_RREADY,
      M09_AXI_rresp(1 downto 0) => axi_interconnect_0_M09_AXI_RRESP(1 downto 0),
      M09_AXI_rvalid => axi_interconnect_0_M09_AXI_RVALID,
      M09_AXI_wdata(31 downto 0) => axi_interconnect_0_M09_AXI_WDATA(31 downto 0),
      M09_AXI_wready => axi_interconnect_0_M09_AXI_WREADY,
      M09_AXI_wstrb(3 downto 0) => axi_interconnect_0_M09_AXI_WSTRB(3 downto 0),
      M09_AXI_wvalid => axi_interconnect_0_M09_AXI_WVALID,
      M10_ACLK => axi_pcie_0_axi_ctl_aclk_out,
      M10_ARESETN => M10_ARESETN_1(0),
      M10_AXI_araddr(31 downto 0) => axi_interconnect_0_M10_AXI_ARADDR(31 downto 0),
      M10_AXI_arready => axi_interconnect_0_M10_AXI_ARREADY,
      M10_AXI_arvalid => axi_interconnect_0_M10_AXI_ARVALID,
      M10_AXI_awaddr(31 downto 0) => axi_interconnect_0_M10_AXI_AWADDR(31 downto 0),
      M10_AXI_awready => axi_interconnect_0_M10_AXI_AWREADY,
      M10_AXI_awvalid => axi_interconnect_0_M10_AXI_AWVALID,
      M10_AXI_bready => axi_interconnect_0_M10_AXI_BREADY,
      M10_AXI_bresp(1 downto 0) => axi_interconnect_0_M10_AXI_BRESP(1 downto 0),
      M10_AXI_bvalid => axi_interconnect_0_M10_AXI_BVALID,
      M10_AXI_rdata(31 downto 0) => axi_interconnect_0_M10_AXI_RDATA(31 downto 0),
      M10_AXI_rready => axi_interconnect_0_M10_AXI_RREADY,
      M10_AXI_rresp(1 downto 0) => axi_interconnect_0_M10_AXI_RRESP(1 downto 0),
      M10_AXI_rvalid => axi_interconnect_0_M10_AXI_RVALID,
      M10_AXI_wdata(31 downto 0) => axi_interconnect_0_M10_AXI_WDATA(31 downto 0),
      M10_AXI_wready => axi_interconnect_0_M10_AXI_WREADY,
      M10_AXI_wstrb(3 downto 0) => axi_interconnect_0_M10_AXI_WSTRB(3 downto 0),
      M10_AXI_wvalid => axi_interconnect_0_M10_AXI_WVALID,
      M11_ACLK => M02_ACLK_1,
      M11_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M11_AXI_araddr(12 downto 0) => axi_interconnect_0_M11_AXI_ARADDR(12 downto 0),
      M11_AXI_arready => axi_interconnect_0_M11_AXI_ARREADY,
      M11_AXI_arvalid => axi_interconnect_0_M11_AXI_ARVALID,
      M11_AXI_awaddr(12 downto 0) => axi_interconnect_0_M11_AXI_AWADDR(12 downto 0),
      M11_AXI_awready => axi_interconnect_0_M11_AXI_AWREADY,
      M11_AXI_awvalid => axi_interconnect_0_M11_AXI_AWVALID,
      M11_AXI_bready => axi_interconnect_0_M11_AXI_BREADY,
      M11_AXI_bresp(1 downto 0) => axi_interconnect_0_M11_AXI_BRESP(1 downto 0),
      M11_AXI_bvalid => axi_interconnect_0_M11_AXI_BVALID,
      M11_AXI_rdata(31 downto 0) => axi_interconnect_0_M11_AXI_RDATA(31 downto 0),
      M11_AXI_rready => axi_interconnect_0_M11_AXI_RREADY,
      M11_AXI_rresp(1 downto 0) => axi_interconnect_0_M11_AXI_RRESP(1 downto 0),
      M11_AXI_rvalid => axi_interconnect_0_M11_AXI_RVALID,
      M11_AXI_wdata(31 downto 0) => axi_interconnect_0_M11_AXI_WDATA(31 downto 0),
      M11_AXI_wready => axi_interconnect_0_M11_AXI_WREADY,
      M11_AXI_wstrb(3 downto 0) => axi_interconnect_0_M11_AXI_WSTRB(3 downto 0),
      M11_AXI_wvalid => axi_interconnect_0_M11_AXI_WVALID,
      M12_ACLK => M02_ACLK_1,
      M12_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M12_AXI_araddr(15 downto 0) => axi_interconnect_0_M12_AXI_ARADDR(15 downto 0),
      M12_AXI_arprot(2 downto 0) => axi_interconnect_0_M12_AXI_ARPROT(2 downto 0),
      M12_AXI_arready => axi_interconnect_0_M12_AXI_ARREADY,
      M12_AXI_arvalid => axi_interconnect_0_M12_AXI_ARVALID,
      M12_AXI_awaddr(15 downto 0) => axi_interconnect_0_M12_AXI_AWADDR(15 downto 0),
      M12_AXI_awprot(2 downto 0) => axi_interconnect_0_M12_AXI_AWPROT(2 downto 0),
      M12_AXI_awready => axi_interconnect_0_M12_AXI_AWREADY,
      M12_AXI_awvalid => axi_interconnect_0_M12_AXI_AWVALID,
      M12_AXI_bready => axi_interconnect_0_M12_AXI_BREADY,
      M12_AXI_bresp(1 downto 0) => axi_interconnect_0_M12_AXI_BRESP(1 downto 0),
      M12_AXI_bvalid => axi_interconnect_0_M12_AXI_BVALID,
      M12_AXI_rdata(31 downto 0) => axi_interconnect_0_M12_AXI_RDATA(31 downto 0),
      M12_AXI_rready => axi_interconnect_0_M12_AXI_RREADY,
      M12_AXI_rresp(1 downto 0) => axi_interconnect_0_M12_AXI_RRESP(1 downto 0),
      M12_AXI_rvalid => axi_interconnect_0_M12_AXI_RVALID,
      M12_AXI_wdata(31 downto 0) => axi_interconnect_0_M12_AXI_WDATA(31 downto 0),
      M12_AXI_wready => axi_interconnect_0_M12_AXI_WREADY,
      M12_AXI_wstrb(3 downto 0) => axi_interconnect_0_M12_AXI_WSTRB(3 downto 0),
      M12_AXI_wvalid => axi_interconnect_0_M12_AXI_WVALID,
      M13_ACLK => M02_ACLK_1,
      M13_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M13_AXI_araddr(15 downto 0) => axi_interconnect_0_M13_AXI_ARADDR(15 downto 0),
      M13_AXI_arprot(2 downto 0) => axi_interconnect_0_M13_AXI_ARPROT(2 downto 0),
      M13_AXI_arready => axi_interconnect_0_M13_AXI_ARREADY,
      M13_AXI_arvalid => axi_interconnect_0_M13_AXI_ARVALID,
      M13_AXI_awaddr(15 downto 0) => axi_interconnect_0_M13_AXI_AWADDR(15 downto 0),
      M13_AXI_awprot(2 downto 0) => axi_interconnect_0_M13_AXI_AWPROT(2 downto 0),
      M13_AXI_awready => axi_interconnect_0_M13_AXI_AWREADY,
      M13_AXI_awvalid => axi_interconnect_0_M13_AXI_AWVALID,
      M13_AXI_bready => axi_interconnect_0_M13_AXI_BREADY,
      M13_AXI_bresp(1 downto 0) => axi_interconnect_0_M13_AXI_BRESP(1 downto 0),
      M13_AXI_bvalid => axi_interconnect_0_M13_AXI_BVALID,
      M13_AXI_rdata(31 downto 0) => axi_interconnect_0_M13_AXI_RDATA(31 downto 0),
      M13_AXI_rready => axi_interconnect_0_M13_AXI_RREADY,
      M13_AXI_rresp(1 downto 0) => axi_interconnect_0_M13_AXI_RRESP(1 downto 0),
      M13_AXI_rvalid => axi_interconnect_0_M13_AXI_RVALID,
      M13_AXI_wdata(31 downto 0) => axi_interconnect_0_M13_AXI_WDATA(31 downto 0),
      M13_AXI_wready => axi_interconnect_0_M13_AXI_WREADY,
      M13_AXI_wstrb(3 downto 0) => axi_interconnect_0_M13_AXI_WSTRB(3 downto 0),
      M13_AXI_wvalid => axi_interconnect_0_M13_AXI_WVALID,
      M14_ACLK => M02_ACLK_1,
      M14_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M14_AXI_araddr(15 downto 0) => axi_interconnect_0_M14_AXI_ARADDR(15 downto 0),
      M14_AXI_arprot(2 downto 0) => axi_interconnect_0_M14_AXI_ARPROT(2 downto 0),
      M14_AXI_arready => axi_interconnect_0_M14_AXI_ARREADY,
      M14_AXI_arvalid => axi_interconnect_0_M14_AXI_ARVALID,
      M14_AXI_awaddr(15 downto 0) => axi_interconnect_0_M14_AXI_AWADDR(15 downto 0),
      M14_AXI_awprot(2 downto 0) => axi_interconnect_0_M14_AXI_AWPROT(2 downto 0),
      M14_AXI_awready => axi_interconnect_0_M14_AXI_AWREADY,
      M14_AXI_awvalid => axi_interconnect_0_M14_AXI_AWVALID,
      M14_AXI_bready => axi_interconnect_0_M14_AXI_BREADY,
      M14_AXI_bresp(1 downto 0) => axi_interconnect_0_M14_AXI_BRESP(1 downto 0),
      M14_AXI_bvalid => axi_interconnect_0_M14_AXI_BVALID,
      M14_AXI_rdata(31 downto 0) => axi_interconnect_0_M14_AXI_RDATA(31 downto 0),
      M14_AXI_rready => axi_interconnect_0_M14_AXI_RREADY,
      M14_AXI_rresp(1 downto 0) => axi_interconnect_0_M14_AXI_RRESP(1 downto 0),
      M14_AXI_rvalid => axi_interconnect_0_M14_AXI_RVALID,
      M14_AXI_wdata(31 downto 0) => axi_interconnect_0_M14_AXI_WDATA(31 downto 0),
      M14_AXI_wready => axi_interconnect_0_M14_AXI_WREADY,
      M14_AXI_wstrb(3 downto 0) => axi_interconnect_0_M14_AXI_WSTRB(3 downto 0),
      M14_AXI_wvalid => axi_interconnect_0_M14_AXI_WVALID,
      S00_ACLK => axi_pcie_0_axi_aclk_out,
      S00_ARESETN => ARESETN_1(0),
      S00_AXI_araddr(31 downto 0) => axi_pcie_0_M_AXI_ARADDR(31 downto 0),
      S00_AXI_arburst(1 downto 0) => axi_pcie_0_M_AXI_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => axi_pcie_0_M_AXI_ARCACHE(3 downto 0),
      S00_AXI_arlen(7 downto 0) => axi_pcie_0_M_AXI_ARLEN(7 downto 0),
      S00_AXI_arlock => axi_pcie_0_M_AXI_ARLOCK,
      S00_AXI_arprot(2 downto 0) => axi_pcie_0_M_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => axi_pcie_0_M_AXI_ARREADY,
      S00_AXI_arsize(2 downto 0) => axi_pcie_0_M_AXI_ARSIZE(2 downto 0),
      S00_AXI_arvalid => axi_pcie_0_M_AXI_ARVALID,
      S00_AXI_awaddr(31 downto 0) => axi_pcie_0_M_AXI_AWADDR(31 downto 0),
      S00_AXI_awburst(1 downto 0) => axi_pcie_0_M_AXI_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => axi_pcie_0_M_AXI_AWCACHE(3 downto 0),
      S00_AXI_awlen(7 downto 0) => axi_pcie_0_M_AXI_AWLEN(7 downto 0),
      S00_AXI_awlock => axi_pcie_0_M_AXI_AWLOCK,
      S00_AXI_awprot(2 downto 0) => axi_pcie_0_M_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => axi_pcie_0_M_AXI_AWREADY,
      S00_AXI_awsize(2 downto 0) => axi_pcie_0_M_AXI_AWSIZE(2 downto 0),
      S00_AXI_awvalid => axi_pcie_0_M_AXI_AWVALID,
      S00_AXI_bready => axi_pcie_0_M_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => axi_pcie_0_M_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => axi_pcie_0_M_AXI_BVALID,
      S00_AXI_rdata(63 downto 0) => axi_pcie_0_M_AXI_RDATA(63 downto 0),
      S00_AXI_rlast => axi_pcie_0_M_AXI_RLAST,
      S00_AXI_rready => axi_pcie_0_M_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => axi_pcie_0_M_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => axi_pcie_0_M_AXI_RVALID,
      S00_AXI_wdata(63 downto 0) => axi_pcie_0_M_AXI_WDATA(63 downto 0),
      S00_AXI_wlast => axi_pcie_0_M_AXI_WLAST,
      S00_AXI_wready => axi_pcie_0_M_AXI_WREADY,
      S00_AXI_wstrb(7 downto 0) => axi_pcie_0_M_AXI_WSTRB(7 downto 0),
      S00_AXI_wvalid => axi_pcie_0_M_AXI_WVALID,
      S01_ACLK => clk_wiz_1_clk_out1,
      S01_ARESETN => M00_ARESETN_1(0),
      S01_AXI_araddr(31 downto 0) => TC_ConfMaster_0_axi4l_master_ARADDR(31 downto 0),
      S01_AXI_arprot(2 downto 0) => TC_ConfMaster_0_axi4l_master_ARPROT(2 downto 0),
      S01_AXI_arready => TC_ConfMaster_0_axi4l_master_ARREADY,
      S01_AXI_arvalid => TC_ConfMaster_0_axi4l_master_ARVALID,
      S01_AXI_awaddr(31 downto 0) => TC_ConfMaster_0_axi4l_master_AWADDR(31 downto 0),
      S01_AXI_awprot(2 downto 0) => TC_ConfMaster_0_axi4l_master_AWPROT(2 downto 0),
      S01_AXI_awready => TC_ConfMaster_0_axi4l_master_AWREADY,
      S01_AXI_awvalid => TC_ConfMaster_0_axi4l_master_AWVALID,
      S01_AXI_bready => TC_ConfMaster_0_axi4l_master_BREADY,
      S01_AXI_bresp(1 downto 0) => TC_ConfMaster_0_axi4l_master_BRESP(1 downto 0),
      S01_AXI_bvalid => TC_ConfMaster_0_axi4l_master_BVALID,
      S01_AXI_rdata(31 downto 0) => TC_ConfMaster_0_axi4l_master_RDATA(31 downto 0),
      S01_AXI_rready => TC_ConfMaster_0_axi4l_master_RREADY,
      S01_AXI_rresp(1 downto 0) => TC_ConfMaster_0_axi4l_master_RRESP(1 downto 0),
      S01_AXI_rvalid => TC_ConfMaster_0_axi4l_master_RVALID,
      S01_AXI_wdata(31 downto 0) => TC_ConfMaster_0_axi4l_master_WDATA(31 downto 0),
      S01_AXI_wready => TC_ConfMaster_0_axi4l_master_WREADY,
      S01_AXI_wstrb(3 downto 0) => TC_ConfMaster_0_axi4l_master_WSTRB(3 downto 0),
      S01_AXI_wvalid => TC_ConfMaster_0_axi4l_master_WVALID
    );
axi_interconnect_GPIO: entity work.TimeCard_axi_interconnect_GPIO_0
     port map (
      ACLK => M02_ACLK_1,
      ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M00_ACLK => M02_ACLK_1,
      M00_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => axi_interconnect_GPIO_M00_AXI_ARADDR(31 downto 0),
      M00_AXI_arready(0) => axi_interconnect_GPIO_M00_AXI_ARREADY,
      M00_AXI_arvalid(0) => axi_interconnect_GPIO_M00_AXI_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => axi_interconnect_GPIO_M00_AXI_AWADDR(31 downto 0),
      M00_AXI_awready(0) => axi_interconnect_GPIO_M00_AXI_AWREADY,
      M00_AXI_awvalid(0) => axi_interconnect_GPIO_M00_AXI_AWVALID(0),
      M00_AXI_bready(0) => axi_interconnect_GPIO_M00_AXI_BREADY(0),
      M00_AXI_bresp(1 downto 0) => axi_interconnect_GPIO_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => axi_interconnect_GPIO_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => axi_interconnect_GPIO_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready(0) => axi_interconnect_GPIO_M00_AXI_RREADY(0),
      M00_AXI_rresp(1 downto 0) => axi_interconnect_GPIO_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => axi_interconnect_GPIO_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => axi_interconnect_GPIO_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready(0) => axi_interconnect_GPIO_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => axi_interconnect_GPIO_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => axi_interconnect_GPIO_M00_AXI_WVALID(0),
      M01_ACLK => M02_ACLK_1,
      M01_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => axi_interconnect_GPIO_M01_AXI_ARADDR(31 downto 0),
      M01_AXI_arready(0) => axi_interconnect_GPIO_M01_AXI_ARREADY,
      M01_AXI_arvalid(0) => axi_interconnect_GPIO_M01_AXI_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => axi_interconnect_GPIO_M01_AXI_AWADDR(31 downto 0),
      M01_AXI_awready(0) => axi_interconnect_GPIO_M01_AXI_AWREADY,
      M01_AXI_awvalid(0) => axi_interconnect_GPIO_M01_AXI_AWVALID(0),
      M01_AXI_bready(0) => axi_interconnect_GPIO_M01_AXI_BREADY(0),
      M01_AXI_bresp(1 downto 0) => axi_interconnect_GPIO_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => axi_interconnect_GPIO_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => axi_interconnect_GPIO_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready(0) => axi_interconnect_GPIO_M01_AXI_RREADY(0),
      M01_AXI_rresp(1 downto 0) => axi_interconnect_GPIO_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => axi_interconnect_GPIO_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => axi_interconnect_GPIO_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready(0) => axi_interconnect_GPIO_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => axi_interconnect_GPIO_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => axi_interconnect_GPIO_M01_AXI_WVALID(0),
      M02_ACLK => M02_ACLK_1,
      M02_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => axi_interconnect_GPIO_M02_AXI_ARADDR(31 downto 0),
      M02_AXI_arready(0) => axi_interconnect_GPIO_M02_AXI_ARREADY,
      M02_AXI_arvalid(0) => axi_interconnect_GPIO_M02_AXI_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => axi_interconnect_GPIO_M02_AXI_AWADDR(31 downto 0),
      M02_AXI_awready(0) => axi_interconnect_GPIO_M02_AXI_AWREADY,
      M02_AXI_awvalid(0) => axi_interconnect_GPIO_M02_AXI_AWVALID(0),
      M02_AXI_bready(0) => axi_interconnect_GPIO_M02_AXI_BREADY(0),
      M02_AXI_bresp(1 downto 0) => axi_interconnect_GPIO_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => axi_interconnect_GPIO_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => axi_interconnect_GPIO_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready(0) => axi_interconnect_GPIO_M02_AXI_RREADY(0),
      M02_AXI_rresp(1 downto 0) => axi_interconnect_GPIO_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => axi_interconnect_GPIO_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => axi_interconnect_GPIO_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready(0) => axi_interconnect_GPIO_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => axi_interconnect_GPIO_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => axi_interconnect_GPIO_M02_AXI_WVALID(0),
      S00_ACLK => M02_ACLK_1,
      S00_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => axi_interconnect_0_M01_AXI_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => axi_interconnect_0_M01_AXI_ARPROT(2 downto 0),
      S00_AXI_arready(0) => axi_interconnect_0_M01_AXI_ARREADY(0),
      S00_AXI_arvalid(0) => axi_interconnect_0_M01_AXI_ARVALID(0),
      S00_AXI_awaddr(31 downto 0) => axi_interconnect_0_M01_AXI_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => axi_interconnect_0_M01_AXI_AWPROT(2 downto 0),
      S00_AXI_awready(0) => axi_interconnect_0_M01_AXI_AWREADY(0),
      S00_AXI_awvalid(0) => axi_interconnect_0_M01_AXI_AWVALID(0),
      S00_AXI_bready(0) => axi_interconnect_0_M01_AXI_BREADY(0),
      S00_AXI_bresp(1 downto 0) => axi_interconnect_0_M01_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => axi_interconnect_0_M01_AXI_BVALID(0),
      S00_AXI_rdata(31 downto 0) => axi_interconnect_0_M01_AXI_RDATA(31 downto 0),
      S00_AXI_rready(0) => axi_interconnect_0_M01_AXI_RREADY(0),
      S00_AXI_rresp(1 downto 0) => axi_interconnect_0_M01_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => axi_interconnect_0_M01_AXI_RVALID(0),
      S00_AXI_wdata(31 downto 0) => axi_interconnect_0_M01_AXI_WDATA(31 downto 0),
      S00_AXI_wready(0) => axi_interconnect_0_M01_AXI_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => axi_interconnect_0_M01_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => axi_interconnect_0_M01_AXI_WVALID(0)
    );
axi_interconnect_IIC: entity work.TimeCard_axi_interconnect_IIC_0
     port map (
      ACLK => M02_ACLK_1,
      ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M00_ACLK => M02_ACLK_1,
      M00_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => axi_interconnect_IIC_M00_AXI_ARADDR(31 downto 0),
      M00_AXI_arready(0) => axi_interconnect_IIC_M00_AXI_ARREADY,
      M00_AXI_arvalid(0) => axi_interconnect_IIC_M00_AXI_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => axi_interconnect_IIC_M00_AXI_AWADDR(31 downto 0),
      M00_AXI_awready(0) => axi_interconnect_IIC_M00_AXI_AWREADY,
      M00_AXI_awvalid(0) => axi_interconnect_IIC_M00_AXI_AWVALID(0),
      M00_AXI_bready(0) => axi_interconnect_IIC_M00_AXI_BREADY(0),
      M00_AXI_bresp(1 downto 0) => axi_interconnect_IIC_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => axi_interconnect_IIC_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => axi_interconnect_IIC_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready(0) => axi_interconnect_IIC_M00_AXI_RREADY(0),
      M00_AXI_rresp(1 downto 0) => axi_interconnect_IIC_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => axi_interconnect_IIC_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => axi_interconnect_IIC_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready(0) => axi_interconnect_IIC_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => axi_interconnect_IIC_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => axi_interconnect_IIC_M00_AXI_WVALID(0),
      M01_ACLK => M02_ACLK_1,
      M01_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => axi_interconnect_IIC_M01_AXI_ARADDR(31 downto 0),
      M01_AXI_arready(0) => axi_interconnect_IIC_M01_AXI_ARREADY,
      M01_AXI_arvalid(0) => axi_interconnect_IIC_M01_AXI_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => axi_interconnect_IIC_M01_AXI_AWADDR(31 downto 0),
      M01_AXI_awready(0) => axi_interconnect_IIC_M01_AXI_AWREADY,
      M01_AXI_awvalid(0) => axi_interconnect_IIC_M01_AXI_AWVALID(0),
      M01_AXI_bready(0) => axi_interconnect_IIC_M01_AXI_BREADY(0),
      M01_AXI_bresp(1 downto 0) => axi_interconnect_IIC_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => axi_interconnect_IIC_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => axi_interconnect_IIC_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready(0) => axi_interconnect_IIC_M01_AXI_RREADY(0),
      M01_AXI_rresp(1 downto 0) => axi_interconnect_IIC_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => axi_interconnect_IIC_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => axi_interconnect_IIC_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready(0) => axi_interconnect_IIC_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => axi_interconnect_IIC_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => axi_interconnect_IIC_M01_AXI_WVALID(0),
      M02_ACLK => M02_ACLK_1,
      M02_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => axi_interconnect_IIC_M02_AXI_ARADDR(31 downto 0),
      M02_AXI_arready(0) => axi_interconnect_IIC_M02_AXI_ARREADY,
      M02_AXI_arvalid(0) => axi_interconnect_IIC_M02_AXI_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => axi_interconnect_IIC_M02_AXI_AWADDR(31 downto 0),
      M02_AXI_awready(0) => axi_interconnect_IIC_M02_AXI_AWREADY,
      M02_AXI_awvalid(0) => axi_interconnect_IIC_M02_AXI_AWVALID(0),
      M02_AXI_bready(0) => axi_interconnect_IIC_M02_AXI_BREADY(0),
      M02_AXI_bresp(1 downto 0) => axi_interconnect_IIC_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => axi_interconnect_IIC_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => axi_interconnect_IIC_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready(0) => axi_interconnect_IIC_M02_AXI_RREADY(0),
      M02_AXI_rresp(1 downto 0) => axi_interconnect_IIC_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => axi_interconnect_IIC_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => axi_interconnect_IIC_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready(0) => axi_interconnect_IIC_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => axi_interconnect_IIC_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => axi_interconnect_IIC_M02_AXI_WVALID(0),
      S00_ACLK => M02_ACLK_1,
      S00_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => S00_AXI_1_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      S00_AXI_arready(0) => S00_AXI_1_ARREADY(0),
      S00_AXI_arvalid(0) => S00_AXI_1_ARVALID(0),
      S00_AXI_awaddr(31 downto 0) => S00_AXI_1_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      S00_AXI_awready(0) => S00_AXI_1_AWREADY(0),
      S00_AXI_awvalid(0) => S00_AXI_1_AWVALID(0),
      S00_AXI_bready(0) => S00_AXI_1_BREADY(0),
      S00_AXI_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => S00_AXI_1_BVALID(0),
      S00_AXI_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      S00_AXI_rready(0) => S00_AXI_1_RREADY(0),
      S00_AXI_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => S00_AXI_1_RVALID(0),
      S00_AXI_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      S00_AXI_wready(0) => S00_AXI_1_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => S00_AXI_1_WVALID(0)
    );
axi_interconnect_timecard: entity work.TimeCard_axi_interconnect_timecard_0
     port map (
      ACLK => clk_wiz_1_clk_out1,
      ARESETN => M00_ARESETN_1(0),
      M00_ACLK => clk_wiz_1_clk_out1,
      M00_ARESETN => M00_ARESETN_1(0),
      M00_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M00_AXI_ARADDR(31 downto 0),
      M00_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M00_AXI_ARPROT(2 downto 0),
      M00_AXI_arready(0) => axi_interconnect_timecard_M00_AXI_ARREADY,
      M00_AXI_arvalid(0) => axi_interconnect_timecard_M00_AXI_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M00_AXI_AWADDR(31 downto 0),
      M00_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M00_AXI_AWPROT(2 downto 0),
      M00_AXI_awready(0) => axi_interconnect_timecard_M00_AXI_AWREADY,
      M00_AXI_awvalid(0) => axi_interconnect_timecard_M00_AXI_AWVALID(0),
      M00_AXI_bready(0) => axi_interconnect_timecard_M00_AXI_BREADY(0),
      M00_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => axi_interconnect_timecard_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready(0) => axi_interconnect_timecard_M00_AXI_RREADY(0),
      M00_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => axi_interconnect_timecard_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready(0) => axi_interconnect_timecard_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => axi_interconnect_timecard_M00_AXI_WVALID(0),
      M01_ACLK => clk_wiz_1_clk_out1,
      M01_ARESETN => M00_ARESETN_1(0),
      M01_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M01_AXI_ARADDR(31 downto 0),
      M01_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M01_AXI_ARPROT(2 downto 0),
      M01_AXI_arready(0) => axi_interconnect_timecard_M01_AXI_ARREADY,
      M01_AXI_arvalid(0) => axi_interconnect_timecard_M01_AXI_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M01_AXI_AWADDR(31 downto 0),
      M01_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M01_AXI_AWPROT(2 downto 0),
      M01_AXI_awready(0) => axi_interconnect_timecard_M01_AXI_AWREADY,
      M01_AXI_awvalid(0) => axi_interconnect_timecard_M01_AXI_AWVALID(0),
      M01_AXI_bready(0) => axi_interconnect_timecard_M01_AXI_BREADY(0),
      M01_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => axi_interconnect_timecard_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready(0) => axi_interconnect_timecard_M01_AXI_RREADY(0),
      M01_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => axi_interconnect_timecard_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready(0) => axi_interconnect_timecard_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => axi_interconnect_timecard_M01_AXI_WVALID(0),
      M02_ACLK => clk_wiz_1_clk_out1,
      M02_ARESETN => M00_ARESETN_1(0),
      M02_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M02_AXI_ARADDR(31 downto 0),
      M02_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M02_AXI_ARPROT(2 downto 0),
      M02_AXI_arready(0) => axi_interconnect_timecard_M02_AXI_ARREADY,
      M02_AXI_arvalid(0) => axi_interconnect_timecard_M02_AXI_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M02_AXI_AWADDR(31 downto 0),
      M02_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M02_AXI_AWPROT(2 downto 0),
      M02_AXI_awready(0) => axi_interconnect_timecard_M02_AXI_AWREADY,
      M02_AXI_awvalid(0) => axi_interconnect_timecard_M02_AXI_AWVALID(0),
      M02_AXI_bready(0) => axi_interconnect_timecard_M02_AXI_BREADY(0),
      M02_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => axi_interconnect_timecard_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready(0) => axi_interconnect_timecard_M02_AXI_RREADY(0),
      M02_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => axi_interconnect_timecard_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready(0) => axi_interconnect_timecard_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => axi_interconnect_timecard_M02_AXI_WVALID(0),
      M03_ACLK => clk_wiz_1_clk_out1,
      M03_ARESETN => M00_ARESETN_1(0),
      M03_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M03_AXI_ARADDR(31 downto 0),
      M03_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M03_AXI_ARPROT(2 downto 0),
      M03_AXI_arready(0) => axi_interconnect_timecard_M03_AXI_ARREADY,
      M03_AXI_arvalid(0) => axi_interconnect_timecard_M03_AXI_ARVALID(0),
      M03_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M03_AXI_AWADDR(31 downto 0),
      M03_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M03_AXI_AWPROT(2 downto 0),
      M03_AXI_awready(0) => axi_interconnect_timecard_M03_AXI_AWREADY,
      M03_AXI_awvalid(0) => axi_interconnect_timecard_M03_AXI_AWVALID(0),
      M03_AXI_bready(0) => axi_interconnect_timecard_M03_AXI_BREADY(0),
      M03_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid(0) => axi_interconnect_timecard_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready(0) => axi_interconnect_timecard_M03_AXI_RREADY(0),
      M03_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid(0) => axi_interconnect_timecard_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready(0) => axi_interconnect_timecard_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid(0) => axi_interconnect_timecard_M03_AXI_WVALID(0),
      M04_ACLK => clk_wiz_1_clk_out1,
      M04_ARESETN => M00_ARESETN_1(0),
      M04_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M04_AXI_ARADDR(31 downto 0),
      M04_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M04_AXI_ARPROT(2 downto 0),
      M04_AXI_arready(0) => axi_interconnect_timecard_M04_AXI_ARREADY,
      M04_AXI_arvalid(0) => axi_interconnect_timecard_M04_AXI_ARVALID(0),
      M04_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M04_AXI_AWADDR(31 downto 0),
      M04_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M04_AXI_AWPROT(2 downto 0),
      M04_AXI_awready(0) => axi_interconnect_timecard_M04_AXI_AWREADY,
      M04_AXI_awvalid(0) => axi_interconnect_timecard_M04_AXI_AWVALID(0),
      M04_AXI_bready(0) => axi_interconnect_timecard_M04_AXI_BREADY(0),
      M04_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid(0) => axi_interconnect_timecard_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready(0) => axi_interconnect_timecard_M04_AXI_RREADY(0),
      M04_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid(0) => axi_interconnect_timecard_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready(0) => axi_interconnect_timecard_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid(0) => axi_interconnect_timecard_M04_AXI_WVALID(0),
      M05_ACLK => clk_wiz_1_clk_out1,
      M05_ARESETN => M00_ARESETN_1(0),
      M05_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M05_AXI_ARADDR(31 downto 0),
      M05_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M05_AXI_ARPROT(2 downto 0),
      M05_AXI_arready(0) => axi_interconnect_timecard_M05_AXI_ARREADY,
      M05_AXI_arvalid(0) => axi_interconnect_timecard_M05_AXI_ARVALID(0),
      M05_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M05_AXI_AWADDR(31 downto 0),
      M05_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M05_AXI_AWPROT(2 downto 0),
      M05_AXI_awready(0) => axi_interconnect_timecard_M05_AXI_AWREADY,
      M05_AXI_awvalid(0) => axi_interconnect_timecard_M05_AXI_AWVALID(0),
      M05_AXI_bready(0) => axi_interconnect_timecard_M05_AXI_BREADY(0),
      M05_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid(0) => axi_interconnect_timecard_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready(0) => axi_interconnect_timecard_M05_AXI_RREADY(0),
      M05_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid(0) => axi_interconnect_timecard_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready(0) => axi_interconnect_timecard_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid(0) => axi_interconnect_timecard_M05_AXI_WVALID(0),
      M06_ACLK => clk_wiz_1_clk_out1,
      M06_ARESETN => M00_ARESETN_1(0),
      M06_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M06_AXI_ARADDR(31 downto 0),
      M06_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M06_AXI_ARPROT(2 downto 0),
      M06_AXI_arready(0) => axi_interconnect_timecard_M06_AXI_ARREADY,
      M06_AXI_arvalid(0) => axi_interconnect_timecard_M06_AXI_ARVALID(0),
      M06_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M06_AXI_AWADDR(31 downto 0),
      M06_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M06_AXI_AWPROT(2 downto 0),
      M06_AXI_awready(0) => axi_interconnect_timecard_M06_AXI_AWREADY,
      M06_AXI_awvalid(0) => axi_interconnect_timecard_M06_AXI_AWVALID(0),
      M06_AXI_bready(0) => axi_interconnect_timecard_M06_AXI_BREADY(0),
      M06_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M06_AXI_BRESP(1 downto 0),
      M06_AXI_bvalid(0) => axi_interconnect_timecard_M06_AXI_BVALID,
      M06_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M06_AXI_RDATA(31 downto 0),
      M06_AXI_rready(0) => axi_interconnect_timecard_M06_AXI_RREADY(0),
      M06_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M06_AXI_RRESP(1 downto 0),
      M06_AXI_rvalid(0) => axi_interconnect_timecard_M06_AXI_RVALID,
      M06_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M06_AXI_WDATA(31 downto 0),
      M06_AXI_wready(0) => axi_interconnect_timecard_M06_AXI_WREADY,
      M06_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M06_AXI_WSTRB(3 downto 0),
      M06_AXI_wvalid(0) => axi_interconnect_timecard_M06_AXI_WVALID(0),
      M07_ACLK => clk_wiz_1_clk_out1,
      M07_ARESETN => M00_ARESETN_1(0),
      M07_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M07_AXI_ARADDR(31 downto 0),
      M07_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M07_AXI_ARPROT(2 downto 0),
      M07_AXI_arready(0) => axi_interconnect_timecard_M07_AXI_ARREADY,
      M07_AXI_arvalid(0) => axi_interconnect_timecard_M07_AXI_ARVALID(0),
      M07_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M07_AXI_AWADDR(31 downto 0),
      M07_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M07_AXI_AWPROT(2 downto 0),
      M07_AXI_awready(0) => axi_interconnect_timecard_M07_AXI_AWREADY,
      M07_AXI_awvalid(0) => axi_interconnect_timecard_M07_AXI_AWVALID(0),
      M07_AXI_bready(0) => axi_interconnect_timecard_M07_AXI_BREADY(0),
      M07_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M07_AXI_BRESP(1 downto 0),
      M07_AXI_bvalid(0) => axi_interconnect_timecard_M07_AXI_BVALID,
      M07_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M07_AXI_RDATA(31 downto 0),
      M07_AXI_rready(0) => axi_interconnect_timecard_M07_AXI_RREADY(0),
      M07_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M07_AXI_RRESP(1 downto 0),
      M07_AXI_rvalid(0) => axi_interconnect_timecard_M07_AXI_RVALID,
      M07_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M07_AXI_WDATA(31 downto 0),
      M07_AXI_wready(0) => axi_interconnect_timecard_M07_AXI_WREADY,
      M07_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M07_AXI_WSTRB(3 downto 0),
      M07_AXI_wvalid(0) => axi_interconnect_timecard_M07_AXI_WVALID(0),
      M08_ACLK => clk_wiz_1_clk_out1,
      M08_ARESETN => M00_ARESETN_1(0),
      M08_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M08_AXI_ARADDR(31 downto 0),
      M08_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M08_AXI_ARPROT(2 downto 0),
      M08_AXI_arready(0) => axi_interconnect_timecard_M08_AXI_ARREADY,
      M08_AXI_arvalid(0) => axi_interconnect_timecard_M08_AXI_ARVALID(0),
      M08_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M08_AXI_AWADDR(31 downto 0),
      M08_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M08_AXI_AWPROT(2 downto 0),
      M08_AXI_awready(0) => axi_interconnect_timecard_M08_AXI_AWREADY,
      M08_AXI_awvalid(0) => axi_interconnect_timecard_M08_AXI_AWVALID(0),
      M08_AXI_bready(0) => axi_interconnect_timecard_M08_AXI_BREADY(0),
      M08_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M08_AXI_BRESP(1 downto 0),
      M08_AXI_bvalid(0) => axi_interconnect_timecard_M08_AXI_BVALID,
      M08_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M08_AXI_RDATA(31 downto 0),
      M08_AXI_rready(0) => axi_interconnect_timecard_M08_AXI_RREADY(0),
      M08_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M08_AXI_RRESP(1 downto 0),
      M08_AXI_rvalid(0) => axi_interconnect_timecard_M08_AXI_RVALID,
      M08_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M08_AXI_WDATA(31 downto 0),
      M08_AXI_wready(0) => axi_interconnect_timecard_M08_AXI_WREADY,
      M08_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M08_AXI_WSTRB(3 downto 0),
      M08_AXI_wvalid(0) => axi_interconnect_timecard_M08_AXI_WVALID(0),
      M09_ACLK => clk_wiz_1_clk_out1,
      M09_ARESETN => M00_ARESETN_1(0),
      M09_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M09_AXI_ARADDR(31 downto 0),
      M09_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M09_AXI_ARPROT(2 downto 0),
      M09_AXI_arready(0) => axi_interconnect_timecard_M09_AXI_ARREADY,
      M09_AXI_arvalid(0) => axi_interconnect_timecard_M09_AXI_ARVALID(0),
      M09_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M09_AXI_AWADDR(31 downto 0),
      M09_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M09_AXI_AWPROT(2 downto 0),
      M09_AXI_awready(0) => axi_interconnect_timecard_M09_AXI_AWREADY,
      M09_AXI_awvalid(0) => axi_interconnect_timecard_M09_AXI_AWVALID(0),
      M09_AXI_bready(0) => axi_interconnect_timecard_M09_AXI_BREADY(0),
      M09_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M09_AXI_BRESP(1 downto 0),
      M09_AXI_bvalid(0) => axi_interconnect_timecard_M09_AXI_BVALID,
      M09_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M09_AXI_RDATA(31 downto 0),
      M09_AXI_rready(0) => axi_interconnect_timecard_M09_AXI_RREADY(0),
      M09_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M09_AXI_RRESP(1 downto 0),
      M09_AXI_rvalid(0) => axi_interconnect_timecard_M09_AXI_RVALID,
      M09_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M09_AXI_WDATA(31 downto 0),
      M09_AXI_wready(0) => axi_interconnect_timecard_M09_AXI_WREADY,
      M09_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M09_AXI_WSTRB(3 downto 0),
      M09_AXI_wvalid(0) => axi_interconnect_timecard_M09_AXI_WVALID(0),
      M10_ACLK => clk_wiz_1_clk_out1,
      M10_ARESETN => M00_ARESETN_1(0),
      M10_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M10_AXI_ARADDR(31 downto 0),
      M10_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M10_AXI_ARPROT(2 downto 0),
      M10_AXI_arready(0) => axi_interconnect_timecard_M10_AXI_ARREADY,
      M10_AXI_arvalid(0) => axi_interconnect_timecard_M10_AXI_ARVALID(0),
      M10_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M10_AXI_AWADDR(31 downto 0),
      M10_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M10_AXI_AWPROT(2 downto 0),
      M10_AXI_awready(0) => axi_interconnect_timecard_M10_AXI_AWREADY,
      M10_AXI_awvalid(0) => axi_interconnect_timecard_M10_AXI_AWVALID(0),
      M10_AXI_bready(0) => axi_interconnect_timecard_M10_AXI_BREADY(0),
      M10_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M10_AXI_BRESP(1 downto 0),
      M10_AXI_bvalid(0) => axi_interconnect_timecard_M10_AXI_BVALID,
      M10_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M10_AXI_RDATA(31 downto 0),
      M10_AXI_rready(0) => axi_interconnect_timecard_M10_AXI_RREADY(0),
      M10_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M10_AXI_RRESP(1 downto 0),
      M10_AXI_rvalid(0) => axi_interconnect_timecard_M10_AXI_RVALID,
      M10_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M10_AXI_WDATA(31 downto 0),
      M10_AXI_wready(0) => axi_interconnect_timecard_M10_AXI_WREADY,
      M10_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M10_AXI_WSTRB(3 downto 0),
      M10_AXI_wvalid(0) => axi_interconnect_timecard_M10_AXI_WVALID(0),
      M11_ACLK => clk_wiz_1_clk_out1,
      M11_ARESETN => M00_ARESETN_1(0),
      M11_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M11_AXI_ARADDR(31 downto 0),
      M11_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M11_AXI_ARPROT(2 downto 0),
      M11_AXI_arready(0) => axi_interconnect_timecard_M11_AXI_ARREADY,
      M11_AXI_arvalid(0) => axi_interconnect_timecard_M11_AXI_ARVALID(0),
      M11_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M11_AXI_AWADDR(31 downto 0),
      M11_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M11_AXI_AWPROT(2 downto 0),
      M11_AXI_awready(0) => axi_interconnect_timecard_M11_AXI_AWREADY,
      M11_AXI_awvalid(0) => axi_interconnect_timecard_M11_AXI_AWVALID(0),
      M11_AXI_bready(0) => axi_interconnect_timecard_M11_AXI_BREADY(0),
      M11_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M11_AXI_BRESP(1 downto 0),
      M11_AXI_bvalid(0) => axi_interconnect_timecard_M11_AXI_BVALID,
      M11_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M11_AXI_RDATA(31 downto 0),
      M11_AXI_rready(0) => axi_interconnect_timecard_M11_AXI_RREADY(0),
      M11_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M11_AXI_RRESP(1 downto 0),
      M11_AXI_rvalid(0) => axi_interconnect_timecard_M11_AXI_RVALID,
      M11_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M11_AXI_WDATA(31 downto 0),
      M11_AXI_wready(0) => axi_interconnect_timecard_M11_AXI_WREADY,
      M11_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M11_AXI_WSTRB(3 downto 0),
      M11_AXI_wvalid(0) => axi_interconnect_timecard_M11_AXI_WVALID(0),
      M12_ACLK => clk_wiz_1_clk_out1,
      M12_ARESETN => M00_ARESETN_1(0),
      M12_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M12_AXI_ARADDR(31 downto 0),
      M12_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M12_AXI_ARPROT(2 downto 0),
      M12_AXI_arready(0) => axi_interconnect_timecard_M12_AXI_ARREADY,
      M12_AXI_arvalid(0) => axi_interconnect_timecard_M12_AXI_ARVALID(0),
      M12_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M12_AXI_AWADDR(31 downto 0),
      M12_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M12_AXI_AWPROT(2 downto 0),
      M12_AXI_awready(0) => axi_interconnect_timecard_M12_AXI_AWREADY,
      M12_AXI_awvalid(0) => axi_interconnect_timecard_M12_AXI_AWVALID(0),
      M12_AXI_bready(0) => axi_interconnect_timecard_M12_AXI_BREADY(0),
      M12_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M12_AXI_BRESP(1 downto 0),
      M12_AXI_bvalid(0) => axi_interconnect_timecard_M12_AXI_BVALID,
      M12_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M12_AXI_RDATA(31 downto 0),
      M12_AXI_rready(0) => axi_interconnect_timecard_M12_AXI_RREADY(0),
      M12_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M12_AXI_RRESP(1 downto 0),
      M12_AXI_rvalid(0) => axi_interconnect_timecard_M12_AXI_RVALID,
      M12_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M12_AXI_WDATA(31 downto 0),
      M12_AXI_wready(0) => axi_interconnect_timecard_M12_AXI_WREADY,
      M12_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M12_AXI_WSTRB(3 downto 0),
      M12_AXI_wvalid(0) => axi_interconnect_timecard_M12_AXI_WVALID(0),
      M13_ACLK => clk_wiz_1_clk_out1,
      M13_ARESETN => M00_ARESETN_1(0),
      M13_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M13_AXI_ARADDR(31 downto 0),
      M13_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M13_AXI_ARPROT(2 downto 0),
      M13_AXI_arready(0) => axi_interconnect_timecard_M13_AXI_ARREADY,
      M13_AXI_arvalid(0) => axi_interconnect_timecard_M13_AXI_ARVALID(0),
      M13_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M13_AXI_AWADDR(31 downto 0),
      M13_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M13_AXI_AWPROT(2 downto 0),
      M13_AXI_awready(0) => axi_interconnect_timecard_M13_AXI_AWREADY,
      M13_AXI_awvalid(0) => axi_interconnect_timecard_M13_AXI_AWVALID(0),
      M13_AXI_bready(0) => axi_interconnect_timecard_M13_AXI_BREADY(0),
      M13_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M13_AXI_BRESP(1 downto 0),
      M13_AXI_bvalid(0) => axi_interconnect_timecard_M13_AXI_BVALID,
      M13_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M13_AXI_RDATA(31 downto 0),
      M13_AXI_rready(0) => axi_interconnect_timecard_M13_AXI_RREADY(0),
      M13_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M13_AXI_RRESP(1 downto 0),
      M13_AXI_rvalid(0) => axi_interconnect_timecard_M13_AXI_RVALID,
      M13_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M13_AXI_WDATA(31 downto 0),
      M13_AXI_wready(0) => axi_interconnect_timecard_M13_AXI_WREADY,
      M13_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M13_AXI_WSTRB(3 downto 0),
      M13_AXI_wvalid(0) => axi_interconnect_timecard_M13_AXI_WVALID(0),
      M14_ACLK => clk_wiz_1_clk_out1,
      M14_ARESETN => M00_ARESETN_1(0),
      M14_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M14_AXI_ARADDR(31 downto 0),
      M14_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M14_AXI_ARPROT(2 downto 0),
      M14_AXI_arready(0) => axi_interconnect_timecard_M14_AXI_ARREADY,
      M14_AXI_arvalid(0) => axi_interconnect_timecard_M14_AXI_ARVALID(0),
      M14_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M14_AXI_AWADDR(31 downto 0),
      M14_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M14_AXI_AWPROT(2 downto 0),
      M14_AXI_awready(0) => axi_interconnect_timecard_M14_AXI_AWREADY,
      M14_AXI_awvalid(0) => axi_interconnect_timecard_M14_AXI_AWVALID(0),
      M14_AXI_bready(0) => axi_interconnect_timecard_M14_AXI_BREADY(0),
      M14_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M14_AXI_BRESP(1 downto 0),
      M14_AXI_bvalid(0) => axi_interconnect_timecard_M14_AXI_BVALID,
      M14_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M14_AXI_RDATA(31 downto 0),
      M14_AXI_rready(0) => axi_interconnect_timecard_M14_AXI_RREADY(0),
      M14_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M14_AXI_RRESP(1 downto 0),
      M14_AXI_rvalid(0) => axi_interconnect_timecard_M14_AXI_RVALID,
      M14_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M14_AXI_WDATA(31 downto 0),
      M14_AXI_wready(0) => axi_interconnect_timecard_M14_AXI_WREADY,
      M14_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M14_AXI_WSTRB(3 downto 0),
      M14_AXI_wvalid(0) => axi_interconnect_timecard_M14_AXI_WVALID(0),
      M15_ACLK => clk_wiz_1_clk_out1,
      M15_ARESETN => M00_ARESETN_1(0),
      M15_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M15_AXI_ARADDR(31 downto 0),
      M15_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M15_AXI_ARPROT(2 downto 0),
      M15_AXI_arready(0) => axi_interconnect_timecard_M15_AXI_ARREADY,
      M15_AXI_arvalid(0) => axi_interconnect_timecard_M15_AXI_ARVALID(0),
      M15_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M15_AXI_AWADDR(31 downto 0),
      M15_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M15_AXI_AWPROT(2 downto 0),
      M15_AXI_awready(0) => axi_interconnect_timecard_M15_AXI_AWREADY,
      M15_AXI_awvalid(0) => axi_interconnect_timecard_M15_AXI_AWVALID(0),
      M15_AXI_bready(0) => axi_interconnect_timecard_M15_AXI_BREADY(0),
      M15_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M15_AXI_BRESP(1 downto 0),
      M15_AXI_bvalid(0) => axi_interconnect_timecard_M15_AXI_BVALID,
      M15_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M15_AXI_RDATA(31 downto 0),
      M15_AXI_rready(0) => axi_interconnect_timecard_M15_AXI_RREADY(0),
      M15_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M15_AXI_RRESP(1 downto 0),
      M15_AXI_rvalid(0) => axi_interconnect_timecard_M15_AXI_RVALID,
      M15_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M15_AXI_WDATA(31 downto 0),
      M15_AXI_wready(0) => axi_interconnect_timecard_M15_AXI_WREADY,
      M15_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M15_AXI_WSTRB(3 downto 0),
      M15_AXI_wvalid(0) => axi_interconnect_timecard_M15_AXI_WVALID(0),
      M16_ACLK => clk_wiz_1_clk_out1,
      M16_ARESETN => M00_ARESETN_1(0),
      M16_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M16_AXI_ARADDR(31 downto 0),
      M16_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M16_AXI_ARPROT(2 downto 0),
      M16_AXI_arready(0) => axi_interconnect_timecard_M16_AXI_ARREADY,
      M16_AXI_arvalid(0) => axi_interconnect_timecard_M16_AXI_ARVALID(0),
      M16_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M16_AXI_AWADDR(31 downto 0),
      M16_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M16_AXI_AWPROT(2 downto 0),
      M16_AXI_awready(0) => axi_interconnect_timecard_M16_AXI_AWREADY,
      M16_AXI_awvalid(0) => axi_interconnect_timecard_M16_AXI_AWVALID(0),
      M16_AXI_bready(0) => axi_interconnect_timecard_M16_AXI_BREADY(0),
      M16_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M16_AXI_BRESP(1 downto 0),
      M16_AXI_bvalid(0) => axi_interconnect_timecard_M16_AXI_BVALID,
      M16_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M16_AXI_RDATA(31 downto 0),
      M16_AXI_rready(0) => axi_interconnect_timecard_M16_AXI_RREADY(0),
      M16_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M16_AXI_RRESP(1 downto 0),
      M16_AXI_rvalid(0) => axi_interconnect_timecard_M16_AXI_RVALID,
      M16_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M16_AXI_WDATA(31 downto 0),
      M16_AXI_wready(0) => axi_interconnect_timecard_M16_AXI_WREADY,
      M16_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M16_AXI_WSTRB(3 downto 0),
      M16_AXI_wvalid(0) => axi_interconnect_timecard_M16_AXI_WVALID(0),
      M17_ACLK => clk_wiz_1_clk_out1,
      M17_ARESETN => M00_ARESETN_1(0),
      M17_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M17_AXI_ARADDR(31 downto 0),
      M17_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M17_AXI_ARPROT(2 downto 0),
      M17_AXI_arready(0) => axi_interconnect_timecard_M17_AXI_ARREADY,
      M17_AXI_arvalid(0) => axi_interconnect_timecard_M17_AXI_ARVALID(0),
      M17_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M17_AXI_AWADDR(31 downto 0),
      M17_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M17_AXI_AWPROT(2 downto 0),
      M17_AXI_awready(0) => axi_interconnect_timecard_M17_AXI_AWREADY,
      M17_AXI_awvalid(0) => axi_interconnect_timecard_M17_AXI_AWVALID(0),
      M17_AXI_bready(0) => axi_interconnect_timecard_M17_AXI_BREADY(0),
      M17_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M17_AXI_BRESP(1 downto 0),
      M17_AXI_bvalid(0) => axi_interconnect_timecard_M17_AXI_BVALID,
      M17_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M17_AXI_RDATA(31 downto 0),
      M17_AXI_rready(0) => axi_interconnect_timecard_M17_AXI_RREADY(0),
      M17_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M17_AXI_RRESP(1 downto 0),
      M17_AXI_rvalid(0) => axi_interconnect_timecard_M17_AXI_RVALID,
      M17_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M17_AXI_WDATA(31 downto 0),
      M17_AXI_wready(0) => axi_interconnect_timecard_M17_AXI_WREADY,
      M17_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M17_AXI_WSTRB(3 downto 0),
      M17_AXI_wvalid(0) => axi_interconnect_timecard_M17_AXI_WVALID(0),
      M18_ACLK => clk_wiz_1_clk_out1,
      M18_ARESETN => M00_ARESETN_1(0),
      M18_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M18_AXI_ARADDR(31 downto 0),
      M18_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M18_AXI_ARPROT(2 downto 0),
      M18_AXI_arready(0) => axi_interconnect_timecard_M18_AXI_ARREADY,
      M18_AXI_arvalid(0) => axi_interconnect_timecard_M18_AXI_ARVALID(0),
      M18_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M18_AXI_AWADDR(31 downto 0),
      M18_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M18_AXI_AWPROT(2 downto 0),
      M18_AXI_awready(0) => axi_interconnect_timecard_M18_AXI_AWREADY,
      M18_AXI_awvalid(0) => axi_interconnect_timecard_M18_AXI_AWVALID(0),
      M18_AXI_bready(0) => axi_interconnect_timecard_M18_AXI_BREADY(0),
      M18_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M18_AXI_BRESP(1 downto 0),
      M18_AXI_bvalid(0) => axi_interconnect_timecard_M18_AXI_BVALID,
      M18_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M18_AXI_RDATA(31 downto 0),
      M18_AXI_rready(0) => axi_interconnect_timecard_M18_AXI_RREADY(0),
      M18_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M18_AXI_RRESP(1 downto 0),
      M18_AXI_rvalid(0) => axi_interconnect_timecard_M18_AXI_RVALID,
      M18_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M18_AXI_WDATA(31 downto 0),
      M18_AXI_wready(0) => axi_interconnect_timecard_M18_AXI_WREADY,
      M18_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M18_AXI_WSTRB(3 downto 0),
      M18_AXI_wvalid(0) => axi_interconnect_timecard_M18_AXI_WVALID(0),
      M19_ACLK => clk_wiz_1_clk_out1,
      M19_ARESETN => M00_ARESETN_1(0),
      M19_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M19_AXI_ARADDR(31 downto 0),
      M19_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M19_AXI_ARPROT(2 downto 0),
      M19_AXI_arready(0) => axi_interconnect_timecard_M19_AXI_ARREADY,
      M19_AXI_arvalid(0) => axi_interconnect_timecard_M19_AXI_ARVALID(0),
      M19_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M19_AXI_AWADDR(31 downto 0),
      M19_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M19_AXI_AWPROT(2 downto 0),
      M19_AXI_awready(0) => axi_interconnect_timecard_M19_AXI_AWREADY,
      M19_AXI_awvalid(0) => axi_interconnect_timecard_M19_AXI_AWVALID(0),
      M19_AXI_bready(0) => axi_interconnect_timecard_M19_AXI_BREADY(0),
      M19_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M19_AXI_BRESP(1 downto 0),
      M19_AXI_bvalid(0) => axi_interconnect_timecard_M19_AXI_BVALID,
      M19_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M19_AXI_RDATA(31 downto 0),
      M19_AXI_rready(0) => axi_interconnect_timecard_M19_AXI_RREADY(0),
      M19_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M19_AXI_RRESP(1 downto 0),
      M19_AXI_rvalid(0) => axi_interconnect_timecard_M19_AXI_RVALID,
      M19_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M19_AXI_WDATA(31 downto 0),
      M19_AXI_wready(0) => axi_interconnect_timecard_M19_AXI_WREADY,
      M19_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M19_AXI_WSTRB(3 downto 0),
      M19_AXI_wvalid(0) => axi_interconnect_timecard_M19_AXI_WVALID(0),
      M20_ACLK => clk_wiz_1_clk_out1,
      M20_ARESETN => M00_ARESETN_1(0),
      M20_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M20_AXI_ARADDR(31 downto 0),
      M20_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M20_AXI_ARPROT(2 downto 0),
      M20_AXI_arready(0) => axi_interconnect_timecard_M20_AXI_ARREADY,
      M20_AXI_arvalid(0) => axi_interconnect_timecard_M20_AXI_ARVALID(0),
      M20_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M20_AXI_AWADDR(31 downto 0),
      M20_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M20_AXI_AWPROT(2 downto 0),
      M20_AXI_awready(0) => axi_interconnect_timecard_M20_AXI_AWREADY,
      M20_AXI_awvalid(0) => axi_interconnect_timecard_M20_AXI_AWVALID(0),
      M20_AXI_bready(0) => axi_interconnect_timecard_M20_AXI_BREADY(0),
      M20_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M20_AXI_BRESP(1 downto 0),
      M20_AXI_bvalid(0) => axi_interconnect_timecard_M20_AXI_BVALID,
      M20_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M20_AXI_RDATA(31 downto 0),
      M20_AXI_rready(0) => axi_interconnect_timecard_M20_AXI_RREADY(0),
      M20_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M20_AXI_RRESP(1 downto 0),
      M20_AXI_rvalid(0) => axi_interconnect_timecard_M20_AXI_RVALID,
      M20_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M20_AXI_WDATA(31 downto 0),
      M20_AXI_wready(0) => axi_interconnect_timecard_M20_AXI_WREADY,
      M20_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M20_AXI_WSTRB(3 downto 0),
      M20_AXI_wvalid(0) => axi_interconnect_timecard_M20_AXI_WVALID(0),
      M21_ACLK => clk_wiz_1_clk_out1,
      M21_ARESETN => M00_ARESETN_1(0),
      M21_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M21_AXI_ARADDR(31 downto 0),
      M21_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M21_AXI_ARPROT(2 downto 0),
      M21_AXI_arready(0) => axi_interconnect_timecard_M21_AXI_ARREADY,
      M21_AXI_arvalid(0) => axi_interconnect_timecard_M21_AXI_ARVALID(0),
      M21_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M21_AXI_AWADDR(31 downto 0),
      M21_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M21_AXI_AWPROT(2 downto 0),
      M21_AXI_awready(0) => axi_interconnect_timecard_M21_AXI_AWREADY,
      M21_AXI_awvalid(0) => axi_interconnect_timecard_M21_AXI_AWVALID(0),
      M21_AXI_bready(0) => axi_interconnect_timecard_M21_AXI_BREADY(0),
      M21_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M21_AXI_BRESP(1 downto 0),
      M21_AXI_bvalid(0) => axi_interconnect_timecard_M21_AXI_BVALID,
      M21_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M21_AXI_RDATA(31 downto 0),
      M21_AXI_rready(0) => axi_interconnect_timecard_M21_AXI_RREADY(0),
      M21_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M21_AXI_RRESP(1 downto 0),
      M21_AXI_rvalid(0) => axi_interconnect_timecard_M21_AXI_RVALID,
      M21_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M21_AXI_WDATA(31 downto 0),
      M21_AXI_wready(0) => axi_interconnect_timecard_M21_AXI_WREADY,
      M21_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M21_AXI_WSTRB(3 downto 0),
      M21_AXI_wvalid(0) => axi_interconnect_timecard_M21_AXI_WVALID(0),
      M22_ACLK => clk_wiz_1_clk_out1,
      M22_ARESETN => M00_ARESETN_1(0),
      M22_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M22_AXI_ARADDR(31 downto 0),
      M22_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M22_AXI_ARPROT(2 downto 0),
      M22_AXI_arready(0) => axi_interconnect_timecard_M22_AXI_ARREADY,
      M22_AXI_arvalid(0) => axi_interconnect_timecard_M22_AXI_ARVALID(0),
      M22_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M22_AXI_AWADDR(31 downto 0),
      M22_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M22_AXI_AWPROT(2 downto 0),
      M22_AXI_awready(0) => axi_interconnect_timecard_M22_AXI_AWREADY,
      M22_AXI_awvalid(0) => axi_interconnect_timecard_M22_AXI_AWVALID(0),
      M22_AXI_bready(0) => axi_interconnect_timecard_M22_AXI_BREADY(0),
      M22_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M22_AXI_BRESP(1 downto 0),
      M22_AXI_bvalid(0) => axi_interconnect_timecard_M22_AXI_BVALID,
      M22_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M22_AXI_RDATA(31 downto 0),
      M22_AXI_rready(0) => axi_interconnect_timecard_M22_AXI_RREADY(0),
      M22_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M22_AXI_RRESP(1 downto 0),
      M22_AXI_rvalid(0) => axi_interconnect_timecard_M22_AXI_RVALID,
      M22_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M22_AXI_WDATA(31 downto 0),
      M22_AXI_wready(0) => axi_interconnect_timecard_M22_AXI_WREADY,
      M22_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M22_AXI_WSTRB(3 downto 0),
      M22_AXI_wvalid(0) => axi_interconnect_timecard_M22_AXI_WVALID(0),
      M23_ACLK => clk_wiz_1_clk_out1,
      M23_ARESETN => M00_ARESETN_1(0),
      M23_AXI_araddr(31 downto 0) => axi_interconnect_timecard_M23_AXI_ARADDR(31 downto 0),
      M23_AXI_arprot(2 downto 0) => axi_interconnect_timecard_M23_AXI_ARPROT(2 downto 0),
      M23_AXI_arready(0) => axi_interconnect_timecard_M23_AXI_ARREADY,
      M23_AXI_arvalid(0) => axi_interconnect_timecard_M23_AXI_ARVALID(0),
      M23_AXI_awaddr(31 downto 0) => axi_interconnect_timecard_M23_AXI_AWADDR(31 downto 0),
      M23_AXI_awprot(2 downto 0) => axi_interconnect_timecard_M23_AXI_AWPROT(2 downto 0),
      M23_AXI_awready(0) => axi_interconnect_timecard_M23_AXI_AWREADY,
      M23_AXI_awvalid(0) => axi_interconnect_timecard_M23_AXI_AWVALID(0),
      M23_AXI_bready(0) => axi_interconnect_timecard_M23_AXI_BREADY(0),
      M23_AXI_bresp(1 downto 0) => axi_interconnect_timecard_M23_AXI_BRESP(1 downto 0),
      M23_AXI_bvalid(0) => axi_interconnect_timecard_M23_AXI_BVALID,
      M23_AXI_rdata(31 downto 0) => axi_interconnect_timecard_M23_AXI_RDATA(31 downto 0),
      M23_AXI_rready(0) => axi_interconnect_timecard_M23_AXI_RREADY(0),
      M23_AXI_rresp(1 downto 0) => axi_interconnect_timecard_M23_AXI_RRESP(1 downto 0),
      M23_AXI_rvalid(0) => axi_interconnect_timecard_M23_AXI_RVALID,
      M23_AXI_wdata(31 downto 0) => axi_interconnect_timecard_M23_AXI_WDATA(31 downto 0),
      M23_AXI_wready(0) => axi_interconnect_timecard_M23_AXI_WREADY,
      M23_AXI_wstrb(3 downto 0) => axi_interconnect_timecard_M23_AXI_WSTRB(3 downto 0),
      M23_AXI_wvalid(0) => axi_interconnect_timecard_M23_AXI_WVALID(0),
      S00_ACLK => clk_wiz_1_clk_out1,
      S00_ARESETN => M00_ARESETN_1(0),
      S00_AXI_araddr(31 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => axi_interconnect_0_M00_AXI_ARPROT(2 downto 0),
      S00_AXI_arready(0) => axi_interconnect_0_M00_AXI_ARREADY(0),
      S00_AXI_arvalid(0) => axi_interconnect_0_M00_AXI_ARVALID(0),
      S00_AXI_awaddr(31 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => axi_interconnect_0_M00_AXI_AWPROT(2 downto 0),
      S00_AXI_awready(0) => axi_interconnect_0_M00_AXI_AWREADY(0),
      S00_AXI_awvalid(0) => axi_interconnect_0_M00_AXI_AWVALID(0),
      S00_AXI_bready(0) => axi_interconnect_0_M00_AXI_BREADY(0),
      S00_AXI_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => axi_interconnect_0_M00_AXI_BVALID(0),
      S00_AXI_rdata(31 downto 0) => axi_interconnect_0_M00_AXI_RDATA(31 downto 0),
      S00_AXI_rready(0) => axi_interconnect_0_M00_AXI_RREADY(0),
      S00_AXI_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => axi_interconnect_0_M00_AXI_RVALID(0),
      S00_AXI_wdata(31 downto 0) => axi_interconnect_0_M00_AXI_WDATA(31 downto 0),
      S00_AXI_wready(0) => axi_interconnect_0_M00_AXI_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => axi_interconnect_0_M00_AXI_WVALID(0)
    );
axi_pcie_0: component TimeCard_axi_pcie_0_0
     port map (
      INTX_MSI_Grant => axi_pcie_0_INTX_MSI_Grant,
      INTX_MSI_Request => TC_MsiIrq_0_MsiReq_ValOut,
      MSI_Vector_Num(4 downto 0) => TC_MsiIrq_0_MsiVectorNum_DatOut(4 downto 0),
      MSI_Vector_Width(2 downto 0) => axi_pcie_0_MSI_Vector_Width(2 downto 0),
      MSI_enable => axi_pcie_0_MSI_enable,
      REFCLK => util_ds_buf_1_IBUF_OUT(0),
      axi_aclk_out => axi_pcie_0_axi_aclk_out,
      axi_aresetn => ARESETN_1(0),
      axi_ctl_aclk_out => axi_pcie_0_axi_ctl_aclk_out,
      int_dclk_out => NLW_axi_pcie_0_int_dclk_out_UNCONNECTED,
      int_mmcm_lock_out => NLW_axi_pcie_0_int_mmcm_lock_out_UNCONNECTED,
      int_oobclk_out => NLW_axi_pcie_0_int_oobclk_out_UNCONNECTED,
      int_pclk_out_slave => NLW_axi_pcie_0_int_pclk_out_slave_UNCONNECTED,
      int_pclk_sel_slave(0) => '0',
      int_qplllock_out(1 downto 0) => NLW_axi_pcie_0_int_qplllock_out_UNCONNECTED(1 downto 0),
      int_qplloutclk_out(1 downto 0) => NLW_axi_pcie_0_int_qplloutclk_out_UNCONNECTED(1 downto 0),
      int_qplloutrefclk_out(1 downto 0) => NLW_axi_pcie_0_int_qplloutrefclk_out_UNCONNECTED(1 downto 0),
      int_rxoutclk_out(0) => NLW_axi_pcie_0_int_rxoutclk_out_UNCONNECTED(0),
      int_rxusrclk_out => NLW_axi_pcie_0_int_rxusrclk_out_UNCONNECTED,
      int_userclk1_out => NLW_axi_pcie_0_int_userclk1_out_UNCONNECTED,
      int_userclk2_out => NLW_axi_pcie_0_int_userclk2_out_UNCONNECTED,
      interrupt_out => NLW_axi_pcie_0_interrupt_out_UNCONNECTED,
      m_axi_araddr(31 downto 0) => axi_pcie_0_M_AXI_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => axi_pcie_0_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => axi_pcie_0_M_AXI_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => axi_pcie_0_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock => axi_pcie_0_M_AXI_ARLOCK,
      m_axi_arprot(2 downto 0) => axi_pcie_0_M_AXI_ARPROT(2 downto 0),
      m_axi_arready => axi_pcie_0_M_AXI_ARREADY,
      m_axi_arsize(2 downto 0) => axi_pcie_0_M_AXI_ARSIZE(2 downto 0),
      m_axi_arvalid => axi_pcie_0_M_AXI_ARVALID,
      m_axi_awaddr(31 downto 0) => axi_pcie_0_M_AXI_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => axi_pcie_0_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => axi_pcie_0_M_AXI_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => axi_pcie_0_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock => axi_pcie_0_M_AXI_AWLOCK,
      m_axi_awprot(2 downto 0) => axi_pcie_0_M_AXI_AWPROT(2 downto 0),
      m_axi_awready => axi_pcie_0_M_AXI_AWREADY,
      m_axi_awsize(2 downto 0) => axi_pcie_0_M_AXI_AWSIZE(2 downto 0),
      m_axi_awvalid => axi_pcie_0_M_AXI_AWVALID,
      m_axi_bready => axi_pcie_0_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => axi_pcie_0_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => axi_pcie_0_M_AXI_BVALID,
      m_axi_rdata(63 downto 0) => axi_pcie_0_M_AXI_RDATA(63 downto 0),
      m_axi_rlast => axi_pcie_0_M_AXI_RLAST,
      m_axi_rready => axi_pcie_0_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => axi_pcie_0_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => axi_pcie_0_M_AXI_RVALID,
      m_axi_wdata(63 downto 0) => axi_pcie_0_M_AXI_WDATA(63 downto 0),
      m_axi_wlast => axi_pcie_0_M_AXI_WLAST,
      m_axi_wready => axi_pcie_0_M_AXI_WREADY,
      m_axi_wstrb(7 downto 0) => axi_pcie_0_M_AXI_WSTRB(7 downto 0),
      m_axi_wvalid => axi_pcie_0_M_AXI_WVALID,
      mmcm_lock => axi_pcie_0_mmcm_lock,
      pci_exp_rxn(0) => axi_pcie_0_pcie_7x_mgt_rxn(0),
      pci_exp_rxp(0) => axi_pcie_0_pcie_7x_mgt_rxp(0),
      pci_exp_txn(0) => axi_pcie_0_pcie_7x_mgt_txn(0),
      pci_exp_txp(0) => axi_pcie_0_pcie_7x_mgt_txp(0),
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"01",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_axi_pcie_0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"011",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_axi_pcie_0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"011",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_axi_pcie_0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_axi_pcie_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_axi_pcie_0_s_axi_bvalid_UNCONNECTED,
      s_axi_ctl_araddr(31 downto 0) => axi_interconnect_0_M10_AXI_ARADDR(31 downto 0),
      s_axi_ctl_arready => axi_interconnect_0_M10_AXI_ARREADY,
      s_axi_ctl_arvalid => axi_interconnect_0_M10_AXI_ARVALID,
      s_axi_ctl_awaddr(31 downto 0) => axi_interconnect_0_M10_AXI_AWADDR(31 downto 0),
      s_axi_ctl_awready => axi_interconnect_0_M10_AXI_AWREADY,
      s_axi_ctl_awvalid => axi_interconnect_0_M10_AXI_AWVALID,
      s_axi_ctl_bready => axi_interconnect_0_M10_AXI_BREADY,
      s_axi_ctl_bresp(1 downto 0) => axi_interconnect_0_M10_AXI_BRESP(1 downto 0),
      s_axi_ctl_bvalid => axi_interconnect_0_M10_AXI_BVALID,
      s_axi_ctl_rdata(31 downto 0) => axi_interconnect_0_M10_AXI_RDATA(31 downto 0),
      s_axi_ctl_rready => axi_interconnect_0_M10_AXI_RREADY,
      s_axi_ctl_rresp(1 downto 0) => axi_interconnect_0_M10_AXI_RRESP(1 downto 0),
      s_axi_ctl_rvalid => axi_interconnect_0_M10_AXI_RVALID,
      s_axi_ctl_wdata(31 downto 0) => axi_interconnect_0_M10_AXI_WDATA(31 downto 0),
      s_axi_ctl_wready => axi_interconnect_0_M10_AXI_WREADY,
      s_axi_ctl_wstrb(3 downto 0) => axi_interconnect_0_M10_AXI_WSTRB(3 downto 0),
      s_axi_ctl_wvalid => axi_interconnect_0_M10_AXI_WVALID,
      s_axi_rdata(63 downto 0) => NLW_axi_pcie_0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_axi_pcie_0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_axi_pcie_0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_axi_pcie_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_axi_pcie_0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_axi_pcie_0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"11111111",
      s_axi_wvalid => '0',
      user_link_up => NLW_axi_pcie_0_user_link_up_UNCONNECTED
    );
axi_quad_spi_flash: component TimeCard_axi_quad_spi_flash_0
     port map (
      cfgclk => axi_quad_spi_flash_cfgclk,
      cfgmclk => axi_quad_spi_flash_cfgmclk,
      eos => axi_quad_spi_flash_eos,
      ext_spi_clk => clk_wiz_0_clk_out4,
      io0_i => axi_quad_spi_flash_SPI_0_IO0_I,
      io0_o => axi_quad_spi_flash_SPI_0_IO0_O,
      io0_t => axi_quad_spi_flash_SPI_0_IO0_T,
      io1_i => axi_quad_spi_flash_SPI_0_IO1_I,
      io1_o => axi_quad_spi_flash_SPI_0_IO1_O,
      io1_t => axi_quad_spi_flash_SPI_0_IO1_T,
      io2_i => axi_quad_spi_flash_SPI_0_IO2_I,
      io2_o => axi_quad_spi_flash_SPI_0_IO2_O,
      io2_t => axi_quad_spi_flash_SPI_0_IO2_T,
      io3_i => axi_quad_spi_flash_SPI_0_IO3_I,
      io3_o => axi_quad_spi_flash_SPI_0_IO3_O,
      io3_t => axi_quad_spi_flash_SPI_0_IO3_T,
      ip2intc_irpt => axi_quad_spi_flash_ip2intc_irpt,
      preq => axi_quad_spi_flash_preq,
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(6 downto 0) => axi_interconnect_0_M08_AXI_ARADDR(6 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M08_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M08_AXI_ARVALID,
      s_axi_awaddr(6 downto 0) => axi_interconnect_0_M08_AXI_AWADDR(6 downto 0),
      s_axi_awready => axi_interconnect_0_M08_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M08_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M08_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M08_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M08_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M08_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M08_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M08_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M08_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M08_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M08_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M08_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M08_AXI_WVALID,
      ss_i(0) => axi_quad_spi_flash_SPI_0_SS_I(0),
      ss_o(0) => axi_quad_spi_flash_SPI_0_SS_O(0),
      ss_t => axi_quad_spi_flash_SPI_0_SS_T
    );
axi_uart16550_ext: component TimeCard_axi_uart16550_ext_0
     port map (
      baudoutn => NLW_axi_uart16550_ext_baudoutn_UNCONNECTED,
      ctsn => '1',
      dcdn => '1',
      ddis => NLW_axi_uart16550_ext_ddis_UNCONNECTED,
      dsrn => '1',
      dtrn => NLW_axi_uart16550_ext_dtrn_UNCONNECTED,
      freeze => '0',
      ip2intc_irpt => axi_uart16550_ext_ip2intc_irpt,
      out1n => NLW_axi_uart16550_ext_out1n_UNCONNECTED,
      out2n => NLW_axi_uart16550_ext_out2n_UNCONNECTED,
      rin => '1',
      rtsn => NLW_axi_uart16550_ext_rtsn_UNCONNECTED,
      rxrdyn => NLW_axi_uart16550_ext_rxrdyn_UNCONNECTED,
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(12 downto 0) => axi_interconnect_0_M11_AXI_ARADDR(12 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M11_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M11_AXI_ARVALID,
      s_axi_awaddr(12 downto 0) => axi_interconnect_0_M11_AXI_AWADDR(12 downto 0),
      s_axi_awready => axi_interconnect_0_M11_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M11_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M11_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M11_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M11_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M11_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M11_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M11_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M11_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M11_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M11_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M11_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M11_AXI_WVALID,
      sin => TC_SmaSelector_0_SmaUartExtSource_DatOut,
      sout => axi_uart16550_ext_sout,
      txrdyn => NLW_axi_uart16550_ext_txrdyn_UNCONNECTED
    );
axi_uart16550_gnss1: component TimeCard_axi_uart16550_gnss1_0
     port map (
      baudoutn => NLW_axi_uart16550_gnss1_baudoutn_UNCONNECTED,
      ctsn => '1',
      dcdn => '1',
      ddis => NLW_axi_uart16550_gnss1_ddis_UNCONNECTED,
      dsrn => '1',
      dtrn => NLW_axi_uart16550_gnss1_dtrn_UNCONNECTED,
      freeze => '0',
      ip2intc_irpt => axi_uart16550_gnss1_ip2intc_irpt,
      out1n => NLW_axi_uart16550_gnss1_out1n_UNCONNECTED,
      out2n => NLW_axi_uart16550_gnss1_out2n_UNCONNECTED,
      rin => '1',
      rtsn => NLW_axi_uart16550_gnss1_rtsn_UNCONNECTED,
      rxrdyn => NLW_axi_uart16550_gnss1_rxrdyn_UNCONNECTED,
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(12 downto 0) => axi_interconnect_0_M05_AXI_ARADDR(12 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M05_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M05_AXI_ARVALID,
      s_axi_awaddr(12 downto 0) => axi_interconnect_0_M05_AXI_AWADDR(12 downto 0),
      s_axi_awready => axi_interconnect_0_M05_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M05_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M05_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M05_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M05_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M05_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M05_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M05_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M05_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M05_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M05_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M05_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M05_AXI_WVALID,
      sin => UartGnss1Rx_DatIn_1,
      sout => axi_uart16550_gnss1_sout,
      txrdyn => NLW_axi_uart16550_gnss1_txrdyn_UNCONNECTED
    );
axi_uart16550_gnss2: component TimeCard_axi_uart16550_gnss2_0
     port map (
      baudoutn => NLW_axi_uart16550_gnss2_baudoutn_UNCONNECTED,
      ctsn => '1',
      dcdn => '1',
      ddis => NLW_axi_uart16550_gnss2_ddis_UNCONNECTED,
      dsrn => '1',
      dtrn => NLW_axi_uart16550_gnss2_dtrn_UNCONNECTED,
      freeze => '0',
      ip2intc_irpt => axi_uart16550_gnss2_ip2intc_irpt,
      out1n => NLW_axi_uart16550_gnss2_out1n_UNCONNECTED,
      out2n => NLW_axi_uart16550_gnss2_out2n_UNCONNECTED,
      rin => '1',
      rtsn => NLW_axi_uart16550_gnss2_rtsn_UNCONNECTED,
      rxrdyn => NLW_axi_uart16550_gnss2_rxrdyn_UNCONNECTED,
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(12 downto 0) => axi_interconnect_0_M06_AXI_ARADDR(12 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M06_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M06_AXI_ARVALID,
      s_axi_awaddr(12 downto 0) => axi_interconnect_0_M06_AXI_AWADDR(12 downto 0),
      s_axi_awready => axi_interconnect_0_M06_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M06_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M06_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M06_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M06_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M06_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M06_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M06_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M06_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M06_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M06_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M06_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M06_AXI_WVALID,
      sin => UartGnss2Rx_DatIn_1,
      sout => axi_uart16550_gnss2_sout,
      txrdyn => NLW_axi_uart16550_gnss2_txrdyn_UNCONNECTED
    );
axi_uart16550_mac: component TimeCard_axi_uart16550_mac_0
     port map (
      baudoutn => NLW_axi_uart16550_mac_baudoutn_UNCONNECTED,
      ctsn => '1',
      dcdn => '1',
      ddis => NLW_axi_uart16550_mac_ddis_UNCONNECTED,
      dsrn => '1',
      dtrn => NLW_axi_uart16550_mac_dtrn_UNCONNECTED,
      freeze => '0',
      ip2intc_irpt => axi_uart16550_mac_ip2intc_irpt,
      out1n => NLW_axi_uart16550_mac_out1n_UNCONNECTED,
      out2n => NLW_axi_uart16550_mac_out2n_UNCONNECTED,
      rin => '1',
      rtsn => NLW_axi_uart16550_mac_rtsn_UNCONNECTED,
      rxrdyn => NLW_axi_uart16550_mac_rxrdyn_UNCONNECTED,
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(12 downto 0) => axi_interconnect_0_M04_AXI_ARADDR(12 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M04_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M04_AXI_ARVALID,
      s_axi_awaddr(12 downto 0) => axi_interconnect_0_M04_AXI_AWADDR(12 downto 0),
      s_axi_awready => axi_interconnect_0_M04_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M04_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M04_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M04_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M04_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M04_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M04_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M04_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M04_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M04_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M04_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M04_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M04_AXI_WVALID,
      sin => UartMacRx_DatIn_1,
      sout => axi_uart16550_mac_sout,
      txrdyn => NLW_axi_uart16550_mac_txrdyn_UNCONNECTED
    );
axi_uart16550_reserved: component TimeCard_axi_uart16550_reserved_0
     port map (
      baudoutn => NLW_axi_uart16550_reserved_baudoutn_UNCONNECTED,
      ctsn => '1',
      dcdn => '1',
      ddis => NLW_axi_uart16550_reserved_ddis_UNCONNECTED,
      dsrn => '1',
      dtrn => NLW_axi_uart16550_reserved_dtrn_UNCONNECTED,
      freeze => '0',
      ip2intc_irpt => axi_uart16550_nmea_ip2intc_irpt,
      out1n => NLW_axi_uart16550_reserved_out1n_UNCONNECTED,
      out2n => NLW_axi_uart16550_reserved_out2n_UNCONNECTED,
      rin => '1',
      rtsn => NLW_axi_uart16550_reserved_rtsn_UNCONNECTED,
      rxrdyn => NLW_axi_uart16550_reserved_rxrdyn_UNCONNECTED,
      s_axi_aclk => M02_ACLK_1,
      s_axi_araddr(12 downto 0) => axi_interconnect_0_M07_AXI_ARADDR(12 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M07_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M07_AXI_ARVALID,
      s_axi_awaddr(12 downto 0) => axi_interconnect_0_M07_AXI_AWADDR(12 downto 0),
      s_axi_awready => axi_interconnect_0_M07_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M07_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M07_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M07_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M07_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M07_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M07_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M07_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M07_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M07_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M07_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M07_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M07_AXI_WVALID,
      sin => xlconstant_4_dout(0),
      sout => NLW_axi_uart16550_reserved_sout_UNCONNECTED,
      txrdyn => NLW_axi_uart16550_reserved_txrdyn_UNCONNECTED
    );
clk_wiz_0: component TimeCard_clk_wiz_0_0
     port map (
      clk_in1_n => Mhz200Clk_ClkIn_1_CLK_N,
      clk_in1_p => Mhz200Clk_ClkIn_1_CLK_P,
      clk_out1 => M02_ACLK_1,
      clk_out2 => clk_wiz_2_clk_out2,
      clk_out3 => NLW_clk_wiz_0_clk_out3_UNCONNECTED,
      clk_out4 => clk_wiz_0_clk_out4,
      locked => clk_wiz_0_locked,
      resetn => ResetN_RstIn_1
    );
clk_wiz_1: component TimeCard_clk_wiz_1_0
     port map (
      clk_in1 => BufgMux_IPI_2_ClkOut_ClkOut,
      clk_out1 => clk_wiz_0_clk_out1,
      resetn => TC_ClockDetector_0_ClockRstN_RstOut
    );
clk_wiz_2: component TimeCard_clk_wiz_2_0
     port map (
      clk_in1 => clk_wiz_2_clk_out2,
      clk_in2 => clk_wiz_0_clk_out1,
      clk_in_sel => TC_ClockDetector_0_ClkWiz2Select_EnOut,
      clk_out1 => clk_wiz_1_clk_out1,
      clk_out2 => clk_wiz_2_clk_out3,
      locked => clk_wiz_2_locked,
      resetn => TC_ClockDetector_0_ClockRstN_RstOut
    );
proc_sys_reset_0: component TimeCard_proc_sys_reset_0_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_proc_sys_reset_0_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => clk_wiz_0_locked,
      ext_reset_in => ResetN_RstIn_1,
      interconnect_aresetn(0) => NLW_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_proc_sys_reset_0_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => proc_sys_reset_0_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_proc_sys_reset_0_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => M02_ACLK_1
    );
proc_sys_reset_1: component TimeCard_proc_sys_reset_1_0
     port map (
      aux_reset_in => PciePerstN_RstIn_1,
      bus_struct_reset(0) => NLW_proc_sys_reset_1_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => axi_pcie_0_mmcm_lock,
      ext_reset_in => xlconstant_6_dout(0),
      interconnect_aresetn(0) => ARESETN_1(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_proc_sys_reset_1_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => M10_ARESETN_1(0),
      peripheral_reset(0) => NLW_proc_sys_reset_1_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => axi_pcie_0_axi_aclk_out
    );
proc_sys_reset_2: component TimeCard_proc_sys_reset_2_0
     port map (
      aux_reset_in => TC_ClockDetector_0_ClockRstN_RstOut,
      bus_struct_reset(0) => NLW_proc_sys_reset_2_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => clk_wiz_2_locked,
      ext_reset_in => ResetN_RstIn_1,
      interconnect_aresetn(0) => M00_ARESETN_1(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_proc_sys_reset_2_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => proc_sys_reset_2_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_proc_sys_reset_2_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => clk_wiz_1_clk_out1
    );
util_ds_buf_0: component TimeCard_util_ds_buf_0_0
     port map (
      BUFGCE_CE(0) => TC_SmaSelector_0_Sma10MHzSourceEnable_EnOut,
      BUFGCE_I(0) => Mhz10ClkSma_ClkIn_1,
      BUFGCE_O(0) => util_ds_buf_0_BUFGCE_O(0)
    );
util_ds_buf_1: component TimeCard_util_ds_buf_1_0
     port map (
      IBUF_DS_N(0) => PcieRefClockN_1(0),
      IBUF_DS_ODIV2(0) => NLW_util_ds_buf_1_IBUF_DS_ODIV2_UNCONNECTED(0),
      IBUF_DS_P(0) => PcieRefClockP_1(0),
      IBUF_OUT(0) => util_ds_buf_1_IBUF_OUT(0)
    );
xlconstant_0: component TimeCard_xlconstant_0_0
     port map (
      dout(1 downto 0) => xlconstant_0_dout(1 downto 0)
    );
xlconstant_1: component TimeCard_xlconstant_1_0
     port map (
      dout(0) => xlconstant_1_dout(0)
    );
xlconstant_2: component TimeCard_xlconstant_2_0
     port map (
      dout(0) => xlconstant_2_dout(0)
    );
xlconstant_4: component TimeCard_xlconstant_4_0
     port map (
      dout(0) => xlconstant_4_dout(0)
    );
xlconstant_6: component TimeCard_xlconstant_6_0
     port map (
      dout(0) => xlconstant_6_dout(0)
    );
end STRUCTURE;
