Analysis & Synthesis report for prueba_vgamaybe
Tue May  9 07:35:19 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: game2048:mde
 13. Port Connectivity Checks: "controller_game:game|win:win_2"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May  9 07:35:19 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; prueba_vgamaybe                                ;
; Top-level Entity Name           ; main                                           ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 297                                            ;
; Total pins                      ; 65                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; prueba_vgamaybe    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.7%      ;
;     Processor 3            ;   7.7%      ;
;     Processor 4            ;   7.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; win.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/win.sv             ;         ;
; random_number.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/random_number.sv   ;         ;
; main.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv            ;         ;
; hextosseg.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/hextosseg.sv       ;         ;
; game2048.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv        ;         ;
; controller_game.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv ;         ;
; check_loss.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/check_loss.sv      ;         ;
; bintosseg.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/bintosseg.sv       ;         ;
; addAndmov.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv       ;         ;
; vga.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/vga.sv             ;         ;
; Pantalla.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv        ;         ;
; ControladorVGA.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/ControladorVGA.sv  ;         ;
; CheckPos.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv        ;         ;
; clkdiv.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/clkdiv.sv          ;         ;
; mux_dibujar.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv     ;         ;
; mux_space.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_space.sv       ;         ;
; tablero.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/tablero.sv         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 5219      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 8162      ;
;     -- 7 input functions                    ; 92        ;
;     -- 6 input functions                    ; 2183      ;
;     -- 5 input functions                    ; 2704      ;
;     -- 4 input functions                    ; 1367      ;
;     -- <=3 input functions                  ; 1816      ;
;                                             ;           ;
; Dedicated logic registers                   ; 297       ;
;                                             ;           ;
; I/O pins                                    ; 65        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 277       ;
; Total fan-out                               ; 40273     ;
; Average fan-out                             ; 4.69      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                            ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                ; Entity Name     ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------+-----------------+--------------+
; |main                           ; 8162 (0)            ; 297 (0)                   ; 0                 ; 0          ; 65   ; 0            ; |main                                              ; main            ; work         ;
;    |controller_game:game|       ; 7117 (0)            ; 272 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |main|controller_game:game                         ; controller_game ; work         ;
;       |addAndmov:mov|           ; 6979 (6979)         ; 272 (272)                 ; 0                 ; 0          ; 0    ; 0            ; |main|controller_game:game|addAndmov:mov           ; addAndmov       ; work         ;
;       |check_loss:check_loss_2| ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|controller_game:game|check_loss:check_loss_2 ; check_loss      ; work         ;
;       |random_number:newnum|    ; 81 (81)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|controller_game:game|random_number:newnum    ; random_number   ; work         ;
;    |game2048:mde|               ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|game2048:mde                                 ; game2048        ; work         ;
;    |hextosseg:conscore|         ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hextosseg:conscore                           ; hextosseg       ; work         ;
;       |bintosseg:seg0|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hextosseg:conscore|bintosseg:seg0            ; bintosseg       ; work         ;
;       |bintosseg:seg1|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hextosseg:conscore|bintosseg:seg1            ; bintosseg       ; work         ;
;       |bintosseg:seg2|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hextosseg:conscore|bintosseg:seg2            ; bintosseg       ; work         ;
;       |bintosseg:seg3|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hextosseg:conscore|bintosseg:seg3            ; bintosseg       ; work         ;
;    |vga:vga1|                   ; 1012 (0)            ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1                                     ; vga             ; work         ;
;       |ControladorVGA:cvga|     ; 30 (30)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|ControladorVGA:cvga                 ; ControladorVGA  ; work         ;
;       |Pantalla:pintor|         ; 981 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor                     ; Pantalla        ; work         ;
;          |CheckPos:check|       ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|CheckPos:check      ; CheckPos        ; work         ;
;          |mux_dibujar:mux_dib|  ; 486 (486)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_dibujar:mux_dib ; mux_dibujar     ; work         ;
;          |mux_space:space0|     ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space0    ; mux_space       ; work         ;
;          |mux_space:space10|    ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space10   ; mux_space       ; work         ;
;          |mux_space:space11|    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space11   ; mux_space       ; work         ;
;          |mux_space:space12|    ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space12   ; mux_space       ; work         ;
;          |mux_space:space13|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space13   ; mux_space       ; work         ;
;          |mux_space:space14|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space14   ; mux_space       ; work         ;
;          |mux_space:space15|    ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space15   ; mux_space       ; work         ;
;          |mux_space:space1|     ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space1    ; mux_space       ; work         ;
;          |mux_space:space2|     ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space2    ; mux_space       ; work         ;
;          |mux_space:space3|     ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space3    ; mux_space       ; work         ;
;          |mux_space:space4|     ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space4    ; mux_space       ; work         ;
;          |mux_space:space5|     ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space5    ; mux_space       ; work         ;
;          |mux_space:space6|     ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space6    ; mux_space       ; work         ;
;          |mux_space:space7|     ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space7    ; mux_space       ; work         ;
;          |mux_space:space8|     ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space8    ; mux_space       ; work         ;
;          |mux_space:space9|     ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|Pantalla:pintor|mux_space:space9    ; mux_space       ; work         ;
;       |clkdiv:div|              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga:vga1|clkdiv:div                          ; clkdiv          ; work         ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+---------------------------------------------------------+---------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal ; Free of Timing Hazards ;
+---------------------------------------------------------+---------------------+------------------------+
; controller_game:game|check_loss:check_loss_2|check_loss ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 1       ;                     ;                        ;
+---------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; game2048:mde|state_reg[3]             ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 1 ;                                             ;
+---------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 297   ;
; Number of registers using Synchronous Clear  ; 288   ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 282   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 20:1               ; 16 bits   ; 208 LEs       ; 80 LEs               ; 128 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|new_score[15]       ;
; 26:1               ; 16 bits   ; 272 LEs       ; 96 LEs               ; 176 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[1][1][14] ;
; 31:1               ; 16 bits   ; 320 LEs       ; 128 LEs              ; 192 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[1][2][4]  ;
; 31:1               ; 16 bits   ; 320 LEs       ; 128 LEs              ; 192 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[2][1][1]  ;
; 33:1               ; 15 bits   ; 330 LEs       ; 120 LEs              ; 210 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[0][1][11] ;
; 33:1               ; 15 bits   ; 330 LEs       ; 120 LEs              ; 210 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[1][0][8]  ;
; 36:1               ; 16 bits   ; 384 LEs       ; 144 LEs              ; 240 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[1][3][2]  ;
; 36:1               ; 16 bits   ; 384 LEs       ; 144 LEs              ; 240 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[3][1][0]  ;
; 36:1               ; 16 bits   ; 384 LEs       ; 144 LEs              ; 240 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[2][2][8]  ;
; 38:1               ; 15 bits   ; 375 LEs       ; 150 LEs              ; 225 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[0][2][6]  ;
; 38:1               ; 15 bits   ; 375 LEs       ; 150 LEs              ; 225 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[2][0][8]  ;
; 41:1               ; 16 bits   ; 432 LEs       ; 160 LEs              ; 272 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[2][3][0]  ;
; 41:1               ; 16 bits   ; 432 LEs       ; 160 LEs              ; 272 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[3][2][8]  ;
; 42:1               ; 16 bits   ; 448 LEs       ; 128 LEs              ; 320 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[0][0][9]  ;
; 44:1               ; 16 bits   ; 464 LEs       ; 160 LEs              ; 304 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[0][3][9]  ;
; 44:1               ; 16 bits   ; 464 LEs       ; 160 LEs              ; 304 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[3][0][9]  ;
; 46:1               ; 16 bits   ; 480 LEs       ; 160 LEs              ; 320 LEs                ; Yes        ; |main|controller_game:game|addAndmov:mov|outmatrix[3][3][15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|n                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|n                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|n                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|n                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|n                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|n                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|n                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|n                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|controller_game:game|addAndmov:mov|value               ;
; 18:1               ; 22 bits   ; 264 LEs       ; 264 LEs              ; 0 LEs                  ; No         ; |main|vga:vga1|Pantalla:pintor|mux_dibujar:mux_dib|Selector9 ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |main|game2048:mde|state_reg[0]                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: game2048:mde ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; START          ; 0     ; Signed Integer                   ;
; MOVE_UP        ; 1     ; Signed Integer                   ;
; MOVE_DOWN      ; 2     ; Signed Integer                   ;
; MOVE_LEFT      ; 3     ; Signed Integer                   ;
; MOVE_RIGHT     ; 4     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Port Connectivity Checks: "controller_game:game|win:win_2" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; con[15..5] ; Input ; Info     ; Stuck at GND               ;
; con[3..0]  ; Input ; Info     ; Stuck at GND               ;
; con[4]     ; Input ; Info     ; Stuck at VCC               ;
+------------+-------+----------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 297                         ;
;     CLR               ; 3                           ;
;     ENA               ; 4                           ;
;     ENA SCLR          ; 262                         ;
;     ENA SCLR SLD      ; 16                          ;
;     SCLR              ; 10                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 8169                        ;
;     arith             ; 1556                        ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 320                         ;
;         5 data inputs ; 1216                        ;
;     extend            ; 92                          ;
;         7 data inputs ; 92                          ;
;     normal            ; 6521                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 323                         ;
;         3 data inputs ; 1152                        ;
;         4 data inputs ; 1367                        ;
;         5 data inputs ; 1488                        ;
;         6 data inputs ; 2183                        ;
; boundary_port         ; 65                          ;
;                       ;                             ;
; Max LUT depth         ; 23.50                       ;
; Average LUT depth     ; 18.29                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:37     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue May  9 07:34:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prueba_vgamaybe -c prueba_vgamaybe
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file win.sv
    Info (12023): Found entity 1: win File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/win.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_number.sv
    Info (12023): Found entity 1: random_number File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/random_number.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mov_tb.sv
    Info (12023): Found entity 1: mov_tb File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mov_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix_tb.sv
    Info (12023): Found entity 1: matrix_tb File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/matrix_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix_4_4.sv
    Info (12023): Found entity 1: matrix_4_4 File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/matrix_4_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_tb.sv
    Info (12023): Found entity 1: main_tb File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hextosseg.sv
    Info (12023): Found entity 1: hextosseg File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/hextosseg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game2048.sv
    Info (12023): Found entity 1: game2048 File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller_game.sv
    Info (12023): Found entity 1: controller_game File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check_loss.sv
    Info (12023): Found entity 1: check_loss File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/check_loss.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bintosseg.sv
    Info (12023): Found entity 1: bintosseg File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/bintosseg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addandmov.sv
    Info (12023): Found entity 1: addAndmov File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pantalla.sv
    Info (12023): Found entity 1: Pantalla File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controladorvga.sv
    Info (12023): Found entity 1: ControladorVGA File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/ControladorVGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file checkpos.sv
    Info (12023): Found entity 1: CheckPos File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 1
Warning (12019): Can't analyze file -- file prueba_vgamaybe.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.sv
    Info (12023): Found entity 1: clkdiv File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/clkdiv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_dibujar.sv
    Info (12023): Found entity 1: mux_dibujar File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file syncxy.sv
    Info (12023): Found entity 1: SyncXY File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/SyncXY.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_space.sv
    Info (12023): Found entity 1: mux_space File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_space.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pruebaclock.v
    Info (12023): Found entity 1: pruebaclock File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/pruebaclock.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pruebaclock/pruebaclock_0002.v
    Info (12023): Found entity 1: pruebaclock_0002 File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/pruebaclock/pruebaclock_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tablero.sv
    Info (12023): Found entity 1: tablero File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/tablero.sv Line: 1
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "outmatrix" into its bus
Info (12128): Elaborating entity "game2048" for hierarchy "game2048:mde" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv Line: 24
Warning (10230): Verilog HDL assignment warning at game2048.sv(41): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 41
Warning (10230): Verilog HDL assignment warning at game2048.sv(47): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 47
Warning (10230): Verilog HDL assignment warning at game2048.sv(48): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 48
Warning (10230): Verilog HDL assignment warning at game2048.sv(49): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 49
Warning (10230): Verilog HDL assignment warning at game2048.sv(50): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 50
Warning (10230): Verilog HDL assignment warning at game2048.sv(53): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 53
Warning (10230): Verilog HDL assignment warning at game2048.sv(54): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 54
Warning (10230): Verilog HDL assignment warning at game2048.sv(55): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 55
Warning (10230): Verilog HDL assignment warning at game2048.sv(56): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 56
Warning (10230): Verilog HDL assignment warning at game2048.sv(59): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 59
Warning (10230): Verilog HDL assignment warning at game2048.sv(60): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 60
Warning (10230): Verilog HDL assignment warning at game2048.sv(61): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 61
Warning (10230): Verilog HDL assignment warning at game2048.sv(62): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 62
Warning (10230): Verilog HDL assignment warning at game2048.sv(65): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 65
Warning (10230): Verilog HDL assignment warning at game2048.sv(66): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 66
Warning (10230): Verilog HDL assignment warning at game2048.sv(67): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 67
Warning (10230): Verilog HDL assignment warning at game2048.sv(68): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 68
Warning (10230): Verilog HDL assignment warning at game2048.sv(71): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 71
Warning (10230): Verilog HDL assignment warning at game2048.sv(72): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 72
Warning (10230): Verilog HDL assignment warning at game2048.sv(73): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 73
Warning (10230): Verilog HDL assignment warning at game2048.sv(74): truncated value with size 32 to match size of target (4) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/game2048.sv Line: 74
Info (12128): Elaborating entity "controller_game" for hierarchy "controller_game:game" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv Line: 26
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "outmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "auxmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "outmatrix" into its bus
Info (12128): Elaborating entity "addAndmov" for hierarchy "controller_game:game|addAndmov:mov" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv Line: 16
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(35): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 35
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(36): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 36
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(39): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 39
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(46): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 46
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(65): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 65
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(66): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 66
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(69): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 69
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(76): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 76
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(95): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 95
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(96): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 96
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(99): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 99
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(106): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 106
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(125): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 125
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(126): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 126
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(129): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 129
Warning (10230): Verilog HDL assignment warning at addAndmov.sv(136): truncated value with size 32 to match size of target (16) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/addAndmov.sv Line: 136
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "outmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "outmatrix" into its bus
Info (12128): Elaborating entity "random_number" for hierarchy "controller_game:game|random_number:newnum" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv Line: 18
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "outmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "auxmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "outmatrix" into its bus
Info (12128): Elaborating entity "win" for hierarchy "controller_game:game|win:win_2" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv Line: 20
Warning (10240): Verilog HDL Always Construct warning at win.sv(9): inferring latch(es) for variable "winflag", which holds its previous value in one or more paths through the always construct File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/win.sv Line: 9
Info (10041): Inferred latch for "winflag" at win.sv(9) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/win.sv Line: 9
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inmatrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inmatrix" into its bus
Info (12128): Elaborating entity "check_loss" for hierarchy "controller_game:game|check_loss:check_loss_2" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/controller_game.sv Line: 22
Warning (10240): Verilog HDL Always Construct warning at check_loss.sv(8): inferring latch(es) for variable "check_loss", which holds its previous value in one or more paths through the always construct File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/check_loss.sv Line: 8
Info (10041): Inferred latch for "check_loss" at check_loss.sv(8) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/check_loss.sv Line: 8
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrix" into its bus
Info (12128): Elaborating entity "hextosseg" for hierarchy "hextosseg:conscore" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv Line: 28
Info (12128): Elaborating entity "bintosseg" for hierarchy "hextosseg:conscore|bintosseg:seg0" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/hextosseg.sv Line: 9
Info (12128): Elaborating entity "vga" for hierarchy "vga:vga1" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv Line: 30
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (12128): Elaborating entity "clkdiv" for hierarchy "vga:vga1|clkdiv:div" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/vga.sv Line: 33
Info (12128): Elaborating entity "ControladorVGA" for hierarchy "vga:vga1|ControladorVGA:cvga" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/vga.sv Line: 35
Info (12128): Elaborating entity "Pantalla" for hierarchy "vga:vga1|Pantalla:pintor" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/vga.sv Line: 37
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (12128): Elaborating entity "tablero" for hierarchy "vga:vga1|Pantalla:pintor|tablero:tb" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv Line: 15
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (12128): Elaborating entity "CheckPos" for hierarchy "vga:vga1|Pantalla:pintor|CheckPos:check" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv Line: 18
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(5): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 5
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(6): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 6
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(7): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 7
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(8): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 8
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(9): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 9
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(10): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 10
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(11): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 11
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(12): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 12
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(13): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 13
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(14): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 14
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(15): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 15
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(16): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 16
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(17): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 17
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(18): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 18
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(19): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 19
Warning (10230): Verilog HDL assignment warning at CheckPos.sv(20): truncated value with size 32 to match size of target (1) File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/CheckPos.sv Line: 20
Info (12128): Elaborating entity "mux_space" for hierarchy "vga:vga1|Pantalla:pintor|mux_space:space0" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv Line: 20
Info (12128): Elaborating entity "mux_dibujar" for hierarchy "vga:vga1|Pantalla:pintor|mux_dibujar:mux_dib" File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/Pantalla.sv Line: 54
Warning (10199): Verilog HDL Case Statement warning at mux_dibujar.sv(18): case item expression never matches the case expression File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 18
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(19): variable "rgb0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 19
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(20): variable "rgb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 20
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(21): variable "rgb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 21
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(22): variable "rgb3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 22
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(23): variable "rgb4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 23
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(24): variable "rgb5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 24
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(25): variable "rgb6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 25
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(26): variable "rgb7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 26
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(27): variable "rgb8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 27
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(28): variable "rgb9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 28
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(29): variable "rgb10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 29
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(30): variable "rgb11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 30
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(31): variable "rgb12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 31
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(32): variable "rgb13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 32
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(33): variable "rgb14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 33
Warning (10235): Verilog HDL Always Construct warning at mux_dibujar.sv(34): variable "rgb15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/mux_dibujar.sv Line: 34
Warning (20013): Ignored 16 assignments for entity "pruebaclock" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
Warning (20013): Ignored 317 assignments for entity "pruebaclock_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pruebaclock" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
Warning (20013): Ignored 317 assignments for entity "pruebaclock_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pruebaclock" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
Warning (20013): Ignored 317 assignments for entity "pruebaclock_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pruebaclock" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
Warning (20013): Ignored 317 assignments for entity "pruebaclock_0002" -- entity does not exist in design
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "win" is stuck at VCC File: C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/main.sv Line: 8
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 16 assignments for entity "pruebaclock" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pruebaclock -sip pruebaclock.sip -library lib_pruebaclock was ignored
Warning (20013): Ignored 317 assignments for entity "pruebaclock_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/output_files/prueba_vgamaybe.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8248 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 8183 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 4912 megabytes
    Info: Processing ended: Tue May  9 07:35:19 2023
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Rachel/Desktop/prueba_vgamaybe/prueba_vgamaybe/output_files/prueba_vgamaybe.map.smsg.


