

================================================================
== Vitis HLS Report for 'hls_xfft2real'
================================================================
* Date:           Sat Mar 26 21:16:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        be_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.912 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |     1307|     1309|  5.228 us|  5.236 us|  512|  512|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                                 |                                                                              |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                     Instance                                    |                                    Module                                    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +---------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0  |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc  |      127|      127|  0.508 us|  0.508 us|  127|  127|                                        no|
        |Loop_realfft_be_buffer_proc1_U0                                                  |Loop_realfft_be_buffer_proc1                                                  |      511|      512|  2.044 us|  2.048 us|  511|  512|                                        no|
        |Loop_realfft_be_descramble_proc2_U0                                              |Loop_realfft_be_descramble_proc2                                              |      277|      277|  1.108 us|  1.108 us|  277|  277|                                        no|
        |Loop_realfft_be_rev_real_hi_proc3_U0                                             |Loop_realfft_be_rev_real_hi_proc3                                             |      260|      260|  1.040 us|  1.040 us|  260|  260|                                        no|
        |Loop_realfft_be_stream_output_proc4_U0                                           |Loop_realfft_be_stream_output_proc4                                           |      514|      515|  2.056 us|  2.060 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     54|    -|
|FIFO             |        -|    -|     198|    134|    -|
|Instance         |        -|    4|    1888|   7756|    -|
|Memory           |       10|    -|     158|      0|    0|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    4|    2254|   8034|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    1|       2|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                    |                                    Module                                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0  |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc  |        0|   0|   129|  6131|    0|
    |Loop_realfft_be_buffer_proc1_U0                                                  |Loop_realfft_be_buffer_proc1                                                  |        0|   0|    12|    70|    0|
    |Loop_realfft_be_descramble_proc2_U0                                              |Loop_realfft_be_descramble_proc2                                              |        0|   4|  1472|  1270|    0|
    |Loop_realfft_be_rev_real_hi_proc3_U0                                             |Loop_realfft_be_rev_real_hi_proc3                                             |        0|   0|    57|    79|    0|
    |Loop_realfft_be_stream_output_proc4_U0                                           |Loop_realfft_be_stream_output_proc4                                           |        0|   0|   218|   206|    0|
    +---------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                            |                                                                              |        0|   4|  1888|  7756|    0|
    +---------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |              Memory             |                 Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |descramble_buf_M_real_V_U        |descramble_buf_M_real_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   256|   16|     1|         4096|
    |descramble_buf_M_real_V_1_U      |descramble_buf_M_real_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   256|   16|     1|         4096|
    |descramble_buf_M_imag_V_U        |descramble_buf_M_real_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   256|   16|     1|         4096|
    |descramble_buf_M_imag_V_1_U      |descramble_buf_M_real_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   256|   16|     1|         4096|
    |real_spectrum_hi_buf_M_real_V_U  |descramble_buf_M_real_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   256|   16|     1|         4096|
    |real_spectrum_hi_buf_M_imag_V_U  |descramble_buf_M_real_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   256|   16|     1|         4096|
    |twid_rom_M_imag_V_U              |twid_rom_M_imag_V_RAM_AUTO_2R1W        |        2|  32|   0|    0|   256|   16|     1|         4096|
    |twid_rom_M_real_V_U              |twid_rom_M_real_V_RAM_AUTO_2R1W        |        2|  30|   0|    0|   256|   15|     1|         3840|
    +---------------------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                            |                                       |       10| 158|   0|    0|  2048|  127|     8|        32512|
    +---------------------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------+---------+----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |real_spectrum_hi_i_U  |        0|  99|   0|    -|     8|   32|      256|
    |real_spectrum_lo_i_U  |        0|  99|   0|    -|     8|   32|      256|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |Total                 |        0| 198|   0|    0|    16|   64|      512|
    +----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                           Variable Name                                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Loop_realfft_be_buffer_proc1_U0_ap_continue                                                       |       and|   0|  0|   2|           1|           1|
    |Loop_realfft_be_buffer_proc1_U0_ap_start                                                          |       and|   0|  0|   2|           1|           1|
    |Loop_realfft_be_descramble_proc2_U0_ap_continue                                                   |       and|   0|  0|   2|           1|           1|
    |Loop_realfft_be_descramble_proc2_U0_ap_start                                                      |       and|   0|  0|   2|           1|           1|
    |Loop_realfft_be_rev_real_hi_proc3_U0_ap_start                                                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_M_imag_V                                                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_M_imag_V_1                                                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_M_real_V                                                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_M_real_V_1                                                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_real_spectrum_hi_buf_M_imag_V                                                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_real_spectrum_hi_buf_M_real_V                                                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_twid_rom_M_imag_V                                                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_twid_rom_M_real_V                                                                 |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready                                                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_M_imag_V                                                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_M_imag_V_1                                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_M_real_V                                                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_M_real_V_1                                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_real_spectrum_hi_buf_M_imag_V                                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_real_spectrum_hi_buf_M_real_V                                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_twid_rom_M_imag_V                                                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_twid_rom_M_real_V                                                           |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                             |          |   0|  0|  54|          27|          27|
    +--------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                 Name                                                 | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready                                                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_M_imag_V                                                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_M_imag_V_1                                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_M_real_V                                                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_M_real_V_1                                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V                                               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V                                               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_twid_rom_M_imag_V                                                           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_twid_rom_M_real_V                                                           |   9|          2|    1|          2|
    +------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                 |  90|         20|   10|         20|
    +------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                 Name                                                 | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready                                                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_M_imag_V                                                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_M_imag_V_1                                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_M_real_V                                                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_M_real_V_1                                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V                                               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V                                               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_twid_rom_M_imag_V                                                           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_twid_rom_M_real_V                                                           |  1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                 | 10|   0|   10|          0|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|din_TDATA          |   in|   48|        axis|            din|       pointer|
|din_TVALID         |   in|    1|        axis|            din|       pointer|
|din_TREADY         |  out|    1|        axis|            din|       pointer|
|dout_TDATA         |  out|   48|        axis|           dout|       pointer|
|dout_TVALID        |  out|    1|        axis|           dout|       pointer|
|dout_TREADY        |   in|    1|        axis|           dout|       pointer|
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.68>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%real_spectrum_lo_i = alloca i64 1"   --->   Operation 11 'alloca' 'real_spectrum_lo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%real_spectrum_hi_i = alloca i64 1"   --->   Operation 12 'alloca' 'real_spectrum_hi_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 13 [1/1] (1.68ns)   --->   "%descramble_buf_M_real_V = alloca i64 1" [./xfft2real.h:64]   --->   Operation 13 'alloca' 'descramble_buf_M_real_V' <Predicate = true> <Delay = 1.68>
ST_1 : Operation 14 [1/1] (1.68ns)   --->   "%descramble_buf_M_real_V_1 = alloca i64 1"   --->   Operation 14 'alloca' 'descramble_buf_M_real_V_1' <Predicate = true> <Delay = 1.68>
ST_1 : Operation 15 [1/1] (1.68ns)   --->   "%descramble_buf_M_imag_V = alloca i64 1" [./xfft2real.h:64]   --->   Operation 15 'alloca' 'descramble_buf_M_imag_V' <Predicate = true> <Delay = 1.68>
ST_1 : Operation 16 [1/1] (1.68ns)   --->   "%descramble_buf_M_imag_V_1 = alloca i64 1"   --->   Operation 16 'alloca' 'descramble_buf_M_imag_V_1' <Predicate = true> <Delay = 1.68>
ST_1 : Operation 17 [1/1] (1.68ns)   --->   "%real_spectrum_hi_buf_M_real_V = alloca i64 1" [./xfft2real.h:67]   --->   Operation 17 'alloca' 'real_spectrum_hi_buf_M_real_V' <Predicate = true> <Delay = 1.68>
ST_1 : Operation 18 [1/1] (1.68ns)   --->   "%real_spectrum_hi_buf_M_imag_V = alloca i64 1" [./xfft2real.h:67]   --->   Operation 18 'alloca' 'real_spectrum_hi_buf_M_imag_V' <Predicate = true> <Delay = 1.68>
ST_1 : Operation 19 [1/1] (1.68ns)   --->   "%twid_rom_M_real_V = alloca i64 1"   --->   Operation 19 'alloca' 'twid_rom_M_real_V' <Predicate = true> <Delay = 1.68>
ST_1 : Operation 20 [1/1] (1.68ns)   --->   "%twid_rom_M_imag_V = alloca i64 1"   --->   Operation 20 'alloca' 'twid_rom_M_imag_V' <Predicate = true> <Delay = 1.68>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i75_proc, i15 %twid_rom_M_real_V, i16 %twid_rom_M_imag_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_realfft_be_buffer_proc1, i48 %din, i16 %descramble_buf_M_real_V, i16 %descramble_buf_M_real_V_1, i16 %descramble_buf_M_imag_V, i16 %descramble_buf_M_imag_V_1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i75_proc, i15 %twid_rom_M_real_V, i16 %twid_rom_M_imag_V"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_realfft_be_buffer_proc1, i48 %din, i16 %descramble_buf_M_real_V, i16 %descramble_buf_M_real_V_1, i16 %descramble_buf_M_imag_V, i16 %descramble_buf_M_imag_V_1"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_realfft_be_descramble_proc2, i16 %descramble_buf_M_real_V_1, i16 %descramble_buf_M_imag_V_1, i32 %real_spectrum_lo_i, i16 %real_spectrum_hi_buf_M_real_V, i16 %real_spectrum_hi_buf_M_imag_V, i16 %descramble_buf_M_real_V, i16 %descramble_buf_M_imag_V, i15 %twid_rom_M_real_V, i16 %twid_rom_M_imag_V"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_realfft_be_descramble_proc2, i16 %descramble_buf_M_real_V_1, i16 %descramble_buf_M_imag_V_1, i32 %real_spectrum_lo_i, i16 %real_spectrum_hi_buf_M_real_V, i16 %real_spectrum_hi_buf_M_imag_V, i16 %descramble_buf_M_real_V, i16 %descramble_buf_M_imag_V, i15 %twid_rom_M_real_V, i16 %twid_rom_M_imag_V"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_realfft_be_rev_real_hi_proc3, i16 %real_spectrum_hi_buf_M_real_V, i16 %real_spectrum_hi_buf_M_imag_V, i32 %real_spectrum_hi_i"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_realfft_be_rev_real_hi_proc3, i16 %real_spectrum_hi_buf_M_real_V, i16 %real_spectrum_hi_buf_M_imag_V, i32 %real_spectrum_hi_i"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_realfft_be_stream_output_proc4, i48 %dout, i32 %real_spectrum_lo_i, i32 %real_spectrum_hi_i"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_realfft_be_stream_output_proc4, i48 %dout, i32 %real_spectrum_lo_i, i32 %real_spectrum_hi_i"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1"   --->   Operation 31 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 32 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %din, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %din"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %dout, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %dout"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @real_spectrum_lo_OC_i_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %real_spectrum_lo_i, i32 %real_spectrum_lo_i"   --->   Operation 37 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_lo_i, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @real_spectrum_hi_OC_i_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %real_spectrum_hi_i, i32 %real_spectrum_hi_i"   --->   Operation 39 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_hi_i, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [xfft2real.cpp:61]   --->   Operation 41 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
real_spectrum_lo_i            (alloca              ) [ 00111111111]
real_spectrum_hi_i            (alloca              ) [ 00111111111]
descramble_buf_M_real_V       (alloca              ) [ 00111100000]
descramble_buf_M_real_V_1     (alloca              ) [ 00111100000]
descramble_buf_M_imag_V       (alloca              ) [ 00111100000]
descramble_buf_M_imag_V_1     (alloca              ) [ 00111100000]
real_spectrum_hi_buf_M_real_V (alloca              ) [ 00111111000]
real_spectrum_hi_buf_M_imag_V (alloca              ) [ 00111111000]
twid_rom_M_real_V             (alloca              ) [ 00111100000]
twid_rom_M_imag_V             (alloca              ) [ 00111100000]
call_ln0                      (call                ) [ 00000000000]
call_ln0                      (call                ) [ 00000000000]
call_ln0                      (call                ) [ 00000000000]
call_ln0                      (call                ) [ 00000000000]
call_ln0                      (call                ) [ 00000000000]
specdataflowpipeline_ln0      (specdataflowpipeline) [ 00000000000]
spectopmodule_ln0             (spectopmodule       ) [ 00000000000]
specinterface_ln0             (specinterface       ) [ 00000000000]
specbitsmap_ln0               (specbitsmap         ) [ 00000000000]
specinterface_ln0             (specinterface       ) [ 00000000000]
specbitsmap_ln0               (specbitsmap         ) [ 00000000000]
empty                         (specchannel         ) [ 00000000000]
specinterface_ln0             (specinterface       ) [ 00000000000]
empty_22                      (specchannel         ) [ 00000000000]
specinterface_ln0             (specinterface       ) [ 00000000000]
ret_ln61                      (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dout">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i75_proc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_buffer_proc1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_descramble_proc2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_rev_real_hi_proc3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_stream_output_proc4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_lo_OC_i_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_OC_i_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="real_spectrum_lo_i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_spectrum_lo_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="real_spectrum_hi_i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_spectrum_hi_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="descramble_buf_M_real_V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_M_real_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="descramble_buf_M_real_V_1_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="descramble_buf_M_imag_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_M_imag_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="descramble_buf_M_imag_V_1_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="real_spectrum_hi_buf_M_real_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_spectrum_hi_buf_M_real_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="real_spectrum_hi_buf_M_imag_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_spectrum_hi_buf_M_imag_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="twid_rom_M_real_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="twid_rom_M_real_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="twid_rom_M_imag_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="twid_rom_M_imag_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_Loop_realfft_be_buffer_proc1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="48" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="101" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="103" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_Loop_realfft_be_descramble_proc2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="3" bw="32" slack="3"/>
<pin id="111" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="115" dir="0" index="8" bw="15" slack="2147483647"/>
<pin id="116" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="117" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_Loop_realfft_be_rev_real_hi_proc3_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="3" bw="32" slack="5"/>
<pin id="124" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_Loop_realfft_be_stream_output_proc4_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="48" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="7"/>
<pin id="130" dir="0" index="3" bw="32" slack="7"/>
<pin id="131" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="134" class="1005" name="real_spectrum_lo_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="3"/>
<pin id="136" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="real_spectrum_lo_i "/>
</bind>
</comp>

<comp id="140" class="1005" name="real_spectrum_hi_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="5"/>
<pin id="142" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="real_spectrum_hi_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="50" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="143"><net_src comp="54" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="119" pin=3"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="126" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout | {8 9 }
 - Input state : 
	Port: hls_xfft2real : din | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                     Functional Unit                                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_fu_90 |    0    |  33.848 |    0    |   3448  |
|          |                         grp_Loop_realfft_be_buffer_proc1_fu_96                         |    0    |    0    |    18   |    25   |
|   call   |                       grp_Loop_realfft_be_descramble_proc2_fu_106                      |    4    | 23.9393 |   1165  |   1008  |
|          |                      grp_Loop_realfft_be_rev_real_hi_proc3_fu_119                      |    0    |  3.176  |    67   |    43   |
|          |                     grp_Loop_realfft_be_stream_output_proc4_fu_126                     |    0    |  1.588  |   164   |    34   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                        |    4    | 62.5513 |   1414  |   4558  |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------------+--------+--------+--------+--------+
|                             |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------+--------+--------+--------+--------+
|   descramble_buf_M_imag_V   |    1   |   16   |    0   |    0   |
|  descramble_buf_M_imag_V_1  |    1   |   16   |    0   |    0   |
|   descramble_buf_M_real_V   |    1   |   16   |    0   |    0   |
|  descramble_buf_M_real_V_1  |    1   |   16   |    0   |    0   |
|real_spectrum_hi_buf_M_imag_V|    1   |   16   |    0   |    0   |
|real_spectrum_hi_buf_M_real_V|    1   |   16   |    0   |    0   |
|      twid_rom_M_imag_V      |    2   |   32   |    0   |    0   |
|      twid_rom_M_real_V      |    2   |   30   |    0   |    0   |
+-----------------------------+--------+--------+--------+--------+
|            Total            |   10   |   158  |    0   |    0   |
+-----------------------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|real_spectrum_hi_i_reg_140|   32   |
|real_spectrum_lo_i_reg_134|   32   |
+--------------------------+--------+
|           Total          |   64   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   62   |  1414  |  4558  |    -   |
|   Memory  |   10   |    -   |    -   |   158  |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |    4   |   62   |  1636  |  4558  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
