

================================================================
== Vitis HLS Report for 'Mem2Stream_Batch_64u_3072u_s'
================================================================
* Date:           Thu May 29 09:35:01 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108  |Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16  |      387|      387|   3.870 us|   3.870 us|   387|   387|       no|
        |grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117   |Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1   |     6147|     6147|  61.470 us|  61.470 us|  6147|  6147|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_166_1  |        ?|        ?|  398 ~ 6158|          -|          -|     ?|        no|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [../dma.h:163]   --->   Operation 21 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c160, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numReps"   --->   Operation 23 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 24 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %numReps_c160, i32 %numReps_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i32 %numReps_read"   --->   Operation 26 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter0, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hostmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_23, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%store_ln163 = store i32 0, i32 %rep" [../dma.h:163]   --->   Operation 29 'store' 'store_ln163' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln166 = br void %while.cond" [../dma.h:166]   --->   Operation 30 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%rep_8 = load i32 %rep" [../dma.h:170]   --->   Operation 31 'load' 'rep_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln166 = icmp_eq  i32 %rep_8, i32 %numReps_read" [../dma.h:166]   --->   Operation 32 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %while.body, void %while.end" [../dma.h:166]   --->   Operation 33 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i32 %rep_8" [../dma.h:163]   --->   Operation 34 'trunc' 'trunc_ln163' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%icmp_ln168 = icmp_eq  i4 %empty, i4 %trunc_ln163" [../dma.h:168]   --->   Operation 35 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln166)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sub_ln170)   --->   "%shl_ln170 = shl i32 %rep_8, i32 9" [../dma.h:170]   --->   Operation 36 'shl' 'shl_ln170' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln170)   --->   "%shl_ln170_1 = shl i32 %rep_8, i32 7" [../dma.h:170]   --->   Operation 37 'shl' 'shl_ln170_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln170 = sub i32 %shl_ln170, i32 %shl_ln170_1" [../dma.h:170]   --->   Operation 38 'sub' 'sub_ln170' <Predicate = (!icmp_ln166)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %sub_ln170, i3 0" [../dma.h:140->../dma.h:170]   --->   Operation 39 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i35 %shl_ln1" [../dma.h:140->../dma.h:170]   --->   Operation 40 'zext' 'zext_ln140' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.52ns)   --->   "%add_ln140 = add i64 %zext_ln140, i64 %in_read" [../dma.h:140->../dma.h:170]   --->   Operation 41 'add' 'add_ln140' <Predicate = (!icmp_ln166)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln140, i32 3, i32 63" [../dma.h:140->../dma.h:174]   --->   Operation 42 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln178 = ret" [../dma.h:178]   --->   Operation 43 'ret' 'ret_ln178' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../dma.h:166]   --->   Operation 44 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i61 %trunc_ln2" [../dma.h:140->../dma.h:174]   --->   Operation 45 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%hostmem_addr = getelementptr i64 %hostmem, i64 %sext_ln140" [../dma.h:140->../dma.h:174]   --->   Operation 46 'getelementptr' 'hostmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %if.else, void %if.then" [../dma.h:168]   --->   Operation 47 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [8/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 48 'readreq' 'empty_1197' <Predicate = (!icmp_ln168)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%rep_10 = add i32 %rep_8, i32 1" [../dma.h:175]   --->   Operation 49 'add' 'rep_10' <Predicate = (!icmp_ln168)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.70ns)   --->   "%store_ln163 = store i32 %rep_10, i32 %rep" [../dma.h:163]   --->   Operation 50 'store' 'store_ln163' <Predicate = (!icmp_ln168)> <Delay = 1.70>
ST_3 : Operation 51 [8/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 51 'readreq' 'empty_1195' <Predicate = (icmp_ln168)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [1/1] (2.55ns)   --->   "%rep_9 = add i32 %rep_8, i32 16" [../dma.h:171]   --->   Operation 52 'add' 'rep_9' <Predicate = (icmp_ln168)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.70ns)   --->   "%store_ln163 = store i32 %rep_9, i32 %rep" [../dma.h:163]   --->   Operation 53 'store' 'store_ln163' <Predicate = (icmp_ln168)> <Delay = 1.70>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 54 [7/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 54 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 55 [6/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 55 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 56 [5/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 56 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 57 [4/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 57 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 58 [3/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 58 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 59 [2/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 59 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 60 [1/8] (7.30ns)   --->   "%empty_1197 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 384" [../dma.h:140->../dma.h:174]   --->   Operation 60 'readreq' 'empty_1197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%empty_1198 = wait i32 @_ssdm_op_Wait"   --->   Operation 61 'wait' 'empty_1198' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16, i64 %hostmem, i61 %trunc_ln2, i64 %inter0" [../dma.h:140->../dma.h:174]   --->   Operation 62 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16, i64 %hostmem, i61 %trunc_ln2, i64 %inter0" [../dma.h:140->../dma.h:174]   --->   Operation 63 'call' 'call_ln140' <Predicate = (!icmp_ln168)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1, i64 %hostmem, i61 %trunc_ln2, i64 %inter0" [../dma.h:140->../dma.h:174]   --->   Operation 65 'call' 'call_ln140' <Predicate = (icmp_ln168)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln172 = br void %if.end" [../dma.h:172]   --->   Operation 66 'br' 'br_ln172' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln166 = br void %while.cond" [../dma.h:166]   --->   Operation 67 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 7.30>
ST_13 : Operation 68 [7/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 68 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 4> <Delay = 7.30>
ST_14 : Operation 69 [6/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 69 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 5> <Delay = 7.30>
ST_15 : Operation 70 [5/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 70 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 6> <Delay = 7.30>
ST_16 : Operation 71 [4/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 71 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 7> <Delay = 7.30>
ST_17 : Operation 72 [3/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 72 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 8> <Delay = 7.30>
ST_18 : Operation 73 [2/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 73 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 9> <Delay = 7.30>
ST_19 : Operation 74 [1/8] (7.30ns)   --->   "%empty_1195 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %hostmem_addr, i32 6144" [../dma.h:140->../dma.h:170]   --->   Operation 74 'readreq' 'empty_1195' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 10> <Delay = 0.00>
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%empty_1196 = wait i32 @_ssdm_op_Wait"   --->   Operation 75 'wait' 'empty_1196' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1, i64 %hostmem, i61 %trunc_ln2, i64 %inter0" [../dma.h:140->../dma.h:174]   --->   Operation 76 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hostmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inter0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numReps_c160]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                (alloca        ) [ 011111111111111111111]
specinterface_ln0  (specinterface ) [ 000000000000000000000]
numReps_read       (read          ) [ 001111111111111111111]
in_read            (read          ) [ 001111111111111111111]
write_ln0          (write         ) [ 000000000000000000000]
empty              (trunc         ) [ 001111111111111111111]
specinterface_ln0  (specinterface ) [ 000000000000000000000]
specinterface_ln0  (specinterface ) [ 000000000000000000000]
store_ln163        (store         ) [ 000000000000000000000]
br_ln166           (br            ) [ 000000000000000000000]
rep_8              (load          ) [ 000100000000000000000]
icmp_ln166         (icmp          ) [ 001111111111111111111]
br_ln166           (br            ) [ 000000000000000000000]
trunc_ln163        (trunc         ) [ 000000000000000000000]
icmp_ln168         (icmp          ) [ 000111111111111111111]
shl_ln170          (shl           ) [ 000000000000000000000]
shl_ln170_1        (shl           ) [ 000000000000000000000]
sub_ln170          (sub           ) [ 000000000000000000000]
shl_ln1            (bitconcatenate) [ 000000000000000000000]
zext_ln140         (zext          ) [ 000000000000000000000]
add_ln140          (add           ) [ 000000000000000000000]
trunc_ln2          (partselect    ) [ 000111111111111111111]
ret_ln178          (ret           ) [ 000000000000000000000]
specloopname_ln166 (specloopname  ) [ 000000000000000000000]
sext_ln140         (sext          ) [ 000000000000000000000]
hostmem_addr       (getelementptr ) [ 000011111110011111110]
br_ln168           (br            ) [ 000000000000000000000]
rep_10             (add           ) [ 000000000000000000000]
store_ln163        (store         ) [ 000000000000000000000]
rep_9              (add           ) [ 000000000000000000000]
store_ln163        (store         ) [ 000000000000000000000]
empty_1197         (readreq       ) [ 000000000000000000000]
empty_1198         (wait          ) [ 000000000000000000000]
call_ln140         (call          ) [ 000000000000000000000]
br_ln0             (br            ) [ 000000000000000000000]
call_ln140         (call          ) [ 000000000000000000000]
br_ln172           (br            ) [ 000000000000000000000]
br_ln166           (br            ) [ 000000000000000000000]
empty_1195         (readreq       ) [ 000000000000000000000]
empty_1196         (wait          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hostmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hostmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numReps_c160">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_c160"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="rep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="numReps_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="in_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_readreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_1197/3 empty_1195/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="61" slack="9"/>
<pin id="112" dir="0" index="3" bw="64" slack="0"/>
<pin id="113" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/11 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="0" index="2" bw="61" slack="9"/>
<pin id="121" dir="0" index="3" bw="64" slack="0"/>
<pin id="122" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/20 "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln163_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="rep_8_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_8/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln166_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln163_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln163/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln168_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="shl_ln170_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="shl_ln170_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sub_ln170_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln170/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="shl_ln1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="35" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln140_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="35" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln140_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="35" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="1"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="61" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="0" index="3" bw="7" slack="0"/>
<pin id="192" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln140_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="61" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="hostmem_addr_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="61" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hostmem_addr/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="rep_10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_10/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln163_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="rep_9_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_9/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln163_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="rep_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="235" class="1005" name="numReps_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="in_read_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="empty_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln168_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="260" class="1005" name="trunc_ln2_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="61" slack="1"/>
<pin id="262" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="hostmem_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hostmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="80" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="123"><net_src comp="74" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="129"><net_src comp="80" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="135" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="135" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="135" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="152" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="182" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="76" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="238"><net_src comp="80" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="243"><net_src comp="86" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="248"><net_src comp="126" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="259"><net_src comp="147" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="187" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="270"><net_src comp="200" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inter0 | {11 12 20 }
	Port: numReps_c160 | {1 }
 - Input state : 
	Port: Mem2Stream_Batch<64u, 3072u> : hostmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: Mem2Stream_Batch<64u, 3072u> : in_r | {1 }
	Port: Mem2Stream_Batch<64u, 3072u> : numReps | {1 }
  - Chain level:
	State 1
		store_ln163 : 1
	State 2
		icmp_ln166 : 1
		br_ln166 : 2
		trunc_ln163 : 1
		icmp_ln168 : 2
		shl_ln170 : 1
		shl_ln170_1 : 1
		sub_ln170 : 1
		shl_ln1 : 2
		zext_ln140 : 3
		add_ln140 : 4
		trunc_ln2 : 5
	State 3
		hostmem_addr : 1
		empty_1197 : 2
		store_ln163 : 1
		empty_1195 : 2
		store_ln163 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                         |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|
|   call   | grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108 |   138   |    28   |
|          |  grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117 |   142   |    28   |
|----------|------------------------------------------------------------------|---------|---------|
|          |                         add_ln140_fu_182                         |    0    |    71   |
|    add   |                           rep_10_fu_207                          |    0    |    39   |
|          |                           rep_9_fu_217                           |    0    |    39   |
|----------|------------------------------------------------------------------|---------|---------|
|   icmp   |                         icmp_ln166_fu_138                        |    0    |    39   |
|          |                         icmp_ln168_fu_147                        |    0    |    13   |
|----------|------------------------------------------------------------------|---------|---------|
|    sub   |                         sub_ln170_fu_164                         |    0    |    39   |
|----------|------------------------------------------------------------------|---------|---------|
|   read   |                      numReps_read_read_fu_80                     |    0    |    0    |
|          |                        in_read_read_fu_86                        |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   write  |                       write_ln0_write_fu_92                      |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|  readreq |                        grp_readreq_fu_100                        |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   trunc  |                           empty_fu_126                           |    0    |    0    |
|          |                        trunc_ln163_fu_143                        |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|    shl   |                         shl_ln170_fu_152                         |    0    |    0    |
|          |                        shl_ln170_1_fu_158                        |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|bitconcatenate|                          shl_ln1_fu_170                          |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   zext   |                         zext_ln140_fu_178                        |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|partselect|                         trunc_ln2_fu_187                         |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   sext   |                         sext_ln140_fu_197                        |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   Total  |                                                                  |   280   |   296   |
|----------|------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    empty_reg_245   |    4   |
|hostmem_addr_reg_267|   64   |
| icmp_ln168_reg_256 |    1   |
|   in_read_reg_240  |   64   |
|numReps_read_reg_235|   32   |
|     rep_reg_227    |   32   |
|  trunc_ln2_reg_260 |   61   |
+--------------------+--------+
|        Total       |   258  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_100 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_100 |  p2  |   2  |  14  |   28   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   156  ||  3.176  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   280  |   296  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   258  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   538  |   305  |
+-----------+--------+--------+--------+
