$date
	Wed Mar 20 22:23:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cod_w_prio $end
$var wire 1 ! piI0 $end
$var wire 1 " piI1 $end
$var wire 1 # piI2 $end
$var wire 1 $ piI3 $end
$var reg 2 % poC [1:0] $end
$var reg 1 & poG $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
b11 %
1$
1#
1"
1!
$end
#2000000
1&
b0 %
0$
0#
0"
0!
#3000000
0&
b11 %
1$
#4000000
b1 %
0$
1"
1!
#5000000
b10 %
1#
0"
0!
#6000001
