================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Apr 07 11:45:15 -0400 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         flash_attn
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              502
FF:               274
DSP:              12
BRAM:             0
URAM:             0
SRL:              3


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 5.745       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+---------------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                      | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                      | 502 | 274 | 12  |      |      |     |        |      |         |          |        |
|   (inst)                                                                  |     | 39  |     |      |      |     |        |      |         |          |        |
|   A_1_U                                                                   | 32  |     |     |      |      |     |        |      |         |          |        |
|   A_2_U                                                                   | 32  |     |     |      |      |     |        |      |         |          |        |
|   A_3_U                                                                   | 32  |     |     |      |      |     |        |      |         |          |        |
|   A_U                                                                     | 32  |     |     |      |      |     |        |      |         |          |        |
|   B_1_U                                                                   | 32  |     |     |      |      |     |        |      |         |          |        |
|   B_2_U                                                                   | 32  |     |     |      |      |     |        |      |         |          |        |
|   B_3_U                                                                   | 32  |     |     |      |      |     |        |      |         |          |        |
|   B_U                                                                     | 32  |     |     |      |      |     |        |      |         |          |        |
|   grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126     | 219 | 222 | 12  |      |      |     |        |      |         |          |        |
|     (grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126) | 143 | 152 |     |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U17                                                | 15  | 17  | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U18                                                | 18  | 17  | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U19                                                | 15  | 17  | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U20                                                | 15  | 17  | 3   |      |      |     |        |      |         |          |        |
|   grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90     | 27  | 13  |     |      |      |     |        |      |         |          |        |
|     (grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90) | 14  | 11  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                              | 13  | 2   |     |      |      |     |        |      |         |          |        |
+---------------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.94%  | OK     |
| FD                                                        | 50%       | 0.26%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.49%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 5.45%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.45%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 17     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.88   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                | ENDPOINT PIN                                                                                                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                               |                                                                                                               |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.255 | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0/CLK | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg/PCIN[0]  |            0 |          1 |          4.261 |          4.206 |        0.055 |
| Path2 | 4.255 | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0/CLK | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg/PCIN[10] |            0 |          1 |          4.261 |          4.206 |        0.055 |
| Path3 | 4.255 | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0/CLK | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg/PCIN[11] |            0 |          1 |          4.261 |          4.206 |        0.055 |
| Path4 | 4.255 | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0/CLK | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg/PCIN[12] |            0 |          1 |          4.261 |          4.206 |        0.055 |
| Path5 | 4.255 | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0/CLK | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg/PCIN[13] |            0 |          1 |          4.261 |          4.206 |        0.055 |
+-------+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------------------+------------------+
    | Path1 Cells                                                                                               | Primitive Type   |
    +-----------------------------------------------------------------------------------------------------------+------------------+
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    +-----------------------------------------------------------------------------------------------------------+------------------+

    +-----------------------------------------------------------------------------------------------------------+------------------+
    | Path2 Cells                                                                                               | Primitive Type   |
    +-----------------------------------------------------------------------------------------------------------+------------------+
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    +-----------------------------------------------------------------------------------------------------------+------------------+

    +-----------------------------------------------------------------------------------------------------------+------------------+
    | Path3 Cells                                                                                               | Primitive Type   |
    +-----------------------------------------------------------------------------------------------------------+------------------+
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    +-----------------------------------------------------------------------------------------------------------+------------------+

    +-----------------------------------------------------------------------------------------------------------+------------------+
    | Path4 Cells                                                                                               | Primitive Type   |
    +-----------------------------------------------------------------------------------------------------------+------------------+
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    +-----------------------------------------------------------------------------------------------------------+------------------+

    +-----------------------------------------------------------------------------------------------------------+------------------+
    | Path5 Cells                                                                                               | Primitive Type   |
    +-----------------------------------------------------------------------------------------------------------+------------------+
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126/mul_32s_32s_32_2_1_U17/buff0_reg      | MULT.dsp.DSP48E1 |
    +-----------------------------------------------------------------------------------------------------------+------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------------+
| Report Type              | Report Location                                                            |
+--------------------------+----------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/matrix_cyclic_block_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/matrix_cyclic_block_failfast_synth.rpt                 |
| power                    | impl/verilog/report/matrix_cyclic_block_power_synth.rpt                    |
| timing                   | impl/verilog/report/matrix_cyclic_block_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/matrix_cyclic_block_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/matrix_cyclic_block_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/matrix_cyclic_block_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------------+


