# Verilog-base
My code when I first time to learn Verilog

這是我第一次修有關Verilog的課程所打出來的程式碼

當時使用的編譯器(Compiler)是 : SynaptiCAD

下載連結:https://drive.google.com/drive/folders/1Tk2_Po829u2PihHLbbBp3ci4Kf72jU4X?usp=sharing

------------------------------------------------------------------------
# Project Completion
20180327 - Half Adder & Full Sub、Multiplier

20180403 - Assign Adder & Assign Multiplier & 2*1 Multiplexer & 1*4 Multiplexer & Full Adder

20180410 - if-else & case

20180417 - 2's complement & 1*4 、 4*1 Mulplexer

20180508 - up counter & down counter & trigger counter

20180515 - SISO & SIPO

20180522 - Divider-10 & Ring counter

20180529 - Divider & PWM-40% Duty Cycle & PWM-70% Duty Cycle &

20180605 - Detector

20180612 - Detector & x^7+x^3+x+1 & Marquee

---------------------------------
