reg [9:0] counter;
assign tc = (counter == 0);

always @(posedge clk) begin
  if (load)
    counter <= data;
  else if (counter > 0)
    counter <= counter - 1;
  else
    counter <= 0;
endmodule