INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/4300lab1a/4300lab1a.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/4300lab1a/4300lab1a.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/4300lab1a/4300lab1a.srcs/sources_1/new/incr4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incr4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/4300lab1a/4300lab1a.srcs/sources_1/new/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/4300lab1a/4300lab1a.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/4300lab1a/4300lab1a.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/4203/4300lab1a/4300lab1a.srcs/sim_1/new/tb_if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_stage
