# Data Processing apparatus for a multiprocessor system.

## Abstract
In a multiprocessor system having a main memory 10 and a plurality of processors 12 connected through com mon address bus 13 , data bus 14 and answer bus 15 for the data transfer, a data transmission apparatus is provided for each of the main memory and the processors and includes bus request control lines 13 1, 14 1, 15 1 for transferring bus request signals and bus control signals and a bus controller 17 for separately controlling selections of the address bus, the data bus and the answer bus in response to the signals on the bus request control lines and the request signal. Overlapped processing such as data write and data write answer or data read and data read answer in one cycle is permitted.