

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
eb5b2248bb56c0855732ae404017953f  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES > _cuobjdump_complete_output_YhHGTK"
Parsing file _cuobjdump_complete_output_YhHGTK
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: aesHost.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x4081d0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34617_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34619_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34612_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34616_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34618_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34613_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34973_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34975_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34970_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34972_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34974_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34976_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34971_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35328_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35330_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35329_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35331_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35324_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35325_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35775_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35777_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35779_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35776_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35778_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35773_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35774_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Jwt8ko"
Running: cat _ptx_Jwt8ko | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_KlXCM1
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_KlXCM1 --output-file  /dev/null 2> _ptx_Jwt8koinfo"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Jwt8ko _ptx2_KlXCM1 _ptx_Jwt8koinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x408260, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x4082f0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x408380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65f3a0; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65f3c0; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65f7c0; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65fbc0; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65ffc0; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6603c0; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6603e0; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6607e0; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x660be0; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x660fe0; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6613e0; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f1a0, array = 0x2f75bd0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f220, array = 0x2f75c90
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f2a0, array = 0x2f75d50
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f320, array = 0x2f75e10
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x408380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 83168 (ipc=166.3) sim_rate=41584 (inst/sec) elapsed = 0:0:00:02 / Mon May 11 19:12:59 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(18,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(38,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(73,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 322592 (ipc=322.6) sim_rate=80648 (inst/sec) elapsed = 0:0:00:04 / Mon May 11 19:13:01 2015
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 381696 (ipc=254.5) sim_rate=63616 (inst/sec) elapsed = 0:0:00:06 / Mon May 11 19:13:03 2015
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 394048 (ipc=197.0) sim_rate=56292 (inst/sec) elapsed = 0:0:00:07 / Mon May 11 19:13:04 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(10,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 402976 (ipc=161.2) sim_rate=50372 (inst/sec) elapsed = 0:0:00:08 / Mon May 11 19:13:05 2015
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 410144 (ipc=136.7) sim_rate=45571 (inst/sec) elapsed = 0:0:00:09 / Mon May 11 19:13:06 2015
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 416768 (ipc=119.1) sim_rate=41676 (inst/sec) elapsed = 0:0:00:10 / Mon May 11 19:13:07 2015
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 423936 (ipc=106.0) sim_rate=38539 (inst/sec) elapsed = 0:0:00:11 / Mon May 11 19:13:08 2015
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 431584 (ipc=95.9) sim_rate=35965 (inst/sec) elapsed = 0:0:00:12 / Mon May 11 19:13:09 2015
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 438912 (ipc=87.8) sim_rate=33762 (inst/sec) elapsed = 0:0:00:13 / Mon May 11 19:13:10 2015
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 451552 (ipc=82.1) sim_rate=30103 (inst/sec) elapsed = 0:0:00:15 / Mon May 11 19:13:12 2015
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 474432 (ipc=79.1) sim_rate=29652 (inst/sec) elapsed = 0:0:00:16 / Mon May 11 19:13:13 2015
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(16,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 521376 (ipc=80.2) sim_rate=30669 (inst/sec) elapsed = 0:0:00:17 / Mon May 11 19:13:14 2015
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(42,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(6,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 703552 (ipc=100.5) sim_rate=37029 (inst/sec) elapsed = 0:0:00:19 / Mon May 11 19:13:16 2015
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(52,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(27,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 925536 (ipc=123.4) sim_rate=44073 (inst/sec) elapsed = 0:0:00:21 / Mon May 11 19:13:18 2015
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(32,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(69,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1172608 (ipc=146.6) sim_rate=50982 (inst/sec) elapsed = 0:0:00:23 / Mon May 11 19:13:20 2015
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(23,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(13,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(18,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1413152 (ipc=166.3) sim_rate=58881 (inst/sec) elapsed = 0:0:00:24 / Mon May 11 19:13:21 2015
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(8,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(28,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1653760 (ipc=183.8) sim_rate=63606 (inst/sec) elapsed = 0:0:00:26 / Mon May 11 19:13:23 2015
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(23,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1892992 (ipc=199.3) sim_rate=67606 (inst/sec) elapsed = 0:0:00:28 / Mon May 11 19:13:25 2015
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(14,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(34,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(9,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2133792 (ipc=213.4) sim_rate=71126 (inst/sec) elapsed = 0:0:00:30 / Mon May 11 19:13:27 2015
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(44,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2373440 (ipc=226.0) sim_rate=76562 (inst/sec) elapsed = 0:0:00:31 / Mon May 11 19:13:28 2015
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(9,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(29,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(4,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2613056 (ipc=237.6) sim_rate=79183 (inst/sec) elapsed = 0:0:00:33 / Mon May 11 19:13:30 2015
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(24,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(14,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2853536 (ipc=248.1) sim_rate=81529 (inst/sec) elapsed = 0:0:00:35 / Mon May 11 19:13:32 2015
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(34,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(24,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3093184 (ipc=257.8) sim_rate=83599 (inst/sec) elapsed = 0:0:00:37 / Mon May 11 19:13:34 2015
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(44,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(19,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(9,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 3333664 (ipc=266.7) sim_rate=85478 (inst/sec) elapsed = 0:0:00:39 / Mon May 11 19:13:36 2015
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3572928 (ipc=274.8) sim_rate=89323 (inst/sec) elapsed = 0:0:00:40 / Mon May 11 19:13:37 2015
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(54,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(14,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(19,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 3813280 (ipc=282.5) sim_rate=90792 (inst/sec) elapsed = 0:0:00:42 / Mon May 11 19:13:39 2015
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(15,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4053568 (ipc=289.5) sim_rate=92126 (inst/sec) elapsed = 0:0:00:44 / Mon May 11 19:13:41 2015
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(7,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(43,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 4292896 (ipc=296.1) sim_rate=93323 (inst/sec) elapsed = 0:0:00:46 / Mon May 11 19:13:43 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(19,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(40,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(15,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4530432 (ipc=302.0) sim_rate=96392 (inst/sec) elapsed = 0:0:00:47 / Mon May 11 19:13:44 2015
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(52,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 4772544 (ipc=307.9) sim_rate=97398 (inst/sec) elapsed = 0:0:00:49 / Mon May 11 19:13:46 2015
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(50,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(10,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(16,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 5012832 (ipc=313.3) sim_rate=98290 (inst/sec) elapsed = 0:0:00:51 / Mon May 11 19:13:48 2015
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(42,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 5252800 (ipc=318.4) sim_rate=99109 (inst/sec) elapsed = 0:0:00:53 / Mon May 11 19:13:50 2015
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(17,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(9,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 5492896 (ipc=323.1) sim_rate=99870 (inst/sec) elapsed = 0:0:00:55 / Mon May 11 19:13:52 2015
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(30,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(7,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(44,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17451,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17452,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17491,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17492,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5732768 (ipc=327.6) sim_rate=102370 (inst/sec) elapsed = 0:0:00:56 / Mon May 11 19:13:53 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17553,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17554,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17590,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17591,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17597,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17598,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17615,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17616,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17621,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17622,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17623,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17624,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(37,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17653,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17654,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17654,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17655,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17678,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17679,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17740,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17741,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17745,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17746,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17747,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17748,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17776,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17777,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17779,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17780,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17832,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17833,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(43,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17863,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17864,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17903,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17904,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17904,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17905,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17934,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17935,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17942,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17943,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17956,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17957,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17966,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17967,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17967,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17968,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17988,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17989,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5972672 (ipc=331.8) sim_rate=101231 (inst/sec) elapsed = 0:0:00:59 / Mon May 11 19:13:56 2015
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18029,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18030,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18036,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18037,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(33,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18050,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18051,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18073,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18074,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(53,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18347,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(18348,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18422,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18423,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18427,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18428,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18436,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(18437,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18484,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(18485,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18496,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(18497,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 6211488 (ipc=335.8) sim_rate=101827 (inst/sec) elapsed = 0:0:01:01 / Mon May 11 19:13:58 2015
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18531,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(18532,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18552,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18553,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18559,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18560,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18560,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(18561,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18616,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18617,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18622,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18623,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18624,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18625,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(48,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18698,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(18699,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18705,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18706,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(68,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 6452608 (ipc=339.6) sim_rate=102422 (inst/sec) elapsed = 0:0:01:03 / Mon May 11 19:14:00 2015
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(73,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(48,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 6692704 (ipc=343.2) sim_rate=102964 (inst/sec) elapsed = 0:0:01:05 / Mon May 11 19:14:02 2015
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(68,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(58,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(48,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6932608 (ipc=346.6) sim_rate=103471 (inst/sec) elapsed = 0:0:01:07 / Mon May 11 19:14:04 2015
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(83,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(58,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7172864 (ipc=349.9) sim_rate=103954 (inst/sec) elapsed = 0:0:01:09 / Mon May 11 19:14:06 2015
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(63,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(53,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(88,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7412352 (ipc=353.0) sim_rate=105890 (inst/sec) elapsed = 0:0:01:10 / Mon May 11 19:14:07 2015
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(48,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(83,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 7652544 (ipc=355.9) sim_rate=106285 (inst/sec) elapsed = 0:0:01:12 / Mon May 11 19:14:09 2015
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(73,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(63,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 7892576 (ipc=358.8) sim_rate=106656 (inst/sec) elapsed = 0:0:01:14 / Mon May 11 19:14:11 2015
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(53,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(73,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(48,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 8132672 (ipc=361.5) sim_rate=107008 (inst/sec) elapsed = 0:0:01:16 / Mon May 11 19:14:13 2015
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(68,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 8372736 (ipc=364.0) sim_rate=107342 (inst/sec) elapsed = 0:0:01:18 / Mon May 11 19:14:15 2015
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(78,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(98,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23270,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(23271,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23375,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(23376,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23409,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(23410,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23441,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(23442,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23447,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(23448,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23453,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23454,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(95,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23477,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(23478,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 8610848 (ipc=366.4) sim_rate=107635 (inst/sec) elapsed = 0:0:01:20 / Mon May 11 19:14:17 2015
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23504,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23505,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23515,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(23516,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23564,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23565,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23566,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(23567,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23628,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23628,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(23629,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(23629,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23648,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(23649,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23660,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(23661,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(96,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(103,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 8849888 (ipc=368.7) sim_rate=107925 (inst/sec) elapsed = 0:0:01:22 / Mon May 11 19:14:19 2015
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(72,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(62,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 9091584 (ipc=371.1) sim_rate=108233 (inst/sec) elapsed = 0:0:01:24 / Mon May 11 19:14:21 2015
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(82,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(117,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(77,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 9330816 (ipc=373.2) sim_rate=109774 (inst/sec) elapsed = 0:0:01:25 / Mon May 11 19:14:22 2015
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(67,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(72,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 9571552 (ipc=375.4) sim_rate=110017 (inst/sec) elapsed = 0:0:01:27 / Mon May 11 19:14:24 2015
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(62,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(82,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(87,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 9811424 (ipc=377.4) sim_rate=110240 (inst/sec) elapsed = 0:0:01:29 / Mon May 11 19:14:26 2015
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(77,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (26295,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(26296,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26365,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(26366,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26378,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26379,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(82,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26428,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26429,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (26444,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(26445,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26455,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(26456,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26491,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26492,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (26499,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(26500,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 10051008 (ipc=379.3) sim_rate=109250 (inst/sec) elapsed = 0:0:01:32 / Mon May 11 19:14:29 2015
GPGPU-Sim uArch: Shader 5 finished CTA #4 (26516,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(26517,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (26539,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(26540,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26584,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(26585,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(101,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26632,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26633,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26673,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(26674,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26690,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26691,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26727,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(26728,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(77,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 10291296 (ipc=381.2) sim_rate=109481 (inst/sec) elapsed = 0:0:01:34 / Mon May 11 19:14:31 2015
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(103,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(87,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(111,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 10530432 (ipc=382.9) sim_rate=109692 (inst/sec) elapsed = 0:0:01:36 / Mon May 11 19:14:33 2015
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(103,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(87,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 10770592 (ipc=384.7) sim_rate=109904 (inst/sec) elapsed = 0:0:01:38 / Mon May 11 19:14:35 2015
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(96,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(103,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(87,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 11011264 (ipc=386.4) sim_rate=110112 (inst/sec) elapsed = 0:0:01:40 / Mon May 11 19:14:37 2015
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(96,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(82,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 11251744 (ipc=388.0) sim_rate=110311 (inst/sec) elapsed = 0:0:01:42 / Mon May 11 19:14:39 2015
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(87,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(111,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 11491264 (ipc=389.5) sim_rate=110492 (inst/sec) elapsed = 0:0:01:44 / Mon May 11 19:14:41 2015
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(82,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(101,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(77,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (29981,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(29982,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (29999,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(30000,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 11731200 (ipc=391.0) sim_rate=110671 (inst/sec) elapsed = 0:0:01:46 / Mon May 11 19:14:43 2015
GPGPU-Sim uArch: Shader 14 finished CTA #5 (30081,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(30082,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (30108,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(30109,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (30113,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(30114,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(118,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (30154,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(30155,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (30187,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(30188,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30196,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(30197,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (30219,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(30220,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (30247,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(30248,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (30253,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(30254,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (30265,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(30266,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (30314,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(30315,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(101,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (30349,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(30350,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (30381,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(30382,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 11971232 (ipc=392.5) sim_rate=110844 (inst/sec) elapsed = 0:0:01:48 / Mon May 11 19:14:45 2015
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(129,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(103,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(101,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 12210880 (ipc=393.9) sim_rate=111008 (inst/sec) elapsed = 0:0:01:50 / Mon May 11 19:14:47 2015
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(145,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(118,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 12450560 (ipc=395.3) sim_rate=111165 (inst/sec) elapsed = 0:0:01:52 / Mon May 11 19:14:49 2015
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(117,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(96,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 12691200 (ipc=396.6) sim_rate=111326 (inst/sec) elapsed = 0:0:01:54 / Mon May 11 19:14:51 2015
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(103,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(101,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(96,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 12931232 (ipc=397.9) sim_rate=111476 (inst/sec) elapsed = 0:0:01:56 / Mon May 11 19:14:53 2015
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(118,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(147,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 13171136 (ipc=399.1) sim_rate=112573 (inst/sec) elapsed = 0:0:01:57 / Mon May 11 19:14:54 2015
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(129,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(103,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(117,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 13411424 (ipc=400.3) sim_rate=111761 (inst/sec) elapsed = 0:0:02:00 / Mon May 11 19:14:57 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33609,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33610,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33651,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(33652,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(111,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33697,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33698,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33748,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33749,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (33768,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(33769,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33810,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33811,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33824,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33825,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(118,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33891,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33892,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33928,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33929,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33976,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33977,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 13650848 (ipc=401.5) sim_rate=111892 (inst/sec) elapsed = 0:0:02:02 / Mon May 11 19:14:59 2015
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34012,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34013,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34017,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34018,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34035,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34036,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34045,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34046,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(117,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (34095,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(34096,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(129,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 13890848 (ipc=402.6) sim_rate=112022 (inst/sec) elapsed = 0:0:02:04 / Mon May 11 19:15:01 2015
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(124,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(117,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(111,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 14130112 (ipc=403.7) sim_rate=112143 (inst/sec) elapsed = 0:0:02:06 / Mon May 11 19:15:03 2015
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(124,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(128,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 14371168 (ipc=404.8) sim_rate=112274 (inst/sec) elapsed = 0:0:02:08 / Mon May 11 19:15:05 2015
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(129,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(162,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(117,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 14610656 (ipc=405.9) sim_rate=113260 (inst/sec) elapsed = 0:0:02:09 / Mon May 11 19:15:06 2015
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(111,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(118,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 14851296 (ipc=406.9) sim_rate=113368 (inst/sec) elapsed = 0:0:02:11 / Mon May 11 19:15:08 2015
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(128,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(129,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 15091520 (ipc=407.9) sim_rate=113470 (inst/sec) elapsed = 0:0:02:13 / Mon May 11 19:15:10 2015
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(118,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(117,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37344,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37345,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37352,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37353,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37400,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37401,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37421,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37422,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(163,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37472,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37473,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 15330656 (ipc=408.8) sim_rate=112725 (inst/sec) elapsed = 0:0:02:16 / Mon May 11 19:15:13 2015
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37506,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37507,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37534,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37535,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37537,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37538,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37569,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37570,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37597,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37597,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37598,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37598,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37631,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37632,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(144,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37653,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37654,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37673,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37674,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37714,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37715,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(147,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 15570368 (ipc=409.7) sim_rate=112828 (inst/sec) elapsed = 0:0:02:18 / Mon May 11 19:15:15 2015
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(129,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(124,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(147,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 15810176 (ipc=410.7) sim_rate=113742 (inst/sec) elapsed = 0:0:02:19 / Mon May 11 19:15:16 2015
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(129,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(162,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 16050752 (ipc=411.6) sim_rate=113835 (inst/sec) elapsed = 0:0:02:21 / Mon May 11 19:15:18 2015
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(128,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(177,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 16291200 (ipc=412.4) sim_rate=113924 (inst/sec) elapsed = 0:0:02:23 / Mon May 11 19:15:20 2015
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(124,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(147,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(145,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 16531296 (ipc=413.3) sim_rate=114008 (inst/sec) elapsed = 0:0:02:25 / Mon May 11 19:15:22 2015
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(144,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(128,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 16771104 (ipc=414.1) sim_rate=114089 (inst/sec) elapsed = 0:0:02:27 / Mon May 11 19:15:24 2015
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(145,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(124,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(156,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 17010752 (ipc=414.9) sim_rate=114166 (inst/sec) elapsed = 0:0:02:29 / Mon May 11 19:15:26 2015
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41104,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(41105,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (41115,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(41116,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (41162,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(41163,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41171,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(41172,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(163,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (41177,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(41178,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41200,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(41201,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (41228,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(41229,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41233,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(41234,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (41284,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(41285,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41291,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(41292,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41295,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(41296,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41313,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(41314,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41363,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(41364,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (41380,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(41381,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(144,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41384,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(41385,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 17250912 (ipc=415.7) sim_rate=114244 (inst/sec) elapsed = 0:0:02:31 / Mon May 11 19:15:28 2015
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(168,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(145,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 17490528 (ipc=416.4) sim_rate=114317 (inst/sec) elapsed = 0:0:02:33 / Mon May 11 19:15:30 2015
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(162,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(147,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(188,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 17730848 (ipc=417.2) sim_rate=114392 (inst/sec) elapsed = 0:0:02:35 / Mon May 11 19:15:32 2015
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(144,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(156,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 17970560 (ipc=417.9) sim_rate=114462 (inst/sec) elapsed = 0:0:02:37 / Mon May 11 19:15:34 2015
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(145,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(162,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(147,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 18211264 (ipc=418.6) sim_rate=114536 (inst/sec) elapsed = 0:0:02:39 / Mon May 11 19:15:36 2015
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(177,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(144,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 18451232 (ipc=419.3) sim_rate=115320 (inst/sec) elapsed = 0:0:02:40 / Mon May 11 19:15:37 2015
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(156,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(145,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 18691136 (ipc=420.0) sim_rate=115377 (inst/sec) elapsed = 0:0:02:42 / Mon May 11 19:15:39 2015
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(162,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (44510,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(44511,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44658,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(44659,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(168,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (44743,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(44744,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (44802,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(44803,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44814,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44814,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(44815,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(44815,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (44826,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(44827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (44873,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(44874,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (44911,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(44912,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (44916,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(44917,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44919,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(44920,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(163,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (44984,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(44985,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44995,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(44996,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 18931168 (ipc=420.7) sim_rate=114734 (inst/sec) elapsed = 0:0:02:45 / Mon May 11 19:15:42 2015
GPGPU-Sim uArch: Shader 8 finished CTA #3 (45003,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(45004,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (45034,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(45035,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(176,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(156,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 19171392 (ipc=421.3) sim_rate=114798 (inst/sec) elapsed = 0:0:02:47 / Mon May 11 19:15:44 2015
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(177,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(186,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(156,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 19410144 (ipc=422.0) sim_rate=114852 (inst/sec) elapsed = 0:0:02:49 / Mon May 11 19:15:46 2015
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(163,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(162,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 19651264 (ipc=422.6) sim_rate=115595 (inst/sec) elapsed = 0:0:02:50 / Mon May 11 19:15:47 2015
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(203,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(177,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 19890656 (ipc=423.2) sim_rate=115643 (inst/sec) elapsed = 0:0:02:52 / Mon May 11 19:15:49 2015
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(162,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(156,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(163,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 20131392 (ipc=423.8) sim_rate=115697 (inst/sec) elapsed = 0:0:02:54 / Mon May 11 19:15:51 2015
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(176,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(168,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 20371488 (ipc=424.4) sim_rate=115747 (inst/sec) elapsed = 0:0:02:56 / Mon May 11 19:15:53 2015
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(177,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (48256,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(48257,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(186,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (48311,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(48312,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (48345,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(48346,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48375,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(48376,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (48399,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(48400,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (48428,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(48429,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (48453,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(48454,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(168,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (48488,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(48489,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 20610656 (ipc=425.0) sim_rate=115143 (inst/sec) elapsed = 0:0:02:59 / Mon May 11 19:15:56 2015
GPGPU-Sim uArch: Shader 13 finished CTA #4 (48513,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(48514,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (48530,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(48531,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (48550,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(48551,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (48555,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(48556,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (48612,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(48613,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (48638,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(48639,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(177,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (48682,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(48683,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(186,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 20850976 (ipc=425.5) sim_rate=115198 (inst/sec) elapsed = 0:0:03:01 / Mon May 11 19:15:58 2015
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(183,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(177,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 21089888 (ipc=426.1) sim_rate=115245 (inst/sec) elapsed = 0:0:03:03 / Mon May 11 19:16:00 2015
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(176,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(168,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(177,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 21330976 (ipc=426.6) sim_rate=115929 (inst/sec) elapsed = 0:0:03:04 / Mon May 11 19:16:01 2015
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(186,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(203,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 21570880 (ipc=427.1) sim_rate=115972 (inst/sec) elapsed = 0:0:03:06 / Mon May 11 19:16:03 2015
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(188,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(176,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(168,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 21811520 (ipc=427.7) sim_rate=116018 (inst/sec) elapsed = 0:0:03:08 / Mon May 11 19:16:05 2015
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(177,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(186,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 22051392 (ipc=428.2) sim_rate=116059 (inst/sec) elapsed = 0:0:03:10 / Mon May 11 19:16:07 2015
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(183,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(177,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (51933,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(51934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (51972,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(51973,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 22291296 (ipc=428.7) sim_rate=116100 (inst/sec) elapsed = 0:0:03:12 / Mon May 11 19:16:09 2015
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(205,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (52058,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (52065,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (52093,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (52128,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (52152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (52184,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52207,0), 5 CTAs running
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(183,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (52222,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (52248,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (52255,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (52291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (52338,0), 5 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(219,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 22531328 (ipc=429.2) sim_rate=116140 (inst/sec) elapsed = 0:0:03:14 / Mon May 11 19:16:11 2015
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(186,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(224,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 22770848 (ipc=429.6) sim_rate=116177 (inst/sec) elapsed = 0:0:03:16 / Mon May 11 19:16:13 2015
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(219,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(186,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(183,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 23011136 (ipc=430.1) sim_rate=116217 (inst/sec) elapsed = 0:0:03:18 / Mon May 11 19:16:15 2015
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(188,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(186,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 23251200 (ipc=430.6) sim_rate=116256 (inst/sec) elapsed = 0:0:03:20 / Mon May 11 19:16:17 2015
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(203,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(200,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 23491328 (ipc=431.0) sim_rate=116872 (inst/sec) elapsed = 0:0:03:21 / Mon May 11 19:16:18 2015
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(205,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(203,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(200,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 23731264 (ipc=431.5) sim_rate=116902 (inst/sec) elapsed = 0:0:03:23 / Mon May 11 19:16:20 2015
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(186,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(224,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 23971296 (ipc=431.9) sim_rate=116933 (inst/sec) elapsed = 0:0:03:25 / Mon May 11 19:16:22 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (55509,0), 5 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(219,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55591,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55694,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (55705,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55757,0), 4 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(211,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55766,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (55780,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55794,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55794,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55833,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55871,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55872,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (55879,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55890,0), 4 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(224,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 24211232 (ipc=432.3) sim_rate=116962 (inst/sec) elapsed = 0:0:03:27 / Mon May 11 19:16:24 2015
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(200,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(205,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 24451040 (ipc=432.8) sim_rate=116990 (inst/sec) elapsed = 0:0:03:29 / Mon May 11 19:16:26 2015
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(224,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(235,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 24690560 (ipc=433.2) sim_rate=117016 (inst/sec) elapsed = 0:0:03:31 / Mon May 11 19:16:28 2015
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(243,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(203,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(200,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 24931360 (ipc=433.6) sim_rate=117600 (inst/sec) elapsed = 0:0:03:32 / Mon May 11 19:16:29 2015
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(205,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(224,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 25171200 (ipc=434.0) sim_rate=117622 (inst/sec) elapsed = 0:0:03:34 / Mon May 11 19:16:31 2015
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(219,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(211,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(203,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 25411488 (ipc=434.4) sim_rate=117645 (inst/sec) elapsed = 0:0:03:36 / Mon May 11 19:16:33 2015
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(197,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(196,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 25651328 (ipc=434.8) sim_rate=117666 (inst/sec) elapsed = 0:0:03:38 / Mon May 11 19:16:35 2015
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(218,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (59189,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (59213,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (59222,0), 3 CTAs running
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(216,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (59308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (59321,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (59331,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (59384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (59392,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (59397,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (59452,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (59467,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (59471,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 25891008 (ipc=435.1) sim_rate=117686 (inst/sec) elapsed = 0:0:03:40 / Mon May 11 19:16:37 2015
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(214,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (59513,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (59531,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (59656,0), 3 CTAs running
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(227,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(223,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 26129856 (ipc=435.5) sim_rate=118234 (inst/sec) elapsed = 0:0:03:41 / Mon May 11 19:16:38 2015
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(251,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(250,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 26356576 (ipc=435.6) sim_rate=118190 (inst/sec) elapsed = 0:0:03:43 / Mon May 11 19:16:40 2015
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(212,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(224,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 26589248 (ipc=435.9) sim_rate=118174 (inst/sec) elapsed = 0:0:03:45 / Mon May 11 19:16:42 2015
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(214,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(223,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(227,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 26818368 (ipc=436.1) sim_rate=118142 (inst/sec) elapsed = 0:0:03:47 / Mon May 11 19:16:44 2015
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(232,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(219,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 27056544 (ipc=436.4) sim_rate=118669 (inst/sec) elapsed = 0:0:03:48 / Mon May 11 19:16:45 2015
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(216,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(254,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 27292448 (ipc=436.7) sim_rate=118662 (inst/sec) elapsed = 0:0:03:50 / Mon May 11 19:16:47 2015
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(213,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(228,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (62786,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (62827,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (62900,0), 2 CTAs running
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(248,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (62997,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 27522560 (ipc=436.9) sim_rate=118631 (inst/sec) elapsed = 0:0:03:52 / Mon May 11 19:16:49 2015
GPGPU-Sim uArch: Shader 0 finished CTA #2 (63014,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (63063,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (63064,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63076,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63101,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63125,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63162,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63162,0), 2 CTAs running
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(253,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (63188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (63218,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (63262,0), 2 CTAs running
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(244,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 27746272 (ipc=436.9) sim_rate=118573 (inst/sec) elapsed = 0:0:03:54 / Mon May 11 19:16:51 2015
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(233,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(234,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 27951936 (ipc=436.7) sim_rate=118944 (inst/sec) elapsed = 0:0:03:55 / Mon May 11 19:16:52 2015
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(246,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(230,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 28161696 (ipc=436.6) sim_rate=118825 (inst/sec) elapsed = 0:0:03:57 / Mon May 11 19:16:54 2015
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(227,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(249,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 28373248 (ipc=436.5) sim_rate=118716 (inst/sec) elapsed = 0:0:03:59 / Mon May 11 19:16:56 2015
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(246,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(236,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 28594112 (ipc=436.6) sim_rate=119142 (inst/sec) elapsed = 0:0:04:00 / Mon May 11 19:16:57 2015
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(226,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(225,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(231,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 28803776 (ipc=436.4) sim_rate=119023 (inst/sec) elapsed = 0:0:04:02 / Mon May 11 19:16:59 2015
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(233,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(242,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 29014208 (ipc=436.3) sim_rate=118910 (inst/sec) elapsed = 0:0:04:04 / Mon May 11 19:17:01 2015
GPGPU-Sim uArch: Shader 10 finished CTA #3 (66503,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (66533,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (66561,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (66584,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (66614,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (66628,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (66663,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (66728,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (66730,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (66744,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66780,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (66814,0), 1 CTAs running
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(240,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (66821,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (66849,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (66909,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 29151776 (ipc=435.1) sim_rate=118986 (inst/sec) elapsed = 0:0:04:05 / Mon May 11 19:17:02 2015
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(251,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 29280256 (ipc=433.8) sim_rate=119025 (inst/sec) elapsed = 0:0:04:06 / Mon May 11 19:17:03 2015
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(244,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(242,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 29410880 (ipc=432.5) sim_rate=119072 (inst/sec) elapsed = 0:0:04:07 / Mon May 11 19:17:04 2015
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(255,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 29549600 (ipc=431.4) sim_rate=118673 (inst/sec) elapsed = 0:0:04:09 / Mon May 11 19:17:06 2015
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(243,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 29689536 (ipc=430.3) sim_rate=118758 (inst/sec) elapsed = 0:0:04:10 / Mon May 11 19:17:07 2015
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(242,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(246,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 29879168 (ipc=429.9) sim_rate=119040 (inst/sec) elapsed = 0:0:04:11 / Mon May 11 19:17:08 2015
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(253,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (69757,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (69883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (69945,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (69946,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (69960,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (69989,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 29953632 (ipc=427.9) sim_rate=118863 (inst/sec) elapsed = 0:0:04:12 / Mon May 11 19:17:09 2015
GPGPU-Sim uArch: Shader 1 finished CTA #4 (70022,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (70043,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (70051,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (70078,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (70131,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (70153,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (70157,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (70167,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (70197,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 29970208 (ipc=425.1) sim_rate=118459 (inst/sec) elapsed = 0:0:04:13 / Mon May 11 19:17:10 2015
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(255,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 30061216 (ipc=411.8) sim_rate=118351 (inst/sec) elapsed = 0:0:04:14 / Mon May 11 19:17:11 2015
GPGPU-Sim uArch: Shader 14 finished CTA #5 (73397,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (73477,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 10.
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 73478
gpu_sim_insn = 30066944
gpu_ipc =     409.1966
gpu_tot_sim_cycle = 73478
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     409.1966
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2973
gpu_stall_icnt2sh    = 6007
gpu_total_sim_rate=118373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 516081
	L1I_total_cache_misses = 45257
	L1I_total_cache_miss_rate = 0.0877
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8752
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[1]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 257
	L1D_cache_core[2]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[3]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[4]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 274
	L1D_cache_core[5]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[6]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290
	L1D_cache_core[7]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[8]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[9]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[10]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[11]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 310
	L1D_cache_core[12]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 323
	L1D_cache_core[13]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[14]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 413
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4392
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 1667
	L1C_total_cache_miss_rate = 0.0579
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 76511
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27117
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1667
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 76511
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 470824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 45257
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 914, 914, 914, 914, 914, 914, 914, 914, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 162775
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 84735
gpgpu_stall_shd_mem[c_mem][bk_conf] = 84735
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4392
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78800	W0_Idle:24276	W0_Scoreboard:14460	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 46392 {8:5799,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 788664 {136:5799,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 252 
maxdqlatency = 0 
maxmflatency = 756 
averagemflatency = 287 
max_icnt2mem_latency = 264 
max_icnt2sh_latency = 73477 
mrq_lat_table:2218 	384 	169 	552 	857 	978 	753 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	3 	975 	3854 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8650 	1736 	442 	101 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2173 	598 	303 	2 	0 	0 	0 	0 	0 	0 	0 	720 	1080 	256 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	103 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     10437     10850     23347     23193     32370     32646     43509     43471     54509     54501     42778     43001     35102     38362     46091     48925 
dram[1]:      8807     11588     23287     23204     32388     32653     43572     43481     54411     54507     42646     42444     35829     38575     47687     49669 
dram[2]:      9600     12327     23299     23216     32397     32690     43581     43494     54416     54201     41699     45861     37621     35065     49474     49475 
dram[3]:      8834     13113     23310     23346     32404     32356     43589     43592     54425     54198     40028     45398     38504     35829     49654     49681 
dram[4]:      7113     13922     23322     23357     32444     32365     43625     43597     54486     54503     42837     43254     35138     37550     46231     52082 
dram[5]:     10112     14656     23181     23369     32638     32372     43463     43653     54493     54508     45117     42279     36007     38097     46287     53057 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        400       354       145       147       172       177       270       259       198       185       207       211       259       260       259       259
dram[1]:        525       350       140       148       178       178       268       262       201       186       212       211       261       259       260       259
dram[2]:        527       338       142       149       186       174       261       274       194       190       214       211       262       260       261       259
dram[3]:        476       333       153       140       191       166       258       267       187       194       216       210       259       260       260       262
dram[4]:        522       355       149       143       185       172       248       272       193       193       216       213       260       260       261       261
dram[5]:        401       354       141       147       173       178       245       267       185       186       209       213       261       259       259       260
maximum mf latency per bank:
dram[0]:        756       702       363       381       449       401       650       604       575       358       385       340       270       273       268       268
dram[1]:        689       716       359       357       440       395       654       608       555       346       384       348       276       268       277       268
dram[2]:        694       713       367       360       486       382       658       644       467       432       389       346       281       268       281       272
dram[3]:        713       729       379       357       489       335       639       648       422       426       402       366       268       274       267       283
dram[4]:        717       740       377       352       488       367       571       658       419       470       400       371       271       274       273       278
dram[5]:        700       745       370       354       412       384       558       633       464       379       337       388       283       268       268       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80080880, atomic=0 1 entries : 0x7f7455a013d0 :  mf: uid=663304, sid10:w47, part=0, addr=0x80080880, load , size=128, unknown  status = IN_PARTITION_DRAM (73475), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96990 n_nop=94862 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.04293
n_activity=12505 dram_eff=0.333
bk0: 78a 95613i bk1: 72a 95642i bk2: 64a 95927i bk3: 64a 95935i bk4: 84a 95804i bk5: 84a 95708i bk6: 128a 95599i bk7: 128a 95388i bk8: 128a 95779i bk9: 128a 95734i bk10: 92a 96352i bk11: 88a 96401i bk12: 64a 96843i bk13: 64a 96815i bk14: 64a 96850i bk15: 64a 96853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.417806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96990 n_nop=94866 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.04281
n_activity=12636 dram_eff=0.3286
bk0: 80a 95680i bk1: 72a 95673i bk2: 64a 95955i bk3: 64a 95983i bk4: 84a 95802i bk5: 84a 95742i bk6: 128a 95608i bk7: 128a 95372i bk8: 128a 95650i bk9: 128a 95710i bk10: 88a 96424i bk11: 88a 96458i bk12: 64a 96816i bk13: 64a 96840i bk14: 64a 96807i bk15: 64a 96851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.420239
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96990 n_nop=94872 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.04285
n_activity=12285 dram_eff=0.3383
bk0: 78a 95771i bk1: 72a 95626i bk2: 64a 96000i bk3: 64a 95931i bk4: 84a 95797i bk5: 88a 95787i bk6: 128a 95609i bk7: 128a 95333i bk8: 128a 95666i bk9: 128a 95764i bk10: 88a 96390i bk11: 88a 96457i bk12: 64a 96781i bk13: 64a 96842i bk14: 64a 96788i bk15: 64a 96848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.419517
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96990 n_nop=94874 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.04281
n_activity=12395 dram_eff=0.335
bk0: 76a 95738i bk1: 72a 95645i bk2: 64a 95799i bk3: 64a 95887i bk4: 84a 95818i bk5: 88a 95804i bk6: 128a 95663i bk7: 128a 95480i bk8: 128a 95751i bk9: 128a 95681i bk10: 88a 96391i bk11: 88a 96436i bk12: 64a 96843i bk13: 64a 96830i bk14: 64a 96850i bk15: 64a 96775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.438107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96990 n_nop=94872 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.04281
n_activity=12121 dram_eff=0.3425
bk0: 76a 95741i bk1: 72a 95666i bk2: 64a 95796i bk3: 64a 95892i bk4: 84a 95728i bk5: 88a 95715i bk6: 128a 95559i bk7: 128a 95422i bk8: 128a 95782i bk9: 128a 95657i bk10: 88a 96390i bk11: 88a 96354i bk12: 64a 96841i bk13: 64a 96814i bk14: 64a 96842i bk15: 64a 96795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.444355
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96990 n_nop=94872 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.04285
n_activity=12408 dram_eff=0.3349
bk0: 74a 95666i bk1: 72a 95644i bk2: 64a 95943i bk3: 64a 95867i bk4: 84a 95786i bk5: 88a 95752i bk6: 128a 95548i bk7: 128a 95382i bk8: 128a 95806i bk9: 128a 95775i bk10: 88a 96415i bk11: 88a 96430i bk12: 64a 96804i bk13: 64a 96837i bk14: 64a 96830i bk15: 64a 96841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.416156

========= L2 cache stats =========
L2_cache_bank[0]: Access = 979, Miss = 351, Miss_rate = 0.359, Pending_hits = 17, Reservation_fails = 610
L2_cache_bank[1]: Access = 856, Miss = 346, Miss_rate = 0.404, Pending_hits = 12, Reservation_fails = 354
L2_cache_bank[2]: Access = 1036, Miss = 350, Miss_rate = 0.338, Pending_hits = 22, Reservation_fails = 603
L2_cache_bank[3]: Access = 856, Miss = 346, Miss_rate = 0.404, Pending_hits = 12, Reservation_fails = 302
L2_cache_bank[4]: Access = 1087, Miss = 349, Miss_rate = 0.321, Pending_hits = 17, Reservation_fails = 576
L2_cache_bank[5]: Access = 858, Miss = 348, Miss_rate = 0.406, Pending_hits = 8, Reservation_fails = 230
L2_cache_bank[6]: Access = 869, Miss = 348, Miss_rate = 0.400, Pending_hits = 12, Reservation_fails = 346
L2_cache_bank[7]: Access = 858, Miss = 348, Miss_rate = 0.406, Pending_hits = 10, Reservation_fails = 238
L2_cache_bank[8]: Access = 924, Miss = 348, Miss_rate = 0.377, Pending_hits = 20, Reservation_fails = 511
L2_cache_bank[9]: Access = 858, Miss = 348, Miss_rate = 0.406, Pending_hits = 12, Reservation_fails = 381
L2_cache_bank[10]: Access = 884, Miss = 347, Miss_rate = 0.393, Pending_hits = 13, Reservation_fails = 316
L2_cache_bank[11]: Access = 866, Miss = 348, Miss_rate = 0.402, Pending_hits = 12, Reservation_fails = 305
L2_total_cache_accesses = 10931
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.3821
L2_total_cache_pending_hits = 167
L2_total_cache_reservation_fails = 4772
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 659
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 882
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1152
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 215
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5683
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2746
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=44451
icnt_total_pkts_simt_to_mem=19155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4714
	minimum = 6
	maximum = 74
Network latency average = 9.38345
	minimum = 6
	maximum = 54
Slowest packet = e
Flit latency average = 7.74364
	minimum = 6
	maximum = 50
Slowest flit = 8aea
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0110197
	minimum = 0.00977163 (at node 7)
	maximum = 0.0147935 (at node 13)
Accepted packet rate average = 0.0110197
	minimum = 0.00977163 (at node 7)
	maximum = 0.0147935 (at node 13)
Injected flit rate average = 0.032061
	minimum = 0.0171752 (at node 7)
	maximum = 0.061447 (at node 13)
Accepted flit rate average= 0.032061
	minimum = 0.0210131 (at node 10)
	maximum = 0.0426931 (at node e)
Injected packet length average = 2.90943
Accepted packet length average = 2.90943
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4714 (1 samples)
	minimum = 6 (1 samples)
	maximum = 74 (1 samples)
Network latency average = 9.38345 (1 samples)
	minimum = 6 (1 samples)
	maximum = 54 (1 samples)
Flit latency average = 7.74364 (1 samples)
	minimum = 6 (1 samples)
	maximum = 50 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0110197 (1 samples)
	minimum = 0.00977163 (1 samples)
	maximum = 0.0147935 (1 samples)
Accepted packet rate average = 0.0110197 (1 samples)
	minimum = 0.00977163 (1 samples)
	maximum = 0.0147935 (1 samples)
Injected flit rate average = 0.032061 (1 samples)
	minimum = 0.0171752 (1 samples)
	maximum = 0.061447 (1 samples)
Accepted flit rate average = 0.032061 (1 samples)
	minimum = 0.0210131 (1 samples)
	maximum = 0.0426931 (1 samples)
Injected packet size average = 2.90943 (1 samples)
Accepted packet size average = 2.90943 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 14 sec (254 sec)
gpgpu_simulation_rate = 118373 (inst/sec)
gpgpu_simulation_rate = 289 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 253102.312500 (ms)
Total processing time: 253173.953125 (ms)


###############################################################

