{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611886029659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611886029667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 21:07:09 2021 " "Processing started: Thu Jan 28 21:07:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611886029667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1611886029667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc holo1 -c holo1 " "Command: quartus_drc holo1 -c holo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1611886029667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1611886030262 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611886030627 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611886030627 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1611886030627 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1611886030627 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "holo1.sdc " "Synopsys Design Constraints File file not found: 'holo1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1611886030675 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_24M576 " "Node: CLK_24M576 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\|outRaw CLK_24M576 " "Register Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\|outRaw is being clocked by CLK_24M576" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611886030709 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1611886030709 "|HoloTop|CLK_24M576"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sck " "Node: sck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[65\] sck " "Register Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[65\] is being clocked by sck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611886030709 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1611886030709 "|HoloTop|sck"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.690 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.690" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1611886030778 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1611886030778 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1611886030778 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1611886030778 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1611886030778 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 58 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 58 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[65\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[65\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[63\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[63\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[62\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[62\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[61\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[61\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[60\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[60\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[59\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[59\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[58\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[58\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[57\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[57\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[56\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[56\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[52\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[52\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[51\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[51\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[50\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[50\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[49\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[49\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[48\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[48\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[47\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[47\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[46\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[46\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[45\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[45\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[44\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[44\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[43\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[43\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[42\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[42\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[41\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[41\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[40\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[40\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[36\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[36\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[35\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[35\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[34\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[34\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[33\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[33\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[32\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[32\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[30\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[30\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[29\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[29\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033179 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1611886033179 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1611886033179 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 4 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 4 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[65\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[65\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033181 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[56\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[56\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033181 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[67\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[67\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033181 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[66\] " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[66\]\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033181 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1611886033181 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 1 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs (Bus) " "Node  \"Holo:holo\|SPI:spi\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs (Bus)\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033182 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1611886033182 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 69 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 69 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "D:/projects/holo/FPGA/Holo2/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 5604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "D:/projects/holo/FPGA/Holo2/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 22553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|loadCalcPhases " "Node  \"Holo:holo\|loadCalcPhases\"" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo2/Holo.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[4\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[4\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[0\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[0\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[1\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[1\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[2\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[2\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[3\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[3\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[6\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[6\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[5\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[5\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[8\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[8\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[7\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[7\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[10\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[10\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[9\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[9\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|rIdx\[5\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|rIdx\[5\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 336 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|rIdx\[1\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|rIdx\[1\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 336 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|rIdx\[3\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|rIdx\[3\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 336 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " sck~inputclkctrl " "Node  \"sck~inputclkctrl\"" {  } { { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo2/HoloTop.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 22561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|Equal1~0 " "Node  \"Holo:holo\|Equal1~0\"" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo2/Holo.sv" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 8017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PosColFifo:posColFifo\|scfifo:scfifo_component\|scfifo_c531:auto_generated\|a_dpfifo_jb31:dpfifo\|valid_wreq " "Node  \"Holo:holo\|PosColFifo:posColFifo\|scfifo:scfifo_component\|scfifo_c531:auto_generated\|a_dpfifo_jb31:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_jb31.tdf" "" { Text "D:/projects/holo/FPGA/Holo2/db/a_dpfifo_jb31.tdf" 73 2 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[3\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[3\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[1\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[1\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[2\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[2\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[5\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[5\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[4\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[4\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[6\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[6\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\|add_sub_e8e:auto_generated\|pipeline_dffe\[10\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\|add_sub_e8e:auto_generated\|pipeline_dffe\[10\]\"" {  } { { "db/add_sub_e8e.tdf" "" { Text "D:/projects/holo/FPGA/Holo2/db/add_sub_e8e.tdf" 31 15 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|exceed_limit_integer~0 " "Node  \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|exceed_limit_integer~0\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo2/Float2Int.v" 227 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 8917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|exceed_limit_exceeders~0 " "Node  \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|exceed_limit_exceeders~0\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo2/Float2Int.v" 226 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 8915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|power2_value_reg\[1\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|power2_value_reg\[1\]\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo2/Float2Int.v" 571 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 2036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033183 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1611886033183 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1611886033183 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "D:/projects/holo/FPGA/Holo2/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 22553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 22557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 22552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|loadCalcPhases " "Node  \"Holo:holo\|loadCalcPhases\"" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo2/Holo.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1001 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 17024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_uuq:auto_generated\|abs_divider_j5h:divider\|alt_u_div_9rf:divider\|DFFDenominator\[11\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_uuq:auto_generated\|abs_divider_j5h:divider\|alt_u_div_9rf:divider\|DFFDenominator\[11\]\"" {  } { { "db/alt_u_div_9rf.tdf" "" { Text "D:/projects/holo/FPGA/Holo2/db/alt_u_div_9rf.tdf" 38 16 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_shift_load~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_shift_load~0\"" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 623 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 19339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[9\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[9\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|AddSub:addToTable\|AddSub_altfp_add_sub_u4j:AddSub_altfp_add_sub_u4j_component\|lpm_add_sub:add_sub1\|add_sub_30f:auto_generated\|result\[8\]~16 " "Node  \"Holo:holo\|CalcPhase:calcPhase\|AddSub:addToTable\|AddSub_altfp_add_sub_u4j:AddSub_altfp_add_sub_u4j_component\|lpm_add_sub:add_sub1\|add_sub_30f:auto_generated\|result\[8\]~16\"" {  } { { "db/add_sub_30f.tdf" "" { Text "D:/projects/holo/FPGA/Holo2/db/add_sub_30f.tdf" 27 2 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 10023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[10\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[10\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "D:/projects/holo/FPGA/Holo2/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 5604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PosColFifo:posColFifo\|scfifo:scfifo_component\|scfifo_c531:auto_generated\|a_dpfifo_jb31:dpfifo\|valid_wreq " "Node  \"Holo:holo\|PosColFifo:posColFifo\|scfifo:scfifo_component\|scfifo_c531:auto_generated\|a_dpfifo_jb31:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_jb31.tdf" "" { Text "D:/projects/holo/FPGA/Holo2/db/a_dpfifo_jb31.tdf" 73 2 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|Float2Int_altbarrel_shift_rvf:altbarrel_shift6\|sel_pipec3r1d " "Node  \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|Float2Int_altbarrel_shift_rvf:altbarrel_shift6\|sel_pipec3r1d\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo2/Float2Int.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[2\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[2\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[3\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[3\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " sck~inputclkctrl " "Node  \"sck~inputclkctrl\"" {  } { { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo2/HoloTop.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 22561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[1\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[1\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[4\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[4\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|Float2Int_altbarrel_shift_rvf:altbarrel_shift6\|sel_pipec4r1d " "Node  \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|Float2Int_altbarrel_shift_rvf:altbarrel_shift6\|sel_pipec4r1d\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo2/Float2Int.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|sign_input_reg4 " "Node  \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|sign_input_reg4\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo2/Float2Int.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 2089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|Float2Int_altbarrel_shift_rvf:altbarrel_shift6\|sel_pipec5r1d " "Node  \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|Float2Int_altbarrel_shift_rvf:altbarrel_shift6\|sel_pipec5r1d\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo2/Float2Int.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|AddSub:addToTable\|AddSub_altfp_add_sub_u4j:AddSub_altfp_add_sub_u4j_component\|dataa_sign_dffe1 " "Node  \"Holo:holo\|CalcPhase:calcPhase\|AddSub:addToTable\|AddSub_altfp_add_sub_u4j:AddSub_altfp_add_sub_u4j_component\|dataa_sign_dffe1\"" {  } { { "AddSub.v" "" { Text "D:/projects/holo/FPGA/Holo2/AddSub.v" 1357 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 2750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[0\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[0\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|Equal1~0 " "Node  \"Holo:holo\|Equal1~0\"" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo2/Holo.sv" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 8017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|idx\[5\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|idx\[5\]\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo2/CalcPhase.sv" 281 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 4872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|AddSub:addToTable\|AddSub_altfp_add_sub_u4j:AddSub_altfp_add_sub_u4j_component\|datab_sign_dffe1 " "Node  \"Holo:holo\|CalcPhase:calcPhase\|AddSub:addToTable\|AddSub_altfp_add_sub_u4j:AddSub_altfp_add_sub_u4j_component\|datab_sign_dffe1\"" {  } { { "AddSub.v" "" { Text "D:/projects/holo/FPGA/Holo2/AddSub.v" 1371 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 2751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|integer_result_reg\[31\] " "Node  \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|integer_result_reg\[31\]\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo2/Float2Int.v" 494 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[6\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[6\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[2\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[2\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_NODES_INFO" " Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[1\] " "Node  \"Holo:holo\|PwmCtrl:pwmCtrl\|cnt\[1\]\"" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo2/PwmCtrl.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo2/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1611886033186 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1611886033186 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1611886033186 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "119 63 " "Design Assistant information: finished post-fitting analysis of current design -- generated 119 information messages and 63 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1611886033188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 47 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611886033342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 21:07:13 2021 " "Processing ended: Thu Jan 28 21:07:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611886033342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611886033342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611886033342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1611886033342 ""}
