// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Fri Mar 14 02:42:14 2025
// Host        : James running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_Wrapper_XCorr_0_0/MicroBlaze_Wrapper_XCorr_0_0_sim_netlist.v
// Design      : MicroBlaze_Wrapper_XCorr_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "MicroBlaze_Wrapper_XCorr_0_0,Wrapper_XCorr,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "Wrapper_XCorr,Vivado 2024.2" *) 
(* NotValidForBitStream *)
module MicroBlaze_Wrapper_XCorr_0_0
   (clk,
    clk1Mhz,
    waveRef,
    wave,
    wave1,
    xcorr,
    xcorr1,
    count);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN MicroBlaze_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  input clk1Mhz;
  input [11:0]waveRef;
  input [11:0]wave;
  input [11:0]wave1;
  output [35:0]xcorr;
  output [35:0]xcorr1;
  output [15:0]count;

  wire clk;
  wire clk1Mhz;
  wire [15:0]count;
  wire [11:0]wave;
  wire [11:0]wave1;
  wire [11:0]waveRef;
  wire [35:0]xcorr;
  wire [35:0]xcorr1;

  MicroBlaze_Wrapper_XCorr_0_0_Wrapper_XCorr inst
       (.Ram1_reg_1(clk1Mhz),
        .Ram1_reg_1_0(clk),
        .clk(clk),
        .clk1Mhz(clk1Mhz),
        .count(count),
        .wave(wave),
        .wave1(wave1),
        .waveRef(waveRef),
        .xcorr(xcorr),
        .xcorr1(xcorr1));
endmodule

(* ORIG_REF_NAME = "Wrapper_XCorr" *) 
module MicroBlaze_Wrapper_XCorr_0_0_Wrapper_XCorr
   (count,
    xcorr,
    xcorr1,
    Ram1_reg_1,
    Ram1_reg_1_0,
    waveRef,
    wave,
    wave1,
    clk,
    clk1Mhz);
  output [15:0]count;
  output [35:0]xcorr;
  output [35:0]xcorr1;
  input Ram1_reg_1;
  input Ram1_reg_1_0;
  input [11:0]waveRef;
  input [11:0]wave;
  input [11:0]wave1;
  input clk;
  input clk1Mhz;

  wire Ram1_reg_1;
  wire Ram1_reg_1_0;
  wire clk;
  wire clk1Mhz;
  wire [15:0]count;
  wire [11:0]wave;
  wire [11:0]wave1;
  wire [11:0]waveRef;
  wire [35:0]xcorr;
  wire [35:0]xcorr1;

  MicroBlaze_Wrapper_XCorr_0_0_topXCorr main
       (.Ram1_reg_1(Ram1_reg_1),
        .Ram1_reg_1_0(Ram1_reg_1_0),
        .clk(clk),
        .clk1Mhz(clk1Mhz),
        .count(count),
        .wave(wave),
        .wave1(wave1),
        .waveRef(waveRef),
        .xcorr(xcorr),
        .xcorr1(xcorr1));
endmodule

(* ORIG_REF_NAME = "XCORR_BRAM" *) 
module MicroBlaze_Wrapper_XCorr_0_0_XCORR_BRAM
   (\waveRefOutRam[0]_0 ,
    \waveRef_reg[1]_0 ,
    \waveRef_reg[2]_1 ,
    \waveRef_reg[3]_2 ,
    \waveRef_reg[4]_3 ,
    \waveRef_reg[5]_4 ,
    \waveRef_reg[6]_5 ,
    \waveX_reg[0]_6 ,
    \waveX_reg[1]_7 ,
    \waveX_reg[2]_8 ,
    \waveX_reg[3]_9 ,
    \waveX_reg[4]_10 ,
    \waveX_reg[5]_11 ,
    \waveX_reg[6]_12 ,
    \waveX_reg[7]_13 ,
    \waveY_reg[0]_14 ,
    \waveY_reg[1]_15 ,
    \waveY_reg[2]_16 ,
    \waveY_reg[3]_17 ,
    \waveY_reg[4]_18 ,
    \waveY_reg[5]_19 ,
    \waveY_reg[6]_20 ,
    \waveY_reg[7]_21 ,
    Ram1_reg_1_0,
    Ram1_reg_1_1,
    \waveYAddress[0] ,
    Q,
    waveRef,
    \waveRefAddress[1] ,
    Ram2_reg_1_0,
    \waveRefAddress[2] ,
    Ram3_reg_1_0,
    \waveRefAddress[3] ,
    Ram4_reg_1_0,
    \waveRefAddress[4] ,
    Ram01_reg_1_0,
    \waveRefAddress[5] ,
    Ram02_reg_1_0,
    \waveRefAddress[6] ,
    Ram03_reg_1_0,
    \waveYAddressB[7] ,
    wave,
    \waveYAddress[1] ,
    \waveYAddress[2] ,
    \waveYAddress[3] ,
    \waveYAddress[4] ,
    \waveYAddress[5] ,
    \waveYAddress[6] ,
    \waveYAddress[7] ,
    wave1);
  output [11:0]\waveRefOutRam[0]_0 ;
  output [11:0]\waveRef_reg[1]_0 ;
  output [11:0]\waveRef_reg[2]_1 ;
  output [11:0]\waveRef_reg[3]_2 ;
  output [11:0]\waveRef_reg[4]_3 ;
  output [11:0]\waveRef_reg[5]_4 ;
  output [11:0]\waveRef_reg[6]_5 ;
  output [11:0]\waveX_reg[0]_6 ;
  output [11:0]\waveX_reg[1]_7 ;
  output [11:0]\waveX_reg[2]_8 ;
  output [11:0]\waveX_reg[3]_9 ;
  output [11:0]\waveX_reg[4]_10 ;
  output [11:0]\waveX_reg[5]_11 ;
  output [11:0]\waveX_reg[6]_12 ;
  output [11:0]\waveX_reg[7]_13 ;
  output [11:0]\waveY_reg[0]_14 ;
  output [11:0]\waveY_reg[1]_15 ;
  output [11:0]\waveY_reg[2]_16 ;
  output [11:0]\waveY_reg[3]_17 ;
  output [11:0]\waveY_reg[4]_18 ;
  output [11:0]\waveY_reg[5]_19 ;
  output [11:0]\waveY_reg[6]_20 ;
  output [11:0]\waveY_reg[7]_21 ;
  input Ram1_reg_1_0;
  input Ram1_reg_1_1;
  input [11:0]\waveYAddress[0] ;
  input [11:0]Q;
  input [11:0]waveRef;
  input [11:0]\waveRefAddress[1] ;
  input [11:0]Ram2_reg_1_0;
  input [11:0]\waveRefAddress[2] ;
  input [11:0]Ram3_reg_1_0;
  input [11:0]\waveRefAddress[3] ;
  input [11:0]Ram4_reg_1_0;
  input [11:0]\waveRefAddress[4] ;
  input [11:0]Ram01_reg_1_0;
  input [11:0]\waveRefAddress[5] ;
  input [11:0]Ram02_reg_1_0;
  input [11:0]\waveRefAddress[6] ;
  input [11:0]Ram03_reg_1_0;
  input [11:0]\waveYAddressB[7] ;
  input [11:0]wave;
  input [9:0]\waveYAddress[1] ;
  input [8:0]\waveYAddress[2] ;
  input [9:0]\waveYAddress[3] ;
  input [8:0]\waveYAddress[4] ;
  input [10:0]\waveYAddress[5] ;
  input [9:0]\waveYAddress[6] ;
  input [11:0]\waveYAddress[7] ;
  input [11:0]wave1;

  wire [11:0]Q;
  wire [11:0]Ram01_reg_1_0;
  wire [11:0]Ram02_reg_1_0;
  wire [11:0]Ram03_reg_1_0;
  wire Ram1_reg_1_0;
  wire Ram1_reg_1_1;
  wire [11:0]Ram2_reg_1_0;
  wire [11:0]Ram3_reg_1_0;
  wire [11:0]Ram4_reg_1_0;
  wire [11:0]wave;
  wire [11:0]wave1;
  wire [11:0]waveRef;
  wire [11:0]\waveRefAddress[1] ;
  wire [11:0]\waveRefAddress[2] ;
  wire [11:0]\waveRefAddress[3] ;
  wire [11:0]\waveRefAddress[4] ;
  wire [11:0]\waveRefAddress[5] ;
  wire [11:0]\waveRefAddress[6] ;
  wire [11:0]\waveRefOutRam[0]_0 ;
  wire [11:0]\waveRef_reg[1]_0 ;
  wire [11:0]\waveRef_reg[2]_1 ;
  wire [11:0]\waveRef_reg[3]_2 ;
  wire [11:0]\waveRef_reg[4]_3 ;
  wire [11:0]\waveRef_reg[5]_4 ;
  wire [11:0]\waveRef_reg[6]_5 ;
  wire [11:0]\waveX_reg[0]_6 ;
  wire [11:0]\waveX_reg[1]_7 ;
  wire [11:0]\waveX_reg[2]_8 ;
  wire [11:0]\waveX_reg[3]_9 ;
  wire [11:0]\waveX_reg[4]_10 ;
  wire [11:0]\waveX_reg[5]_11 ;
  wire [11:0]\waveX_reg[6]_12 ;
  wire [11:0]\waveX_reg[7]_13 ;
  wire [11:0]\waveYAddressB[7] ;
  wire [11:0]\waveYAddress[0] ;
  wire [9:0]\waveYAddress[1] ;
  wire [8:0]\waveYAddress[2] ;
  wire [9:0]\waveYAddress[3] ;
  wire [8:0]\waveYAddress[4] ;
  wire [10:0]\waveYAddress[5] ;
  wire [9:0]\waveYAddress[6] ;
  wire [11:0]\waveYAddress[7] ;
  wire [11:0]\waveY_reg[0]_14 ;
  wire [11:0]\waveY_reg[1]_15 ;
  wire [11:0]\waveY_reg[2]_16 ;
  wire [11:0]\waveY_reg[3]_17 ;
  wire [11:0]\waveY_reg[4]_18 ;
  wire [11:0]\waveY_reg[5]_19 ;
  wire [11:0]\waveY_reg[6]_20 ;
  wire [11:0]\waveY_reg[7]_21 ;
  wire NLW_Ram010_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram010_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram010_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram010_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram010_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram010_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram010_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram010_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram010_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram010_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram010_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram010_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram010_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram010_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram010_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram010_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram011_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram011_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram011_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram011_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram011_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram011_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram011_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram011_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram011_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram011_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram011_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram011_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram011_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram011_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram011_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram011_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram012_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram012_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram012_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram012_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram012_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram012_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram012_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram012_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram012_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram012_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram012_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram012_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram012_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram012_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram012_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram012_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram01_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram01_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram01_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram01_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram01_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram01_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram01_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram01_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram01_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram01_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram01_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram01_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram01_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram01_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram01_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram01_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram02_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram02_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram02_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram02_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram02_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram02_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram02_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram02_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram02_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram02_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram02_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram02_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram02_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram02_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram02_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram02_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram03_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram03_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram03_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram03_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram03_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram03_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram03_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram03_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram03_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram03_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram03_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram03_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram03_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram03_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram03_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram03_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram05_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram05_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram05_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram05_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram05_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram05_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram05_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram05_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram05_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram05_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram05_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram05_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram05_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram05_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram05_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram05_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram06_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram06_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram06_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram06_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram06_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram06_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram06_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram06_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram06_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram06_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram06_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram06_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram06_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram06_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram06_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram06_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram07_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram07_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram07_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram07_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram07_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram07_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram07_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram07_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram07_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram07_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram07_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram07_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram07_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram07_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram07_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram07_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram08_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram08_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram08_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram08_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram08_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram08_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram08_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram08_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram08_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram08_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram08_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram08_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram08_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram08_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram08_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram08_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram09_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram09_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram09_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram09_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram09_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram09_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram09_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram09_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram09_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram09_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram09_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram09_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram09_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram09_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram09_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram09_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram10_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram10_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram10_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram10_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram10_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram10_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram10_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram10_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram10_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram10_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram10_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram10_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram10_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram10_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram10_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram10_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram11_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram11_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram11_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram11_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram11_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram11_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram11_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram11_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram11_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram11_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram11_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram11_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram11_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram11_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram11_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram11_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram12_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram12_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram12_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram12_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram12_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram12_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram12_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram12_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram12_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram12_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram12_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram12_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram12_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram12_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram12_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram12_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram1_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram1_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram1_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram1_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram1_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram1_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram1_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram1_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram1_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram1_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram1_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram1_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram1_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram1_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram1_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram1_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram2_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram2_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram2_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram2_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram2_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram2_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram2_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram2_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram2_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram2_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram2_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram2_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram2_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram2_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram2_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram2_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram3_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram3_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram3_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram3_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram3_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram3_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram3_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram3_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram3_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram3_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram3_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram3_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram3_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram3_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram3_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram3_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram4_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram4_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram4_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram4_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram4_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram4_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram4_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram4_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram4_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram4_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram4_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram4_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram4_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram4_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram4_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram4_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram5_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram5_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram5_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram5_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram5_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram5_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram5_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram5_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram5_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram5_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram5_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram5_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram5_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram5_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram5_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram5_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram6_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram6_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram6_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram6_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram6_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram6_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram6_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram6_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram6_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram6_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram6_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram6_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram6_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram6_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram6_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram6_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram7_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram7_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram7_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram7_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram7_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram7_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram7_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram7_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram7_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram7_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram7_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram7_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram7_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram7_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram7_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram7_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram8_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram8_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram8_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram8_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram8_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram8_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram8_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram8_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram8_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram8_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram8_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram8_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram8_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram8_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram8_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram8_reg_1_DOPBDOP_UNCONNECTED;
  wire NLW_Ram9_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_Ram9_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_Ram9_reg_0_DBITERR_UNCONNECTED;
  wire NLW_Ram9_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_Ram9_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_Ram9_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_Ram9_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_Ram9_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_Ram9_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_Ram9_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_Ram9_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_Ram9_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_Ram9_reg_1_DOADO_UNCONNECTED;
  wire [15:3]NLW_Ram9_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Ram9_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_Ram9_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram010_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram010_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[5] ,\waveRefAddress[5] [0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram010_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram010_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram010_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram010_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram010_reg_0_DOBDO_UNCONNECTED[31:8],\waveY_reg[5]_19 [7:0]}),
        .DOPADOP(NLW_Ram010_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram010_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveY_reg[5]_19 [8]}),
        .ECCPARITY(NLW_Ram010_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram010_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram010_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram010_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram010_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram010_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram010_reg_1
       (.ADDRARDADDR({\waveYAddress[5] ,\waveRefAddress[5] [0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram010_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram010_reg_1_DOBDO_UNCONNECTED[15:3],\waveY_reg[5]_19 [11:9]}),
        .DOPADOP(NLW_Ram010_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram010_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram011_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram011_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[6] ,\waveRefAddress[6] [1:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram011_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram011_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram011_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram011_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram011_reg_0_DOBDO_UNCONNECTED[31:8],\waveY_reg[6]_20 [7:0]}),
        .DOPADOP(NLW_Ram011_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram011_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveY_reg[6]_20 [8]}),
        .ECCPARITY(NLW_Ram011_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram011_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram011_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram011_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram011_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram011_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram011_reg_1
       (.ADDRARDADDR({\waveYAddress[6] ,\waveRefAddress[6] [1:0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram011_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram011_reg_1_DOBDO_UNCONNECTED[15:3],\waveY_reg[6]_20 [11:9]}),
        .DOPADOP(NLW_Ram011_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram011_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram012_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram012_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[7] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram012_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram012_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram012_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram012_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram012_reg_0_DOBDO_UNCONNECTED[31:8],\waveY_reg[7]_21 [7:0]}),
        .DOPADOP(NLW_Ram012_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram012_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveY_reg[7]_21 [8]}),
        .ECCPARITY(NLW_Ram012_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram012_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram012_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram012_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram012_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram012_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram012_reg_1
       (.ADDRARDADDR({\waveYAddress[7] ,1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram012_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram012_reg_1_DOBDO_UNCONNECTED[15:3],\waveY_reg[7]_21 [11:9]}),
        .DOPADOP(NLW_Ram012_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram012_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram01_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram01_reg_0
       (.ADDRARDADDR({1'b1,\waveRefAddress[4] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Ram01_reg_1_0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram01_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram01_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram01_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,waveRef[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram01_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram01_reg_0_DOBDO_UNCONNECTED[31:8],\waveRef_reg[4]_3 [7:0]}),
        .DOPADOP(NLW_Ram01_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram01_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveRef_reg[4]_3 [8]}),
        .ECCPARITY(NLW_Ram01_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram01_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram01_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram01_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram01_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram01_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram01_reg_1
       (.ADDRARDADDR({\waveRefAddress[4] ,1'b0,1'b0}),
        .ADDRBWRADDR({Ram01_reg_1_0,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram01_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram01_reg_1_DOBDO_UNCONNECTED[15:3],\waveRef_reg[4]_3 [11:9]}),
        .DOPADOP(NLW_Ram01_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram01_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram02_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram02_reg_0
       (.ADDRARDADDR({1'b1,\waveRefAddress[5] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Ram02_reg_1_0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram02_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram02_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram02_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,waveRef[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram02_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram02_reg_0_DOBDO_UNCONNECTED[31:8],\waveRef_reg[5]_4 [7:0]}),
        .DOPADOP(NLW_Ram02_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram02_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveRef_reg[5]_4 [8]}),
        .ECCPARITY(NLW_Ram02_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram02_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram02_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram02_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram02_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram02_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram02_reg_1
       (.ADDRARDADDR({\waveRefAddress[5] ,1'b0,1'b0}),
        .ADDRBWRADDR({Ram02_reg_1_0,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram02_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram02_reg_1_DOBDO_UNCONNECTED[15:3],\waveRef_reg[5]_4 [11:9]}),
        .DOPADOP(NLW_Ram02_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram02_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram03_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram03_reg_0
       (.ADDRARDADDR({1'b1,\waveRefAddress[6] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Ram03_reg_1_0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram03_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram03_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram03_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,waveRef[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram03_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram03_reg_0_DOBDO_UNCONNECTED[31:8],\waveRef_reg[6]_5 [7:0]}),
        .DOPADOP(NLW_Ram03_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram03_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveRef_reg[6]_5 [8]}),
        .ECCPARITY(NLW_Ram03_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram03_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram03_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram03_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram03_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram03_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram03_reg_1
       (.ADDRARDADDR({\waveRefAddress[6] ,1'b0,1'b0}),
        .ADDRBWRADDR({Ram03_reg_1_0,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram03_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram03_reg_1_DOBDO_UNCONNECTED[15:3],\waveRef_reg[6]_5 [11:9]}),
        .DOPADOP(NLW_Ram03_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram03_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram05_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram05_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[4] ,\waveRefAddress[4] [2:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram05_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram05_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram05_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram05_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram05_reg_0_DOBDO_UNCONNECTED[31:8],\waveX_reg[4]_10 [7:0]}),
        .DOPADOP(NLW_Ram05_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram05_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveX_reg[4]_10 [8]}),
        .ECCPARITY(NLW_Ram05_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram05_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram05_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram05_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram05_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram05_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram05_reg_1
       (.ADDRARDADDR({\waveYAddress[4] ,\waveRefAddress[4] [2:0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram05_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram05_reg_1_DOBDO_UNCONNECTED[15:3],\waveX_reg[4]_10 [11:9]}),
        .DOPADOP(NLW_Ram05_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram05_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram06_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram06_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[5] ,\waveRefAddress[5] [0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram06_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram06_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram06_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram06_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram06_reg_0_DOBDO_UNCONNECTED[31:8],\waveX_reg[5]_11 [7:0]}),
        .DOPADOP(NLW_Ram06_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram06_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveX_reg[5]_11 [8]}),
        .ECCPARITY(NLW_Ram06_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram06_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram06_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram06_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram06_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram06_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram06_reg_1
       (.ADDRARDADDR({\waveYAddress[5] ,\waveRefAddress[5] [0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram06_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram06_reg_1_DOBDO_UNCONNECTED[15:3],\waveX_reg[5]_11 [11:9]}),
        .DOPADOP(NLW_Ram06_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram06_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram07_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram07_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[6] ,\waveRefAddress[6] [1:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram07_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram07_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram07_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram07_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram07_reg_0_DOBDO_UNCONNECTED[31:8],\waveX_reg[6]_12 [7:0]}),
        .DOPADOP(NLW_Ram07_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram07_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveX_reg[6]_12 [8]}),
        .ECCPARITY(NLW_Ram07_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram07_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram07_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram07_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram07_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram07_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram07_reg_1
       (.ADDRARDADDR({\waveYAddress[6] ,\waveRefAddress[6] [1:0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram07_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram07_reg_1_DOBDO_UNCONNECTED[15:3],\waveX_reg[6]_12 [11:9]}),
        .DOPADOP(NLW_Ram07_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram07_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram08_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram08_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[7] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram08_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram08_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram08_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram08_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram08_reg_0_DOBDO_UNCONNECTED[31:8],\waveX_reg[7]_13 [7:0]}),
        .DOPADOP(NLW_Ram08_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram08_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveX_reg[7]_13 [8]}),
        .ECCPARITY(NLW_Ram08_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram08_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram08_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram08_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram08_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram08_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram08_reg_1
       (.ADDRARDADDR({\waveYAddress[7] ,1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram08_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram08_reg_1_DOBDO_UNCONNECTED[15:3],\waveX_reg[7]_13 [11:9]}),
        .DOPADOP(NLW_Ram08_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram08_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram09_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram09_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[4] ,\waveRefAddress[4] [2:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram09_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram09_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram09_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram09_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram09_reg_0_DOBDO_UNCONNECTED[31:8],\waveY_reg[4]_18 [7:0]}),
        .DOPADOP(NLW_Ram09_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram09_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveY_reg[4]_18 [8]}),
        .ECCPARITY(NLW_Ram09_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram09_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram09_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram09_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram09_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram09_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram09_reg_1
       (.ADDRARDADDR({\waveYAddress[4] ,\waveRefAddress[4] [2:0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram09_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram09_reg_1_DOBDO_UNCONNECTED[15:3],\waveY_reg[4]_18 [11:9]}),
        .DOPADOP(NLW_Ram09_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram09_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram10_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram10_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[1] ,\waveRefAddress[1] [1:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram10_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram10_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram10_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram10_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram10_reg_0_DOBDO_UNCONNECTED[31:8],\waveY_reg[1]_15 [7:0]}),
        .DOPADOP(NLW_Ram10_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram10_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveY_reg[1]_15 [8]}),
        .ECCPARITY(NLW_Ram10_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram10_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram10_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram10_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram10_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram10_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram10_reg_1
       (.ADDRARDADDR({\waveYAddress[1] ,\waveRefAddress[1] [1:0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram10_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram10_reg_1_DOBDO_UNCONNECTED[15:3],\waveY_reg[1]_15 [11:9]}),
        .DOPADOP(NLW_Ram10_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram10_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram11_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram11_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[2] ,\waveRefAddress[2] [2:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram11_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram11_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram11_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram11_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram11_reg_0_DOBDO_UNCONNECTED[31:8],\waveY_reg[2]_16 [7:0]}),
        .DOPADOP(NLW_Ram11_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram11_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveY_reg[2]_16 [8]}),
        .ECCPARITY(NLW_Ram11_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram11_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram11_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram11_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram11_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram11_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram11_reg_1
       (.ADDRARDADDR({\waveYAddress[2] ,\waveRefAddress[2] [2:0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram11_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram11_reg_1_DOBDO_UNCONNECTED[15:3],\waveY_reg[2]_16 [11:9]}),
        .DOPADOP(NLW_Ram11_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram11_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram12_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram12_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[3] ,\waveRefAddress[3] [1:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram12_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram12_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram12_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram12_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram12_reg_0_DOBDO_UNCONNECTED[31:8],\waveY_reg[3]_17 [7:0]}),
        .DOPADOP(NLW_Ram12_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram12_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveY_reg[3]_17 [8]}),
        .ECCPARITY(NLW_Ram12_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram12_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram12_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram12_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram12_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram12_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram12_reg_1
       (.ADDRARDADDR({\waveYAddress[3] ,\waveRefAddress[3] [1:0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram12_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram12_reg_1_DOBDO_UNCONNECTED[15:3],\waveY_reg[3]_17 [11:9]}),
        .DOPADOP(NLW_Ram12_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram12_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram1_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram1_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[0] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram1_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram1_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram1_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,waveRef[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram1_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram1_reg_0_DOBDO_UNCONNECTED[31:8],\waveRefOutRam[0]_0 [7:0]}),
        .DOPADOP(NLW_Ram1_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram1_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveRefOutRam[0]_0 [8]}),
        .ECCPARITY(NLW_Ram1_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram1_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram1_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram1_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram1_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram1_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram1_reg_1
       (.ADDRARDADDR({\waveYAddress[0] ,1'b0,1'b0}),
        .ADDRBWRADDR({Q,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram1_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram1_reg_1_DOBDO_UNCONNECTED[15:3],\waveRefOutRam[0]_0 [11:9]}),
        .DOPADOP(NLW_Ram1_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram1_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram2_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram2_reg_0
       (.ADDRARDADDR({1'b1,\waveRefAddress[1] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Ram2_reg_1_0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram2_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram2_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram2_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,waveRef[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram2_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram2_reg_0_DOBDO_UNCONNECTED[31:8],\waveRef_reg[1]_0 [7:0]}),
        .DOPADOP(NLW_Ram2_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram2_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveRef_reg[1]_0 [8]}),
        .ECCPARITY(NLW_Ram2_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram2_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram2_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram2_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram2_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram2_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram2_reg_1
       (.ADDRARDADDR({\waveRefAddress[1] ,1'b0,1'b0}),
        .ADDRBWRADDR({Ram2_reg_1_0,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram2_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram2_reg_1_DOBDO_UNCONNECTED[15:3],\waveRef_reg[1]_0 [11:9]}),
        .DOPADOP(NLW_Ram2_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram2_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram3_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram3_reg_0
       (.ADDRARDADDR({1'b1,\waveRefAddress[2] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Ram3_reg_1_0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram3_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram3_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram3_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,waveRef[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram3_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram3_reg_0_DOBDO_UNCONNECTED[31:8],\waveRef_reg[2]_1 [7:0]}),
        .DOPADOP(NLW_Ram3_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram3_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveRef_reg[2]_1 [8]}),
        .ECCPARITY(NLW_Ram3_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram3_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram3_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram3_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram3_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram3_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram3_reg_1
       (.ADDRARDADDR({\waveRefAddress[2] ,1'b0,1'b0}),
        .ADDRBWRADDR({Ram3_reg_1_0,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram3_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram3_reg_1_DOBDO_UNCONNECTED[15:3],\waveRef_reg[2]_1 [11:9]}),
        .DOPADOP(NLW_Ram3_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram3_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram4_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram4_reg_0
       (.ADDRARDADDR({1'b1,\waveRefAddress[3] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Ram4_reg_1_0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram4_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram4_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram4_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,waveRef[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram4_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram4_reg_0_DOBDO_UNCONNECTED[31:8],\waveRef_reg[3]_2 [7:0]}),
        .DOPADOP(NLW_Ram4_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram4_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveRef_reg[3]_2 [8]}),
        .ECCPARITY(NLW_Ram4_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram4_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram4_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram4_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram4_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram4_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram4_reg_1
       (.ADDRARDADDR({\waveRefAddress[3] ,1'b0,1'b0}),
        .ADDRBWRADDR({Ram4_reg_1_0,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,waveRef[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram4_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram4_reg_1_DOBDO_UNCONNECTED[15:3],\waveRef_reg[3]_2 [11:9]}),
        .DOPADOP(NLW_Ram4_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram4_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram5_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram5_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[0] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram5_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram5_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram5_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram5_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram5_reg_0_DOBDO_UNCONNECTED[31:8],\waveX_reg[0]_6 [7:0]}),
        .DOPADOP(NLW_Ram5_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram5_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveX_reg[0]_6 [8]}),
        .ECCPARITY(NLW_Ram5_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram5_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram5_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram5_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram5_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram5_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram5_reg_1
       (.ADDRARDADDR({\waveYAddress[0] ,1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram5_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram5_reg_1_DOBDO_UNCONNECTED[15:3],\waveX_reg[0]_6 [11:9]}),
        .DOPADOP(NLW_Ram5_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram5_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram6_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram6_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[1] ,\waveRefAddress[1] [1:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram6_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram6_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram6_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram6_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram6_reg_0_DOBDO_UNCONNECTED[31:8],\waveX_reg[1]_7 [7:0]}),
        .DOPADOP(NLW_Ram6_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram6_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveX_reg[1]_7 [8]}),
        .ECCPARITY(NLW_Ram6_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram6_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram6_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram6_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram6_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram6_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram6_reg_1
       (.ADDRARDADDR({\waveYAddress[1] ,\waveRefAddress[1] [1:0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram6_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram6_reg_1_DOBDO_UNCONNECTED[15:3],\waveX_reg[1]_7 [11:9]}),
        .DOPADOP(NLW_Ram6_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram6_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram7_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram7_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[2] ,\waveRefAddress[2] [2:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram7_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram7_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram7_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram7_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram7_reg_0_DOBDO_UNCONNECTED[31:8],\waveX_reg[2]_8 [7:0]}),
        .DOPADOP(NLW_Ram7_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram7_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveX_reg[2]_8 [8]}),
        .ECCPARITY(NLW_Ram7_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram7_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram7_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram7_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram7_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram7_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram7_reg_1
       (.ADDRARDADDR({\waveYAddress[2] ,\waveRefAddress[2] [2:0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram7_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram7_reg_1_DOBDO_UNCONNECTED[15:3],\waveX_reg[2]_8 [11:9]}),
        .DOPADOP(NLW_Ram7_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram7_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram8_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram8_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[3] ,\waveRefAddress[3] [1:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram8_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram8_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram8_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram8_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram8_reg_0_DOBDO_UNCONNECTED[31:8],\waveX_reg[3]_9 [7:0]}),
        .DOPADOP(NLW_Ram8_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram8_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveX_reg[3]_9 [8]}),
        .ECCPARITY(NLW_Ram8_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram8_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram8_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram8_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram8_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram8_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram8_reg_1
       (.ADDRARDADDR({\waveYAddress[3] ,\waveRefAddress[3] [1:0],1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram8_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram8_reg_1_DOBDO_UNCONNECTED[15:3],\waveX_reg[3]_9 [11:9]}),
        .DOPADOP(NLW_Ram8_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram8_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram9_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    Ram9_reg_0
       (.ADDRARDADDR({1'b1,\waveYAddress[0] ,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,\waveYAddressB[7] ,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_Ram9_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_Ram9_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DBITERR(NLW_Ram9_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,wave1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_Ram9_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_Ram9_reg_0_DOBDO_UNCONNECTED[31:8],\waveY_reg[0]_14 [7:0]}),
        .DOPADOP(NLW_Ram9_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_Ram9_reg_0_DOPBDOP_UNCONNECTED[3:1],\waveY_reg[0]_14 [8]}),
        .ECCPARITY(NLW_Ram9_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_Ram9_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_Ram9_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_Ram9_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_Ram9_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "30024" *) 
  (* RTL_RAM_NAME = "MicroBlaze_Wrapper_XCorr_0_0/inst/main/bram/Ram9_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    Ram9_reg_1
       (.ADDRARDADDR({\waveYAddress[0] ,1'b0,1'b0}),
        .ADDRBWRADDR({\waveYAddressB[7] ,1'b0,1'b0}),
        .CLKARDCLK(Ram1_reg_1_0),
        .CLKBWRCLK(Ram1_reg_1_1),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wave1[11:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_Ram9_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_Ram9_reg_1_DOBDO_UNCONNECTED[15:3],\waveY_reg[0]_14 [11:9]}),
        .DOPADOP(NLW_Ram9_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_Ram9_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "XCORR_SV" *) 
module MicroBlaze_Wrapper_XCorr_0_0_XCORR_SV
   (count,
    D,
    Ram02_reg_1,
    Ram02_reg_1_0,
    \waveRefAddress_reg[3][11]_0 ,
    \waveRefAddress_reg[3][10]_0 ,
    SR,
    \RefAddress[5][11]_i_8_0 ,
    \waveRefAddress_reg[6][1]_0 ,
    \RefAddress[3][11]_i_8_0 ,
    \waveRefAddress_reg[4][0]_0 ,
    \waveRefAddress_reg[4][0]_1 ,
    \waveRefAddress_reg[0][10]_0 ,
    \waveRefAddress_reg[1][9]_0 ,
    \RefAddress_reg[4][11]_i_13_0 ,
    \waveRefAddress_reg[1][10]_0 ,
    Ram02_reg_1_1,
    Ram1_reg_1,
    Ram02_reg_1_2,
    Ram02_reg_1_3,
    Ram03_reg_1,
    \waveRefAddress_reg[0][10]_1 ,
    Q,
    xcorr,
    xcorr1,
    \waveRef_reg[1]_0 ,
    \waveRefOutRam[0]_0 ,
    \waveRef_reg[5]_1 ,
    \waveRef_reg[6]_2 ,
    \waveRef_reg[2]_3 ,
    \waveRef_reg[3]_4 ,
    \waveRef_reg[4]_5 ,
    clk,
    product1_reg_0,
    temp2_reg_0,
    \waveX_reg[2]_6 ,
    product_stage2_reg_0,
    \waveX_reg[3]_7 ,
    temp6_reg_0,
    \waveX_reg[6]_8 ,
    product_stage4_reg_0,
    \waveX_reg[7]_9 ,
    temp0_reg_0,
    \waveX_reg[0]_10 ,
    product_stage1_reg_0,
    \waveX_reg[1]_11 ,
    temp4_reg_0,
    \waveX_reg[4]_12 ,
    product_stage3_reg_0,
    \waveX_reg[5]_13 ,
    \waveY_reg[2]_14 ,
    \waveY_reg[3]_15 ,
    \waveY_reg[6]_16 ,
    \waveY_reg[7]_17 ,
    \waveY_reg[0]_18 ,
    \waveY_reg[1]_19 ,
    \waveY_reg[4]_20 ,
    \waveY_reg[5]_21 );
  output [15:0]count;
  output [11:0]D;
  output [11:0]Ram02_reg_1;
  output [11:0]Ram02_reg_1_0;
  output [11:0]\waveRefAddress_reg[3][11]_0 ;
  output [11:0]\waveRefAddress_reg[3][10]_0 ;
  output [0:0]SR;
  output [0:0]\RefAddress[5][11]_i_8_0 ;
  output [0:0]\waveRefAddress_reg[6][1]_0 ;
  output [0:0]\RefAddress[3][11]_i_8_0 ;
  output [0:0]\waveRefAddress_reg[4][0]_0 ;
  output [0:0]\waveRefAddress_reg[4][0]_1 ;
  output [11:0]\waveRefAddress_reg[0][10]_0 ;
  output [11:0]\waveRefAddress_reg[1][9]_0 ;
  output [11:0]\RefAddress_reg[4][11]_i_13_0 ;
  output [11:0]\waveRefAddress_reg[1][10]_0 ;
  output [11:0]Ram02_reg_1_1;
  output [11:0]Ram1_reg_1;
  output [11:0]Ram02_reg_1_2;
  output [11:0]Ram02_reg_1_3;
  output [11:0]Ram03_reg_1;
  output [11:0]\waveRefAddress_reg[0][10]_1 ;
  output [11:0]Q;
  output [35:0]xcorr;
  output [35:0]xcorr1;
  input [11:0]\waveRef_reg[1]_0 ;
  input [11:0]\waveRefOutRam[0]_0 ;
  input [11:0]\waveRef_reg[5]_1 ;
  input [11:0]\waveRef_reg[6]_2 ;
  input [11:0]\waveRef_reg[2]_3 ;
  input [11:0]\waveRef_reg[3]_4 ;
  input [11:0]\waveRef_reg[4]_5 ;
  input clk;
  input product1_reg_0;
  input [11:0]temp2_reg_0;
  input [11:0]\waveX_reg[2]_6 ;
  input [11:0]product_stage2_reg_0;
  input [11:0]\waveX_reg[3]_7 ;
  input [11:0]temp6_reg_0;
  input [11:0]\waveX_reg[6]_8 ;
  input [11:0]product_stage4_reg_0;
  input [11:0]\waveX_reg[7]_9 ;
  input [11:0]temp0_reg_0;
  input [11:0]\waveX_reg[0]_10 ;
  input [11:0]product_stage1_reg_0;
  input [11:0]\waveX_reg[1]_11 ;
  input [11:0]temp4_reg_0;
  input [11:0]\waveX_reg[4]_12 ;
  input [11:0]product_stage3_reg_0;
  input [11:0]\waveX_reg[5]_13 ;
  input [11:0]\waveY_reg[2]_14 ;
  input [11:0]\waveY_reg[3]_15 ;
  input [11:0]\waveY_reg[6]_16 ;
  input [11:0]\waveY_reg[7]_17 ;
  input [11:0]\waveY_reg[0]_18 ;
  input [11:0]\waveY_reg[1]_19 ;
  input [11:0]\waveY_reg[4]_20 ;
  input [11:0]\waveY_reg[5]_21 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]Ram02_reg_1;
  wire [11:0]Ram02_reg_1_0;
  wire [11:0]Ram02_reg_1_1;
  wire [11:0]Ram02_reg_1_2;
  wire [11:0]Ram02_reg_1_3;
  wire [11:0]Ram03_reg_1;
  wire [11:0]Ram1_reg_1;
  wire \Ref0[0][0]_i_2_n_0 ;
  wire \Ref0[0][0]_i_3_n_0 ;
  wire \Ref0[0][10]_i_2_n_0 ;
  wire \Ref0[0][10]_i_3_n_0 ;
  wire \Ref0[0][11]_i_10_n_0 ;
  wire \Ref0[0][11]_i_11_n_0 ;
  wire \Ref0[0][11]_i_12_n_0 ;
  wire \Ref0[0][11]_i_13_n_0 ;
  wire \Ref0[0][11]_i_14_n_0 ;
  wire \Ref0[0][11]_i_15_n_0 ;
  wire \Ref0[0][11]_i_16_n_0 ;
  wire \Ref0[0][11]_i_17_n_0 ;
  wire \Ref0[0][11]_i_18_n_0 ;
  wire \Ref0[0][11]_i_19_n_0 ;
  wire \Ref0[0][11]_i_20_n_0 ;
  wire \Ref0[0][11]_i_21_n_0 ;
  wire \Ref0[0][11]_i_22_n_0 ;
  wire \Ref0[0][11]_i_23_n_0 ;
  wire \Ref0[0][11]_i_24_n_0 ;
  wire \Ref0[0][11]_i_25_n_0 ;
  wire \Ref0[0][11]_i_26_n_0 ;
  wire \Ref0[0][11]_i_27_n_0 ;
  wire \Ref0[0][11]_i_28_n_0 ;
  wire \Ref0[0][11]_i_29_n_0 ;
  wire \Ref0[0][11]_i_2_n_0 ;
  wire \Ref0[0][11]_i_3_n_0 ;
  wire \Ref0[0][11]_i_4_n_0 ;
  wire \Ref0[0][11]_i_5_n_0 ;
  wire \Ref0[0][11]_i_6_n_0 ;
  wire \Ref0[0][11]_i_7_n_0 ;
  wire \Ref0[0][11]_i_8_n_0 ;
  wire \Ref0[0][11]_i_9_n_0 ;
  wire \Ref0[0][1]_i_2_n_0 ;
  wire \Ref0[0][1]_i_3_n_0 ;
  wire \Ref0[0][2]_i_2_n_0 ;
  wire \Ref0[0][2]_i_3_n_0 ;
  wire \Ref0[0][3]_i_2_n_0 ;
  wire \Ref0[0][3]_i_3_n_0 ;
  wire \Ref0[0][4]_i_2_n_0 ;
  wire \Ref0[0][4]_i_3_n_0 ;
  wire \Ref0[0][5]_i_2_n_0 ;
  wire \Ref0[0][5]_i_3_n_0 ;
  wire \Ref0[0][6]_i_2_n_0 ;
  wire \Ref0[0][6]_i_3_n_0 ;
  wire \Ref0[0][7]_i_2_n_0 ;
  wire \Ref0[0][7]_i_3_n_0 ;
  wire \Ref0[0][8]_i_2_n_0 ;
  wire \Ref0[0][8]_i_3_n_0 ;
  wire \Ref0[0][9]_i_2_n_0 ;
  wire \Ref0[0][9]_i_3_n_0 ;
  wire \Ref0[1][0]_i_2_n_0 ;
  wire \Ref0[1][0]_i_3_n_0 ;
  wire \Ref0[1][10]_i_2_n_0 ;
  wire \Ref0[1][10]_i_3_n_0 ;
  wire \Ref0[1][11]_i_10_n_0 ;
  wire \Ref0[1][11]_i_11_n_0 ;
  wire \Ref0[1][11]_i_12_n_0 ;
  wire \Ref0[1][11]_i_13_n_0 ;
  wire \Ref0[1][11]_i_14_n_0 ;
  wire \Ref0[1][11]_i_15_n_0 ;
  wire \Ref0[1][11]_i_16_n_0 ;
  wire \Ref0[1][11]_i_17_n_0 ;
  wire \Ref0[1][11]_i_18_n_0 ;
  wire \Ref0[1][11]_i_19_n_0 ;
  wire \Ref0[1][11]_i_20_n_0 ;
  wire \Ref0[1][11]_i_21_n_0 ;
  wire \Ref0[1][11]_i_22_n_0 ;
  wire \Ref0[1][11]_i_23_n_0 ;
  wire \Ref0[1][11]_i_24_n_0 ;
  wire \Ref0[1][11]_i_25_n_0 ;
  wire \Ref0[1][11]_i_26_n_0 ;
  wire \Ref0[1][11]_i_27_n_0 ;
  wire \Ref0[1][11]_i_28_n_0 ;
  wire \Ref0[1][11]_i_2_n_0 ;
  wire \Ref0[1][11]_i_3_n_0 ;
  wire \Ref0[1][11]_i_4_n_0 ;
  wire \Ref0[1][11]_i_5_n_0 ;
  wire \Ref0[1][11]_i_6_n_0 ;
  wire \Ref0[1][11]_i_7_n_0 ;
  wire \Ref0[1][11]_i_8_n_0 ;
  wire \Ref0[1][11]_i_9_n_0 ;
  wire \Ref0[1][1]_i_2_n_0 ;
  wire \Ref0[1][1]_i_3_n_0 ;
  wire \Ref0[1][2]_i_2_n_0 ;
  wire \Ref0[1][2]_i_3_n_0 ;
  wire \Ref0[1][3]_i_2_n_0 ;
  wire \Ref0[1][3]_i_3_n_0 ;
  wire \Ref0[1][4]_i_2_n_0 ;
  wire \Ref0[1][4]_i_3_n_0 ;
  wire \Ref0[1][5]_i_2_n_0 ;
  wire \Ref0[1][5]_i_3_n_0 ;
  wire \Ref0[1][6]_i_2_n_0 ;
  wire \Ref0[1][6]_i_3_n_0 ;
  wire \Ref0[1][7]_i_2_n_0 ;
  wire \Ref0[1][7]_i_3_n_0 ;
  wire \Ref0[1][8]_i_2_n_0 ;
  wire \Ref0[1][8]_i_3_n_0 ;
  wire \Ref0[1][9]_i_2_n_0 ;
  wire \Ref0[1][9]_i_3_n_0 ;
  wire \Ref0[2][0]_i_2_n_0 ;
  wire \Ref0[2][0]_i_3_n_0 ;
  wire \Ref0[2][10]_i_2_n_0 ;
  wire \Ref0[2][10]_i_3_n_0 ;
  wire \Ref0[2][11]_i_10_n_0 ;
  wire \Ref0[2][11]_i_11_n_0 ;
  wire \Ref0[2][11]_i_12_n_0 ;
  wire \Ref0[2][11]_i_13_n_0 ;
  wire \Ref0[2][11]_i_14_n_0 ;
  wire \Ref0[2][11]_i_15_n_0 ;
  wire \Ref0[2][11]_i_16_n_0 ;
  wire \Ref0[2][11]_i_17_n_0 ;
  wire \Ref0[2][11]_i_18_n_0 ;
  wire \Ref0[2][11]_i_19_n_0 ;
  wire \Ref0[2][11]_i_20_n_0 ;
  wire \Ref0[2][11]_i_21_n_0 ;
  wire \Ref0[2][11]_i_22_n_0 ;
  wire \Ref0[2][11]_i_23_n_0 ;
  wire \Ref0[2][11]_i_24_n_0 ;
  wire \Ref0[2][11]_i_25_n_0 ;
  wire \Ref0[2][11]_i_26_n_0 ;
  wire \Ref0[2][11]_i_27_n_0 ;
  wire \Ref0[2][11]_i_28_n_0 ;
  wire \Ref0[2][11]_i_29_n_0 ;
  wire \Ref0[2][11]_i_2_n_0 ;
  wire \Ref0[2][11]_i_30_n_0 ;
  wire \Ref0[2][11]_i_3_n_0 ;
  wire \Ref0[2][11]_i_4_n_0 ;
  wire \Ref0[2][11]_i_5_n_0 ;
  wire \Ref0[2][11]_i_6_n_0 ;
  wire \Ref0[2][11]_i_7_n_0 ;
  wire \Ref0[2][11]_i_8_n_0 ;
  wire \Ref0[2][11]_i_9_n_0 ;
  wire \Ref0[2][1]_i_2_n_0 ;
  wire \Ref0[2][1]_i_3_n_0 ;
  wire \Ref0[2][2]_i_2_n_0 ;
  wire \Ref0[2][2]_i_3_n_0 ;
  wire \Ref0[2][3]_i_2_n_0 ;
  wire \Ref0[2][3]_i_3_n_0 ;
  wire \Ref0[2][4]_i_2_n_0 ;
  wire \Ref0[2][4]_i_3_n_0 ;
  wire \Ref0[2][5]_i_2_n_0 ;
  wire \Ref0[2][5]_i_3_n_0 ;
  wire \Ref0[2][6]_i_2_n_0 ;
  wire \Ref0[2][6]_i_3_n_0 ;
  wire \Ref0[2][7]_i_2_n_0 ;
  wire \Ref0[2][7]_i_3_n_0 ;
  wire \Ref0[2][8]_i_2_n_0 ;
  wire \Ref0[2][8]_i_3_n_0 ;
  wire \Ref0[2][9]_i_2_n_0 ;
  wire \Ref0[2][9]_i_3_n_0 ;
  wire \Ref0[3][0]_i_2_n_0 ;
  wire \Ref0[3][0]_i_3_n_0 ;
  wire \Ref0[3][10]_i_2_n_0 ;
  wire \Ref0[3][10]_i_3_n_0 ;
  wire \Ref0[3][11]_i_10_n_0 ;
  wire \Ref0[3][11]_i_11_n_0 ;
  wire \Ref0[3][11]_i_12_n_0 ;
  wire \Ref0[3][11]_i_13_n_0 ;
  wire \Ref0[3][11]_i_14_n_0 ;
  wire \Ref0[3][11]_i_15_n_0 ;
  wire \Ref0[3][11]_i_16_n_0 ;
  wire \Ref0[3][11]_i_17_n_0 ;
  wire \Ref0[3][11]_i_18_n_0 ;
  wire \Ref0[3][11]_i_19_n_0 ;
  wire \Ref0[3][11]_i_20_n_0 ;
  wire \Ref0[3][11]_i_21_n_0 ;
  wire \Ref0[3][11]_i_22_n_0 ;
  wire \Ref0[3][11]_i_23_n_0 ;
  wire \Ref0[3][11]_i_2_n_0 ;
  wire \Ref0[3][11]_i_3_n_0 ;
  wire \Ref0[3][11]_i_4_n_0 ;
  wire \Ref0[3][11]_i_5_n_0 ;
  wire \Ref0[3][11]_i_6_n_0 ;
  wire \Ref0[3][11]_i_7_n_0 ;
  wire \Ref0[3][11]_i_8_n_0 ;
  wire \Ref0[3][11]_i_9_n_0 ;
  wire \Ref0[3][1]_i_2_n_0 ;
  wire \Ref0[3][1]_i_3_n_0 ;
  wire \Ref0[3][2]_i_2_n_0 ;
  wire \Ref0[3][2]_i_3_n_0 ;
  wire \Ref0[3][3]_i_2_n_0 ;
  wire \Ref0[3][3]_i_3_n_0 ;
  wire \Ref0[3][4]_i_2_n_0 ;
  wire \Ref0[3][4]_i_3_n_0 ;
  wire \Ref0[3][5]_i_2_n_0 ;
  wire \Ref0[3][5]_i_3_n_0 ;
  wire \Ref0[3][6]_i_2_n_0 ;
  wire \Ref0[3][6]_i_3_n_0 ;
  wire \Ref0[3][7]_i_2_n_0 ;
  wire \Ref0[3][7]_i_3_n_0 ;
  wire \Ref0[3][8]_i_2_n_0 ;
  wire \Ref0[3][8]_i_3_n_0 ;
  wire \Ref0[3][9]_i_2_n_0 ;
  wire \Ref0[3][9]_i_3_n_0 ;
  wire \Ref0[4][0]_i_2_n_0 ;
  wire \Ref0[4][0]_i_3_n_0 ;
  wire \Ref0[4][10]_i_2_n_0 ;
  wire \Ref0[4][10]_i_3_n_0 ;
  wire \Ref0[4][11]_i_10_n_0 ;
  wire \Ref0[4][11]_i_11_n_0 ;
  wire \Ref0[4][11]_i_12_n_0 ;
  wire \Ref0[4][11]_i_13_n_0 ;
  wire \Ref0[4][11]_i_14_n_0 ;
  wire \Ref0[4][11]_i_15_n_0 ;
  wire \Ref0[4][11]_i_16_n_0 ;
  wire \Ref0[4][11]_i_17_n_0 ;
  wire \Ref0[4][11]_i_18_n_0 ;
  wire \Ref0[4][11]_i_19_n_0 ;
  wire \Ref0[4][11]_i_20_n_0 ;
  wire \Ref0[4][11]_i_21_n_0 ;
  wire \Ref0[4][11]_i_22_n_0 ;
  wire \Ref0[4][11]_i_23_n_0 ;
  wire \Ref0[4][11]_i_24_n_0 ;
  wire \Ref0[4][11]_i_25_n_0 ;
  wire \Ref0[4][11]_i_26_n_0 ;
  wire \Ref0[4][11]_i_27_n_0 ;
  wire \Ref0[4][11]_i_28_n_0 ;
  wire \Ref0[4][11]_i_2_n_0 ;
  wire \Ref0[4][11]_i_3_n_0 ;
  wire \Ref0[4][11]_i_4_n_0 ;
  wire \Ref0[4][11]_i_5_n_0 ;
  wire \Ref0[4][11]_i_6_n_0 ;
  wire \Ref0[4][11]_i_7_n_0 ;
  wire \Ref0[4][11]_i_8_n_0 ;
  wire \Ref0[4][11]_i_9_n_0 ;
  wire \Ref0[4][1]_i_2_n_0 ;
  wire \Ref0[4][1]_i_3_n_0 ;
  wire \Ref0[4][2]_i_2_n_0 ;
  wire \Ref0[4][2]_i_3_n_0 ;
  wire \Ref0[4][3]_i_2_n_0 ;
  wire \Ref0[4][3]_i_3_n_0 ;
  wire \Ref0[4][4]_i_2_n_0 ;
  wire \Ref0[4][4]_i_3_n_0 ;
  wire \Ref0[4][5]_i_2_n_0 ;
  wire \Ref0[4][5]_i_3_n_0 ;
  wire \Ref0[4][6]_i_2_n_0 ;
  wire \Ref0[4][6]_i_3_n_0 ;
  wire \Ref0[4][7]_i_2_n_0 ;
  wire \Ref0[4][7]_i_3_n_0 ;
  wire \Ref0[4][8]_i_2_n_0 ;
  wire \Ref0[4][8]_i_3_n_0 ;
  wire \Ref0[4][9]_i_2_n_0 ;
  wire \Ref0[4][9]_i_3_n_0 ;
  wire \Ref0[5][0]_i_2_n_0 ;
  wire \Ref0[5][0]_i_3_n_0 ;
  wire \Ref0[5][10]_i_2_n_0 ;
  wire \Ref0[5][10]_i_3_n_0 ;
  wire \Ref0[5][11]_i_10_n_0 ;
  wire \Ref0[5][11]_i_11_n_0 ;
  wire \Ref0[5][11]_i_12_n_0 ;
  wire \Ref0[5][11]_i_13_n_0 ;
  wire \Ref0[5][11]_i_14_n_0 ;
  wire \Ref0[5][11]_i_15_n_0 ;
  wire \Ref0[5][11]_i_16_n_0 ;
  wire \Ref0[5][11]_i_17_n_0 ;
  wire \Ref0[5][11]_i_18_n_0 ;
  wire \Ref0[5][11]_i_19_n_0 ;
  wire \Ref0[5][11]_i_20_n_0 ;
  wire \Ref0[5][11]_i_21_n_0 ;
  wire \Ref0[5][11]_i_22_n_0 ;
  wire \Ref0[5][11]_i_23_n_0 ;
  wire \Ref0[5][11]_i_24_n_0 ;
  wire \Ref0[5][11]_i_25_n_0 ;
  wire \Ref0[5][11]_i_26_n_0 ;
  wire \Ref0[5][11]_i_27_n_0 ;
  wire \Ref0[5][11]_i_2_n_0 ;
  wire \Ref0[5][11]_i_3_n_0 ;
  wire \Ref0[5][11]_i_4_n_0 ;
  wire \Ref0[5][11]_i_5_n_0 ;
  wire \Ref0[5][11]_i_6_n_0 ;
  wire \Ref0[5][11]_i_7_n_0 ;
  wire \Ref0[5][11]_i_8_n_0 ;
  wire \Ref0[5][11]_i_9_n_0 ;
  wire \Ref0[5][1]_i_2_n_0 ;
  wire \Ref0[5][1]_i_3_n_0 ;
  wire \Ref0[5][2]_i_2_n_0 ;
  wire \Ref0[5][2]_i_3_n_0 ;
  wire \Ref0[5][3]_i_2_n_0 ;
  wire \Ref0[5][3]_i_3_n_0 ;
  wire \Ref0[5][4]_i_2_n_0 ;
  wire \Ref0[5][4]_i_3_n_0 ;
  wire \Ref0[5][5]_i_2_n_0 ;
  wire \Ref0[5][5]_i_3_n_0 ;
  wire \Ref0[5][6]_i_2_n_0 ;
  wire \Ref0[5][6]_i_3_n_0 ;
  wire \Ref0[5][7]_i_2_n_0 ;
  wire \Ref0[5][7]_i_3_n_0 ;
  wire \Ref0[5][8]_i_2_n_0 ;
  wire \Ref0[5][8]_i_3_n_0 ;
  wire \Ref0[5][9]_i_2_n_0 ;
  wire \Ref0[5][9]_i_3_n_0 ;
  wire \Ref0[6][0]_i_2_n_0 ;
  wire \Ref0[6][0]_i_3_n_0 ;
  wire \Ref0[6][10]_i_2_n_0 ;
  wire \Ref0[6][10]_i_3_n_0 ;
  wire \Ref0[6][11]_i_10_n_0 ;
  wire \Ref0[6][11]_i_11_n_0 ;
  wire \Ref0[6][11]_i_12_n_0 ;
  wire \Ref0[6][11]_i_13_n_0 ;
  wire \Ref0[6][11]_i_14_n_0 ;
  wire \Ref0[6][11]_i_15_n_0 ;
  wire \Ref0[6][11]_i_16_n_0 ;
  wire \Ref0[6][11]_i_17_n_0 ;
  wire \Ref0[6][11]_i_18_n_0 ;
  wire \Ref0[6][11]_i_19_n_0 ;
  wire \Ref0[6][11]_i_20_n_0 ;
  wire \Ref0[6][11]_i_21_n_0 ;
  wire \Ref0[6][11]_i_22_n_0 ;
  wire \Ref0[6][11]_i_23_n_0 ;
  wire \Ref0[6][11]_i_24_n_0 ;
  wire \Ref0[6][11]_i_25_n_0 ;
  wire \Ref0[6][11]_i_26_n_0 ;
  wire \Ref0[6][11]_i_27_n_0 ;
  wire \Ref0[6][11]_i_28_n_0 ;
  wire \Ref0[6][11]_i_29_n_0 ;
  wire \Ref0[6][11]_i_2_n_0 ;
  wire \Ref0[6][11]_i_3_n_0 ;
  wire \Ref0[6][11]_i_4_n_0 ;
  wire \Ref0[6][11]_i_5_n_0 ;
  wire \Ref0[6][11]_i_6_n_0 ;
  wire \Ref0[6][11]_i_7_n_0 ;
  wire \Ref0[6][11]_i_8_n_0 ;
  wire \Ref0[6][11]_i_9_n_0 ;
  wire \Ref0[6][1]_i_2_n_0 ;
  wire \Ref0[6][1]_i_3_n_0 ;
  wire \Ref0[6][2]_i_2_n_0 ;
  wire \Ref0[6][2]_i_3_n_0 ;
  wire \Ref0[6][3]_i_2_n_0 ;
  wire \Ref0[6][3]_i_3_n_0 ;
  wire \Ref0[6][4]_i_2_n_0 ;
  wire \Ref0[6][4]_i_3_n_0 ;
  wire \Ref0[6][5]_i_2_n_0 ;
  wire \Ref0[6][5]_i_3_n_0 ;
  wire \Ref0[6][6]_i_2_n_0 ;
  wire \Ref0[6][6]_i_3_n_0 ;
  wire \Ref0[6][7]_i_2_n_0 ;
  wire \Ref0[6][7]_i_3_n_0 ;
  wire \Ref0[6][8]_i_2_n_0 ;
  wire \Ref0[6][8]_i_3_n_0 ;
  wire \Ref0[6][9]_i_2_n_0 ;
  wire \Ref0[6][9]_i_3_n_0 ;
  wire \Ref0[7][0]_i_2_n_0 ;
  wire \Ref0[7][0]_i_3_n_0 ;
  wire \Ref0[7][10]_i_2_n_0 ;
  wire \Ref0[7][10]_i_3_n_0 ;
  wire \Ref0[7][11]_i_10_n_0 ;
  wire \Ref0[7][11]_i_11_n_0 ;
  wire \Ref0[7][11]_i_12_n_0 ;
  wire \Ref0[7][11]_i_13_n_0 ;
  wire \Ref0[7][11]_i_14_n_0 ;
  wire \Ref0[7][11]_i_15_n_0 ;
  wire \Ref0[7][11]_i_16_n_0 ;
  wire \Ref0[7][11]_i_17_n_0 ;
  wire \Ref0[7][11]_i_18_n_0 ;
  wire \Ref0[7][11]_i_19_n_0 ;
  wire \Ref0[7][11]_i_20_n_0 ;
  wire \Ref0[7][11]_i_21_n_0 ;
  wire \Ref0[7][11]_i_22_n_0 ;
  wire \Ref0[7][11]_i_23_n_0 ;
  wire \Ref0[7][11]_i_24_n_0 ;
  wire \Ref0[7][11]_i_25_n_0 ;
  wire \Ref0[7][11]_i_26_n_0 ;
  wire \Ref0[7][11]_i_27_n_0 ;
  wire \Ref0[7][11]_i_28_n_0 ;
  wire \Ref0[7][11]_i_29_n_0 ;
  wire \Ref0[7][11]_i_2_n_0 ;
  wire \Ref0[7][11]_i_3_n_0 ;
  wire \Ref0[7][11]_i_4_n_0 ;
  wire \Ref0[7][11]_i_5_n_0 ;
  wire \Ref0[7][11]_i_6_n_0 ;
  wire \Ref0[7][11]_i_7_n_0 ;
  wire \Ref0[7][11]_i_8_n_0 ;
  wire \Ref0[7][11]_i_9_n_0 ;
  wire \Ref0[7][1]_i_2_n_0 ;
  wire \Ref0[7][1]_i_3_n_0 ;
  wire \Ref0[7][2]_i_2_n_0 ;
  wire \Ref0[7][2]_i_3_n_0 ;
  wire \Ref0[7][3]_i_2_n_0 ;
  wire \Ref0[7][3]_i_3_n_0 ;
  wire \Ref0[7][4]_i_2_n_0 ;
  wire \Ref0[7][4]_i_3_n_0 ;
  wire \Ref0[7][5]_i_2_n_0 ;
  wire \Ref0[7][5]_i_3_n_0 ;
  wire \Ref0[7][6]_i_2_n_0 ;
  wire \Ref0[7][6]_i_3_n_0 ;
  wire \Ref0[7][7]_i_2_n_0 ;
  wire \Ref0[7][7]_i_3_n_0 ;
  wire \Ref0[7][8]_i_2_n_0 ;
  wire \Ref0[7][8]_i_3_n_0 ;
  wire \Ref0[7][9]_i_2_n_0 ;
  wire \Ref0[7][9]_i_3_n_0 ;
  wire \RefAddress[0][0]_i_2_n_0 ;
  wire \RefAddress[0][10]_i_2_n_0 ;
  wire \RefAddress[0][11]_i_2_n_0 ;
  wire \RefAddress[0][11]_i_3_n_0 ;
  wire \RefAddress[0][11]_i_4_n_0 ;
  wire \RefAddress[0][11]_i_5_n_0 ;
  wire \RefAddress[0][11]_i_6_n_0 ;
  wire \RefAddress[0][11]_i_7_n_0 ;
  wire \RefAddress[0][11]_i_8_n_0 ;
  wire \RefAddress[0][11]_i_9_n_0 ;
  wire \RefAddress[0][1]_i_2_n_0 ;
  wire \RefAddress[0][1]_i_3_n_0 ;
  wire \RefAddress[0][2]_i_2_n_0 ;
  wire \RefAddress[0][3]_i_2_n_0 ;
  wire \RefAddress[0][4]_i_2_n_0 ;
  wire \RefAddress[0][5]_i_2_n_0 ;
  wire \RefAddress[0][5]_i_3_n_0 ;
  wire \RefAddress[0][6]_i_2_n_0 ;
  wire \RefAddress[0][6]_i_3_n_0 ;
  wire \RefAddress[0][7]_i_2_n_0 ;
  wire \RefAddress[0][8]_i_2_n_0 ;
  wire \RefAddress[0][9]_i_2_n_0 ;
  wire \RefAddress[1][0]_i_11_n_0 ;
  wire \RefAddress[1][0]_i_12_n_0 ;
  wire \RefAddress[1][0]_i_13_n_0 ;
  wire \RefAddress[1][0]_i_14_n_0 ;
  wire \RefAddress[1][0]_i_15_n_0 ;
  wire \RefAddress[1][0]_i_16_n_0 ;
  wire \RefAddress[1][0]_i_17_n_0 ;
  wire \RefAddress[1][0]_i_18_n_0 ;
  wire \RefAddress[1][0]_i_2_n_0 ;
  wire \RefAddress[1][0]_i_3_n_0 ;
  wire \RefAddress[1][0]_i_4_n_0 ;
  wire \RefAddress[1][0]_i_5_n_0 ;
  wire \RefAddress[1][0]_i_7_n_0 ;
  wire \RefAddress[1][0]_i_9_n_0 ;
  wire \RefAddress[1][10]_i_2_n_0 ;
  wire \RefAddress[1][11]_i_100_n_0 ;
  wire \RefAddress[1][11]_i_101_n_0 ;
  wire \RefAddress[1][11]_i_102_n_0 ;
  wire \RefAddress[1][11]_i_103_n_0 ;
  wire \RefAddress[1][11]_i_104_n_0 ;
  wire \RefAddress[1][11]_i_105_n_0 ;
  wire \RefAddress[1][11]_i_106_n_0 ;
  wire \RefAddress[1][11]_i_107_n_0 ;
  wire \RefAddress[1][11]_i_108_n_0 ;
  wire \RefAddress[1][11]_i_109_n_0 ;
  wire \RefAddress[1][11]_i_110_n_0 ;
  wire \RefAddress[1][11]_i_111_n_0 ;
  wire \RefAddress[1][11]_i_112_n_0 ;
  wire \RefAddress[1][11]_i_113_n_0 ;
  wire \RefAddress[1][11]_i_114_n_0 ;
  wire \RefAddress[1][11]_i_115_n_0 ;
  wire \RefAddress[1][11]_i_116_n_0 ;
  wire \RefAddress[1][11]_i_117_n_0 ;
  wire \RefAddress[1][11]_i_118_n_0 ;
  wire \RefAddress[1][11]_i_119_n_0 ;
  wire \RefAddress[1][11]_i_11_n_0 ;
  wire \RefAddress[1][11]_i_120_n_0 ;
  wire \RefAddress[1][11]_i_121_n_0 ;
  wire \RefAddress[1][11]_i_122_n_0 ;
  wire \RefAddress[1][11]_i_123_n_0 ;
  wire \RefAddress[1][11]_i_124_n_0 ;
  wire \RefAddress[1][11]_i_125_n_0 ;
  wire \RefAddress[1][11]_i_126_n_0 ;
  wire \RefAddress[1][11]_i_127_n_0 ;
  wire \RefAddress[1][11]_i_128_n_0 ;
  wire \RefAddress[1][11]_i_129_n_0 ;
  wire \RefAddress[1][11]_i_130_n_0 ;
  wire \RefAddress[1][11]_i_131_n_0 ;
  wire \RefAddress[1][11]_i_132_n_0 ;
  wire \RefAddress[1][11]_i_133_n_0 ;
  wire \RefAddress[1][11]_i_134_n_0 ;
  wire \RefAddress[1][11]_i_135_n_0 ;
  wire \RefAddress[1][11]_i_14_n_0 ;
  wire \RefAddress[1][11]_i_15_n_0 ;
  wire \RefAddress[1][11]_i_16_n_0 ;
  wire \RefAddress[1][11]_i_17_n_0 ;
  wire \RefAddress[1][11]_i_18_n_0 ;
  wire \RefAddress[1][11]_i_19_n_0 ;
  wire \RefAddress[1][11]_i_20_n_0 ;
  wire \RefAddress[1][11]_i_21_n_0 ;
  wire \RefAddress[1][11]_i_22_n_0 ;
  wire \RefAddress[1][11]_i_23_n_0 ;
  wire \RefAddress[1][11]_i_24_n_0 ;
  wire \RefAddress[1][11]_i_25_n_0 ;
  wire \RefAddress[1][11]_i_28_n_0 ;
  wire \RefAddress[1][11]_i_29_n_0 ;
  wire \RefAddress[1][11]_i_30_n_0 ;
  wire \RefAddress[1][11]_i_32_n_0 ;
  wire \RefAddress[1][11]_i_34_n_0 ;
  wire \RefAddress[1][11]_i_37_n_0 ;
  wire \RefAddress[1][11]_i_38_n_0 ;
  wire \RefAddress[1][11]_i_39_n_0 ;
  wire \RefAddress[1][11]_i_3_n_0 ;
  wire \RefAddress[1][11]_i_40_n_0 ;
  wire \RefAddress[1][11]_i_42_n_0 ;
  wire \RefAddress[1][11]_i_43_n_0 ;
  wire \RefAddress[1][11]_i_44_n_0 ;
  wire \RefAddress[1][11]_i_45_n_0 ;
  wire \RefAddress[1][11]_i_46_n_0 ;
  wire \RefAddress[1][11]_i_47_n_0 ;
  wire \RefAddress[1][11]_i_48_n_0 ;
  wire \RefAddress[1][11]_i_4_n_0 ;
  wire \RefAddress[1][11]_i_5_n_0 ;
  wire \RefAddress[1][11]_i_61_n_0 ;
  wire \RefAddress[1][11]_i_63_n_0 ;
  wire \RefAddress[1][11]_i_64_n_0 ;
  wire \RefAddress[1][11]_i_66_n_0 ;
  wire \RefAddress[1][11]_i_68_n_0 ;
  wire \RefAddress[1][11]_i_6_n_0 ;
  wire \RefAddress[1][11]_i_70_n_0 ;
  wire \RefAddress[1][11]_i_72_n_0 ;
  wire \RefAddress[1][11]_i_73_n_0 ;
  wire \RefAddress[1][11]_i_74_n_0 ;
  wire \RefAddress[1][11]_i_75_n_0 ;
  wire \RefAddress[1][11]_i_76_n_0 ;
  wire \RefAddress[1][11]_i_78_n_0 ;
  wire \RefAddress[1][11]_i_79_n_0 ;
  wire \RefAddress[1][11]_i_7_n_0 ;
  wire \RefAddress[1][11]_i_80_n_0 ;
  wire \RefAddress[1][11]_i_82_n_0 ;
  wire \RefAddress[1][11]_i_83_n_0 ;
  wire \RefAddress[1][11]_i_84_n_0 ;
  wire \RefAddress[1][11]_i_85_n_0 ;
  wire \RefAddress[1][11]_i_86_n_0 ;
  wire \RefAddress[1][11]_i_87_n_0 ;
  wire \RefAddress[1][11]_i_89_n_0 ;
  wire \RefAddress[1][11]_i_8_n_0 ;
  wire \RefAddress[1][11]_i_90_n_0 ;
  wire \RefAddress[1][11]_i_91_n_0 ;
  wire \RefAddress[1][11]_i_92_n_0 ;
  wire \RefAddress[1][11]_i_93_n_0 ;
  wire \RefAddress[1][11]_i_94_n_0 ;
  wire \RefAddress[1][11]_i_95_n_0 ;
  wire \RefAddress[1][11]_i_96_n_0 ;
  wire \RefAddress[1][11]_i_97_n_0 ;
  wire \RefAddress[1][11]_i_98_n_0 ;
  wire \RefAddress[1][11]_i_99_n_0 ;
  wire \RefAddress[1][1]_i_2_n_0 ;
  wire \RefAddress[1][2]_i_2_n_0 ;
  wire \RefAddress[1][3]_i_2_n_0 ;
  wire \RefAddress[1][4]_i_10_n_0 ;
  wire \RefAddress[1][4]_i_11_n_0 ;
  wire \RefAddress[1][4]_i_12_n_0 ;
  wire \RefAddress[1][4]_i_13_n_0 ;
  wire \RefAddress[1][4]_i_14_n_0 ;
  wire \RefAddress[1][4]_i_15_n_0 ;
  wire \RefAddress[1][4]_i_16_n_0 ;
  wire \RefAddress[1][4]_i_17_n_0 ;
  wire \RefAddress[1][4]_i_18_n_0 ;
  wire \RefAddress[1][4]_i_2_n_0 ;
  wire \RefAddress[1][4]_i_7_n_0 ;
  wire \RefAddress[1][4]_i_8_n_0 ;
  wire \RefAddress[1][4]_i_9_n_0 ;
  wire \RefAddress[1][5]_i_2_n_0 ;
  wire \RefAddress[1][6]_i_2_n_0 ;
  wire \RefAddress[1][7]_i_2_n_0 ;
  wire \RefAddress[1][8]_i_10_n_0 ;
  wire \RefAddress[1][8]_i_2_n_0 ;
  wire \RefAddress[1][8]_i_7_n_0 ;
  wire \RefAddress[1][8]_i_8_n_0 ;
  wire \RefAddress[1][8]_i_9_n_0 ;
  wire \RefAddress[1][9]_i_2_n_0 ;
  wire \RefAddress[2][0]_i_2_n_0 ;
  wire \RefAddress[2][0]_i_3_n_0 ;
  wire \RefAddress[2][0]_i_4_n_0 ;
  wire \RefAddress[2][0]_i_7_n_0 ;
  wire \RefAddress[2][0]_i_8_n_0 ;
  wire \RefAddress[2][0]_i_9_n_0 ;
  wire \RefAddress[2][10]_i_2_n_0 ;
  wire \RefAddress[2][11]_i_100_n_0 ;
  wire \RefAddress[2][11]_i_101_n_0 ;
  wire \RefAddress[2][11]_i_103_n_0 ;
  wire \RefAddress[2][11]_i_104_n_0 ;
  wire \RefAddress[2][11]_i_105_n_0 ;
  wire \RefAddress[2][11]_i_106_n_0 ;
  wire \RefAddress[2][11]_i_107_n_0 ;
  wire \RefAddress[2][11]_i_108_n_0 ;
  wire \RefAddress[2][11]_i_109_n_0 ;
  wire \RefAddress[2][11]_i_10_n_0 ;
  wire \RefAddress[2][11]_i_110_n_0 ;
  wire \RefAddress[2][11]_i_111_n_0 ;
  wire \RefAddress[2][11]_i_112_n_0 ;
  wire \RefAddress[2][11]_i_113_n_0 ;
  wire \RefAddress[2][11]_i_114_n_0 ;
  wire \RefAddress[2][11]_i_115_n_0 ;
  wire \RefAddress[2][11]_i_116_n_0 ;
  wire \RefAddress[2][11]_i_117_n_0 ;
  wire \RefAddress[2][11]_i_119_n_0 ;
  wire \RefAddress[2][11]_i_120_n_0 ;
  wire \RefAddress[2][11]_i_121_n_0 ;
  wire \RefAddress[2][11]_i_123_n_0 ;
  wire \RefAddress[2][11]_i_124_n_0 ;
  wire \RefAddress[2][11]_i_125_n_0 ;
  wire \RefAddress[2][11]_i_126_n_0 ;
  wire \RefAddress[2][11]_i_127_n_0 ;
  wire \RefAddress[2][11]_i_128_n_0 ;
  wire \RefAddress[2][11]_i_129_n_0 ;
  wire \RefAddress[2][11]_i_12_n_0 ;
  wire \RefAddress[2][11]_i_130_n_0 ;
  wire \RefAddress[2][11]_i_132_n_0 ;
  wire \RefAddress[2][11]_i_133_n_0 ;
  wire \RefAddress[2][11]_i_134_n_0 ;
  wire \RefAddress[2][11]_i_135_n_0 ;
  wire \RefAddress[2][11]_i_136_n_0 ;
  wire \RefAddress[2][11]_i_137_n_0 ;
  wire \RefAddress[2][11]_i_138_n_0 ;
  wire \RefAddress[2][11]_i_139_n_0 ;
  wire \RefAddress[2][11]_i_13_n_0 ;
  wire \RefAddress[2][11]_i_140_n_0 ;
  wire \RefAddress[2][11]_i_16_n_0 ;
  wire \RefAddress[2][11]_i_17_n_0 ;
  wire \RefAddress[2][11]_i_18_n_0 ;
  wire \RefAddress[2][11]_i_19_n_0 ;
  wire \RefAddress[2][11]_i_20_n_0 ;
  wire \RefAddress[2][11]_i_21_n_0 ;
  wire \RefAddress[2][11]_i_22_n_0 ;
  wire \RefAddress[2][11]_i_25_n_0 ;
  wire \RefAddress[2][11]_i_29_n_0 ;
  wire \RefAddress[2][11]_i_30_n_0 ;
  wire \RefAddress[2][11]_i_33_n_0 ;
  wire \RefAddress[2][11]_i_34_n_0 ;
  wire \RefAddress[2][11]_i_35_n_0 ;
  wire \RefAddress[2][11]_i_37_n_0 ;
  wire \RefAddress[2][11]_i_39_n_0 ;
  wire \RefAddress[2][11]_i_3_n_0 ;
  wire \RefAddress[2][11]_i_40_n_0 ;
  wire \RefAddress[2][11]_i_41_n_0 ;
  wire \RefAddress[2][11]_i_42_n_0 ;
  wire \RefAddress[2][11]_i_44_n_0 ;
  wire \RefAddress[2][11]_i_45_n_0 ;
  wire \RefAddress[2][11]_i_47_n_0 ;
  wire \RefAddress[2][11]_i_49_n_0 ;
  wire \RefAddress[2][11]_i_4_n_0 ;
  wire \RefAddress[2][11]_i_50_n_0 ;
  wire \RefAddress[2][11]_i_51_n_0 ;
  wire \RefAddress[2][11]_i_52_n_0 ;
  wire \RefAddress[2][11]_i_57_n_0 ;
  wire \RefAddress[2][11]_i_59_n_0 ;
  wire \RefAddress[2][11]_i_5_n_0 ;
  wire \RefAddress[2][11]_i_61_n_0 ;
  wire \RefAddress[2][11]_i_64_n_0 ;
  wire \RefAddress[2][11]_i_66_n_0 ;
  wire \RefAddress[2][11]_i_68_n_0 ;
  wire \RefAddress[2][11]_i_69_n_0 ;
  wire \RefAddress[2][11]_i_6_n_0 ;
  wire \RefAddress[2][11]_i_70_n_0 ;
  wire \RefAddress[2][11]_i_71_n_0 ;
  wire \RefAddress[2][11]_i_72_n_0 ;
  wire \RefAddress[2][11]_i_73_n_0 ;
  wire \RefAddress[2][11]_i_74_n_0 ;
  wire \RefAddress[2][11]_i_75_n_0 ;
  wire \RefAddress[2][11]_i_76_n_0 ;
  wire \RefAddress[2][11]_i_77_n_0 ;
  wire \RefAddress[2][11]_i_78_n_0 ;
  wire \RefAddress[2][11]_i_79_n_0 ;
  wire \RefAddress[2][11]_i_7_n_0 ;
  wire \RefAddress[2][11]_i_80_n_0 ;
  wire \RefAddress[2][11]_i_82_n_0 ;
  wire \RefAddress[2][11]_i_83_n_0 ;
  wire \RefAddress[2][11]_i_84_n_0 ;
  wire \RefAddress[2][11]_i_85_n_0 ;
  wire \RefAddress[2][11]_i_87_n_0 ;
  wire \RefAddress[2][11]_i_88_n_0 ;
  wire \RefAddress[2][11]_i_89_n_0 ;
  wire \RefAddress[2][11]_i_8_n_0 ;
  wire \RefAddress[2][11]_i_91_n_0 ;
  wire \RefAddress[2][11]_i_92_n_0 ;
  wire \RefAddress[2][11]_i_93_n_0 ;
  wire \RefAddress[2][11]_i_94_n_0 ;
  wire \RefAddress[2][11]_i_95_n_0 ;
  wire \RefAddress[2][11]_i_96_n_0 ;
  wire \RefAddress[2][11]_i_98_n_0 ;
  wire \RefAddress[2][11]_i_99_n_0 ;
  wire \RefAddress[2][1]_i_2_n_0 ;
  wire \RefAddress[2][2]_i_2_n_0 ;
  wire \RefAddress[2][3]_i_2_n_0 ;
  wire \RefAddress[2][4]_i_2_n_0 ;
  wire \RefAddress[2][5]_i_10_n_0 ;
  wire \RefAddress[2][5]_i_13_n_0 ;
  wire \RefAddress[2][5]_i_14_n_0 ;
  wire \RefAddress[2][5]_i_15_n_0 ;
  wire \RefAddress[2][5]_i_16_n_0 ;
  wire \RefAddress[2][5]_i_17_n_0 ;
  wire \RefAddress[2][5]_i_18_n_0 ;
  wire \RefAddress[2][5]_i_4_n_0 ;
  wire \RefAddress[2][5]_i_5_n_0 ;
  wire \RefAddress[2][5]_i_6_n_0 ;
  wire \RefAddress[2][5]_i_7_n_0 ;
  wire \RefAddress[2][5]_i_8_n_0 ;
  wire \RefAddress[2][5]_i_9_n_0 ;
  wire \RefAddress[2][6]_i_2_n_0 ;
  wire \RefAddress[2][7]_i_2_n_0 ;
  wire \RefAddress[2][8]_i_2_n_0 ;
  wire \RefAddress[2][9]_i_10_n_0 ;
  wire \RefAddress[2][9]_i_4_n_0 ;
  wire \RefAddress[2][9]_i_5_n_0 ;
  wire \RefAddress[2][9]_i_6_n_0 ;
  wire \RefAddress[2][9]_i_9_n_0 ;
  wire \RefAddress[3][0]_i_2_n_0 ;
  wire \RefAddress[3][10]_i_2_n_0 ;
  wire \RefAddress[3][11]_i_100_n_0 ;
  wire \RefAddress[3][11]_i_101_n_0 ;
  wire \RefAddress[3][11]_i_102_n_0 ;
  wire \RefAddress[3][11]_i_103_n_0 ;
  wire \RefAddress[3][11]_i_104_n_0 ;
  wire \RefAddress[3][11]_i_105_n_0 ;
  wire \RefAddress[3][11]_i_106_n_0 ;
  wire \RefAddress[3][11]_i_107_n_0 ;
  wire \RefAddress[3][11]_i_108_n_0 ;
  wire \RefAddress[3][11]_i_109_n_0 ;
  wire \RefAddress[3][11]_i_110_n_0 ;
  wire \RefAddress[3][11]_i_111_n_0 ;
  wire \RefAddress[3][11]_i_112_n_0 ;
  wire \RefAddress[3][11]_i_113_n_0 ;
  wire \RefAddress[3][11]_i_114_n_0 ;
  wire \RefAddress[3][11]_i_115_n_0 ;
  wire \RefAddress[3][11]_i_116_n_0 ;
  wire \RefAddress[3][11]_i_117_n_0 ;
  wire \RefAddress[3][11]_i_118_n_0 ;
  wire \RefAddress[3][11]_i_119_n_0 ;
  wire \RefAddress[3][11]_i_120_n_0 ;
  wire \RefAddress[3][11]_i_121_n_0 ;
  wire \RefAddress[3][11]_i_122_n_0 ;
  wire \RefAddress[3][11]_i_123_n_0 ;
  wire \RefAddress[3][11]_i_124_n_0 ;
  wire \RefAddress[3][11]_i_125_n_0 ;
  wire \RefAddress[3][11]_i_126_n_0 ;
  wire \RefAddress[3][11]_i_127_n_0 ;
  wire \RefAddress[3][11]_i_128_n_0 ;
  wire \RefAddress[3][11]_i_129_n_0 ;
  wire \RefAddress[3][11]_i_130_n_0 ;
  wire \RefAddress[3][11]_i_13_n_0 ;
  wire \RefAddress[3][11]_i_14_n_0 ;
  wire \RefAddress[3][11]_i_16_n_0 ;
  wire \RefAddress[3][11]_i_19_n_0 ;
  wire \RefAddress[3][11]_i_20_n_0 ;
  wire \RefAddress[3][11]_i_23_n_0 ;
  wire \RefAddress[3][11]_i_24_n_0 ;
  wire \RefAddress[3][11]_i_25_n_0 ;
  wire \RefAddress[3][11]_i_26_n_0 ;
  wire \RefAddress[3][11]_i_27_n_0 ;
  wire \RefAddress[3][11]_i_28_n_0 ;
  wire \RefAddress[3][11]_i_29_n_0 ;
  wire \RefAddress[3][11]_i_30_n_0 ;
  wire \RefAddress[3][11]_i_31_n_0 ;
  wire \RefAddress[3][11]_i_32_n_0 ;
  wire \RefAddress[3][11]_i_33_n_0 ;
  wire \RefAddress[3][11]_i_34_n_0 ;
  wire \RefAddress[3][11]_i_37_n_0 ;
  wire \RefAddress[3][11]_i_39_n_0 ;
  wire \RefAddress[3][11]_i_3_n_0 ;
  wire \RefAddress[3][11]_i_41_n_0 ;
  wire \RefAddress[3][11]_i_42_n_0 ;
  wire \RefAddress[3][11]_i_44_n_0 ;
  wire \RefAddress[3][11]_i_45_n_0 ;
  wire \RefAddress[3][11]_i_47_n_0 ;
  wire \RefAddress[3][11]_i_48_n_0 ;
  wire \RefAddress[3][11]_i_4_n_0 ;
  wire \RefAddress[3][11]_i_51_n_0 ;
  wire \RefAddress[3][11]_i_52_n_0 ;
  wire \RefAddress[3][11]_i_53_n_0 ;
  wire \RefAddress[3][11]_i_54_n_0 ;
  wire \RefAddress[3][11]_i_56_n_0 ;
  wire \RefAddress[3][11]_i_57_n_0 ;
  wire \RefAddress[3][11]_i_58_n_0 ;
  wire \RefAddress[3][11]_i_5_n_0 ;
  wire \RefAddress[3][11]_i_63_n_0 ;
  wire \RefAddress[3][11]_i_65_n_0 ;
  wire \RefAddress[3][11]_i_6_n_0 ;
  wire \RefAddress[3][11]_i_70_n_0 ;
  wire \RefAddress[3][11]_i_72_n_0 ;
  wire \RefAddress[3][11]_i_76_n_0 ;
  wire \RefAddress[3][11]_i_78_n_0 ;
  wire \RefAddress[3][11]_i_7_n_0 ;
  wire \RefAddress[3][11]_i_83_n_0 ;
  wire \RefAddress[3][11]_i_84_n_0 ;
  wire \RefAddress[3][11]_i_85_n_0 ;
  wire \RefAddress[3][11]_i_87_n_0 ;
  wire \RefAddress[3][11]_i_88_n_0 ;
  wire \RefAddress[3][11]_i_89_n_0 ;
  wire [0:0]\RefAddress[3][11]_i_8_0 ;
  wire \RefAddress[3][11]_i_8_n_0 ;
  wire \RefAddress[3][11]_i_90_n_0 ;
  wire \RefAddress[3][11]_i_91_n_0 ;
  wire \RefAddress[3][11]_i_92_n_0 ;
  wire \RefAddress[3][11]_i_93_n_0 ;
  wire \RefAddress[3][11]_i_94_n_0 ;
  wire \RefAddress[3][11]_i_95_n_0 ;
  wire \RefAddress[3][11]_i_96_n_0 ;
  wire \RefAddress[3][11]_i_97_n_0 ;
  wire \RefAddress[3][11]_i_98_n_0 ;
  wire \RefAddress[3][11]_i_99_n_0 ;
  wire \RefAddress[3][11]_i_9_n_0 ;
  wire \RefAddress[3][1]_i_2_n_0 ;
  wire \RefAddress[3][2]_i_2_n_0 ;
  wire \RefAddress[3][3]_i_2_n_0 ;
  wire \RefAddress[3][4]_i_10_n_0 ;
  wire \RefAddress[3][4]_i_11_n_0 ;
  wire \RefAddress[3][4]_i_12_n_0 ;
  wire \RefAddress[3][4]_i_13_n_0 ;
  wire \RefAddress[3][4]_i_14_n_0 ;
  wire \RefAddress[3][4]_i_2_n_0 ;
  wire \RefAddress[3][4]_i_7_n_0 ;
  wire \RefAddress[3][4]_i_8_n_0 ;
  wire \RefAddress[3][4]_i_9_n_0 ;
  wire \RefAddress[3][5]_i_2_n_0 ;
  wire \RefAddress[3][6]_i_2_n_0 ;
  wire \RefAddress[3][7]_i_2_n_0 ;
  wire \RefAddress[3][8]_i_10_n_0 ;
  wire \RefAddress[3][8]_i_11_n_0 ;
  wire \RefAddress[3][8]_i_12_n_0 ;
  wire \RefAddress[3][8]_i_13_n_0 ;
  wire \RefAddress[3][8]_i_14_n_0 ;
  wire \RefAddress[3][8]_i_2_n_0 ;
  wire \RefAddress[3][8]_i_7_n_0 ;
  wire \RefAddress[3][8]_i_8_n_0 ;
  wire \RefAddress[3][8]_i_9_n_0 ;
  wire \RefAddress[3][9]_i_2_n_0 ;
  wire \RefAddress[4][0]_i_2_n_0 ;
  wire \RefAddress[4][10]_i_4_n_0 ;
  wire \RefAddress[4][10]_i_5_n_0 ;
  wire \RefAddress[4][10]_i_6_n_0 ;
  wire \RefAddress[4][11]_i_100_n_0 ;
  wire \RefAddress[4][11]_i_101_n_0 ;
  wire \RefAddress[4][11]_i_102_n_0 ;
  wire \RefAddress[4][11]_i_103_n_0 ;
  wire \RefAddress[4][11]_i_104_n_0 ;
  wire \RefAddress[4][11]_i_105_n_0 ;
  wire \RefAddress[4][11]_i_106_n_0 ;
  wire \RefAddress[4][11]_i_107_n_0 ;
  wire \RefAddress[4][11]_i_108_n_0 ;
  wire \RefAddress[4][11]_i_109_n_0 ;
  wire \RefAddress[4][11]_i_10_n_0 ;
  wire \RefAddress[4][11]_i_110_n_0 ;
  wire \RefAddress[4][11]_i_111_n_0 ;
  wire \RefAddress[4][11]_i_112_n_0 ;
  wire \RefAddress[4][11]_i_113_n_0 ;
  wire \RefAddress[4][11]_i_114_n_0 ;
  wire \RefAddress[4][11]_i_115_n_0 ;
  wire \RefAddress[4][11]_i_116_n_0 ;
  wire \RefAddress[4][11]_i_117_n_0 ;
  wire \RefAddress[4][11]_i_118_n_0 ;
  wire \RefAddress[4][11]_i_119_n_0 ;
  wire \RefAddress[4][11]_i_11_n_0 ;
  wire \RefAddress[4][11]_i_120_n_0 ;
  wire \RefAddress[4][11]_i_121_n_0 ;
  wire \RefAddress[4][11]_i_122_n_0 ;
  wire \RefAddress[4][11]_i_123_n_0 ;
  wire \RefAddress[4][11]_i_124_n_0 ;
  wire \RefAddress[4][11]_i_125_n_0 ;
  wire \RefAddress[4][11]_i_126_n_0 ;
  wire \RefAddress[4][11]_i_127_n_0 ;
  wire \RefAddress[4][11]_i_128_n_0 ;
  wire \RefAddress[4][11]_i_129_n_0 ;
  wire \RefAddress[4][11]_i_12_n_0 ;
  wire \RefAddress[4][11]_i_130_n_0 ;
  wire \RefAddress[4][11]_i_131_n_0 ;
  wire \RefAddress[4][11]_i_132_n_0 ;
  wire \RefAddress[4][11]_i_133_n_0 ;
  wire \RefAddress[4][11]_i_134_n_0 ;
  wire \RefAddress[4][11]_i_135_n_0 ;
  wire \RefAddress[4][11]_i_136_n_0 ;
  wire \RefAddress[4][11]_i_137_n_0 ;
  wire \RefAddress[4][11]_i_14_n_0 ;
  wire \RefAddress[4][11]_i_16_n_0 ;
  wire \RefAddress[4][11]_i_17_n_0 ;
  wire \RefAddress[4][11]_i_20_n_0 ;
  wire \RefAddress[4][11]_i_21_n_0 ;
  wire \RefAddress[4][11]_i_22_n_0 ;
  wire \RefAddress[4][11]_i_23_n_0 ;
  wire \RefAddress[4][11]_i_24_n_0 ;
  wire \RefAddress[4][11]_i_25_n_0 ;
  wire \RefAddress[4][11]_i_26_n_0 ;
  wire \RefAddress[4][11]_i_27_n_0 ;
  wire \RefAddress[4][11]_i_28_n_0 ;
  wire \RefAddress[4][11]_i_30_n_0 ;
  wire \RefAddress[4][11]_i_31_n_0 ;
  wire \RefAddress[4][11]_i_32_n_0 ;
  wire \RefAddress[4][11]_i_34_n_0 ;
  wire \RefAddress[4][11]_i_36_n_0 ;
  wire \RefAddress[4][11]_i_38_n_0 ;
  wire \RefAddress[4][11]_i_39_n_0 ;
  wire \RefAddress[4][11]_i_3_n_0 ;
  wire \RefAddress[4][11]_i_41_n_0 ;
  wire \RefAddress[4][11]_i_43_n_0 ;
  wire \RefAddress[4][11]_i_45_n_0 ;
  wire \RefAddress[4][11]_i_48_n_0 ;
  wire \RefAddress[4][11]_i_49_n_0 ;
  wire \RefAddress[4][11]_i_4_n_0 ;
  wire \RefAddress[4][11]_i_50_n_0 ;
  wire \RefAddress[4][11]_i_52_n_0 ;
  wire \RefAddress[4][11]_i_53_n_0 ;
  wire \RefAddress[4][11]_i_54_n_0 ;
  wire \RefAddress[4][11]_i_56_n_0 ;
  wire \RefAddress[4][11]_i_57_n_0 ;
  wire \RefAddress[4][11]_i_5_n_0 ;
  wire \RefAddress[4][11]_i_64_n_0 ;
  wire \RefAddress[4][11]_i_65_n_0 ;
  wire \RefAddress[4][11]_i_66_n_0 ;
  wire \RefAddress[4][11]_i_68_n_0 ;
  wire \RefAddress[4][11]_i_6_n_0 ;
  wire \RefAddress[4][11]_i_70_n_0 ;
  wire \RefAddress[4][11]_i_71_n_0 ;
  wire \RefAddress[4][11]_i_74_n_0 ;
  wire \RefAddress[4][11]_i_75_n_0 ;
  wire \RefAddress[4][11]_i_76_n_0 ;
  wire \RefAddress[4][11]_i_77_n_0 ;
  wire \RefAddress[4][11]_i_78_n_0 ;
  wire \RefAddress[4][11]_i_79_n_0 ;
  wire \RefAddress[4][11]_i_7_n_0 ;
  wire \RefAddress[4][11]_i_80_n_0 ;
  wire \RefAddress[4][11]_i_81_n_0 ;
  wire \RefAddress[4][11]_i_82_n_0 ;
  wire \RefAddress[4][11]_i_85_n_0 ;
  wire \RefAddress[4][11]_i_86_n_0 ;
  wire \RefAddress[4][11]_i_87_n_0 ;
  wire \RefAddress[4][11]_i_8_n_0 ;
  wire \RefAddress[4][11]_i_90_n_0 ;
  wire \RefAddress[4][11]_i_91_n_0 ;
  wire \RefAddress[4][11]_i_92_n_0 ;
  wire \RefAddress[4][11]_i_93_n_0 ;
  wire \RefAddress[4][11]_i_94_n_0 ;
  wire \RefAddress[4][11]_i_95_n_0 ;
  wire \RefAddress[4][11]_i_96_n_0 ;
  wire \RefAddress[4][11]_i_97_n_0 ;
  wire \RefAddress[4][11]_i_98_n_0 ;
  wire \RefAddress[4][11]_i_99_n_0 ;
  wire \RefAddress[4][1]_i_2_n_0 ;
  wire \RefAddress[4][2]_i_2_n_0 ;
  wire \RefAddress[4][3]_i_2_n_0 ;
  wire \RefAddress[4][4]_i_2_n_0 ;
  wire \RefAddress[4][5]_i_2_n_0 ;
  wire \RefAddress[4][6]_i_10_n_0 ;
  wire \RefAddress[4][6]_i_13_n_0 ;
  wire \RefAddress[4][6]_i_14_n_0 ;
  wire \RefAddress[4][6]_i_15_n_0 ;
  wire \RefAddress[4][6]_i_16_n_0 ;
  wire \RefAddress[4][6]_i_17_n_0 ;
  wire \RefAddress[4][6]_i_18_n_0 ;
  wire \RefAddress[4][6]_i_4_n_0 ;
  wire \RefAddress[4][6]_i_5_n_0 ;
  wire \RefAddress[4][6]_i_6_n_0 ;
  wire \RefAddress[4][6]_i_7_n_0 ;
  wire \RefAddress[4][6]_i_8_n_0 ;
  wire \RefAddress[4][6]_i_9_n_0 ;
  wire \RefAddress[4][7]_i_2_n_0 ;
  wire \RefAddress[4][8]_i_2_n_0 ;
  wire \RefAddress[4][9]_i_2_n_0 ;
  wire \RefAddress[5][0]_i_2_n_0 ;
  wire \RefAddress[5][10]_i_2_n_0 ;
  wire \RefAddress[5][11]_i_100_n_0 ;
  wire \RefAddress[5][11]_i_101_n_0 ;
  wire \RefAddress[5][11]_i_102_n_0 ;
  wire \RefAddress[5][11]_i_103_n_0 ;
  wire \RefAddress[5][11]_i_104_n_0 ;
  wire \RefAddress[5][11]_i_105_n_0 ;
  wire \RefAddress[5][11]_i_106_n_0 ;
  wire \RefAddress[5][11]_i_107_n_0 ;
  wire \RefAddress[5][11]_i_108_n_0 ;
  wire \RefAddress[5][11]_i_109_n_0 ;
  wire \RefAddress[5][11]_i_110_n_0 ;
  wire \RefAddress[5][11]_i_111_n_0 ;
  wire \RefAddress[5][11]_i_112_n_0 ;
  wire \RefAddress[5][11]_i_113_n_0 ;
  wire \RefAddress[5][11]_i_114_n_0 ;
  wire \RefAddress[5][11]_i_115_n_0 ;
  wire \RefAddress[5][11]_i_116_n_0 ;
  wire \RefAddress[5][11]_i_117_n_0 ;
  wire \RefAddress[5][11]_i_118_n_0 ;
  wire \RefAddress[5][11]_i_119_n_0 ;
  wire \RefAddress[5][11]_i_11_n_0 ;
  wire \RefAddress[5][11]_i_120_n_0 ;
  wire \RefAddress[5][11]_i_121_n_0 ;
  wire \RefAddress[5][11]_i_122_n_0 ;
  wire \RefAddress[5][11]_i_123_n_0 ;
  wire \RefAddress[5][11]_i_124_n_0 ;
  wire \RefAddress[5][11]_i_125_n_0 ;
  wire \RefAddress[5][11]_i_126_n_0 ;
  wire \RefAddress[5][11]_i_127_n_0 ;
  wire \RefAddress[5][11]_i_128_n_0 ;
  wire \RefAddress[5][11]_i_129_n_0 ;
  wire \RefAddress[5][11]_i_12_n_0 ;
  wire \RefAddress[5][11]_i_130_n_0 ;
  wire \RefAddress[5][11]_i_131_n_0 ;
  wire \RefAddress[5][11]_i_132_n_0 ;
  wire \RefAddress[5][11]_i_133_n_0 ;
  wire \RefAddress[5][11]_i_134_n_0 ;
  wire \RefAddress[5][11]_i_135_n_0 ;
  wire \RefAddress[5][11]_i_136_n_0 ;
  wire \RefAddress[5][11]_i_137_n_0 ;
  wire \RefAddress[5][11]_i_138_n_0 ;
  wire \RefAddress[5][11]_i_139_n_0 ;
  wire \RefAddress[5][11]_i_140_n_0 ;
  wire \RefAddress[5][11]_i_141_n_0 ;
  wire \RefAddress[5][11]_i_142_n_0 ;
  wire \RefAddress[5][11]_i_143_n_0 ;
  wire \RefAddress[5][11]_i_144_n_0 ;
  wire \RefAddress[5][11]_i_145_n_0 ;
  wire \RefAddress[5][11]_i_146_n_0 ;
  wire \RefAddress[5][11]_i_147_n_0 ;
  wire \RefAddress[5][11]_i_148_n_0 ;
  wire \RefAddress[5][11]_i_149_n_0 ;
  wire \RefAddress[5][11]_i_150_n_0 ;
  wire \RefAddress[5][11]_i_151_n_0 ;
  wire \RefAddress[5][11]_i_152_n_0 ;
  wire \RefAddress[5][11]_i_153_n_0 ;
  wire \RefAddress[5][11]_i_15_n_0 ;
  wire \RefAddress[5][11]_i_16_n_0 ;
  wire \RefAddress[5][11]_i_17_n_0 ;
  wire \RefAddress[5][11]_i_18_n_0 ;
  wire \RefAddress[5][11]_i_19_n_0 ;
  wire \RefAddress[5][11]_i_20_n_0 ;
  wire \RefAddress[5][11]_i_21_n_0 ;
  wire \RefAddress[5][11]_i_22_n_0 ;
  wire \RefAddress[5][11]_i_23_n_0 ;
  wire \RefAddress[5][11]_i_24_n_0 ;
  wire \RefAddress[5][11]_i_25_n_0 ;
  wire \RefAddress[5][11]_i_26_n_0 ;
  wire \RefAddress[5][11]_i_29_n_0 ;
  wire \RefAddress[5][11]_i_30_n_0 ;
  wire \RefAddress[5][11]_i_31_n_0 ;
  wire \RefAddress[5][11]_i_34_n_0 ;
  wire \RefAddress[5][11]_i_35_n_0 ;
  wire \RefAddress[5][11]_i_37_n_0 ;
  wire \RefAddress[5][11]_i_39_n_0 ;
  wire \RefAddress[5][11]_i_3_n_0 ;
  wire \RefAddress[5][11]_i_40_n_0 ;
  wire \RefAddress[5][11]_i_41_n_0 ;
  wire \RefAddress[5][11]_i_42_n_0 ;
  wire \RefAddress[5][11]_i_43_n_0 ;
  wire \RefAddress[5][11]_i_44_n_0 ;
  wire \RefAddress[5][11]_i_46_n_0 ;
  wire \RefAddress[5][11]_i_47_n_0 ;
  wire \RefAddress[5][11]_i_4_n_0 ;
  wire \RefAddress[5][11]_i_50_n_0 ;
  wire \RefAddress[5][11]_i_51_n_0 ;
  wire \RefAddress[5][11]_i_52_n_0 ;
  wire \RefAddress[5][11]_i_53_n_0 ;
  wire \RefAddress[5][11]_i_5_n_0 ;
  wire \RefAddress[5][11]_i_67_n_0 ;
  wire \RefAddress[5][11]_i_69_n_0 ;
  wire \RefAddress[5][11]_i_6_n_0 ;
  wire \RefAddress[5][11]_i_70_n_0 ;
  wire \RefAddress[5][11]_i_72_n_0 ;
  wire \RefAddress[5][11]_i_74_n_0 ;
  wire \RefAddress[5][11]_i_76_n_0 ;
  wire \RefAddress[5][11]_i_78_n_0 ;
  wire \RefAddress[5][11]_i_79_n_0 ;
  wire \RefAddress[5][11]_i_7_n_0 ;
  wire \RefAddress[5][11]_i_80_n_0 ;
  wire \RefAddress[5][11]_i_81_n_0 ;
  wire \RefAddress[5][11]_i_82_n_0 ;
  wire \RefAddress[5][11]_i_85_n_0 ;
  wire \RefAddress[5][11]_i_88_n_0 ;
  wire \RefAddress[5][11]_i_89_n_0 ;
  wire [0:0]\RefAddress[5][11]_i_8_0 ;
  wire \RefAddress[5][11]_i_8_n_0 ;
  wire \RefAddress[5][11]_i_90_n_0 ;
  wire \RefAddress[5][11]_i_91_n_0 ;
  wire \RefAddress[5][11]_i_92_n_0 ;
  wire \RefAddress[5][11]_i_93_n_0 ;
  wire \RefAddress[5][11]_i_95_n_0 ;
  wire \RefAddress[5][11]_i_96_n_0 ;
  wire \RefAddress[5][11]_i_97_n_0 ;
  wire \RefAddress[5][11]_i_98_n_0 ;
  wire \RefAddress[5][1]_i_2_n_0 ;
  wire \RefAddress[5][1]_i_4_n_0 ;
  wire \RefAddress[5][1]_i_5_n_0 ;
  wire \RefAddress[5][1]_i_6_n_0 ;
  wire \RefAddress[5][2]_i_2_n_0 ;
  wire \RefAddress[5][3]_i_2_n_0 ;
  wire \RefAddress[5][4]_i_11_n_0 ;
  wire \RefAddress[5][4]_i_12_n_0 ;
  wire \RefAddress[5][4]_i_13_n_0 ;
  wire \RefAddress[5][4]_i_14_n_0 ;
  wire \RefAddress[5][4]_i_4_n_0 ;
  wire \RefAddress[5][4]_i_5_n_0 ;
  wire \RefAddress[5][4]_i_6_n_0 ;
  wire \RefAddress[5][4]_i_7_n_0 ;
  wire \RefAddress[5][4]_i_8_n_0 ;
  wire \RefAddress[5][5]_i_2_n_0 ;
  wire \RefAddress[5][6]_i_2_n_0 ;
  wire \RefAddress[5][7]_i_2_n_0 ;
  wire \RefAddress[5][8]_i_11_n_0 ;
  wire \RefAddress[5][8]_i_12_n_0 ;
  wire \RefAddress[5][8]_i_13_n_0 ;
  wire \RefAddress[5][8]_i_14_n_0 ;
  wire \RefAddress[5][8]_i_4_n_0 ;
  wire \RefAddress[5][8]_i_5_n_0 ;
  wire \RefAddress[5][8]_i_6_n_0 ;
  wire \RefAddress[5][8]_i_7_n_0 ;
  wire \RefAddress[5][8]_i_8_n_0 ;
  wire \RefAddress[5][9]_i_2_n_0 ;
  wire \RefAddress[6][0]_i_2_n_0 ;
  wire \RefAddress[6][10]_i_2_n_0 ;
  wire \RefAddress[6][11]_i_100_n_0 ;
  wire \RefAddress[6][11]_i_101_n_0 ;
  wire \RefAddress[6][11]_i_102_n_0 ;
  wire \RefAddress[6][11]_i_103_n_0 ;
  wire \RefAddress[6][11]_i_105_n_0 ;
  wire \RefAddress[6][11]_i_106_n_0 ;
  wire \RefAddress[6][11]_i_107_n_0 ;
  wire \RefAddress[6][11]_i_10_n_0 ;
  wire \RefAddress[6][11]_i_110_n_0 ;
  wire \RefAddress[6][11]_i_111_n_0 ;
  wire \RefAddress[6][11]_i_113_n_0 ;
  wire \RefAddress[6][11]_i_114_n_0 ;
  wire \RefAddress[6][11]_i_116_n_0 ;
  wire \RefAddress[6][11]_i_117_n_0 ;
  wire \RefAddress[6][11]_i_119_n_0 ;
  wire \RefAddress[6][11]_i_120_n_0 ;
  wire \RefAddress[6][11]_i_121_n_0 ;
  wire \RefAddress[6][11]_i_122_n_0 ;
  wire \RefAddress[6][11]_i_123_n_0 ;
  wire \RefAddress[6][11]_i_124_n_0 ;
  wire \RefAddress[6][11]_i_125_n_0 ;
  wire \RefAddress[6][11]_i_126_n_0 ;
  wire \RefAddress[6][11]_i_12_n_0 ;
  wire \RefAddress[6][11]_i_14_n_0 ;
  wire \RefAddress[6][11]_i_17_n_0 ;
  wire \RefAddress[6][11]_i_21_n_0 ;
  wire \RefAddress[6][11]_i_24_n_0 ;
  wire \RefAddress[6][11]_i_25_n_0 ;
  wire \RefAddress[6][11]_i_26_n_0 ;
  wire \RefAddress[6][11]_i_27_n_0 ;
  wire \RefAddress[6][11]_i_28_n_0 ;
  wire \RefAddress[6][11]_i_29_n_0 ;
  wire \RefAddress[6][11]_i_30_n_0 ;
  wire \RefAddress[6][11]_i_32_n_0 ;
  wire \RefAddress[6][11]_i_33_n_0 ;
  wire \RefAddress[6][11]_i_34_n_0 ;
  wire \RefAddress[6][11]_i_36_n_0 ;
  wire \RefAddress[6][11]_i_38_n_0 ;
  wire \RefAddress[6][11]_i_3_n_0 ;
  wire \RefAddress[6][11]_i_41_n_0 ;
  wire \RefAddress[6][11]_i_43_n_0 ;
  wire \RefAddress[6][11]_i_45_n_0 ;
  wire \RefAddress[6][11]_i_46_n_0 ;
  wire \RefAddress[6][11]_i_48_n_0 ;
  wire \RefAddress[6][11]_i_49_n_0 ;
  wire \RefAddress[6][11]_i_4_n_0 ;
  wire \RefAddress[6][11]_i_50_n_0 ;
  wire \RefAddress[6][11]_i_54_n_0 ;
  wire \RefAddress[6][11]_i_55_n_0 ;
  wire \RefAddress[6][11]_i_56_n_0 ;
  wire \RefAddress[6][11]_i_57_n_0 ;
  wire \RefAddress[6][11]_i_58_n_0 ;
  wire \RefAddress[6][11]_i_59_n_0 ;
  wire \RefAddress[6][11]_i_5_n_0 ;
  wire \RefAddress[6][11]_i_63_n_0 ;
  wire \RefAddress[6][11]_i_64_n_0 ;
  wire \RefAddress[6][11]_i_65_n_0 ;
  wire \RefAddress[6][11]_i_66_n_0 ;
  wire \RefAddress[6][11]_i_67_n_0 ;
  wire \RefAddress[6][11]_i_6_n_0 ;
  wire \RefAddress[6][11]_i_70_n_0 ;
  wire \RefAddress[6][11]_i_71_n_0 ;
  wire \RefAddress[6][11]_i_73_n_0 ;
  wire \RefAddress[6][11]_i_74_n_0 ;
  wire \RefAddress[6][11]_i_75_n_0 ;
  wire \RefAddress[6][11]_i_77_n_0 ;
  wire \RefAddress[6][11]_i_78_n_0 ;
  wire \RefAddress[6][11]_i_7_n_0 ;
  wire \RefAddress[6][11]_i_80_n_0 ;
  wire \RefAddress[6][11]_i_81_n_0 ;
  wire \RefAddress[6][11]_i_82_n_0 ;
  wire \RefAddress[6][11]_i_83_n_0 ;
  wire \RefAddress[6][11]_i_84_n_0 ;
  wire \RefAddress[6][11]_i_86_n_0 ;
  wire \RefAddress[6][11]_i_87_n_0 ;
  wire \RefAddress[6][11]_i_88_n_0 ;
  wire \RefAddress[6][11]_i_8_n_0 ;
  wire \RefAddress[6][11]_i_90_n_0 ;
  wire \RefAddress[6][11]_i_91_n_0 ;
  wire \RefAddress[6][11]_i_92_n_0 ;
  wire \RefAddress[6][11]_i_93_n_0 ;
  wire \RefAddress[6][11]_i_94_n_0 ;
  wire \RefAddress[6][11]_i_95_n_0 ;
  wire \RefAddress[6][11]_i_96_n_0 ;
  wire \RefAddress[6][11]_i_97_n_0 ;
  wire \RefAddress[6][11]_i_98_n_0 ;
  wire \RefAddress[6][11]_i_99_n_0 ;
  wire \RefAddress[6][11]_i_9_n_0 ;
  wire \RefAddress[6][1]_i_2_n_0 ;
  wire \RefAddress[6][2]_i_2_n_0 ;
  wire \RefAddress[6][3]_i_2_n_0 ;
  wire \RefAddress[6][4]_i_2_n_0 ;
  wire \RefAddress[6][5]_i_10_n_0 ;
  wire \RefAddress[6][5]_i_11_n_0 ;
  wire \RefAddress[6][5]_i_12_n_0 ;
  wire \RefAddress[6][5]_i_13_n_0 ;
  wire \RefAddress[6][5]_i_14_n_0 ;
  wire \RefAddress[6][5]_i_2_n_0 ;
  wire \RefAddress[6][5]_i_7_n_0 ;
  wire \RefAddress[6][5]_i_8_n_0 ;
  wire \RefAddress[6][5]_i_9_n_0 ;
  wire \RefAddress[6][6]_i_2_n_0 ;
  wire \RefAddress[6][7]_i_2_n_0 ;
  wire \RefAddress[6][8]_i_2_n_0 ;
  wire \RefAddress[6][9]_i_10_n_0 ;
  wire \RefAddress[6][9]_i_11_n_0 ;
  wire \RefAddress[6][9]_i_12_n_0 ;
  wire \RefAddress[6][9]_i_13_n_0 ;
  wire \RefAddress[6][9]_i_14_n_0 ;
  wire \RefAddress[6][9]_i_2_n_0 ;
  wire \RefAddress[6][9]_i_7_n_0 ;
  wire \RefAddress[6][9]_i_8_n_0 ;
  wire \RefAddress[6][9]_i_9_n_0 ;
  wire \RefAddress_reg[1][0]_i_10_n_0 ;
  wire \RefAddress_reg[1][0]_i_10_n_1 ;
  wire \RefAddress_reg[1][0]_i_10_n_2 ;
  wire \RefAddress_reg[1][0]_i_10_n_3 ;
  wire \RefAddress_reg[1][0]_i_10_n_4 ;
  wire \RefAddress_reg[1][0]_i_10_n_5 ;
  wire \RefAddress_reg[1][0]_i_10_n_6 ;
  wire \RefAddress_reg[1][0]_i_10_n_7 ;
  wire \RefAddress_reg[1][0]_i_6_n_2 ;
  wire \RefAddress_reg[1][0]_i_6_n_7 ;
  wire \RefAddress_reg[1][0]_i_8_n_2 ;
  wire \RefAddress_reg[1][0]_i_8_n_7 ;
  wire \RefAddress_reg[1][11]_i_10_n_2 ;
  wire \RefAddress_reg[1][11]_i_10_n_3 ;
  wire \RefAddress_reg[1][11]_i_10_n_5 ;
  wire \RefAddress_reg[1][11]_i_10_n_6 ;
  wire \RefAddress_reg[1][11]_i_10_n_7 ;
  wire \RefAddress_reg[1][11]_i_12_n_0 ;
  wire \RefAddress_reg[1][11]_i_12_n_1 ;
  wire \RefAddress_reg[1][11]_i_12_n_2 ;
  wire \RefAddress_reg[1][11]_i_12_n_3 ;
  wire \RefAddress_reg[1][11]_i_12_n_4 ;
  wire \RefAddress_reg[1][11]_i_12_n_5 ;
  wire \RefAddress_reg[1][11]_i_12_n_6 ;
  wire \RefAddress_reg[1][11]_i_12_n_7 ;
  wire \RefAddress_reg[1][11]_i_13_n_2 ;
  wire \RefAddress_reg[1][11]_i_13_n_7 ;
  wire \RefAddress_reg[1][11]_i_26_n_0 ;
  wire \RefAddress_reg[1][11]_i_26_n_1 ;
  wire \RefAddress_reg[1][11]_i_26_n_2 ;
  wire \RefAddress_reg[1][11]_i_26_n_3 ;
  wire \RefAddress_reg[1][11]_i_27_n_2 ;
  wire \RefAddress_reg[1][11]_i_31_n_0 ;
  wire \RefAddress_reg[1][11]_i_31_n_1 ;
  wire \RefAddress_reg[1][11]_i_31_n_2 ;
  wire \RefAddress_reg[1][11]_i_31_n_3 ;
  wire \RefAddress_reg[1][11]_i_31_n_4 ;
  wire \RefAddress_reg[1][11]_i_31_n_5 ;
  wire \RefAddress_reg[1][11]_i_31_n_6 ;
  wire \RefAddress_reg[1][11]_i_31_n_7 ;
  wire \RefAddress_reg[1][11]_i_33_n_0 ;
  wire \RefAddress_reg[1][11]_i_33_n_1 ;
  wire \RefAddress_reg[1][11]_i_33_n_2 ;
  wire \RefAddress_reg[1][11]_i_33_n_3 ;
  wire \RefAddress_reg[1][11]_i_33_n_4 ;
  wire \RefAddress_reg[1][11]_i_33_n_5 ;
  wire \RefAddress_reg[1][11]_i_33_n_6 ;
  wire \RefAddress_reg[1][11]_i_33_n_7 ;
  wire \RefAddress_reg[1][11]_i_35_n_2 ;
  wire \RefAddress_reg[1][11]_i_35_n_3 ;
  wire \RefAddress_reg[1][11]_i_36_n_2 ;
  wire \RefAddress_reg[1][11]_i_36_n_3 ;
  wire \RefAddress_reg[1][11]_i_41_n_0 ;
  wire \RefAddress_reg[1][11]_i_41_n_1 ;
  wire \RefAddress_reg[1][11]_i_41_n_2 ;
  wire \RefAddress_reg[1][11]_i_41_n_3 ;
  wire \RefAddress_reg[1][11]_i_41_n_4 ;
  wire \RefAddress_reg[1][11]_i_41_n_5 ;
  wire \RefAddress_reg[1][11]_i_41_n_6 ;
  wire \RefAddress_reg[1][11]_i_41_n_7 ;
  wire \RefAddress_reg[1][11]_i_49_n_2 ;
  wire \RefAddress_reg[1][11]_i_49_n_7 ;
  wire \RefAddress_reg[1][11]_i_50_n_0 ;
  wire \RefAddress_reg[1][11]_i_50_n_1 ;
  wire \RefAddress_reg[1][11]_i_50_n_2 ;
  wire \RefAddress_reg[1][11]_i_50_n_3 ;
  wire \RefAddress_reg[1][11]_i_50_n_4 ;
  wire \RefAddress_reg[1][11]_i_50_n_5 ;
  wire \RefAddress_reg[1][11]_i_50_n_6 ;
  wire \RefAddress_reg[1][11]_i_50_n_7 ;
  wire \RefAddress_reg[1][11]_i_51_n_0 ;
  wire \RefAddress_reg[1][11]_i_51_n_1 ;
  wire \RefAddress_reg[1][11]_i_51_n_2 ;
  wire \RefAddress_reg[1][11]_i_51_n_3 ;
  wire \RefAddress_reg[1][11]_i_51_n_4 ;
  wire \RefAddress_reg[1][11]_i_51_n_5 ;
  wire \RefAddress_reg[1][11]_i_51_n_6 ;
  wire \RefAddress_reg[1][11]_i_51_n_7 ;
  wire \RefAddress_reg[1][11]_i_52_n_0 ;
  wire \RefAddress_reg[1][11]_i_52_n_1 ;
  wire \RefAddress_reg[1][11]_i_52_n_2 ;
  wire \RefAddress_reg[1][11]_i_52_n_3 ;
  wire \RefAddress_reg[1][11]_i_52_n_4 ;
  wire \RefAddress_reg[1][11]_i_52_n_5 ;
  wire \RefAddress_reg[1][11]_i_52_n_6 ;
  wire \RefAddress_reg[1][11]_i_52_n_7 ;
  wire \RefAddress_reg[1][11]_i_53_n_0 ;
  wire \RefAddress_reg[1][11]_i_53_n_1 ;
  wire \RefAddress_reg[1][11]_i_53_n_2 ;
  wire \RefAddress_reg[1][11]_i_53_n_3 ;
  wire \RefAddress_reg[1][11]_i_53_n_4 ;
  wire \RefAddress_reg[1][11]_i_53_n_5 ;
  wire \RefAddress_reg[1][11]_i_53_n_6 ;
  wire \RefAddress_reg[1][11]_i_53_n_7 ;
  wire \RefAddress_reg[1][11]_i_54_n_0 ;
  wire \RefAddress_reg[1][11]_i_54_n_1 ;
  wire \RefAddress_reg[1][11]_i_54_n_2 ;
  wire \RefAddress_reg[1][11]_i_54_n_3 ;
  wire \RefAddress_reg[1][11]_i_54_n_4 ;
  wire \RefAddress_reg[1][11]_i_54_n_5 ;
  wire \RefAddress_reg[1][11]_i_54_n_6 ;
  wire \RefAddress_reg[1][11]_i_54_n_7 ;
  wire \RefAddress_reg[1][11]_i_55_n_0 ;
  wire \RefAddress_reg[1][11]_i_55_n_1 ;
  wire \RefAddress_reg[1][11]_i_55_n_2 ;
  wire \RefAddress_reg[1][11]_i_55_n_3 ;
  wire \RefAddress_reg[1][11]_i_55_n_4 ;
  wire \RefAddress_reg[1][11]_i_55_n_5 ;
  wire \RefAddress_reg[1][11]_i_55_n_6 ;
  wire \RefAddress_reg[1][11]_i_55_n_7 ;
  wire \RefAddress_reg[1][11]_i_56_n_2 ;
  wire \RefAddress_reg[1][11]_i_56_n_7 ;
  wire \RefAddress_reg[1][11]_i_57_n_0 ;
  wire \RefAddress_reg[1][11]_i_57_n_1 ;
  wire \RefAddress_reg[1][11]_i_57_n_2 ;
  wire \RefAddress_reg[1][11]_i_57_n_3 ;
  wire \RefAddress_reg[1][11]_i_57_n_4 ;
  wire \RefAddress_reg[1][11]_i_57_n_5 ;
  wire \RefAddress_reg[1][11]_i_57_n_6 ;
  wire \RefAddress_reg[1][11]_i_57_n_7 ;
  wire \RefAddress_reg[1][11]_i_58_n_0 ;
  wire \RefAddress_reg[1][11]_i_58_n_1 ;
  wire \RefAddress_reg[1][11]_i_58_n_2 ;
  wire \RefAddress_reg[1][11]_i_58_n_3 ;
  wire \RefAddress_reg[1][11]_i_58_n_4 ;
  wire \RefAddress_reg[1][11]_i_58_n_5 ;
  wire \RefAddress_reg[1][11]_i_58_n_6 ;
  wire \RefAddress_reg[1][11]_i_58_n_7 ;
  wire \RefAddress_reg[1][11]_i_59_n_0 ;
  wire \RefAddress_reg[1][11]_i_59_n_1 ;
  wire \RefAddress_reg[1][11]_i_59_n_2 ;
  wire \RefAddress_reg[1][11]_i_59_n_3 ;
  wire \RefAddress_reg[1][11]_i_59_n_4 ;
  wire \RefAddress_reg[1][11]_i_59_n_5 ;
  wire \RefAddress_reg[1][11]_i_59_n_6 ;
  wire \RefAddress_reg[1][11]_i_59_n_7 ;
  wire \RefAddress_reg[1][11]_i_60_n_0 ;
  wire \RefAddress_reg[1][11]_i_60_n_1 ;
  wire \RefAddress_reg[1][11]_i_60_n_2 ;
  wire \RefAddress_reg[1][11]_i_60_n_3 ;
  wire \RefAddress_reg[1][11]_i_60_n_4 ;
  wire \RefAddress_reg[1][11]_i_60_n_5 ;
  wire \RefAddress_reg[1][11]_i_60_n_6 ;
  wire \RefAddress_reg[1][11]_i_60_n_7 ;
  wire \RefAddress_reg[1][11]_i_62_n_0 ;
  wire \RefAddress_reg[1][11]_i_62_n_1 ;
  wire \RefAddress_reg[1][11]_i_62_n_2 ;
  wire \RefAddress_reg[1][11]_i_62_n_3 ;
  wire \RefAddress_reg[1][11]_i_62_n_4 ;
  wire \RefAddress_reg[1][11]_i_62_n_5 ;
  wire \RefAddress_reg[1][11]_i_62_n_6 ;
  wire \RefAddress_reg[1][11]_i_62_n_7 ;
  wire \RefAddress_reg[1][11]_i_65_n_0 ;
  wire \RefAddress_reg[1][11]_i_65_n_1 ;
  wire \RefAddress_reg[1][11]_i_65_n_2 ;
  wire \RefAddress_reg[1][11]_i_65_n_3 ;
  wire \RefAddress_reg[1][11]_i_65_n_4 ;
  wire \RefAddress_reg[1][11]_i_65_n_5 ;
  wire \RefAddress_reg[1][11]_i_65_n_6 ;
  wire \RefAddress_reg[1][11]_i_65_n_7 ;
  wire \RefAddress_reg[1][11]_i_67_n_2 ;
  wire \RefAddress_reg[1][11]_i_67_n_7 ;
  wire \RefAddress_reg[1][11]_i_69_n_2 ;
  wire \RefAddress_reg[1][11]_i_69_n_7 ;
  wire \RefAddress_reg[1][11]_i_71_n_0 ;
  wire \RefAddress_reg[1][11]_i_71_n_1 ;
  wire \RefAddress_reg[1][11]_i_71_n_2 ;
  wire \RefAddress_reg[1][11]_i_71_n_3 ;
  wire \RefAddress_reg[1][11]_i_77_n_0 ;
  wire \RefAddress_reg[1][11]_i_77_n_1 ;
  wire \RefAddress_reg[1][11]_i_77_n_2 ;
  wire \RefAddress_reg[1][11]_i_77_n_3 ;
  wire \RefAddress_reg[1][11]_i_77_n_7 ;
  wire \RefAddress_reg[1][11]_i_81_n_0 ;
  wire \RefAddress_reg[1][11]_i_81_n_1 ;
  wire \RefAddress_reg[1][11]_i_81_n_2 ;
  wire \RefAddress_reg[1][11]_i_81_n_3 ;
  wire \RefAddress_reg[1][11]_i_81_n_4 ;
  wire \RefAddress_reg[1][11]_i_81_n_5 ;
  wire \RefAddress_reg[1][11]_i_81_n_6 ;
  wire \RefAddress_reg[1][11]_i_81_n_7 ;
  wire \RefAddress_reg[1][11]_i_88_n_0 ;
  wire \RefAddress_reg[1][11]_i_88_n_1 ;
  wire \RefAddress_reg[1][11]_i_88_n_2 ;
  wire \RefAddress_reg[1][11]_i_88_n_3 ;
  wire \RefAddress_reg[1][11]_i_88_n_4 ;
  wire \RefAddress_reg[1][11]_i_88_n_5 ;
  wire \RefAddress_reg[1][11]_i_88_n_6 ;
  wire \RefAddress_reg[1][11]_i_88_n_7 ;
  wire \RefAddress_reg[1][11]_i_9_n_2 ;
  wire \RefAddress_reg[1][11]_i_9_n_3 ;
  wire \RefAddress_reg[1][11]_i_9_n_5 ;
  wire \RefAddress_reg[1][11]_i_9_n_6 ;
  wire \RefAddress_reg[1][11]_i_9_n_7 ;
  wire \RefAddress_reg[1][4]_i_3_n_0 ;
  wire \RefAddress_reg[1][4]_i_3_n_1 ;
  wire \RefAddress_reg[1][4]_i_3_n_2 ;
  wire \RefAddress_reg[1][4]_i_3_n_3 ;
  wire \RefAddress_reg[1][4]_i_3_n_4 ;
  wire \RefAddress_reg[1][4]_i_3_n_5 ;
  wire \RefAddress_reg[1][4]_i_3_n_6 ;
  wire \RefAddress_reg[1][4]_i_4_n_0 ;
  wire \RefAddress_reg[1][4]_i_4_n_1 ;
  wire \RefAddress_reg[1][4]_i_4_n_2 ;
  wire \RefAddress_reg[1][4]_i_4_n_3 ;
  wire \RefAddress_reg[1][4]_i_4_n_4 ;
  wire \RefAddress_reg[1][4]_i_4_n_5 ;
  wire \RefAddress_reg[1][4]_i_4_n_6 ;
  wire \RefAddress_reg[1][4]_i_5_n_0 ;
  wire \RefAddress_reg[1][4]_i_5_n_1 ;
  wire \RefAddress_reg[1][4]_i_5_n_2 ;
  wire \RefAddress_reg[1][4]_i_5_n_3 ;
  wire \RefAddress_reg[1][4]_i_6_n_0 ;
  wire \RefAddress_reg[1][4]_i_6_n_1 ;
  wire \RefAddress_reg[1][4]_i_6_n_2 ;
  wire \RefAddress_reg[1][4]_i_6_n_3 ;
  wire \RefAddress_reg[1][8]_i_3_n_0 ;
  wire \RefAddress_reg[1][8]_i_3_n_1 ;
  wire \RefAddress_reg[1][8]_i_3_n_2 ;
  wire \RefAddress_reg[1][8]_i_3_n_3 ;
  wire \RefAddress_reg[1][8]_i_3_n_4 ;
  wire \RefAddress_reg[1][8]_i_3_n_5 ;
  wire \RefAddress_reg[1][8]_i_3_n_6 ;
  wire \RefAddress_reg[1][8]_i_3_n_7 ;
  wire \RefAddress_reg[1][8]_i_4_n_0 ;
  wire \RefAddress_reg[1][8]_i_4_n_1 ;
  wire \RefAddress_reg[1][8]_i_4_n_2 ;
  wire \RefAddress_reg[1][8]_i_4_n_3 ;
  wire \RefAddress_reg[1][8]_i_4_n_4 ;
  wire \RefAddress_reg[1][8]_i_4_n_5 ;
  wire \RefAddress_reg[1][8]_i_4_n_6 ;
  wire \RefAddress_reg[1][8]_i_4_n_7 ;
  wire \RefAddress_reg[1][8]_i_5_n_0 ;
  wire \RefAddress_reg[1][8]_i_5_n_1 ;
  wire \RefAddress_reg[1][8]_i_5_n_2 ;
  wire \RefAddress_reg[1][8]_i_5_n_3 ;
  wire \RefAddress_reg[1][8]_i_6_n_0 ;
  wire \RefAddress_reg[1][8]_i_6_n_1 ;
  wire \RefAddress_reg[1][8]_i_6_n_2 ;
  wire \RefAddress_reg[1][8]_i_6_n_3 ;
  wire \RefAddress_reg[2][0]_i_5_n_3 ;
  wire \RefAddress_reg[2][0]_i_6_n_0 ;
  wire \RefAddress_reg[2][0]_i_6_n_1 ;
  wire \RefAddress_reg[2][0]_i_6_n_2 ;
  wire \RefAddress_reg[2][0]_i_6_n_3 ;
  wire \RefAddress_reg[2][0]_i_6_n_4 ;
  wire \RefAddress_reg[2][0]_i_6_n_5 ;
  wire \RefAddress_reg[2][0]_i_6_n_6 ;
  wire \RefAddress_reg[2][0]_i_6_n_7 ;
  wire \RefAddress_reg[2][11]_i_102_n_0 ;
  wire \RefAddress_reg[2][11]_i_102_n_1 ;
  wire \RefAddress_reg[2][11]_i_102_n_2 ;
  wire \RefAddress_reg[2][11]_i_102_n_3 ;
  wire \RefAddress_reg[2][11]_i_102_n_4 ;
  wire \RefAddress_reg[2][11]_i_102_n_5 ;
  wire \RefAddress_reg[2][11]_i_102_n_6 ;
  wire \RefAddress_reg[2][11]_i_102_n_7 ;
  wire \RefAddress_reg[2][11]_i_118_n_3 ;
  wire \RefAddress_reg[2][11]_i_11_n_3 ;
  wire \RefAddress_reg[2][11]_i_11_n_6 ;
  wire \RefAddress_reg[2][11]_i_11_n_7 ;
  wire \RefAddress_reg[2][11]_i_122_n_3 ;
  wire \RefAddress_reg[2][11]_i_131_n_3 ;
  wire \RefAddress_reg[2][11]_i_14_n_0 ;
  wire \RefAddress_reg[2][11]_i_14_n_1 ;
  wire \RefAddress_reg[2][11]_i_14_n_2 ;
  wire \RefAddress_reg[2][11]_i_14_n_3 ;
  wire \RefAddress_reg[2][11]_i_14_n_4 ;
  wire \RefAddress_reg[2][11]_i_14_n_5 ;
  wire \RefAddress_reg[2][11]_i_14_n_6 ;
  wire \RefAddress_reg[2][11]_i_14_n_7 ;
  wire \RefAddress_reg[2][11]_i_15_n_3 ;
  wire \RefAddress_reg[2][11]_i_23_n_0 ;
  wire \RefAddress_reg[2][11]_i_23_n_1 ;
  wire \RefAddress_reg[2][11]_i_23_n_2 ;
  wire \RefAddress_reg[2][11]_i_23_n_3 ;
  wire \RefAddress_reg[2][11]_i_23_n_4 ;
  wire \RefAddress_reg[2][11]_i_23_n_5 ;
  wire \RefAddress_reg[2][11]_i_23_n_6 ;
  wire \RefAddress_reg[2][11]_i_23_n_7 ;
  wire \RefAddress_reg[2][11]_i_24_n_0 ;
  wire \RefAddress_reg[2][11]_i_24_n_1 ;
  wire \RefAddress_reg[2][11]_i_24_n_2 ;
  wire \RefAddress_reg[2][11]_i_24_n_3 ;
  wire \RefAddress_reg[2][11]_i_24_n_4 ;
  wire \RefAddress_reg[2][11]_i_24_n_5 ;
  wire \RefAddress_reg[2][11]_i_24_n_6 ;
  wire \RefAddress_reg[2][11]_i_24_n_7 ;
  wire \RefAddress_reg[2][11]_i_26_n_0 ;
  wire \RefAddress_reg[2][11]_i_26_n_1 ;
  wire \RefAddress_reg[2][11]_i_26_n_2 ;
  wire \RefAddress_reg[2][11]_i_26_n_3 ;
  wire \RefAddress_reg[2][11]_i_26_n_4 ;
  wire \RefAddress_reg[2][11]_i_26_n_5 ;
  wire \RefAddress_reg[2][11]_i_26_n_6 ;
  wire \RefAddress_reg[2][11]_i_26_n_7 ;
  wire \RefAddress_reg[2][11]_i_27_n_0 ;
  wire \RefAddress_reg[2][11]_i_27_n_1 ;
  wire \RefAddress_reg[2][11]_i_27_n_2 ;
  wire \RefAddress_reg[2][11]_i_27_n_3 ;
  wire \RefAddress_reg[2][11]_i_27_n_4 ;
  wire \RefAddress_reg[2][11]_i_27_n_5 ;
  wire \RefAddress_reg[2][11]_i_27_n_6 ;
  wire \RefAddress_reg[2][11]_i_27_n_7 ;
  wire \RefAddress_reg[2][11]_i_28_n_0 ;
  wire \RefAddress_reg[2][11]_i_28_n_1 ;
  wire \RefAddress_reg[2][11]_i_28_n_2 ;
  wire \RefAddress_reg[2][11]_i_28_n_3 ;
  wire \RefAddress_reg[2][11]_i_28_n_4 ;
  wire \RefAddress_reg[2][11]_i_28_n_5 ;
  wire \RefAddress_reg[2][11]_i_28_n_6 ;
  wire \RefAddress_reg[2][11]_i_28_n_7 ;
  wire \RefAddress_reg[2][11]_i_31_n_0 ;
  wire \RefAddress_reg[2][11]_i_31_n_1 ;
  wire \RefAddress_reg[2][11]_i_31_n_2 ;
  wire \RefAddress_reg[2][11]_i_31_n_3 ;
  wire \RefAddress_reg[2][11]_i_31_n_4 ;
  wire \RefAddress_reg[2][11]_i_31_n_5 ;
  wire \RefAddress_reg[2][11]_i_31_n_6 ;
  wire \RefAddress_reg[2][11]_i_31_n_7 ;
  wire \RefAddress_reg[2][11]_i_32_n_3 ;
  wire \RefAddress_reg[2][11]_i_36_n_0 ;
  wire \RefAddress_reg[2][11]_i_36_n_1 ;
  wire \RefAddress_reg[2][11]_i_36_n_2 ;
  wire \RefAddress_reg[2][11]_i_36_n_3 ;
  wire \RefAddress_reg[2][11]_i_36_n_4 ;
  wire \RefAddress_reg[2][11]_i_36_n_5 ;
  wire \RefAddress_reg[2][11]_i_36_n_6 ;
  wire \RefAddress_reg[2][11]_i_36_n_7 ;
  wire \RefAddress_reg[2][11]_i_38_n_0 ;
  wire \RefAddress_reg[2][11]_i_38_n_1 ;
  wire \RefAddress_reg[2][11]_i_38_n_2 ;
  wire \RefAddress_reg[2][11]_i_38_n_3 ;
  wire \RefAddress_reg[2][11]_i_38_n_4 ;
  wire \RefAddress_reg[2][11]_i_38_n_5 ;
  wire \RefAddress_reg[2][11]_i_38_n_6 ;
  wire \RefAddress_reg[2][11]_i_38_n_7 ;
  wire \RefAddress_reg[2][11]_i_43_n_3 ;
  wire \RefAddress_reg[2][11]_i_46_n_3 ;
  wire \RefAddress_reg[2][11]_i_46_n_6 ;
  wire \RefAddress_reg[2][11]_i_46_n_7 ;
  wire \RefAddress_reg[2][11]_i_48_n_3 ;
  wire \RefAddress_reg[2][11]_i_48_n_6 ;
  wire \RefAddress_reg[2][11]_i_48_n_7 ;
  wire \RefAddress_reg[2][11]_i_53_n_0 ;
  wire \RefAddress_reg[2][11]_i_53_n_1 ;
  wire \RefAddress_reg[2][11]_i_53_n_2 ;
  wire \RefAddress_reg[2][11]_i_53_n_3 ;
  wire \RefAddress_reg[2][11]_i_53_n_4 ;
  wire \RefAddress_reg[2][11]_i_53_n_5 ;
  wire \RefAddress_reg[2][11]_i_53_n_6 ;
  wire \RefAddress_reg[2][11]_i_53_n_7 ;
  wire \RefAddress_reg[2][11]_i_54_n_0 ;
  wire \RefAddress_reg[2][11]_i_54_n_1 ;
  wire \RefAddress_reg[2][11]_i_54_n_2 ;
  wire \RefAddress_reg[2][11]_i_54_n_3 ;
  wire \RefAddress_reg[2][11]_i_54_n_4 ;
  wire \RefAddress_reg[2][11]_i_54_n_5 ;
  wire \RefAddress_reg[2][11]_i_54_n_6 ;
  wire \RefAddress_reg[2][11]_i_54_n_7 ;
  wire \RefAddress_reg[2][11]_i_55_n_0 ;
  wire \RefAddress_reg[2][11]_i_55_n_1 ;
  wire \RefAddress_reg[2][11]_i_55_n_2 ;
  wire \RefAddress_reg[2][11]_i_55_n_3 ;
  wire \RefAddress_reg[2][11]_i_55_n_4 ;
  wire \RefAddress_reg[2][11]_i_55_n_5 ;
  wire \RefAddress_reg[2][11]_i_55_n_6 ;
  wire \RefAddress_reg[2][11]_i_55_n_7 ;
  wire \RefAddress_reg[2][11]_i_56_n_0 ;
  wire \RefAddress_reg[2][11]_i_56_n_1 ;
  wire \RefAddress_reg[2][11]_i_56_n_2 ;
  wire \RefAddress_reg[2][11]_i_56_n_3 ;
  wire \RefAddress_reg[2][11]_i_56_n_4 ;
  wire \RefAddress_reg[2][11]_i_56_n_5 ;
  wire \RefAddress_reg[2][11]_i_56_n_6 ;
  wire \RefAddress_reg[2][11]_i_56_n_7 ;
  wire \RefAddress_reg[2][11]_i_58_n_0 ;
  wire \RefAddress_reg[2][11]_i_58_n_1 ;
  wire \RefAddress_reg[2][11]_i_58_n_2 ;
  wire \RefAddress_reg[2][11]_i_58_n_3 ;
  wire \RefAddress_reg[2][11]_i_58_n_4 ;
  wire \RefAddress_reg[2][11]_i_58_n_5 ;
  wire \RefAddress_reg[2][11]_i_58_n_6 ;
  wire \RefAddress_reg[2][11]_i_58_n_7 ;
  wire \RefAddress_reg[2][11]_i_60_n_3 ;
  wire \RefAddress_reg[2][11]_i_62_n_0 ;
  wire \RefAddress_reg[2][11]_i_62_n_1 ;
  wire \RefAddress_reg[2][11]_i_62_n_2 ;
  wire \RefAddress_reg[2][11]_i_62_n_3 ;
  wire \RefAddress_reg[2][11]_i_62_n_4 ;
  wire \RefAddress_reg[2][11]_i_62_n_5 ;
  wire \RefAddress_reg[2][11]_i_62_n_6 ;
  wire \RefAddress_reg[2][11]_i_62_n_7 ;
  wire \RefAddress_reg[2][11]_i_63_n_0 ;
  wire \RefAddress_reg[2][11]_i_63_n_1 ;
  wire \RefAddress_reg[2][11]_i_63_n_2 ;
  wire \RefAddress_reg[2][11]_i_63_n_3 ;
  wire \RefAddress_reg[2][11]_i_63_n_4 ;
  wire \RefAddress_reg[2][11]_i_63_n_5 ;
  wire \RefAddress_reg[2][11]_i_63_n_6 ;
  wire \RefAddress_reg[2][11]_i_63_n_7 ;
  wire \RefAddress_reg[2][11]_i_65_n_0 ;
  wire \RefAddress_reg[2][11]_i_65_n_1 ;
  wire \RefAddress_reg[2][11]_i_65_n_2 ;
  wire \RefAddress_reg[2][11]_i_65_n_3 ;
  wire \RefAddress_reg[2][11]_i_65_n_4 ;
  wire \RefAddress_reg[2][11]_i_65_n_5 ;
  wire \RefAddress_reg[2][11]_i_65_n_6 ;
  wire \RefAddress_reg[2][11]_i_65_n_7 ;
  wire \RefAddress_reg[2][11]_i_67_n_0 ;
  wire \RefAddress_reg[2][11]_i_67_n_1 ;
  wire \RefAddress_reg[2][11]_i_67_n_2 ;
  wire \RefAddress_reg[2][11]_i_67_n_3 ;
  wire \RefAddress_reg[2][11]_i_67_n_4 ;
  wire \RefAddress_reg[2][11]_i_67_n_5 ;
  wire \RefAddress_reg[2][11]_i_67_n_6 ;
  wire \RefAddress_reg[2][11]_i_67_n_7 ;
  wire \RefAddress_reg[2][11]_i_81_n_0 ;
  wire \RefAddress_reg[2][11]_i_81_n_1 ;
  wire \RefAddress_reg[2][11]_i_81_n_2 ;
  wire \RefAddress_reg[2][11]_i_81_n_3 ;
  wire \RefAddress_reg[2][11]_i_81_n_4 ;
  wire \RefAddress_reg[2][11]_i_81_n_5 ;
  wire \RefAddress_reg[2][11]_i_81_n_6 ;
  wire \RefAddress_reg[2][11]_i_81_n_7 ;
  wire \RefAddress_reg[2][11]_i_86_n_0 ;
  wire \RefAddress_reg[2][11]_i_86_n_1 ;
  wire \RefAddress_reg[2][11]_i_86_n_2 ;
  wire \RefAddress_reg[2][11]_i_86_n_3 ;
  wire \RefAddress_reg[2][11]_i_86_n_4 ;
  wire \RefAddress_reg[2][11]_i_86_n_5 ;
  wire \RefAddress_reg[2][11]_i_86_n_6 ;
  wire \RefAddress_reg[2][11]_i_86_n_7 ;
  wire \RefAddress_reg[2][11]_i_90_n_0 ;
  wire \RefAddress_reg[2][11]_i_90_n_1 ;
  wire \RefAddress_reg[2][11]_i_90_n_2 ;
  wire \RefAddress_reg[2][11]_i_90_n_3 ;
  wire \RefAddress_reg[2][11]_i_90_n_4 ;
  wire \RefAddress_reg[2][11]_i_90_n_5 ;
  wire \RefAddress_reg[2][11]_i_90_n_6 ;
  wire \RefAddress_reg[2][11]_i_90_n_7 ;
  wire \RefAddress_reg[2][11]_i_97_n_0 ;
  wire \RefAddress_reg[2][11]_i_97_n_1 ;
  wire \RefAddress_reg[2][11]_i_97_n_2 ;
  wire \RefAddress_reg[2][11]_i_97_n_3 ;
  wire \RefAddress_reg[2][11]_i_97_n_4 ;
  wire \RefAddress_reg[2][11]_i_97_n_5 ;
  wire \RefAddress_reg[2][11]_i_97_n_6 ;
  wire \RefAddress_reg[2][11]_i_97_n_7 ;
  wire \RefAddress_reg[2][11]_i_9_n_3 ;
  wire \RefAddress_reg[2][11]_i_9_n_6 ;
  wire \RefAddress_reg[2][11]_i_9_n_7 ;
  wire \RefAddress_reg[2][5]_i_11_n_0 ;
  wire \RefAddress_reg[2][5]_i_11_n_1 ;
  wire \RefAddress_reg[2][5]_i_11_n_2 ;
  wire \RefAddress_reg[2][5]_i_11_n_3 ;
  wire \RefAddress_reg[2][5]_i_11_n_4 ;
  wire \RefAddress_reg[2][5]_i_11_n_5 ;
  wire \RefAddress_reg[2][5]_i_11_n_6 ;
  wire \RefAddress_reg[2][5]_i_12_n_0 ;
  wire \RefAddress_reg[2][5]_i_12_n_1 ;
  wire \RefAddress_reg[2][5]_i_12_n_2 ;
  wire \RefAddress_reg[2][5]_i_12_n_3 ;
  wire \RefAddress_reg[2][5]_i_12_n_4 ;
  wire \RefAddress_reg[2][5]_i_12_n_5 ;
  wire \RefAddress_reg[2][5]_i_12_n_6 ;
  wire \RefAddress_reg[2][5]_i_2_n_0 ;
  wire \RefAddress_reg[2][5]_i_2_n_1 ;
  wire \RefAddress_reg[2][5]_i_2_n_2 ;
  wire \RefAddress_reg[2][5]_i_2_n_3 ;
  wire \RefAddress_reg[2][5]_i_2_n_4 ;
  wire \RefAddress_reg[2][5]_i_2_n_5 ;
  wire \RefAddress_reg[2][5]_i_2_n_6 ;
  wire \RefAddress_reg[2][5]_i_3_n_0 ;
  wire \RefAddress_reg[2][5]_i_3_n_1 ;
  wire \RefAddress_reg[2][5]_i_3_n_2 ;
  wire \RefAddress_reg[2][5]_i_3_n_3 ;
  wire \RefAddress_reg[2][5]_i_3_n_4 ;
  wire \RefAddress_reg[2][5]_i_3_n_5 ;
  wire \RefAddress_reg[2][5]_i_3_n_6 ;
  wire \RefAddress_reg[2][9]_i_2_n_0 ;
  wire \RefAddress_reg[2][9]_i_2_n_1 ;
  wire \RefAddress_reg[2][9]_i_2_n_2 ;
  wire \RefAddress_reg[2][9]_i_2_n_3 ;
  wire \RefAddress_reg[2][9]_i_2_n_4 ;
  wire \RefAddress_reg[2][9]_i_2_n_5 ;
  wire \RefAddress_reg[2][9]_i_2_n_6 ;
  wire \RefAddress_reg[2][9]_i_2_n_7 ;
  wire \RefAddress_reg[2][9]_i_3_n_0 ;
  wire \RefAddress_reg[2][9]_i_3_n_1 ;
  wire \RefAddress_reg[2][9]_i_3_n_2 ;
  wire \RefAddress_reg[2][9]_i_3_n_3 ;
  wire \RefAddress_reg[2][9]_i_3_n_4 ;
  wire \RefAddress_reg[2][9]_i_3_n_5 ;
  wire \RefAddress_reg[2][9]_i_3_n_6 ;
  wire \RefAddress_reg[2][9]_i_3_n_7 ;
  wire \RefAddress_reg[2][9]_i_7_n_0 ;
  wire \RefAddress_reg[2][9]_i_7_n_1 ;
  wire \RefAddress_reg[2][9]_i_7_n_2 ;
  wire \RefAddress_reg[2][9]_i_7_n_3 ;
  wire \RefAddress_reg[2][9]_i_7_n_4 ;
  wire \RefAddress_reg[2][9]_i_7_n_5 ;
  wire \RefAddress_reg[2][9]_i_7_n_6 ;
  wire \RefAddress_reg[2][9]_i_7_n_7 ;
  wire \RefAddress_reg[2][9]_i_8_n_0 ;
  wire \RefAddress_reg[2][9]_i_8_n_1 ;
  wire \RefAddress_reg[2][9]_i_8_n_2 ;
  wire \RefAddress_reg[2][9]_i_8_n_3 ;
  wire \RefAddress_reg[2][9]_i_8_n_4 ;
  wire \RefAddress_reg[2][9]_i_8_n_5 ;
  wire \RefAddress_reg[2][9]_i_8_n_6 ;
  wire \RefAddress_reg[2][9]_i_8_n_7 ;
  wire \RefAddress_reg[3][11]_i_10_n_2 ;
  wire \RefAddress_reg[3][11]_i_10_n_3 ;
  wire \RefAddress_reg[3][11]_i_10_n_5 ;
  wire \RefAddress_reg[3][11]_i_10_n_6 ;
  wire \RefAddress_reg[3][11]_i_10_n_7 ;
  wire \RefAddress_reg[3][11]_i_11_n_2 ;
  wire \RefAddress_reg[3][11]_i_11_n_3 ;
  wire \RefAddress_reg[3][11]_i_11_n_5 ;
  wire \RefAddress_reg[3][11]_i_11_n_6 ;
  wire \RefAddress_reg[3][11]_i_11_n_7 ;
  wire \RefAddress_reg[3][11]_i_12_n_0 ;
  wire \RefAddress_reg[3][11]_i_12_n_1 ;
  wire \RefAddress_reg[3][11]_i_12_n_2 ;
  wire \RefAddress_reg[3][11]_i_12_n_3 ;
  wire \RefAddress_reg[3][11]_i_12_n_4 ;
  wire \RefAddress_reg[3][11]_i_12_n_5 ;
  wire \RefAddress_reg[3][11]_i_12_n_6 ;
  wire \RefAddress_reg[3][11]_i_12_n_7 ;
  wire \RefAddress_reg[3][11]_i_15_n_2 ;
  wire \RefAddress_reg[3][11]_i_15_n_7 ;
  wire \RefAddress_reg[3][11]_i_17_n_0 ;
  wire \RefAddress_reg[3][11]_i_17_n_1 ;
  wire \RefAddress_reg[3][11]_i_17_n_2 ;
  wire \RefAddress_reg[3][11]_i_17_n_3 ;
  wire \RefAddress_reg[3][11]_i_17_n_4 ;
  wire \RefAddress_reg[3][11]_i_17_n_5 ;
  wire \RefAddress_reg[3][11]_i_17_n_6 ;
  wire \RefAddress_reg[3][11]_i_17_n_7 ;
  wire \RefAddress_reg[3][11]_i_18_n_2 ;
  wire \RefAddress_reg[3][11]_i_18_n_7 ;
  wire \RefAddress_reg[3][11]_i_21_n_0 ;
  wire \RefAddress_reg[3][11]_i_21_n_1 ;
  wire \RefAddress_reg[3][11]_i_21_n_2 ;
  wire \RefAddress_reg[3][11]_i_21_n_3 ;
  wire \RefAddress_reg[3][11]_i_21_n_4 ;
  wire \RefAddress_reg[3][11]_i_21_n_5 ;
  wire \RefAddress_reg[3][11]_i_21_n_6 ;
  wire \RefAddress_reg[3][11]_i_21_n_7 ;
  wire \RefAddress_reg[3][11]_i_22_n_2 ;
  wire \RefAddress_reg[3][11]_i_22_n_7 ;
  wire \RefAddress_reg[3][11]_i_35_n_0 ;
  wire \RefAddress_reg[3][11]_i_35_n_1 ;
  wire \RefAddress_reg[3][11]_i_35_n_2 ;
  wire \RefAddress_reg[3][11]_i_35_n_3 ;
  wire \RefAddress_reg[3][11]_i_35_n_4 ;
  wire \RefAddress_reg[3][11]_i_35_n_5 ;
  wire \RefAddress_reg[3][11]_i_35_n_6 ;
  wire \RefAddress_reg[3][11]_i_35_n_7 ;
  wire \RefAddress_reg[3][11]_i_36_n_2 ;
  wire \RefAddress_reg[3][11]_i_36_n_7 ;
  wire \RefAddress_reg[3][11]_i_38_n_2 ;
  wire \RefAddress_reg[3][11]_i_38_n_3 ;
  wire \RefAddress_reg[3][11]_i_38_n_5 ;
  wire \RefAddress_reg[3][11]_i_38_n_6 ;
  wire \RefAddress_reg[3][11]_i_38_n_7 ;
  wire \RefAddress_reg[3][11]_i_40_n_2 ;
  wire \RefAddress_reg[3][11]_i_40_n_3 ;
  wire \RefAddress_reg[3][11]_i_40_n_5 ;
  wire \RefAddress_reg[3][11]_i_40_n_6 ;
  wire \RefAddress_reg[3][11]_i_40_n_7 ;
  wire \RefAddress_reg[3][11]_i_43_n_0 ;
  wire \RefAddress_reg[3][11]_i_43_n_1 ;
  wire \RefAddress_reg[3][11]_i_43_n_2 ;
  wire \RefAddress_reg[3][11]_i_43_n_3 ;
  wire \RefAddress_reg[3][11]_i_43_n_4 ;
  wire \RefAddress_reg[3][11]_i_43_n_5 ;
  wire \RefAddress_reg[3][11]_i_43_n_6 ;
  wire \RefAddress_reg[3][11]_i_43_n_7 ;
  wire \RefAddress_reg[3][11]_i_46_n_0 ;
  wire \RefAddress_reg[3][11]_i_46_n_1 ;
  wire \RefAddress_reg[3][11]_i_46_n_2 ;
  wire \RefAddress_reg[3][11]_i_46_n_3 ;
  wire \RefAddress_reg[3][11]_i_46_n_4 ;
  wire \RefAddress_reg[3][11]_i_46_n_5 ;
  wire \RefAddress_reg[3][11]_i_46_n_6 ;
  wire \RefAddress_reg[3][11]_i_49_n_0 ;
  wire \RefAddress_reg[3][11]_i_49_n_1 ;
  wire \RefAddress_reg[3][11]_i_49_n_2 ;
  wire \RefAddress_reg[3][11]_i_49_n_3 ;
  wire \RefAddress_reg[3][11]_i_49_n_4 ;
  wire \RefAddress_reg[3][11]_i_49_n_5 ;
  wire \RefAddress_reg[3][11]_i_49_n_6 ;
  wire \RefAddress_reg[3][11]_i_50_n_0 ;
  wire \RefAddress_reg[3][11]_i_50_n_1 ;
  wire \RefAddress_reg[3][11]_i_50_n_2 ;
  wire \RefAddress_reg[3][11]_i_50_n_3 ;
  wire \RefAddress_reg[3][11]_i_50_n_4 ;
  wire \RefAddress_reg[3][11]_i_50_n_5 ;
  wire \RefAddress_reg[3][11]_i_50_n_6 ;
  wire \RefAddress_reg[3][11]_i_50_n_7 ;
  wire \RefAddress_reg[3][11]_i_55_n_0 ;
  wire \RefAddress_reg[3][11]_i_55_n_1 ;
  wire \RefAddress_reg[3][11]_i_55_n_2 ;
  wire \RefAddress_reg[3][11]_i_55_n_3 ;
  wire \RefAddress_reg[3][11]_i_55_n_4 ;
  wire \RefAddress_reg[3][11]_i_55_n_5 ;
  wire \RefAddress_reg[3][11]_i_55_n_6 ;
  wire \RefAddress_reg[3][11]_i_55_n_7 ;
  wire \RefAddress_reg[3][11]_i_59_n_0 ;
  wire \RefAddress_reg[3][11]_i_59_n_1 ;
  wire \RefAddress_reg[3][11]_i_59_n_2 ;
  wire \RefAddress_reg[3][11]_i_59_n_3 ;
  wire \RefAddress_reg[3][11]_i_59_n_4 ;
  wire \RefAddress_reg[3][11]_i_59_n_5 ;
  wire \RefAddress_reg[3][11]_i_59_n_6 ;
  wire \RefAddress_reg[3][11]_i_59_n_7 ;
  wire \RefAddress_reg[3][11]_i_60_n_0 ;
  wire \RefAddress_reg[3][11]_i_60_n_1 ;
  wire \RefAddress_reg[3][11]_i_60_n_2 ;
  wire \RefAddress_reg[3][11]_i_60_n_3 ;
  wire \RefAddress_reg[3][11]_i_60_n_4 ;
  wire \RefAddress_reg[3][11]_i_60_n_5 ;
  wire \RefAddress_reg[3][11]_i_60_n_6 ;
  wire \RefAddress_reg[3][11]_i_60_n_7 ;
  wire \RefAddress_reg[3][11]_i_61_n_0 ;
  wire \RefAddress_reg[3][11]_i_61_n_1 ;
  wire \RefAddress_reg[3][11]_i_61_n_2 ;
  wire \RefAddress_reg[3][11]_i_61_n_3 ;
  wire \RefAddress_reg[3][11]_i_61_n_4 ;
  wire \RefAddress_reg[3][11]_i_61_n_5 ;
  wire \RefAddress_reg[3][11]_i_61_n_6 ;
  wire \RefAddress_reg[3][11]_i_61_n_7 ;
  wire \RefAddress_reg[3][11]_i_62_n_0 ;
  wire \RefAddress_reg[3][11]_i_62_n_1 ;
  wire \RefAddress_reg[3][11]_i_62_n_2 ;
  wire \RefAddress_reg[3][11]_i_62_n_3 ;
  wire \RefAddress_reg[3][11]_i_62_n_4 ;
  wire \RefAddress_reg[3][11]_i_62_n_5 ;
  wire \RefAddress_reg[3][11]_i_62_n_6 ;
  wire \RefAddress_reg[3][11]_i_64_n_0 ;
  wire \RefAddress_reg[3][11]_i_64_n_1 ;
  wire \RefAddress_reg[3][11]_i_64_n_2 ;
  wire \RefAddress_reg[3][11]_i_64_n_3 ;
  wire \RefAddress_reg[3][11]_i_64_n_4 ;
  wire \RefAddress_reg[3][11]_i_64_n_5 ;
  wire \RefAddress_reg[3][11]_i_64_n_6 ;
  wire \RefAddress_reg[3][11]_i_66_n_0 ;
  wire \RefAddress_reg[3][11]_i_66_n_1 ;
  wire \RefAddress_reg[3][11]_i_66_n_2 ;
  wire \RefAddress_reg[3][11]_i_66_n_3 ;
  wire \RefAddress_reg[3][11]_i_66_n_4 ;
  wire \RefAddress_reg[3][11]_i_66_n_5 ;
  wire \RefAddress_reg[3][11]_i_66_n_6 ;
  wire \RefAddress_reg[3][11]_i_66_n_7 ;
  wire \RefAddress_reg[3][11]_i_67_n_0 ;
  wire \RefAddress_reg[3][11]_i_67_n_1 ;
  wire \RefAddress_reg[3][11]_i_67_n_2 ;
  wire \RefAddress_reg[3][11]_i_67_n_3 ;
  wire \RefAddress_reg[3][11]_i_67_n_4 ;
  wire \RefAddress_reg[3][11]_i_67_n_5 ;
  wire \RefAddress_reg[3][11]_i_67_n_6 ;
  wire \RefAddress_reg[3][11]_i_67_n_7 ;
  wire \RefAddress_reg[3][11]_i_68_n_0 ;
  wire \RefAddress_reg[3][11]_i_68_n_1 ;
  wire \RefAddress_reg[3][11]_i_68_n_2 ;
  wire \RefAddress_reg[3][11]_i_68_n_3 ;
  wire \RefAddress_reg[3][11]_i_68_n_4 ;
  wire \RefAddress_reg[3][11]_i_68_n_5 ;
  wire \RefAddress_reg[3][11]_i_68_n_6 ;
  wire \RefAddress_reg[3][11]_i_69_n_0 ;
  wire \RefAddress_reg[3][11]_i_69_n_1 ;
  wire \RefAddress_reg[3][11]_i_69_n_2 ;
  wire \RefAddress_reg[3][11]_i_69_n_3 ;
  wire \RefAddress_reg[3][11]_i_69_n_4 ;
  wire \RefAddress_reg[3][11]_i_69_n_5 ;
  wire \RefAddress_reg[3][11]_i_69_n_6 ;
  wire \RefAddress_reg[3][11]_i_69_n_7 ;
  wire \RefAddress_reg[3][11]_i_71_n_0 ;
  wire \RefAddress_reg[3][11]_i_71_n_1 ;
  wire \RefAddress_reg[3][11]_i_71_n_2 ;
  wire \RefAddress_reg[3][11]_i_71_n_3 ;
  wire \RefAddress_reg[3][11]_i_71_n_4 ;
  wire \RefAddress_reg[3][11]_i_71_n_5 ;
  wire \RefAddress_reg[3][11]_i_71_n_6 ;
  wire \RefAddress_reg[3][11]_i_73_n_2 ;
  wire \RefAddress_reg[3][11]_i_73_n_7 ;
  wire \RefAddress_reg[3][11]_i_74_n_2 ;
  wire \RefAddress_reg[3][11]_i_74_n_7 ;
  wire \RefAddress_reg[3][11]_i_75_n_0 ;
  wire \RefAddress_reg[3][11]_i_75_n_1 ;
  wire \RefAddress_reg[3][11]_i_75_n_2 ;
  wire \RefAddress_reg[3][11]_i_75_n_3 ;
  wire \RefAddress_reg[3][11]_i_75_n_4 ;
  wire \RefAddress_reg[3][11]_i_75_n_5 ;
  wire \RefAddress_reg[3][11]_i_75_n_6 ;
  wire \RefAddress_reg[3][11]_i_75_n_7 ;
  wire \RefAddress_reg[3][11]_i_77_n_2 ;
  wire \RefAddress_reg[3][11]_i_77_n_7 ;
  wire \RefAddress_reg[3][11]_i_79_n_0 ;
  wire \RefAddress_reg[3][11]_i_79_n_1 ;
  wire \RefAddress_reg[3][11]_i_79_n_2 ;
  wire \RefAddress_reg[3][11]_i_79_n_3 ;
  wire \RefAddress_reg[3][11]_i_79_n_4 ;
  wire \RefAddress_reg[3][11]_i_79_n_5 ;
  wire \RefAddress_reg[3][11]_i_79_n_6 ;
  wire \RefAddress_reg[3][11]_i_80_n_2 ;
  wire \RefAddress_reg[3][11]_i_80_n_7 ;
  wire \RefAddress_reg[3][11]_i_81_n_0 ;
  wire \RefAddress_reg[3][11]_i_81_n_1 ;
  wire \RefAddress_reg[3][11]_i_81_n_2 ;
  wire \RefAddress_reg[3][11]_i_81_n_3 ;
  wire \RefAddress_reg[3][11]_i_81_n_4 ;
  wire \RefAddress_reg[3][11]_i_81_n_5 ;
  wire \RefAddress_reg[3][11]_i_81_n_6 ;
  wire \RefAddress_reg[3][11]_i_81_n_7 ;
  wire \RefAddress_reg[3][11]_i_82_n_0 ;
  wire \RefAddress_reg[3][11]_i_82_n_1 ;
  wire \RefAddress_reg[3][11]_i_82_n_2 ;
  wire \RefAddress_reg[3][11]_i_82_n_3 ;
  wire \RefAddress_reg[3][11]_i_82_n_4 ;
  wire \RefAddress_reg[3][11]_i_82_n_5 ;
  wire \RefAddress_reg[3][11]_i_82_n_6 ;
  wire \RefAddress_reg[3][11]_i_82_n_7 ;
  wire \RefAddress_reg[3][11]_i_86_n_0 ;
  wire \RefAddress_reg[3][11]_i_86_n_1 ;
  wire \RefAddress_reg[3][11]_i_86_n_2 ;
  wire \RefAddress_reg[3][11]_i_86_n_3 ;
  wire \RefAddress_reg[3][11]_i_86_n_4 ;
  wire \RefAddress_reg[3][11]_i_86_n_5 ;
  wire \RefAddress_reg[3][11]_i_86_n_6 ;
  wire \RefAddress_reg[3][4]_i_3_n_0 ;
  wire \RefAddress_reg[3][4]_i_3_n_1 ;
  wire \RefAddress_reg[3][4]_i_3_n_2 ;
  wire \RefAddress_reg[3][4]_i_3_n_3 ;
  wire \RefAddress_reg[3][4]_i_3_n_4 ;
  wire \RefAddress_reg[3][4]_i_3_n_5 ;
  wire \RefAddress_reg[3][4]_i_3_n_6 ;
  wire \RefAddress_reg[3][4]_i_4_n_0 ;
  wire \RefAddress_reg[3][4]_i_4_n_1 ;
  wire \RefAddress_reg[3][4]_i_4_n_2 ;
  wire \RefAddress_reg[3][4]_i_4_n_3 ;
  wire \RefAddress_reg[3][4]_i_4_n_4 ;
  wire \RefAddress_reg[3][4]_i_4_n_5 ;
  wire \RefAddress_reg[3][4]_i_4_n_6 ;
  wire \RefAddress_reg[3][4]_i_5_n_0 ;
  wire \RefAddress_reg[3][4]_i_5_n_1 ;
  wire \RefAddress_reg[3][4]_i_5_n_2 ;
  wire \RefAddress_reg[3][4]_i_5_n_3 ;
  wire \RefAddress_reg[3][4]_i_5_n_4 ;
  wire \RefAddress_reg[3][4]_i_5_n_5 ;
  wire \RefAddress_reg[3][4]_i_5_n_6 ;
  wire \RefAddress_reg[3][4]_i_6_n_0 ;
  wire \RefAddress_reg[3][4]_i_6_n_1 ;
  wire \RefAddress_reg[3][4]_i_6_n_2 ;
  wire \RefAddress_reg[3][4]_i_6_n_3 ;
  wire \RefAddress_reg[3][4]_i_6_n_4 ;
  wire \RefAddress_reg[3][4]_i_6_n_5 ;
  wire \RefAddress_reg[3][4]_i_6_n_6 ;
  wire \RefAddress_reg[3][8]_i_3_n_0 ;
  wire \RefAddress_reg[3][8]_i_3_n_1 ;
  wire \RefAddress_reg[3][8]_i_3_n_2 ;
  wire \RefAddress_reg[3][8]_i_3_n_3 ;
  wire \RefAddress_reg[3][8]_i_3_n_4 ;
  wire \RefAddress_reg[3][8]_i_3_n_5 ;
  wire \RefAddress_reg[3][8]_i_3_n_6 ;
  wire \RefAddress_reg[3][8]_i_3_n_7 ;
  wire \RefAddress_reg[3][8]_i_4_n_0 ;
  wire \RefAddress_reg[3][8]_i_4_n_1 ;
  wire \RefAddress_reg[3][8]_i_4_n_2 ;
  wire \RefAddress_reg[3][8]_i_4_n_3 ;
  wire \RefAddress_reg[3][8]_i_4_n_4 ;
  wire \RefAddress_reg[3][8]_i_4_n_5 ;
  wire \RefAddress_reg[3][8]_i_4_n_6 ;
  wire \RefAddress_reg[3][8]_i_4_n_7 ;
  wire \RefAddress_reg[3][8]_i_5_n_0 ;
  wire \RefAddress_reg[3][8]_i_5_n_1 ;
  wire \RefAddress_reg[3][8]_i_5_n_2 ;
  wire \RefAddress_reg[3][8]_i_5_n_3 ;
  wire \RefAddress_reg[3][8]_i_5_n_4 ;
  wire \RefAddress_reg[3][8]_i_5_n_5 ;
  wire \RefAddress_reg[3][8]_i_5_n_6 ;
  wire \RefAddress_reg[3][8]_i_5_n_7 ;
  wire \RefAddress_reg[3][8]_i_6_n_0 ;
  wire \RefAddress_reg[3][8]_i_6_n_1 ;
  wire \RefAddress_reg[3][8]_i_6_n_2 ;
  wire \RefAddress_reg[3][8]_i_6_n_3 ;
  wire \RefAddress_reg[3][8]_i_6_n_4 ;
  wire \RefAddress_reg[3][8]_i_6_n_5 ;
  wire \RefAddress_reg[3][8]_i_6_n_6 ;
  wire \RefAddress_reg[3][8]_i_6_n_7 ;
  wire \RefAddress_reg[4][10]_i_2_n_0 ;
  wire \RefAddress_reg[4][10]_i_2_n_1 ;
  wire \RefAddress_reg[4][10]_i_2_n_2 ;
  wire \RefAddress_reg[4][10]_i_2_n_3 ;
  wire \RefAddress_reg[4][10]_i_2_n_4 ;
  wire \RefAddress_reg[4][10]_i_2_n_5 ;
  wire \RefAddress_reg[4][10]_i_2_n_6 ;
  wire \RefAddress_reg[4][10]_i_2_n_7 ;
  wire \RefAddress_reg[4][10]_i_3_n_0 ;
  wire \RefAddress_reg[4][10]_i_3_n_1 ;
  wire \RefAddress_reg[4][10]_i_3_n_2 ;
  wire \RefAddress_reg[4][10]_i_3_n_3 ;
  wire \RefAddress_reg[4][10]_i_3_n_4 ;
  wire \RefAddress_reg[4][10]_i_3_n_5 ;
  wire \RefAddress_reg[4][10]_i_3_n_6 ;
  wire \RefAddress_reg[4][10]_i_3_n_7 ;
  wire [11:0]\RefAddress_reg[4][11]_i_13_0 ;
  wire \RefAddress_reg[4][11]_i_13_n_7 ;
  wire \RefAddress_reg[4][11]_i_15_n_0 ;
  wire \RefAddress_reg[4][11]_i_15_n_2 ;
  wire \RefAddress_reg[4][11]_i_15_n_3 ;
  wire \RefAddress_reg[4][11]_i_15_n_5 ;
  wire \RefAddress_reg[4][11]_i_15_n_6 ;
  wire \RefAddress_reg[4][11]_i_15_n_7 ;
  wire \RefAddress_reg[4][11]_i_18_n_0 ;
  wire \RefAddress_reg[4][11]_i_18_n_1 ;
  wire \RefAddress_reg[4][11]_i_18_n_2 ;
  wire \RefAddress_reg[4][11]_i_18_n_3 ;
  wire \RefAddress_reg[4][11]_i_18_n_4 ;
  wire \RefAddress_reg[4][11]_i_18_n_5 ;
  wire \RefAddress_reg[4][11]_i_18_n_6 ;
  wire \RefAddress_reg[4][11]_i_18_n_7 ;
  wire \RefAddress_reg[4][11]_i_19_n_0 ;
  wire \RefAddress_reg[4][11]_i_19_n_2 ;
  wire \RefAddress_reg[4][11]_i_19_n_3 ;
  wire \RefAddress_reg[4][11]_i_19_n_5 ;
  wire \RefAddress_reg[4][11]_i_19_n_6 ;
  wire \RefAddress_reg[4][11]_i_19_n_7 ;
  wire \RefAddress_reg[4][11]_i_29_n_0 ;
  wire \RefAddress_reg[4][11]_i_29_n_2 ;
  wire \RefAddress_reg[4][11]_i_29_n_3 ;
  wire \RefAddress_reg[4][11]_i_29_n_5 ;
  wire \RefAddress_reg[4][11]_i_29_n_6 ;
  wire \RefAddress_reg[4][11]_i_29_n_7 ;
  wire \RefAddress_reg[4][11]_i_33_n_0 ;
  wire \RefAddress_reg[4][11]_i_33_n_2 ;
  wire \RefAddress_reg[4][11]_i_33_n_3 ;
  wire \RefAddress_reg[4][11]_i_33_n_5 ;
  wire \RefAddress_reg[4][11]_i_33_n_6 ;
  wire \RefAddress_reg[4][11]_i_33_n_7 ;
  wire \RefAddress_reg[4][11]_i_35_n_0 ;
  wire \RefAddress_reg[4][11]_i_35_n_2 ;
  wire \RefAddress_reg[4][11]_i_35_n_3 ;
  wire \RefAddress_reg[4][11]_i_35_n_5 ;
  wire \RefAddress_reg[4][11]_i_35_n_6 ;
  wire \RefAddress_reg[4][11]_i_35_n_7 ;
  wire \RefAddress_reg[4][11]_i_37_n_0 ;
  wire \RefAddress_reg[4][11]_i_37_n_1 ;
  wire \RefAddress_reg[4][11]_i_37_n_2 ;
  wire \RefAddress_reg[4][11]_i_37_n_3 ;
  wire \RefAddress_reg[4][11]_i_37_n_4 ;
  wire \RefAddress_reg[4][11]_i_37_n_5 ;
  wire \RefAddress_reg[4][11]_i_37_n_6 ;
  wire \RefAddress_reg[4][11]_i_37_n_7 ;
  wire \RefAddress_reg[4][11]_i_40_n_7 ;
  wire \RefAddress_reg[4][11]_i_42_n_7 ;
  wire \RefAddress_reg[4][11]_i_44_n_0 ;
  wire \RefAddress_reg[4][11]_i_44_n_1 ;
  wire \RefAddress_reg[4][11]_i_44_n_2 ;
  wire \RefAddress_reg[4][11]_i_44_n_3 ;
  wire \RefAddress_reg[4][11]_i_44_n_4 ;
  wire \RefAddress_reg[4][11]_i_44_n_5 ;
  wire \RefAddress_reg[4][11]_i_44_n_6 ;
  wire \RefAddress_reg[4][11]_i_44_n_7 ;
  wire \RefAddress_reg[4][11]_i_46_n_0 ;
  wire \RefAddress_reg[4][11]_i_46_n_1 ;
  wire \RefAddress_reg[4][11]_i_46_n_2 ;
  wire \RefAddress_reg[4][11]_i_46_n_3 ;
  wire \RefAddress_reg[4][11]_i_46_n_4 ;
  wire \RefAddress_reg[4][11]_i_46_n_5 ;
  wire \RefAddress_reg[4][11]_i_46_n_6 ;
  wire \RefAddress_reg[4][11]_i_46_n_7 ;
  wire \RefAddress_reg[4][11]_i_47_n_0 ;
  wire \RefAddress_reg[4][11]_i_47_n_1 ;
  wire \RefAddress_reg[4][11]_i_47_n_2 ;
  wire \RefAddress_reg[4][11]_i_47_n_3 ;
  wire \RefAddress_reg[4][11]_i_47_n_4 ;
  wire \RefAddress_reg[4][11]_i_47_n_5 ;
  wire \RefAddress_reg[4][11]_i_47_n_6 ;
  wire \RefAddress_reg[4][11]_i_47_n_7 ;
  wire \RefAddress_reg[4][11]_i_51_n_0 ;
  wire \RefAddress_reg[4][11]_i_51_n_1 ;
  wire \RefAddress_reg[4][11]_i_51_n_2 ;
  wire \RefAddress_reg[4][11]_i_51_n_3 ;
  wire \RefAddress_reg[4][11]_i_51_n_4 ;
  wire \RefAddress_reg[4][11]_i_51_n_5 ;
  wire \RefAddress_reg[4][11]_i_51_n_6 ;
  wire \RefAddress_reg[4][11]_i_51_n_7 ;
  wire \RefAddress_reg[4][11]_i_55_n_0 ;
  wire \RefAddress_reg[4][11]_i_55_n_1 ;
  wire \RefAddress_reg[4][11]_i_55_n_2 ;
  wire \RefAddress_reg[4][11]_i_55_n_3 ;
  wire \RefAddress_reg[4][11]_i_55_n_4 ;
  wire \RefAddress_reg[4][11]_i_55_n_5 ;
  wire \RefAddress_reg[4][11]_i_55_n_6 ;
  wire \RefAddress_reg[4][11]_i_55_n_7 ;
  wire \RefAddress_reg[4][11]_i_58_n_0 ;
  wire \RefAddress_reg[4][11]_i_58_n_2 ;
  wire \RefAddress_reg[4][11]_i_58_n_3 ;
  wire \RefAddress_reg[4][11]_i_58_n_5 ;
  wire \RefAddress_reg[4][11]_i_58_n_6 ;
  wire \RefAddress_reg[4][11]_i_58_n_7 ;
  wire \RefAddress_reg[4][11]_i_59_n_0 ;
  wire \RefAddress_reg[4][11]_i_59_n_1 ;
  wire \RefAddress_reg[4][11]_i_59_n_2 ;
  wire \RefAddress_reg[4][11]_i_59_n_3 ;
  wire \RefAddress_reg[4][11]_i_59_n_4 ;
  wire \RefAddress_reg[4][11]_i_59_n_5 ;
  wire \RefAddress_reg[4][11]_i_59_n_6 ;
  wire \RefAddress_reg[4][11]_i_59_n_7 ;
  wire \RefAddress_reg[4][11]_i_60_n_0 ;
  wire \RefAddress_reg[4][11]_i_60_n_1 ;
  wire \RefAddress_reg[4][11]_i_60_n_2 ;
  wire \RefAddress_reg[4][11]_i_60_n_3 ;
  wire \RefAddress_reg[4][11]_i_60_n_4 ;
  wire \RefAddress_reg[4][11]_i_60_n_5 ;
  wire \RefAddress_reg[4][11]_i_60_n_6 ;
  wire \RefAddress_reg[4][11]_i_60_n_7 ;
  wire \RefAddress_reg[4][11]_i_61_n_0 ;
  wire \RefAddress_reg[4][11]_i_61_n_2 ;
  wire \RefAddress_reg[4][11]_i_61_n_3 ;
  wire \RefAddress_reg[4][11]_i_61_n_5 ;
  wire \RefAddress_reg[4][11]_i_61_n_6 ;
  wire \RefAddress_reg[4][11]_i_61_n_7 ;
  wire \RefAddress_reg[4][11]_i_62_n_0 ;
  wire \RefAddress_reg[4][11]_i_62_n_2 ;
  wire \RefAddress_reg[4][11]_i_62_n_3 ;
  wire \RefAddress_reg[4][11]_i_62_n_5 ;
  wire \RefAddress_reg[4][11]_i_62_n_6 ;
  wire \RefAddress_reg[4][11]_i_62_n_7 ;
  wire \RefAddress_reg[4][11]_i_63_n_0 ;
  wire \RefAddress_reg[4][11]_i_63_n_1 ;
  wire \RefAddress_reg[4][11]_i_63_n_2 ;
  wire \RefAddress_reg[4][11]_i_63_n_3 ;
  wire \RefAddress_reg[4][11]_i_63_n_4 ;
  wire \RefAddress_reg[4][11]_i_63_n_5 ;
  wire \RefAddress_reg[4][11]_i_63_n_6 ;
  wire \RefAddress_reg[4][11]_i_63_n_7 ;
  wire \RefAddress_reg[4][11]_i_67_n_0 ;
  wire \RefAddress_reg[4][11]_i_67_n_1 ;
  wire \RefAddress_reg[4][11]_i_67_n_2 ;
  wire \RefAddress_reg[4][11]_i_67_n_3 ;
  wire \RefAddress_reg[4][11]_i_67_n_4 ;
  wire \RefAddress_reg[4][11]_i_67_n_5 ;
  wire \RefAddress_reg[4][11]_i_67_n_6 ;
  wire \RefAddress_reg[4][11]_i_67_n_7 ;
  wire \RefAddress_reg[4][11]_i_69_n_0 ;
  wire \RefAddress_reg[4][11]_i_69_n_1 ;
  wire \RefAddress_reg[4][11]_i_69_n_2 ;
  wire \RefAddress_reg[4][11]_i_69_n_3 ;
  wire \RefAddress_reg[4][11]_i_69_n_4 ;
  wire \RefAddress_reg[4][11]_i_69_n_5 ;
  wire \RefAddress_reg[4][11]_i_69_n_6 ;
  wire \RefAddress_reg[4][11]_i_69_n_7 ;
  wire \RefAddress_reg[4][11]_i_72_n_0 ;
  wire \RefAddress_reg[4][11]_i_72_n_1 ;
  wire \RefAddress_reg[4][11]_i_72_n_2 ;
  wire \RefAddress_reg[4][11]_i_72_n_3 ;
  wire \RefAddress_reg[4][11]_i_72_n_4 ;
  wire \RefAddress_reg[4][11]_i_72_n_5 ;
  wire \RefAddress_reg[4][11]_i_72_n_6 ;
  wire \RefAddress_reg[4][11]_i_72_n_7 ;
  wire \RefAddress_reg[4][11]_i_73_n_0 ;
  wire \RefAddress_reg[4][11]_i_73_n_1 ;
  wire \RefAddress_reg[4][11]_i_73_n_2 ;
  wire \RefAddress_reg[4][11]_i_73_n_3 ;
  wire \RefAddress_reg[4][11]_i_73_n_4 ;
  wire \RefAddress_reg[4][11]_i_73_n_5 ;
  wire \RefAddress_reg[4][11]_i_73_n_6 ;
  wire \RefAddress_reg[4][11]_i_73_n_7 ;
  wire \RefAddress_reg[4][11]_i_83_n_0 ;
  wire \RefAddress_reg[4][11]_i_83_n_1 ;
  wire \RefAddress_reg[4][11]_i_83_n_2 ;
  wire \RefAddress_reg[4][11]_i_83_n_3 ;
  wire \RefAddress_reg[4][11]_i_83_n_4 ;
  wire \RefAddress_reg[4][11]_i_83_n_5 ;
  wire \RefAddress_reg[4][11]_i_83_n_6 ;
  wire \RefAddress_reg[4][11]_i_83_n_7 ;
  wire \RefAddress_reg[4][11]_i_84_n_0 ;
  wire \RefAddress_reg[4][11]_i_84_n_1 ;
  wire \RefAddress_reg[4][11]_i_84_n_2 ;
  wire \RefAddress_reg[4][11]_i_84_n_3 ;
  wire \RefAddress_reg[4][11]_i_84_n_4 ;
  wire \RefAddress_reg[4][11]_i_84_n_5 ;
  wire \RefAddress_reg[4][11]_i_84_n_6 ;
  wire \RefAddress_reg[4][11]_i_84_n_7 ;
  wire \RefAddress_reg[4][11]_i_88_n_0 ;
  wire \RefAddress_reg[4][11]_i_88_n_1 ;
  wire \RefAddress_reg[4][11]_i_88_n_2 ;
  wire \RefAddress_reg[4][11]_i_88_n_3 ;
  wire \RefAddress_reg[4][11]_i_88_n_4 ;
  wire \RefAddress_reg[4][11]_i_88_n_5 ;
  wire \RefAddress_reg[4][11]_i_88_n_6 ;
  wire \RefAddress_reg[4][11]_i_88_n_7 ;
  wire \RefAddress_reg[4][11]_i_89_n_0 ;
  wire \RefAddress_reg[4][11]_i_89_n_1 ;
  wire \RefAddress_reg[4][11]_i_89_n_2 ;
  wire \RefAddress_reg[4][11]_i_89_n_3 ;
  wire \RefAddress_reg[4][11]_i_89_n_4 ;
  wire \RefAddress_reg[4][11]_i_89_n_5 ;
  wire \RefAddress_reg[4][11]_i_89_n_6 ;
  wire \RefAddress_reg[4][11]_i_89_n_7 ;
  wire \RefAddress_reg[4][11]_i_9_n_7 ;
  wire \RefAddress_reg[4][6]_i_11_n_0 ;
  wire \RefAddress_reg[4][6]_i_11_n_1 ;
  wire \RefAddress_reg[4][6]_i_11_n_2 ;
  wire \RefAddress_reg[4][6]_i_11_n_3 ;
  wire \RefAddress_reg[4][6]_i_11_n_4 ;
  wire \RefAddress_reg[4][6]_i_11_n_5 ;
  wire \RefAddress_reg[4][6]_i_11_n_6 ;
  wire \RefAddress_reg[4][6]_i_12_n_0 ;
  wire \RefAddress_reg[4][6]_i_12_n_1 ;
  wire \RefAddress_reg[4][6]_i_12_n_2 ;
  wire \RefAddress_reg[4][6]_i_12_n_3 ;
  wire \RefAddress_reg[4][6]_i_12_n_4 ;
  wire \RefAddress_reg[4][6]_i_12_n_5 ;
  wire \RefAddress_reg[4][6]_i_12_n_6 ;
  wire \RefAddress_reg[4][6]_i_2_n_0 ;
  wire \RefAddress_reg[4][6]_i_2_n_1 ;
  wire \RefAddress_reg[4][6]_i_2_n_2 ;
  wire \RefAddress_reg[4][6]_i_2_n_3 ;
  wire \RefAddress_reg[4][6]_i_2_n_4 ;
  wire \RefAddress_reg[4][6]_i_2_n_5 ;
  wire \RefAddress_reg[4][6]_i_2_n_6 ;
  wire \RefAddress_reg[4][6]_i_3_n_0 ;
  wire \RefAddress_reg[4][6]_i_3_n_1 ;
  wire \RefAddress_reg[4][6]_i_3_n_2 ;
  wire \RefAddress_reg[4][6]_i_3_n_3 ;
  wire \RefAddress_reg[4][6]_i_3_n_4 ;
  wire \RefAddress_reg[4][6]_i_3_n_5 ;
  wire \RefAddress_reg[4][6]_i_3_n_6 ;
  wire \RefAddress_reg[5][11]_i_10_n_2 ;
  wire \RefAddress_reg[5][11]_i_10_n_3 ;
  wire \RefAddress_reg[5][11]_i_10_n_5 ;
  wire \RefAddress_reg[5][11]_i_10_n_6 ;
  wire \RefAddress_reg[5][11]_i_10_n_7 ;
  wire \RefAddress_reg[5][11]_i_13_n_0 ;
  wire \RefAddress_reg[5][11]_i_13_n_1 ;
  wire \RefAddress_reg[5][11]_i_13_n_2 ;
  wire \RefAddress_reg[5][11]_i_13_n_3 ;
  wire \RefAddress_reg[5][11]_i_13_n_4 ;
  wire \RefAddress_reg[5][11]_i_13_n_5 ;
  wire \RefAddress_reg[5][11]_i_13_n_6 ;
  wire \RefAddress_reg[5][11]_i_13_n_7 ;
  wire \RefAddress_reg[5][11]_i_14_n_2 ;
  wire \RefAddress_reg[5][11]_i_14_n_7 ;
  wire \RefAddress_reg[5][11]_i_27_n_0 ;
  wire \RefAddress_reg[5][11]_i_27_n_1 ;
  wire \RefAddress_reg[5][11]_i_27_n_2 ;
  wire \RefAddress_reg[5][11]_i_27_n_3 ;
  wire \RefAddress_reg[5][11]_i_27_n_4 ;
  wire \RefAddress_reg[5][11]_i_27_n_5 ;
  wire \RefAddress_reg[5][11]_i_27_n_6 ;
  wire \RefAddress_reg[5][11]_i_27_n_7 ;
  wire \RefAddress_reg[5][11]_i_28_n_2 ;
  wire \RefAddress_reg[5][11]_i_28_n_7 ;
  wire \RefAddress_reg[5][11]_i_32_n_0 ;
  wire \RefAddress_reg[5][11]_i_32_n_1 ;
  wire \RefAddress_reg[5][11]_i_32_n_2 ;
  wire \RefAddress_reg[5][11]_i_32_n_3 ;
  wire \RefAddress_reg[5][11]_i_32_n_4 ;
  wire \RefAddress_reg[5][11]_i_32_n_5 ;
  wire \RefAddress_reg[5][11]_i_32_n_6 ;
  wire \RefAddress_reg[5][11]_i_32_n_7 ;
  wire \RefAddress_reg[5][11]_i_33_n_2 ;
  wire \RefAddress_reg[5][11]_i_33_n_7 ;
  wire \RefAddress_reg[5][11]_i_36_n_0 ;
  wire \RefAddress_reg[5][11]_i_36_n_1 ;
  wire \RefAddress_reg[5][11]_i_36_n_2 ;
  wire \RefAddress_reg[5][11]_i_36_n_3 ;
  wire \RefAddress_reg[5][11]_i_36_n_4 ;
  wire \RefAddress_reg[5][11]_i_36_n_5 ;
  wire \RefAddress_reg[5][11]_i_36_n_6 ;
  wire \RefAddress_reg[5][11]_i_36_n_7 ;
  wire \RefAddress_reg[5][11]_i_38_n_2 ;
  wire \RefAddress_reg[5][11]_i_38_n_7 ;
  wire \RefAddress_reg[5][11]_i_45_n_2 ;
  wire \RefAddress_reg[5][11]_i_45_n_3 ;
  wire \RefAddress_reg[5][11]_i_45_n_5 ;
  wire \RefAddress_reg[5][11]_i_45_n_6 ;
  wire \RefAddress_reg[5][11]_i_45_n_7 ;
  wire \RefAddress_reg[5][11]_i_48_n_2 ;
  wire \RefAddress_reg[5][11]_i_48_n_3 ;
  wire \RefAddress_reg[5][11]_i_48_n_5 ;
  wire \RefAddress_reg[5][11]_i_48_n_6 ;
  wire \RefAddress_reg[5][11]_i_48_n_7 ;
  wire \RefAddress_reg[5][11]_i_49_n_0 ;
  wire \RefAddress_reg[5][11]_i_49_n_1 ;
  wire \RefAddress_reg[5][11]_i_49_n_2 ;
  wire \RefAddress_reg[5][11]_i_49_n_3 ;
  wire \RefAddress_reg[5][11]_i_49_n_4 ;
  wire \RefAddress_reg[5][11]_i_49_n_5 ;
  wire \RefAddress_reg[5][11]_i_49_n_6 ;
  wire \RefAddress_reg[5][11]_i_49_n_7 ;
  wire \RefAddress_reg[5][11]_i_54_n_0 ;
  wire \RefAddress_reg[5][11]_i_54_n_1 ;
  wire \RefAddress_reg[5][11]_i_54_n_2 ;
  wire \RefAddress_reg[5][11]_i_54_n_3 ;
  wire \RefAddress_reg[5][11]_i_54_n_4 ;
  wire \RefAddress_reg[5][11]_i_54_n_5 ;
  wire \RefAddress_reg[5][11]_i_54_n_6 ;
  wire \RefAddress_reg[5][11]_i_55_n_0 ;
  wire \RefAddress_reg[5][11]_i_55_n_1 ;
  wire \RefAddress_reg[5][11]_i_55_n_2 ;
  wire \RefAddress_reg[5][11]_i_55_n_3 ;
  wire \RefAddress_reg[5][11]_i_55_n_4 ;
  wire \RefAddress_reg[5][11]_i_55_n_5 ;
  wire \RefAddress_reg[5][11]_i_55_n_6 ;
  wire \RefAddress_reg[5][11]_i_55_n_7 ;
  wire \RefAddress_reg[5][11]_i_56_n_0 ;
  wire \RefAddress_reg[5][11]_i_56_n_1 ;
  wire \RefAddress_reg[5][11]_i_56_n_2 ;
  wire \RefAddress_reg[5][11]_i_56_n_3 ;
  wire \RefAddress_reg[5][11]_i_56_n_4 ;
  wire \RefAddress_reg[5][11]_i_56_n_5 ;
  wire \RefAddress_reg[5][11]_i_56_n_6 ;
  wire \RefAddress_reg[5][11]_i_56_n_7 ;
  wire \RefAddress_reg[5][11]_i_57_n_0 ;
  wire \RefAddress_reg[5][11]_i_57_n_1 ;
  wire \RefAddress_reg[5][11]_i_57_n_2 ;
  wire \RefAddress_reg[5][11]_i_57_n_3 ;
  wire \RefAddress_reg[5][11]_i_57_n_4 ;
  wire \RefAddress_reg[5][11]_i_57_n_5 ;
  wire \RefAddress_reg[5][11]_i_57_n_6 ;
  wire \RefAddress_reg[5][11]_i_58_n_2 ;
  wire \RefAddress_reg[5][11]_i_58_n_7 ;
  wire \RefAddress_reg[5][11]_i_59_n_0 ;
  wire \RefAddress_reg[5][11]_i_59_n_1 ;
  wire \RefAddress_reg[5][11]_i_59_n_2 ;
  wire \RefAddress_reg[5][11]_i_59_n_3 ;
  wire \RefAddress_reg[5][11]_i_59_n_4 ;
  wire \RefAddress_reg[5][11]_i_59_n_5 ;
  wire \RefAddress_reg[5][11]_i_59_n_6 ;
  wire \RefAddress_reg[5][11]_i_59_n_7 ;
  wire \RefAddress_reg[5][11]_i_60_n_0 ;
  wire \RefAddress_reg[5][11]_i_60_n_1 ;
  wire \RefAddress_reg[5][11]_i_60_n_2 ;
  wire \RefAddress_reg[5][11]_i_60_n_3 ;
  wire \RefAddress_reg[5][11]_i_60_n_4 ;
  wire \RefAddress_reg[5][11]_i_60_n_5 ;
  wire \RefAddress_reg[5][11]_i_60_n_6 ;
  wire \RefAddress_reg[5][11]_i_60_n_7 ;
  wire \RefAddress_reg[5][11]_i_61_n_0 ;
  wire \RefAddress_reg[5][11]_i_61_n_1 ;
  wire \RefAddress_reg[5][11]_i_61_n_2 ;
  wire \RefAddress_reg[5][11]_i_61_n_3 ;
  wire \RefAddress_reg[5][11]_i_61_n_4 ;
  wire \RefAddress_reg[5][11]_i_61_n_5 ;
  wire \RefAddress_reg[5][11]_i_61_n_6 ;
  wire \RefAddress_reg[5][11]_i_61_n_7 ;
  wire \RefAddress_reg[5][11]_i_62_n_0 ;
  wire \RefAddress_reg[5][11]_i_62_n_1 ;
  wire \RefAddress_reg[5][11]_i_62_n_2 ;
  wire \RefAddress_reg[5][11]_i_62_n_3 ;
  wire \RefAddress_reg[5][11]_i_62_n_4 ;
  wire \RefAddress_reg[5][11]_i_62_n_5 ;
  wire \RefAddress_reg[5][11]_i_62_n_6 ;
  wire \RefAddress_reg[5][11]_i_63_n_2 ;
  wire \RefAddress_reg[5][11]_i_63_n_7 ;
  wire \RefAddress_reg[5][11]_i_64_n_0 ;
  wire \RefAddress_reg[5][11]_i_64_n_1 ;
  wire \RefAddress_reg[5][11]_i_64_n_2 ;
  wire \RefAddress_reg[5][11]_i_64_n_3 ;
  wire \RefAddress_reg[5][11]_i_64_n_4 ;
  wire \RefAddress_reg[5][11]_i_64_n_5 ;
  wire \RefAddress_reg[5][11]_i_64_n_6 ;
  wire \RefAddress_reg[5][11]_i_64_n_7 ;
  wire \RefAddress_reg[5][11]_i_65_n_0 ;
  wire \RefAddress_reg[5][11]_i_65_n_1 ;
  wire \RefAddress_reg[5][11]_i_65_n_2 ;
  wire \RefAddress_reg[5][11]_i_65_n_3 ;
  wire \RefAddress_reg[5][11]_i_65_n_4 ;
  wire \RefAddress_reg[5][11]_i_65_n_5 ;
  wire \RefAddress_reg[5][11]_i_65_n_6 ;
  wire \RefAddress_reg[5][11]_i_65_n_7 ;
  wire \RefAddress_reg[5][11]_i_66_n_0 ;
  wire \RefAddress_reg[5][11]_i_66_n_1 ;
  wire \RefAddress_reg[5][11]_i_66_n_2 ;
  wire \RefAddress_reg[5][11]_i_66_n_3 ;
  wire \RefAddress_reg[5][11]_i_66_n_4 ;
  wire \RefAddress_reg[5][11]_i_66_n_5 ;
  wire \RefAddress_reg[5][11]_i_66_n_6 ;
  wire \RefAddress_reg[5][11]_i_68_n_0 ;
  wire \RefAddress_reg[5][11]_i_68_n_1 ;
  wire \RefAddress_reg[5][11]_i_68_n_2 ;
  wire \RefAddress_reg[5][11]_i_68_n_3 ;
  wire \RefAddress_reg[5][11]_i_68_n_4 ;
  wire \RefAddress_reg[5][11]_i_68_n_5 ;
  wire \RefAddress_reg[5][11]_i_68_n_6 ;
  wire \RefAddress_reg[5][11]_i_68_n_7 ;
  wire \RefAddress_reg[5][11]_i_71_n_0 ;
  wire \RefAddress_reg[5][11]_i_71_n_1 ;
  wire \RefAddress_reg[5][11]_i_71_n_2 ;
  wire \RefAddress_reg[5][11]_i_71_n_3 ;
  wire \RefAddress_reg[5][11]_i_71_n_4 ;
  wire \RefAddress_reg[5][11]_i_71_n_5 ;
  wire \RefAddress_reg[5][11]_i_71_n_6 ;
  wire \RefAddress_reg[5][11]_i_73_n_2 ;
  wire \RefAddress_reg[5][11]_i_73_n_7 ;
  wire \RefAddress_reg[5][11]_i_75_n_2 ;
  wire \RefAddress_reg[5][11]_i_75_n_7 ;
  wire \RefAddress_reg[5][11]_i_77_n_0 ;
  wire \RefAddress_reg[5][11]_i_77_n_1 ;
  wire \RefAddress_reg[5][11]_i_77_n_2 ;
  wire \RefAddress_reg[5][11]_i_77_n_3 ;
  wire \RefAddress_reg[5][11]_i_77_n_4 ;
  wire \RefAddress_reg[5][11]_i_77_n_5 ;
  wire \RefAddress_reg[5][11]_i_77_n_6 ;
  wire \RefAddress_reg[5][11]_i_77_n_7 ;
  wire \RefAddress_reg[5][11]_i_83_n_0 ;
  wire \RefAddress_reg[5][11]_i_83_n_1 ;
  wire \RefAddress_reg[5][11]_i_83_n_2 ;
  wire \RefAddress_reg[5][11]_i_83_n_3 ;
  wire \RefAddress_reg[5][11]_i_83_n_4 ;
  wire \RefAddress_reg[5][11]_i_83_n_5 ;
  wire \RefAddress_reg[5][11]_i_83_n_6 ;
  wire \RefAddress_reg[5][11]_i_84_n_0 ;
  wire \RefAddress_reg[5][11]_i_84_n_1 ;
  wire \RefAddress_reg[5][11]_i_84_n_2 ;
  wire \RefAddress_reg[5][11]_i_84_n_3 ;
  wire \RefAddress_reg[5][11]_i_84_n_4 ;
  wire \RefAddress_reg[5][11]_i_84_n_5 ;
  wire \RefAddress_reg[5][11]_i_84_n_6 ;
  wire \RefAddress_reg[5][11]_i_84_n_7 ;
  wire \RefAddress_reg[5][11]_i_86_n_0 ;
  wire \RefAddress_reg[5][11]_i_86_n_1 ;
  wire \RefAddress_reg[5][11]_i_86_n_2 ;
  wire \RefAddress_reg[5][11]_i_86_n_3 ;
  wire \RefAddress_reg[5][11]_i_86_n_4 ;
  wire \RefAddress_reg[5][11]_i_86_n_5 ;
  wire \RefAddress_reg[5][11]_i_86_n_6 ;
  wire \RefAddress_reg[5][11]_i_87_n_0 ;
  wire \RefAddress_reg[5][11]_i_87_n_1 ;
  wire \RefAddress_reg[5][11]_i_87_n_2 ;
  wire \RefAddress_reg[5][11]_i_87_n_3 ;
  wire \RefAddress_reg[5][11]_i_87_n_4 ;
  wire \RefAddress_reg[5][11]_i_87_n_5 ;
  wire \RefAddress_reg[5][11]_i_87_n_6 ;
  wire \RefAddress_reg[5][11]_i_87_n_7 ;
  wire \RefAddress_reg[5][11]_i_94_n_0 ;
  wire \RefAddress_reg[5][11]_i_94_n_1 ;
  wire \RefAddress_reg[5][11]_i_94_n_2 ;
  wire \RefAddress_reg[5][11]_i_94_n_3 ;
  wire \RefAddress_reg[5][11]_i_94_n_4 ;
  wire \RefAddress_reg[5][11]_i_94_n_5 ;
  wire \RefAddress_reg[5][11]_i_94_n_6 ;
  wire \RefAddress_reg[5][11]_i_94_n_7 ;
  wire \RefAddress_reg[5][11]_i_99_n_0 ;
  wire \RefAddress_reg[5][11]_i_99_n_1 ;
  wire \RefAddress_reg[5][11]_i_99_n_2 ;
  wire \RefAddress_reg[5][11]_i_99_n_3 ;
  wire \RefAddress_reg[5][11]_i_99_n_4 ;
  wire \RefAddress_reg[5][11]_i_99_n_5 ;
  wire \RefAddress_reg[5][11]_i_99_n_6 ;
  wire \RefAddress_reg[5][11]_i_9_n_2 ;
  wire \RefAddress_reg[5][11]_i_9_n_3 ;
  wire \RefAddress_reg[5][11]_i_9_n_5 ;
  wire \RefAddress_reg[5][11]_i_9_n_6 ;
  wire \RefAddress_reg[5][11]_i_9_n_7 ;
  wire \RefAddress_reg[5][1]_i_3_n_0 ;
  wire \RefAddress_reg[5][1]_i_3_n_1 ;
  wire \RefAddress_reg[5][1]_i_3_n_2 ;
  wire \RefAddress_reg[5][1]_i_3_n_3 ;
  wire \RefAddress_reg[5][1]_i_3_n_4 ;
  wire \RefAddress_reg[5][1]_i_3_n_5 ;
  wire \RefAddress_reg[5][1]_i_3_n_6 ;
  wire \RefAddress_reg[5][1]_i_3_n_7 ;
  wire \RefAddress_reg[5][4]_i_10_n_0 ;
  wire \RefAddress_reg[5][4]_i_10_n_1 ;
  wire \RefAddress_reg[5][4]_i_10_n_2 ;
  wire \RefAddress_reg[5][4]_i_10_n_3 ;
  wire \RefAddress_reg[5][4]_i_10_n_4 ;
  wire \RefAddress_reg[5][4]_i_10_n_5 ;
  wire \RefAddress_reg[5][4]_i_10_n_6 ;
  wire \RefAddress_reg[5][4]_i_2_n_0 ;
  wire \RefAddress_reg[5][4]_i_2_n_1 ;
  wire \RefAddress_reg[5][4]_i_2_n_2 ;
  wire \RefAddress_reg[5][4]_i_2_n_3 ;
  wire \RefAddress_reg[5][4]_i_2_n_4 ;
  wire \RefAddress_reg[5][4]_i_2_n_5 ;
  wire \RefAddress_reg[5][4]_i_2_n_6 ;
  wire \RefAddress_reg[5][4]_i_3_n_0 ;
  wire \RefAddress_reg[5][4]_i_3_n_1 ;
  wire \RefAddress_reg[5][4]_i_3_n_2 ;
  wire \RefAddress_reg[5][4]_i_3_n_3 ;
  wire \RefAddress_reg[5][4]_i_3_n_4 ;
  wire \RefAddress_reg[5][4]_i_3_n_5 ;
  wire \RefAddress_reg[5][4]_i_3_n_6 ;
  wire \RefAddress_reg[5][4]_i_9_n_0 ;
  wire \RefAddress_reg[5][4]_i_9_n_1 ;
  wire \RefAddress_reg[5][4]_i_9_n_2 ;
  wire \RefAddress_reg[5][4]_i_9_n_3 ;
  wire \RefAddress_reg[5][4]_i_9_n_4 ;
  wire \RefAddress_reg[5][4]_i_9_n_5 ;
  wire \RefAddress_reg[5][4]_i_9_n_6 ;
  wire \RefAddress_reg[5][8]_i_10_n_0 ;
  wire \RefAddress_reg[5][8]_i_10_n_1 ;
  wire \RefAddress_reg[5][8]_i_10_n_2 ;
  wire \RefAddress_reg[5][8]_i_10_n_3 ;
  wire \RefAddress_reg[5][8]_i_10_n_4 ;
  wire \RefAddress_reg[5][8]_i_10_n_5 ;
  wire \RefAddress_reg[5][8]_i_10_n_6 ;
  wire \RefAddress_reg[5][8]_i_10_n_7 ;
  wire \RefAddress_reg[5][8]_i_2_n_0 ;
  wire \RefAddress_reg[5][8]_i_2_n_1 ;
  wire \RefAddress_reg[5][8]_i_2_n_2 ;
  wire \RefAddress_reg[5][8]_i_2_n_3 ;
  wire \RefAddress_reg[5][8]_i_2_n_4 ;
  wire \RefAddress_reg[5][8]_i_2_n_5 ;
  wire \RefAddress_reg[5][8]_i_2_n_6 ;
  wire \RefAddress_reg[5][8]_i_2_n_7 ;
  wire \RefAddress_reg[5][8]_i_3_n_0 ;
  wire \RefAddress_reg[5][8]_i_3_n_1 ;
  wire \RefAddress_reg[5][8]_i_3_n_2 ;
  wire \RefAddress_reg[5][8]_i_3_n_3 ;
  wire \RefAddress_reg[5][8]_i_3_n_4 ;
  wire \RefAddress_reg[5][8]_i_3_n_5 ;
  wire \RefAddress_reg[5][8]_i_3_n_6 ;
  wire \RefAddress_reg[5][8]_i_3_n_7 ;
  wire \RefAddress_reg[5][8]_i_9_n_0 ;
  wire \RefAddress_reg[5][8]_i_9_n_1 ;
  wire \RefAddress_reg[5][8]_i_9_n_2 ;
  wire \RefAddress_reg[5][8]_i_9_n_3 ;
  wire \RefAddress_reg[5][8]_i_9_n_4 ;
  wire \RefAddress_reg[5][8]_i_9_n_5 ;
  wire \RefAddress_reg[5][8]_i_9_n_6 ;
  wire \RefAddress_reg[5][8]_i_9_n_7 ;
  wire \RefAddress_reg[6][11]_i_104_n_3 ;
  wire \RefAddress_reg[6][11]_i_108_n_3 ;
  wire \RefAddress_reg[6][11]_i_109_n_3 ;
  wire \RefAddress_reg[6][11]_i_112_n_0 ;
  wire \RefAddress_reg[6][11]_i_112_n_1 ;
  wire \RefAddress_reg[6][11]_i_112_n_2 ;
  wire \RefAddress_reg[6][11]_i_112_n_3 ;
  wire \RefAddress_reg[6][11]_i_112_n_4 ;
  wire \RefAddress_reg[6][11]_i_112_n_5 ;
  wire \RefAddress_reg[6][11]_i_112_n_6 ;
  wire \RefAddress_reg[6][11]_i_115_n_0 ;
  wire \RefAddress_reg[6][11]_i_115_n_1 ;
  wire \RefAddress_reg[6][11]_i_115_n_2 ;
  wire \RefAddress_reg[6][11]_i_115_n_3 ;
  wire \RefAddress_reg[6][11]_i_115_n_4 ;
  wire \RefAddress_reg[6][11]_i_115_n_5 ;
  wire \RefAddress_reg[6][11]_i_115_n_6 ;
  wire \RefAddress_reg[6][11]_i_118_n_0 ;
  wire \RefAddress_reg[6][11]_i_118_n_1 ;
  wire \RefAddress_reg[6][11]_i_118_n_2 ;
  wire \RefAddress_reg[6][11]_i_118_n_3 ;
  wire \RefAddress_reg[6][11]_i_118_n_4 ;
  wire \RefAddress_reg[6][11]_i_118_n_5 ;
  wire \RefAddress_reg[6][11]_i_118_n_6 ;
  wire \RefAddress_reg[6][11]_i_11_n_3 ;
  wire \RefAddress_reg[6][11]_i_11_n_6 ;
  wire \RefAddress_reg[6][11]_i_11_n_7 ;
  wire \RefAddress_reg[6][11]_i_13_n_3 ;
  wire \RefAddress_reg[6][11]_i_13_n_6 ;
  wire \RefAddress_reg[6][11]_i_13_n_7 ;
  wire \RefAddress_reg[6][11]_i_15_n_0 ;
  wire \RefAddress_reg[6][11]_i_15_n_1 ;
  wire \RefAddress_reg[6][11]_i_15_n_2 ;
  wire \RefAddress_reg[6][11]_i_15_n_3 ;
  wire \RefAddress_reg[6][11]_i_15_n_4 ;
  wire \RefAddress_reg[6][11]_i_15_n_5 ;
  wire \RefAddress_reg[6][11]_i_15_n_6 ;
  wire \RefAddress_reg[6][11]_i_15_n_7 ;
  wire \RefAddress_reg[6][11]_i_16_n_3 ;
  wire \RefAddress_reg[6][11]_i_18_n_0 ;
  wire \RefAddress_reg[6][11]_i_18_n_1 ;
  wire \RefAddress_reg[6][11]_i_18_n_2 ;
  wire \RefAddress_reg[6][11]_i_18_n_3 ;
  wire \RefAddress_reg[6][11]_i_18_n_4 ;
  wire \RefAddress_reg[6][11]_i_18_n_5 ;
  wire \RefAddress_reg[6][11]_i_18_n_6 ;
  wire \RefAddress_reg[6][11]_i_18_n_7 ;
  wire \RefAddress_reg[6][11]_i_19_n_0 ;
  wire \RefAddress_reg[6][11]_i_19_n_1 ;
  wire \RefAddress_reg[6][11]_i_19_n_2 ;
  wire \RefAddress_reg[6][11]_i_19_n_3 ;
  wire \RefAddress_reg[6][11]_i_19_n_4 ;
  wire \RefAddress_reg[6][11]_i_19_n_5 ;
  wire \RefAddress_reg[6][11]_i_19_n_6 ;
  wire \RefAddress_reg[6][11]_i_20_n_0 ;
  wire \RefAddress_reg[6][11]_i_20_n_1 ;
  wire \RefAddress_reg[6][11]_i_20_n_2 ;
  wire \RefAddress_reg[6][11]_i_20_n_3 ;
  wire \RefAddress_reg[6][11]_i_20_n_4 ;
  wire \RefAddress_reg[6][11]_i_20_n_5 ;
  wire \RefAddress_reg[6][11]_i_20_n_6 ;
  wire \RefAddress_reg[6][11]_i_22_n_0 ;
  wire \RefAddress_reg[6][11]_i_22_n_1 ;
  wire \RefAddress_reg[6][11]_i_22_n_2 ;
  wire \RefAddress_reg[6][11]_i_22_n_3 ;
  wire \RefAddress_reg[6][11]_i_22_n_4 ;
  wire \RefAddress_reg[6][11]_i_22_n_5 ;
  wire \RefAddress_reg[6][11]_i_22_n_6 ;
  wire \RefAddress_reg[6][11]_i_22_n_7 ;
  wire \RefAddress_reg[6][11]_i_23_n_0 ;
  wire \RefAddress_reg[6][11]_i_23_n_1 ;
  wire \RefAddress_reg[6][11]_i_23_n_2 ;
  wire \RefAddress_reg[6][11]_i_23_n_3 ;
  wire \RefAddress_reg[6][11]_i_23_n_4 ;
  wire \RefAddress_reg[6][11]_i_23_n_5 ;
  wire \RefAddress_reg[6][11]_i_23_n_6 ;
  wire \RefAddress_reg[6][11]_i_31_n_0 ;
  wire \RefAddress_reg[6][11]_i_31_n_1 ;
  wire \RefAddress_reg[6][11]_i_31_n_2 ;
  wire \RefAddress_reg[6][11]_i_31_n_3 ;
  wire \RefAddress_reg[6][11]_i_31_n_4 ;
  wire \RefAddress_reg[6][11]_i_31_n_5 ;
  wire \RefAddress_reg[6][11]_i_31_n_6 ;
  wire \RefAddress_reg[6][11]_i_31_n_7 ;
  wire \RefAddress_reg[6][11]_i_35_n_0 ;
  wire \RefAddress_reg[6][11]_i_35_n_1 ;
  wire \RefAddress_reg[6][11]_i_35_n_2 ;
  wire \RefAddress_reg[6][11]_i_35_n_3 ;
  wire \RefAddress_reg[6][11]_i_35_n_4 ;
  wire \RefAddress_reg[6][11]_i_35_n_5 ;
  wire \RefAddress_reg[6][11]_i_35_n_6 ;
  wire \RefAddress_reg[6][11]_i_35_n_7 ;
  wire \RefAddress_reg[6][11]_i_37_n_0 ;
  wire \RefAddress_reg[6][11]_i_37_n_1 ;
  wire \RefAddress_reg[6][11]_i_37_n_2 ;
  wire \RefAddress_reg[6][11]_i_37_n_3 ;
  wire \RefAddress_reg[6][11]_i_37_n_4 ;
  wire \RefAddress_reg[6][11]_i_37_n_5 ;
  wire \RefAddress_reg[6][11]_i_37_n_6 ;
  wire \RefAddress_reg[6][11]_i_37_n_7 ;
  wire \RefAddress_reg[6][11]_i_39_n_3 ;
  wire \RefAddress_reg[6][11]_i_40_n_3 ;
  wire \RefAddress_reg[6][11]_i_40_n_6 ;
  wire \RefAddress_reg[6][11]_i_40_n_7 ;
  wire \RefAddress_reg[6][11]_i_42_n_3 ;
  wire \RefAddress_reg[6][11]_i_42_n_6 ;
  wire \RefAddress_reg[6][11]_i_42_n_7 ;
  wire \RefAddress_reg[6][11]_i_44_n_3 ;
  wire \RefAddress_reg[6][11]_i_47_n_3 ;
  wire \RefAddress_reg[6][11]_i_51_n_0 ;
  wire \RefAddress_reg[6][11]_i_51_n_1 ;
  wire \RefAddress_reg[6][11]_i_51_n_2 ;
  wire \RefAddress_reg[6][11]_i_51_n_3 ;
  wire \RefAddress_reg[6][11]_i_51_n_4 ;
  wire \RefAddress_reg[6][11]_i_51_n_5 ;
  wire \RefAddress_reg[6][11]_i_51_n_6 ;
  wire \RefAddress_reg[6][11]_i_51_n_7 ;
  wire \RefAddress_reg[6][11]_i_52_n_0 ;
  wire \RefAddress_reg[6][11]_i_52_n_1 ;
  wire \RefAddress_reg[6][11]_i_52_n_2 ;
  wire \RefAddress_reg[6][11]_i_52_n_3 ;
  wire \RefAddress_reg[6][11]_i_52_n_4 ;
  wire \RefAddress_reg[6][11]_i_52_n_5 ;
  wire \RefAddress_reg[6][11]_i_52_n_6 ;
  wire \RefAddress_reg[6][11]_i_52_n_7 ;
  wire \RefAddress_reg[6][11]_i_53_n_0 ;
  wire \RefAddress_reg[6][11]_i_53_n_1 ;
  wire \RefAddress_reg[6][11]_i_53_n_2 ;
  wire \RefAddress_reg[6][11]_i_53_n_3 ;
  wire \RefAddress_reg[6][11]_i_53_n_4 ;
  wire \RefAddress_reg[6][11]_i_53_n_5 ;
  wire \RefAddress_reg[6][11]_i_53_n_6 ;
  wire \RefAddress_reg[6][11]_i_60_n_0 ;
  wire \RefAddress_reg[6][11]_i_60_n_1 ;
  wire \RefAddress_reg[6][11]_i_60_n_2 ;
  wire \RefAddress_reg[6][11]_i_60_n_3 ;
  wire \RefAddress_reg[6][11]_i_60_n_4 ;
  wire \RefAddress_reg[6][11]_i_60_n_5 ;
  wire \RefAddress_reg[6][11]_i_60_n_6 ;
  wire \RefAddress_reg[6][11]_i_60_n_7 ;
  wire \RefAddress_reg[6][11]_i_61_n_0 ;
  wire \RefAddress_reg[6][11]_i_61_n_1 ;
  wire \RefAddress_reg[6][11]_i_61_n_2 ;
  wire \RefAddress_reg[6][11]_i_61_n_3 ;
  wire \RefAddress_reg[6][11]_i_61_n_4 ;
  wire \RefAddress_reg[6][11]_i_61_n_5 ;
  wire \RefAddress_reg[6][11]_i_61_n_6 ;
  wire \RefAddress_reg[6][11]_i_61_n_7 ;
  wire \RefAddress_reg[6][11]_i_62_n_0 ;
  wire \RefAddress_reg[6][11]_i_62_n_1 ;
  wire \RefAddress_reg[6][11]_i_62_n_2 ;
  wire \RefAddress_reg[6][11]_i_62_n_3 ;
  wire \RefAddress_reg[6][11]_i_62_n_4 ;
  wire \RefAddress_reg[6][11]_i_62_n_5 ;
  wire \RefAddress_reg[6][11]_i_62_n_6 ;
  wire \RefAddress_reg[6][11]_i_62_n_7 ;
  wire \RefAddress_reg[6][11]_i_68_n_0 ;
  wire \RefAddress_reg[6][11]_i_68_n_1 ;
  wire \RefAddress_reg[6][11]_i_68_n_2 ;
  wire \RefAddress_reg[6][11]_i_68_n_3 ;
  wire \RefAddress_reg[6][11]_i_68_n_4 ;
  wire \RefAddress_reg[6][11]_i_68_n_5 ;
  wire \RefAddress_reg[6][11]_i_68_n_6 ;
  wire \RefAddress_reg[6][11]_i_68_n_7 ;
  wire \RefAddress_reg[6][11]_i_69_n_0 ;
  wire \RefAddress_reg[6][11]_i_69_n_1 ;
  wire \RefAddress_reg[6][11]_i_69_n_2 ;
  wire \RefAddress_reg[6][11]_i_69_n_3 ;
  wire \RefAddress_reg[6][11]_i_69_n_4 ;
  wire \RefAddress_reg[6][11]_i_69_n_5 ;
  wire \RefAddress_reg[6][11]_i_69_n_6 ;
  wire \RefAddress_reg[6][11]_i_72_n_3 ;
  wire \RefAddress_reg[6][11]_i_76_n_0 ;
  wire \RefAddress_reg[6][11]_i_76_n_1 ;
  wire \RefAddress_reg[6][11]_i_76_n_2 ;
  wire \RefAddress_reg[6][11]_i_76_n_3 ;
  wire \RefAddress_reg[6][11]_i_76_n_4 ;
  wire \RefAddress_reg[6][11]_i_76_n_5 ;
  wire \RefAddress_reg[6][11]_i_76_n_6 ;
  wire \RefAddress_reg[6][11]_i_76_n_7 ;
  wire \RefAddress_reg[6][11]_i_79_n_0 ;
  wire \RefAddress_reg[6][11]_i_79_n_1 ;
  wire \RefAddress_reg[6][11]_i_79_n_2 ;
  wire \RefAddress_reg[6][11]_i_79_n_3 ;
  wire \RefAddress_reg[6][11]_i_79_n_4 ;
  wire \RefAddress_reg[6][11]_i_79_n_5 ;
  wire \RefAddress_reg[6][11]_i_79_n_6 ;
  wire \RefAddress_reg[6][11]_i_79_n_7 ;
  wire \RefAddress_reg[6][11]_i_85_n_0 ;
  wire \RefAddress_reg[6][11]_i_85_n_1 ;
  wire \RefAddress_reg[6][11]_i_85_n_2 ;
  wire \RefAddress_reg[6][11]_i_85_n_3 ;
  wire \RefAddress_reg[6][11]_i_85_n_4 ;
  wire \RefAddress_reg[6][11]_i_85_n_5 ;
  wire \RefAddress_reg[6][11]_i_85_n_6 ;
  wire \RefAddress_reg[6][11]_i_85_n_7 ;
  wire \RefAddress_reg[6][11]_i_89_n_0 ;
  wire \RefAddress_reg[6][11]_i_89_n_1 ;
  wire \RefAddress_reg[6][11]_i_89_n_2 ;
  wire \RefAddress_reg[6][11]_i_89_n_3 ;
  wire \RefAddress_reg[6][11]_i_89_n_4 ;
  wire \RefAddress_reg[6][11]_i_89_n_5 ;
  wire \RefAddress_reg[6][11]_i_89_n_6 ;
  wire \RefAddress_reg[6][11]_i_89_n_7 ;
  wire \RefAddress_reg[6][5]_i_3_n_0 ;
  wire \RefAddress_reg[6][5]_i_3_n_1 ;
  wire \RefAddress_reg[6][5]_i_3_n_2 ;
  wire \RefAddress_reg[6][5]_i_3_n_3 ;
  wire \RefAddress_reg[6][5]_i_3_n_4 ;
  wire \RefAddress_reg[6][5]_i_3_n_5 ;
  wire \RefAddress_reg[6][5]_i_3_n_6 ;
  wire \RefAddress_reg[6][5]_i_4_n_0 ;
  wire \RefAddress_reg[6][5]_i_4_n_1 ;
  wire \RefAddress_reg[6][5]_i_4_n_2 ;
  wire \RefAddress_reg[6][5]_i_4_n_3 ;
  wire \RefAddress_reg[6][5]_i_4_n_4 ;
  wire \RefAddress_reg[6][5]_i_4_n_5 ;
  wire \RefAddress_reg[6][5]_i_4_n_6 ;
  wire \RefAddress_reg[6][5]_i_5_n_0 ;
  wire \RefAddress_reg[6][5]_i_5_n_1 ;
  wire \RefAddress_reg[6][5]_i_5_n_2 ;
  wire \RefAddress_reg[6][5]_i_5_n_3 ;
  wire \RefAddress_reg[6][5]_i_5_n_4 ;
  wire \RefAddress_reg[6][5]_i_5_n_5 ;
  wire \RefAddress_reg[6][5]_i_5_n_6 ;
  wire \RefAddress_reg[6][5]_i_6_n_0 ;
  wire \RefAddress_reg[6][5]_i_6_n_1 ;
  wire \RefAddress_reg[6][5]_i_6_n_2 ;
  wire \RefAddress_reg[6][5]_i_6_n_3 ;
  wire \RefAddress_reg[6][5]_i_6_n_4 ;
  wire \RefAddress_reg[6][5]_i_6_n_5 ;
  wire \RefAddress_reg[6][5]_i_6_n_6 ;
  wire \RefAddress_reg[6][9]_i_3_n_0 ;
  wire \RefAddress_reg[6][9]_i_3_n_1 ;
  wire \RefAddress_reg[6][9]_i_3_n_2 ;
  wire \RefAddress_reg[6][9]_i_3_n_3 ;
  wire \RefAddress_reg[6][9]_i_3_n_4 ;
  wire \RefAddress_reg[6][9]_i_3_n_5 ;
  wire \RefAddress_reg[6][9]_i_3_n_6 ;
  wire \RefAddress_reg[6][9]_i_3_n_7 ;
  wire \RefAddress_reg[6][9]_i_4_n_0 ;
  wire \RefAddress_reg[6][9]_i_4_n_1 ;
  wire \RefAddress_reg[6][9]_i_4_n_2 ;
  wire \RefAddress_reg[6][9]_i_4_n_3 ;
  wire \RefAddress_reg[6][9]_i_4_n_4 ;
  wire \RefAddress_reg[6][9]_i_4_n_5 ;
  wire \RefAddress_reg[6][9]_i_4_n_6 ;
  wire \RefAddress_reg[6][9]_i_4_n_7 ;
  wire \RefAddress_reg[6][9]_i_5_n_0 ;
  wire \RefAddress_reg[6][9]_i_5_n_1 ;
  wire \RefAddress_reg[6][9]_i_5_n_2 ;
  wire \RefAddress_reg[6][9]_i_5_n_3 ;
  wire \RefAddress_reg[6][9]_i_5_n_4 ;
  wire \RefAddress_reg[6][9]_i_5_n_5 ;
  wire \RefAddress_reg[6][9]_i_5_n_6 ;
  wire \RefAddress_reg[6][9]_i_5_n_7 ;
  wire \RefAddress_reg[6][9]_i_6_n_0 ;
  wire \RefAddress_reg[6][9]_i_6_n_1 ;
  wire \RefAddress_reg[6][9]_i_6_n_2 ;
  wire \RefAddress_reg[6][9]_i_6_n_3 ;
  wire \RefAddress_reg[6][9]_i_6_n_4 ;
  wire \RefAddress_reg[6][9]_i_6_n_5 ;
  wire \RefAddress_reg[6][9]_i_6_n_6 ;
  wire \RefAddress_reg[6][9]_i_6_n_7 ;
  wire [0:0]SR;
  wire clk;
  wire [15:0]count;
  wire count1;
  wire count1_carry__0_i_1_n_0;
  wire count1_carry__0_i_2_n_0;
  wire count1_carry__0_i_3_n_0;
  wire count1_carry__0_i_4_n_0;
  wire count1_carry__0_i_5_n_0;
  wire count1_carry__0_n_2;
  wire count1_carry__0_n_3;
  wire count1_carry_i_1_n_0;
  wire count1_carry_i_2_n_0;
  wire count1_carry_i_3_n_0;
  wire count1_carry_i_4_n_0;
  wire count1_carry_i_5_n_0;
  wire count1_carry_i_6_n_0;
  wire count1_carry_i_7_n_0;
  wire count1_carry_n_0;
  wire count1_carry_n_1;
  wire count1_carry_n_2;
  wire count1_carry_n_3;
  wire \countMulti[0]_i_2_n_0 ;
  wire [15:12]countMulti_reg;
  wire \countMulti_reg[0]_i_1_n_0 ;
  wire \countMulti_reg[0]_i_1_n_1 ;
  wire \countMulti_reg[0]_i_1_n_2 ;
  wire \countMulti_reg[0]_i_1_n_3 ;
  wire \countMulti_reg[0]_i_1_n_4 ;
  wire \countMulti_reg[0]_i_1_n_5 ;
  wire \countMulti_reg[0]_i_1_n_6 ;
  wire \countMulti_reg[0]_i_1_n_7 ;
  wire \countMulti_reg[12]_i_1_n_1 ;
  wire \countMulti_reg[12]_i_1_n_2 ;
  wire \countMulti_reg[12]_i_1_n_3 ;
  wire \countMulti_reg[12]_i_1_n_4 ;
  wire \countMulti_reg[12]_i_1_n_5 ;
  wire \countMulti_reg[12]_i_1_n_6 ;
  wire \countMulti_reg[12]_i_1_n_7 ;
  wire \countMulti_reg[4]_i_1_n_0 ;
  wire \countMulti_reg[4]_i_1_n_1 ;
  wire \countMulti_reg[4]_i_1_n_2 ;
  wire \countMulti_reg[4]_i_1_n_3 ;
  wire \countMulti_reg[4]_i_1_n_4 ;
  wire \countMulti_reg[4]_i_1_n_5 ;
  wire \countMulti_reg[4]_i_1_n_6 ;
  wire \countMulti_reg[4]_i_1_n_7 ;
  wire \countMulti_reg[8]_i_1_n_0 ;
  wire \countMulti_reg[8]_i_1_n_1 ;
  wire \countMulti_reg[8]_i_1_n_2 ;
  wire \countMulti_reg[8]_i_1_n_3 ;
  wire \countMulti_reg[8]_i_1_n_4 ;
  wire \countMulti_reg[8]_i_1_n_5 ;
  wire \countMulti_reg[8]_i_1_n_6 ;
  wire \countMulti_reg[8]_i_1_n_7 ;
  wire [11:0]countMulti_reg__0;
  wire \count[15]_i_1_n_0 ;
  wire \count[15]_i_2_n_0 ;
  wire \count[3]_i_2_n_0 ;
  wire \count_reg[11]_i_1_n_0 ;
  wire \count_reg[11]_i_1_n_1 ;
  wire \count_reg[11]_i_1_n_2 ;
  wire \count_reg[11]_i_1_n_3 ;
  wire \count_reg[11]_i_1_n_4 ;
  wire \count_reg[11]_i_1_n_5 ;
  wire \count_reg[11]_i_1_n_6 ;
  wire \count_reg[11]_i_1_n_7 ;
  wire \count_reg[15]_i_3_n_1 ;
  wire \count_reg[15]_i_3_n_2 ;
  wire \count_reg[15]_i_3_n_3 ;
  wire \count_reg[15]_i_3_n_4 ;
  wire \count_reg[15]_i_3_n_5 ;
  wire \count_reg[15]_i_3_n_6 ;
  wire \count_reg[15]_i_3_n_7 ;
  wire \count_reg[3]_i_1_n_0 ;
  wire \count_reg[3]_i_1_n_1 ;
  wire \count_reg[3]_i_1_n_2 ;
  wire \count_reg[3]_i_1_n_3 ;
  wire \count_reg[3]_i_1_n_4 ;
  wire \count_reg[3]_i_1_n_5 ;
  wire \count_reg[3]_i_1_n_6 ;
  wire \count_reg[3]_i_1_n_7 ;
  wire \count_reg[7]_i_1_n_0 ;
  wire \count_reg[7]_i_1_n_1 ;
  wire \count_reg[7]_i_1_n_2 ;
  wire \count_reg[7]_i_1_n_3 ;
  wire \count_reg[7]_i_1_n_4 ;
  wire \count_reg[7]_i_1_n_5 ;
  wire \count_reg[7]_i_1_n_6 ;
  wire \count_reg[7]_i_1_n_7 ;
  wire i___0_carry__0_i_1_n_0;
  wire i___0_carry__0_i_2_n_0;
  wire i___0_carry__0_i_3_n_0;
  wire i___0_carry__0_i_4_n_0;
  wire i___0_carry__10_i_1_n_0;
  wire i___0_carry__10_i_2_n_0;
  wire i___0_carry__10_i_3_n_0;
  wire i___0_carry__11_i_1_n_0;
  wire i___0_carry__11_i_2_n_0;
  wire i___0_carry__11_i_3_n_0;
  wire i___0_carry__11_i_4_n_0;
  wire i___0_carry__11_i_5_n_0;
  wire i___0_carry__12_i_1_n_0;
  wire i___0_carry__12_i_2_n_0;
  wire i___0_carry__12_i_3_n_0;
  wire i___0_carry__12_i_4_n_0;
  wire i___0_carry__12_i_5_n_0;
  wire i___0_carry__12_i_6_n_0;
  wire i___0_carry__12_i_7_n_0;
  wire i___0_carry__12_i_8_n_0;
  wire i___0_carry__13_i_1_n_0;
  wire i___0_carry__13_i_2_n_0;
  wire i___0_carry__13_i_3_n_0;
  wire i___0_carry__13_i_4_n_0;
  wire i___0_carry__13_i_5_n_0;
  wire i___0_carry__13_i_6_n_0;
  wire i___0_carry__13_i_7_n_0;
  wire i___0_carry__13_i_8_n_0;
  wire i___0_carry__14_i_1_n_0;
  wire i___0_carry__14_i_2_n_0;
  wire i___0_carry__14_i_3_n_0;
  wire i___0_carry__15_i_1_n_0;
  wire i___0_carry__15_i_2_n_0;
  wire i___0_carry__15_i_3_n_0;
  wire i___0_carry__15_i_4_n_0;
  wire i___0_carry__16_i_1_n_0;
  wire i___0_carry__16_i_2_n_0;
  wire i___0_carry__16_i_3_n_0;
  wire i___0_carry__16_i_4_n_0;
  wire i___0_carry__16_i_5_n_0;
  wire i___0_carry__16_i_6_n_0;
  wire i___0_carry__16_i_7_n_0;
  wire i___0_carry__17_i_1_n_0;
  wire i___0_carry__17_i_2_n_0;
  wire i___0_carry__17_i_3_n_0;
  wire i___0_carry__17_i_4_n_0;
  wire i___0_carry__17_i_5_n_0;
  wire i___0_carry__17_i_6_n_0;
  wire i___0_carry__17_i_7_n_0;
  wire i___0_carry__17_i_8_n_0;
  wire i___0_carry__18_i_1_n_0;
  wire i___0_carry__18_i_2_n_0;
  wire i___0_carry__18_i_3_n_0;
  wire i___0_carry__19_i_1_n_0;
  wire i___0_carry__19_i_2_n_0;
  wire i___0_carry__19_i_3_n_0;
  wire i___0_carry__19_i_4_n_0;
  wire i___0_carry__19_i_5_n_0;
  wire i___0_carry__1_i_1_n_0;
  wire i___0_carry__1_i_2_n_0;
  wire i___0_carry__1_i_3_n_0;
  wire i___0_carry__1_i_4_n_0;
  wire i___0_carry__20_i_1_n_0;
  wire i___0_carry__20_i_2_n_0;
  wire i___0_carry__20_i_3_n_0;
  wire i___0_carry__20_i_4_n_0;
  wire i___0_carry__20_i_5_n_0;
  wire i___0_carry__20_i_6_n_0;
  wire i___0_carry__20_i_7_n_0;
  wire i___0_carry__20_i_8_n_0;
  wire i___0_carry__21_i_1_n_0;
  wire i___0_carry__21_i_2_n_0;
  wire i___0_carry__21_i_3_n_0;
  wire i___0_carry__21_i_4_n_0;
  wire i___0_carry__21_i_5_n_0;
  wire i___0_carry__21_i_6_n_0;
  wire i___0_carry__21_i_7_n_0;
  wire i___0_carry__21_i_8_n_0;
  wire i___0_carry__22_i_1_n_0;
  wire i___0_carry__22_i_2_n_0;
  wire i___0_carry__22_i_3_n_0;
  wire i___0_carry__23_i_1_n_0;
  wire i___0_carry__23_i_2_n_0;
  wire i___0_carry__23_i_3_n_0;
  wire i___0_carry__23_i_4_n_0;
  wire i___0_carry__23_i_5_n_0;
  wire i___0_carry__24_i_1_n_0;
  wire i___0_carry__24_i_2_n_0;
  wire i___0_carry__24_i_3_n_0;
  wire i___0_carry__24_i_4_n_0;
  wire i___0_carry__24_i_5_n_0;
  wire i___0_carry__24_i_6_n_0;
  wire i___0_carry__24_i_7_n_0;
  wire i___0_carry__25_i_1_n_0;
  wire i___0_carry__25_i_2_n_0;
  wire i___0_carry__25_i_3_n_0;
  wire i___0_carry__25_i_4_n_0;
  wire i___0_carry__25_i_5_n_0;
  wire i___0_carry__25_i_6_n_0;
  wire i___0_carry__25_i_7_n_0;
  wire i___0_carry__25_i_8_n_0;
  wire i___0_carry__26_i_1_n_0;
  wire i___0_carry__26_i_2_n_0;
  wire i___0_carry__26_i_3_n_0;
  wire i___0_carry__27_i_1_n_0;
  wire i___0_carry__27_i_2_n_0;
  wire i___0_carry__27_i_3_n_0;
  wire i___0_carry__27_i_4_n_0;
  wire i___0_carry__27_i_5_n_0;
  wire i___0_carry__28_i_1_n_0;
  wire i___0_carry__28_i_2_n_0;
  wire i___0_carry__28_i_3_n_0;
  wire i___0_carry__28_i_4_n_0;
  wire i___0_carry__28_i_5_n_0;
  wire i___0_carry__28_i_6_n_0;
  wire i___0_carry__28_i_7_n_0;
  wire i___0_carry__28_i_8_n_0;
  wire i___0_carry__29_i_1_n_0;
  wire i___0_carry__29_i_2_n_0;
  wire i___0_carry__29_i_3_n_0;
  wire i___0_carry__29_i_4_n_0;
  wire i___0_carry__29_i_5_n_0;
  wire i___0_carry__29_i_6_n_0;
  wire i___0_carry__29_i_7_n_0;
  wire i___0_carry__29_i_8_n_0;
  wire i___0_carry__2_i_1_n_0;
  wire i___0_carry__2_i_2_n_0;
  wire i___0_carry__30_i_1_n_0;
  wire i___0_carry__30_i_2_n_0;
  wire i___0_carry__30_i_3_n_0;
  wire i___0_carry__3_i_1_n_0;
  wire i___0_carry__3_i_2_n_0;
  wire i___0_carry__3_i_3_n_0;
  wire i___0_carry__3_i_4_n_0;
  wire i___0_carry__3_i_5_n_0;
  wire i___0_carry__4_i_1_n_0;
  wire i___0_carry__4_i_2_n_0;
  wire i___0_carry__4_i_3_n_0;
  wire i___0_carry__4_i_4_n_0;
  wire i___0_carry__4_i_5_n_0;
  wire i___0_carry__4_i_6_n_0;
  wire i___0_carry__4_i_7_n_0;
  wire i___0_carry__4_i_8_n_0;
  wire i___0_carry__5_i_1_n_0;
  wire i___0_carry__5_i_2_n_0;
  wire i___0_carry__5_i_3_n_0;
  wire i___0_carry__5_i_4_n_0;
  wire i___0_carry__5_i_5_n_0;
  wire i___0_carry__5_i_6_n_0;
  wire i___0_carry__5_i_7_n_0;
  wire i___0_carry__5_i_8_n_0;
  wire i___0_carry__6_i_1_n_0;
  wire i___0_carry__6_i_2_n_0;
  wire i___0_carry__6_i_3_n_0;
  wire i___0_carry__7_i_1_n_0;
  wire i___0_carry__7_i_2_n_0;
  wire i___0_carry__7_i_3_n_0;
  wire i___0_carry__7_i_4_n_0;
  wire i___0_carry__7_i_5_n_0;
  wire i___0_carry__8_i_1_n_0;
  wire i___0_carry__8_i_2_n_0;
  wire i___0_carry__8_i_3_n_0;
  wire i___0_carry__8_i_4_n_0;
  wire i___0_carry__8_i_5_n_0;
  wire i___0_carry__8_i_6_n_0;
  wire i___0_carry__8_i_7_n_0;
  wire i___0_carry__9_i_1_n_0;
  wire i___0_carry__9_i_2_n_0;
  wire i___0_carry__9_i_3_n_0;
  wire i___0_carry__9_i_4_n_0;
  wire i___0_carry__9_i_5_n_0;
  wire i___0_carry__9_i_6_n_0;
  wire i___0_carry__9_i_7_n_0;
  wire i___0_carry__9_i_8_n_0;
  wire i___0_carry_i_1_n_0;
  wire i___0_carry_i_2_n_0;
  wire i___0_carry_i_3_n_0;
  wire i___0_carry_i_4_n_0;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_1__5_n_0;
  wire i__carry__0_i_1__6_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry__0_i_2__5_n_0;
  wire i__carry__0_i_2__6_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_3__4_n_0;
  wire i__carry__0_i_3__5_n_0;
  wire i__carry__0_i_3__6_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__0_i_4__5_n_0;
  wire i__carry__0_i_4__6_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_5__1_n_0;
  wire i__carry__0_i_5__2_n_0;
  wire i__carry__0_i_5__3_n_0;
  wire i__carry__0_i_5__4_n_0;
  wire i__carry__0_i_5__5_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6__0_n_0;
  wire i__carry__0_i_6__1_n_0;
  wire i__carry__0_i_6__2_n_0;
  wire i__carry__0_i_6__3_n_0;
  wire i__carry__0_i_6__4_n_0;
  wire i__carry__0_i_6__5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7__0_n_0;
  wire i__carry__0_i_7__1_n_0;
  wire i__carry__0_i_7__2_n_0;
  wire i__carry__0_i_7__3_n_0;
  wire i__carry__0_i_7__4_n_0;
  wire i__carry__0_i_7__5_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8__0_n_0;
  wire i__carry__0_i_8__1_n_0;
  wire i__carry__0_i_8__2_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_1__4_n_0;
  wire i__carry__1_i_1__5_n_0;
  wire i__carry__1_i_1__6_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_2__3_n_0;
  wire i__carry__1_i_2__4_n_0;
  wire i__carry__1_i_2__5_n_0;
  wire i__carry__1_i_2__6_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_3__3_n_0;
  wire i__carry__1_i_3__4_n_0;
  wire i__carry__1_i_3__5_n_0;
  wire i__carry__1_i_3__6_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__1_i_4__3_n_0;
  wire i__carry__1_i_4__4_n_0;
  wire i__carry__1_i_4__5_n_0;
  wire i__carry__1_i_4__6_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__1_i_5__1_n_0;
  wire i__carry__1_i_5__2_n_0;
  wire i__carry__1_i_5__3_n_0;
  wire i__carry__1_i_5__4_n_0;
  wire i__carry__1_i_5__5_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6__0_n_0;
  wire i__carry__1_i_6__1_n_0;
  wire i__carry__1_i_6__2_n_0;
  wire i__carry__1_i_6__3_n_0;
  wire i__carry__1_i_6__4_n_0;
  wire i__carry__1_i_6__5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7__0_n_0;
  wire i__carry__1_i_7__1_n_0;
  wire i__carry__1_i_7__2_n_0;
  wire i__carry__1_i_7__3_n_0;
  wire i__carry__1_i_7__4_n_0;
  wire i__carry__1_i_7__5_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8__0_n_0;
  wire i__carry__1_i_8__1_n_0;
  wire i__carry__1_i_8__2_n_0;
  wire i__carry__1_i_8__3_n_0;
  wire i__carry__1_i_8__4_n_0;
  wire i__carry__1_i_8__5_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_1__3_n_0;
  wire i__carry__2_i_1__4_n_0;
  wire i__carry__2_i_1__5_n_0;
  wire i__carry__2_i_1__6_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_2__3_n_0;
  wire i__carry__2_i_2__4_n_0;
  wire i__carry__2_i_2__5_n_0;
  wire i__carry__2_i_2__6_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry__2_i_3__3_n_0;
  wire i__carry__2_i_3__4_n_0;
  wire i__carry__2_i_3__5_n_0;
  wire i__carry__2_i_3__6_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__2_i_4__1_n_0;
  wire i__carry__2_i_4__2_n_0;
  wire i__carry__2_i_4__3_n_0;
  wire i__carry__2_i_4__4_n_0;
  wire i__carry__2_i_4__5_n_0;
  wire i__carry__2_i_4__6_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5__0_n_0;
  wire i__carry__2_i_5__1_n_0;
  wire i__carry__2_i_5__2_n_0;
  wire i__carry__2_i_5__3_n_0;
  wire i__carry__2_i_5__4_n_0;
  wire i__carry__2_i_5__5_n_0;
  wire i__carry__2_i_5__6_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6__0_n_0;
  wire i__carry__2_i_6__1_n_0;
  wire i__carry__2_i_6__2_n_0;
  wire i__carry__2_i_6__3_n_0;
  wire i__carry__2_i_6__4_n_0;
  wire i__carry__2_i_6__5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7__0_n_0;
  wire i__carry__2_i_7__1_n_0;
  wire i__carry__2_i_7__2_n_0;
  wire i__carry__2_i_7__3_n_0;
  wire i__carry__2_i_7__4_n_0;
  wire i__carry__2_i_7__5_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8__0_n_0;
  wire i__carry__2_i_8__1_n_0;
  wire i__carry__2_i_8__2_n_0;
  wire i__carry__2_i_8__3_n_0;
  wire i__carry__2_i_8__4_n_0;
  wire i__carry__2_i_8__5_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__3_i_1__0_n_0;
  wire i__carry__3_i_1__1_n_0;
  wire i__carry__3_i_1__2_n_0;
  wire i__carry__3_i_1__3_n_0;
  wire i__carry__3_i_1__4_n_0;
  wire i__carry__3_i_1__5_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2__0_n_0;
  wire i__carry__3_i_2__1_n_0;
  wire i__carry__3_i_2__2_n_0;
  wire i__carry__3_i_2__3_n_0;
  wire i__carry__3_i_2__4_n_0;
  wire i__carry__3_i_2__5_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_4__5_n_0;
  wire i__carry_i_4__6_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5__3_n_0;
  wire i__carry_i_5__4_n_0;
  wire i__carry_i_5_n_0;
  wire [13:2]\mux/p_0_in ;
  wire [11:2]\mux/p_2_in ;
  wire [11:2]\mux/p_3_in ;
  wire \p_0_out_inferred__1/i__carry__0_n_0 ;
  wire \p_0_out_inferred__1/i__carry__0_n_1 ;
  wire \p_0_out_inferred__1/i__carry__0_n_2 ;
  wire \p_0_out_inferred__1/i__carry__0_n_3 ;
  wire \p_0_out_inferred__1/i__carry__0_n_4 ;
  wire \p_0_out_inferred__1/i__carry__0_n_5 ;
  wire \p_0_out_inferred__1/i__carry__0_n_6 ;
  wire \p_0_out_inferred__1/i__carry__0_n_7 ;
  wire \p_0_out_inferred__1/i__carry__1_n_0 ;
  wire \p_0_out_inferred__1/i__carry__1_n_1 ;
  wire \p_0_out_inferred__1/i__carry__1_n_2 ;
  wire \p_0_out_inferred__1/i__carry__1_n_3 ;
  wire \p_0_out_inferred__1/i__carry__1_n_4 ;
  wire \p_0_out_inferred__1/i__carry__1_n_5 ;
  wire \p_0_out_inferred__1/i__carry__1_n_6 ;
  wire \p_0_out_inferred__1/i__carry__1_n_7 ;
  wire \p_0_out_inferred__1/i__carry__2_n_0 ;
  wire \p_0_out_inferred__1/i__carry__2_n_1 ;
  wire \p_0_out_inferred__1/i__carry__2_n_2 ;
  wire \p_0_out_inferred__1/i__carry__2_n_3 ;
  wire \p_0_out_inferred__1/i__carry__2_n_4 ;
  wire \p_0_out_inferred__1/i__carry__2_n_5 ;
  wire \p_0_out_inferred__1/i__carry__2_n_6 ;
  wire \p_0_out_inferred__1/i__carry__2_n_7 ;
  wire \p_0_out_inferred__1/i__carry_n_0 ;
  wire \p_0_out_inferred__1/i__carry_n_1 ;
  wire \p_0_out_inferred__1/i__carry_n_2 ;
  wire \p_0_out_inferred__1/i__carry_n_3 ;
  wire \p_0_out_inferred__1/i__carry_n_4 ;
  wire \p_0_out_inferred__1/i__carry_n_5 ;
  wire \p_0_out_inferred__1/i__carry_n_6 ;
  wire \p_0_out_inferred__1/i__carry_n_7 ;
  wire \p_0_out_inferred__11/i__carry__0_n_0 ;
  wire \p_0_out_inferred__11/i__carry__0_n_1 ;
  wire \p_0_out_inferred__11/i__carry__0_n_2 ;
  wire \p_0_out_inferred__11/i__carry__0_n_3 ;
  wire \p_0_out_inferred__11/i__carry__0_n_4 ;
  wire \p_0_out_inferred__11/i__carry__0_n_5 ;
  wire \p_0_out_inferred__11/i__carry__0_n_6 ;
  wire \p_0_out_inferred__11/i__carry__0_n_7 ;
  wire \p_0_out_inferred__11/i__carry__1_n_0 ;
  wire \p_0_out_inferred__11/i__carry__1_n_1 ;
  wire \p_0_out_inferred__11/i__carry__1_n_2 ;
  wire \p_0_out_inferred__11/i__carry__1_n_3 ;
  wire \p_0_out_inferred__11/i__carry__1_n_4 ;
  wire \p_0_out_inferred__11/i__carry__1_n_5 ;
  wire \p_0_out_inferred__11/i__carry__1_n_6 ;
  wire \p_0_out_inferred__11/i__carry__1_n_7 ;
  wire \p_0_out_inferred__11/i__carry__2_n_0 ;
  wire \p_0_out_inferred__11/i__carry__2_n_1 ;
  wire \p_0_out_inferred__11/i__carry__2_n_2 ;
  wire \p_0_out_inferred__11/i__carry__2_n_3 ;
  wire \p_0_out_inferred__11/i__carry__2_n_4 ;
  wire \p_0_out_inferred__11/i__carry__2_n_5 ;
  wire \p_0_out_inferred__11/i__carry__2_n_6 ;
  wire \p_0_out_inferred__11/i__carry__2_n_7 ;
  wire \p_0_out_inferred__11/i__carry__3_n_2 ;
  wire \p_0_out_inferred__11/i__carry__3_n_7 ;
  wire \p_0_out_inferred__11/i__carry_n_0 ;
  wire \p_0_out_inferred__11/i__carry_n_1 ;
  wire \p_0_out_inferred__11/i__carry_n_2 ;
  wire \p_0_out_inferred__11/i__carry_n_3 ;
  wire \p_0_out_inferred__11/i__carry_n_4 ;
  wire \p_0_out_inferred__11/i__carry_n_5 ;
  wire \p_0_out_inferred__11/i__carry_n_6 ;
  wire \p_0_out_inferred__13/i__carry__0_n_0 ;
  wire \p_0_out_inferred__13/i__carry__0_n_1 ;
  wire \p_0_out_inferred__13/i__carry__0_n_2 ;
  wire \p_0_out_inferred__13/i__carry__0_n_3 ;
  wire \p_0_out_inferred__13/i__carry__0_n_4 ;
  wire \p_0_out_inferred__13/i__carry__0_n_5 ;
  wire \p_0_out_inferred__13/i__carry__0_n_6 ;
  wire \p_0_out_inferred__13/i__carry__0_n_7 ;
  wire \p_0_out_inferred__13/i__carry__1_n_0 ;
  wire \p_0_out_inferred__13/i__carry__1_n_1 ;
  wire \p_0_out_inferred__13/i__carry__1_n_2 ;
  wire \p_0_out_inferred__13/i__carry__1_n_3 ;
  wire \p_0_out_inferred__13/i__carry__1_n_4 ;
  wire \p_0_out_inferred__13/i__carry__1_n_5 ;
  wire \p_0_out_inferred__13/i__carry__1_n_6 ;
  wire \p_0_out_inferred__13/i__carry__1_n_7 ;
  wire \p_0_out_inferred__13/i__carry__2_n_0 ;
  wire \p_0_out_inferred__13/i__carry__2_n_1 ;
  wire \p_0_out_inferred__13/i__carry__2_n_2 ;
  wire \p_0_out_inferred__13/i__carry__2_n_3 ;
  wire \p_0_out_inferred__13/i__carry__2_n_4 ;
  wire \p_0_out_inferred__13/i__carry__2_n_5 ;
  wire \p_0_out_inferred__13/i__carry__2_n_6 ;
  wire \p_0_out_inferred__13/i__carry__2_n_7 ;
  wire \p_0_out_inferred__13/i__carry__3_n_2 ;
  wire \p_0_out_inferred__13/i__carry__3_n_7 ;
  wire \p_0_out_inferred__13/i__carry_n_0 ;
  wire \p_0_out_inferred__13/i__carry_n_1 ;
  wire \p_0_out_inferred__13/i__carry_n_2 ;
  wire \p_0_out_inferred__13/i__carry_n_3 ;
  wire \p_0_out_inferred__13/i__carry_n_4 ;
  wire \p_0_out_inferred__13/i__carry_n_5 ;
  wire \p_0_out_inferred__13/i__carry_n_6 ;
  wire \p_0_out_inferred__15/i__carry__0_n_0 ;
  wire \p_0_out_inferred__15/i__carry__0_n_1 ;
  wire \p_0_out_inferred__15/i__carry__0_n_2 ;
  wire \p_0_out_inferred__15/i__carry__0_n_3 ;
  wire \p_0_out_inferred__15/i__carry__0_n_4 ;
  wire \p_0_out_inferred__15/i__carry__0_n_5 ;
  wire \p_0_out_inferred__15/i__carry__0_n_6 ;
  wire \p_0_out_inferred__15/i__carry__0_n_7 ;
  wire \p_0_out_inferred__15/i__carry__1_n_0 ;
  wire \p_0_out_inferred__15/i__carry__1_n_1 ;
  wire \p_0_out_inferred__15/i__carry__1_n_2 ;
  wire \p_0_out_inferred__15/i__carry__1_n_3 ;
  wire \p_0_out_inferred__15/i__carry__1_n_4 ;
  wire \p_0_out_inferred__15/i__carry__1_n_5 ;
  wire \p_0_out_inferred__15/i__carry__1_n_6 ;
  wire \p_0_out_inferred__15/i__carry__1_n_7 ;
  wire \p_0_out_inferred__15/i__carry__2_n_0 ;
  wire \p_0_out_inferred__15/i__carry__2_n_1 ;
  wire \p_0_out_inferred__15/i__carry__2_n_2 ;
  wire \p_0_out_inferred__15/i__carry__2_n_3 ;
  wire \p_0_out_inferred__15/i__carry__2_n_4 ;
  wire \p_0_out_inferred__15/i__carry__2_n_5 ;
  wire \p_0_out_inferred__15/i__carry__2_n_6 ;
  wire \p_0_out_inferred__15/i__carry__2_n_7 ;
  wire \p_0_out_inferred__15/i__carry__3_n_2 ;
  wire \p_0_out_inferred__15/i__carry__3_n_7 ;
  wire \p_0_out_inferred__15/i__carry_n_0 ;
  wire \p_0_out_inferred__15/i__carry_n_1 ;
  wire \p_0_out_inferred__15/i__carry_n_2 ;
  wire \p_0_out_inferred__15/i__carry_n_3 ;
  wire \p_0_out_inferred__15/i__carry_n_4 ;
  wire \p_0_out_inferred__15/i__carry_n_5 ;
  wire \p_0_out_inferred__15/i__carry_n_6 ;
  wire \p_0_out_inferred__3/i__carry__0_n_0 ;
  wire \p_0_out_inferred__3/i__carry__0_n_1 ;
  wire \p_0_out_inferred__3/i__carry__0_n_2 ;
  wire \p_0_out_inferred__3/i__carry__0_n_3 ;
  wire \p_0_out_inferred__3/i__carry__0_n_4 ;
  wire \p_0_out_inferred__3/i__carry__0_n_5 ;
  wire \p_0_out_inferred__3/i__carry__0_n_6 ;
  wire \p_0_out_inferred__3/i__carry__0_n_7 ;
  wire \p_0_out_inferred__3/i__carry__1_n_0 ;
  wire \p_0_out_inferred__3/i__carry__1_n_1 ;
  wire \p_0_out_inferred__3/i__carry__1_n_2 ;
  wire \p_0_out_inferred__3/i__carry__1_n_3 ;
  wire \p_0_out_inferred__3/i__carry__1_n_4 ;
  wire \p_0_out_inferred__3/i__carry__1_n_5 ;
  wire \p_0_out_inferred__3/i__carry__1_n_6 ;
  wire \p_0_out_inferred__3/i__carry__1_n_7 ;
  wire \p_0_out_inferred__3/i__carry__2_n_0 ;
  wire \p_0_out_inferred__3/i__carry__2_n_1 ;
  wire \p_0_out_inferred__3/i__carry__2_n_2 ;
  wire \p_0_out_inferred__3/i__carry__2_n_3 ;
  wire \p_0_out_inferred__3/i__carry__2_n_4 ;
  wire \p_0_out_inferred__3/i__carry__2_n_5 ;
  wire \p_0_out_inferred__3/i__carry__2_n_6 ;
  wire \p_0_out_inferred__3/i__carry__2_n_7 ;
  wire \p_0_out_inferred__3/i__carry__3_n_2 ;
  wire \p_0_out_inferred__3/i__carry__3_n_7 ;
  wire \p_0_out_inferred__3/i__carry_n_0 ;
  wire \p_0_out_inferred__3/i__carry_n_1 ;
  wire \p_0_out_inferred__3/i__carry_n_2 ;
  wire \p_0_out_inferred__3/i__carry_n_3 ;
  wire \p_0_out_inferred__3/i__carry_n_4 ;
  wire \p_0_out_inferred__3/i__carry_n_5 ;
  wire \p_0_out_inferred__3/i__carry_n_6 ;
  wire \p_0_out_inferred__5/i__carry__0_n_0 ;
  wire \p_0_out_inferred__5/i__carry__0_n_1 ;
  wire \p_0_out_inferred__5/i__carry__0_n_2 ;
  wire \p_0_out_inferred__5/i__carry__0_n_3 ;
  wire \p_0_out_inferred__5/i__carry__0_n_4 ;
  wire \p_0_out_inferred__5/i__carry__0_n_5 ;
  wire \p_0_out_inferred__5/i__carry__0_n_6 ;
  wire \p_0_out_inferred__5/i__carry__0_n_7 ;
  wire \p_0_out_inferred__5/i__carry__1_n_0 ;
  wire \p_0_out_inferred__5/i__carry__1_n_1 ;
  wire \p_0_out_inferred__5/i__carry__1_n_2 ;
  wire \p_0_out_inferred__5/i__carry__1_n_3 ;
  wire \p_0_out_inferred__5/i__carry__1_n_4 ;
  wire \p_0_out_inferred__5/i__carry__1_n_5 ;
  wire \p_0_out_inferred__5/i__carry__1_n_6 ;
  wire \p_0_out_inferred__5/i__carry__1_n_7 ;
  wire \p_0_out_inferred__5/i__carry__2_n_0 ;
  wire \p_0_out_inferred__5/i__carry__2_n_1 ;
  wire \p_0_out_inferred__5/i__carry__2_n_2 ;
  wire \p_0_out_inferred__5/i__carry__2_n_3 ;
  wire \p_0_out_inferred__5/i__carry__2_n_4 ;
  wire \p_0_out_inferred__5/i__carry__2_n_5 ;
  wire \p_0_out_inferred__5/i__carry__2_n_6 ;
  wire \p_0_out_inferred__5/i__carry__2_n_7 ;
  wire \p_0_out_inferred__5/i__carry__3_n_2 ;
  wire \p_0_out_inferred__5/i__carry__3_n_7 ;
  wire \p_0_out_inferred__5/i__carry_n_0 ;
  wire \p_0_out_inferred__5/i__carry_n_1 ;
  wire \p_0_out_inferred__5/i__carry_n_2 ;
  wire \p_0_out_inferred__5/i__carry_n_3 ;
  wire \p_0_out_inferred__5/i__carry_n_4 ;
  wire \p_0_out_inferred__5/i__carry_n_5 ;
  wire \p_0_out_inferred__5/i__carry_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__0_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__0_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__0_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__0_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__0_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__0_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__0_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__0_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__10_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__10_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__10_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__11_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__11_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__11_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__11_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__11_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__11_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__11_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__12_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__12_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__12_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__12_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__12_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__12_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__12_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__12_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__13_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__13_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__13_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__13_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__13_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__13_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__13_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__13_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__14_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__14_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__14_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__15_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__15_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__15_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__15_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__15_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__15_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__15_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__16_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__16_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__16_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__16_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__16_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__16_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__16_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__16_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__17_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__17_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__17_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__17_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__17_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__17_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__17_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__17_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__18_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__18_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__18_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__19_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__19_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__19_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__19_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__19_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__19_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__19_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__1_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__1_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__1_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__1_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__1_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__1_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__1_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__1_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__20_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__20_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__20_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__20_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__20_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__20_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__20_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__20_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__21_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__21_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__21_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__21_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__21_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__21_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__21_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__21_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__22_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__22_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__22_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__23_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__23_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__23_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__23_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__23_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__23_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__23_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__24_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__24_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__24_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__24_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__24_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__24_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__24_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__24_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__25_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__25_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__25_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__25_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__25_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__25_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__25_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__25_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__26_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__26_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__26_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__27_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__27_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__27_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__27_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__27_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__27_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__27_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__28_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__28_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__28_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__28_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__28_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__28_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__28_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__28_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__29_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__29_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__29_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__29_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__29_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__29_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__29_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__29_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__2_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__2_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__2_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__30_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__30_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__30_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__3_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__3_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__3_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__3_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__3_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__3_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__3_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__4_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__4_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__4_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__4_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__4_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__4_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__4_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__4_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__5_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__5_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__5_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__5_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__5_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__5_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__5_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__5_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__6_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__6_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__6_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__7_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__7_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__7_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__7_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__7_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__7_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__7_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__8_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__8_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__8_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__8_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__8_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__8_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__8_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__8_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry__9_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry__9_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry__9_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry__9_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry__9_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry__9_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry__9_n_6 ;
  wire \p_0_out_inferred__7/i___0_carry__9_n_7 ;
  wire \p_0_out_inferred__7/i___0_carry_n_0 ;
  wire \p_0_out_inferred__7/i___0_carry_n_1 ;
  wire \p_0_out_inferred__7/i___0_carry_n_2 ;
  wire \p_0_out_inferred__7/i___0_carry_n_3 ;
  wire \p_0_out_inferred__7/i___0_carry_n_4 ;
  wire \p_0_out_inferred__7/i___0_carry_n_5 ;
  wire \p_0_out_inferred__7/i___0_carry_n_6 ;
  wire \p_0_out_inferred__7/i__carry__0_n_0 ;
  wire \p_0_out_inferred__7/i__carry__0_n_1 ;
  wire \p_0_out_inferred__7/i__carry__0_n_2 ;
  wire \p_0_out_inferred__7/i__carry__0_n_3 ;
  wire \p_0_out_inferred__7/i__carry__0_n_4 ;
  wire \p_0_out_inferred__7/i__carry__0_n_5 ;
  wire \p_0_out_inferred__7/i__carry__0_n_6 ;
  wire \p_0_out_inferred__7/i__carry__0_n_7 ;
  wire \p_0_out_inferred__7/i__carry__1_n_0 ;
  wire \p_0_out_inferred__7/i__carry__1_n_1 ;
  wire \p_0_out_inferred__7/i__carry__1_n_2 ;
  wire \p_0_out_inferred__7/i__carry__1_n_3 ;
  wire \p_0_out_inferred__7/i__carry__1_n_4 ;
  wire \p_0_out_inferred__7/i__carry__1_n_5 ;
  wire \p_0_out_inferred__7/i__carry__1_n_6 ;
  wire \p_0_out_inferred__7/i__carry__1_n_7 ;
  wire \p_0_out_inferred__7/i__carry__2_n_0 ;
  wire \p_0_out_inferred__7/i__carry__2_n_1 ;
  wire \p_0_out_inferred__7/i__carry__2_n_2 ;
  wire \p_0_out_inferred__7/i__carry__2_n_3 ;
  wire \p_0_out_inferred__7/i__carry__2_n_4 ;
  wire \p_0_out_inferred__7/i__carry__2_n_5 ;
  wire \p_0_out_inferred__7/i__carry__2_n_6 ;
  wire \p_0_out_inferred__7/i__carry__2_n_7 ;
  wire \p_0_out_inferred__7/i__carry__3_n_2 ;
  wire \p_0_out_inferred__7/i__carry__3_n_7 ;
  wire \p_0_out_inferred__7/i__carry_n_0 ;
  wire \p_0_out_inferred__7/i__carry_n_1 ;
  wire \p_0_out_inferred__7/i__carry_n_2 ;
  wire \p_0_out_inferred__7/i__carry_n_3 ;
  wire \p_0_out_inferred__7/i__carry_n_4 ;
  wire \p_0_out_inferred__7/i__carry_n_5 ;
  wire \p_0_out_inferred__7/i__carry_n_6 ;
  wire \p_0_out_inferred__9/i__carry__0_n_0 ;
  wire \p_0_out_inferred__9/i__carry__0_n_1 ;
  wire \p_0_out_inferred__9/i__carry__0_n_2 ;
  wire \p_0_out_inferred__9/i__carry__0_n_3 ;
  wire \p_0_out_inferred__9/i__carry__0_n_4 ;
  wire \p_0_out_inferred__9/i__carry__0_n_5 ;
  wire \p_0_out_inferred__9/i__carry__0_n_6 ;
  wire \p_0_out_inferred__9/i__carry__0_n_7 ;
  wire \p_0_out_inferred__9/i__carry__1_n_0 ;
  wire \p_0_out_inferred__9/i__carry__1_n_1 ;
  wire \p_0_out_inferred__9/i__carry__1_n_2 ;
  wire \p_0_out_inferred__9/i__carry__1_n_3 ;
  wire \p_0_out_inferred__9/i__carry__1_n_4 ;
  wire \p_0_out_inferred__9/i__carry__1_n_5 ;
  wire \p_0_out_inferred__9/i__carry__1_n_6 ;
  wire \p_0_out_inferred__9/i__carry__1_n_7 ;
  wire \p_0_out_inferred__9/i__carry__2_n_0 ;
  wire \p_0_out_inferred__9/i__carry__2_n_1 ;
  wire \p_0_out_inferred__9/i__carry__2_n_2 ;
  wire \p_0_out_inferred__9/i__carry__2_n_3 ;
  wire \p_0_out_inferred__9/i__carry__2_n_4 ;
  wire \p_0_out_inferred__9/i__carry__2_n_5 ;
  wire \p_0_out_inferred__9/i__carry__2_n_6 ;
  wire \p_0_out_inferred__9/i__carry__2_n_7 ;
  wire \p_0_out_inferred__9/i__carry__3_n_2 ;
  wire \p_0_out_inferred__9/i__carry__3_n_7 ;
  wire \p_0_out_inferred__9/i__carry_n_0 ;
  wire \p_0_out_inferred__9/i__carry_n_1 ;
  wire \p_0_out_inferred__9/i__carry_n_2 ;
  wire \p_0_out_inferred__9/i__carry_n_3 ;
  wire \p_0_out_inferred__9/i__carry_n_4 ;
  wire \p_0_out_inferred__9/i__carry_n_5 ;
  wire \p_0_out_inferred__9/i__carry_n_6 ;
  wire p_10_in;
  wire p_10_in_carry__0_i_1_n_0;
  wire p_10_in_carry__0_i_2_n_0;
  wire p_10_in_carry__0_i_3_n_0;
  wire p_10_in_carry__0_i_4_n_0;
  wire p_10_in_carry__0_i_5_n_0;
  wire p_10_in_carry__0_i_6_n_0;
  wire p_10_in_carry__0_n_0;
  wire p_10_in_carry__0_n_1;
  wire p_10_in_carry__0_n_2;
  wire p_10_in_carry__0_n_3;
  wire p_10_in_carry__1_n_0;
  wire p_10_in_carry__1_n_1;
  wire p_10_in_carry__1_n_2;
  wire p_10_in_carry__1_n_3;
  wire p_10_in_carry__2_i_1_n_0;
  wire p_10_in_carry__2_n_2;
  wire p_10_in_carry__2_n_3;
  wire p_10_in_carry_i_1_n_0;
  wire p_10_in_carry_i_2_n_0;
  wire p_10_in_carry_i_3_n_0;
  wire p_10_in_carry_i_4_n_0;
  wire p_10_in_carry_i_5_n_0;
  wire p_10_in_carry_i_6_n_0;
  wire p_10_in_carry_i_7_n_0;
  wire p_10_in_carry_n_0;
  wire p_10_in_carry_n_1;
  wire p_10_in_carry_n_2;
  wire p_10_in_carry_n_3;
  wire p_11_in;
  wire p_11_in_carry__0_i_1_n_0;
  wire p_11_in_carry__0_i_2_n_0;
  wire p_11_in_carry__0_i_3_n_0;
  wire p_11_in_carry__0_i_4_n_0;
  wire p_11_in_carry__0_i_5_n_0;
  wire p_11_in_carry__0_i_6_n_0;
  wire p_11_in_carry__0_i_7_n_0;
  wire p_11_in_carry__0_i_8_n_0;
  wire p_11_in_carry__0_n_0;
  wire p_11_in_carry__0_n_1;
  wire p_11_in_carry__0_n_2;
  wire p_11_in_carry__0_n_3;
  wire p_11_in_carry__1_i_1_n_0;
  wire p_11_in_carry__1_i_2_n_0;
  wire p_11_in_carry__1_i_3_n_0;
  wire p_11_in_carry__1_i_4_n_0;
  wire p_11_in_carry__1_i_5_n_0;
  wire p_11_in_carry__1_n_0;
  wire p_11_in_carry__1_n_1;
  wire p_11_in_carry__1_n_2;
  wire p_11_in_carry__1_n_3;
  wire p_11_in_carry__2_i_1_n_0;
  wire p_11_in_carry__2_i_2_n_0;
  wire p_11_in_carry__2_i_3_n_0;
  wire p_11_in_carry__2_n_1;
  wire p_11_in_carry__2_n_2;
  wire p_11_in_carry__2_n_3;
  wire p_11_in_carry_i_1_n_0;
  wire p_11_in_carry_i_2_n_0;
  wire p_11_in_carry_i_3_n_0;
  wire p_11_in_carry_i_4_n_0;
  wire p_11_in_carry_i_5_n_0;
  wire p_11_in_carry_i_6_n_0;
  wire p_11_in_carry_i_7_n_0;
  wire p_11_in_carry_n_0;
  wire p_11_in_carry_n_1;
  wire p_11_in_carry_n_2;
  wire p_11_in_carry_n_3;
  wire p_13_in;
  wire p_13_in_carry__0_i_1_n_0;
  wire p_13_in_carry__0_i_2_n_0;
  wire p_13_in_carry__0_i_3_n_0;
  wire p_13_in_carry__0_i_4_n_0;
  wire p_13_in_carry__0_i_5_n_0;
  wire p_13_in_carry__0_i_6_n_0;
  wire p_13_in_carry__0_n_0;
  wire p_13_in_carry__0_n_1;
  wire p_13_in_carry__0_n_2;
  wire p_13_in_carry__0_n_3;
  wire p_13_in_carry__1_n_0;
  wire p_13_in_carry__1_n_1;
  wire p_13_in_carry__1_n_2;
  wire p_13_in_carry__1_n_3;
  wire p_13_in_carry__2_i_1_n_0;
  wire p_13_in_carry__2_n_2;
  wire p_13_in_carry__2_n_3;
  wire p_13_in_carry_i_1_n_0;
  wire p_13_in_carry_i_2_n_0;
  wire p_13_in_carry_i_3_n_0;
  wire p_13_in_carry_i_4_n_0;
  wire p_13_in_carry_i_5_n_0;
  wire p_13_in_carry_i_6_n_0;
  wire p_13_in_carry_i_7_n_0;
  wire p_13_in_carry_n_0;
  wire p_13_in_carry_n_1;
  wire p_13_in_carry_n_2;
  wire p_13_in_carry_n_3;
  wire p_14_in;
  wire p_14_in_carry__0_i_1_n_0;
  wire p_14_in_carry__0_i_2_n_0;
  wire p_14_in_carry__0_i_3_n_0;
  wire p_14_in_carry__0_i_4_n_0;
  wire p_14_in_carry__0_i_5_n_0;
  wire p_14_in_carry__0_i_6_n_0;
  wire p_14_in_carry__0_i_7_n_0;
  wire p_14_in_carry__0_i_8_n_0;
  wire p_14_in_carry__0_n_0;
  wire p_14_in_carry__0_n_1;
  wire p_14_in_carry__0_n_2;
  wire p_14_in_carry__0_n_3;
  wire p_14_in_carry__1_i_1_n_0;
  wire p_14_in_carry__1_i_2_n_0;
  wire p_14_in_carry__1_i_3_n_0;
  wire p_14_in_carry__1_i_4_n_0;
  wire p_14_in_carry__1_i_5_n_0;
  wire p_14_in_carry__1_n_0;
  wire p_14_in_carry__1_n_1;
  wire p_14_in_carry__1_n_2;
  wire p_14_in_carry__1_n_3;
  wire p_14_in_carry__2_i_1_n_0;
  wire p_14_in_carry__2_i_2_n_0;
  wire p_14_in_carry__2_i_3_n_0;
  wire p_14_in_carry__2_n_1;
  wire p_14_in_carry__2_n_2;
  wire p_14_in_carry__2_n_3;
  wire p_14_in_carry_i_1_n_0;
  wire p_14_in_carry_i_2_n_0;
  wire p_14_in_carry_i_3_n_0;
  wire p_14_in_carry_i_4_n_0;
  wire p_14_in_carry_i_5_n_0;
  wire p_14_in_carry_i_6_n_0;
  wire p_14_in_carry_i_7_n_0;
  wire p_14_in_carry_n_0;
  wire p_14_in_carry_n_1;
  wire p_14_in_carry_n_2;
  wire p_14_in_carry_n_3;
  wire p_16_in;
  wire p_16_in_carry__0_i_1_n_0;
  wire p_16_in_carry__0_i_2_n_0;
  wire p_16_in_carry__0_i_3_n_0;
  wire p_16_in_carry__0_i_4_n_0;
  wire p_16_in_carry__0_i_5_n_0;
  wire p_16_in_carry__0_i_6_n_0;
  wire p_16_in_carry__0_n_0;
  wire p_16_in_carry__0_n_1;
  wire p_16_in_carry__0_n_2;
  wire p_16_in_carry__0_n_3;
  wire p_16_in_carry__1_n_0;
  wire p_16_in_carry__1_n_1;
  wire p_16_in_carry__1_n_2;
  wire p_16_in_carry__1_n_3;
  wire p_16_in_carry__2_i_1_n_0;
  wire p_16_in_carry__2_n_2;
  wire p_16_in_carry__2_n_3;
  wire p_16_in_carry_i_1_n_0;
  wire p_16_in_carry_i_2_n_0;
  wire p_16_in_carry_i_3_n_0;
  wire p_16_in_carry_i_4_n_0;
  wire p_16_in_carry_i_5_n_0;
  wire p_16_in_carry_i_6_n_0;
  wire p_16_in_carry_i_7_n_0;
  wire p_16_in_carry_n_0;
  wire p_16_in_carry_n_1;
  wire p_16_in_carry_n_2;
  wire p_16_in_carry_n_3;
  wire p_17_in;
  wire p_17_in_carry__0_i_1_n_0;
  wire p_17_in_carry__0_i_2_n_0;
  wire p_17_in_carry__0_i_3_n_0;
  wire p_17_in_carry__0_i_4_n_0;
  wire p_17_in_carry__0_i_5_n_0;
  wire p_17_in_carry__0_i_6_n_0;
  wire p_17_in_carry__0_i_7_n_0;
  wire p_17_in_carry__0_i_8_n_0;
  wire p_17_in_carry__0_n_0;
  wire p_17_in_carry__0_n_1;
  wire p_17_in_carry__0_n_2;
  wire p_17_in_carry__0_n_3;
  wire p_17_in_carry__1_i_1_n_0;
  wire p_17_in_carry__1_i_2_n_0;
  wire p_17_in_carry__1_i_3_n_0;
  wire p_17_in_carry__1_i_4_n_0;
  wire p_17_in_carry__1_i_5_n_0;
  wire p_17_in_carry__1_n_0;
  wire p_17_in_carry__1_n_1;
  wire p_17_in_carry__1_n_2;
  wire p_17_in_carry__1_n_3;
  wire p_17_in_carry__2_i_1_n_0;
  wire p_17_in_carry__2_i_2_n_0;
  wire p_17_in_carry__2_i_3_n_0;
  wire p_17_in_carry__2_n_1;
  wire p_17_in_carry__2_n_2;
  wire p_17_in_carry__2_n_3;
  wire p_17_in_carry_i_1_n_0;
  wire p_17_in_carry_i_2_n_0;
  wire p_17_in_carry_i_3_n_0;
  wire p_17_in_carry_i_4_n_0;
  wire p_17_in_carry_i_5_n_0;
  wire p_17_in_carry_i_6_n_0;
  wire p_17_in_carry_i_7_n_0;
  wire p_17_in_carry_n_0;
  wire p_17_in_carry_n_1;
  wire p_17_in_carry_n_2;
  wire p_17_in_carry_n_3;
  wire p_19_in;
  wire p_19_in_carry__0_i_1_n_0;
  wire p_19_in_carry__0_i_2_n_0;
  wire p_19_in_carry__0_i_3_n_0;
  wire p_19_in_carry__0_i_4_n_0;
  wire p_19_in_carry__0_i_5_n_0;
  wire p_19_in_carry__0_i_6_n_0;
  wire p_19_in_carry__0_n_0;
  wire p_19_in_carry__0_n_1;
  wire p_19_in_carry__0_n_2;
  wire p_19_in_carry__0_n_3;
  wire p_19_in_carry__1_n_0;
  wire p_19_in_carry__1_n_1;
  wire p_19_in_carry__1_n_2;
  wire p_19_in_carry__1_n_3;
  wire p_19_in_carry__2_i_1_n_0;
  wire p_19_in_carry__2_n_2;
  wire p_19_in_carry__2_n_3;
  wire p_19_in_carry_i_1_n_0;
  wire p_19_in_carry_i_2_n_0;
  wire p_19_in_carry_i_3_n_0;
  wire p_19_in_carry_i_4_n_0;
  wire p_19_in_carry_i_5_n_0;
  wire p_19_in_carry_i_6_n_0;
  wire p_19_in_carry_i_7_n_0;
  wire p_19_in_carry_n_0;
  wire p_19_in_carry_n_1;
  wire p_19_in_carry_n_2;
  wire p_19_in_carry_n_3;
  wire p_1_in;
  wire p_1_in_carry__0_i_1_n_0;
  wire p_1_in_carry__0_i_2_n_0;
  wire p_1_in_carry__0_i_3_n_0;
  wire p_1_in_carry__0_i_4_n_0;
  wire p_1_in_carry__0_i_5_n_0;
  wire p_1_in_carry__0_i_6_n_0;
  wire p_1_in_carry__0_n_0;
  wire p_1_in_carry__0_n_1;
  wire p_1_in_carry__0_n_2;
  wire p_1_in_carry__0_n_3;
  wire p_1_in_carry__1_n_0;
  wire p_1_in_carry__1_n_1;
  wire p_1_in_carry__1_n_2;
  wire p_1_in_carry__1_n_3;
  wire p_1_in_carry__2_i_1_n_0;
  wire p_1_in_carry__2_n_2;
  wire p_1_in_carry__2_n_3;
  wire p_1_in_carry_i_1_n_0;
  wire p_1_in_carry_i_2_n_0;
  wire p_1_in_carry_i_3_n_0;
  wire p_1_in_carry_i_4_n_0;
  wire p_1_in_carry_i_5_n_0;
  wire p_1_in_carry_i_6_n_0;
  wire p_1_in_carry_i_7_n_0;
  wire p_1_in_carry_n_0;
  wire p_1_in_carry_n_1;
  wire p_1_in_carry_n_2;
  wire p_1_in_carry_n_3;
  wire p_20_in;
  wire p_20_in_carry__0_i_1_n_0;
  wire p_20_in_carry__0_i_2_n_0;
  wire p_20_in_carry__0_i_3_n_0;
  wire p_20_in_carry__0_i_4_n_0;
  wire p_20_in_carry__0_i_5_n_0;
  wire p_20_in_carry__0_i_6_n_0;
  wire p_20_in_carry__0_i_7_n_0;
  wire p_20_in_carry__0_i_8_n_0;
  wire p_20_in_carry__0_n_0;
  wire p_20_in_carry__0_n_1;
  wire p_20_in_carry__0_n_2;
  wire p_20_in_carry__0_n_3;
  wire p_20_in_carry__1_i_1_n_0;
  wire p_20_in_carry__1_i_2_n_0;
  wire p_20_in_carry__1_i_3_n_0;
  wire p_20_in_carry__1_i_4_n_0;
  wire p_20_in_carry__1_i_5_n_0;
  wire p_20_in_carry__1_n_0;
  wire p_20_in_carry__1_n_1;
  wire p_20_in_carry__1_n_2;
  wire p_20_in_carry__1_n_3;
  wire p_20_in_carry__2_i_1_n_0;
  wire p_20_in_carry__2_i_2_n_0;
  wire p_20_in_carry__2_i_3_n_0;
  wire p_20_in_carry__2_n_1;
  wire p_20_in_carry__2_n_2;
  wire p_20_in_carry__2_n_3;
  wire p_20_in_carry_i_1_n_0;
  wire p_20_in_carry_i_2_n_0;
  wire p_20_in_carry_i_3_n_0;
  wire p_20_in_carry_i_4_n_0;
  wire p_20_in_carry_i_5_n_0;
  wire p_20_in_carry_i_6_n_0;
  wire p_20_in_carry_i_7_n_0;
  wire p_20_in_carry_n_0;
  wire p_20_in_carry_n_1;
  wire p_20_in_carry_n_2;
  wire p_20_in_carry_n_3;
  wire p_22_in;
  wire p_22_in_carry__0_i_1_n_0;
  wire p_22_in_carry__0_i_2_n_0;
  wire p_22_in_carry__0_i_3_n_0;
  wire p_22_in_carry__0_i_4_n_3;
  wire p_22_in_carry__0_i_5_n_0;
  wire p_22_in_carry__0_i_6_n_0;
  wire p_22_in_carry__0_i_7_n_0;
  wire p_22_in_carry__0_n_1;
  wire p_22_in_carry__0_n_2;
  wire p_22_in_carry__0_n_3;
  wire p_22_in_carry_i_1_n_0;
  wire p_22_in_carry_i_2_n_0;
  wire p_22_in_carry_i_3_n_0;
  wire p_22_in_carry_i_4_n_0;
  wire p_22_in_carry_i_5_n_0;
  wire p_22_in_carry_i_6_n_0;
  wire p_22_in_carry_i_7_n_0;
  wire p_22_in_carry_n_0;
  wire p_22_in_carry_n_1;
  wire p_22_in_carry_n_2;
  wire p_22_in_carry_n_3;
  wire p_23_in;
  wire p_23_in_carry__0_i_1_n_0;
  wire p_23_in_carry__0_i_2_n_0;
  wire p_23_in_carry__0_i_3_n_0;
  wire p_23_in_carry__0_i_4_n_0;
  wire p_23_in_carry__0_i_5_n_0;
  wire p_23_in_carry__0_i_6_n_0;
  wire p_23_in_carry__0_i_7_n_0;
  wire p_23_in_carry__0_i_8_n_0;
  wire p_23_in_carry__0_n_0;
  wire p_23_in_carry__0_n_1;
  wire p_23_in_carry__0_n_2;
  wire p_23_in_carry__0_n_3;
  wire p_23_in_carry_i_1_n_0;
  wire p_23_in_carry_i_2_n_0;
  wire p_23_in_carry_i_3_n_0;
  wire p_23_in_carry_i_4_n_0;
  wire p_23_in_carry_i_5_n_0;
  wire p_23_in_carry_i_6_n_0;
  wire p_23_in_carry_i_7_n_0;
  wire p_23_in_carry_n_0;
  wire p_23_in_carry_n_1;
  wire p_23_in_carry_n_2;
  wire p_23_in_carry_n_3;
  wire p_2_in;
  wire p_2_in_carry__0_i_1_n_0;
  wire p_2_in_carry__0_i_2_n_0;
  wire p_2_in_carry__0_i_3_n_0;
  wire p_2_in_carry__0_i_4_n_0;
  wire p_2_in_carry__0_i_5_n_0;
  wire p_2_in_carry__0_i_6_n_0;
  wire p_2_in_carry__0_i_7_n_0;
  wire p_2_in_carry__0_i_8_n_0;
  wire p_2_in_carry__0_n_0;
  wire p_2_in_carry__0_n_1;
  wire p_2_in_carry__0_n_2;
  wire p_2_in_carry__0_n_3;
  wire p_2_in_carry__1_i_1_n_0;
  wire p_2_in_carry__1_i_2_n_0;
  wire p_2_in_carry__1_i_3_n_0;
  wire p_2_in_carry__1_i_4_n_0;
  wire p_2_in_carry__1_i_5_n_0;
  wire p_2_in_carry__1_n_0;
  wire p_2_in_carry__1_n_1;
  wire p_2_in_carry__1_n_2;
  wire p_2_in_carry__1_n_3;
  wire p_2_in_carry__2_i_1_n_0;
  wire p_2_in_carry__2_i_2_n_0;
  wire p_2_in_carry__2_i_3_n_0;
  wire p_2_in_carry__2_n_1;
  wire p_2_in_carry__2_n_2;
  wire p_2_in_carry__2_n_3;
  wire p_2_in_carry_i_1_n_0;
  wire p_2_in_carry_i_2_n_0;
  wire p_2_in_carry_i_3_n_0;
  wire p_2_in_carry_i_4_n_0;
  wire p_2_in_carry_i_5_n_0;
  wire p_2_in_carry_i_6_n_0;
  wire p_2_in_carry_i_7_n_0;
  wire p_2_in_carry_n_0;
  wire p_2_in_carry_n_1;
  wire p_2_in_carry_n_2;
  wire p_2_in_carry_n_3;
  wire p_4_in;
  wire p_4_in_carry__0_i_1_n_0;
  wire p_4_in_carry__0_i_2_n_0;
  wire p_4_in_carry__0_i_3_n_0;
  wire p_4_in_carry__0_i_4_n_0;
  wire p_4_in_carry__0_i_5_n_0;
  wire p_4_in_carry__0_i_6_n_0;
  wire p_4_in_carry__0_n_0;
  wire p_4_in_carry__0_n_1;
  wire p_4_in_carry__0_n_2;
  wire p_4_in_carry__0_n_3;
  wire p_4_in_carry__1_n_0;
  wire p_4_in_carry__1_n_1;
  wire p_4_in_carry__1_n_2;
  wire p_4_in_carry__1_n_3;
  wire p_4_in_carry__2_i_1_n_0;
  wire p_4_in_carry__2_n_2;
  wire p_4_in_carry__2_n_3;
  wire p_4_in_carry_i_1_n_0;
  wire p_4_in_carry_i_2_n_0;
  wire p_4_in_carry_i_3_n_0;
  wire p_4_in_carry_i_4_n_0;
  wire p_4_in_carry_i_5_n_0;
  wire p_4_in_carry_i_6_n_0;
  wire p_4_in_carry_i_7_n_0;
  wire p_4_in_carry_n_0;
  wire p_4_in_carry_n_1;
  wire p_4_in_carry_n_2;
  wire p_4_in_carry_n_3;
  wire p_5_in;
  wire p_5_in_carry__0_i_1_n_0;
  wire p_5_in_carry__0_i_2_n_0;
  wire p_5_in_carry__0_i_3_n_0;
  wire p_5_in_carry__0_i_4_n_0;
  wire p_5_in_carry__0_i_5_n_0;
  wire p_5_in_carry__0_i_6_n_0;
  wire p_5_in_carry__0_i_7_n_0;
  wire p_5_in_carry__0_i_8_n_0;
  wire p_5_in_carry__0_n_0;
  wire p_5_in_carry__0_n_1;
  wire p_5_in_carry__0_n_2;
  wire p_5_in_carry__0_n_3;
  wire p_5_in_carry__1_i_1_n_0;
  wire p_5_in_carry__1_i_2_n_0;
  wire p_5_in_carry__1_i_3_n_0;
  wire p_5_in_carry__1_i_4_n_0;
  wire p_5_in_carry__1_i_5_n_0;
  wire p_5_in_carry__1_n_0;
  wire p_5_in_carry__1_n_1;
  wire p_5_in_carry__1_n_2;
  wire p_5_in_carry__1_n_3;
  wire p_5_in_carry__2_i_1_n_0;
  wire p_5_in_carry__2_i_2_n_0;
  wire p_5_in_carry__2_i_3_n_0;
  wire p_5_in_carry__2_n_1;
  wire p_5_in_carry__2_n_2;
  wire p_5_in_carry__2_n_3;
  wire p_5_in_carry_i_1_n_0;
  wire p_5_in_carry_i_2_n_0;
  wire p_5_in_carry_i_3_n_0;
  wire p_5_in_carry_i_4_n_0;
  wire p_5_in_carry_i_5_n_0;
  wire p_5_in_carry_i_6_n_0;
  wire p_5_in_carry_i_7_n_0;
  wire p_5_in_carry_n_0;
  wire p_5_in_carry_n_1;
  wire p_5_in_carry_n_2;
  wire p_5_in_carry_n_3;
  wire p_7_in;
  wire p_7_in_carry__0_i_1_n_0;
  wire p_7_in_carry__0_i_2_n_0;
  wire p_7_in_carry__0_i_3_n_0;
  wire p_7_in_carry__0_i_4_n_0;
  wire p_7_in_carry__0_i_5_n_0;
  wire p_7_in_carry__0_i_6_n_0;
  wire p_7_in_carry__0_n_0;
  wire p_7_in_carry__0_n_1;
  wire p_7_in_carry__0_n_2;
  wire p_7_in_carry__0_n_3;
  wire p_7_in_carry__1_n_0;
  wire p_7_in_carry__1_n_1;
  wire p_7_in_carry__1_n_2;
  wire p_7_in_carry__1_n_3;
  wire p_7_in_carry__2_i_1_n_0;
  wire p_7_in_carry__2_n_2;
  wire p_7_in_carry__2_n_3;
  wire p_7_in_carry_i_1_n_0;
  wire p_7_in_carry_i_2_n_0;
  wire p_7_in_carry_i_3_n_0;
  wire p_7_in_carry_i_4_n_0;
  wire p_7_in_carry_i_5_n_0;
  wire p_7_in_carry_i_6_n_0;
  wire p_7_in_carry_i_7_n_0;
  wire p_7_in_carry_n_0;
  wire p_7_in_carry_n_1;
  wire p_7_in_carry_n_2;
  wire p_7_in_carry_n_3;
  wire p_8_in;
  wire p_8_in_carry__0_i_1_n_0;
  wire p_8_in_carry__0_i_2_n_0;
  wire p_8_in_carry__0_i_3_n_0;
  wire p_8_in_carry__0_i_4_n_0;
  wire p_8_in_carry__0_i_5_n_0;
  wire p_8_in_carry__0_i_6_n_0;
  wire p_8_in_carry__0_i_7_n_0;
  wire p_8_in_carry__0_i_8_n_0;
  wire p_8_in_carry__0_n_0;
  wire p_8_in_carry__0_n_1;
  wire p_8_in_carry__0_n_2;
  wire p_8_in_carry__0_n_3;
  wire p_8_in_carry__1_i_1_n_0;
  wire p_8_in_carry__1_i_2_n_0;
  wire p_8_in_carry__1_i_3_n_0;
  wire p_8_in_carry__1_i_4_n_0;
  wire p_8_in_carry__1_i_5_n_0;
  wire p_8_in_carry__1_n_0;
  wire p_8_in_carry__1_n_1;
  wire p_8_in_carry__1_n_2;
  wire p_8_in_carry__1_n_3;
  wire p_8_in_carry__2_i_1_n_0;
  wire p_8_in_carry__2_i_2_n_0;
  wire p_8_in_carry__2_i_3_n_0;
  wire p_8_in_carry__2_n_1;
  wire p_8_in_carry__2_n_2;
  wire p_8_in_carry__2_n_3;
  wire p_8_in_carry_i_1_n_0;
  wire p_8_in_carry_i_2_n_0;
  wire p_8_in_carry_i_3_n_0;
  wire p_8_in_carry_i_4_n_0;
  wire p_8_in_carry_i_5_n_0;
  wire p_8_in_carry_i_6_n_0;
  wire p_8_in_carry_i_7_n_0;
  wire p_8_in_carry_n_0;
  wire p_8_in_carry_n_1;
  wire p_8_in_carry_n_2;
  wire p_8_in_carry_n_3;
  wire product;
  wire product1_reg_0;
  wire product1_reg_n_100;
  wire product1_reg_n_101;
  wire product1_reg_n_102;
  wire product1_reg_n_103;
  wire product1_reg_n_104;
  wire product1_reg_n_105;
  wire product1_reg_n_70;
  wire product1_reg_n_71;
  wire product1_reg_n_72;
  wire product1_reg_n_73;
  wire product1_reg_n_74;
  wire product1_reg_n_75;
  wire product1_reg_n_76;
  wire product1_reg_n_77;
  wire product1_reg_n_78;
  wire product1_reg_n_79;
  wire product1_reg_n_80;
  wire product1_reg_n_81;
  wire product1_reg_n_82;
  wire product1_reg_n_83;
  wire product1_reg_n_84;
  wire product1_reg_n_85;
  wire product1_reg_n_86;
  wire product1_reg_n_87;
  wire product1_reg_n_88;
  wire product1_reg_n_89;
  wire product1_reg_n_90;
  wire product1_reg_n_91;
  wire product1_reg_n_92;
  wire product1_reg_n_93;
  wire product1_reg_n_94;
  wire product1_reg_n_95;
  wire product1_reg_n_96;
  wire product1_reg_n_97;
  wire product1_reg_n_98;
  wire product1_reg_n_99;
  wire product1_stage1_reg_n_100;
  wire product1_stage1_reg_n_101;
  wire product1_stage1_reg_n_102;
  wire product1_stage1_reg_n_103;
  wire product1_stage1_reg_n_104;
  wire product1_stage1_reg_n_105;
  wire product1_stage1_reg_n_70;
  wire product1_stage1_reg_n_71;
  wire product1_stage1_reg_n_72;
  wire product1_stage1_reg_n_73;
  wire product1_stage1_reg_n_74;
  wire product1_stage1_reg_n_75;
  wire product1_stage1_reg_n_76;
  wire product1_stage1_reg_n_77;
  wire product1_stage1_reg_n_78;
  wire product1_stage1_reg_n_79;
  wire product1_stage1_reg_n_80;
  wire product1_stage1_reg_n_81;
  wire product1_stage1_reg_n_82;
  wire product1_stage1_reg_n_83;
  wire product1_stage1_reg_n_84;
  wire product1_stage1_reg_n_85;
  wire product1_stage1_reg_n_86;
  wire product1_stage1_reg_n_87;
  wire product1_stage1_reg_n_88;
  wire product1_stage1_reg_n_89;
  wire product1_stage1_reg_n_90;
  wire product1_stage1_reg_n_91;
  wire product1_stage1_reg_n_92;
  wire product1_stage1_reg_n_93;
  wire product1_stage1_reg_n_94;
  wire product1_stage1_reg_n_95;
  wire product1_stage1_reg_n_96;
  wire product1_stage1_reg_n_97;
  wire product1_stage1_reg_n_98;
  wire product1_stage1_reg_n_99;
  wire product1_stage2_reg_n_100;
  wire product1_stage2_reg_n_101;
  wire product1_stage2_reg_n_102;
  wire product1_stage2_reg_n_103;
  wire product1_stage2_reg_n_104;
  wire product1_stage2_reg_n_105;
  wire product1_stage2_reg_n_106;
  wire product1_stage2_reg_n_107;
  wire product1_stage2_reg_n_108;
  wire product1_stage2_reg_n_109;
  wire product1_stage2_reg_n_110;
  wire product1_stage2_reg_n_111;
  wire product1_stage2_reg_n_112;
  wire product1_stage2_reg_n_113;
  wire product1_stage2_reg_n_114;
  wire product1_stage2_reg_n_115;
  wire product1_stage2_reg_n_116;
  wire product1_stage2_reg_n_117;
  wire product1_stage2_reg_n_118;
  wire product1_stage2_reg_n_119;
  wire product1_stage2_reg_n_120;
  wire product1_stage2_reg_n_121;
  wire product1_stage2_reg_n_122;
  wire product1_stage2_reg_n_123;
  wire product1_stage2_reg_n_124;
  wire product1_stage2_reg_n_125;
  wire product1_stage2_reg_n_126;
  wire product1_stage2_reg_n_127;
  wire product1_stage2_reg_n_128;
  wire product1_stage2_reg_n_129;
  wire product1_stage2_reg_n_130;
  wire product1_stage2_reg_n_131;
  wire product1_stage2_reg_n_132;
  wire product1_stage2_reg_n_133;
  wire product1_stage2_reg_n_134;
  wire product1_stage2_reg_n_135;
  wire product1_stage2_reg_n_136;
  wire product1_stage2_reg_n_137;
  wire product1_stage2_reg_n_138;
  wire product1_stage2_reg_n_139;
  wire product1_stage2_reg_n_140;
  wire product1_stage2_reg_n_141;
  wire product1_stage2_reg_n_142;
  wire product1_stage2_reg_n_143;
  wire product1_stage2_reg_n_144;
  wire product1_stage2_reg_n_145;
  wire product1_stage2_reg_n_146;
  wire product1_stage2_reg_n_147;
  wire product1_stage2_reg_n_148;
  wire product1_stage2_reg_n_149;
  wire product1_stage2_reg_n_150;
  wire product1_stage2_reg_n_151;
  wire product1_stage2_reg_n_152;
  wire product1_stage2_reg_n_153;
  wire product1_stage2_reg_n_70;
  wire product1_stage2_reg_n_71;
  wire product1_stage2_reg_n_72;
  wire product1_stage2_reg_n_73;
  wire product1_stage2_reg_n_74;
  wire product1_stage2_reg_n_75;
  wire product1_stage2_reg_n_76;
  wire product1_stage2_reg_n_77;
  wire product1_stage2_reg_n_78;
  wire product1_stage2_reg_n_79;
  wire product1_stage2_reg_n_80;
  wire product1_stage2_reg_n_81;
  wire product1_stage2_reg_n_82;
  wire product1_stage2_reg_n_83;
  wire product1_stage2_reg_n_84;
  wire product1_stage2_reg_n_85;
  wire product1_stage2_reg_n_86;
  wire product1_stage2_reg_n_87;
  wire product1_stage2_reg_n_88;
  wire product1_stage2_reg_n_89;
  wire product1_stage2_reg_n_90;
  wire product1_stage2_reg_n_91;
  wire product1_stage2_reg_n_92;
  wire product1_stage2_reg_n_93;
  wire product1_stage2_reg_n_94;
  wire product1_stage2_reg_n_95;
  wire product1_stage2_reg_n_96;
  wire product1_stage2_reg_n_97;
  wire product1_stage2_reg_n_98;
  wire product1_stage2_reg_n_99;
  wire product1_stage3_reg_n_100;
  wire product1_stage3_reg_n_101;
  wire product1_stage3_reg_n_102;
  wire product1_stage3_reg_n_103;
  wire product1_stage3_reg_n_104;
  wire product1_stage3_reg_n_105;
  wire product1_stage3_reg_n_70;
  wire product1_stage3_reg_n_71;
  wire product1_stage3_reg_n_72;
  wire product1_stage3_reg_n_73;
  wire product1_stage3_reg_n_74;
  wire product1_stage3_reg_n_75;
  wire product1_stage3_reg_n_76;
  wire product1_stage3_reg_n_77;
  wire product1_stage3_reg_n_78;
  wire product1_stage3_reg_n_79;
  wire product1_stage3_reg_n_80;
  wire product1_stage3_reg_n_81;
  wire product1_stage3_reg_n_82;
  wire product1_stage3_reg_n_83;
  wire product1_stage3_reg_n_84;
  wire product1_stage3_reg_n_85;
  wire product1_stage3_reg_n_86;
  wire product1_stage3_reg_n_87;
  wire product1_stage3_reg_n_88;
  wire product1_stage3_reg_n_89;
  wire product1_stage3_reg_n_90;
  wire product1_stage3_reg_n_91;
  wire product1_stage3_reg_n_92;
  wire product1_stage3_reg_n_93;
  wire product1_stage3_reg_n_94;
  wire product1_stage3_reg_n_95;
  wire product1_stage3_reg_n_96;
  wire product1_stage3_reg_n_97;
  wire product1_stage3_reg_n_98;
  wire product1_stage3_reg_n_99;
  wire product1_stage4_reg_n_106;
  wire product1_stage4_reg_n_107;
  wire product1_stage4_reg_n_108;
  wire product1_stage4_reg_n_109;
  wire product1_stage4_reg_n_110;
  wire product1_stage4_reg_n_111;
  wire product1_stage4_reg_n_112;
  wire product1_stage4_reg_n_113;
  wire product1_stage4_reg_n_114;
  wire product1_stage4_reg_n_115;
  wire product1_stage4_reg_n_116;
  wire product1_stage4_reg_n_117;
  wire product1_stage4_reg_n_118;
  wire product1_stage4_reg_n_119;
  wire product1_stage4_reg_n_120;
  wire product1_stage4_reg_n_121;
  wire product1_stage4_reg_n_122;
  wire product1_stage4_reg_n_123;
  wire product1_stage4_reg_n_124;
  wire product1_stage4_reg_n_125;
  wire product1_stage4_reg_n_126;
  wire product1_stage4_reg_n_127;
  wire product1_stage4_reg_n_128;
  wire product1_stage4_reg_n_129;
  wire product1_stage4_reg_n_130;
  wire product1_stage4_reg_n_131;
  wire product1_stage4_reg_n_132;
  wire product1_stage4_reg_n_133;
  wire product1_stage4_reg_n_134;
  wire product1_stage4_reg_n_135;
  wire product1_stage4_reg_n_136;
  wire product1_stage4_reg_n_137;
  wire product1_stage4_reg_n_138;
  wire product1_stage4_reg_n_139;
  wire product1_stage4_reg_n_140;
  wire product1_stage4_reg_n_141;
  wire product1_stage4_reg_n_142;
  wire product1_stage4_reg_n_143;
  wire product1_stage4_reg_n_144;
  wire product1_stage4_reg_n_145;
  wire product1_stage4_reg_n_146;
  wire product1_stage4_reg_n_147;
  wire product1_stage4_reg_n_148;
  wire product1_stage4_reg_n_149;
  wire product1_stage4_reg_n_150;
  wire product1_stage4_reg_n_151;
  wire product1_stage4_reg_n_152;
  wire product1_stage4_reg_n_153;
  wire product1_stage50_n_100;
  wire product1_stage50_n_101;
  wire product1_stage50_n_102;
  wire product1_stage50_n_103;
  wire product1_stage50_n_104;
  wire product1_stage50_n_105;
  wire product1_stage50_n_70;
  wire product1_stage50_n_71;
  wire product1_stage50_n_72;
  wire product1_stage50_n_73;
  wire product1_stage50_n_74;
  wire product1_stage50_n_75;
  wire product1_stage50_n_76;
  wire product1_stage50_n_77;
  wire product1_stage50_n_78;
  wire product1_stage50_n_79;
  wire product1_stage50_n_80;
  wire product1_stage50_n_81;
  wire product1_stage50_n_82;
  wire product1_stage50_n_83;
  wire product1_stage50_n_84;
  wire product1_stage50_n_85;
  wire product1_stage50_n_86;
  wire product1_stage50_n_87;
  wire product1_stage50_n_88;
  wire product1_stage50_n_89;
  wire product1_stage50_n_90;
  wire product1_stage50_n_91;
  wire product1_stage50_n_92;
  wire product1_stage50_n_93;
  wire product1_stage50_n_94;
  wire product1_stage50_n_95;
  wire product1_stage50_n_96;
  wire product1_stage50_n_97;
  wire product1_stage50_n_98;
  wire product1_stage50_n_99;
  wire product1_stage5_reg_n_100;
  wire product1_stage5_reg_n_101;
  wire product1_stage5_reg_n_102;
  wire product1_stage5_reg_n_103;
  wire product1_stage5_reg_n_104;
  wire product1_stage5_reg_n_105;
  wire product1_stage5_reg_n_106;
  wire product1_stage5_reg_n_107;
  wire product1_stage5_reg_n_108;
  wire product1_stage5_reg_n_109;
  wire product1_stage5_reg_n_110;
  wire product1_stage5_reg_n_111;
  wire product1_stage5_reg_n_112;
  wire product1_stage5_reg_n_113;
  wire product1_stage5_reg_n_114;
  wire product1_stage5_reg_n_115;
  wire product1_stage5_reg_n_116;
  wire product1_stage5_reg_n_117;
  wire product1_stage5_reg_n_118;
  wire product1_stage5_reg_n_119;
  wire product1_stage5_reg_n_120;
  wire product1_stage5_reg_n_121;
  wire product1_stage5_reg_n_122;
  wire product1_stage5_reg_n_123;
  wire product1_stage5_reg_n_124;
  wire product1_stage5_reg_n_125;
  wire product1_stage5_reg_n_126;
  wire product1_stage5_reg_n_127;
  wire product1_stage5_reg_n_128;
  wire product1_stage5_reg_n_129;
  wire product1_stage5_reg_n_130;
  wire product1_stage5_reg_n_131;
  wire product1_stage5_reg_n_132;
  wire product1_stage5_reg_n_133;
  wire product1_stage5_reg_n_134;
  wire product1_stage5_reg_n_135;
  wire product1_stage5_reg_n_136;
  wire product1_stage5_reg_n_137;
  wire product1_stage5_reg_n_138;
  wire product1_stage5_reg_n_139;
  wire product1_stage5_reg_n_140;
  wire product1_stage5_reg_n_141;
  wire product1_stage5_reg_n_142;
  wire product1_stage5_reg_n_143;
  wire product1_stage5_reg_n_144;
  wire product1_stage5_reg_n_145;
  wire product1_stage5_reg_n_146;
  wire product1_stage5_reg_n_147;
  wire product1_stage5_reg_n_148;
  wire product1_stage5_reg_n_149;
  wire product1_stage5_reg_n_150;
  wire product1_stage5_reg_n_151;
  wire product1_stage5_reg_n_152;
  wire product1_stage5_reg_n_153;
  wire product1_stage5_reg_n_70;
  wire product1_stage5_reg_n_71;
  wire product1_stage5_reg_n_72;
  wire product1_stage5_reg_n_73;
  wire product1_stage5_reg_n_74;
  wire product1_stage5_reg_n_75;
  wire product1_stage5_reg_n_76;
  wire product1_stage5_reg_n_77;
  wire product1_stage5_reg_n_78;
  wire product1_stage5_reg_n_79;
  wire product1_stage5_reg_n_80;
  wire product1_stage5_reg_n_81;
  wire product1_stage5_reg_n_82;
  wire product1_stage5_reg_n_83;
  wire product1_stage5_reg_n_84;
  wire product1_stage5_reg_n_85;
  wire product1_stage5_reg_n_86;
  wire product1_stage5_reg_n_87;
  wire product1_stage5_reg_n_88;
  wire product1_stage5_reg_n_89;
  wire product1_stage5_reg_n_90;
  wire product1_stage5_reg_n_91;
  wire product1_stage5_reg_n_92;
  wire product1_stage5_reg_n_93;
  wire product1_stage5_reg_n_94;
  wire product1_stage5_reg_n_95;
  wire product1_stage5_reg_n_96;
  wire product1_stage5_reg_n_97;
  wire product1_stage5_reg_n_98;
  wire product1_stage5_reg_n_99;
  wire product_reg_n_100;
  wire product_reg_n_101;
  wire product_reg_n_102;
  wire product_reg_n_103;
  wire product_reg_n_104;
  wire product_reg_n_105;
  wire product_reg_n_70;
  wire product_reg_n_71;
  wire product_reg_n_72;
  wire product_reg_n_73;
  wire product_reg_n_74;
  wire product_reg_n_75;
  wire product_reg_n_76;
  wire product_reg_n_77;
  wire product_reg_n_78;
  wire product_reg_n_79;
  wire product_reg_n_80;
  wire product_reg_n_81;
  wire product_reg_n_82;
  wire product_reg_n_83;
  wire product_reg_n_84;
  wire product_reg_n_85;
  wire product_reg_n_86;
  wire product_reg_n_87;
  wire product_reg_n_88;
  wire product_reg_n_89;
  wire product_reg_n_90;
  wire product_reg_n_91;
  wire product_reg_n_92;
  wire product_reg_n_93;
  wire product_reg_n_94;
  wire product_reg_n_95;
  wire product_reg_n_96;
  wire product_reg_n_97;
  wire product_reg_n_98;
  wire product_reg_n_99;
  wire [11:0]product_stage1_reg_0;
  wire product_stage1_reg_n_100;
  wire product_stage1_reg_n_101;
  wire product_stage1_reg_n_102;
  wire product_stage1_reg_n_103;
  wire product_stage1_reg_n_104;
  wire product_stage1_reg_n_105;
  wire product_stage1_reg_n_70;
  wire product_stage1_reg_n_71;
  wire product_stage1_reg_n_72;
  wire product_stage1_reg_n_73;
  wire product_stage1_reg_n_74;
  wire product_stage1_reg_n_75;
  wire product_stage1_reg_n_76;
  wire product_stage1_reg_n_77;
  wire product_stage1_reg_n_78;
  wire product_stage1_reg_n_79;
  wire product_stage1_reg_n_80;
  wire product_stage1_reg_n_81;
  wire product_stage1_reg_n_82;
  wire product_stage1_reg_n_83;
  wire product_stage1_reg_n_84;
  wire product_stage1_reg_n_85;
  wire product_stage1_reg_n_86;
  wire product_stage1_reg_n_87;
  wire product_stage1_reg_n_88;
  wire product_stage1_reg_n_89;
  wire product_stage1_reg_n_90;
  wire product_stage1_reg_n_91;
  wire product_stage1_reg_n_92;
  wire product_stage1_reg_n_93;
  wire product_stage1_reg_n_94;
  wire product_stage1_reg_n_95;
  wire product_stage1_reg_n_96;
  wire product_stage1_reg_n_97;
  wire product_stage1_reg_n_98;
  wire product_stage1_reg_n_99;
  wire [11:0]product_stage2_reg_0;
  wire product_stage2_reg_n_100;
  wire product_stage2_reg_n_101;
  wire product_stage2_reg_n_102;
  wire product_stage2_reg_n_103;
  wire product_stage2_reg_n_104;
  wire product_stage2_reg_n_105;
  wire product_stage2_reg_n_106;
  wire product_stage2_reg_n_107;
  wire product_stage2_reg_n_108;
  wire product_stage2_reg_n_109;
  wire product_stage2_reg_n_110;
  wire product_stage2_reg_n_111;
  wire product_stage2_reg_n_112;
  wire product_stage2_reg_n_113;
  wire product_stage2_reg_n_114;
  wire product_stage2_reg_n_115;
  wire product_stage2_reg_n_116;
  wire product_stage2_reg_n_117;
  wire product_stage2_reg_n_118;
  wire product_stage2_reg_n_119;
  wire product_stage2_reg_n_120;
  wire product_stage2_reg_n_121;
  wire product_stage2_reg_n_122;
  wire product_stage2_reg_n_123;
  wire product_stage2_reg_n_124;
  wire product_stage2_reg_n_125;
  wire product_stage2_reg_n_126;
  wire product_stage2_reg_n_127;
  wire product_stage2_reg_n_128;
  wire product_stage2_reg_n_129;
  wire product_stage2_reg_n_130;
  wire product_stage2_reg_n_131;
  wire product_stage2_reg_n_132;
  wire product_stage2_reg_n_133;
  wire product_stage2_reg_n_134;
  wire product_stage2_reg_n_135;
  wire product_stage2_reg_n_136;
  wire product_stage2_reg_n_137;
  wire product_stage2_reg_n_138;
  wire product_stage2_reg_n_139;
  wire product_stage2_reg_n_140;
  wire product_stage2_reg_n_141;
  wire product_stage2_reg_n_142;
  wire product_stage2_reg_n_143;
  wire product_stage2_reg_n_144;
  wire product_stage2_reg_n_145;
  wire product_stage2_reg_n_146;
  wire product_stage2_reg_n_147;
  wire product_stage2_reg_n_148;
  wire product_stage2_reg_n_149;
  wire product_stage2_reg_n_150;
  wire product_stage2_reg_n_151;
  wire product_stage2_reg_n_152;
  wire product_stage2_reg_n_153;
  wire product_stage2_reg_n_70;
  wire product_stage2_reg_n_71;
  wire product_stage2_reg_n_72;
  wire product_stage2_reg_n_73;
  wire product_stage2_reg_n_74;
  wire product_stage2_reg_n_75;
  wire product_stage2_reg_n_76;
  wire product_stage2_reg_n_77;
  wire product_stage2_reg_n_78;
  wire product_stage2_reg_n_79;
  wire product_stage2_reg_n_80;
  wire product_stage2_reg_n_81;
  wire product_stage2_reg_n_82;
  wire product_stage2_reg_n_83;
  wire product_stage2_reg_n_84;
  wire product_stage2_reg_n_85;
  wire product_stage2_reg_n_86;
  wire product_stage2_reg_n_87;
  wire product_stage2_reg_n_88;
  wire product_stage2_reg_n_89;
  wire product_stage2_reg_n_90;
  wire product_stage2_reg_n_91;
  wire product_stage2_reg_n_92;
  wire product_stage2_reg_n_93;
  wire product_stage2_reg_n_94;
  wire product_stage2_reg_n_95;
  wire product_stage2_reg_n_96;
  wire product_stage2_reg_n_97;
  wire product_stage2_reg_n_98;
  wire product_stage2_reg_n_99;
  wire [11:0]product_stage3_reg_0;
  wire product_stage3_reg_n_100;
  wire product_stage3_reg_n_101;
  wire product_stage3_reg_n_102;
  wire product_stage3_reg_n_103;
  wire product_stage3_reg_n_104;
  wire product_stage3_reg_n_105;
  wire product_stage3_reg_n_70;
  wire product_stage3_reg_n_71;
  wire product_stage3_reg_n_72;
  wire product_stage3_reg_n_73;
  wire product_stage3_reg_n_74;
  wire product_stage3_reg_n_75;
  wire product_stage3_reg_n_76;
  wire product_stage3_reg_n_77;
  wire product_stage3_reg_n_78;
  wire product_stage3_reg_n_79;
  wire product_stage3_reg_n_80;
  wire product_stage3_reg_n_81;
  wire product_stage3_reg_n_82;
  wire product_stage3_reg_n_83;
  wire product_stage3_reg_n_84;
  wire product_stage3_reg_n_85;
  wire product_stage3_reg_n_86;
  wire product_stage3_reg_n_87;
  wire product_stage3_reg_n_88;
  wire product_stage3_reg_n_89;
  wire product_stage3_reg_n_90;
  wire product_stage3_reg_n_91;
  wire product_stage3_reg_n_92;
  wire product_stage3_reg_n_93;
  wire product_stage3_reg_n_94;
  wire product_stage3_reg_n_95;
  wire product_stage3_reg_n_96;
  wire product_stage3_reg_n_97;
  wire product_stage3_reg_n_98;
  wire product_stage3_reg_n_99;
  wire [11:0]product_stage4_reg_0;
  wire product_stage4_reg_n_106;
  wire product_stage4_reg_n_107;
  wire product_stage4_reg_n_108;
  wire product_stage4_reg_n_109;
  wire product_stage4_reg_n_110;
  wire product_stage4_reg_n_111;
  wire product_stage4_reg_n_112;
  wire product_stage4_reg_n_113;
  wire product_stage4_reg_n_114;
  wire product_stage4_reg_n_115;
  wire product_stage4_reg_n_116;
  wire product_stage4_reg_n_117;
  wire product_stage4_reg_n_118;
  wire product_stage4_reg_n_119;
  wire product_stage4_reg_n_120;
  wire product_stage4_reg_n_121;
  wire product_stage4_reg_n_122;
  wire product_stage4_reg_n_123;
  wire product_stage4_reg_n_124;
  wire product_stage4_reg_n_125;
  wire product_stage4_reg_n_126;
  wire product_stage4_reg_n_127;
  wire product_stage4_reg_n_128;
  wire product_stage4_reg_n_129;
  wire product_stage4_reg_n_130;
  wire product_stage4_reg_n_131;
  wire product_stage4_reg_n_132;
  wire product_stage4_reg_n_133;
  wire product_stage4_reg_n_134;
  wire product_stage4_reg_n_135;
  wire product_stage4_reg_n_136;
  wire product_stage4_reg_n_137;
  wire product_stage4_reg_n_138;
  wire product_stage4_reg_n_139;
  wire product_stage4_reg_n_140;
  wire product_stage4_reg_n_141;
  wire product_stage4_reg_n_142;
  wire product_stage4_reg_n_143;
  wire product_stage4_reg_n_144;
  wire product_stage4_reg_n_145;
  wire product_stage4_reg_n_146;
  wire product_stage4_reg_n_147;
  wire product_stage4_reg_n_148;
  wire product_stage4_reg_n_149;
  wire product_stage4_reg_n_150;
  wire product_stage4_reg_n_151;
  wire product_stage4_reg_n_152;
  wire product_stage4_reg_n_153;
  wire product_stage50_n_100;
  wire product_stage50_n_101;
  wire product_stage50_n_102;
  wire product_stage50_n_103;
  wire product_stage50_n_104;
  wire product_stage50_n_105;
  wire product_stage50_n_70;
  wire product_stage50_n_71;
  wire product_stage50_n_72;
  wire product_stage50_n_73;
  wire product_stage50_n_74;
  wire product_stage50_n_75;
  wire product_stage50_n_76;
  wire product_stage50_n_77;
  wire product_stage50_n_78;
  wire product_stage50_n_79;
  wire product_stage50_n_80;
  wire product_stage50_n_81;
  wire product_stage50_n_82;
  wire product_stage50_n_83;
  wire product_stage50_n_84;
  wire product_stage50_n_85;
  wire product_stage50_n_86;
  wire product_stage50_n_87;
  wire product_stage50_n_88;
  wire product_stage50_n_89;
  wire product_stage50_n_90;
  wire product_stage50_n_91;
  wire product_stage50_n_92;
  wire product_stage50_n_93;
  wire product_stage50_n_94;
  wire product_stage50_n_95;
  wire product_stage50_n_96;
  wire product_stage50_n_97;
  wire product_stage50_n_98;
  wire product_stage50_n_99;
  wire product_stage5_reg_n_100;
  wire product_stage5_reg_n_101;
  wire product_stage5_reg_n_102;
  wire product_stage5_reg_n_103;
  wire product_stage5_reg_n_104;
  wire product_stage5_reg_n_105;
  wire product_stage5_reg_n_106;
  wire product_stage5_reg_n_107;
  wire product_stage5_reg_n_108;
  wire product_stage5_reg_n_109;
  wire product_stage5_reg_n_110;
  wire product_stage5_reg_n_111;
  wire product_stage5_reg_n_112;
  wire product_stage5_reg_n_113;
  wire product_stage5_reg_n_114;
  wire product_stage5_reg_n_115;
  wire product_stage5_reg_n_116;
  wire product_stage5_reg_n_117;
  wire product_stage5_reg_n_118;
  wire product_stage5_reg_n_119;
  wire product_stage5_reg_n_120;
  wire product_stage5_reg_n_121;
  wire product_stage5_reg_n_122;
  wire product_stage5_reg_n_123;
  wire product_stage5_reg_n_124;
  wire product_stage5_reg_n_125;
  wire product_stage5_reg_n_126;
  wire product_stage5_reg_n_127;
  wire product_stage5_reg_n_128;
  wire product_stage5_reg_n_129;
  wire product_stage5_reg_n_130;
  wire product_stage5_reg_n_131;
  wire product_stage5_reg_n_132;
  wire product_stage5_reg_n_133;
  wire product_stage5_reg_n_134;
  wire product_stage5_reg_n_135;
  wire product_stage5_reg_n_136;
  wire product_stage5_reg_n_137;
  wire product_stage5_reg_n_138;
  wire product_stage5_reg_n_139;
  wire product_stage5_reg_n_140;
  wire product_stage5_reg_n_141;
  wire product_stage5_reg_n_142;
  wire product_stage5_reg_n_143;
  wire product_stage5_reg_n_144;
  wire product_stage5_reg_n_145;
  wire product_stage5_reg_n_146;
  wire product_stage5_reg_n_147;
  wire product_stage5_reg_n_148;
  wire product_stage5_reg_n_149;
  wire product_stage5_reg_n_150;
  wire product_stage5_reg_n_151;
  wire product_stage5_reg_n_152;
  wire product_stage5_reg_n_153;
  wire product_stage5_reg_n_70;
  wire product_stage5_reg_n_71;
  wire product_stage5_reg_n_72;
  wire product_stage5_reg_n_73;
  wire product_stage5_reg_n_74;
  wire product_stage5_reg_n_75;
  wire product_stage5_reg_n_76;
  wire product_stage5_reg_n_77;
  wire product_stage5_reg_n_78;
  wire product_stage5_reg_n_79;
  wire product_stage5_reg_n_80;
  wire product_stage5_reg_n_81;
  wire product_stage5_reg_n_82;
  wire product_stage5_reg_n_83;
  wire product_stage5_reg_n_84;
  wire product_stage5_reg_n_85;
  wire product_stage5_reg_n_86;
  wire product_stage5_reg_n_87;
  wire product_stage5_reg_n_88;
  wire product_stage5_reg_n_89;
  wire product_stage5_reg_n_90;
  wire product_stage5_reg_n_91;
  wire product_stage5_reg_n_92;
  wire product_stage5_reg_n_93;
  wire product_stage5_reg_n_94;
  wire product_stage5_reg_n_95;
  wire product_stage5_reg_n_96;
  wire product_stage5_reg_n_97;
  wire product_stage5_reg_n_98;
  wire product_stage5_reg_n_99;
  wire temp00_reg_n_100;
  wire temp00_reg_n_101;
  wire temp00_reg_n_102;
  wire temp00_reg_n_103;
  wire temp00_reg_n_104;
  wire temp00_reg_n_105;
  wire temp00_reg_n_106;
  wire temp00_reg_n_107;
  wire temp00_reg_n_108;
  wire temp00_reg_n_109;
  wire temp00_reg_n_110;
  wire temp00_reg_n_111;
  wire temp00_reg_n_112;
  wire temp00_reg_n_113;
  wire temp00_reg_n_114;
  wire temp00_reg_n_115;
  wire temp00_reg_n_116;
  wire temp00_reg_n_117;
  wire temp00_reg_n_118;
  wire temp00_reg_n_119;
  wire temp00_reg_n_120;
  wire temp00_reg_n_121;
  wire temp00_reg_n_122;
  wire temp00_reg_n_123;
  wire temp00_reg_n_124;
  wire temp00_reg_n_125;
  wire temp00_reg_n_126;
  wire temp00_reg_n_127;
  wire temp00_reg_n_128;
  wire temp00_reg_n_129;
  wire temp00_reg_n_130;
  wire temp00_reg_n_131;
  wire temp00_reg_n_132;
  wire temp00_reg_n_133;
  wire temp00_reg_n_134;
  wire temp00_reg_n_135;
  wire temp00_reg_n_136;
  wire temp00_reg_n_137;
  wire temp00_reg_n_138;
  wire temp00_reg_n_139;
  wire temp00_reg_n_140;
  wire temp00_reg_n_141;
  wire temp00_reg_n_142;
  wire temp00_reg_n_143;
  wire temp00_reg_n_144;
  wire temp00_reg_n_145;
  wire temp00_reg_n_146;
  wire temp00_reg_n_147;
  wire temp00_reg_n_148;
  wire temp00_reg_n_149;
  wire temp00_reg_n_150;
  wire temp00_reg_n_151;
  wire temp00_reg_n_152;
  wire temp00_reg_n_153;
  wire temp00_reg_n_82;
  wire temp00_reg_n_83;
  wire temp00_reg_n_84;
  wire temp00_reg_n_85;
  wire temp00_reg_n_86;
  wire temp00_reg_n_87;
  wire temp00_reg_n_88;
  wire temp00_reg_n_89;
  wire temp00_reg_n_90;
  wire temp00_reg_n_91;
  wire temp00_reg_n_92;
  wire temp00_reg_n_93;
  wire temp00_reg_n_94;
  wire temp00_reg_n_95;
  wire temp00_reg_n_96;
  wire temp00_reg_n_97;
  wire temp00_reg_n_98;
  wire temp00_reg_n_99;
  wire temp02_reg_n_100;
  wire temp02_reg_n_101;
  wire temp02_reg_n_102;
  wire temp02_reg_n_103;
  wire temp02_reg_n_104;
  wire temp02_reg_n_105;
  wire temp02_reg_n_106;
  wire temp02_reg_n_107;
  wire temp02_reg_n_108;
  wire temp02_reg_n_109;
  wire temp02_reg_n_110;
  wire temp02_reg_n_111;
  wire temp02_reg_n_112;
  wire temp02_reg_n_113;
  wire temp02_reg_n_114;
  wire temp02_reg_n_115;
  wire temp02_reg_n_116;
  wire temp02_reg_n_117;
  wire temp02_reg_n_118;
  wire temp02_reg_n_119;
  wire temp02_reg_n_120;
  wire temp02_reg_n_121;
  wire temp02_reg_n_122;
  wire temp02_reg_n_123;
  wire temp02_reg_n_124;
  wire temp02_reg_n_125;
  wire temp02_reg_n_126;
  wire temp02_reg_n_127;
  wire temp02_reg_n_128;
  wire temp02_reg_n_129;
  wire temp02_reg_n_130;
  wire temp02_reg_n_131;
  wire temp02_reg_n_132;
  wire temp02_reg_n_133;
  wire temp02_reg_n_134;
  wire temp02_reg_n_135;
  wire temp02_reg_n_136;
  wire temp02_reg_n_137;
  wire temp02_reg_n_138;
  wire temp02_reg_n_139;
  wire temp02_reg_n_140;
  wire temp02_reg_n_141;
  wire temp02_reg_n_142;
  wire temp02_reg_n_143;
  wire temp02_reg_n_144;
  wire temp02_reg_n_145;
  wire temp02_reg_n_146;
  wire temp02_reg_n_147;
  wire temp02_reg_n_148;
  wire temp02_reg_n_149;
  wire temp02_reg_n_150;
  wire temp02_reg_n_151;
  wire temp02_reg_n_152;
  wire temp02_reg_n_153;
  wire temp02_reg_n_82;
  wire temp02_reg_n_83;
  wire temp02_reg_n_84;
  wire temp02_reg_n_85;
  wire temp02_reg_n_86;
  wire temp02_reg_n_87;
  wire temp02_reg_n_88;
  wire temp02_reg_n_89;
  wire temp02_reg_n_90;
  wire temp02_reg_n_91;
  wire temp02_reg_n_92;
  wire temp02_reg_n_93;
  wire temp02_reg_n_94;
  wire temp02_reg_n_95;
  wire temp02_reg_n_96;
  wire temp02_reg_n_97;
  wire temp02_reg_n_98;
  wire temp02_reg_n_99;
  wire temp04_reg_n_100;
  wire temp04_reg_n_101;
  wire temp04_reg_n_102;
  wire temp04_reg_n_103;
  wire temp04_reg_n_104;
  wire temp04_reg_n_105;
  wire temp04_reg_n_106;
  wire temp04_reg_n_107;
  wire temp04_reg_n_108;
  wire temp04_reg_n_109;
  wire temp04_reg_n_110;
  wire temp04_reg_n_111;
  wire temp04_reg_n_112;
  wire temp04_reg_n_113;
  wire temp04_reg_n_114;
  wire temp04_reg_n_115;
  wire temp04_reg_n_116;
  wire temp04_reg_n_117;
  wire temp04_reg_n_118;
  wire temp04_reg_n_119;
  wire temp04_reg_n_120;
  wire temp04_reg_n_121;
  wire temp04_reg_n_122;
  wire temp04_reg_n_123;
  wire temp04_reg_n_124;
  wire temp04_reg_n_125;
  wire temp04_reg_n_126;
  wire temp04_reg_n_127;
  wire temp04_reg_n_128;
  wire temp04_reg_n_129;
  wire temp04_reg_n_130;
  wire temp04_reg_n_131;
  wire temp04_reg_n_132;
  wire temp04_reg_n_133;
  wire temp04_reg_n_134;
  wire temp04_reg_n_135;
  wire temp04_reg_n_136;
  wire temp04_reg_n_137;
  wire temp04_reg_n_138;
  wire temp04_reg_n_139;
  wire temp04_reg_n_140;
  wire temp04_reg_n_141;
  wire temp04_reg_n_142;
  wire temp04_reg_n_143;
  wire temp04_reg_n_144;
  wire temp04_reg_n_145;
  wire temp04_reg_n_146;
  wire temp04_reg_n_147;
  wire temp04_reg_n_148;
  wire temp04_reg_n_149;
  wire temp04_reg_n_150;
  wire temp04_reg_n_151;
  wire temp04_reg_n_152;
  wire temp04_reg_n_153;
  wire temp04_reg_n_82;
  wire temp04_reg_n_83;
  wire temp04_reg_n_84;
  wire temp04_reg_n_85;
  wire temp04_reg_n_86;
  wire temp04_reg_n_87;
  wire temp04_reg_n_88;
  wire temp04_reg_n_89;
  wire temp04_reg_n_90;
  wire temp04_reg_n_91;
  wire temp04_reg_n_92;
  wire temp04_reg_n_93;
  wire temp04_reg_n_94;
  wire temp04_reg_n_95;
  wire temp04_reg_n_96;
  wire temp04_reg_n_97;
  wire temp04_reg_n_98;
  wire temp04_reg_n_99;
  wire temp06_reg_n_100;
  wire temp06_reg_n_101;
  wire temp06_reg_n_102;
  wire temp06_reg_n_103;
  wire temp06_reg_n_104;
  wire temp06_reg_n_105;
  wire temp06_reg_n_106;
  wire temp06_reg_n_107;
  wire temp06_reg_n_108;
  wire temp06_reg_n_109;
  wire temp06_reg_n_110;
  wire temp06_reg_n_111;
  wire temp06_reg_n_112;
  wire temp06_reg_n_113;
  wire temp06_reg_n_114;
  wire temp06_reg_n_115;
  wire temp06_reg_n_116;
  wire temp06_reg_n_117;
  wire temp06_reg_n_118;
  wire temp06_reg_n_119;
  wire temp06_reg_n_120;
  wire temp06_reg_n_121;
  wire temp06_reg_n_122;
  wire temp06_reg_n_123;
  wire temp06_reg_n_124;
  wire temp06_reg_n_125;
  wire temp06_reg_n_126;
  wire temp06_reg_n_127;
  wire temp06_reg_n_128;
  wire temp06_reg_n_129;
  wire temp06_reg_n_130;
  wire temp06_reg_n_131;
  wire temp06_reg_n_132;
  wire temp06_reg_n_133;
  wire temp06_reg_n_134;
  wire temp06_reg_n_135;
  wire temp06_reg_n_136;
  wire temp06_reg_n_137;
  wire temp06_reg_n_138;
  wire temp06_reg_n_139;
  wire temp06_reg_n_140;
  wire temp06_reg_n_141;
  wire temp06_reg_n_142;
  wire temp06_reg_n_143;
  wire temp06_reg_n_144;
  wire temp06_reg_n_145;
  wire temp06_reg_n_146;
  wire temp06_reg_n_147;
  wire temp06_reg_n_148;
  wire temp06_reg_n_149;
  wire temp06_reg_n_150;
  wire temp06_reg_n_151;
  wire temp06_reg_n_152;
  wire temp06_reg_n_153;
  wire temp06_reg_n_82;
  wire temp06_reg_n_83;
  wire temp06_reg_n_84;
  wire temp06_reg_n_85;
  wire temp06_reg_n_86;
  wire temp06_reg_n_87;
  wire temp06_reg_n_88;
  wire temp06_reg_n_89;
  wire temp06_reg_n_90;
  wire temp06_reg_n_91;
  wire temp06_reg_n_92;
  wire temp06_reg_n_93;
  wire temp06_reg_n_94;
  wire temp06_reg_n_95;
  wire temp06_reg_n_96;
  wire temp06_reg_n_97;
  wire temp06_reg_n_98;
  wire temp06_reg_n_99;
  wire [11:0]temp0_reg_0;
  wire temp0_reg_n_100;
  wire temp0_reg_n_101;
  wire temp0_reg_n_102;
  wire temp0_reg_n_103;
  wire temp0_reg_n_104;
  wire temp0_reg_n_105;
  wire temp0_reg_n_106;
  wire temp0_reg_n_107;
  wire temp0_reg_n_108;
  wire temp0_reg_n_109;
  wire temp0_reg_n_110;
  wire temp0_reg_n_111;
  wire temp0_reg_n_112;
  wire temp0_reg_n_113;
  wire temp0_reg_n_114;
  wire temp0_reg_n_115;
  wire temp0_reg_n_116;
  wire temp0_reg_n_117;
  wire temp0_reg_n_118;
  wire temp0_reg_n_119;
  wire temp0_reg_n_120;
  wire temp0_reg_n_121;
  wire temp0_reg_n_122;
  wire temp0_reg_n_123;
  wire temp0_reg_n_124;
  wire temp0_reg_n_125;
  wire temp0_reg_n_126;
  wire temp0_reg_n_127;
  wire temp0_reg_n_128;
  wire temp0_reg_n_129;
  wire temp0_reg_n_130;
  wire temp0_reg_n_131;
  wire temp0_reg_n_132;
  wire temp0_reg_n_133;
  wire temp0_reg_n_134;
  wire temp0_reg_n_135;
  wire temp0_reg_n_136;
  wire temp0_reg_n_137;
  wire temp0_reg_n_138;
  wire temp0_reg_n_139;
  wire temp0_reg_n_140;
  wire temp0_reg_n_141;
  wire temp0_reg_n_142;
  wire temp0_reg_n_143;
  wire temp0_reg_n_144;
  wire temp0_reg_n_145;
  wire temp0_reg_n_146;
  wire temp0_reg_n_147;
  wire temp0_reg_n_148;
  wire temp0_reg_n_149;
  wire temp0_reg_n_150;
  wire temp0_reg_n_151;
  wire temp0_reg_n_152;
  wire temp0_reg_n_153;
  wire temp0_reg_n_82;
  wire temp0_reg_n_83;
  wire temp0_reg_n_84;
  wire temp0_reg_n_85;
  wire temp0_reg_n_86;
  wire temp0_reg_n_87;
  wire temp0_reg_n_88;
  wire temp0_reg_n_89;
  wire temp0_reg_n_90;
  wire temp0_reg_n_91;
  wire temp0_reg_n_92;
  wire temp0_reg_n_93;
  wire temp0_reg_n_94;
  wire temp0_reg_n_95;
  wire temp0_reg_n_96;
  wire temp0_reg_n_97;
  wire temp0_reg_n_98;
  wire temp0_reg_n_99;
  wire [11:0]temp2_reg_0;
  wire temp2_reg_i_2_n_0;
  wire temp2_reg_n_100;
  wire temp2_reg_n_101;
  wire temp2_reg_n_102;
  wire temp2_reg_n_103;
  wire temp2_reg_n_104;
  wire temp2_reg_n_105;
  wire temp2_reg_n_106;
  wire temp2_reg_n_107;
  wire temp2_reg_n_108;
  wire temp2_reg_n_109;
  wire temp2_reg_n_110;
  wire temp2_reg_n_111;
  wire temp2_reg_n_112;
  wire temp2_reg_n_113;
  wire temp2_reg_n_114;
  wire temp2_reg_n_115;
  wire temp2_reg_n_116;
  wire temp2_reg_n_117;
  wire temp2_reg_n_118;
  wire temp2_reg_n_119;
  wire temp2_reg_n_120;
  wire temp2_reg_n_121;
  wire temp2_reg_n_122;
  wire temp2_reg_n_123;
  wire temp2_reg_n_124;
  wire temp2_reg_n_125;
  wire temp2_reg_n_126;
  wire temp2_reg_n_127;
  wire temp2_reg_n_128;
  wire temp2_reg_n_129;
  wire temp2_reg_n_130;
  wire temp2_reg_n_131;
  wire temp2_reg_n_132;
  wire temp2_reg_n_133;
  wire temp2_reg_n_134;
  wire temp2_reg_n_135;
  wire temp2_reg_n_136;
  wire temp2_reg_n_137;
  wire temp2_reg_n_138;
  wire temp2_reg_n_139;
  wire temp2_reg_n_140;
  wire temp2_reg_n_141;
  wire temp2_reg_n_142;
  wire temp2_reg_n_143;
  wire temp2_reg_n_144;
  wire temp2_reg_n_145;
  wire temp2_reg_n_146;
  wire temp2_reg_n_147;
  wire temp2_reg_n_148;
  wire temp2_reg_n_149;
  wire temp2_reg_n_150;
  wire temp2_reg_n_151;
  wire temp2_reg_n_152;
  wire temp2_reg_n_153;
  wire temp2_reg_n_82;
  wire temp2_reg_n_83;
  wire temp2_reg_n_84;
  wire temp2_reg_n_85;
  wire temp2_reg_n_86;
  wire temp2_reg_n_87;
  wire temp2_reg_n_88;
  wire temp2_reg_n_89;
  wire temp2_reg_n_90;
  wire temp2_reg_n_91;
  wire temp2_reg_n_92;
  wire temp2_reg_n_93;
  wire temp2_reg_n_94;
  wire temp2_reg_n_95;
  wire temp2_reg_n_96;
  wire temp2_reg_n_97;
  wire temp2_reg_n_98;
  wire temp2_reg_n_99;
  wire [11:0]temp4_reg_0;
  wire temp4_reg_n_100;
  wire temp4_reg_n_101;
  wire temp4_reg_n_102;
  wire temp4_reg_n_103;
  wire temp4_reg_n_104;
  wire temp4_reg_n_105;
  wire temp4_reg_n_106;
  wire temp4_reg_n_107;
  wire temp4_reg_n_108;
  wire temp4_reg_n_109;
  wire temp4_reg_n_110;
  wire temp4_reg_n_111;
  wire temp4_reg_n_112;
  wire temp4_reg_n_113;
  wire temp4_reg_n_114;
  wire temp4_reg_n_115;
  wire temp4_reg_n_116;
  wire temp4_reg_n_117;
  wire temp4_reg_n_118;
  wire temp4_reg_n_119;
  wire temp4_reg_n_120;
  wire temp4_reg_n_121;
  wire temp4_reg_n_122;
  wire temp4_reg_n_123;
  wire temp4_reg_n_124;
  wire temp4_reg_n_125;
  wire temp4_reg_n_126;
  wire temp4_reg_n_127;
  wire temp4_reg_n_128;
  wire temp4_reg_n_129;
  wire temp4_reg_n_130;
  wire temp4_reg_n_131;
  wire temp4_reg_n_132;
  wire temp4_reg_n_133;
  wire temp4_reg_n_134;
  wire temp4_reg_n_135;
  wire temp4_reg_n_136;
  wire temp4_reg_n_137;
  wire temp4_reg_n_138;
  wire temp4_reg_n_139;
  wire temp4_reg_n_140;
  wire temp4_reg_n_141;
  wire temp4_reg_n_142;
  wire temp4_reg_n_143;
  wire temp4_reg_n_144;
  wire temp4_reg_n_145;
  wire temp4_reg_n_146;
  wire temp4_reg_n_147;
  wire temp4_reg_n_148;
  wire temp4_reg_n_149;
  wire temp4_reg_n_150;
  wire temp4_reg_n_151;
  wire temp4_reg_n_152;
  wire temp4_reg_n_153;
  wire temp4_reg_n_82;
  wire temp4_reg_n_83;
  wire temp4_reg_n_84;
  wire temp4_reg_n_85;
  wire temp4_reg_n_86;
  wire temp4_reg_n_87;
  wire temp4_reg_n_88;
  wire temp4_reg_n_89;
  wire temp4_reg_n_90;
  wire temp4_reg_n_91;
  wire temp4_reg_n_92;
  wire temp4_reg_n_93;
  wire temp4_reg_n_94;
  wire temp4_reg_n_95;
  wire temp4_reg_n_96;
  wire temp4_reg_n_97;
  wire temp4_reg_n_98;
  wire temp4_reg_n_99;
  wire [11:0]temp6_reg_0;
  wire temp6_reg_n_100;
  wire temp6_reg_n_101;
  wire temp6_reg_n_102;
  wire temp6_reg_n_103;
  wire temp6_reg_n_104;
  wire temp6_reg_n_105;
  wire temp6_reg_n_106;
  wire temp6_reg_n_107;
  wire temp6_reg_n_108;
  wire temp6_reg_n_109;
  wire temp6_reg_n_110;
  wire temp6_reg_n_111;
  wire temp6_reg_n_112;
  wire temp6_reg_n_113;
  wire temp6_reg_n_114;
  wire temp6_reg_n_115;
  wire temp6_reg_n_116;
  wire temp6_reg_n_117;
  wire temp6_reg_n_118;
  wire temp6_reg_n_119;
  wire temp6_reg_n_120;
  wire temp6_reg_n_121;
  wire temp6_reg_n_122;
  wire temp6_reg_n_123;
  wire temp6_reg_n_124;
  wire temp6_reg_n_125;
  wire temp6_reg_n_126;
  wire temp6_reg_n_127;
  wire temp6_reg_n_128;
  wire temp6_reg_n_129;
  wire temp6_reg_n_130;
  wire temp6_reg_n_131;
  wire temp6_reg_n_132;
  wire temp6_reg_n_133;
  wire temp6_reg_n_134;
  wire temp6_reg_n_135;
  wire temp6_reg_n_136;
  wire temp6_reg_n_137;
  wire temp6_reg_n_138;
  wire temp6_reg_n_139;
  wire temp6_reg_n_140;
  wire temp6_reg_n_141;
  wire temp6_reg_n_142;
  wire temp6_reg_n_143;
  wire temp6_reg_n_144;
  wire temp6_reg_n_145;
  wire temp6_reg_n_146;
  wire temp6_reg_n_147;
  wire temp6_reg_n_148;
  wire temp6_reg_n_149;
  wire temp6_reg_n_150;
  wire temp6_reg_n_151;
  wire temp6_reg_n_152;
  wire temp6_reg_n_153;
  wire temp6_reg_n_82;
  wire temp6_reg_n_83;
  wire temp6_reg_n_84;
  wire temp6_reg_n_85;
  wire temp6_reg_n_86;
  wire temp6_reg_n_87;
  wire temp6_reg_n_88;
  wire temp6_reg_n_89;
  wire temp6_reg_n_90;
  wire temp6_reg_n_91;
  wire temp6_reg_n_92;
  wire temp6_reg_n_93;
  wire temp6_reg_n_94;
  wire temp6_reg_n_95;
  wire temp6_reg_n_96;
  wire temp6_reg_n_97;
  wire temp6_reg_n_98;
  wire temp6_reg_n_99;
  wire \waveRefAddress[0][0]_i_1_n_0 ;
  wire \waveRefAddress[0][13]_i_1_n_0 ;
  wire \waveRefAddress[1][13]_i_1_n_0 ;
  wire \waveRefAddress[2][13]_i_1_n_0 ;
  wire \waveRefAddress[3][13]_i_1_n_0 ;
  wire \waveRefAddress[4][13]_i_1_n_0 ;
  wire \waveRefAddress[5][13]_i_1_n_0 ;
  wire \waveRefAddress[6][13]_i_1_n_0 ;
  wire \waveRefAddress[7][13]_i_1_n_0 ;
  wire [11:0]\waveRefAddress_reg[0][10]_0 ;
  wire [11:0]\waveRefAddress_reg[0][10]_1 ;
  wire [11:0]\waveRefAddress_reg[1][10]_0 ;
  wire [11:0]\waveRefAddress_reg[1][9]_0 ;
  wire [11:0]\waveRefAddress_reg[3][10]_0 ;
  wire [11:0]\waveRefAddress_reg[3][11]_0 ;
  wire [0:0]\waveRefAddress_reg[4][0]_0 ;
  wire [0:0]\waveRefAddress_reg[4][0]_1 ;
  wire [0:0]\waveRefAddress_reg[6][1]_0 ;
  wire [11:0]\waveRefOutRam[0]_0 ;
  wire [13:0]\waveRefOutXCorr[0]_52 ;
  wire [13:0]\waveRefOutXCorr[1]_53 ;
  wire [13:0]\waveRefOutXCorr[2]_54 ;
  wire [13:0]\waveRefOutXCorr[3]_55 ;
  wire [13:0]\waveRefOutXCorr[4]_56 ;
  wire [13:0]\waveRefOutXCorr[5]_57 ;
  wire [13:0]\waveRefOutXCorr[6]_58 ;
  wire [13:0]\waveRefOutXCorr[7]_59 ;
  wire [11:0]\waveRef_reg[1]_0 ;
  wire [11:0]\waveRef_reg[2]_3 ;
  wire [11:0]\waveRef_reg[3]_4 ;
  wire [11:0]\waveRef_reg[4]_5 ;
  wire [11:0]\waveRef_reg[5]_1 ;
  wire [11:0]\waveRef_reg[6]_2 ;
  wire [11:0]\waveX_reg[0]_10 ;
  wire [11:0]\waveX_reg[1]_11 ;
  wire [11:0]\waveX_reg[2]_6 ;
  wire [11:0]\waveX_reg[3]_7 ;
  wire [11:0]\waveX_reg[4]_12 ;
  wire [11:0]\waveX_reg[5]_13 ;
  wire [11:0]\waveX_reg[6]_8 ;
  wire [11:0]\waveX_reg[7]_9 ;
  wire [11:0]\waveY_reg[0]_18 ;
  wire [11:0]\waveY_reg[1]_19 ;
  wire [11:0]\waveY_reg[2]_14 ;
  wire [11:0]\waveY_reg[3]_15 ;
  wire [11:0]\waveY_reg[4]_20 ;
  wire [11:0]\waveY_reg[5]_21 ;
  wire [11:0]\waveY_reg[6]_16 ;
  wire [11:0]\waveY_reg[7]_17 ;
  wire [35:0]xcorr;
  wire [35:0]xcorr1;
  wire \xcorr[35]_i_1_n_0 ;
  wire \xcorr[35]_i_2_n_0 ;
  wire \xcorr[35]_i_3_n_0 ;
  wire [3:0]\NLW_RefAddress_reg[1][0]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[1][0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[1][0]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[1][0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[1][11]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[1][11]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[1][11]_i_13_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[1][11]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[1][11]_i_27_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[1][11]_i_27_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[1][11]_i_35_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[1][11]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[1][11]_i_36_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[1][11]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[1][11]_i_49_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[1][11]_i_49_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[1][11]_i_56_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[1][11]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[1][11]_i_67_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[1][11]_i_67_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[1][11]_i_69_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[1][11]_i_69_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[1][11]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[1][11]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[1][4]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[1][4]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[1][4]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[1][4]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][0]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[2][0]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_11_CO_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[2][11]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_118_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[2][11]_i_118_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_122_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[2][11]_i_122_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_131_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[2][11]_i_131_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[2][11]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_32_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[2][11]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_43_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[2][11]_i_43_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_46_CO_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[2][11]_i_46_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_48_CO_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[2][11]_i_48_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_60_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[2][11]_i_60_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[2][11]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[2][11]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[2][5]_i_11_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[2][5]_i_12_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[2][5]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[2][5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[3][11]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[3][11]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[3][11]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[3][11]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[3][11]_i_15_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[3][11]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[3][11]_i_18_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[3][11]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[3][11]_i_22_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[3][11]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[3][11]_i_36_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[3][11]_i_36_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[3][11]_i_38_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[3][11]_i_38_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[3][11]_i_40_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[3][11]_i_40_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][11]_i_46_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][11]_i_49_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][11]_i_62_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][11]_i_64_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][11]_i_68_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][11]_i_71_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[3][11]_i_73_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[3][11]_i_73_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[3][11]_i_74_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[3][11]_i_74_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[3][11]_i_77_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[3][11]_i_77_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][11]_i_79_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[3][11]_i_80_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[3][11]_i_80_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][11]_i_86_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][4]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][4]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][4]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[3][4]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[4][11]_i_13_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[4][11]_i_13_O_UNCONNECTED ;
  wire [2:2]\NLW_RefAddress_reg[4][11]_i_15_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[4][11]_i_15_O_UNCONNECTED ;
  wire [2:2]\NLW_RefAddress_reg[4][11]_i_19_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[4][11]_i_19_O_UNCONNECTED ;
  wire [2:2]\NLW_RefAddress_reg[4][11]_i_29_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[4][11]_i_29_O_UNCONNECTED ;
  wire [2:2]\NLW_RefAddress_reg[4][11]_i_33_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[4][11]_i_33_O_UNCONNECTED ;
  wire [2:2]\NLW_RefAddress_reg[4][11]_i_35_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[4][11]_i_35_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[4][11]_i_40_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[4][11]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[4][11]_i_42_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[4][11]_i_42_O_UNCONNECTED ;
  wire [2:2]\NLW_RefAddress_reg[4][11]_i_58_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[4][11]_i_58_O_UNCONNECTED ;
  wire [2:2]\NLW_RefAddress_reg[4][11]_i_61_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[4][11]_i_61_O_UNCONNECTED ;
  wire [2:2]\NLW_RefAddress_reg[4][11]_i_62_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[4][11]_i_62_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[4][11]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[4][11]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[4][6]_i_11_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[4][6]_i_12_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[4][6]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[4][6]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[5][11]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[5][11]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[5][11]_i_14_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[5][11]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[5][11]_i_28_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[5][11]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[5][11]_i_33_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[5][11]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[5][11]_i_38_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[5][11]_i_38_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[5][11]_i_45_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[5][11]_i_45_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[5][11]_i_48_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[5][11]_i_48_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][11]_i_54_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][11]_i_57_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[5][11]_i_58_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[5][11]_i_58_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][11]_i_62_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[5][11]_i_63_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[5][11]_i_63_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][11]_i_66_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][11]_i_71_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[5][11]_i_73_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[5][11]_i_73_O_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[5][11]_i_75_CO_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[5][11]_i_75_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][11]_i_83_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][11]_i_86_O_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[5][11]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_RefAddress_reg[5][11]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][11]_i_99_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][4]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][4]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][4]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[5][4]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_104_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[6][11]_i_104_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_108_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[6][11]_i_108_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_109_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[6][11]_i_109_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_11_CO_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[6][11]_i_11_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][11]_i_112_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][11]_i_115_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][11]_i_118_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[6][11]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[6][11]_i_16_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][11]_i_19_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][11]_i_20_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][11]_i_23_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_39_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[6][11]_i_39_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_40_CO_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[6][11]_i_40_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_42_CO_UNCONNECTED ;
  wire [3:2]\NLW_RefAddress_reg[6][11]_i_42_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_44_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[6][11]_i_44_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_47_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[6][11]_i_47_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][11]_i_53_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][11]_i_69_O_UNCONNECTED ;
  wire [3:1]\NLW_RefAddress_reg[6][11]_i_72_CO_UNCONNECTED ;
  wire [3:0]\NLW_RefAddress_reg[6][11]_i_72_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][5]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][5]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][5]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_RefAddress_reg[6][5]_i_6_O_UNCONNECTED ;
  wire [3:0]NLW_count1_carry_O_UNCONNECTED;
  wire [3:3]NLW_count1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_count1_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_countMulti_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[15]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__11/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__11/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__11/i__carry__3_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__13/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__13/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__13/i__carry__3_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__15/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__15/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__15/i__carry__3_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__3/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__3/i__carry__3_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__5/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__5/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__5/i__carry__3_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__7/i___0_carry_O_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__7/i___0_carry__10_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_0_out_inferred__7/i___0_carry__10_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__7/i___0_carry__11_O_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__7/i___0_carry__14_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_0_out_inferred__7/i___0_carry__14_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__7/i___0_carry__15_O_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__7/i___0_carry__18_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_0_out_inferred__7/i___0_carry__18_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__7/i___0_carry__19_O_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__7/i___0_carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_0_out_inferred__7/i___0_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__7/i___0_carry__22_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_0_out_inferred__7/i___0_carry__22_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__7/i___0_carry__23_O_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__7/i___0_carry__26_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_0_out_inferred__7/i___0_carry__26_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__7/i___0_carry__27_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__7/i___0_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__7/i___0_carry__30_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_0_out_inferred__7/i___0_carry__30_O_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__7/i___0_carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_0_out_inferred__7/i___0_carry__6_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__7/i___0_carry__7_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__7/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__7/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__7/i__carry__3_O_UNCONNECTED ;
  wire [0:0]\NLW_p_0_out_inferred__9/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__9/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__9/i__carry__3_O_UNCONNECTED ;
  wire [3:0]NLW_p_10_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_10_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_10_in_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_p_10_in_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_p_10_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_11_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_11_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_11_in_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_11_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_13_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_13_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_13_in_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_p_13_in_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_p_13_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_14_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_14_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_14_in_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_14_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_16_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_16_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_16_in_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_p_16_in_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_p_16_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_17_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_17_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_17_in_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_17_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_19_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_19_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_19_in_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_p_19_in_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_p_19_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_1_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_1_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_1_in_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_p_1_in_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_p_1_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_20_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_20_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_20_in_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_20_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_22_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_22_in_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_p_22_in_carry__0_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_p_22_in_carry__0_i_4_O_UNCONNECTED;
  wire [3:0]NLW_p_23_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_23_in_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_p_23_in_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_23_in_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_2_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_2_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_2_in_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_2_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_4_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_4_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_4_in_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_p_4_in_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_p_4_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_5_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_5_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_5_in_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_5_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_7_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_7_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_7_in_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_p_7_in_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_p_7_in_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_p_8_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_8_in_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_8_in_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_8_in_carry__2_O_UNCONNECTED;
  wire NLW_product1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product1_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product1_reg_P_UNCONNECTED;
  wire [47:0]NLW_product1_reg_PCOUT_UNCONNECTED;
  wire NLW_product1_stage1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product1_stage1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product1_stage1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product1_stage1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product1_stage1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product1_stage1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product1_stage1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product1_stage1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product1_stage1_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product1_stage1_reg_P_UNCONNECTED;
  wire [47:0]NLW_product1_stage1_reg_PCOUT_UNCONNECTED;
  wire NLW_product1_stage2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product1_stage2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product1_stage2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product1_stage2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product1_stage2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product1_stage2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product1_stage2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product1_stage2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product1_stage2_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product1_stage2_reg_P_UNCONNECTED;
  wire NLW_product1_stage3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product1_stage3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product1_stage3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product1_stage3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product1_stage3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product1_stage3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product1_stage3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product1_stage3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product1_stage3_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product1_stage3_reg_P_UNCONNECTED;
  wire [47:0]NLW_product1_stage3_reg_PCOUT_UNCONNECTED;
  wire NLW_product1_stage4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product1_stage4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product1_stage4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product1_stage4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product1_stage4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product1_stage4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product1_stage4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product1_stage4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product1_stage4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_product1_stage4_reg_P_UNCONNECTED;
  wire NLW_product1_stage50_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product1_stage50_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product1_stage50_OVERFLOW_UNCONNECTED;
  wire NLW_product1_stage50_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product1_stage50_PATTERNDETECT_UNCONNECTED;
  wire NLW_product1_stage50_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product1_stage50_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product1_stage50_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product1_stage50_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product1_stage50_P_UNCONNECTED;
  wire [47:0]NLW_product1_stage50_PCOUT_UNCONNECTED;
  wire NLW_product1_stage5_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product1_stage5_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product1_stage5_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product1_stage5_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product1_stage5_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product1_stage5_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product1_stage5_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product1_stage5_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product1_stage5_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product1_stage5_reg_P_UNCONNECTED;
  wire NLW_product_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product_reg_P_UNCONNECTED;
  wire [47:0]NLW_product_reg_PCOUT_UNCONNECTED;
  wire NLW_product_stage1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_stage1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_stage1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_stage1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_stage1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_stage1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_stage1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_stage1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_stage1_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product_stage1_reg_P_UNCONNECTED;
  wire [47:0]NLW_product_stage1_reg_PCOUT_UNCONNECTED;
  wire NLW_product_stage2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_stage2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_stage2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_stage2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_stage2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_stage2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_stage2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_stage2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_stage2_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product_stage2_reg_P_UNCONNECTED;
  wire NLW_product_stage3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_stage3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_stage3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_stage3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_stage3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_stage3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_stage3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_stage3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_stage3_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product_stage3_reg_P_UNCONNECTED;
  wire [47:0]NLW_product_stage3_reg_PCOUT_UNCONNECTED;
  wire NLW_product_stage4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_stage4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_stage4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_stage4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_stage4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_stage4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_stage4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_stage4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_stage4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_product_stage4_reg_P_UNCONNECTED;
  wire NLW_product_stage50_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_stage50_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_stage50_OVERFLOW_UNCONNECTED;
  wire NLW_product_stage50_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_stage50_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_stage50_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_stage50_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_stage50_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_stage50_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product_stage50_P_UNCONNECTED;
  wire [47:0]NLW_product_stage50_PCOUT_UNCONNECTED;
  wire NLW_product_stage5_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_stage5_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_stage5_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_stage5_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_stage5_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_stage5_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_stage5_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_stage5_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_stage5_reg_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_product_stage5_reg_P_UNCONNECTED;
  wire NLW_temp00_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp00_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp00_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp00_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp00_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp00_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp00_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp00_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp00_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp00_reg_P_UNCONNECTED;
  wire NLW_temp02_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp02_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp02_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp02_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp02_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp02_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp02_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp02_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp02_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp02_reg_P_UNCONNECTED;
  wire NLW_temp04_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp04_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp04_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp04_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp04_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp04_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp04_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp04_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp04_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp04_reg_P_UNCONNECTED;
  wire NLW_temp06_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp06_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp06_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp06_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp06_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp06_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp06_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp06_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp06_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp06_reg_P_UNCONNECTED;
  wire NLW_temp0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp0_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp0_reg_P_UNCONNECTED;
  wire NLW_temp2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp2_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp2_reg_P_UNCONNECTED;
  wire NLW_temp4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp4_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp4_reg_P_UNCONNECTED;
  wire NLW_temp6_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp6_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp6_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp6_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp6_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp6_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp6_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp6_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp6_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp6_reg_P_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][0]_i_1 
       (.I0(\Ref0[0][11]_i_3_n_0 ),
        .I1(\waveRef_reg[6]_2 [0]),
        .I2(\Ref0[0][11]_i_2_n_0 ),
        .I3(\waveRef_reg[5]_1 [0]),
        .I4(\Ref0[0][0]_i_2_n_0 ),
        .I5(\Ref0[0][0]_i_3_n_0 ),
        .O(Ram02_reg_1_1[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][0]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [0]),
        .I2(\waveRef_reg[3]_4 [0]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [0]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \Ref0[0][0]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [0]),
        .I4(\Ref0[0][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [0]),
        .O(\Ref0[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][10]_i_1 
       (.I0(\Ref0[0][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [10]),
        .I2(\Ref0[0][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [10]),
        .I4(\Ref0[0][10]_i_2_n_0 ),
        .I5(\Ref0[0][10]_i_3_n_0 ),
        .O(Ram02_reg_1_1[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][10]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [10]),
        .I2(\waveRef_reg[3]_4 [10]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [10]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[0][10]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\Ref0[0][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [10]),
        .I5(\waveRef_reg[1]_0 [10]),
        .O(\Ref0[0][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][11]_i_1 
       (.I0(\Ref0[0][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [11]),
        .I2(\Ref0[0][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [11]),
        .I4(\Ref0[0][11]_i_4_n_0 ),
        .I5(\Ref0[0][11]_i_5_n_0 ),
        .O(Ram02_reg_1_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \Ref0[0][11]_i_10 
       (.I0(\Ref0[0][11]_i_18_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_6_n_0 ),
        .O(\Ref0[0][11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    \Ref0[0][11]_i_11 
       (.I0(\waveRefOutXCorr[0]_52 [12]),
        .I1(\Ref0[0][11]_i_19_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [7]),
        .I3(\waveRefOutXCorr[0]_52 [9]),
        .I4(\waveRefOutXCorr[0]_52 [8]),
        .I5(\Ref0[0][11]_i_20_n_0 ),
        .O(\Ref0[0][11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    \Ref0[0][11]_i_12 
       (.I0(\waveRefOutXCorr[0]_52 [9]),
        .I1(\waveRefOutXCorr[0]_52 [10]),
        .I2(\Ref0[0][11]_i_21_n_0 ),
        .I3(\waveRefOutXCorr[0]_52 [11]),
        .I4(\waveRefOutXCorr[0]_52 [12]),
        .O(\Ref0[0][11]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \Ref0[0][11]_i_13 
       (.I0(\Ref0[0][11]_i_12_n_0 ),
        .I1(\Ref0[0][11]_i_22_n_0 ),
        .I2(\Ref0[0][11]_i_23_n_0 ),
        .I3(\waveRefOutXCorr[0]_52 [13]),
        .O(\Ref0[0][11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF1FFF0FFFFFFF)) 
    \Ref0[0][11]_i_14 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .I1(\Ref0[0][11]_i_24_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [6]),
        .I3(\waveRefOutXCorr[0]_52 [7]),
        .I4(\waveRefOutXCorr[0]_52 [5]),
        .I5(\waveRefOutXCorr[0]_52 [4]),
        .O(\Ref0[0][11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[0][11]_i_15 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .I1(\waveRefOutXCorr[0]_52 [6]),
        .O(\Ref0[0][11]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \Ref0[0][11]_i_16 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .I1(\waveRefOutXCorr[0]_52 [0]),
        .I2(\waveRefOutXCorr[0]_52 [1]),
        .I3(\waveRefOutXCorr[0]_52 [3]),
        .O(\Ref0[0][11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \Ref0[0][11]_i_17 
       (.I0(\waveRefOutXCorr[0]_52 [8]),
        .I1(\waveRefOutXCorr[0]_52 [9]),
        .I2(\waveRefOutXCorr[0]_52 [10]),
        .I3(\waveRefOutXCorr[0]_52 [12]),
        .I4(\waveRefOutXCorr[0]_52 [11]),
        .I5(\Ref0[0][11]_i_25_n_0 ),
        .O(\Ref0[0][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \Ref0[0][11]_i_18 
       (.I0(\Ref0[0][11]_i_26_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [8]),
        .I2(\waveRefOutXCorr[0]_52 [9]),
        .I3(\waveRefOutXCorr[0]_52 [10]),
        .I4(\waveRefOutXCorr[0]_52 [11]),
        .I5(\waveRefOutXCorr[0]_52 [12]),
        .O(\Ref0[0][11]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[0][11]_i_19 
       (.I0(\waveRefOutXCorr[0]_52 [10]),
        .I1(\waveRefOutXCorr[0]_52 [11]),
        .O(\Ref0[0][11]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \Ref0[0][11]_i_2 
       (.I0(\waveRefOutXCorr[0]_52 [13]),
        .I1(\Ref0[0][11]_i_6_n_0 ),
        .I2(\Ref0[0][11]_i_3_n_0 ),
        .O(\Ref0[0][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFA2)) 
    \Ref0[0][11]_i_20 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .I1(\RefAddress[1][0]_i_11_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [2]),
        .I3(\waveRefOutXCorr[0]_52 [5]),
        .I4(\waveRefOutXCorr[0]_52 [6]),
        .I5(\waveRefOutXCorr[0]_52 [4]),
        .O(\Ref0[0][11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F7F7F7FFF)) 
    \Ref0[0][11]_i_21 
       (.I0(\waveRefOutXCorr[0]_52 [8]),
        .I1(\waveRefOutXCorr[0]_52 [6]),
        .I2(\waveRefOutXCorr[0]_52 [7]),
        .I3(\waveRefOutXCorr[0]_52 [5]),
        .I4(\waveRefOutXCorr[0]_52 [4]),
        .I5(\Ref0[0][11]_i_27_n_0 ),
        .O(\Ref0[0][11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Ref0[0][11]_i_22 
       (.I0(\waveRefOutXCorr[0]_52 [11]),
        .I1(\waveRefOutXCorr[0]_52 [12]),
        .I2(\waveRefOutXCorr[0]_52 [10]),
        .I3(\waveRefOutXCorr[0]_52 [9]),
        .I4(\waveRefOutXCorr[0]_52 [5]),
        .I5(\waveRefOutXCorr[0]_52 [6]),
        .O(\Ref0[0][11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \Ref0[0][11]_i_23 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .I1(\RefAddress[1][0]_i_11_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [4]),
        .I3(\waveRefOutXCorr[0]_52 [3]),
        .I4(\waveRefOutXCorr[0]_52 [7]),
        .I5(\waveRefOutXCorr[0]_52 [8]),
        .O(\Ref0[0][11]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \Ref0[0][11]_i_24 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .I1(\waveRefOutXCorr[0]_52 [1]),
        .I2(\waveRefOutXCorr[0]_52 [0]),
        .O(\Ref0[0][11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEEEFEEEFEEEFE)) 
    \Ref0[0][11]_i_25 
       (.I0(\waveRefOutXCorr[0]_52 [7]),
        .I1(\waveRefOutXCorr[0]_52 [9]),
        .I2(\waveRefOutXCorr[0]_52 [6]),
        .I3(\Ref0[0][11]_i_28_n_0 ),
        .I4(\waveRefOutXCorr[0]_52 [3]),
        .I5(\Ref0[0][11]_i_24_n_0 ),
        .O(\Ref0[0][11]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \Ref0[0][11]_i_26 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .I1(\waveRefOutXCorr[0]_52 [6]),
        .I2(\waveRefOutXCorr[0]_52 [7]),
        .I3(\Ref0[0][11]_i_29_n_0 ),
        .O(\Ref0[0][11]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \Ref0[0][11]_i_27 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .I1(\waveRefOutXCorr[0]_52 [0]),
        .I2(\waveRefOutXCorr[0]_52 [1]),
        .I3(\waveRefOutXCorr[0]_52 [2]),
        .O(\Ref0[0][11]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[0][11]_i_28 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .I1(\waveRefOutXCorr[0]_52 [4]),
        .O(\Ref0[0][11]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h55555557)) 
    \Ref0[0][11]_i_29 
       (.I0(\waveRefOutXCorr[0]_52 [4]),
        .I1(\waveRefOutXCorr[0]_52 [1]),
        .I2(\waveRefOutXCorr[0]_52 [2]),
        .I3(\waveRefOutXCorr[0]_52 [0]),
        .I4(\waveRefOutXCorr[0]_52 [3]),
        .O(\Ref0[0][11]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \Ref0[0][11]_i_3 
       (.I0(\waveRefOutXCorr[0]_52 [13]),
        .I1(\waveRefOutXCorr[0]_52 [12]),
        .I2(\waveRefOutXCorr[0]_52 [11]),
        .I3(\Ref0[0][11]_i_7_n_0 ),
        .I4(\waveRefOutXCorr[0]_52 [10]),
        .O(\Ref0[0][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][11]_i_4 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [11]),
        .I2(\waveRef_reg[3]_4 [11]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [11]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[0][11]_i_5 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\Ref0[0][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [11]),
        .I5(\waveRef_reg[1]_0 [11]),
        .O(\Ref0[0][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \Ref0[0][11]_i_6 
       (.I0(\waveRefOutXCorr[0]_52 [12]),
        .I1(\waveRefOutXCorr[0]_52 [11]),
        .I2(\waveRefOutXCorr[0]_52 [10]),
        .I3(\waveRefOutXCorr[0]_52 [8]),
        .I4(\waveRefOutXCorr[0]_52 [9]),
        .I5(\Ref0[0][11]_i_14_n_0 ),
        .O(\Ref0[0][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAE0000000000)) 
    \Ref0[0][11]_i_7 
       (.I0(\Ref0[0][11]_i_15_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [4]),
        .I2(\Ref0[0][11]_i_16_n_0 ),
        .I3(\waveRefOutXCorr[0]_52 [7]),
        .I4(\waveRefOutXCorr[0]_52 [8]),
        .I5(\waveRefOutXCorr[0]_52 [9]),
        .O(\Ref0[0][11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \Ref0[0][11]_i_8 
       (.I0(\waveRefOutXCorr[0]_52 [13]),
        .I1(\Ref0[0][11]_i_17_n_0 ),
        .I2(\Ref0[0][11]_i_11_n_0 ),
        .O(\Ref0[0][11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Ref0[0][11]_i_9 
       (.I0(\Ref0[0][11]_i_18_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_17_n_0 ),
        .O(\Ref0[0][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][1]_i_1 
       (.I0(\Ref0[0][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [1]),
        .I2(\Ref0[0][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [1]),
        .I4(\Ref0[0][1]_i_2_n_0 ),
        .I5(\Ref0[0][1]_i_3_n_0 ),
        .O(Ram02_reg_1_1[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][1]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [1]),
        .I2(\waveRef_reg[3]_4 [1]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [1]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \Ref0[0][1]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [1]),
        .I4(\Ref0[0][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [1]),
        .O(\Ref0[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][2]_i_1 
       (.I0(\Ref0[0][11]_i_3_n_0 ),
        .I1(\waveRef_reg[6]_2 [2]),
        .I2(\Ref0[0][11]_i_2_n_0 ),
        .I3(\waveRef_reg[5]_1 [2]),
        .I4(\Ref0[0][2]_i_2_n_0 ),
        .I5(\Ref0[0][2]_i_3_n_0 ),
        .O(Ram02_reg_1_1[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][2]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [2]),
        .I2(\waveRef_reg[3]_4 [2]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [2]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \Ref0[0][2]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [2]),
        .I4(\Ref0[0][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [2]),
        .O(\Ref0[0][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][3]_i_1 
       (.I0(\Ref0[0][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [3]),
        .I2(\Ref0[0][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [3]),
        .I4(\Ref0[0][3]_i_2_n_0 ),
        .I5(\Ref0[0][3]_i_3_n_0 ),
        .O(Ram02_reg_1_1[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][3]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [3]),
        .I2(\waveRef_reg[3]_4 [3]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [3]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \Ref0[0][3]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [3]),
        .I4(\Ref0[0][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [3]),
        .O(\Ref0[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][4]_i_1 
       (.I0(\Ref0[0][11]_i_3_n_0 ),
        .I1(\waveRef_reg[6]_2 [4]),
        .I2(\Ref0[0][11]_i_2_n_0 ),
        .I3(\waveRef_reg[5]_1 [4]),
        .I4(\Ref0[0][4]_i_2_n_0 ),
        .I5(\Ref0[0][4]_i_3_n_0 ),
        .O(Ram02_reg_1_1[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][4]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [4]),
        .I2(\waveRef_reg[3]_4 [4]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [4]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \Ref0[0][4]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [4]),
        .I4(\Ref0[0][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [4]),
        .O(\Ref0[0][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][5]_i_1 
       (.I0(\Ref0[0][11]_i_3_n_0 ),
        .I1(\waveRef_reg[6]_2 [5]),
        .I2(\Ref0[0][11]_i_2_n_0 ),
        .I3(\waveRef_reg[5]_1 [5]),
        .I4(\Ref0[0][5]_i_2_n_0 ),
        .I5(\Ref0[0][5]_i_3_n_0 ),
        .O(Ram02_reg_1_1[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][5]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [5]),
        .I2(\waveRef_reg[3]_4 [5]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [5]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \Ref0[0][5]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [5]),
        .I4(\Ref0[0][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [5]),
        .O(\Ref0[0][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][6]_i_1 
       (.I0(\Ref0[0][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [6]),
        .I2(\Ref0[0][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [6]),
        .I4(\Ref0[0][6]_i_2_n_0 ),
        .I5(\Ref0[0][6]_i_3_n_0 ),
        .O(Ram02_reg_1_1[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][6]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [6]),
        .I2(\waveRef_reg[3]_4 [6]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [6]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[0][6]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\Ref0[0][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [6]),
        .I5(\waveRef_reg[1]_0 [6]),
        .O(\Ref0[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][7]_i_1 
       (.I0(\Ref0[0][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [7]),
        .I2(\Ref0[0][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [7]),
        .I4(\Ref0[0][7]_i_2_n_0 ),
        .I5(\Ref0[0][7]_i_3_n_0 ),
        .O(Ram02_reg_1_1[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][7]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [7]),
        .I2(\waveRef_reg[3]_4 [7]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [7]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[0][7]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\Ref0[0][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [7]),
        .I5(\waveRef_reg[1]_0 [7]),
        .O(\Ref0[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][8]_i_1 
       (.I0(\Ref0[0][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [8]),
        .I2(\Ref0[0][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [8]),
        .I4(\Ref0[0][8]_i_2_n_0 ),
        .I5(\Ref0[0][8]_i_3_n_0 ),
        .O(Ram02_reg_1_1[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][8]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [8]),
        .I2(\waveRef_reg[3]_4 [8]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [8]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[0][8]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\Ref0[0][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [8]),
        .I5(\waveRef_reg[1]_0 [8]),
        .O(\Ref0[0][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[0][9]_i_1 
       (.I0(\Ref0[0][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [9]),
        .I2(\Ref0[0][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [9]),
        .I4(\Ref0[0][9]_i_2_n_0 ),
        .I5(\Ref0[0][9]_i_3_n_0 ),
        .O(Ram02_reg_1_1[9]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[0][9]_i_2 
       (.I0(\Ref0[0][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [9]),
        .I2(\waveRef_reg[3]_4 [9]),
        .I3(\Ref0[0][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [9]),
        .I5(\Ref0[0][11]_i_10_n_0 ),
        .O(\Ref0[0][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[0][9]_i_3 
       (.I0(\Ref0[0][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[0]_52 [13]),
        .I2(\Ref0[0][11]_i_12_n_0 ),
        .I3(\Ref0[0][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [9]),
        .I5(\waveRef_reg[1]_0 [9]),
        .O(\Ref0[0][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][0]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [0]),
        .I3(\waveRef_reg[6]_2 [0]),
        .I4(\Ref0[1][0]_i_2_n_0 ),
        .I5(\Ref0[1][0]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][0]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [0]),
        .I2(\waveRef_reg[3]_4 [0]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [0]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][0]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [0]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [0]),
        .O(\Ref0[1][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][10]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [10]),
        .I3(\waveRef_reg[6]_2 [10]),
        .I4(\Ref0[1][10]_i_2_n_0 ),
        .I5(\Ref0[1][10]_i_3_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][10]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [10]),
        .I2(\waveRef_reg[3]_4 [10]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [10]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][10]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [10]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [10]),
        .O(\Ref0[1][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][11]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [11]),
        .I3(\waveRef_reg[6]_2 [11]),
        .I4(\Ref0[1][11]_i_4_n_0 ),
        .I5(\Ref0[1][11]_i_5_n_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Ref0[1][11]_i_10 
       (.I0(\Ref0[1][11]_i_19_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_18_n_0 ),
        .O(\Ref0[1][11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \Ref0[1][11]_i_11 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_19_n_0 ),
        .O(\Ref0[1][11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    \Ref0[1][11]_i_12 
       (.I0(\waveRefOutXCorr[1]_53 [12]),
        .I1(\Ref0[1][11]_i_20_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [7]),
        .I3(\waveRefOutXCorr[1]_53 [9]),
        .I4(\waveRefOutXCorr[1]_53 [8]),
        .I5(\Ref0[1][11]_i_21_n_0 ),
        .O(\Ref0[1][11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100550055)) 
    \Ref0[1][11]_i_13 
       (.I0(\waveRefOutXCorr[1]_53 [13]),
        .I1(\waveRefOutXCorr[1]_53 [10]),
        .I2(\waveRefOutXCorr[1]_53 [9]),
        .I3(\waveRefOutXCorr[1]_53 [12]),
        .I4(\Ref0[1][11]_i_22_n_0 ),
        .I5(\waveRefOutXCorr[1]_53 [11]),
        .O(\Ref0[1][11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \Ref0[1][11]_i_14 
       (.I0(\waveRefOutXCorr[1]_53 [7]),
        .I1(\waveRefOutXCorr[1]_53 [8]),
        .I2(\waveRefOutXCorr[1]_53 [4]),
        .I3(\Ref0[1][11]_i_23_n_0 ),
        .I4(\Ref0[1][11]_i_24_n_0 ),
        .I5(\Ref0[1][11]_i_13_n_0 ),
        .O(\Ref0[1][11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \Ref0[1][11]_i_15 
       (.I0(\waveRefOutXCorr[1]_53 [2]),
        .I1(\waveRefOutXCorr[1]_53 [1]),
        .I2(\waveRefOutXCorr[1]_53 [0]),
        .O(\Ref0[1][11]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[1][11]_i_16 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .I1(\waveRefOutXCorr[1]_53 [6]),
        .O(\Ref0[1][11]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \Ref0[1][11]_i_17 
       (.I0(\waveRefOutXCorr[1]_53 [2]),
        .I1(\waveRefOutXCorr[1]_53 [0]),
        .I2(\waveRefOutXCorr[1]_53 [1]),
        .I3(\waveRefOutXCorr[1]_53 [3]),
        .O(\Ref0[1][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \Ref0[1][11]_i_18 
       (.I0(\waveRefOutXCorr[1]_53 [11]),
        .I1(\waveRefOutXCorr[1]_53 [12]),
        .I2(\waveRefOutXCorr[1]_53 [10]),
        .I3(\waveRefOutXCorr[1]_53 [9]),
        .I4(\waveRefOutXCorr[1]_53 [8]),
        .I5(\Ref0[1][11]_i_25_n_0 ),
        .O(\Ref0[1][11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \Ref0[1][11]_i_19 
       (.I0(\waveRefOutXCorr[1]_53 [11]),
        .I1(\waveRefOutXCorr[1]_53 [12]),
        .I2(\waveRefOutXCorr[1]_53 [8]),
        .I3(\waveRefOutXCorr[1]_53 [9]),
        .I4(\waveRefOutXCorr[1]_53 [10]),
        .I5(\Ref0[1][11]_i_26_n_0 ),
        .O(\Ref0[1][11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h777777F777777777)) 
    \Ref0[1][11]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [13]),
        .I1(\waveRefOutXCorr[1]_53 [12]),
        .I2(\Ref0[1][11]_i_6_n_0 ),
        .I3(\waveRefOutXCorr[1]_53 [11]),
        .I4(\waveRefOutXCorr[1]_53 [10]),
        .I5(\Ref0[1][11]_i_7_n_0 ),
        .O(\Ref0[1][11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[1][11]_i_20 
       (.I0(\waveRefOutXCorr[1]_53 [10]),
        .I1(\waveRefOutXCorr[1]_53 [11]),
        .O(\Ref0[1][11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFA2)) 
    \Ref0[1][11]_i_21 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .I1(\RefAddress[1][0]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [2]),
        .I3(\waveRefOutXCorr[1]_53 [5]),
        .I4(\waveRefOutXCorr[1]_53 [6]),
        .I5(\waveRefOutXCorr[1]_53 [4]),
        .O(\Ref0[1][11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    \Ref0[1][11]_i_22 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .I1(\waveRefOutXCorr[1]_53 [4]),
        .I2(\Ref0[1][11]_i_27_n_0 ),
        .I3(\waveRefOutXCorr[1]_53 [8]),
        .I4(\waveRefOutXCorr[1]_53 [6]),
        .I5(\waveRefOutXCorr[1]_53 [7]),
        .O(\Ref0[1][11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Ref0[1][11]_i_23 
       (.I0(\waveRefOutXCorr[1]_53 [6]),
        .I1(\waveRefOutXCorr[1]_53 [5]),
        .I2(\waveRefOutXCorr[1]_53 [12]),
        .I3(\waveRefOutXCorr[1]_53 [11]),
        .I4(\waveRefOutXCorr[1]_53 [10]),
        .I5(\waveRefOutXCorr[1]_53 [9]),
        .O(\Ref0[1][11]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Ref0[1][11]_i_24 
       (.I0(\waveRefOutXCorr[1]_53 [2]),
        .I1(\waveRefOutXCorr[1]_53 [1]),
        .I2(\waveRefOutXCorr[1]_53 [3]),
        .I3(\waveRefOutXCorr[1]_53 [0]),
        .O(\Ref0[1][11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEEEFEEEFEEEFE)) 
    \Ref0[1][11]_i_25 
       (.I0(\waveRefOutXCorr[1]_53 [7]),
        .I1(\waveRefOutXCorr[1]_53 [9]),
        .I2(\waveRefOutXCorr[1]_53 [6]),
        .I3(\Ref0[1][11]_i_28_n_0 ),
        .I4(\waveRefOutXCorr[1]_53 [3]),
        .I5(\Ref0[1][11]_i_15_n_0 ),
        .O(\Ref0[1][11]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \Ref0[1][11]_i_26 
       (.I0(\Ref0[1][11]_i_24_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [4]),
        .I2(\waveRefOutXCorr[1]_53 [5]),
        .I3(\waveRefOutXCorr[1]_53 [6]),
        .I4(\waveRefOutXCorr[1]_53 [7]),
        .O(\Ref0[1][11]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \Ref0[1][11]_i_27 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .I1(\waveRefOutXCorr[1]_53 [0]),
        .I2(\waveRefOutXCorr[1]_53 [1]),
        .I3(\waveRefOutXCorr[1]_53 [2]),
        .O(\Ref0[1][11]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[1][11]_i_28 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .I1(\waveRefOutXCorr[1]_53 [4]),
        .O(\Ref0[1][11]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \Ref0[1][11]_i_3 
       (.I0(\waveRefOutXCorr[1]_53 [13]),
        .I1(\waveRefOutXCorr[1]_53 [12]),
        .I2(\waveRefOutXCorr[1]_53 [11]),
        .I3(\Ref0[1][11]_i_8_n_0 ),
        .I4(\waveRefOutXCorr[1]_53 [10]),
        .O(\Ref0[1][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][11]_i_4 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [11]),
        .I2(\waveRef_reg[3]_4 [11]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [11]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][11]_i_5 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [11]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [11]),
        .O(\Ref0[1][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3F3F3F3F7F7F7FFF)) 
    \Ref0[1][11]_i_6 
       (.I0(\waveRefOutXCorr[1]_53 [4]),
        .I1(\waveRefOutXCorr[1]_53 [6]),
        .I2(\waveRefOutXCorr[1]_53 [7]),
        .I3(\waveRefOutXCorr[1]_53 [3]),
        .I4(\Ref0[1][11]_i_15_n_0 ),
        .I5(\waveRefOutXCorr[1]_53 [5]),
        .O(\Ref0[1][11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[1][11]_i_7 
       (.I0(\waveRefOutXCorr[1]_53 [9]),
        .I1(\waveRefOutXCorr[1]_53 [8]),
        .O(\Ref0[1][11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \Ref0[1][11]_i_8 
       (.I0(\Ref0[1][11]_i_16_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [4]),
        .I2(\Ref0[1][11]_i_17_n_0 ),
        .I3(\waveRefOutXCorr[1]_53 [9]),
        .I4(\waveRefOutXCorr[1]_53 [7]),
        .I5(\waveRefOutXCorr[1]_53 [8]),
        .O(\Ref0[1][11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \Ref0[1][11]_i_9 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_18_n_0 ),
        .O(\Ref0[1][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][1]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [1]),
        .I3(\waveRef_reg[6]_2 [1]),
        .I4(\Ref0[1][1]_i_2_n_0 ),
        .I5(\Ref0[1][1]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][1]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [1]),
        .I2(\waveRef_reg[3]_4 [1]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [1]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][1]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [1]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [1]),
        .O(\Ref0[1][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][2]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [2]),
        .I3(\waveRef_reg[6]_2 [2]),
        .I4(\Ref0[1][2]_i_2_n_0 ),
        .I5(\Ref0[1][2]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][2]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [2]),
        .I2(\waveRef_reg[3]_4 [2]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [2]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][2]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [2]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [2]),
        .O(\Ref0[1][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][3]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [3]),
        .I3(\waveRef_reg[6]_2 [3]),
        .I4(\Ref0[1][3]_i_2_n_0 ),
        .I5(\Ref0[1][3]_i_3_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][3]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [3]),
        .I2(\waveRef_reg[3]_4 [3]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [3]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][3]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [3]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [3]),
        .O(\Ref0[1][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][4]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [4]),
        .I3(\waveRef_reg[6]_2 [4]),
        .I4(\Ref0[1][4]_i_2_n_0 ),
        .I5(\Ref0[1][4]_i_3_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][4]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [4]),
        .I2(\waveRef_reg[3]_4 [4]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [4]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][4]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [4]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [4]),
        .O(\Ref0[1][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][5]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [5]),
        .I3(\waveRef_reg[6]_2 [5]),
        .I4(\Ref0[1][5]_i_2_n_0 ),
        .I5(\Ref0[1][5]_i_3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][5]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [5]),
        .I2(\waveRef_reg[3]_4 [5]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [5]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][5]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [5]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [5]),
        .O(\Ref0[1][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][6]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [6]),
        .I3(\waveRef_reg[6]_2 [6]),
        .I4(\Ref0[1][6]_i_2_n_0 ),
        .I5(\Ref0[1][6]_i_3_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][6]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [6]),
        .I2(\waveRef_reg[3]_4 [6]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [6]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][6]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [6]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [6]),
        .O(\Ref0[1][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][7]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [7]),
        .I3(\waveRef_reg[6]_2 [7]),
        .I4(\Ref0[1][7]_i_2_n_0 ),
        .I5(\Ref0[1][7]_i_3_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][7]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [7]),
        .I2(\waveRef_reg[3]_4 [7]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [7]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][7]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [7]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [7]),
        .O(\Ref0[1][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][8]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [8]),
        .I3(\waveRef_reg[6]_2 [8]),
        .I4(\Ref0[1][8]_i_2_n_0 ),
        .I5(\Ref0[1][8]_i_3_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][8]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [8]),
        .I2(\waveRef_reg[3]_4 [8]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [8]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][8]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [8]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [8]),
        .O(\Ref0[1][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[1][9]_i_1 
       (.I0(\Ref0[1][11]_i_2_n_0 ),
        .I1(\Ref0[1][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [9]),
        .I3(\waveRef_reg[6]_2 [9]),
        .I4(\Ref0[1][9]_i_2_n_0 ),
        .I5(\Ref0[1][9]_i_3_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[1][9]_i_2 
       (.I0(\Ref0[1][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [9]),
        .I2(\waveRef_reg[3]_4 [9]),
        .I3(\Ref0[1][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [9]),
        .I5(\Ref0[1][11]_i_11_n_0 ),
        .O(\Ref0[1][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[1][9]_i_3 
       (.I0(\Ref0[1][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [13]),
        .I2(\Ref0[1][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [9]),
        .I4(\Ref0[1][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [9]),
        .O(\Ref0[1][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][0]_i_1 
       (.I0(\Ref0[2][0]_i_2_n_0 ),
        .I1(\Ref0[2][0]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [0]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [0]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[0]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][0]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [0]),
        .I4(\waveRef_reg[6]_2 [0]),
        .O(\Ref0[2][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][0]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [0]),
        .I2(\waveRef_reg[3]_4 [0]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [0]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][10]_i_1 
       (.I0(\Ref0[2][10]_i_2_n_0 ),
        .I1(\Ref0[2][10]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [10]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [10]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[10]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][10]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [10]),
        .I4(\waveRef_reg[6]_2 [10]),
        .O(\Ref0[2][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][10]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [10]),
        .I2(\waveRef_reg[3]_4 [10]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [10]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][11]_i_1 
       (.I0(\Ref0[2][11]_i_2_n_0 ),
        .I1(\Ref0[2][11]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [11]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [11]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[11]));
  LUT3 #(
    .INIT(8'hF7)) 
    \Ref0[2][11]_i_10 
       (.I0(\Ref0[2][11]_i_19_n_0 ),
        .I1(\waveRefOutXCorr[2]_54 [13]),
        .I2(\Ref0[2][11]_i_6_n_0 ),
        .O(\Ref0[2][11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEEECEEEE)) 
    \Ref0[2][11]_i_11 
       (.I0(\waveRefOutXCorr[2]_54 [11]),
        .I1(\waveRefOutXCorr[2]_54 [12]),
        .I2(\waveRefOutXCorr[2]_54 [9]),
        .I3(\waveRefOutXCorr[2]_54 [10]),
        .I4(\Ref0[2][11]_i_20_n_0 ),
        .O(\Ref0[2][11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Ref0[2][11]_i_12 
       (.I0(\waveRefOutXCorr[2]_54 [2]),
        .I1(\waveRefOutXCorr[2]_54 [1]),
        .I2(\waveRefOutXCorr[2]_54 [4]),
        .I3(\waveRefOutXCorr[2]_54 [3]),
        .I4(\waveRefOutXCorr[2]_54 [5]),
        .I5(\waveRefOutXCorr[2]_54 [6]),
        .O(\Ref0[2][11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[2][11]_i_13 
       (.I0(\waveRefOutXCorr[2]_54 [12]),
        .I1(\waveRefOutXCorr[2]_54 [11]),
        .O(\Ref0[2][11]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Ref0[2][11]_i_14 
       (.I0(\waveRefOutXCorr[2]_54 [9]),
        .I1(\waveRefOutXCorr[2]_54 [10]),
        .I2(\waveRefOutXCorr[2]_54 [8]),
        .I3(\waveRefOutXCorr[2]_54 [7]),
        .O(\Ref0[2][11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    \Ref0[2][11]_i_15 
       (.I0(\waveRefOutXCorr[2]_54 [12]),
        .I1(\Ref0[2][11]_i_21_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [7]),
        .I3(\waveRefOutXCorr[2]_54 [9]),
        .I4(\waveRefOutXCorr[2]_54 [8]),
        .I5(\Ref0[2][11]_i_22_n_0 ),
        .O(\Ref0[2][11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h010FFFFFFFFFFFFF)) 
    \Ref0[2][11]_i_16 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .I1(\Ref0[2][11]_i_23_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [5]),
        .I3(\waveRefOutXCorr[2]_54 [4]),
        .I4(\waveRefOutXCorr[2]_54 [6]),
        .I5(\waveRefOutXCorr[2]_54 [7]),
        .O(\Ref0[2][11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \Ref0[2][11]_i_17 
       (.I0(\Ref0[2][11]_i_24_n_0 ),
        .I1(\waveRefOutXCorr[2]_54 [4]),
        .I2(\Ref0[2][11]_i_25_n_0 ),
        .I3(\waveRefOutXCorr[2]_54 [9]),
        .I4(\waveRefOutXCorr[2]_54 [7]),
        .I5(\waveRefOutXCorr[2]_54 [8]),
        .O(\Ref0[2][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \Ref0[2][11]_i_18 
       (.I0(\waveRefOutXCorr[2]_54 [8]),
        .I1(\waveRefOutXCorr[2]_54 [9]),
        .I2(\waveRefOutXCorr[2]_54 [10]),
        .I3(\waveRefOutXCorr[2]_54 [12]),
        .I4(\waveRefOutXCorr[2]_54 [11]),
        .I5(\Ref0[2][11]_i_26_n_0 ),
        .O(\Ref0[2][11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \Ref0[2][11]_i_19 
       (.I0(\waveRefOutXCorr[2]_54 [8]),
        .I1(\waveRefOutXCorr[2]_54 [9]),
        .I2(\waveRefOutXCorr[2]_54 [10]),
        .I3(\Ref0[2][11]_i_27_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [11]),
        .I5(\waveRefOutXCorr[2]_54 [12]),
        .O(\Ref0[2][11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][11]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [11]),
        .I4(\waveRef_reg[6]_2 [11]),
        .O(\Ref0[2][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFFFFFFFFFF)) 
    \Ref0[2][11]_i_20 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .I1(\waveRefOutXCorr[2]_54 [4]),
        .I2(\Ref0[2][11]_i_28_n_0 ),
        .I3(\waveRefOutXCorr[2]_54 [8]),
        .I4(\waveRefOutXCorr[2]_54 [6]),
        .I5(\waveRefOutXCorr[2]_54 [7]),
        .O(\Ref0[2][11]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[2][11]_i_21 
       (.I0(\waveRefOutXCorr[2]_54 [10]),
        .I1(\waveRefOutXCorr[2]_54 [11]),
        .O(\Ref0[2][11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFA2)) 
    \Ref0[2][11]_i_22 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .I1(\RefAddress[4][11]_i_94_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [2]),
        .I3(\waveRefOutXCorr[2]_54 [5]),
        .I4(\waveRefOutXCorr[2]_54 [6]),
        .I5(\waveRefOutXCorr[2]_54 [4]),
        .O(\Ref0[2][11]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \Ref0[2][11]_i_23 
       (.I0(\waveRefOutXCorr[2]_54 [2]),
        .I1(\waveRefOutXCorr[2]_54 [1]),
        .I2(\waveRefOutXCorr[2]_54 [0]),
        .O(\Ref0[2][11]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[2][11]_i_24 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .I1(\waveRefOutXCorr[2]_54 [6]),
        .O(\Ref0[2][11]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \Ref0[2][11]_i_25 
       (.I0(\waveRefOutXCorr[2]_54 [2]),
        .I1(\waveRefOutXCorr[2]_54 [0]),
        .I2(\waveRefOutXCorr[2]_54 [1]),
        .I3(\waveRefOutXCorr[2]_54 [3]),
        .O(\Ref0[2][11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEEEFEEEFEEEFE)) 
    \Ref0[2][11]_i_26 
       (.I0(\waveRefOutXCorr[2]_54 [7]),
        .I1(\waveRefOutXCorr[2]_54 [9]),
        .I2(\waveRefOutXCorr[2]_54 [6]),
        .I3(\Ref0[2][11]_i_29_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [3]),
        .I5(\Ref0[2][11]_i_23_n_0 ),
        .O(\Ref0[2][11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \Ref0[2][11]_i_27 
       (.I0(\Ref0[2][11]_i_30_n_0 ),
        .I1(\waveRefOutXCorr[2]_54 [3]),
        .I2(\waveRefOutXCorr[2]_54 [0]),
        .I3(\waveRefOutXCorr[2]_54 [4]),
        .I4(\Ref0[2][11]_i_24_n_0 ),
        .I5(\waveRefOutXCorr[2]_54 [7]),
        .O(\Ref0[2][11]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \Ref0[2][11]_i_28 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .I1(\waveRefOutXCorr[2]_54 [0]),
        .I2(\waveRefOutXCorr[2]_54 [1]),
        .I3(\waveRefOutXCorr[2]_54 [2]),
        .O(\Ref0[2][11]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[2][11]_i_29 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .I1(\waveRefOutXCorr[2]_54 [4]),
        .O(\Ref0[2][11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][11]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [11]),
        .I2(\waveRef_reg[3]_4 [11]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [11]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[2][11]_i_30 
       (.I0(\waveRefOutXCorr[2]_54 [1]),
        .I1(\waveRefOutXCorr[2]_54 [2]),
        .O(\Ref0[2][11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEFEEEE)) 
    \Ref0[2][11]_i_4 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_11_n_0 ),
        .I2(\Ref0[2][11]_i_12_n_0 ),
        .I3(\waveRefOutXCorr[2]_54 [0]),
        .I4(\Ref0[2][11]_i_13_n_0 ),
        .I5(\Ref0[2][11]_i_14_n_0 ),
        .O(\Ref0[2][11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \Ref0[2][11]_i_5 
       (.I0(\Ref0[2][11]_i_15_n_0 ),
        .I1(\Ref0[2][11]_i_11_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [13]),
        .O(\Ref0[2][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \Ref0[2][11]_i_6 
       (.I0(\waveRefOutXCorr[2]_54 [12]),
        .I1(\waveRefOutXCorr[2]_54 [11]),
        .I2(\waveRefOutXCorr[2]_54 [10]),
        .I3(\waveRefOutXCorr[2]_54 [8]),
        .I4(\waveRefOutXCorr[2]_54 [9]),
        .I5(\Ref0[2][11]_i_16_n_0 ),
        .O(\Ref0[2][11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \Ref0[2][11]_i_7 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\waveRefOutXCorr[2]_54 [12]),
        .I2(\waveRefOutXCorr[2]_54 [11]),
        .I3(\Ref0[2][11]_i_17_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [10]),
        .O(\Ref0[2][11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \Ref0[2][11]_i_8 
       (.I0(\Ref0[2][11]_i_15_n_0 ),
        .I1(\waveRefOutXCorr[2]_54 [13]),
        .I2(\Ref0[2][11]_i_18_n_0 ),
        .O(\Ref0[2][11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Ref0[2][11]_i_9 
       (.I0(\Ref0[2][11]_i_19_n_0 ),
        .I1(\waveRefOutXCorr[2]_54 [13]),
        .I2(\Ref0[2][11]_i_18_n_0 ),
        .O(\Ref0[2][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][1]_i_1 
       (.I0(\Ref0[2][1]_i_2_n_0 ),
        .I1(\Ref0[2][1]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [1]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [1]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[1]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][1]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [1]),
        .I4(\waveRef_reg[6]_2 [1]),
        .O(\Ref0[2][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][1]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [1]),
        .I2(\waveRef_reg[3]_4 [1]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [1]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][2]_i_1 
       (.I0(\Ref0[2][2]_i_2_n_0 ),
        .I1(\Ref0[2][2]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [2]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [2]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[2]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][2]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [2]),
        .I4(\waveRef_reg[6]_2 [2]),
        .O(\Ref0[2][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][2]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [2]),
        .I2(\waveRef_reg[3]_4 [2]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [2]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][3]_i_1 
       (.I0(\Ref0[2][3]_i_2_n_0 ),
        .I1(\Ref0[2][3]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [3]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [3]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[3]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][3]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [3]),
        .I4(\waveRef_reg[6]_2 [3]),
        .O(\Ref0[2][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][3]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [3]),
        .I2(\waveRef_reg[3]_4 [3]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [3]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][4]_i_1 
       (.I0(\Ref0[2][4]_i_2_n_0 ),
        .I1(\Ref0[2][4]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [4]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [4]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[4]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][4]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [4]),
        .I4(\waveRef_reg[6]_2 [4]),
        .O(\Ref0[2][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][4]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [4]),
        .I2(\waveRef_reg[3]_4 [4]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [4]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][5]_i_1 
       (.I0(\Ref0[2][5]_i_2_n_0 ),
        .I1(\Ref0[2][5]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [5]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [5]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[5]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][5]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [5]),
        .I4(\waveRef_reg[6]_2 [5]),
        .O(\Ref0[2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][5]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [5]),
        .I2(\waveRef_reg[3]_4 [5]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [5]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][6]_i_1 
       (.I0(\Ref0[2][6]_i_2_n_0 ),
        .I1(\Ref0[2][6]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [6]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [6]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[6]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][6]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [6]),
        .I4(\waveRef_reg[6]_2 [6]),
        .O(\Ref0[2][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][6]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [6]),
        .I2(\waveRef_reg[3]_4 [6]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [6]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][7]_i_1 
       (.I0(\Ref0[2][7]_i_2_n_0 ),
        .I1(\Ref0[2][7]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [7]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [7]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[7]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][7]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [7]),
        .I4(\waveRef_reg[6]_2 [7]),
        .O(\Ref0[2][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][7]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [7]),
        .I2(\waveRef_reg[3]_4 [7]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [7]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][8]_i_1 
       (.I0(\Ref0[2][8]_i_2_n_0 ),
        .I1(\Ref0[2][8]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [8]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [8]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[8]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][8]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [8]),
        .I4(\waveRef_reg[6]_2 [8]),
        .O(\Ref0[2][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][8]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [8]),
        .I2(\waveRef_reg[3]_4 [8]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [8]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \Ref0[2][9]_i_1 
       (.I0(\Ref0[2][9]_i_2_n_0 ),
        .I1(\Ref0[2][9]_i_3_n_0 ),
        .I2(\waveRefOutRam[0]_0 [9]),
        .I3(\Ref0[2][11]_i_4_n_0 ),
        .I4(\waveRef_reg[1]_0 [9]),
        .I5(\Ref0[2][11]_i_5_n_0 ),
        .O(Ram1_reg_1[9]));
  LUT5 #(
    .INIT(32'h8F0F8000)) 
    \Ref0[2][9]_i_2 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_6_n_0 ),
        .I2(\Ref0[2][11]_i_7_n_0 ),
        .I3(\waveRef_reg[5]_1 [9]),
        .I4(\waveRef_reg[6]_2 [9]),
        .O(\Ref0[2][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[2][9]_i_3 
       (.I0(\Ref0[2][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [9]),
        .I2(\waveRef_reg[3]_4 [9]),
        .I3(\Ref0[2][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [9]),
        .I5(\Ref0[2][11]_i_10_n_0 ),
        .O(\Ref0[2][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7430)) 
    \Ref0[3][0]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\waveRef_reg[6]_2 [0]),
        .I3(\waveRef_reg[5]_1 [0]),
        .I4(\Ref0[3][0]_i_2_n_0 ),
        .I5(\Ref0[3][0]_i_3_n_0 ),
        .O(Ram02_reg_1[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][0]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [0]),
        .I2(\waveRef_reg[3]_4 [0]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [0]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[3][0]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [0]),
        .I4(\RefAddress[0][11]_i_4_n_0 ),
        .I5(\waveRefOutRam[0]_0 [0]),
        .O(\Ref0[3][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7F3F4F0)) 
    \Ref0[3][10]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\Ref0[3][10]_i_2_n_0 ),
        .I3(\waveRef_reg[5]_1 [10]),
        .I4(\waveRef_reg[6]_2 [10]),
        .I5(\Ref0[3][10]_i_3_n_0 ),
        .O(Ram02_reg_1[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][10]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [10]),
        .I2(\waveRef_reg[3]_4 [10]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [10]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010100FF0000)) 
    \Ref0[3][10]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\RefAddress[0][11]_i_4_n_0 ),
        .I4(\waveRefOutRam[0]_0 [10]),
        .I5(\waveRef_reg[1]_0 [10]),
        .O(\Ref0[3][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7F3F4F0)) 
    \Ref0[3][11]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\Ref0[3][11]_i_4_n_0 ),
        .I3(\waveRef_reg[5]_1 [11]),
        .I4(\waveRef_reg[6]_2 [11]),
        .I5(\Ref0[3][11]_i_5_n_0 ),
        .O(Ram02_reg_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Ref0[3][11]_i_10 
       (.I0(\Ref0[3][11]_i_17_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_16_n_0 ),
        .O(\Ref0[3][11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \Ref0[3][11]_i_11 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_17_n_0 ),
        .O(\Ref0[3][11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \Ref0[3][11]_i_12 
       (.I0(\waveRefOutXCorr[3]_55 [12]),
        .I1(\waveRefOutXCorr[3]_55 [10]),
        .I2(\waveRefOutXCorr[3]_55 [11]),
        .I3(\Ref0[3][11]_i_18_n_0 ),
        .O(\Ref0[3][11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010F0F)) 
    \Ref0[3][11]_i_13 
       (.I0(\waveRefOutXCorr[3]_55 [10]),
        .I1(\waveRefOutXCorr[3]_55 [9]),
        .I2(\waveRefOutXCorr[3]_55 [12]),
        .I3(\Ref0[3][11]_i_19_n_0 ),
        .I4(\waveRefOutXCorr[3]_55 [11]),
        .I5(\waveRefOutXCorr[3]_55 [13]),
        .O(\Ref0[3][11]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \Ref0[3][11]_i_14 
       (.I0(\waveRefOutXCorr[3]_55 [2]),
        .I1(\waveRefOutXCorr[3]_55 [1]),
        .I2(\waveRefOutXCorr[3]_55 [0]),
        .O(\Ref0[3][11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \Ref0[3][11]_i_15 
       (.I0(\waveRefOutXCorr[3]_55 [1]),
        .I1(\waveRefOutXCorr[3]_55 [2]),
        .I2(\waveRefOutXCorr[3]_55 [0]),
        .I3(\waveRefOutXCorr[3]_55 [3]),
        .O(\Ref0[3][11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \Ref0[3][11]_i_16 
       (.I0(\waveRefOutXCorr[3]_55 [11]),
        .I1(\waveRefOutXCorr[3]_55 [12]),
        .I2(\waveRefOutXCorr[3]_55 [10]),
        .I3(\waveRefOutXCorr[3]_55 [9]),
        .I4(\waveRefOutXCorr[3]_55 [8]),
        .I5(\Ref0[3][11]_i_20_n_0 ),
        .O(\Ref0[3][11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \Ref0[3][11]_i_17 
       (.I0(\Ref0[3][11]_i_21_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [8]),
        .I2(\waveRefOutXCorr[3]_55 [9]),
        .I3(\waveRefOutXCorr[3]_55 [10]),
        .I4(\waveRefOutXCorr[3]_55 [11]),
        .I5(\waveRefOutXCorr[3]_55 [12]),
        .O(\Ref0[3][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFF7F7F7F7F)) 
    \Ref0[3][11]_i_18 
       (.I0(\waveRefOutXCorr[3]_55 [7]),
        .I1(\waveRefOutXCorr[3]_55 [9]),
        .I2(\waveRefOutXCorr[3]_55 [8]),
        .I3(\waveRefOutXCorr[3]_55 [4]),
        .I4(\RefAddress[0][11]_i_7_n_0 ),
        .I5(\Ref0[3][11]_i_15_n_0 ),
        .O(\Ref0[3][11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    \Ref0[3][11]_i_19 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .I1(\waveRefOutXCorr[3]_55 [4]),
        .I2(\Ref0[3][11]_i_22_n_0 ),
        .I3(\waveRefOutXCorr[3]_55 [8]),
        .I4(\waveRefOutXCorr[3]_55 [6]),
        .I5(\waveRefOutXCorr[3]_55 [7]),
        .O(\Ref0[3][11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h777777F777777777)) 
    \Ref0[3][11]_i_2 
       (.I0(\waveRefOutXCorr[3]_55 [13]),
        .I1(\waveRefOutXCorr[3]_55 [12]),
        .I2(\Ref0[3][11]_i_6_n_0 ),
        .I3(\waveRefOutXCorr[3]_55 [11]),
        .I4(\waveRefOutXCorr[3]_55 [10]),
        .I5(\Ref0[3][11]_i_7_n_0 ),
        .O(\Ref0[3][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEEEFEEEFEEEFE)) 
    \Ref0[3][11]_i_20 
       (.I0(\waveRefOutXCorr[3]_55 [7]),
        .I1(\waveRefOutXCorr[3]_55 [9]),
        .I2(\waveRefOutXCorr[3]_55 [6]),
        .I3(\Ref0[3][11]_i_23_n_0 ),
        .I4(\waveRefOutXCorr[3]_55 [3]),
        .I5(\Ref0[3][11]_i_14_n_0 ),
        .O(\Ref0[3][11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \Ref0[3][11]_i_21 
       (.I0(\RefAddress[0][11]_i_7_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [7]),
        .I2(\waveRefOutXCorr[3]_55 [4]),
        .I3(\waveRefOutXCorr[3]_55 [3]),
        .I4(\waveRefOutXCorr[3]_55 [0]),
        .I5(\RefAddress[0][11]_i_6_n_0 ),
        .O(\Ref0[3][11]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \Ref0[3][11]_i_22 
       (.I0(\waveRefOutXCorr[3]_55 [3]),
        .I1(\waveRefOutXCorr[3]_55 [0]),
        .I2(\waveRefOutXCorr[3]_55 [1]),
        .I3(\waveRefOutXCorr[3]_55 [2]),
        .O(\Ref0[3][11]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[3][11]_i_23 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .I1(\waveRefOutXCorr[3]_55 [4]),
        .O(\Ref0[3][11]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \Ref0[3][11]_i_3 
       (.I0(\waveRefOutXCorr[3]_55 [13]),
        .I1(\waveRefOutXCorr[3]_55 [12]),
        .I2(\waveRefOutXCorr[3]_55 [11]),
        .I3(\Ref0[3][11]_i_8_n_0 ),
        .I4(\waveRefOutXCorr[3]_55 [10]),
        .O(\Ref0[3][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][11]_i_4 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [11]),
        .I2(\waveRef_reg[3]_4 [11]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [11]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010100FF0000)) 
    \Ref0[3][11]_i_5 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\RefAddress[0][11]_i_4_n_0 ),
        .I4(\waveRefOutRam[0]_0 [11]),
        .I5(\waveRef_reg[1]_0 [11]),
        .O(\Ref0[3][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3F3F3F3F7F7F7FFF)) 
    \Ref0[3][11]_i_6 
       (.I0(\waveRefOutXCorr[3]_55 [4]),
        .I1(\waveRefOutXCorr[3]_55 [6]),
        .I2(\waveRefOutXCorr[3]_55 [7]),
        .I3(\waveRefOutXCorr[3]_55 [3]),
        .I4(\Ref0[3][11]_i_14_n_0 ),
        .I5(\waveRefOutXCorr[3]_55 [5]),
        .O(\Ref0[3][11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[3][11]_i_7 
       (.I0(\waveRefOutXCorr[3]_55 [9]),
        .I1(\waveRefOutXCorr[3]_55 [8]),
        .O(\Ref0[3][11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAE0000000000)) 
    \Ref0[3][11]_i_8 
       (.I0(\RefAddress[0][11]_i_7_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [4]),
        .I2(\Ref0[3][11]_i_15_n_0 ),
        .I3(\waveRefOutXCorr[3]_55 [7]),
        .I4(\waveRefOutXCorr[3]_55 [8]),
        .I5(\waveRefOutXCorr[3]_55 [9]),
        .O(\Ref0[3][11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \Ref0[3][11]_i_9 
       (.I0(\waveRefOutXCorr[3]_55 [13]),
        .I1(\Ref0[3][11]_i_16_n_0 ),
        .I2(\Ref0[3][11]_i_12_n_0 ),
        .O(\Ref0[3][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7F3F4F0)) 
    \Ref0[3][1]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\Ref0[3][1]_i_2_n_0 ),
        .I3(\waveRef_reg[5]_1 [1]),
        .I4(\waveRef_reg[6]_2 [1]),
        .I5(\Ref0[3][1]_i_3_n_0 ),
        .O(Ram02_reg_1[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][1]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [1]),
        .I2(\waveRef_reg[3]_4 [1]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [1]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[3][1]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [1]),
        .I4(\RefAddress[0][11]_i_4_n_0 ),
        .I5(\waveRefOutRam[0]_0 [1]),
        .O(\Ref0[3][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7430)) 
    \Ref0[3][2]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\waveRef_reg[6]_2 [2]),
        .I3(\waveRef_reg[5]_1 [2]),
        .I4(\Ref0[3][2]_i_2_n_0 ),
        .I5(\Ref0[3][2]_i_3_n_0 ),
        .O(Ram02_reg_1[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][2]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [2]),
        .I2(\waveRef_reg[3]_4 [2]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [2]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[3][2]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [2]),
        .I4(\RefAddress[0][11]_i_4_n_0 ),
        .I5(\waveRefOutRam[0]_0 [2]),
        .O(\Ref0[3][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7F3F4F0)) 
    \Ref0[3][3]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\Ref0[3][3]_i_2_n_0 ),
        .I3(\waveRef_reg[5]_1 [3]),
        .I4(\waveRef_reg[6]_2 [3]),
        .I5(\Ref0[3][3]_i_3_n_0 ),
        .O(Ram02_reg_1[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][3]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [3]),
        .I2(\waveRef_reg[3]_4 [3]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [3]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010100FF0000)) 
    \Ref0[3][3]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\RefAddress[0][11]_i_4_n_0 ),
        .I4(\waveRefOutRam[0]_0 [3]),
        .I5(\waveRef_reg[1]_0 [3]),
        .O(\Ref0[3][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7F3F4F0)) 
    \Ref0[3][4]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\Ref0[3][4]_i_2_n_0 ),
        .I3(\waveRef_reg[5]_1 [4]),
        .I4(\waveRef_reg[6]_2 [4]),
        .I5(\Ref0[3][4]_i_3_n_0 ),
        .O(Ram02_reg_1[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][4]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [4]),
        .I2(\waveRef_reg[3]_4 [4]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [4]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010100FF0000)) 
    \Ref0[3][4]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\RefAddress[0][11]_i_4_n_0 ),
        .I4(\waveRefOutRam[0]_0 [4]),
        .I5(\waveRef_reg[1]_0 [4]),
        .O(\Ref0[3][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7430)) 
    \Ref0[3][5]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\waveRef_reg[6]_2 [5]),
        .I3(\waveRef_reg[5]_1 [5]),
        .I4(\Ref0[3][5]_i_2_n_0 ),
        .I5(\Ref0[3][5]_i_3_n_0 ),
        .O(Ram02_reg_1[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][5]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [5]),
        .I2(\waveRef_reg[3]_4 [5]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [5]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[3][5]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [5]),
        .I4(\RefAddress[0][11]_i_4_n_0 ),
        .I5(\waveRefOutRam[0]_0 [5]),
        .O(\Ref0[3][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7430)) 
    \Ref0[3][6]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\waveRef_reg[6]_2 [6]),
        .I3(\waveRef_reg[5]_1 [6]),
        .I4(\Ref0[3][6]_i_2_n_0 ),
        .I5(\Ref0[3][6]_i_3_n_0 ),
        .O(Ram02_reg_1[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][6]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [6]),
        .I2(\waveRef_reg[3]_4 [6]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [6]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[3][6]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [6]),
        .I4(\RefAddress[0][11]_i_4_n_0 ),
        .I5(\waveRefOutRam[0]_0 [6]),
        .O(\Ref0[3][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7430)) 
    \Ref0[3][7]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\waveRef_reg[6]_2 [7]),
        .I3(\waveRef_reg[5]_1 [7]),
        .I4(\Ref0[3][7]_i_2_n_0 ),
        .I5(\Ref0[3][7]_i_3_n_0 ),
        .O(Ram02_reg_1[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][7]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [7]),
        .I2(\waveRef_reg[3]_4 [7]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [7]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[3][7]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [7]),
        .I4(\RefAddress[0][11]_i_4_n_0 ),
        .I5(\waveRefOutRam[0]_0 [7]),
        .O(\Ref0[3][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7F3F4F0)) 
    \Ref0[3][8]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\Ref0[3][8]_i_2_n_0 ),
        .I3(\waveRef_reg[5]_1 [8]),
        .I4(\waveRef_reg[6]_2 [8]),
        .I5(\Ref0[3][8]_i_3_n_0 ),
        .O(Ram02_reg_1[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][8]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [8]),
        .I2(\waveRef_reg[3]_4 [8]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [8]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010100FF0000)) 
    \Ref0[3][8]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\RefAddress[0][11]_i_4_n_0 ),
        .I4(\waveRefOutRam[0]_0 [8]),
        .I5(\waveRef_reg[1]_0 [8]),
        .O(\Ref0[3][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7430)) 
    \Ref0[3][9]_i_1 
       (.I0(\Ref0[3][11]_i_2_n_0 ),
        .I1(\Ref0[3][11]_i_3_n_0 ),
        .I2(\waveRef_reg[6]_2 [9]),
        .I3(\waveRef_reg[5]_1 [9]),
        .I4(\Ref0[3][9]_i_2_n_0 ),
        .I5(\Ref0[3][9]_i_3_n_0 ),
        .O(Ram02_reg_1[9]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[3][9]_i_2 
       (.I0(\Ref0[3][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [9]),
        .I2(\waveRef_reg[3]_4 [9]),
        .I3(\Ref0[3][11]_i_10_n_0 ),
        .I4(\waveRef_reg[4]_5 [9]),
        .I5(\Ref0[3][11]_i_11_n_0 ),
        .O(\Ref0[3][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[3][9]_i_3 
       (.I0(\Ref0[3][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\Ref0[3][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [9]),
        .I4(\RefAddress[0][11]_i_4_n_0 ),
        .I5(\waveRefOutRam[0]_0 [9]),
        .O(\Ref0[3][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][0]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [0]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [0]),
        .I4(\Ref0[4][0]_i_2_n_0 ),
        .I5(\Ref0[4][0]_i_3_n_0 ),
        .O(Ram02_reg_1_2[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][0]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [0]),
        .I2(\waveRef_reg[3]_4 [0]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [0]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][0]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [0]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [0]),
        .O(\Ref0[4][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][10]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [10]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [10]),
        .I4(\Ref0[4][10]_i_2_n_0 ),
        .I5(\Ref0[4][10]_i_3_n_0 ),
        .O(Ram02_reg_1_2[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][10]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [10]),
        .I2(\waveRef_reg[3]_4 [10]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [10]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][10]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [10]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [10]),
        .O(\Ref0[4][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][11]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [11]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [11]),
        .I4(\Ref0[4][11]_i_4_n_0 ),
        .I5(\Ref0[4][11]_i_5_n_0 ),
        .O(Ram02_reg_1_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \Ref0[4][11]_i_10 
       (.I0(\Ref0[4][11]_i_18_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_6_n_0 ),
        .O(\Ref0[4][11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \Ref0[4][11]_i_11 
       (.I0(\waveRefOutXCorr[4]_56 [12]),
        .I1(\waveRefOutXCorr[4]_56 [10]),
        .I2(\waveRefOutXCorr[4]_56 [11]),
        .I3(\Ref0[4][11]_i_19_n_0 ),
        .O(\Ref0[4][11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000111111111)) 
    \Ref0[4][11]_i_12 
       (.I0(\waveRefOutXCorr[4]_56 [13]),
        .I1(\waveRefOutXCorr[4]_56 [12]),
        .I2(\waveRefOutXCorr[4]_56 [10]),
        .I3(\waveRefOutXCorr[4]_56 [9]),
        .I4(\Ref0[4][11]_i_20_n_0 ),
        .I5(\waveRefOutXCorr[4]_56 [11]),
        .O(\Ref0[4][11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    \Ref0[4][11]_i_13 
       (.I0(\Ref0[4][11]_i_21_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [7]),
        .I2(\waveRefOutXCorr[4]_56 [8]),
        .I3(\Ref0[4][11]_i_22_n_0 ),
        .I4(\Ref0[4][11]_i_23_n_0 ),
        .I5(\Ref0[4][11]_i_12_n_0 ),
        .O(\Ref0[4][11]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h13FFFFFF)) 
    \Ref0[4][11]_i_14 
       (.I0(\Ref0[4][11]_i_24_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [5]),
        .I2(\waveRefOutXCorr[4]_56 [4]),
        .I3(\waveRefOutXCorr[4]_56 [6]),
        .I4(\waveRefOutXCorr[4]_56 [7]),
        .O(\Ref0[4][11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[4][11]_i_15 
       (.I0(\waveRefOutXCorr[4]_56 [6]),
        .I1(\waveRefOutXCorr[4]_56 [5]),
        .O(\Ref0[4][11]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \Ref0[4][11]_i_16 
       (.I0(\waveRefOutXCorr[4]_56 [2]),
        .I1(\waveRefOutXCorr[4]_56 [1]),
        .I2(\waveRefOutXCorr[4]_56 [0]),
        .I3(\waveRefOutXCorr[4]_56 [3]),
        .O(\Ref0[4][11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \Ref0[4][11]_i_17 
       (.I0(\waveRefOutXCorr[4]_56 [11]),
        .I1(\waveRefOutXCorr[4]_56 [12]),
        .I2(\waveRefOutXCorr[4]_56 [10]),
        .I3(\waveRefOutXCorr[4]_56 [9]),
        .I4(\waveRefOutXCorr[4]_56 [8]),
        .I5(\Ref0[4][11]_i_25_n_0 ),
        .O(\Ref0[4][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \Ref0[4][11]_i_18 
       (.I0(\waveRefOutXCorr[4]_56 [8]),
        .I1(\waveRefOutXCorr[4]_56 [9]),
        .I2(\waveRefOutXCorr[4]_56 [10]),
        .I3(\Ref0[4][11]_i_26_n_0 ),
        .I4(\waveRefOutXCorr[4]_56 [11]),
        .I5(\waveRefOutXCorr[4]_56 [12]),
        .O(\Ref0[4][11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFF7F7F7F7F)) 
    \Ref0[4][11]_i_19 
       (.I0(\waveRefOutXCorr[4]_56 [7]),
        .I1(\waveRefOutXCorr[4]_56 [9]),
        .I2(\waveRefOutXCorr[4]_56 [8]),
        .I3(\waveRefOutXCorr[4]_56 [4]),
        .I4(\Ref0[4][11]_i_15_n_0 ),
        .I5(\Ref0[4][11]_i_16_n_0 ),
        .O(\Ref0[4][11]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \Ref0[4][11]_i_2 
       (.I0(\waveRefOutXCorr[4]_56 [13]),
        .I1(\Ref0[4][11]_i_6_n_0 ),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .O(\Ref0[4][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    \Ref0[4][11]_i_20 
       (.I0(\waveRefOutXCorr[4]_56 [5]),
        .I1(\waveRefOutXCorr[4]_56 [4]),
        .I2(\Ref0[4][11]_i_24_n_0 ),
        .I3(\waveRefOutXCorr[4]_56 [8]),
        .I4(\waveRefOutXCorr[4]_56 [6]),
        .I5(\waveRefOutXCorr[4]_56 [7]),
        .O(\Ref0[4][11]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Ref0[4][11]_i_21 
       (.I0(\waveRefOutXCorr[4]_56 [0]),
        .I1(\waveRefOutXCorr[4]_56 [3]),
        .I2(\waveRefOutXCorr[4]_56 [13]),
        .I3(\waveRefOutXCorr[4]_56 [4]),
        .O(\Ref0[4][11]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[4][11]_i_22 
       (.I0(\waveRefOutXCorr[4]_56 [12]),
        .I1(\waveRefOutXCorr[4]_56 [11]),
        .O(\Ref0[4][11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Ref0[4][11]_i_23 
       (.I0(\waveRefOutXCorr[4]_56 [1]),
        .I1(\waveRefOutXCorr[4]_56 [2]),
        .I2(\waveRefOutXCorr[4]_56 [10]),
        .I3(\waveRefOutXCorr[4]_56 [9]),
        .I4(\waveRefOutXCorr[4]_56 [6]),
        .I5(\waveRefOutXCorr[4]_56 [5]),
        .O(\Ref0[4][11]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    \Ref0[4][11]_i_24 
       (.I0(\waveRefOutXCorr[4]_56 [3]),
        .I1(\waveRefOutXCorr[4]_56 [2]),
        .I2(\waveRefOutXCorr[4]_56 [1]),
        .I3(\waveRefOutXCorr[4]_56 [0]),
        .O(\Ref0[4][11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEFEFEEEFEEEFE)) 
    \Ref0[4][11]_i_25 
       (.I0(\waveRefOutXCorr[4]_56 [7]),
        .I1(\waveRefOutXCorr[4]_56 [9]),
        .I2(\waveRefOutXCorr[4]_56 [6]),
        .I3(\Ref0[4][11]_i_27_n_0 ),
        .I4(\Ref0[4][11]_i_28_n_0 ),
        .I5(\waveRefOutXCorr[4]_56 [3]),
        .O(\Ref0[4][11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \Ref0[4][11]_i_26 
       (.I0(\RefAddress[4][11]_i_52_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [0]),
        .I2(\waveRefOutXCorr[4]_56 [3]),
        .I3(\waveRefOutXCorr[4]_56 [4]),
        .I4(\Ref0[4][11]_i_15_n_0 ),
        .I5(\waveRefOutXCorr[4]_56 [7]),
        .O(\Ref0[4][11]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[4][11]_i_27 
       (.I0(\waveRefOutXCorr[4]_56 [5]),
        .I1(\waveRefOutXCorr[4]_56 [4]),
        .O(\Ref0[4][11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \Ref0[4][11]_i_28 
       (.I0(\waveRefOutXCorr[4]_56 [0]),
        .I1(\waveRefOutXCorr[4]_56 [1]),
        .I2(\waveRefOutXCorr[4]_56 [2]),
        .O(\Ref0[4][11]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \Ref0[4][11]_i_3 
       (.I0(\waveRefOutXCorr[4]_56 [13]),
        .I1(\waveRefOutXCorr[4]_56 [12]),
        .I2(\waveRefOutXCorr[4]_56 [11]),
        .I3(\Ref0[4][11]_i_7_n_0 ),
        .I4(\waveRefOutXCorr[4]_56 [10]),
        .O(\Ref0[4][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][11]_i_4 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [11]),
        .I2(\waveRef_reg[3]_4 [11]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [11]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][11]_i_5 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [11]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [11]),
        .O(\Ref0[4][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \Ref0[4][11]_i_6 
       (.I0(\waveRefOutXCorr[4]_56 [12]),
        .I1(\waveRefOutXCorr[4]_56 [11]),
        .I2(\waveRefOutXCorr[4]_56 [10]),
        .I3(\waveRefOutXCorr[4]_56 [8]),
        .I4(\waveRefOutXCorr[4]_56 [9]),
        .I5(\Ref0[4][11]_i_14_n_0 ),
        .O(\Ref0[4][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \Ref0[4][11]_i_7 
       (.I0(\Ref0[4][11]_i_15_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [4]),
        .I2(\Ref0[4][11]_i_16_n_0 ),
        .I3(\waveRefOutXCorr[4]_56 [9]),
        .I4(\waveRefOutXCorr[4]_56 [7]),
        .I5(\waveRefOutXCorr[4]_56 [8]),
        .O(\Ref0[4][11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \Ref0[4][11]_i_8 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_17_n_0 ),
        .O(\Ref0[4][11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Ref0[4][11]_i_9 
       (.I0(\Ref0[4][11]_i_18_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_17_n_0 ),
        .O(\Ref0[4][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][1]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [1]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [1]),
        .I4(\Ref0[4][1]_i_2_n_0 ),
        .I5(\Ref0[4][1]_i_3_n_0 ),
        .O(Ram02_reg_1_2[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][1]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [1]),
        .I2(\waveRef_reg[3]_4 [1]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [1]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][1]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [1]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [1]),
        .O(\Ref0[4][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][2]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [2]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [2]),
        .I4(\Ref0[4][2]_i_2_n_0 ),
        .I5(\Ref0[4][2]_i_3_n_0 ),
        .O(Ram02_reg_1_2[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][2]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [2]),
        .I2(\waveRef_reg[3]_4 [2]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [2]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][2]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [2]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [2]),
        .O(\Ref0[4][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][3]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [3]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [3]),
        .I4(\Ref0[4][3]_i_2_n_0 ),
        .I5(\Ref0[4][3]_i_3_n_0 ),
        .O(Ram02_reg_1_2[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][3]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [3]),
        .I2(\waveRef_reg[3]_4 [3]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [3]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][3]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [3]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [3]),
        .O(\Ref0[4][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][4]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [4]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [4]),
        .I4(\Ref0[4][4]_i_2_n_0 ),
        .I5(\Ref0[4][4]_i_3_n_0 ),
        .O(Ram02_reg_1_2[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][4]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [4]),
        .I2(\waveRef_reg[3]_4 [4]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [4]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][4]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [4]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [4]),
        .O(\Ref0[4][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][5]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [5]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [5]),
        .I4(\Ref0[4][5]_i_2_n_0 ),
        .I5(\Ref0[4][5]_i_3_n_0 ),
        .O(Ram02_reg_1_2[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][5]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [5]),
        .I2(\waveRef_reg[3]_4 [5]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [5]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][5]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [5]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [5]),
        .O(\Ref0[4][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][6]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [6]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [6]),
        .I4(\Ref0[4][6]_i_2_n_0 ),
        .I5(\Ref0[4][6]_i_3_n_0 ),
        .O(Ram02_reg_1_2[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][6]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [6]),
        .I2(\waveRef_reg[3]_4 [6]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [6]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][6]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [6]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [6]),
        .O(\Ref0[4][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][7]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [7]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [7]),
        .I4(\Ref0[4][7]_i_2_n_0 ),
        .I5(\Ref0[4][7]_i_3_n_0 ),
        .O(Ram02_reg_1_2[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][7]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [7]),
        .I2(\waveRef_reg[3]_4 [7]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [7]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][7]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [7]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [7]),
        .O(\Ref0[4][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][8]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [8]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [8]),
        .I4(\Ref0[4][8]_i_2_n_0 ),
        .I5(\Ref0[4][8]_i_3_n_0 ),
        .O(Ram02_reg_1_2[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][8]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [8]),
        .I2(\waveRef_reg[3]_4 [8]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [8]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][8]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [8]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [8]),
        .O(\Ref0[4][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[4][9]_i_1 
       (.I0(\Ref0[4][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [9]),
        .I2(\Ref0[4][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [9]),
        .I4(\Ref0[4][9]_i_2_n_0 ),
        .I5(\Ref0[4][9]_i_3_n_0 ),
        .O(Ram02_reg_1_2[9]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[4][9]_i_2 
       (.I0(\Ref0[4][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [9]),
        .I2(\waveRef_reg[3]_4 [9]),
        .I3(\Ref0[4][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [9]),
        .I5(\Ref0[4][11]_i_10_n_0 ),
        .O(\Ref0[4][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[4][9]_i_3 
       (.I0(\Ref0[4][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[4]_56 [13]),
        .I2(\Ref0[4][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [9]),
        .I4(\Ref0[4][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [9]),
        .O(\Ref0[4][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][0]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [0]),
        .I3(\waveRef_reg[6]_2 [0]),
        .I4(\Ref0[5][0]_i_2_n_0 ),
        .I5(\Ref0[5][0]_i_3_n_0 ),
        .O(Ram02_reg_1_0[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][0]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [0]),
        .I2(\waveRef_reg[4]_5 [0]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [0]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][0]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [0]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [0]),
        .O(\Ref0[5][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][10]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [10]),
        .I3(\waveRef_reg[6]_2 [10]),
        .I4(\Ref0[5][10]_i_2_n_0 ),
        .I5(\Ref0[5][10]_i_3_n_0 ),
        .O(Ram02_reg_1_0[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][10]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [10]),
        .I2(\waveRef_reg[4]_5 [10]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [10]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][10]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [10]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [10]),
        .O(\Ref0[5][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][11]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [11]),
        .I3(\waveRef_reg[6]_2 [11]),
        .I4(\Ref0[5][11]_i_4_n_0 ),
        .I5(\Ref0[5][11]_i_5_n_0 ),
        .O(Ram02_reg_1_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \Ref0[5][11]_i_10 
       (.I0(\waveRefOutXCorr[5]_57 [13]),
        .I1(\Ref0[5][11]_i_19_n_0 ),
        .I2(\Ref0[5][11]_i_2_n_0 ),
        .O(\Ref0[5][11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Ref0[5][11]_i_11 
       (.I0(\Ref0[5][11]_i_19_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_18_n_0 ),
        .O(\Ref0[5][11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \Ref0[5][11]_i_12 
       (.I0(\waveRefOutXCorr[5]_57 [12]),
        .I1(\waveRefOutXCorr[5]_57 [10]),
        .I2(\waveRefOutXCorr[5]_57 [11]),
        .I3(\Ref0[5][11]_i_20_n_0 ),
        .O(\Ref0[5][11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000111111111)) 
    \Ref0[5][11]_i_13 
       (.I0(\waveRefOutXCorr[5]_57 [13]),
        .I1(\waveRefOutXCorr[5]_57 [12]),
        .I2(\waveRefOutXCorr[5]_57 [10]),
        .I3(\waveRefOutXCorr[5]_57 [9]),
        .I4(\Ref0[5][11]_i_21_n_0 ),
        .I5(\waveRefOutXCorr[5]_57 [11]),
        .O(\Ref0[5][11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \Ref0[5][11]_i_14 
       (.I0(\Ref0[5][11]_i_22_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [7]),
        .I2(\waveRefOutXCorr[5]_57 [8]),
        .I3(\Ref0[5][11]_i_16_n_0 ),
        .I4(\Ref0[5][11]_i_23_n_0 ),
        .I5(\Ref0[5][11]_i_13_n_0 ),
        .O(\Ref0[5][11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \Ref0[5][11]_i_15 
       (.I0(\waveRefOutXCorr[5]_57 [3]),
        .I1(\waveRefOutXCorr[5]_57 [1]),
        .I2(\waveRefOutXCorr[5]_57 [0]),
        .I3(\waveRefOutXCorr[5]_57 [2]),
        .O(\Ref0[5][11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[5][11]_i_16 
       (.I0(\waveRefOutXCorr[5]_57 [6]),
        .I1(\waveRefOutXCorr[5]_57 [5]),
        .O(\Ref0[5][11]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \Ref0[5][11]_i_17 
       (.I0(\waveRefOutXCorr[5]_57 [2]),
        .I1(\waveRefOutXCorr[5]_57 [1]),
        .I2(\waveRefOutXCorr[5]_57 [0]),
        .I3(\waveRefOutXCorr[5]_57 [3]),
        .O(\Ref0[5][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \Ref0[5][11]_i_18 
       (.I0(\waveRefOutXCorr[5]_57 [10]),
        .I1(\waveRefOutXCorr[5]_57 [11]),
        .I2(\waveRefOutXCorr[5]_57 [12]),
        .I3(\waveRefOutXCorr[5]_57 [9]),
        .I4(\waveRefOutXCorr[5]_57 [8]),
        .I5(\Ref0[5][11]_i_24_n_0 ),
        .O(\Ref0[5][11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \Ref0[5][11]_i_19 
       (.I0(\waveRefOutXCorr[5]_57 [8]),
        .I1(\waveRefOutXCorr[5]_57 [9]),
        .I2(\waveRefOutXCorr[5]_57 [10]),
        .I3(\Ref0[5][11]_i_25_n_0 ),
        .I4(\waveRefOutXCorr[5]_57 [11]),
        .I5(\waveRefOutXCorr[5]_57 [12]),
        .O(\Ref0[5][11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h77777777777777F7)) 
    \Ref0[5][11]_i_2 
       (.I0(\waveRefOutXCorr[5]_57 [13]),
        .I1(\waveRefOutXCorr[5]_57 [12]),
        .I2(\Ref0[5][11]_i_6_n_0 ),
        .I3(\waveRefOutXCorr[5]_57 [8]),
        .I4(\waveRefOutXCorr[5]_57 [9]),
        .I5(\Ref0[5][11]_i_7_n_0 ),
        .O(\Ref0[5][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFF7F7F7F7F)) 
    \Ref0[5][11]_i_20 
       (.I0(\waveRefOutXCorr[5]_57 [7]),
        .I1(\waveRefOutXCorr[5]_57 [9]),
        .I2(\waveRefOutXCorr[5]_57 [8]),
        .I3(\waveRefOutXCorr[5]_57 [4]),
        .I4(\Ref0[5][11]_i_16_n_0 ),
        .I5(\Ref0[5][11]_i_17_n_0 ),
        .O(\Ref0[5][11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    \Ref0[5][11]_i_21 
       (.I0(\waveRefOutXCorr[5]_57 [5]),
        .I1(\waveRefOutXCorr[5]_57 [4]),
        .I2(\Ref0[5][11]_i_15_n_0 ),
        .I3(\waveRefOutXCorr[5]_57 [8]),
        .I4(\waveRefOutXCorr[5]_57 [6]),
        .I5(\waveRefOutXCorr[5]_57 [7]),
        .O(\Ref0[5][11]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Ref0[5][11]_i_22 
       (.I0(\waveRefOutXCorr[5]_57 [0]),
        .I1(\waveRefOutXCorr[5]_57 [3]),
        .I2(\waveRefOutXCorr[5]_57 [13]),
        .I3(\waveRefOutXCorr[5]_57 [4]),
        .O(\Ref0[5][11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Ref0[5][11]_i_23 
       (.I0(\waveRefOutXCorr[5]_57 [1]),
        .I1(\waveRefOutXCorr[5]_57 [2]),
        .I2(\waveRefOutXCorr[5]_57 [10]),
        .I3(\waveRefOutXCorr[5]_57 [9]),
        .I4(\waveRefOutXCorr[5]_57 [12]),
        .I5(\waveRefOutXCorr[5]_57 [11]),
        .O(\Ref0[5][11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEEEFEEEFEEEFE)) 
    \Ref0[5][11]_i_24 
       (.I0(\waveRefOutXCorr[5]_57 [7]),
        .I1(\waveRefOutXCorr[5]_57 [9]),
        .I2(\waveRefOutXCorr[5]_57 [6]),
        .I3(\Ref0[5][11]_i_26_n_0 ),
        .I4(\waveRefOutXCorr[5]_57 [3]),
        .I5(\Ref0[5][11]_i_27_n_0 ),
        .O(\Ref0[5][11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \Ref0[5][11]_i_25 
       (.I0(\RefAddress[4][11]_i_53_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [0]),
        .I2(\waveRefOutXCorr[5]_57 [3]),
        .I3(\waveRefOutXCorr[5]_57 [4]),
        .I4(\Ref0[5][11]_i_16_n_0 ),
        .I5(\waveRefOutXCorr[5]_57 [7]),
        .O(\Ref0[5][11]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[5][11]_i_26 
       (.I0(\waveRefOutXCorr[5]_57 [5]),
        .I1(\waveRefOutXCorr[5]_57 [4]),
        .O(\Ref0[5][11]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \Ref0[5][11]_i_27 
       (.I0(\waveRefOutXCorr[5]_57 [2]),
        .I1(\waveRefOutXCorr[5]_57 [0]),
        .I2(\waveRefOutXCorr[5]_57 [1]),
        .O(\Ref0[5][11]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \Ref0[5][11]_i_3 
       (.I0(\waveRefOutXCorr[5]_57 [13]),
        .I1(\waveRefOutXCorr[5]_57 [12]),
        .I2(\waveRefOutXCorr[5]_57 [11]),
        .I3(\Ref0[5][11]_i_8_n_0 ),
        .I4(\waveRefOutXCorr[5]_57 [10]),
        .O(\Ref0[5][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][11]_i_4 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [11]),
        .I2(\waveRef_reg[4]_5 [11]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [11]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][11]_i_5 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [11]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [11]),
        .O(\Ref0[5][11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h77777FFF)) 
    \Ref0[5][11]_i_6 
       (.I0(\waveRefOutXCorr[5]_57 [6]),
        .I1(\waveRefOutXCorr[5]_57 [7]),
        .I2(\waveRefOutXCorr[5]_57 [4]),
        .I3(\Ref0[5][11]_i_15_n_0 ),
        .I4(\waveRefOutXCorr[5]_57 [5]),
        .O(\Ref0[5][11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[5][11]_i_7 
       (.I0(\waveRefOutXCorr[5]_57 [10]),
        .I1(\waveRefOutXCorr[5]_57 [11]),
        .O(\Ref0[5][11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \Ref0[5][11]_i_8 
       (.I0(\Ref0[5][11]_i_16_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [4]),
        .I2(\Ref0[5][11]_i_17_n_0 ),
        .I3(\waveRefOutXCorr[5]_57 [9]),
        .I4(\waveRefOutXCorr[5]_57 [7]),
        .I5(\waveRefOutXCorr[5]_57 [8]),
        .O(\Ref0[5][11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \Ref0[5][11]_i_9 
       (.I0(\waveRefOutXCorr[5]_57 [13]),
        .I1(\Ref0[5][11]_i_18_n_0 ),
        .I2(\Ref0[5][11]_i_12_n_0 ),
        .O(\Ref0[5][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][1]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [1]),
        .I3(\waveRef_reg[6]_2 [1]),
        .I4(\Ref0[5][1]_i_2_n_0 ),
        .I5(\Ref0[5][1]_i_3_n_0 ),
        .O(Ram02_reg_1_0[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][1]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [1]),
        .I2(\waveRef_reg[4]_5 [1]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [1]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][1]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [1]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [1]),
        .O(\Ref0[5][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][2]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [2]),
        .I3(\waveRef_reg[6]_2 [2]),
        .I4(\Ref0[5][2]_i_2_n_0 ),
        .I5(\Ref0[5][2]_i_3_n_0 ),
        .O(Ram02_reg_1_0[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][2]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [2]),
        .I2(\waveRef_reg[4]_5 [2]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [2]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][2]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [2]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [2]),
        .O(\Ref0[5][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][3]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [3]),
        .I3(\waveRef_reg[6]_2 [3]),
        .I4(\Ref0[5][3]_i_2_n_0 ),
        .I5(\Ref0[5][3]_i_3_n_0 ),
        .O(Ram02_reg_1_0[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][3]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [3]),
        .I2(\waveRef_reg[4]_5 [3]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [3]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][3]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [3]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [3]),
        .O(\Ref0[5][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][4]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [4]),
        .I3(\waveRef_reg[6]_2 [4]),
        .I4(\Ref0[5][4]_i_2_n_0 ),
        .I5(\Ref0[5][4]_i_3_n_0 ),
        .O(Ram02_reg_1_0[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][4]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [4]),
        .I2(\waveRef_reg[4]_5 [4]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [4]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][4]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [4]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [4]),
        .O(\Ref0[5][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][5]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [5]),
        .I3(\waveRef_reg[6]_2 [5]),
        .I4(\Ref0[5][5]_i_2_n_0 ),
        .I5(\Ref0[5][5]_i_3_n_0 ),
        .O(Ram02_reg_1_0[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][5]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [5]),
        .I2(\waveRef_reg[4]_5 [5]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [5]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][5]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [5]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [5]),
        .O(\Ref0[5][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][6]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [6]),
        .I3(\waveRef_reg[6]_2 [6]),
        .I4(\Ref0[5][6]_i_2_n_0 ),
        .I5(\Ref0[5][6]_i_3_n_0 ),
        .O(Ram02_reg_1_0[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][6]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [6]),
        .I2(\waveRef_reg[4]_5 [6]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [6]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][6]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [6]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [6]),
        .O(\Ref0[5][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][7]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [7]),
        .I3(\waveRef_reg[6]_2 [7]),
        .I4(\Ref0[5][7]_i_2_n_0 ),
        .I5(\Ref0[5][7]_i_3_n_0 ),
        .O(Ram02_reg_1_0[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][7]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [7]),
        .I2(\waveRef_reg[4]_5 [7]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [7]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][7]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [7]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [7]),
        .O(\Ref0[5][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][8]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [8]),
        .I3(\waveRef_reg[6]_2 [8]),
        .I4(\Ref0[5][8]_i_2_n_0 ),
        .I5(\Ref0[5][8]_i_3_n_0 ),
        .O(Ram02_reg_1_0[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][8]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [8]),
        .I2(\waveRef_reg[4]_5 [8]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [8]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][8]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [8]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [8]),
        .O(\Ref0[5][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7340)) 
    \Ref0[5][9]_i_1 
       (.I0(\Ref0[5][11]_i_2_n_0 ),
        .I1(\Ref0[5][11]_i_3_n_0 ),
        .I2(\waveRef_reg[5]_1 [9]),
        .I3(\waveRef_reg[6]_2 [9]),
        .I4(\Ref0[5][9]_i_2_n_0 ),
        .I5(\Ref0[5][9]_i_3_n_0 ),
        .O(Ram02_reg_1_0[9]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[5][9]_i_2 
       (.I0(\Ref0[5][11]_i_9_n_0 ),
        .I1(\waveRef_reg[2]_3 [9]),
        .I2(\waveRef_reg[4]_5 [9]),
        .I3(\Ref0[5][11]_i_10_n_0 ),
        .I4(\waveRef_reg[3]_4 [9]),
        .I5(\Ref0[5][11]_i_11_n_0 ),
        .O(\Ref0[5][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[5][9]_i_3 
       (.I0(\Ref0[5][11]_i_12_n_0 ),
        .I1(\waveRefOutXCorr[5]_57 [13]),
        .I2(\Ref0[5][11]_i_13_n_0 ),
        .I3(\waveRef_reg[1]_0 [9]),
        .I4(\Ref0[5][11]_i_14_n_0 ),
        .I5(\waveRefOutRam[0]_0 [9]),
        .O(\Ref0[5][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][0]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [0]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [0]),
        .I4(\Ref0[6][0]_i_2_n_0 ),
        .I5(\Ref0[6][0]_i_3_n_0 ),
        .O(Ram02_reg_1_3[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][0]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [0]),
        .I2(\waveRef_reg[3]_4 [0]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [0]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][0]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [0]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [0]),
        .O(\Ref0[6][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][10]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [10]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [10]),
        .I4(\Ref0[6][10]_i_2_n_0 ),
        .I5(\Ref0[6][10]_i_3_n_0 ),
        .O(Ram02_reg_1_3[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][10]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [10]),
        .I2(\waveRef_reg[3]_4 [10]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [10]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][10]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [10]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [10]),
        .O(\Ref0[6][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][11]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [11]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [11]),
        .I4(\Ref0[6][11]_i_4_n_0 ),
        .I5(\Ref0[6][11]_i_5_n_0 ),
        .O(Ram02_reg_1_3[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \Ref0[6][11]_i_10 
       (.I0(\Ref0[6][11]_i_18_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_6_n_0 ),
        .O(\Ref0[6][11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \Ref0[6][11]_i_11 
       (.I0(\waveRefOutXCorr[6]_58 [12]),
        .I1(\waveRefOutXCorr[6]_58 [10]),
        .I2(\waveRefOutXCorr[6]_58 [11]),
        .I3(\Ref0[6][11]_i_19_n_0 ),
        .O(\Ref0[6][11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000111111111)) 
    \Ref0[6][11]_i_12 
       (.I0(\waveRefOutXCorr[6]_58 [13]),
        .I1(\waveRefOutXCorr[6]_58 [12]),
        .I2(\waveRefOutXCorr[6]_58 [10]),
        .I3(\waveRefOutXCorr[6]_58 [9]),
        .I4(\Ref0[6][11]_i_20_n_0 ),
        .I5(\waveRefOutXCorr[6]_58 [11]),
        .O(\Ref0[6][11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \Ref0[6][11]_i_13 
       (.I0(\Ref0[6][11]_i_21_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [10]),
        .I2(\waveRefOutXCorr[6]_58 [9]),
        .I3(\waveRefOutXCorr[6]_58 [13]),
        .I4(\Ref0[6][11]_i_22_n_0 ),
        .I5(\Ref0[6][11]_i_12_n_0 ),
        .O(\Ref0[6][11]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h13FFFFFF)) 
    \Ref0[6][11]_i_14 
       (.I0(\Ref0[6][11]_i_23_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [5]),
        .I2(\waveRefOutXCorr[6]_58 [4]),
        .I3(\waveRefOutXCorr[6]_58 [6]),
        .I4(\waveRefOutXCorr[6]_58 [7]),
        .O(\Ref0[6][11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[6][11]_i_15 
       (.I0(\waveRefOutXCorr[6]_58 [6]),
        .I1(\waveRefOutXCorr[6]_58 [5]),
        .O(\Ref0[6][11]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \Ref0[6][11]_i_16 
       (.I0(\waveRefOutXCorr[6]_58 [2]),
        .I1(\waveRefOutXCorr[6]_58 [1]),
        .I2(\waveRefOutXCorr[6]_58 [0]),
        .I3(\waveRefOutXCorr[6]_58 [3]),
        .O(\Ref0[6][11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \Ref0[6][11]_i_17 
       (.I0(\waveRefOutXCorr[6]_58 [11]),
        .I1(\waveRefOutXCorr[6]_58 [12]),
        .I2(\waveRefOutXCorr[6]_58 [10]),
        .I3(\waveRefOutXCorr[6]_58 [9]),
        .I4(\waveRefOutXCorr[6]_58 [8]),
        .I5(\Ref0[6][11]_i_24_n_0 ),
        .O(\Ref0[6][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \Ref0[6][11]_i_18 
       (.I0(\waveRefOutXCorr[6]_58 [8]),
        .I1(\waveRefOutXCorr[6]_58 [9]),
        .I2(\waveRefOutXCorr[6]_58 [10]),
        .I3(\Ref0[6][11]_i_25_n_0 ),
        .I4(\waveRefOutXCorr[6]_58 [11]),
        .I5(\waveRefOutXCorr[6]_58 [12]),
        .O(\Ref0[6][11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F7F7FFF7F)) 
    \Ref0[6][11]_i_19 
       (.I0(\waveRefOutXCorr[6]_58 [7]),
        .I1(\waveRefOutXCorr[6]_58 [9]),
        .I2(\waveRefOutXCorr[6]_58 [8]),
        .I3(\Ref0[6][11]_i_16_n_0 ),
        .I4(\waveRefOutXCorr[6]_58 [4]),
        .I5(\Ref0[6][11]_i_15_n_0 ),
        .O(\Ref0[6][11]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \Ref0[6][11]_i_2 
       (.I0(\waveRefOutXCorr[6]_58 [13]),
        .I1(\Ref0[6][11]_i_6_n_0 ),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .O(\Ref0[6][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    \Ref0[6][11]_i_20 
       (.I0(\waveRefOutXCorr[6]_58 [5]),
        .I1(\waveRefOutXCorr[6]_58 [4]),
        .I2(\Ref0[6][11]_i_23_n_0 ),
        .I3(\waveRefOutXCorr[6]_58 [8]),
        .I4(\waveRefOutXCorr[6]_58 [6]),
        .I5(\waveRefOutXCorr[6]_58 [7]),
        .O(\Ref0[6][11]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Ref0[6][11]_i_21 
       (.I0(\waveRefOutXCorr[6]_58 [4]),
        .I1(\waveRefOutXCorr[6]_58 [5]),
        .I2(\waveRefOutXCorr[6]_58 [6]),
        .O(\Ref0[6][11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \Ref0[6][11]_i_22 
       (.I0(\waveRefOutXCorr[6]_58 [7]),
        .I1(\waveRefOutXCorr[6]_58 [8]),
        .I2(\Ref0[6][11]_i_26_n_0 ),
        .I3(\Ref0[6][11]_i_27_n_0 ),
        .I4(\waveRefOutXCorr[6]_58 [3]),
        .I5(\waveRefOutXCorr[6]_58 [0]),
        .O(\Ref0[6][11]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    \Ref0[6][11]_i_23 
       (.I0(\waveRefOutXCorr[6]_58 [3]),
        .I1(\waveRefOutXCorr[6]_58 [2]),
        .I2(\waveRefOutXCorr[6]_58 [1]),
        .I3(\waveRefOutXCorr[6]_58 [0]),
        .O(\Ref0[6][11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEFEFEEEFEEEFE)) 
    \Ref0[6][11]_i_24 
       (.I0(\waveRefOutXCorr[6]_58 [7]),
        .I1(\waveRefOutXCorr[6]_58 [9]),
        .I2(\waveRefOutXCorr[6]_58 [6]),
        .I3(\Ref0[6][11]_i_28_n_0 ),
        .I4(\Ref0[6][11]_i_29_n_0 ),
        .I5(\waveRefOutXCorr[6]_58 [3]),
        .O(\Ref0[6][11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \Ref0[6][11]_i_25 
       (.I0(\Ref0[6][11]_i_26_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [0]),
        .I2(\waveRefOutXCorr[6]_58 [3]),
        .I3(\waveRefOutXCorr[6]_58 [4]),
        .I4(\Ref0[6][11]_i_15_n_0 ),
        .I5(\waveRefOutXCorr[6]_58 [7]),
        .O(\Ref0[6][11]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[6][11]_i_26 
       (.I0(\waveRefOutXCorr[6]_58 [2]),
        .I1(\waveRefOutXCorr[6]_58 [1]),
        .O(\Ref0[6][11]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[6][11]_i_27 
       (.I0(\waveRefOutXCorr[6]_58 [12]),
        .I1(\waveRefOutXCorr[6]_58 [11]),
        .O(\Ref0[6][11]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[6][11]_i_28 
       (.I0(\waveRefOutXCorr[6]_58 [5]),
        .I1(\waveRefOutXCorr[6]_58 [4]),
        .O(\Ref0[6][11]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \Ref0[6][11]_i_29 
       (.I0(\waveRefOutXCorr[6]_58 [0]),
        .I1(\waveRefOutXCorr[6]_58 [1]),
        .I2(\waveRefOutXCorr[6]_58 [2]),
        .O(\Ref0[6][11]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \Ref0[6][11]_i_3 
       (.I0(\waveRefOutXCorr[6]_58 [13]),
        .I1(\waveRefOutXCorr[6]_58 [12]),
        .I2(\waveRefOutXCorr[6]_58 [11]),
        .I3(\Ref0[6][11]_i_7_n_0 ),
        .I4(\waveRefOutXCorr[6]_58 [10]),
        .O(\Ref0[6][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][11]_i_4 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [11]),
        .I2(\waveRef_reg[3]_4 [11]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [11]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][11]_i_5 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [11]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [11]),
        .O(\Ref0[6][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \Ref0[6][11]_i_6 
       (.I0(\waveRefOutXCorr[6]_58 [12]),
        .I1(\waveRefOutXCorr[6]_58 [11]),
        .I2(\waveRefOutXCorr[6]_58 [10]),
        .I3(\waveRefOutXCorr[6]_58 [8]),
        .I4(\waveRefOutXCorr[6]_58 [9]),
        .I5(\Ref0[6][11]_i_14_n_0 ),
        .O(\Ref0[6][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \Ref0[6][11]_i_7 
       (.I0(\Ref0[6][11]_i_15_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [4]),
        .I2(\Ref0[6][11]_i_16_n_0 ),
        .I3(\waveRefOutXCorr[6]_58 [9]),
        .I4(\waveRefOutXCorr[6]_58 [7]),
        .I5(\waveRefOutXCorr[6]_58 [8]),
        .O(\Ref0[6][11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \Ref0[6][11]_i_8 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_17_n_0 ),
        .O(\Ref0[6][11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Ref0[6][11]_i_9 
       (.I0(\Ref0[6][11]_i_18_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_17_n_0 ),
        .O(\Ref0[6][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][1]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [1]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [1]),
        .I4(\Ref0[6][1]_i_2_n_0 ),
        .I5(\Ref0[6][1]_i_3_n_0 ),
        .O(Ram02_reg_1_3[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][1]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [1]),
        .I2(\waveRef_reg[3]_4 [1]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [1]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][1]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [1]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [1]),
        .O(\Ref0[6][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][2]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [2]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [2]),
        .I4(\Ref0[6][2]_i_2_n_0 ),
        .I5(\Ref0[6][2]_i_3_n_0 ),
        .O(Ram02_reg_1_3[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][2]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [2]),
        .I2(\waveRef_reg[3]_4 [2]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [2]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][2]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [2]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [2]),
        .O(\Ref0[6][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][3]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [3]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [3]),
        .I4(\Ref0[6][3]_i_2_n_0 ),
        .I5(\Ref0[6][3]_i_3_n_0 ),
        .O(Ram02_reg_1_3[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][3]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [3]),
        .I2(\waveRef_reg[3]_4 [3]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [3]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][3]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [3]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [3]),
        .O(\Ref0[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][4]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [4]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [4]),
        .I4(\Ref0[6][4]_i_2_n_0 ),
        .I5(\Ref0[6][4]_i_3_n_0 ),
        .O(Ram02_reg_1_3[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][4]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [4]),
        .I2(\waveRef_reg[3]_4 [4]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [4]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][4]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [4]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [4]),
        .O(\Ref0[6][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][5]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [5]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [5]),
        .I4(\Ref0[6][5]_i_2_n_0 ),
        .I5(\Ref0[6][5]_i_3_n_0 ),
        .O(Ram02_reg_1_3[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][5]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [5]),
        .I2(\waveRef_reg[3]_4 [5]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [5]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][5]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [5]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [5]),
        .O(\Ref0[6][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][6]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [6]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [6]),
        .I4(\Ref0[6][6]_i_2_n_0 ),
        .I5(\Ref0[6][6]_i_3_n_0 ),
        .O(Ram02_reg_1_3[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][6]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [6]),
        .I2(\waveRef_reg[3]_4 [6]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [6]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][6]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [6]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [6]),
        .O(\Ref0[6][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][7]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [7]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [7]),
        .I4(\Ref0[6][7]_i_2_n_0 ),
        .I5(\Ref0[6][7]_i_3_n_0 ),
        .O(Ram02_reg_1_3[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][7]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [7]),
        .I2(\waveRef_reg[3]_4 [7]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [7]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][7]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [7]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [7]),
        .O(\Ref0[6][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][8]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [8]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [8]),
        .I4(\Ref0[6][8]_i_2_n_0 ),
        .I5(\Ref0[6][8]_i_3_n_0 ),
        .O(Ram02_reg_1_3[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][8]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [8]),
        .I2(\waveRef_reg[3]_4 [8]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [8]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][8]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [8]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [8]),
        .O(\Ref0[6][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[6][9]_i_1 
       (.I0(\Ref0[6][11]_i_2_n_0 ),
        .I1(\waveRef_reg[5]_1 [9]),
        .I2(\Ref0[6][11]_i_3_n_0 ),
        .I3(\waveRef_reg[6]_2 [9]),
        .I4(\Ref0[6][9]_i_2_n_0 ),
        .I5(\Ref0[6][9]_i_3_n_0 ),
        .O(Ram02_reg_1_3[9]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[6][9]_i_2 
       (.I0(\Ref0[6][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [9]),
        .I2(\waveRef_reg[3]_4 [9]),
        .I3(\Ref0[6][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [9]),
        .I5(\Ref0[6][11]_i_10_n_0 ),
        .O(\Ref0[6][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \Ref0[6][9]_i_3 
       (.I0(\Ref0[6][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[6]_58 [13]),
        .I2(\Ref0[6][11]_i_12_n_0 ),
        .I3(\waveRef_reg[1]_0 [9]),
        .I4(\Ref0[6][11]_i_13_n_0 ),
        .I5(\waveRefOutRam[0]_0 [9]),
        .O(\Ref0[6][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][0]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [0]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [0]),
        .I4(\Ref0[7][0]_i_2_n_0 ),
        .I5(\Ref0[7][0]_i_3_n_0 ),
        .O(Ram03_reg_1[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][0]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [0]),
        .I2(\waveRef_reg[3]_4 [0]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [0]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][0]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [0]),
        .I5(\waveRef_reg[1]_0 [0]),
        .O(\Ref0[7][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][10]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [10]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [10]),
        .I4(\Ref0[7][10]_i_2_n_0 ),
        .I5(\Ref0[7][10]_i_3_n_0 ),
        .O(Ram03_reg_1[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][10]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [10]),
        .I2(\waveRef_reg[3]_4 [10]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [10]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][10]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [10]),
        .I5(\waveRef_reg[1]_0 [10]),
        .O(\Ref0[7][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][11]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [11]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [11]),
        .I4(\Ref0[7][11]_i_4_n_0 ),
        .I5(\Ref0[7][11]_i_5_n_0 ),
        .O(Ram03_reg_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \Ref0[7][11]_i_10 
       (.I0(\Ref0[7][11]_i_18_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_7_n_0 ),
        .O(\Ref0[7][11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \Ref0[7][11]_i_11 
       (.I0(\waveRefOutXCorr[7]_59 [12]),
        .I1(\waveRefOutXCorr[7]_59 [10]),
        .I2(\waveRefOutXCorr[7]_59 [11]),
        .I3(\Ref0[7][11]_i_19_n_0 ),
        .O(\Ref0[7][11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    \Ref0[7][11]_i_12 
       (.I0(\waveRefOutXCorr[7]_59 [9]),
        .I1(\waveRefOutXCorr[7]_59 [10]),
        .I2(\Ref0[7][11]_i_20_n_0 ),
        .I3(\waveRefOutXCorr[7]_59 [11]),
        .I4(\waveRefOutXCorr[7]_59 [12]),
        .O(\Ref0[7][11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFFAEAA)) 
    \Ref0[7][11]_i_13 
       (.I0(\Ref0[7][11]_i_12_n_0 ),
        .I1(\Ref0[7][11]_i_21_n_0 ),
        .I2(\Ref0[7][11]_i_22_n_0 ),
        .I3(\Ref0[7][11]_i_23_n_0 ),
        .I4(\waveRefOutXCorr[7]_59 [13]),
        .I5(\waveRefOutXCorr[7]_59 [4]),
        .O(\Ref0[7][11]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Ref0[7][11]_i_14 
       (.I0(\waveRefOutXCorr[7]_59 [6]),
        .I1(\waveRefOutXCorr[7]_59 [5]),
        .O(\Ref0[7][11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \Ref0[7][11]_i_15 
       (.I0(\waveRefOutXCorr[7]_59 [2]),
        .I1(\waveRefOutXCorr[7]_59 [1]),
        .I2(\waveRefOutXCorr[7]_59 [0]),
        .I3(\waveRefOutXCorr[7]_59 [3]),
        .O(\Ref0[7][11]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h3F7F3FFF)) 
    \Ref0[7][11]_i_16 
       (.I0(\Ref0[7][11]_i_24_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [6]),
        .I2(\waveRefOutXCorr[7]_59 [7]),
        .I3(\waveRefOutXCorr[7]_59 [5]),
        .I4(\waveRefOutXCorr[7]_59 [4]),
        .O(\Ref0[7][11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \Ref0[7][11]_i_17 
       (.I0(\waveRefOutXCorr[7]_59 [11]),
        .I1(\waveRefOutXCorr[7]_59 [12]),
        .I2(\waveRefOutXCorr[7]_59 [10]),
        .I3(\waveRefOutXCorr[7]_59 [9]),
        .I4(\waveRefOutXCorr[7]_59 [8]),
        .I5(\Ref0[7][11]_i_25_n_0 ),
        .O(\Ref0[7][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \Ref0[7][11]_i_18 
       (.I0(\Ref0[7][11]_i_26_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [8]),
        .I2(\waveRefOutXCorr[7]_59 [9]),
        .I3(\waveRefOutXCorr[7]_59 [10]),
        .I4(\waveRefOutXCorr[7]_59 [11]),
        .I5(\waveRefOutXCorr[7]_59 [12]),
        .O(\Ref0[7][11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7FFF7F7F7F7F)) 
    \Ref0[7][11]_i_19 
       (.I0(\waveRefOutXCorr[7]_59 [7]),
        .I1(\waveRefOutXCorr[7]_59 [9]),
        .I2(\waveRefOutXCorr[7]_59 [8]),
        .I3(\waveRefOutXCorr[7]_59 [4]),
        .I4(\Ref0[7][11]_i_14_n_0 ),
        .I5(\Ref0[7][11]_i_15_n_0 ),
        .O(\Ref0[7][11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \Ref0[7][11]_i_2 
       (.I0(\waveRefOutXCorr[7]_59 [13]),
        .I1(\waveRefOutXCorr[7]_59 [12]),
        .I2(\waveRefOutXCorr[7]_59 [11]),
        .I3(\Ref0[7][11]_i_6_n_0 ),
        .I4(\waveRefOutXCorr[7]_59 [10]),
        .O(\Ref0[7][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    \Ref0[7][11]_i_20 
       (.I0(\waveRefOutXCorr[7]_59 [5]),
        .I1(\waveRefOutXCorr[7]_59 [4]),
        .I2(\Ref0[7][11]_i_24_n_0 ),
        .I3(\waveRefOutXCorr[7]_59 [8]),
        .I4(\waveRefOutXCorr[7]_59 [6]),
        .I5(\waveRefOutXCorr[7]_59 [7]),
        .O(\Ref0[7][11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Ref0[7][11]_i_21 
       (.I0(\waveRefOutXCorr[7]_59 [11]),
        .I1(\waveRefOutXCorr[7]_59 [12]),
        .I2(\waveRefOutXCorr[7]_59 [7]),
        .I3(\waveRefOutXCorr[7]_59 [8]),
        .I4(\waveRefOutXCorr[7]_59 [2]),
        .I5(\waveRefOutXCorr[7]_59 [1]),
        .O(\Ref0[7][11]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Ref0[7][11]_i_22 
       (.I0(\waveRefOutXCorr[7]_59 [0]),
        .I1(\waveRefOutXCorr[7]_59 [3]),
        .I2(\waveRefOutXCorr[7]_59 [5]),
        .I3(\waveRefOutXCorr[7]_59 [6]),
        .O(\Ref0[7][11]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[7][11]_i_23 
       (.I0(\waveRefOutXCorr[7]_59 [10]),
        .I1(\waveRefOutXCorr[7]_59 [9]),
        .O(\Ref0[7][11]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    \Ref0[7][11]_i_24 
       (.I0(\waveRefOutXCorr[7]_59 [3]),
        .I1(\waveRefOutXCorr[7]_59 [2]),
        .I2(\waveRefOutXCorr[7]_59 [1]),
        .I3(\waveRefOutXCorr[7]_59 [0]),
        .O(\Ref0[7][11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEFEFEEEFEEEFE)) 
    \Ref0[7][11]_i_25 
       (.I0(\waveRefOutXCorr[7]_59 [7]),
        .I1(\waveRefOutXCorr[7]_59 [9]),
        .I2(\waveRefOutXCorr[7]_59 [6]),
        .I3(\Ref0[7][11]_i_27_n_0 ),
        .I4(\Ref0[7][11]_i_28_n_0 ),
        .I5(\waveRefOutXCorr[7]_59 [3]),
        .O(\Ref0[7][11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEEEFE)) 
    \Ref0[7][11]_i_26 
       (.I0(\Ref0[7][11]_i_14_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [7]),
        .I2(\waveRefOutXCorr[7]_59 [4]),
        .I3(\Ref0[7][11]_i_29_n_0 ),
        .I4(\waveRefOutXCorr[7]_59 [0]),
        .I5(\waveRefOutXCorr[7]_59 [3]),
        .O(\Ref0[7][11]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[7][11]_i_27 
       (.I0(\waveRefOutXCorr[7]_59 [5]),
        .I1(\waveRefOutXCorr[7]_59 [4]),
        .O(\Ref0[7][11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \Ref0[7][11]_i_28 
       (.I0(\waveRefOutXCorr[7]_59 [0]),
        .I1(\waveRefOutXCorr[7]_59 [1]),
        .I2(\waveRefOutXCorr[7]_59 [2]),
        .O(\Ref0[7][11]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Ref0[7][11]_i_29 
       (.I0(\waveRefOutXCorr[7]_59 [2]),
        .I1(\waveRefOutXCorr[7]_59 [1]),
        .O(\Ref0[7][11]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \Ref0[7][11]_i_3 
       (.I0(\waveRefOutXCorr[7]_59 [13]),
        .I1(\Ref0[7][11]_i_7_n_0 ),
        .I2(\Ref0[7][11]_i_2_n_0 ),
        .O(\Ref0[7][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][11]_i_4 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [11]),
        .I2(\waveRef_reg[3]_4 [11]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [11]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][11]_i_5 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [11]),
        .I5(\waveRef_reg[1]_0 [11]),
        .O(\Ref0[7][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \Ref0[7][11]_i_6 
       (.I0(\Ref0[7][11]_i_14_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [4]),
        .I2(\Ref0[7][11]_i_15_n_0 ),
        .I3(\waveRefOutXCorr[7]_59 [9]),
        .I4(\waveRefOutXCorr[7]_59 [7]),
        .I5(\waveRefOutXCorr[7]_59 [8]),
        .O(\Ref0[7][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \Ref0[7][11]_i_7 
       (.I0(\waveRefOutXCorr[7]_59 [12]),
        .I1(\waveRefOutXCorr[7]_59 [11]),
        .I2(\waveRefOutXCorr[7]_59 [10]),
        .I3(\waveRefOutXCorr[7]_59 [8]),
        .I4(\waveRefOutXCorr[7]_59 [9]),
        .I5(\Ref0[7][11]_i_16_n_0 ),
        .O(\Ref0[7][11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \Ref0[7][11]_i_8 
       (.I0(\waveRefOutXCorr[7]_59 [13]),
        .I1(\Ref0[7][11]_i_17_n_0 ),
        .I2(\Ref0[7][11]_i_11_n_0 ),
        .O(\Ref0[7][11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Ref0[7][11]_i_9 
       (.I0(\Ref0[7][11]_i_18_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_17_n_0 ),
        .O(\Ref0[7][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][1]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [1]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [1]),
        .I4(\Ref0[7][1]_i_2_n_0 ),
        .I5(\Ref0[7][1]_i_3_n_0 ),
        .O(Ram03_reg_1[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][1]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [1]),
        .I2(\waveRef_reg[3]_4 [1]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [1]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][1]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [1]),
        .I5(\waveRef_reg[1]_0 [1]),
        .O(\Ref0[7][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][2]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [2]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [2]),
        .I4(\Ref0[7][2]_i_2_n_0 ),
        .I5(\Ref0[7][2]_i_3_n_0 ),
        .O(Ram03_reg_1[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][2]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [2]),
        .I2(\waveRef_reg[3]_4 [2]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [2]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][2]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [2]),
        .I5(\waveRef_reg[1]_0 [2]),
        .O(\Ref0[7][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][3]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [3]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [3]),
        .I4(\Ref0[7][3]_i_2_n_0 ),
        .I5(\Ref0[7][3]_i_3_n_0 ),
        .O(Ram03_reg_1[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][3]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [3]),
        .I2(\waveRef_reg[3]_4 [3]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [3]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][3]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [3]),
        .I5(\waveRef_reg[1]_0 [3]),
        .O(\Ref0[7][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][4]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [4]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [4]),
        .I4(\Ref0[7][4]_i_2_n_0 ),
        .I5(\Ref0[7][4]_i_3_n_0 ),
        .O(Ram03_reg_1[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][4]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [4]),
        .I2(\waveRef_reg[3]_4 [4]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [4]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][4]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [4]),
        .I5(\waveRef_reg[1]_0 [4]),
        .O(\Ref0[7][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][5]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [5]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [5]),
        .I4(\Ref0[7][5]_i_2_n_0 ),
        .I5(\Ref0[7][5]_i_3_n_0 ),
        .O(Ram03_reg_1[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][5]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [5]),
        .I2(\waveRef_reg[3]_4 [5]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [5]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][5]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [5]),
        .I5(\waveRef_reg[1]_0 [5]),
        .O(\Ref0[7][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][6]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [6]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [6]),
        .I4(\Ref0[7][6]_i_2_n_0 ),
        .I5(\Ref0[7][6]_i_3_n_0 ),
        .O(Ram03_reg_1[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][6]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [6]),
        .I2(\waveRef_reg[3]_4 [6]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [6]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][6]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [6]),
        .I5(\waveRef_reg[1]_0 [6]),
        .O(\Ref0[7][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][7]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [7]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [7]),
        .I4(\Ref0[7][7]_i_2_n_0 ),
        .I5(\Ref0[7][7]_i_3_n_0 ),
        .O(Ram03_reg_1[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][7]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [7]),
        .I2(\waveRef_reg[3]_4 [7]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [7]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][7]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [7]),
        .I5(\waveRef_reg[1]_0 [7]),
        .O(\Ref0[7][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][8]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [8]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [8]),
        .I4(\Ref0[7][8]_i_2_n_0 ),
        .I5(\Ref0[7][8]_i_3_n_0 ),
        .O(Ram03_reg_1[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][8]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [8]),
        .I2(\waveRef_reg[3]_4 [8]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [8]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][8]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [8]),
        .I5(\waveRef_reg[1]_0 [8]),
        .O(\Ref0[7][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \Ref0[7][9]_i_1 
       (.I0(\Ref0[7][11]_i_2_n_0 ),
        .I1(\waveRef_reg[6]_2 [9]),
        .I2(\Ref0[7][11]_i_3_n_0 ),
        .I3(\waveRef_reg[5]_1 [9]),
        .I4(\Ref0[7][9]_i_2_n_0 ),
        .I5(\Ref0[7][9]_i_3_n_0 ),
        .O(Ram03_reg_1[9]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \Ref0[7][9]_i_2 
       (.I0(\Ref0[7][11]_i_8_n_0 ),
        .I1(\waveRef_reg[2]_3 [9]),
        .I2(\waveRef_reg[3]_4 [9]),
        .I3(\Ref0[7][11]_i_9_n_0 ),
        .I4(\waveRef_reg[4]_5 [9]),
        .I5(\Ref0[7][11]_i_10_n_0 ),
        .O(\Ref0[7][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101000FF0000)) 
    \Ref0[7][9]_i_3 
       (.I0(\Ref0[7][11]_i_11_n_0 ),
        .I1(\waveRefOutXCorr[7]_59 [13]),
        .I2(\Ref0[7][11]_i_12_n_0 ),
        .I3(\Ref0[7][11]_i_13_n_0 ),
        .I4(\waveRefOutRam[0]_0 [9]),
        .I5(\waveRef_reg[1]_0 [9]),
        .O(\Ref0[7][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8B888B88BBB88B88)) 
    \RefAddress[0][0]_i_1 
       (.I0(\RefAddress[0][0]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\Ref0[2][11]_i_4_n_0 ),
        .I3(\waveRefOutXCorr[2]_54 [0]),
        .I4(\waveRefOutXCorr[3]_55 [0]),
        .I5(\RefAddress[0][11]_i_4_n_0 ),
        .O(\waveRefAddress_reg[3][11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \RefAddress[0][0]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [0]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [0]),
        .O(\RefAddress[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \RefAddress[0][10]_i_1 
       (.I0(\RefAddress[0][10]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\waveRefOutXCorr[3]_55 [10]),
        .I3(\RefAddress[0][11]_i_4_n_0 ),
        .I4(\Ref0[2][11]_i_4_n_0 ),
        .I5(\waveRefOutXCorr[2]_54 [10]),
        .O(\waveRefAddress_reg[3][11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \RefAddress[0][10]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [10]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [10]),
        .O(\RefAddress[0][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \RefAddress[0][11]_i_1 
       (.I0(\RefAddress[0][11]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\waveRefOutXCorr[3]_55 [11]),
        .I3(\RefAddress[0][11]_i_4_n_0 ),
        .I4(\Ref0[2][11]_i_4_n_0 ),
        .I5(\waveRefOutXCorr[2]_54 [11]),
        .O(\waveRefAddress_reg[3][11]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \RefAddress[0][11]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [11]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [11]),
        .O(\RefAddress[0][11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \RefAddress[0][11]_i_3 
       (.I0(\Ref0[0][11]_i_13_n_0 ),
        .I1(\Ref0[1][11]_i_14_n_0 ),
        .O(\RefAddress[0][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555555D)) 
    \RefAddress[0][11]_i_4 
       (.I0(\Ref0[3][11]_i_13_n_0 ),
        .I1(\RefAddress[0][11]_i_5_n_0 ),
        .I2(\RefAddress[0][11]_i_6_n_0 ),
        .I3(\waveRefOutXCorr[3]_55 [4]),
        .I4(\waveRefOutXCorr[3]_55 [3]),
        .I5(\RefAddress[0][11]_i_7_n_0 ),
        .O(\RefAddress[0][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \RefAddress[0][11]_i_5 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\waveRefOutXCorr[3]_55 [13]),
        .I2(\RefAddress[0][11]_i_8_n_0 ),
        .I3(\RefAddress[0][11]_i_9_n_0 ),
        .I4(\waveRefOutXCorr[3]_55 [10]),
        .I5(\waveRefOutXCorr[3]_55 [9]),
        .O(\RefAddress[0][11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RefAddress[0][11]_i_6 
       (.I0(\waveRefOutXCorr[3]_55 [1]),
        .I1(\waveRefOutXCorr[3]_55 [2]),
        .O(\RefAddress[0][11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RefAddress[0][11]_i_7 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .I1(\waveRefOutXCorr[3]_55 [6]),
        .O(\RefAddress[0][11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RefAddress[0][11]_i_8 
       (.I0(\waveRefOutXCorr[3]_55 [12]),
        .I1(\waveRefOutXCorr[3]_55 [11]),
        .O(\RefAddress[0][11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RefAddress[0][11]_i_9 
       (.I0(\waveRefOutXCorr[3]_55 [7]),
        .I1(\waveRefOutXCorr[3]_55 [8]),
        .O(\RefAddress[0][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \RefAddress[0][1]_i_1 
       (.I0(\RefAddress[0][1]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\RefAddress[0][1]_i_3_n_0 ),
        .I3(\waveRefOutXCorr[3]_55 [1]),
        .I4(\RefAddress[0][11]_i_4_n_0 ),
        .I5(\Ref0[2][11]_i_4_n_0 ),
        .O(\waveRefAddress_reg[3][11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \RefAddress[0][1]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [1]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [1]),
        .O(\RefAddress[0][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \RefAddress[0][1]_i_3 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_11_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [1]),
        .O(\RefAddress[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004F40)) 
    \RefAddress[0][2]_i_1 
       (.I0(\RefAddress[0][11]_i_4_n_0 ),
        .I1(\waveRefOutXCorr[3]_55 [2]),
        .I2(\Ref0[2][11]_i_4_n_0 ),
        .I3(\waveRefOutXCorr[2]_54 [2]),
        .I4(\RefAddress[0][11]_i_3_n_0 ),
        .I5(\RefAddress[0][2]_i_2_n_0 ),
        .O(\waveRefAddress_reg[3][11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \RefAddress[0][2]_i_2 
       (.I0(\Ref0[1][11]_i_13_n_0 ),
        .I1(\waveRefOutXCorr[1]_53 [2]),
        .I2(\Ref0[0][11]_i_13_n_0 ),
        .I3(\waveRefOutXCorr[0]_52 [2]),
        .O(\RefAddress[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744474477744744)) 
    \RefAddress[0][3]_i_1 
       (.I0(\RefAddress[0][3]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\Ref0[2][11]_i_4_n_0 ),
        .I3(\waveRefOutXCorr[2]_54 [3]),
        .I4(\waveRefOutXCorr[3]_55 [3]),
        .I5(\RefAddress[0][11]_i_4_n_0 ),
        .O(\waveRefAddress_reg[3][11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \RefAddress[0][3]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [3]),
        .O(\RefAddress[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744474477744744)) 
    \RefAddress[0][4]_i_1 
       (.I0(\RefAddress[0][4]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\Ref0[2][11]_i_4_n_0 ),
        .I3(\waveRefOutXCorr[2]_54 [4]),
        .I4(\waveRefOutXCorr[3]_55 [4]),
        .I5(\RefAddress[0][11]_i_4_n_0 ),
        .O(\waveRefAddress_reg[3][11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \RefAddress[0][4]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [4]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [4]),
        .O(\RefAddress[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7474777474747474)) 
    \RefAddress[0][5]_i_1 
       (.I0(\RefAddress[0][5]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\RefAddress[0][5]_i_3_n_0 ),
        .I3(\waveRefOutXCorr[3]_55 [5]),
        .I4(\RefAddress[0][11]_i_4_n_0 ),
        .I5(\Ref0[2][11]_i_4_n_0 ),
        .O(\waveRefAddress_reg[3][11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \RefAddress[0][5]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[0][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \RefAddress[0][5]_i_3 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_11_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[0][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7474777474747474)) 
    \RefAddress[0][6]_i_1 
       (.I0(\RefAddress[0][6]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\RefAddress[0][6]_i_3_n_0 ),
        .I3(\waveRefOutXCorr[3]_55 [6]),
        .I4(\RefAddress[0][11]_i_4_n_0 ),
        .I5(\Ref0[2][11]_i_4_n_0 ),
        .O(\waveRefAddress_reg[3][11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \RefAddress[0][6]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [6]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [6]),
        .O(\RefAddress[0][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \RefAddress[0][6]_i_3 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .I1(\Ref0[2][11]_i_11_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [6]),
        .O(\RefAddress[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \RefAddress[0][7]_i_1 
       (.I0(\RefAddress[0][7]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\waveRefOutXCorr[3]_55 [7]),
        .I3(\RefAddress[0][11]_i_4_n_0 ),
        .I4(\Ref0[2][11]_i_4_n_0 ),
        .I5(\waveRefOutXCorr[2]_54 [7]),
        .O(\waveRefAddress_reg[3][11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \RefAddress[0][7]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [7]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [7]),
        .O(\RefAddress[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \RefAddress[0][8]_i_1 
       (.I0(\RefAddress[0][8]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\waveRefOutXCorr[3]_55 [8]),
        .I3(\RefAddress[0][11]_i_4_n_0 ),
        .I4(\Ref0[2][11]_i_4_n_0 ),
        .I5(\waveRefOutXCorr[2]_54 [8]),
        .O(\waveRefAddress_reg[3][11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \RefAddress[0][8]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [8]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [8]),
        .O(\RefAddress[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \RefAddress[0][9]_i_1 
       (.I0(\RefAddress[0][9]_i_2_n_0 ),
        .I1(\RefAddress[0][11]_i_3_n_0 ),
        .I2(\waveRefOutXCorr[3]_55 [9]),
        .I3(\RefAddress[0][11]_i_4_n_0 ),
        .I4(\Ref0[2][11]_i_4_n_0 ),
        .I5(\waveRefOutXCorr[2]_54 [9]),
        .O(\waveRefAddress_reg[3][11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \RefAddress[0][9]_i_2 
       (.I0(\waveRefOutXCorr[1]_53 [9]),
        .I1(\Ref0[0][11]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [9]),
        .O(\RefAddress[0][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][0]_i_1 
       (.I0(\waveRefOutXCorr[0]_52 [0]),
        .I1(\RefAddress[1][0]_i_2_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [0]),
        .I3(\RefAddress[1][0]_i_3_n_0 ),
        .I4(\RefAddress[1][0]_i_4_n_0 ),
        .O(\waveRefAddress_reg[3][10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RefAddress[1][0]_i_11 
       (.I0(\waveRefOutXCorr[0]_52 [0]),
        .I1(\waveRefOutXCorr[0]_52 [1]),
        .O(\RefAddress[1][0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][0]_i_12 
       (.I0(\waveRefOutXCorr[0]_52 [13]),
        .O(\RefAddress[1][0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RefAddress[1][0]_i_13 
       (.I0(\waveRefOutXCorr[1]_53 [0]),
        .I1(\waveRefOutXCorr[1]_53 [1]),
        .O(\RefAddress[1][0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][0]_i_14 
       (.I0(\waveRefOutXCorr[1]_53 [13]),
        .O(\RefAddress[1][0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RefAddress[1][0]_i_15 
       (.I0(\mux/p_0_in [9]),
        .I1(\mux/p_0_in [10]),
        .I2(\mux/p_0_in [5]),
        .I3(\mux/p_0_in [4]),
        .I4(\mux/p_0_in [3]),
        .O(\RefAddress[1][0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][0]_i_16 
       (.I0(\waveRefOutXCorr[0]_52 [4]),
        .O(\RefAddress[1][0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][0]_i_17 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .O(\RefAddress[1][0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][0]_i_18 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .O(\RefAddress[1][0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    \RefAddress[1][0]_i_2 
       (.I0(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I1(\RefAddress[1][11]_i_30_n_0 ),
        .I2(\RefAddress[1][0]_i_5_n_0 ),
        .I3(\RefAddress_reg[1][11]_i_31_n_4 ),
        .I4(\RefAddress_reg[1][0]_i_6_n_2 ),
        .I5(\RefAddress_reg[1][0]_i_6_n_7 ),
        .O(\RefAddress[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000070000)) 
    \RefAddress[1][0]_i_3 
       (.I0(\RefAddress[1][11]_i_34_n_0 ),
        .I1(\RefAddress_reg[1][11]_i_33_n_5 ),
        .I2(\RefAddress[1][0]_i_7_n_0 ),
        .I3(\RefAddress_reg[1][11]_i_33_n_4 ),
        .I4(\RefAddress_reg[1][0]_i_8_n_2 ),
        .I5(\RefAddress_reg[1][0]_i_8_n_7 ),
        .O(\RefAddress[1][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[1][0]_i_4 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\RefAddress[1][11]_i_25_n_0 ),
        .I2(\mux/p_0_in [11]),
        .I3(\RefAddress[1][0]_i_9_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [0]),
        .O(\RefAddress[1][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \RefAddress[1][0]_i_5 
       (.I0(\RefAddress_reg[1][11]_i_81_n_6 ),
        .I1(\RefAddress_reg[1][11]_i_81_n_5 ),
        .I2(\RefAddress_reg[1][0]_i_10_n_6 ),
        .I3(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I4(\RefAddress[1][0]_i_11_n_0 ),
        .I5(\RefAddress[1][11]_i_79_n_0 ),
        .O(\RefAddress[1][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \RefAddress[1][0]_i_7 
       (.I0(\RefAddress_reg[1][11]_i_33_n_7 ),
        .I1(\RefAddress_reg[1][11]_i_33_n_6 ),
        .I2(\RefAddress_reg[1][11]_i_33_n_5 ),
        .I3(\RefAddress_reg[1][11]_i_88_n_4 ),
        .I4(\RefAddress[1][0]_i_13_n_0 ),
        .I5(\RefAddress[1][11]_i_86_n_0 ),
        .O(\RefAddress[1][0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \RefAddress[1][0]_i_9 
       (.I0(\RefAddress[1][11]_i_78_n_0 ),
        .I1(\RefAddress[1][0]_i_15_n_0 ),
        .I2(\mux/p_0_in [13]),
        .I3(\RefAddress_reg[1][11]_i_27_n_2 ),
        .I4(\mux/p_0_in [12]),
        .O(\RefAddress[1][0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][10]_i_1 
       (.I0(\RefAddress[1][10]_i_2_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\RefAddress_reg[1][11]_i_9_n_6 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress_reg[1][11]_i_10_n_6 ),
        .O(\waveRefAddress_reg[3][10]_0 [10]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][10]_i_2 
       (.I0(\mux/p_3_in [10]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\mux/p_2_in [10]),
        .O(\RefAddress[1][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \RefAddress[1][11]_i_1 
       (.I0(\RefAddress[1][11]_i_3_n_0 ),
        .I1(\RefAddress[1][11]_i_4_n_0 ),
        .I2(\RefAddress[1][11]_i_5_n_0 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress[1][11]_i_7_n_0 ),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_100 
       (.I0(\waveRefOutXCorr[6]_58 [12]),
        .O(\RefAddress[1][11]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_101 
       (.I0(\waveRefOutXCorr[6]_58 [10]),
        .O(\RefAddress[1][11]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_102 
       (.I0(\waveRefOutXCorr[6]_58 [9]),
        .O(\RefAddress[1][11]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_103 
       (.I0(\waveRefOutXCorr[6]_58 [4]),
        .O(\RefAddress[1][11]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_104 
       (.I0(\waveRefOutXCorr[6]_58 [3]),
        .O(\RefAddress[1][11]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_105 
       (.I0(\waveRefOutXCorr[6]_58 [2]),
        .O(\RefAddress[1][11]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_106 
       (.I0(\waveRefOutXCorr[6]_58 [5]),
        .O(\RefAddress[1][11]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_107 
       (.I0(\waveRefOutXCorr[7]_59 [5]),
        .O(\RefAddress[1][11]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_108 
       (.I0(\waveRefOutXCorr[7]_59 [4]),
        .O(\RefAddress[1][11]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_109 
       (.I0(\waveRefOutXCorr[7]_59 [3]),
        .O(\RefAddress[1][11]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[1][11]_i_11 
       (.I0(\RefAddress_reg[1][11]_i_12_n_7 ),
        .I1(\RefAddress_reg[1][11]_i_12_n_6 ),
        .I2(\RefAddress_reg[1][11]_i_41_n_4 ),
        .I3(\RefAddress_reg[1][11]_i_41_n_6 ),
        .I4(\RefAddress_reg[1][11]_i_41_n_5 ),
        .I5(\RefAddress[1][11]_i_42_n_0 ),
        .O(\RefAddress[1][11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_110 
       (.I0(\waveRefOutXCorr[7]_59 [2]),
        .O(\RefAddress[1][11]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_111 
       (.I0(\waveRefOutXCorr[5]_57 [13]),
        .O(\RefAddress[1][11]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_112 
       (.I0(\waveRefOutXCorr[7]_59 [12]),
        .O(\RefAddress[1][11]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_113 
       (.I0(\waveRefOutXCorr[7]_59 [10]),
        .O(\RefAddress[1][11]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_114 
       (.I0(\waveRefOutXCorr[7]_59 [9]),
        .O(\RefAddress[1][11]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_115 
       (.I0(\waveRefOutXCorr[5]_57 [5]),
        .O(\RefAddress[1][11]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_116 
       (.I0(\waveRefOutXCorr[4]_56 [12]),
        .O(\RefAddress[1][11]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_117 
       (.I0(\waveRefOutXCorr[4]_56 [10]),
        .O(\RefAddress[1][11]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_118 
       (.I0(\waveRefOutXCorr[4]_56 [9]),
        .O(\RefAddress[1][11]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_119 
       (.I0(\waveRefOutXCorr[4]_56 [4]),
        .O(\RefAddress[1][11]_i_119_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_120 
       (.I0(\waveRefOutXCorr[4]_56 [3]),
        .O(\RefAddress[1][11]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_121 
       (.I0(\waveRefOutXCorr[4]_56 [2]),
        .O(\RefAddress[1][11]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_122 
       (.I0(\waveRefOutXCorr[5]_57 [12]),
        .O(\RefAddress[1][11]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_123 
       (.I0(\waveRefOutXCorr[5]_57 [10]),
        .O(\RefAddress[1][11]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_124 
       (.I0(\waveRefOutXCorr[5]_57 [9]),
        .O(\RefAddress[1][11]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_125 
       (.I0(\waveRefOutXCorr[5]_57 [4]),
        .O(\RefAddress[1][11]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_126 
       (.I0(\waveRefOutXCorr[5]_57 [3]),
        .O(\RefAddress[1][11]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_127 
       (.I0(\waveRefOutXCorr[5]_57 [2]),
        .O(\RefAddress[1][11]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_128 
       (.I0(\waveRefOutXCorr[7]_59 [13]),
        .O(\RefAddress[1][11]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_129 
       (.I0(\waveRefOutXCorr[6]_58 [13]),
        .O(\RefAddress[1][11]_i_129_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_130 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[1][11]_i_130_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_131 
       (.I0(\waveRefOutXCorr[2]_54 [4]),
        .O(\RefAddress[1][11]_i_131_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_132 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .O(\RefAddress[1][11]_i_132_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_133 
       (.I0(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[1][11]_i_133_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_134 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[1][11]_i_134_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_135 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[1][11]_i_135_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \RefAddress[1][11]_i_14 
       (.I0(\RefAddress[1][11]_i_47_n_0 ),
        .I1(\RefAddress_reg[1][11]_i_41_n_7 ),
        .I2(\RefAddress_reg[5][1]_i_3_n_4 ),
        .I3(\RefAddress[1][11]_i_48_n_0 ),
        .I4(\RefAddress_reg[1][11]_i_12_n_6 ),
        .I5(\RefAddress_reg[1][11]_i_12_n_7 ),
        .O(\RefAddress[1][11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \RefAddress[1][11]_i_15 
       (.I0(\RefAddress_reg[1][11]_i_49_n_2 ),
        .I1(\RefAddress_reg[1][11]_i_50_n_6 ),
        .I2(\RefAddress_reg[1][11]_i_49_n_7 ),
        .I3(\RefAddress_reg[1][11]_i_51_n_5 ),
        .O(\RefAddress[1][11]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[1][11]_i_16 
       (.I0(\RefAddress_reg[1][11]_i_52_n_5 ),
        .I1(\RefAddress_reg[1][11]_i_53_n_5 ),
        .I2(\RefAddress_reg[1][11]_i_53_n_7 ),
        .I3(\waveRefOutXCorr[7]_59 [1]),
        .O(\RefAddress[1][11]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[1][11]_i_17 
       (.I0(\RefAddress_reg[1][11]_i_54_n_5 ),
        .I1(\RefAddress_reg[1][11]_i_41_n_5 ),
        .I2(\RefAddress_reg[5][1]_i_3_n_6 ),
        .I3(\RefAddress_reg[1][11]_i_51_n_4 ),
        .O(\RefAddress[1][11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[1][11]_i_18 
       (.I0(\RefAddress_reg[1][11]_i_55_n_6 ),
        .I1(\RefAddress_reg[1][11]_i_54_n_4 ),
        .I2(\RefAddress_reg[1][11]_i_56_n_7 ),
        .I3(\RefAddress_reg[1][11]_i_57_n_5 ),
        .O(\RefAddress[1][11]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[1][11]_i_19 
       (.I0(\RefAddress_reg[1][11]_i_58_n_4 ),
        .I1(\RefAddress_reg[1][11]_i_59_n_6 ),
        .I2(\RefAddress_reg[1][11]_i_57_n_6 ),
        .I3(\RefAddress_reg[1][11]_i_60_n_4 ),
        .I4(\RefAddress[1][11]_i_61_n_0 ),
        .O(\RefAddress[1][11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][11]_i_2 
       (.I0(\RefAddress[1][11]_i_8_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\RefAddress_reg[1][11]_i_9_n_5 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress_reg[1][11]_i_10_n_5 ),
        .O(\waveRefAddress_reg[3][10]_0 [11]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[1][11]_i_20 
       (.I0(\RefAddress_reg[1][11]_i_52_n_4 ),
        .I1(\RefAddress_reg[1][11]_i_50_n_4 ),
        .I2(\RefAddress_reg[1][11]_i_57_n_4 ),
        .I3(\RefAddress_reg[1][11]_i_62_n_7 ),
        .I4(\RefAddress[1][11]_i_63_n_0 ),
        .O(\RefAddress[1][11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[1][11]_i_21 
       (.I0(\RefAddress_reg[1][11]_i_54_n_7 ),
        .I1(\RefAddress_reg[1][11]_i_50_n_5 ),
        .I2(\RefAddress_reg[1][11]_i_55_n_5 ),
        .I3(\RefAddress_reg[1][11]_i_62_n_6 ),
        .I4(\RefAddress[1][11]_i_64_n_0 ),
        .O(\RefAddress[1][11]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[1][11]_i_22 
       (.I0(\waveRefOutXCorr[4]_56 [0]),
        .I1(\waveRefOutXCorr[5]_57 [0]),
        .I2(\RefAddress_reg[1][11]_i_54_n_6 ),
        .I3(\RefAddress_reg[1][11]_i_65_n_4 ),
        .I4(\RefAddress[1][11]_i_66_n_0 ),
        .O(\RefAddress[1][11]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \RefAddress[1][11]_i_23 
       (.I0(\RefAddress_reg[1][11]_i_67_n_7 ),
        .I1(\RefAddress_reg[1][11]_i_56_n_2 ),
        .I2(\RefAddress_reg[1][11]_i_41_n_6 ),
        .I3(\RefAddress_reg[1][11]_i_51_n_6 ),
        .I4(\RefAddress[1][11]_i_68_n_0 ),
        .O(\RefAddress[1][11]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[1][11]_i_24 
       (.I0(\RefAddress_reg[1][11]_i_55_n_4 ),
        .I1(\RefAddress_reg[1][11]_i_58_n_6 ),
        .I2(\RefAddress_reg[1][11]_i_69_n_7 ),
        .I3(\RefAddress_reg[1][11]_i_60_n_5 ),
        .I4(\RefAddress[1][11]_i_70_n_0 ),
        .O(\RefAddress[1][11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[1][11]_i_25 
       (.I0(\mux/p_0_in [9]),
        .I1(\mux/p_0_in [10]),
        .I2(\mux/p_0_in [8]),
        .I3(\mux/p_0_in [6]),
        .I4(\mux/p_0_in [7]),
        .I5(\RefAddress[1][11]_i_72_n_0 ),
        .O(\RefAddress[1][11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[1][11]_i_28 
       (.I0(\mux/p_0_in [3]),
        .I1(\mux/p_0_in [4]),
        .I2(\mux/p_0_in [5]),
        .I3(\mux/p_0_in [10]),
        .I4(\mux/p_0_in [9]),
        .I5(\RefAddress[1][11]_i_78_n_0 ),
        .O(\RefAddress[1][11]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFBFB)) 
    \RefAddress[1][11]_i_29 
       (.I0(\RefAddress_reg[1][0]_i_6_n_7 ),
        .I1(\RefAddress_reg[1][0]_i_6_n_2 ),
        .I2(\RefAddress_reg[1][11]_i_31_n_4 ),
        .I3(\RefAddress[1][11]_i_79_n_0 ),
        .I4(\RefAddress[1][11]_i_80_n_0 ),
        .O(\RefAddress[1][11]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \RefAddress[1][11]_i_3 
       (.I0(\RefAddress[1][11]_i_11_n_0 ),
        .I1(\RefAddress_reg[1][11]_i_12_n_5 ),
        .I2(\RefAddress_reg[1][11]_i_12_n_4 ),
        .I3(\RefAddress_reg[1][11]_i_13_n_2 ),
        .I4(\RefAddress_reg[1][11]_i_13_n_7 ),
        .O(\RefAddress[1][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[1][11]_i_30 
       (.I0(\RefAddress_reg[1][11]_i_31_n_7 ),
        .I1(\RefAddress_reg[1][11]_i_31_n_6 ),
        .I2(\RefAddress_reg[1][11]_i_81_n_6 ),
        .I3(\RefAddress_reg[1][11]_i_81_n_5 ),
        .I4(\RefAddress_reg[1][11]_i_81_n_4 ),
        .I5(\RefAddress[1][11]_i_82_n_0 ),
        .O(\RefAddress[1][11]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFBFB)) 
    \RefAddress[1][11]_i_32 
       (.I0(\RefAddress_reg[1][0]_i_8_n_7 ),
        .I1(\RefAddress_reg[1][0]_i_8_n_2 ),
        .I2(\RefAddress_reg[1][11]_i_33_n_4 ),
        .I3(\RefAddress[1][11]_i_86_n_0 ),
        .I4(\RefAddress[1][11]_i_87_n_0 ),
        .O(\RefAddress[1][11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \RefAddress[1][11]_i_34 
       (.I0(\RefAddress_reg[1][11]_i_33_n_7 ),
        .I1(\RefAddress_reg[1][11]_i_33_n_6 ),
        .I2(\RefAddress[1][11]_i_92_n_0 ),
        .I3(\RefAddress_reg[1][11]_i_88_n_4 ),
        .I4(\RefAddress_reg[1][11]_i_88_n_6 ),
        .I5(\RefAddress_reg[1][11]_i_88_n_5 ),
        .O(\RefAddress[1][11]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_37 
       (.I0(\waveRefOutXCorr[3]_55 [10]),
        .O(\RefAddress[1][11]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_38 
       (.I0(\waveRefOutXCorr[3]_55 [9]),
        .O(\RefAddress[1][11]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_39 
       (.I0(\waveRefOutXCorr[2]_54 [10]),
        .O(\RefAddress[1][11]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \RefAddress[1][11]_i_4 
       (.I0(\RefAddress[1][11]_i_14_n_0 ),
        .I1(\RefAddress[1][11]_i_15_n_0 ),
        .I2(\RefAddress[1][11]_i_16_n_0 ),
        .I3(\RefAddress[1][11]_i_17_n_0 ),
        .I4(\RefAddress[1][11]_i_18_n_0 ),
        .O(\RefAddress[1][11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_40 
       (.I0(\waveRefOutXCorr[2]_54 [9]),
        .O(\RefAddress[1][11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \RefAddress[1][11]_i_42 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\waveRefOutXCorr[3]_55 [1]),
        .I2(\RefAddress_reg[5][1]_i_3_n_6 ),
        .I3(\RefAddress_reg[1][11]_i_41_n_7 ),
        .I4(\RefAddress_reg[5][1]_i_3_n_4 ),
        .I5(\RefAddress_reg[5][1]_i_3_n_5 ),
        .O(\RefAddress[1][11]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_43 
       (.I0(\waveRefOutXCorr[3]_55 [12]),
        .O(\RefAddress[1][11]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_44 
       (.I0(\waveRefOutXCorr[3]_55 [10]),
        .O(\RefAddress[1][11]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_45 
       (.I0(\waveRefOutXCorr[3]_55 [9]),
        .O(\RefAddress[1][11]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_46 
       (.I0(\waveRefOutXCorr[3]_55 [13]),
        .O(\RefAddress[1][11]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RefAddress[1][11]_i_47 
       (.I0(\waveRefOutXCorr[6]_58 [0]),
        .I1(\waveRefOutXCorr[7]_59 [0]),
        .O(\RefAddress[1][11]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \RefAddress[1][11]_i_48 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\waveRefOutXCorr[3]_55 [1]),
        .O(\RefAddress[1][11]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[1][11]_i_5 
       (.I0(\RefAddress[1][11]_i_19_n_0 ),
        .I1(\RefAddress[1][11]_i_20_n_0 ),
        .I2(\RefAddress[1][11]_i_21_n_0 ),
        .I3(\RefAddress[1][11]_i_22_n_0 ),
        .I4(\RefAddress[1][11]_i_23_n_0 ),
        .I5(\RefAddress[1][11]_i_24_n_0 ),
        .O(\RefAddress[1][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4FF)) 
    \RefAddress[1][11]_i_6 
       (.I0(\RefAddress[1][11]_i_25_n_0 ),
        .I1(\mux/p_0_in [11]),
        .I2(\mux/p_0_in [12]),
        .I3(\RefAddress_reg[1][11]_i_27_n_2 ),
        .I4(\mux/p_0_in [13]),
        .I5(\RefAddress[1][11]_i_28_n_0 ),
        .O(\RefAddress[1][11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[1][11]_i_61 
       (.I0(\RefAddress_reg[1][11]_i_60_n_6 ),
        .I1(\RefAddress_reg[5][1]_i_3_n_5 ),
        .I2(\RefAddress_reg[1][11]_i_59_n_4 ),
        .I3(\RefAddress_reg[1][11]_i_57_n_7 ),
        .O(\RefAddress[1][11]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[1][11]_i_63 
       (.I0(\RefAddress_reg[1][11]_i_62_n_4 ),
        .I1(\RefAddress_reg[1][11]_i_52_n_6 ),
        .I2(\RefAddress_reg[1][11]_i_50_n_7 ),
        .I3(\RefAddress_reg[1][11]_i_58_n_5 ),
        .O(\RefAddress[1][11]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[1][11]_i_64 
       (.I0(\waveRefOutXCorr[4]_56 [1]),
        .I1(\RefAddress_reg[1][11]_i_58_n_7 ),
        .I2(\RefAddress_reg[1][11]_i_12_n_5 ),
        .I3(\RefAddress_reg[1][11]_i_59_n_7 ),
        .O(\RefAddress[1][11]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[1][11]_i_66 
       (.I0(\waveRefOutXCorr[6]_58 [1]),
        .I1(\RefAddress_reg[1][11]_i_53_n_6 ),
        .I2(\RefAddress_reg[1][11]_i_65_n_6 ),
        .I3(\RefAddress_reg[1][11]_i_62_n_5 ),
        .O(\RefAddress[1][11]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \RefAddress[1][11]_i_68 
       (.I0(\RefAddress_reg[1][11]_i_69_n_2 ),
        .I1(\RefAddress_reg[1][11]_i_59_n_5 ),
        .I2(\RefAddress_reg[1][11]_i_53_n_4 ),
        .I3(\RefAddress_reg[1][11]_i_41_n_4 ),
        .O(\RefAddress[1][11]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h454545FF45FF45FF)) 
    \RefAddress[1][11]_i_7 
       (.I0(\RefAddress[1][11]_i_29_n_0 ),
        .I1(\RefAddress[1][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I3(\RefAddress[1][11]_i_32_n_0 ),
        .I4(\RefAddress_reg[1][11]_i_33_n_5 ),
        .I5(\RefAddress[1][11]_i_34_n_0 ),
        .O(\RefAddress[1][11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[1][11]_i_70 
       (.I0(\waveRefOutXCorr[5]_57 [1]),
        .I1(\RefAddress_reg[1][11]_i_51_n_7 ),
        .I2(\RefAddress_reg[1][11]_i_67_n_2 ),
        .I3(\RefAddress_reg[1][11]_i_65_n_5 ),
        .O(\RefAddress[1][11]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[1][11]_i_72 
       (.I0(\mux/p_0_in [5]),
        .I1(\mux/p_0_in [4]),
        .I2(\mux/p_0_in [3]),
        .I3(\waveRefOutXCorr[2]_54 [0]),
        .I4(\waveRefOutXCorr[2]_54 [1]),
        .I5(\mux/p_0_in [2]),
        .O(\RefAddress[1][11]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_73 
       (.I0(\waveRefOutXCorr[2]_54 [12]),
        .O(\RefAddress[1][11]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_74 
       (.I0(\waveRefOutXCorr[2]_54 [10]),
        .O(\RefAddress[1][11]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_75 
       (.I0(\waveRefOutXCorr[2]_54 [9]),
        .O(\RefAddress[1][11]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_76 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .O(\RefAddress[1][11]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \RefAddress[1][11]_i_78 
       (.I0(\mux/p_0_in [7]),
        .I1(\mux/p_0_in [6]),
        .I2(\mux/p_0_in [8]),
        .I3(\mux/p_0_in [11]),
        .I4(\RefAddress[4][11]_i_94_n_0 ),
        .I5(\mux/p_0_in [2]),
        .O(\RefAddress[1][11]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[1][11]_i_79 
       (.I0(\RefAddress_reg[1][11]_i_81_n_7 ),
        .I1(\RefAddress_reg[1][0]_i_10_n_4 ),
        .I2(\RefAddress_reg[1][0]_i_10_n_5 ),
        .I3(\RefAddress_reg[1][11]_i_31_n_6 ),
        .I4(\RefAddress_reg[1][11]_i_31_n_7 ),
        .I5(\RefAddress_reg[1][11]_i_81_n_4 ),
        .O(\RefAddress[1][11]_i_79_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][11]_i_8 
       (.I0(\mux/p_3_in [11]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\mux/p_2_in [11]),
        .O(\RefAddress[1][11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[1][11]_i_80 
       (.I0(\waveRefOutXCorr[0]_52 [1]),
        .I1(\waveRefOutXCorr[0]_52 [0]),
        .I2(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I3(\RefAddress_reg[1][0]_i_10_n_6 ),
        .I4(\RefAddress_reg[1][11]_i_81_n_5 ),
        .I5(\RefAddress_reg[1][11]_i_81_n_6 ),
        .O(\RefAddress[1][11]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[1][11]_i_82 
       (.I0(\RefAddress_reg[1][11]_i_81_n_7 ),
        .I1(\RefAddress_reg[1][0]_i_10_n_4 ),
        .I2(\RefAddress_reg[1][0]_i_10_n_5 ),
        .I3(\waveRefOutXCorr[0]_52 [0]),
        .I4(\waveRefOutXCorr[0]_52 [1]),
        .I5(\RefAddress_reg[1][0]_i_10_n_6 ),
        .O(\RefAddress[1][11]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_83 
       (.I0(\waveRefOutXCorr[0]_52 [12]),
        .O(\RefAddress[1][11]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_84 
       (.I0(\waveRefOutXCorr[0]_52 [10]),
        .O(\RefAddress[1][11]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_85 
       (.I0(\waveRefOutXCorr[0]_52 [9]),
        .O(\RefAddress[1][11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[1][11]_i_86 
       (.I0(\RefAddress_reg[1][11]_i_88_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_84_n_4 ),
        .I2(\RefAddress_reg[5][11]_i_84_n_5 ),
        .I3(\RefAddress_reg[1][11]_i_88_n_5 ),
        .I4(\RefAddress_reg[1][11]_i_88_n_6 ),
        .I5(\RefAddress_reg[5][11]_i_84_n_6 ),
        .O(\RefAddress[1][11]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[1][11]_i_87 
       (.I0(\waveRefOutXCorr[1]_53 [1]),
        .I1(\waveRefOutXCorr[1]_53 [0]),
        .I2(\RefAddress_reg[1][11]_i_88_n_4 ),
        .I3(\RefAddress_reg[1][11]_i_33_n_5 ),
        .I4(\RefAddress_reg[1][11]_i_33_n_6 ),
        .I5(\RefAddress_reg[1][11]_i_33_n_7 ),
        .O(\RefAddress[1][11]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_89 
       (.I0(\waveRefOutXCorr[1]_53 [12]),
        .O(\RefAddress[1][11]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_90 
       (.I0(\waveRefOutXCorr[1]_53 [10]),
        .O(\RefAddress[1][11]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_91 
       (.I0(\waveRefOutXCorr[1]_53 [9]),
        .O(\RefAddress[1][11]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \RefAddress[1][11]_i_92 
       (.I0(\waveRefOutXCorr[1]_53 [0]),
        .I1(\waveRefOutXCorr[1]_53 [1]),
        .I2(\RefAddress_reg[5][11]_i_84_n_6 ),
        .I3(\RefAddress_reg[1][11]_i_88_n_7 ),
        .I4(\RefAddress_reg[5][11]_i_84_n_4 ),
        .I5(\RefAddress_reg[5][11]_i_84_n_5 ),
        .O(\RefAddress[1][11]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_93 
       (.I0(\waveRefOutXCorr[0]_52 [10]),
        .O(\RefAddress[1][11]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_94 
       (.I0(\waveRefOutXCorr[0]_52 [9]),
        .O(\RefAddress[1][11]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_95 
       (.I0(\waveRefOutXCorr[1]_53 [10]),
        .O(\RefAddress[1][11]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_96 
       (.I0(\waveRefOutXCorr[1]_53 [9]),
        .O(\RefAddress[1][11]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_97 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[1][11]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_98 
       (.I0(\waveRefOutXCorr[4]_56 [13]),
        .O(\RefAddress[1][11]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][11]_i_99 
       (.I0(\waveRefOutXCorr[4]_56 [5]),
        .O(\RefAddress[1][11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][1]_i_1 
       (.I0(\RefAddress[1][1]_i_2_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\waveRefOutXCorr[3]_55 [1]),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [1]),
        .O(\waveRefAddress_reg[3][10]_0 [1]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][1]_i_2 
       (.I0(\waveRefOutXCorr[0]_52 [1]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\waveRefOutXCorr[1]_53 [1]),
        .O(\RefAddress[1][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][2]_i_1 
       (.I0(\RefAddress[1][2]_i_2_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\RefAddress_reg[1][4]_i_3_n_6 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress_reg[1][4]_i_4_n_6 ),
        .O(\waveRefAddress_reg[3][10]_0 [2]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][2]_i_2 
       (.I0(\mux/p_3_in [2]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\mux/p_2_in [2]),
        .O(\RefAddress[1][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][3]_i_1 
       (.I0(\RefAddress[1][3]_i_2_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\RefAddress_reg[1][4]_i_3_n_5 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress_reg[1][4]_i_4_n_5 ),
        .O(\waveRefAddress_reg[3][10]_0 [3]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][3]_i_2 
       (.I0(\mux/p_3_in [3]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\mux/p_2_in [3]),
        .O(\RefAddress[1][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][4]_i_1 
       (.I0(\RefAddress[1][4]_i_2_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\RefAddress_reg[1][4]_i_3_n_4 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress_reg[1][4]_i_4_n_4 ),
        .O(\waveRefAddress_reg[3][10]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_10 
       (.I0(\waveRefOutXCorr[2]_54 [4]),
        .O(\RefAddress[1][4]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_11 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .O(\RefAddress[1][4]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_12 
       (.I0(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[1][4]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_13 
       (.I0(\waveRefOutXCorr[0]_52 [4]),
        .O(\RefAddress[1][4]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_14 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .O(\RefAddress[1][4]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_15 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .O(\RefAddress[1][4]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_16 
       (.I0(\waveRefOutXCorr[1]_53 [4]),
        .O(\RefAddress[1][4]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_17 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .O(\RefAddress[1][4]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_18 
       (.I0(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[1][4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][4]_i_2 
       (.I0(\mux/p_3_in [4]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\mux/p_2_in [4]),
        .O(\RefAddress[1][4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_7 
       (.I0(\waveRefOutXCorr[3]_55 [4]),
        .O(\RefAddress[1][4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_8 
       (.I0(\waveRefOutXCorr[3]_55 [3]),
        .O(\RefAddress[1][4]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][4]_i_9 
       (.I0(\waveRefOutXCorr[3]_55 [2]),
        .O(\RefAddress[1][4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][5]_i_1 
       (.I0(\RefAddress[1][5]_i_2_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\RefAddress_reg[1][8]_i_3_n_7 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress_reg[1][8]_i_4_n_7 ),
        .O(\waveRefAddress_reg[3][10]_0 [5]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][5]_i_2 
       (.I0(\mux/p_3_in [5]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\mux/p_2_in [5]),
        .O(\RefAddress[1][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][6]_i_1 
       (.I0(\RefAddress[1][6]_i_2_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\RefAddress_reg[1][8]_i_3_n_6 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress_reg[1][8]_i_4_n_6 ),
        .O(\waveRefAddress_reg[3][10]_0 [6]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][6]_i_2 
       (.I0(\mux/p_3_in [6]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\mux/p_2_in [6]),
        .O(\RefAddress[1][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][7]_i_1 
       (.I0(\RefAddress[1][7]_i_2_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\RefAddress_reg[1][8]_i_3_n_5 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress_reg[1][8]_i_4_n_5 ),
        .O(\waveRefAddress_reg[3][10]_0 [7]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][7]_i_2 
       (.I0(\mux/p_3_in [7]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\mux/p_2_in [7]),
        .O(\RefAddress[1][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][8]_i_1 
       (.I0(\RefAddress[1][8]_i_2_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\RefAddress_reg[1][8]_i_3_n_4 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress_reg[1][8]_i_4_n_4 ),
        .O(\waveRefAddress_reg[3][10]_0 [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][8]_i_10 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[1][8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][8]_i_2 
       (.I0(\mux/p_3_in [8]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\mux/p_2_in [8]),
        .O(\RefAddress[1][8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][8]_i_7 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[1][8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][8]_i_8 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[1][8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[1][8]_i_9 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[1][8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[1][9]_i_1 
       (.I0(\RefAddress[1][9]_i_2_n_0 ),
        .I1(\RefAddress[1][11]_i_7_n_0 ),
        .I2(\RefAddress_reg[1][11]_i_9_n_7 ),
        .I3(\RefAddress[1][11]_i_6_n_0 ),
        .I4(\RefAddress_reg[1][11]_i_10_n_7 ),
        .O(\waveRefAddress_reg[3][10]_0 [9]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[1][9]_i_2 
       (.I0(\mux/p_3_in [9]),
        .I1(\RefAddress_reg[1][11]_i_31_n_5 ),
        .I2(\RefAddress[1][11]_i_30_n_0 ),
        .I3(\RefAddress[1][11]_i_29_n_0 ),
        .I4(\mux/p_2_in [9]),
        .O(\RefAddress[1][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[2][0]_i_1 
       (.I0(\waveRefOutXCorr[0]_52 [0]),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [0]),
        .I3(\RefAddress[2][0]_i_2_n_0 ),
        .I4(\RefAddress[2][0]_i_3_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000070000)) 
    \RefAddress[2][0]_i_2 
       (.I0(\RefAddress[2][11]_i_39_n_0 ),
        .I1(\RefAddress_reg[2][11]_i_38_n_6 ),
        .I2(\RefAddress[2][0]_i_4_n_0 ),
        .I3(\RefAddress_reg[2][11]_i_38_n_5 ),
        .I4(\RefAddress_reg[2][0]_i_5_n_3 ),
        .I5(\RefAddress_reg[2][11]_i_38_n_4 ),
        .O(\RefAddress[2][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][0]_i_3 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [0]),
        .O(\RefAddress[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[2][0]_i_4 
       (.I0(\RefAddress_reg[2][0]_i_6_n_6 ),
        .I1(\RefAddress_reg[2][0]_i_6_n_5 ),
        .I2(\RefAddress_reg[2][0]_i_6_n_4 ),
        .I3(\RefAddress_reg[2][11]_i_38_n_7 ),
        .I4(\RefAddress_reg[2][11]_i_97_n_4 ),
        .I5(\RefAddress[2][11]_i_95_n_0 ),
        .O(\RefAddress[2][0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][0]_i_7 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[2][0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][0]_i_8 
       (.I0(\waveRefOutXCorr[1]_53 [4]),
        .O(\RefAddress[2][0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][0]_i_9 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .O(\RefAddress[2][0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][10]_i_1 
       (.I0(\RefAddress_reg[2][11]_i_9_n_7 ),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_11_n_7 ),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][10]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [10]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][10]_i_2 
       (.I0(\RefAddress_reg[2][11]_i_46_n_7 ),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[2][11]_i_48_n_7 ),
        .O(\RefAddress[2][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAB0000)) 
    \RefAddress[2][11]_i_1 
       (.I0(\RefAddress[2][11]_i_3_n_0 ),
        .I1(\RefAddress[2][11]_i_4_n_0 ),
        .I2(\RefAddress[2][11]_i_5_n_0 ),
        .I3(\RefAddress[2][11]_i_6_n_0 ),
        .I4(\RefAddress[2][11]_i_7_n_0 ),
        .I5(\RefAddress[2][11]_i_8_n_0 ),
        .O(\waveRefAddress_reg[4][0]_0 ));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    \RefAddress[2][11]_i_10 
       (.I0(\RefAddress_reg[2][11]_i_36_n_6 ),
        .I1(\RefAddress[2][11]_i_35_n_0 ),
        .I2(\RefAddress[2][11]_i_42_n_0 ),
        .I3(\RefAddress_reg[2][11]_i_36_n_5 ),
        .I4(\RefAddress_reg[2][11]_i_43_n_3 ),
        .I5(\RefAddress_reg[2][11]_i_36_n_4 ),
        .O(\RefAddress[2][11]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_100 
       (.I0(\waveRefOutXCorr[1]_53 [10]),
        .O(\RefAddress[2][11]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[2][11]_i_101 
       (.I0(\RefAddress_reg[2][0]_i_6_n_4 ),
        .I1(\RefAddress_reg[2][0]_i_6_n_5 ),
        .I2(\RefAddress_reg[2][0]_i_6_n_6 ),
        .I3(\waveRefOutXCorr[1]_53 [0]),
        .I4(\waveRefOutXCorr[1]_53 [1]),
        .I5(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[2][11]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_103 
       (.I0(\waveRefOutXCorr[3]_55 [11]),
        .O(\RefAddress[2][11]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_104 
       (.I0(\waveRefOutXCorr[3]_55 [10]),
        .O(\RefAddress[2][11]_i_104_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RefAddress[2][11]_i_105 
       (.I0(\RefAddress_reg[2][11]_i_81_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_31_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_86_n_4 ),
        .I3(\RefAddress_reg[2][11]_i_86_n_5 ),
        .I4(\RefAddress_reg[2][11]_i_86_n_6 ),
        .O(\RefAddress[2][11]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_106 
       (.I0(\waveRefOutXCorr[2]_54 [11]),
        .O(\RefAddress[2][11]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_107 
       (.I0(\waveRefOutXCorr[2]_54 [10]),
        .O(\RefAddress[2][11]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_108 
       (.I0(\waveRefOutXCorr[5]_57 [13]),
        .O(\RefAddress[2][11]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_109 
       (.I0(\waveRefOutXCorr[5]_57 [11]),
        .O(\RefAddress[2][11]_i_109_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_110 
       (.I0(\waveRefOutXCorr[5]_57 [10]),
        .O(\RefAddress[2][11]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_111 
       (.I0(\waveRefOutXCorr[4]_56 [6]),
        .O(\RefAddress[2][11]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_112 
       (.I0(\waveRefOutXCorr[4]_56 [13]),
        .O(\RefAddress[2][11]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_113 
       (.I0(\waveRefOutXCorr[4]_56 [11]),
        .O(\RefAddress[2][11]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_114 
       (.I0(\waveRefOutXCorr[4]_56 [10]),
        .O(\RefAddress[2][11]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_115 
       (.I0(\waveRefOutXCorr[4]_56 [5]),
        .O(\RefAddress[2][11]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_116 
       (.I0(\waveRefOutXCorr[4]_56 [4]),
        .O(\RefAddress[2][11]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_117 
       (.I0(\waveRefOutXCorr[4]_56 [3]),
        .O(\RefAddress[2][11]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_119 
       (.I0(\waveRefOutXCorr[6]_58 [13]),
        .O(\RefAddress[2][11]_i_119_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][11]_i_12 
       (.I0(\RefAddress_reg[2][11]_i_46_n_6 ),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[2][11]_i_48_n_6 ),
        .O(\RefAddress[2][11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_120 
       (.I0(\waveRefOutXCorr[6]_58 [11]),
        .O(\RefAddress[2][11]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_121 
       (.I0(\waveRefOutXCorr[6]_58 [10]),
        .O(\RefAddress[2][11]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_123 
       (.I0(\waveRefOutXCorr[6]_58 [5]),
        .O(\RefAddress[2][11]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_124 
       (.I0(\waveRefOutXCorr[6]_58 [4]),
        .O(\RefAddress[2][11]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_125 
       (.I0(\waveRefOutXCorr[6]_58 [3]),
        .O(\RefAddress[2][11]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_126 
       (.I0(\waveRefOutXCorr[5]_57 [6]),
        .O(\RefAddress[2][11]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_127 
       (.I0(\waveRefOutXCorr[7]_59 [13]),
        .O(\RefAddress[2][11]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_128 
       (.I0(\waveRefOutXCorr[7]_59 [11]),
        .O(\RefAddress[2][11]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_129 
       (.I0(\waveRefOutXCorr[7]_59 [10]),
        .O(\RefAddress[2][11]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[2][11]_i_13 
       (.I0(\RefAddress_reg[2][11]_i_24_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_14_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_24_n_5 ),
        .I3(\RefAddress_reg[2][11]_i_24_n_7 ),
        .I4(\RefAddress_reg[2][11]_i_24_n_6 ),
        .I5(\RefAddress[2][11]_i_49_n_0 ),
        .O(\RefAddress[2][11]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_130 
       (.I0(\waveRefOutXCorr[7]_59 [6]),
        .O(\RefAddress[2][11]_i_130_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_132 
       (.I0(\waveRefOutXCorr[2]_54 [6]),
        .O(\RefAddress[2][11]_i_132_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_133 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[2][11]_i_133_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_134 
       (.I0(\waveRefOutXCorr[2]_54 [4]),
        .O(\RefAddress[2][11]_i_134_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_135 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .O(\RefAddress[2][11]_i_135_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_136 
       (.I0(\waveRefOutXCorr[0]_52 [6]),
        .O(\RefAddress[2][11]_i_136_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_137 
       (.I0(\waveRefOutXCorr[1]_53 [6]),
        .O(\RefAddress[2][11]_i_137_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_138 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[2][11]_i_138_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_139 
       (.I0(\waveRefOutXCorr[0]_52 [4]),
        .O(\RefAddress[2][11]_i_139_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_140 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .O(\RefAddress[2][11]_i_140_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[2][11]_i_16 
       (.I0(\RefAddress_reg[2][11]_i_53_n_7 ),
        .I1(\RefAddress_reg[2][11]_i_54_n_4 ),
        .I2(\RefAddress_reg[2][11]_i_55_n_4 ),
        .I3(\RefAddress_reg[2][11]_i_56_n_6 ),
        .I4(\RefAddress[2][11]_i_57_n_0 ),
        .O(\RefAddress[2][11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[2][11]_i_17 
       (.I0(\RefAddress_reg[2][11]_i_27_n_7 ),
        .I1(\RefAddress_reg[2][11]_i_26_n_6 ),
        .I2(\RefAddress_reg[2][11]_i_58_n_7 ),
        .I3(\RefAddress_reg[2][11]_i_54_n_7 ),
        .I4(\RefAddress[2][11]_i_59_n_0 ),
        .O(\RefAddress[2][11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \RefAddress[2][11]_i_18 
       (.I0(\waveRefOutXCorr[6]_58 [1]),
        .I1(\RefAddress_reg[2][11]_i_27_n_5 ),
        .I2(\RefAddress_reg[2][11]_i_55_n_5 ),
        .I3(\RefAddress_reg[2][11]_i_60_n_3 ),
        .I4(\RefAddress[2][11]_i_61_n_0 ),
        .O(\RefAddress[2][11]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[2][11]_i_19 
       (.I0(\RefAddress_reg[2][11]_i_62_n_5 ),
        .I1(\RefAddress_reg[2][11]_i_63_n_4 ),
        .I2(\RefAddress_reg[2][11]_i_63_n_7 ),
        .I3(\RefAddress_reg[2][11]_i_56_n_4 ),
        .I4(\RefAddress[2][11]_i_64_n_0 ),
        .O(\RefAddress[2][11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][11]_i_2 
       (.I0(\RefAddress_reg[2][11]_i_9_n_6 ),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_11_n_6 ),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][11]_i_12_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [11]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[2][11]_i_20 
       (.I0(\RefAddress_reg[2][11]_i_56_n_7 ),
        .I1(\RefAddress_reg[2][11]_i_14_n_6 ),
        .I2(\RefAddress_reg[2][11]_i_65_n_7 ),
        .I3(\RefAddress_reg[2][11]_i_56_n_5 ),
        .I4(\RefAddress[2][11]_i_66_n_0 ),
        .O(\RefAddress[2][11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[2][11]_i_21 
       (.I0(\RefAddress_reg[2][11]_i_24_n_7 ),
        .I1(\RefAddress_reg[2][11]_i_27_n_6 ),
        .I2(\RefAddress_reg[2][11]_i_65_n_6 ),
        .I3(\RefAddress_reg[2][11]_i_67_n_5 ),
        .I4(\RefAddress[2][11]_i_68_n_0 ),
        .O(\RefAddress[2][11]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[2][11]_i_22 
       (.I0(\waveRefOutXCorr[7]_59 [0]),
        .I1(\waveRefOutXCorr[6]_58 [0]),
        .I2(\waveRefOutXCorr[3]_55 [1]),
        .I3(\waveRefOutXCorr[3]_55 [0]),
        .O(\RefAddress[2][11]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[2][11]_i_25 
       (.I0(\RefAddress_reg[2][11]_i_54_n_6 ),
        .I1(\RefAddress_reg[2][11]_i_53_n_6 ),
        .I2(\RefAddress_reg[2][11]_i_28_n_7 ),
        .I3(\RefAddress_reg[2][11]_i_23_n_6 ),
        .O(\RefAddress[2][11]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[2][11]_i_29 
       (.I0(\RefAddress_reg[2][11]_i_65_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_67_n_4 ),
        .I2(\RefAddress_reg[2][11]_i_58_n_4 ),
        .I3(\RefAddress_reg[2][11]_i_58_n_5 ),
        .I4(\RefAddress[2][11]_i_80_n_0 ),
        .O(\RefAddress[2][11]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \RefAddress[2][11]_i_3 
       (.I0(\RefAddress[2][11]_i_13_n_0 ),
        .I1(\RefAddress_reg[2][11]_i_14_n_6 ),
        .I2(\RefAddress_reg[2][11]_i_14_n_4 ),
        .I3(\RefAddress_reg[2][11]_i_15_n_3 ),
        .I4(\RefAddress_reg[2][11]_i_14_n_5 ),
        .O(\RefAddress[2][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[2][11]_i_30 
       (.I0(\RefAddress_reg[2][11]_i_81_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_31_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_81_n_5 ),
        .I3(\RefAddress_reg[2][11]_i_81_n_7 ),
        .I4(\RefAddress_reg[2][11]_i_81_n_6 ),
        .I5(\RefAddress[2][11]_i_82_n_0 ),
        .O(\RefAddress[2][11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[2][11]_i_33 
       (.I0(\RefAddress_reg[2][11]_i_86_n_6 ),
        .I1(\RefAddress_reg[2][11]_i_86_n_5 ),
        .I2(\RefAddress_reg[2][11]_i_86_n_4 ),
        .I3(\RefAddress_reg[2][11]_i_31_n_7 ),
        .I4(\RefAddress_reg[2][11]_i_81_n_4 ),
        .I5(\RefAddress[2][11]_i_87_n_0 ),
        .O(\RefAddress[2][11]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFBFB)) 
    \RefAddress[2][11]_i_34 
       (.I0(\RefAddress_reg[2][11]_i_36_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_43_n_3 ),
        .I2(\RefAddress_reg[2][11]_i_36_n_5 ),
        .I3(\RefAddress[2][11]_i_88_n_0 ),
        .I4(\RefAddress[2][11]_i_89_n_0 ),
        .O(\RefAddress[2][11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[2][11]_i_35 
       (.I0(\RefAddress_reg[2][11]_i_90_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_36_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_90_n_5 ),
        .I3(\RefAddress_reg[2][11]_i_90_n_7 ),
        .I4(\RefAddress_reg[2][11]_i_90_n_6 ),
        .I5(\RefAddress[2][11]_i_91_n_0 ),
        .O(\RefAddress[2][11]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFBFB)) 
    \RefAddress[2][11]_i_37 
       (.I0(\RefAddress_reg[2][11]_i_38_n_4 ),
        .I1(\RefAddress_reg[2][0]_i_5_n_3 ),
        .I2(\RefAddress_reg[2][11]_i_38_n_5 ),
        .I3(\RefAddress[2][11]_i_95_n_0 ),
        .I4(\RefAddress[2][11]_i_96_n_0 ),
        .O(\RefAddress[2][11]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \RefAddress[2][11]_i_39 
       (.I0(\RefAddress_reg[2][11]_i_97_n_5 ),
        .I1(\RefAddress_reg[2][11]_i_97_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_97_n_6 ),
        .I3(\RefAddress[2][11]_i_101_n_0 ),
        .I4(\RefAddress_reg[2][11]_i_97_n_4 ),
        .I5(\RefAddress_reg[2][11]_i_38_n_7 ),
        .O(\RefAddress[2][11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[2][11]_i_4 
       (.I0(\RefAddress[2][11]_i_16_n_0 ),
        .I1(\RefAddress[2][11]_i_17_n_0 ),
        .I2(\RefAddress[2][11]_i_18_n_0 ),
        .I3(\RefAddress[2][11]_i_19_n_0 ),
        .I4(\RefAddress[2][11]_i_20_n_0 ),
        .I5(\RefAddress[2][11]_i_21_n_0 ),
        .O(\RefAddress[2][11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_40 
       (.I0(\waveRefOutXCorr[0]_52 [11]),
        .O(\RefAddress[2][11]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_41 
       (.I0(\waveRefOutXCorr[0]_52 [10]),
        .O(\RefAddress[2][11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[2][11]_i_42 
       (.I0(\RefAddress_reg[2][11]_i_102_n_6 ),
        .I1(\RefAddress_reg[2][11]_i_102_n_5 ),
        .I2(\RefAddress_reg[2][11]_i_102_n_4 ),
        .I3(\RefAddress_reg[2][11]_i_36_n_7 ),
        .I4(\RefAddress_reg[2][11]_i_90_n_4 ),
        .I5(\RefAddress[2][11]_i_88_n_0 ),
        .O(\RefAddress[2][11]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_44 
       (.I0(\waveRefOutXCorr[1]_53 [11]),
        .O(\RefAddress[2][11]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_45 
       (.I0(\waveRefOutXCorr[1]_53 [10]),
        .O(\RefAddress[2][11]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \RefAddress[2][11]_i_47 
       (.I0(\RefAddress[2][11]_i_87_n_0 ),
        .I1(\RefAddress[2][11]_i_105_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_4 ),
        .I3(\RefAddress_reg[2][11]_i_32_n_3 ),
        .I4(\RefAddress_reg[2][11]_i_31_n_5 ),
        .O(\RefAddress[2][11]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \RefAddress[2][11]_i_49 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\waveRefOutXCorr[3]_55 [1]),
        .I2(\waveRefOutXCorr[3]_55 [2]),
        .I3(\RefAddress_reg[2][11]_i_23_n_4 ),
        .I4(\RefAddress_reg[2][11]_i_23_n_5 ),
        .I5(\RefAddress_reg[2][11]_i_23_n_6 ),
        .O(\RefAddress[2][11]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[2][11]_i_5 
       (.I0(\RefAddress[2][11]_i_22_n_0 ),
        .I1(\RefAddress_reg[2][11]_i_23_n_4 ),
        .I2(\RefAddress_reg[2][11]_i_23_n_5 ),
        .I3(\RefAddress_reg[2][11]_i_14_n_7 ),
        .I4(\RefAddress_reg[2][11]_i_24_n_4 ),
        .O(\RefAddress[2][11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_50 
       (.I0(\waveRefOutXCorr[3]_55 [13]),
        .O(\RefAddress[2][11]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_51 
       (.I0(\waveRefOutXCorr[3]_55 [11]),
        .O(\RefAddress[2][11]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_52 
       (.I0(\waveRefOutXCorr[3]_55 [10]),
        .O(\RefAddress[2][11]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[2][11]_i_57 
       (.I0(\RefAddress_reg[2][11]_i_62_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_58_n_6 ),
        .I2(\RefAddress_reg[2][11]_i_118_n_3 ),
        .I3(\RefAddress_reg[2][11]_i_28_n_4 ),
        .O(\RefAddress[2][11]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[2][11]_i_59 
       (.I0(\RefAddress_reg[2][11]_i_53_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_62_n_6 ),
        .I2(\waveRefOutXCorr[3]_55 [2]),
        .I3(\waveRefOutXCorr[4]_56 [1]),
        .O(\RefAddress[2][11]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[2][11]_i_6 
       (.I0(\RefAddress[2][11]_i_25_n_0 ),
        .I1(\RefAddress_reg[2][11]_i_26_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_27_n_4 ),
        .I3(\RefAddress_reg[2][11]_i_28_n_5 ),
        .I4(\waveRefOutXCorr[4]_56 [0]),
        .I5(\RefAddress[2][11]_i_29_n_0 ),
        .O(\RefAddress[2][11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \RefAddress[2][11]_i_61 
       (.I0(\RefAddress_reg[2][11]_i_122_n_3 ),
        .I1(\RefAddress_reg[2][11]_i_26_n_4 ),
        .I2(\RefAddress_reg[2][11]_i_28_n_6 ),
        .I3(\waveRefOutXCorr[5]_57 [1]),
        .O(\RefAddress[2][11]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[2][11]_i_64 
       (.I0(\RefAddress_reg[2][11]_i_55_n_6 ),
        .I1(\RefAddress_reg[2][11]_i_62_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_53_n_5 ),
        .I3(\RefAddress_reg[2][11]_i_26_n_5 ),
        .O(\RefAddress[2][11]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[2][11]_i_66 
       (.I0(\RefAddress_reg[2][11]_i_54_n_5 ),
        .I1(\waveRefOutXCorr[7]_59 [1]),
        .I2(\RefAddress_reg[2][11]_i_63_n_6 ),
        .I3(\RefAddress_reg[2][11]_i_67_n_6 ),
        .O(\RefAddress[2][11]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[2][11]_i_68 
       (.I0(\RefAddress_reg[2][11]_i_63_n_5 ),
        .I1(\RefAddress_reg[2][11]_i_67_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_55_n_7 ),
        .I3(\RefAddress_reg[2][11]_i_65_n_5 ),
        .O(\RefAddress[2][11]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_69 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[2][11]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4FF)) 
    \RefAddress[2][11]_i_7 
       (.I0(\RefAddress[2][11]_i_30_n_0 ),
        .I1(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_5 ),
        .I3(\RefAddress_reg[2][11]_i_32_n_3 ),
        .I4(\RefAddress_reg[2][11]_i_31_n_4 ),
        .I5(\RefAddress[2][11]_i_33_n_0 ),
        .O(\RefAddress[2][11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_70 
       (.I0(\waveRefOutXCorr[3]_55 [4]),
        .O(\RefAddress[2][11]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_71 
       (.I0(\waveRefOutXCorr[3]_55 [3]),
        .O(\RefAddress[2][11]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_72 
       (.I0(\waveRefOutXCorr[3]_55 [6]),
        .O(\RefAddress[2][11]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_73 
       (.I0(\waveRefOutXCorr[6]_58 [6]),
        .O(\RefAddress[2][11]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_74 
       (.I0(\waveRefOutXCorr[7]_59 [5]),
        .O(\RefAddress[2][11]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_75 
       (.I0(\waveRefOutXCorr[7]_59 [4]),
        .O(\RefAddress[2][11]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_76 
       (.I0(\waveRefOutXCorr[7]_59 [3]),
        .O(\RefAddress[2][11]_i_76_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_77 
       (.I0(\waveRefOutXCorr[5]_57 [5]),
        .O(\RefAddress[2][11]_i_77_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_78 
       (.I0(\waveRefOutXCorr[5]_57 [4]),
        .O(\RefAddress[2][11]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_79 
       (.I0(\waveRefOutXCorr[5]_57 [3]),
        .O(\RefAddress[2][11]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h454545FF45FF45FF)) 
    \RefAddress[2][11]_i_8 
       (.I0(\RefAddress[2][11]_i_34_n_0 ),
        .I1(\RefAddress[2][11]_i_35_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_36_n_6 ),
        .I3(\RefAddress[2][11]_i_37_n_0 ),
        .I4(\RefAddress_reg[2][11]_i_38_n_6 ),
        .I5(\RefAddress[2][11]_i_39_n_0 ),
        .O(\RefAddress[2][11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[2][11]_i_80 
       (.I0(\RefAddress_reg[2][11]_i_24_n_6 ),
        .I1(\RefAddress_reg[2][11]_i_24_n_5 ),
        .I2(\RefAddress_reg[2][11]_i_131_n_3 ),
        .I3(\waveRefOutXCorr[5]_57 [0]),
        .O(\RefAddress[2][11]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[2][11]_i_82 
       (.I0(\RefAddress_reg[2][11]_i_86_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_86_n_5 ),
        .I2(\RefAddress_reg[2][11]_i_86_n_6 ),
        .I3(\waveRefOutXCorr[2]_54 [0]),
        .I4(\waveRefOutXCorr[2]_54 [1]),
        .I5(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[2][11]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_83 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .O(\RefAddress[2][11]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_84 
       (.I0(\waveRefOutXCorr[2]_54 [11]),
        .O(\RefAddress[2][11]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_85 
       (.I0(\waveRefOutXCorr[2]_54 [10]),
        .O(\RefAddress[2][11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \RefAddress[2][11]_i_87 
       (.I0(\RefAddress_reg[2][11]_i_81_n_6 ),
        .I1(\RefAddress_reg[2][11]_i_81_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_81_n_5 ),
        .I3(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I4(\RefAddress[4][11]_i_94_n_0 ),
        .I5(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[2][11]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \RefAddress[2][11]_i_88 
       (.I0(\RefAddress_reg[2][11]_i_90_n_6 ),
        .I1(\RefAddress_reg[2][11]_i_90_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_90_n_5 ),
        .I3(\RefAddress_reg[2][11]_i_36_n_6 ),
        .I4(\RefAddress[1][0]_i_11_n_0 ),
        .I5(\waveRefOutXCorr[0]_52 [2]),
        .O(\RefAddress[2][11]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RefAddress[2][11]_i_89 
       (.I0(\RefAddress_reg[2][11]_i_90_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_36_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_102_n_4 ),
        .I3(\RefAddress_reg[2][11]_i_102_n_5 ),
        .I4(\RefAddress_reg[2][11]_i_102_n_6 ),
        .O(\RefAddress[2][11]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \RefAddress[2][11]_i_91 
       (.I0(\waveRefOutXCorr[0]_52 [0]),
        .I1(\waveRefOutXCorr[0]_52 [1]),
        .I2(\waveRefOutXCorr[0]_52 [2]),
        .I3(\RefAddress_reg[2][11]_i_102_n_4 ),
        .I4(\RefAddress_reg[2][11]_i_102_n_5 ),
        .I5(\RefAddress_reg[2][11]_i_102_n_6 ),
        .O(\RefAddress[2][11]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_92 
       (.I0(\waveRefOutXCorr[0]_52 [13]),
        .O(\RefAddress[2][11]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_93 
       (.I0(\waveRefOutXCorr[0]_52 [11]),
        .O(\RefAddress[2][11]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_94 
       (.I0(\waveRefOutXCorr[0]_52 [10]),
        .O(\RefAddress[2][11]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \RefAddress[2][11]_i_95 
       (.I0(\RefAddress_reg[2][11]_i_97_n_6 ),
        .I1(\RefAddress_reg[2][11]_i_97_n_7 ),
        .I2(\RefAddress_reg[2][11]_i_97_n_5 ),
        .I3(\RefAddress_reg[2][11]_i_38_n_6 ),
        .I4(\RefAddress[1][0]_i_13_n_0 ),
        .I5(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[2][11]_i_95_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RefAddress[2][11]_i_96 
       (.I0(\RefAddress_reg[2][11]_i_97_n_4 ),
        .I1(\RefAddress_reg[2][11]_i_38_n_7 ),
        .I2(\RefAddress_reg[2][0]_i_6_n_4 ),
        .I3(\RefAddress_reg[2][0]_i_6_n_5 ),
        .I4(\RefAddress_reg[2][0]_i_6_n_6 ),
        .O(\RefAddress[2][11]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_98 
       (.I0(\waveRefOutXCorr[1]_53 [13]),
        .O(\RefAddress[2][11]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][11]_i_99 
       (.I0(\waveRefOutXCorr[1]_53 [11]),
        .O(\RefAddress[2][11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][1]_i_1 
       (.I0(\waveRefOutXCorr[0]_52 [1]),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [1]),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][1]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [1]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][1]_i_2 
       (.I0(\waveRefOutXCorr[3]_55 [1]),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [1]),
        .O(\RefAddress[2][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][2]_i_1 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [2]),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][2]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [2]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][2]_i_2 
       (.I0(\waveRefOutXCorr[3]_55 [2]),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[2][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][3]_i_1 
       (.I0(\RefAddress_reg[2][5]_i_2_n_6 ),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[2][5]_i_3_n_6 ),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][3]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [3]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][3]_i_2 
       (.I0(\RefAddress_reg[2][5]_i_11_n_6 ),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[2][5]_i_12_n_6 ),
        .O(\RefAddress[2][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][4]_i_1 
       (.I0(\RefAddress_reg[2][5]_i_2_n_5 ),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[2][5]_i_3_n_5 ),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][4]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [4]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][4]_i_2 
       (.I0(\RefAddress_reg[2][5]_i_11_n_5 ),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[2][5]_i_12_n_5 ),
        .O(\RefAddress[2][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][5]_i_1 
       (.I0(\RefAddress_reg[2][5]_i_2_n_4 ),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[2][5]_i_3_n_4 ),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][5]_i_4_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_10 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .O(\RefAddress[2][5]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_13 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[2][5]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_14 
       (.I0(\waveRefOutXCorr[3]_55 [4]),
        .O(\RefAddress[2][5]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_15 
       (.I0(\waveRefOutXCorr[3]_55 [3]),
        .O(\RefAddress[2][5]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_16 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[2][5]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_17 
       (.I0(\waveRefOutXCorr[2]_54 [4]),
        .O(\RefAddress[2][5]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_18 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .O(\RefAddress[2][5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][5]_i_4 
       (.I0(\RefAddress_reg[2][5]_i_11_n_4 ),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[2][5]_i_12_n_4 ),
        .O(\RefAddress[2][5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_5 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[2][5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_6 
       (.I0(\waveRefOutXCorr[0]_52 [4]),
        .O(\RefAddress[2][5]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_7 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .O(\RefAddress[2][5]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_8 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[2][5]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][5]_i_9 
       (.I0(\waveRefOutXCorr[1]_53 [4]),
        .O(\RefAddress[2][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][6]_i_1 
       (.I0(\RefAddress_reg[2][9]_i_2_n_7 ),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[2][9]_i_3_n_7 ),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][6]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [6]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][6]_i_2 
       (.I0(\RefAddress_reg[2][9]_i_7_n_7 ),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[2][9]_i_8_n_7 ),
        .O(\RefAddress[2][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][7]_i_1 
       (.I0(\RefAddress_reg[2][9]_i_2_n_6 ),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[2][9]_i_3_n_6 ),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][7]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [7]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][7]_i_2 
       (.I0(\RefAddress_reg[2][9]_i_7_n_6 ),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[2][9]_i_8_n_6 ),
        .O(\RefAddress[2][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][8]_i_1 
       (.I0(\RefAddress_reg[2][9]_i_2_n_5 ),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[2][9]_i_3_n_5 ),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][8]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [8]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][8]_i_2 
       (.I0(\RefAddress_reg[2][9]_i_7_n_5 ),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[2][9]_i_8_n_5 ),
        .O(\RefAddress[2][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[2][9]_i_1 
       (.I0(\RefAddress_reg[2][9]_i_2_n_4 ),
        .I1(\RefAddress[2][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[2][9]_i_3_n_4 ),
        .I3(\RefAddress[2][11]_i_8_n_0 ),
        .I4(\RefAddress[2][9]_i_4_n_0 ),
        .O(\waveRefAddress_reg[0][10]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][9]_i_10 
       (.I0(\waveRefOutXCorr[2]_54 [6]),
        .O(\RefAddress[2][9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[2][9]_i_4 
       (.I0(\RefAddress_reg[2][9]_i_7_n_4 ),
        .I1(\RefAddress[2][11]_i_30_n_0 ),
        .I2(\RefAddress_reg[2][11]_i_31_n_6 ),
        .I3(\RefAddress[2][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[2][9]_i_8_n_4 ),
        .O(\RefAddress[2][9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][9]_i_5 
       (.I0(\waveRefOutXCorr[0]_52 [6]),
        .O(\RefAddress[2][9]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][9]_i_6 
       (.I0(\waveRefOutXCorr[1]_53 [6]),
        .O(\RefAddress[2][9]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[2][9]_i_9 
       (.I0(\waveRefOutXCorr[3]_55 [6]),
        .O(\RefAddress[2][9]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][0]_i_1 
       (.I0(\RefAddress[3][0]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [0]),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\waveRefOutXCorr[0]_52 [0]),
        .O(\waveRefAddress_reg[1][9]_0 [0]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][0]_i_2 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [0]),
        .O(\RefAddress[3][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][10]_i_1 
       (.I0(\RefAddress[3][10]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_10_n_6 ),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\RefAddress_reg[3][11]_i_11_n_6 ),
        .O(\waveRefAddress_reg[1][9]_0 [10]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][10]_i_2 
       (.I0(\RefAddress_reg[3][11]_i_38_n_6 ),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\RefAddress_reg[3][11]_i_40_n_6 ),
        .O(\RefAddress[3][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040404400000000)) 
    \RefAddress[3][11]_i_1 
       (.I0(\RefAddress[3][11]_i_3_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress[3][11]_i_5_n_0 ),
        .I3(\RefAddress[3][11]_i_6_n_0 ),
        .I4(\RefAddress[3][11]_i_7_n_0 ),
        .I5(\RefAddress[3][11]_i_8_n_0 ),
        .O(\RefAddress[3][11]_i_8_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_100 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[3][11]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_101 
       (.I0(\waveRefOutXCorr[5]_57 [7]),
        .O(\RefAddress[3][11]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_102 
       (.I0(\waveRefOutXCorr[5]_57 [5]),
        .O(\RefAddress[3][11]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_103 
       (.I0(\waveRefOutXCorr[4]_56 [9]),
        .O(\RefAddress[3][11]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_104 
       (.I0(\waveRefOutXCorr[7]_59 [9]),
        .O(\RefAddress[3][11]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_105 
       (.I0(\waveRefOutXCorr[4]_56 [4]),
        .O(\RefAddress[3][11]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_106 
       (.I0(\waveRefOutXCorr[4]_56 [2]),
        .O(\RefAddress[3][11]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_107 
       (.I0(\waveRefOutXCorr[6]_58 [4]),
        .O(\RefAddress[3][11]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_108 
       (.I0(\waveRefOutXCorr[6]_58 [2]),
        .O(\RefAddress[3][11]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_109 
       (.I0(\waveRefOutXCorr[7]_59 [7]),
        .O(\RefAddress[3][11]_i_109_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_110 
       (.I0(\waveRefOutXCorr[7]_59 [5]),
        .O(\RefAddress[3][11]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_111 
       (.I0(\waveRefOutXCorr[4]_56 [7]),
        .O(\RefAddress[3][11]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_112 
       (.I0(\waveRefOutXCorr[4]_56 [5]),
        .O(\RefAddress[3][11]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_113 
       (.I0(\waveRefOutXCorr[7]_59 [4]),
        .O(\RefAddress[3][11]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_114 
       (.I0(\waveRefOutXCorr[7]_59 [2]),
        .O(\RefAddress[3][11]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_115 
       (.I0(\waveRefOutXCorr[5]_57 [9]),
        .O(\RefAddress[3][11]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_116 
       (.I0(\waveRefOutXCorr[5]_57 [4]),
        .O(\RefAddress[3][11]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_117 
       (.I0(\waveRefOutXCorr[5]_57 [2]),
        .O(\RefAddress[3][11]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_118 
       (.I0(\waveRefOutXCorr[7]_59 [13]),
        .O(\RefAddress[3][11]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_119 
       (.I0(\waveRefOutXCorr[5]_57 [13]),
        .O(\RefAddress[3][11]_i_119_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_120 
       (.I0(\waveRefOutXCorr[6]_58 [7]),
        .O(\RefAddress[3][11]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_121 
       (.I0(\waveRefOutXCorr[6]_58 [5]),
        .O(\RefAddress[3][11]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_122 
       (.I0(\waveRefOutXCorr[6]_58 [13]),
        .O(\RefAddress[3][11]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_123 
       (.I0(\waveRefOutXCorr[3]_55 [4]),
        .O(\RefAddress[3][11]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_124 
       (.I0(\waveRefOutXCorr[3]_55 [2]),
        .O(\RefAddress[3][11]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_125 
       (.I0(\waveRefOutXCorr[4]_56 [13]),
        .O(\RefAddress[3][11]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_126 
       (.I0(\waveRefOutXCorr[6]_58 [9]),
        .O(\RefAddress[3][11]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_127 
       (.I0(\waveRefOutXCorr[2]_54 [7]),
        .O(\RefAddress[3][11]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_128 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[3][11]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_129 
       (.I0(\waveRefOutXCorr[2]_54 [4]),
        .O(\RefAddress[3][11]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[3][11]_i_13 
       (.I0(\RefAddress_reg[3][11]_i_12_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_12_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_43_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_43_n_6 ),
        .I4(\RefAddress_reg[3][11]_i_43_n_5 ),
        .I5(\RefAddress[3][11]_i_45_n_0 ),
        .O(\RefAddress[3][11]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_130 
       (.I0(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[3][11]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[3][11]_i_14 
       (.I0(\RefAddress_reg[3][11]_i_46_n_5 ),
        .I1(\RefAddress_reg[3][11]_i_46_n_4 ),
        .I2(\RefAddress_reg[3][11]_i_43_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_12_n_6 ),
        .I4(\RefAddress_reg[3][11]_i_12_n_7 ),
        .I5(\RefAddress[3][11]_i_47_n_0 ),
        .O(\RefAddress[3][11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[3][11]_i_16 
       (.I0(\RefAddress_reg[3][11]_i_49_n_5 ),
        .I1(\RefAddress_reg[3][11]_i_49_n_4 ),
        .I2(\RefAddress_reg[3][11]_i_50_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_17_n_6 ),
        .I4(\RefAddress_reg[3][11]_i_17_n_7 ),
        .I5(\RefAddress[3][11]_i_51_n_0 ),
        .O(\RefAddress[3][11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[3][11]_i_19 
       (.I0(\RefAddress_reg[3][11]_i_17_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_17_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_50_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_50_n_6 ),
        .I4(\RefAddress_reg[3][11]_i_50_n_5 ),
        .I5(\RefAddress[3][11]_i_54_n_0 ),
        .O(\RefAddress[3][11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][11]_i_2 
       (.I0(\RefAddress[3][11]_i_9_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_10_n_5 ),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\RefAddress_reg[3][11]_i_11_n_5 ),
        .O(\waveRefAddress_reg[1][9]_0 [11]));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[3][11]_i_20 
       (.I0(\RefAddress_reg[3][11]_i_21_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_21_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_55_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_55_n_6 ),
        .I4(\RefAddress_reg[3][11]_i_55_n_5 ),
        .I5(\RefAddress[3][11]_i_56_n_0 ),
        .O(\RefAddress[3][11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[3][11]_i_23 
       (.I0(\RefAddress_reg[3][11]_i_59_n_4 ),
        .I1(\RefAddress_reg[3][11]_i_60_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_61_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_62_n_4 ),
        .I4(\RefAddress[3][11]_i_63_n_0 ),
        .O(\RefAddress[3][11]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[3][11]_i_24 
       (.I0(\RefAddress_reg[3][11]_i_61_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_59_n_5 ),
        .I2(\RefAddress_reg[3][11]_i_64_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_62_n_6 ),
        .I4(\RefAddress[3][11]_i_65_n_0 ),
        .O(\RefAddress[3][11]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[3][11]_i_25 
       (.I0(\RefAddress_reg[3][11]_i_66_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_67_n_5 ),
        .I2(\RefAddress_reg[3][11]_i_68_n_5 ),
        .I3(\RefAddress_reg[3][11]_i_69_n_6 ),
        .I4(\RefAddress[3][11]_i_70_n_0 ),
        .O(\RefAddress[3][11]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[3][11]_i_26 
       (.I0(\RefAddress_reg[3][11]_i_66_n_6 ),
        .I1(\RefAddress_reg[3][11]_i_71_n_4 ),
        .I2(\waveRefOutXCorr[4]_56 [0]),
        .I3(\waveRefOutXCorr[5]_57 [0]),
        .I4(\RefAddress[3][11]_i_72_n_0 ),
        .O(\RefAddress[3][11]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \RefAddress[3][11]_i_27 
       (.I0(\RefAddress_reg[3][11]_i_73_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_74_n_2 ),
        .I2(\RefAddress_reg[3][11]_i_55_n_6 ),
        .I3(\RefAddress_reg[3][11]_i_75_n_4 ),
        .I4(\RefAddress[3][11]_i_76_n_0 ),
        .O(\RefAddress[3][11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[3][11]_i_28 
       (.I0(\RefAddress_reg[3][11]_i_68_n_4 ),
        .I1(\RefAddress_reg[3][11]_i_69_n_7 ),
        .I2(\RefAddress_reg[3][11]_i_77_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_62_n_5 ),
        .I4(\RefAddress[3][11]_i_78_n_0 ),
        .O(\RefAddress[3][11]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[3][11]_i_29 
       (.I0(\RefAddress_reg[3][11]_i_21_n_6 ),
        .I1(\RefAddress_reg[3][11]_i_21_n_7 ),
        .I2(\RefAddress_reg[3][11]_i_55_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_79_n_4 ),
        .I4(\RefAddress[2][11]_i_22_n_0 ),
        .O(\RefAddress[3][11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    \RefAddress[3][11]_i_3 
       (.I0(\RefAddress_reg[3][11]_i_12_n_5 ),
        .I1(\RefAddress[3][11]_i_13_n_0 ),
        .I2(\RefAddress[3][11]_i_14_n_0 ),
        .I3(\RefAddress_reg[3][11]_i_12_n_4 ),
        .I4(\RefAddress_reg[3][11]_i_15_n_2 ),
        .I5(\RefAddress_reg[3][11]_i_15_n_7 ),
        .O(\RefAddress[3][11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \RefAddress[3][11]_i_30 
       (.I0(\RefAddress_reg[3][11]_i_80_n_2 ),
        .I1(\RefAddress_reg[3][11]_i_67_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_80_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_81_n_5 ),
        .O(\RefAddress[3][11]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[3][11]_i_31 
       (.I0(\RefAddress_reg[3][11]_i_64_n_5 ),
        .I1(\RefAddress_reg[3][11]_i_75_n_5 ),
        .I2(\RefAddress_reg[3][11]_i_75_n_7 ),
        .I3(\RefAddress_reg[1][11]_i_55_n_7 ),
        .O(\RefAddress[3][11]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[3][11]_i_32 
       (.I0(\RefAddress_reg[3][11]_i_66_n_5 ),
        .I1(\RefAddress_reg[3][11]_i_55_n_5 ),
        .I2(\RefAddress_reg[3][11]_i_79_n_6 ),
        .I3(\RefAddress_reg[3][11]_i_81_n_4 ),
        .O(\RefAddress[3][11]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[3][11]_i_33 
       (.I0(\RefAddress_reg[3][11]_i_68_n_6 ),
        .I1(\RefAddress_reg[3][11]_i_66_n_4 ),
        .I2(\RefAddress_reg[3][11]_i_74_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_61_n_5 ),
        .O(\RefAddress[3][11]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[3][11]_i_34 
       (.I0(\RefAddress_reg[3][11]_i_35_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_35_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_82_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_82_n_6 ),
        .I4(\RefAddress_reg[3][11]_i_82_n_5 ),
        .I5(\RefAddress[3][11]_i_83_n_0 ),
        .O(\RefAddress[3][11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[3][11]_i_37 
       (.I0(\RefAddress_reg[3][11]_i_86_n_5 ),
        .I1(\RefAddress_reg[3][11]_i_86_n_4 ),
        .I2(\RefAddress_reg[3][11]_i_82_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_35_n_6 ),
        .I4(\RefAddress_reg[3][11]_i_35_n_7 ),
        .I5(\RefAddress[3][11]_i_87_n_0 ),
        .O(\RefAddress[3][11]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \RefAddress[3][11]_i_39 
       (.I0(\RefAddress[3][11]_i_87_n_0 ),
        .I1(\RefAddress[3][11]_i_89_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_36_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_36_n_2 ),
        .I4(\RefAddress_reg[3][11]_i_35_n_4 ),
        .O(\RefAddress[3][11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFEFFFFFFFEF)) 
    \RefAddress[3][11]_i_4 
       (.I0(\RefAddress[3][11]_i_16_n_0 ),
        .I1(\RefAddress_reg[3][11]_i_17_n_4 ),
        .I2(\RefAddress_reg[3][11]_i_18_n_2 ),
        .I3(\RefAddress_reg[3][11]_i_18_n_7 ),
        .I4(\RefAddress_reg[3][11]_i_17_n_5 ),
        .I5(\RefAddress[3][11]_i_19_n_0 ),
        .O(\RefAddress[3][11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_41 
       (.I0(\waveRefOutXCorr[1]_53 [9]),
        .O(\RefAddress[3][11]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_42 
       (.I0(\waveRefOutXCorr[0]_52 [9]),
        .O(\RefAddress[3][11]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_44 
       (.I0(\waveRefOutXCorr[0]_52 [9]),
        .O(\RefAddress[3][11]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[3][11]_i_45 
       (.I0(\RefAddress_reg[3][11]_i_43_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_46_n_4 ),
        .I2(\RefAddress_reg[3][11]_i_46_n_5 ),
        .I3(\waveRefOutXCorr[0]_52 [0]),
        .I4(\waveRefOutXCorr[0]_52 [1]),
        .I5(\RefAddress_reg[3][11]_i_46_n_6 ),
        .O(\RefAddress[3][11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \RefAddress[3][11]_i_47 
       (.I0(\RefAddress_reg[3][11]_i_43_n_5 ),
        .I1(\RefAddress_reg[3][11]_i_43_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_43_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_12_n_5 ),
        .I4(\RefAddress[1][0]_i_11_n_0 ),
        .I5(\RefAddress_reg[3][11]_i_46_n_6 ),
        .O(\RefAddress[3][11]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_48 
       (.I0(\waveRefOutXCorr[0]_52 [13]),
        .O(\RefAddress[3][11]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \RefAddress[3][11]_i_5 
       (.I0(\RefAddress[3][11]_i_20_n_0 ),
        .I1(\RefAddress_reg[3][11]_i_21_n_5 ),
        .I2(\RefAddress_reg[3][11]_i_21_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_22_n_2 ),
        .I4(\RefAddress_reg[3][11]_i_22_n_7 ),
        .O(\RefAddress[3][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \RefAddress[3][11]_i_51 
       (.I0(\RefAddress_reg[3][11]_i_50_n_5 ),
        .I1(\RefAddress_reg[3][11]_i_50_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_50_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_17_n_5 ),
        .I4(\RefAddress[1][0]_i_13_n_0 ),
        .I5(\RefAddress_reg[3][11]_i_49_n_6 ),
        .O(\RefAddress[3][11]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_52 
       (.I0(\waveRefOutXCorr[1]_53 [9]),
        .O(\RefAddress[3][11]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_53 
       (.I0(\waveRefOutXCorr[1]_53 [13]),
        .O(\RefAddress[3][11]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \RefAddress[3][11]_i_54 
       (.I0(\waveRefOutXCorr[1]_53 [0]),
        .I1(\waveRefOutXCorr[1]_53 [1]),
        .I2(\RefAddress_reg[3][11]_i_49_n_6 ),
        .I3(\RefAddress_reg[3][11]_i_50_n_7 ),
        .I4(\RefAddress_reg[3][11]_i_49_n_4 ),
        .I5(\RefAddress_reg[3][11]_i_49_n_5 ),
        .O(\RefAddress[3][11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \RefAddress[3][11]_i_56 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\waveRefOutXCorr[3]_55 [1]),
        .I2(\RefAddress_reg[3][11]_i_79_n_6 ),
        .I3(\RefAddress_reg[3][11]_i_55_n_7 ),
        .I4(\RefAddress_reg[3][11]_i_79_n_4 ),
        .I5(\RefAddress_reg[3][11]_i_79_n_5 ),
        .O(\RefAddress[3][11]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_57 
       (.I0(\waveRefOutXCorr[3]_55 [9]),
        .O(\RefAddress[3][11]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_58 
       (.I0(\waveRefOutXCorr[3]_55 [13]),
        .O(\RefAddress[3][11]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[3][11]_i_6 
       (.I0(\RefAddress[3][11]_i_23_n_0 ),
        .I1(\RefAddress[3][11]_i_24_n_0 ),
        .I2(\RefAddress[3][11]_i_25_n_0 ),
        .I3(\RefAddress[3][11]_i_26_n_0 ),
        .I4(\RefAddress[3][11]_i_27_n_0 ),
        .I5(\RefAddress[3][11]_i_28_n_0 ),
        .O(\RefAddress[3][11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[3][11]_i_63 
       (.I0(\RefAddress_reg[3][11]_i_67_n_4 ),
        .I1(\RefAddress_reg[3][11]_i_61_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_60_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_59_n_6 ),
        .O(\RefAddress[3][11]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[3][11]_i_65 
       (.I0(\RefAddress_reg[3][11]_i_69_n_4 ),
        .I1(\RefAddress_reg[3][11]_i_64_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_67_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_79_n_5 ),
        .O(\RefAddress[3][11]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[3][11]_i_7 
       (.I0(\RefAddress[3][11]_i_29_n_0 ),
        .I1(\RefAddress[3][11]_i_30_n_0 ),
        .I2(\RefAddress[3][11]_i_31_n_0 ),
        .I3(\RefAddress[3][11]_i_32_n_0 ),
        .I4(\RefAddress[3][11]_i_33_n_0 ),
        .O(\RefAddress[3][11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[3][11]_i_70 
       (.I0(\RefAddress_reg[1][11]_i_60_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_59_n_7 ),
        .I2(\RefAddress_reg[3][11]_i_21_n_5 ),
        .I3(\RefAddress_reg[3][11]_i_60_n_7 ),
        .O(\RefAddress[3][11]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[3][11]_i_72 
       (.I0(\RefAddress_reg[3][11]_i_71_n_6 ),
        .I1(\RefAddress_reg[3][11]_i_69_n_5 ),
        .I2(\RefAddress_reg[1][11]_i_52_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_81_n_6 ),
        .O(\RefAddress[3][11]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \RefAddress[3][11]_i_76 
       (.I0(\RefAddress_reg[3][11]_i_77_n_2 ),
        .I1(\RefAddress_reg[3][11]_i_60_n_5 ),
        .I2(\RefAddress_reg[3][11]_i_75_n_6 ),
        .I3(\RefAddress_reg[3][11]_i_55_n_4 ),
        .O(\RefAddress[3][11]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[3][11]_i_78 
       (.I0(\RefAddress_reg[1][11]_i_65_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_81_n_7 ),
        .I2(\RefAddress_reg[3][11]_i_73_n_2 ),
        .I3(\RefAddress_reg[3][11]_i_71_n_5 ),
        .O(\RefAddress[3][11]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4FF)) 
    \RefAddress[3][11]_i_8 
       (.I0(\RefAddress[3][11]_i_34_n_0 ),
        .I1(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_36_n_2 ),
        .I4(\RefAddress_reg[3][11]_i_36_n_7 ),
        .I5(\RefAddress[3][11]_i_37_n_0 ),
        .O(\RefAddress[3][11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[3][11]_i_83 
       (.I0(\RefAddress_reg[3][11]_i_82_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_86_n_4 ),
        .I2(\RefAddress_reg[3][11]_i_86_n_5 ),
        .I3(\waveRefOutXCorr[2]_54 [0]),
        .I4(\waveRefOutXCorr[2]_54 [1]),
        .I5(\RefAddress_reg[3][11]_i_86_n_6 ),
        .O(\RefAddress[3][11]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_84 
       (.I0(\waveRefOutXCorr[2]_54 [9]),
        .O(\RefAddress[3][11]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_85 
       (.I0(\waveRefOutXCorr[2]_54 [13]),
        .O(\RefAddress[3][11]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \RefAddress[3][11]_i_87 
       (.I0(\RefAddress_reg[3][11]_i_82_n_5 ),
        .I1(\RefAddress_reg[3][11]_i_82_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_82_n_4 ),
        .I3(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I4(\RefAddress[4][11]_i_94_n_0 ),
        .I5(\RefAddress_reg[3][11]_i_86_n_6 ),
        .O(\RefAddress[3][11]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_88 
       (.I0(\waveRefOutXCorr[3]_55 [9]),
        .O(\RefAddress[3][11]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RefAddress[3][11]_i_89 
       (.I0(\RefAddress_reg[3][11]_i_35_n_7 ),
        .I1(\RefAddress_reg[3][11]_i_35_n_6 ),
        .I2(\RefAddress_reg[3][11]_i_82_n_7 ),
        .I3(\RefAddress_reg[3][11]_i_86_n_4 ),
        .I4(\RefAddress_reg[3][11]_i_86_n_5 ),
        .O(\RefAddress[3][11]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][11]_i_9 
       (.I0(\RefAddress_reg[3][11]_i_38_n_5 ),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\RefAddress_reg[3][11]_i_40_n_5 ),
        .O(\RefAddress[3][11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_90 
       (.I0(\waveRefOutXCorr[2]_54 [9]),
        .O(\RefAddress[3][11]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_91 
       (.I0(\waveRefOutXCorr[0]_52 [7]),
        .O(\RefAddress[3][11]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_92 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[3][11]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_93 
       (.I0(\waveRefOutXCorr[0]_52 [4]),
        .O(\RefAddress[3][11]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_94 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .O(\RefAddress[3][11]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_95 
       (.I0(\waveRefOutXCorr[1]_53 [4]),
        .O(\RefAddress[3][11]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_96 
       (.I0(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[3][11]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_97 
       (.I0(\waveRefOutXCorr[1]_53 [7]),
        .O(\RefAddress[3][11]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_98 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[3][11]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][11]_i_99 
       (.I0(\waveRefOutXCorr[3]_55 [7]),
        .O(\RefAddress[3][11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][1]_i_1 
       (.I0(\RefAddress[3][1]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [1]),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\waveRefOutXCorr[0]_52 [1]),
        .O(\waveRefAddress_reg[1][9]_0 [1]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][1]_i_2 
       (.I0(\waveRefOutXCorr[3]_55 [1]),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [1]),
        .O(\RefAddress[3][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][2]_i_1 
       (.I0(\RefAddress[3][2]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress_reg[3][4]_i_3_n_6 ),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\RefAddress_reg[3][4]_i_4_n_6 ),
        .O(\waveRefAddress_reg[1][9]_0 [2]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][2]_i_2 
       (.I0(\RefAddress_reg[3][4]_i_5_n_6 ),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\RefAddress_reg[3][4]_i_6_n_6 ),
        .O(\RefAddress[3][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][3]_i_1 
       (.I0(\RefAddress[3][3]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress_reg[3][4]_i_3_n_5 ),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\RefAddress_reg[3][4]_i_4_n_5 ),
        .O(\waveRefAddress_reg[1][9]_0 [3]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][3]_i_2 
       (.I0(\RefAddress_reg[3][4]_i_5_n_5 ),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\RefAddress_reg[3][4]_i_6_n_5 ),
        .O(\RefAddress[3][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][4]_i_1 
       (.I0(\RefAddress[3][4]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress_reg[3][4]_i_3_n_4 ),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\RefAddress_reg[3][4]_i_4_n_4 ),
        .O(\waveRefAddress_reg[1][9]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][4]_i_10 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .O(\RefAddress[3][4]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][4]_i_11 
       (.I0(\waveRefOutXCorr[3]_55 [4]),
        .O(\RefAddress[3][4]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][4]_i_12 
       (.I0(\waveRefOutXCorr[3]_55 [2]),
        .O(\RefAddress[3][4]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][4]_i_13 
       (.I0(\waveRefOutXCorr[2]_54 [4]),
        .O(\RefAddress[3][4]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][4]_i_14 
       (.I0(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[3][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][4]_i_2 
       (.I0(\RefAddress_reg[3][4]_i_5_n_4 ),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\RefAddress_reg[3][4]_i_6_n_4 ),
        .O(\RefAddress[3][4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][4]_i_7 
       (.I0(\waveRefOutXCorr[1]_53 [4]),
        .O(\RefAddress[3][4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][4]_i_8 
       (.I0(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[3][4]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][4]_i_9 
       (.I0(\waveRefOutXCorr[0]_52 [4]),
        .O(\RefAddress[3][4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][5]_i_1 
       (.I0(\RefAddress[3][5]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress_reg[3][8]_i_3_n_7 ),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\RefAddress_reg[3][8]_i_4_n_7 ),
        .O(\waveRefAddress_reg[1][9]_0 [5]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][5]_i_2 
       (.I0(\RefAddress_reg[3][8]_i_5_n_7 ),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\RefAddress_reg[3][8]_i_6_n_7 ),
        .O(\RefAddress[3][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][6]_i_1 
       (.I0(\RefAddress[3][6]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress_reg[3][8]_i_3_n_6 ),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\RefAddress_reg[3][8]_i_4_n_6 ),
        .O(\waveRefAddress_reg[1][9]_0 [6]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][6]_i_2 
       (.I0(\RefAddress_reg[3][8]_i_5_n_6 ),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\RefAddress_reg[3][8]_i_6_n_6 ),
        .O(\RefAddress[3][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][7]_i_1 
       (.I0(\RefAddress[3][7]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress_reg[3][8]_i_3_n_5 ),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\RefAddress_reg[3][8]_i_4_n_5 ),
        .O(\waveRefAddress_reg[1][9]_0 [7]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][7]_i_2 
       (.I0(\RefAddress_reg[3][8]_i_5_n_5 ),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\RefAddress_reg[3][8]_i_6_n_5 ),
        .O(\RefAddress[3][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][8]_i_1 
       (.I0(\RefAddress[3][8]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress_reg[3][8]_i_3_n_4 ),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\RefAddress_reg[3][8]_i_4_n_4 ),
        .O(\waveRefAddress_reg[1][9]_0 [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][8]_i_10 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[3][8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][8]_i_11 
       (.I0(\waveRefOutXCorr[3]_55 [7]),
        .O(\RefAddress[3][8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][8]_i_12 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[3][8]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][8]_i_13 
       (.I0(\waveRefOutXCorr[2]_54 [7]),
        .O(\RefAddress[3][8]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][8]_i_14 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[3][8]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][8]_i_2 
       (.I0(\RefAddress_reg[3][8]_i_5_n_4 ),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\RefAddress_reg[3][8]_i_6_n_4 ),
        .O(\RefAddress[3][8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][8]_i_7 
       (.I0(\waveRefOutXCorr[1]_53 [7]),
        .O(\RefAddress[3][8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][8]_i_8 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[3][8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[3][8]_i_9 
       (.I0(\waveRefOutXCorr[0]_52 [7]),
        .O(\RefAddress[3][8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[3][9]_i_1 
       (.I0(\RefAddress[3][9]_i_2_n_0 ),
        .I1(\RefAddress[3][11]_i_4_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_10_n_7 ),
        .I3(\RefAddress[3][11]_i_3_n_0 ),
        .I4(\RefAddress_reg[3][11]_i_11_n_7 ),
        .O(\waveRefAddress_reg[1][9]_0 [9]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[3][9]_i_2 
       (.I0(\RefAddress_reg[3][11]_i_38_n_7 ),
        .I1(\RefAddress[3][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[3][11]_i_35_n_5 ),
        .I3(\RefAddress[3][11]_i_39_n_0 ),
        .I4(\RefAddress_reg[3][11]_i_40_n_7 ),
        .O(\RefAddress[3][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[4][0]_i_1 
       (.I0(\waveRefOutXCorr[0]_52 [0]),
        .I1(\RefAddress[4][11]_i_10_n_0 ),
        .I2(\RefAddress[4][0]_i_2_n_0 ),
        .I3(\RefAddress[4][11]_i_12_n_0 ),
        .I4(\waveRefOutXCorr[1]_53 [0]),
        .O(\RefAddress_reg[4][11]_i_13_0 [0]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[4][0]_i_2 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\RefAddress[4][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[4][11]_i_35_n_7 ),
        .I3(\RefAddress[4][11]_i_41_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [0]),
        .O(\RefAddress[4][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[4][10]_i_1 
       (.I0(\RefAddress_reg[4][10]_i_2_n_4 ),
        .I1(\RefAddress[4][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[4][10]_i_3_n_4 ),
        .I3(\RefAddress[4][11]_i_7_n_0 ),
        .I4(\RefAddress[4][10]_i_4_n_0 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [10]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[4][10]_i_4 
       (.I0(\RefAddress_reg[4][11]_i_37_n_4 ),
        .I1(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I2(\RefAddress[4][11]_i_32_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\RefAddress_reg[4][11]_i_44_n_4 ),
        .O(\RefAddress[4][10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][10]_i_5 
       (.I0(\waveRefOutXCorr[3]_55 [7]),
        .O(\RefAddress[4][10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][10]_i_6 
       (.I0(\waveRefOutXCorr[2]_54 [7]),
        .O(\RefAddress[4][10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAABA000000000000)) 
    \RefAddress[4][11]_i_1 
       (.I0(\RefAddress[4][11]_i_3_n_0 ),
        .I1(\RefAddress[4][11]_i_4_n_0 ),
        .I2(\RefAddress[4][11]_i_5_n_0 ),
        .I3(\RefAddress[4][11]_i_6_n_0 ),
        .I4(\RefAddress[4][11]_i_7_n_0 ),
        .I5(\RefAddress[4][11]_i_8_n_0 ),
        .O(\waveRefAddress_reg[6][1]_0 ));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    \RefAddress[4][11]_i_10 
       (.I0(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I1(\RefAddress[4][11]_i_32_n_0 ),
        .I2(\RefAddress[4][11]_i_39_n_0 ),
        .I3(\RefAddress_reg[4][11]_i_33_n_6 ),
        .I4(\RefAddress_reg[4][11]_i_33_n_0 ),
        .I5(\RefAddress_reg[4][11]_i_33_n_5 ),
        .O(\RefAddress[4][11]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_100 
       (.I0(\waveRefOutXCorr[1]_53 [7]),
        .O(\RefAddress[4][11]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_101 
       (.I0(\waveRefOutXCorr[3]_55 [7]),
        .O(\RefAddress[4][11]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_102 
       (.I0(\waveRefOutXCorr[3]_55 [6]),
        .O(\RefAddress[4][11]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_103 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[4][11]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_104 
       (.I0(\waveRefOutXCorr[3]_55 [4]),
        .O(\RefAddress[4][11]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_105 
       (.I0(\waveRefOutXCorr[4]_56 [6]),
        .O(\RefAddress[4][11]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_106 
       (.I0(\waveRefOutXCorr[4]_56 [5]),
        .O(\RefAddress[4][11]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_107 
       (.I0(\waveRefOutXCorr[4]_56 [4]),
        .O(\RefAddress[4][11]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_108 
       (.I0(\waveRefOutXCorr[7]_59 [7]),
        .O(\RefAddress[4][11]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_109 
       (.I0(\waveRefOutXCorr[4]_56 [12]),
        .O(\RefAddress[4][11]_i_109_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[4][11]_i_11 
       (.I0(\RefAddress_reg[4][11]_i_40_n_7 ),
        .I1(\RefAddress[4][11]_i_34_n_0 ),
        .I2(\RefAddress_reg[4][11]_i_35_n_7 ),
        .I3(\RefAddress[4][11]_i_41_n_0 ),
        .I4(\RefAddress_reg[4][11]_i_42_n_7 ),
        .O(\RefAddress[4][11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_110 
       (.I0(\waveRefOutXCorr[4]_56 [11]),
        .O(\RefAddress[4][11]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_111 
       (.I0(\waveRefOutXCorr[5]_57 [6]),
        .O(\RefAddress[4][11]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_112 
       (.I0(\waveRefOutXCorr[5]_57 [5]),
        .O(\RefAddress[4][11]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_113 
       (.I0(\waveRefOutXCorr[5]_57 [4]),
        .O(\RefAddress[4][11]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_114 
       (.I0(\waveRefOutXCorr[6]_58 [7]),
        .O(\RefAddress[4][11]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_115 
       (.I0(\waveRefOutXCorr[5]_57 [12]),
        .O(\RefAddress[4][11]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_116 
       (.I0(\waveRefOutXCorr[5]_57 [11]),
        .O(\RefAddress[4][11]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_117 
       (.I0(\waveRefOutXCorr[6]_58 [12]),
        .O(\RefAddress[4][11]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_118 
       (.I0(\waveRefOutXCorr[6]_58 [11]),
        .O(\RefAddress[4][11]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_119 
       (.I0(\waveRefOutXCorr[6]_58 [6]),
        .O(\RefAddress[4][11]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFEFFFFFFFEF)) 
    \RefAddress[4][11]_i_12 
       (.I0(\RefAddress[4][11]_i_43_n_0 ),
        .I1(\RefAddress_reg[4][11]_i_29_n_5 ),
        .I2(\RefAddress_reg[4][11]_i_29_n_0 ),
        .I3(\RefAddress_reg[4][11]_i_29_n_6 ),
        .I4(\RefAddress_reg[4][11]_i_29_n_7 ),
        .I5(\RefAddress[4][11]_i_28_n_0 ),
        .O(\RefAddress[4][11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_120 
       (.I0(\waveRefOutXCorr[6]_58 [5]),
        .O(\RefAddress[4][11]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_121 
       (.I0(\waveRefOutXCorr[6]_58 [4]),
        .O(\RefAddress[4][11]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_122 
       (.I0(\waveRefOutXCorr[5]_57 [7]),
        .O(\RefAddress[4][11]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_123 
       (.I0(\waveRefOutXCorr[7]_59 [6]),
        .O(\RefAddress[4][11]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_124 
       (.I0(\waveRefOutXCorr[7]_59 [5]),
        .O(\RefAddress[4][11]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_125 
       (.I0(\waveRefOutXCorr[7]_59 [4]),
        .O(\RefAddress[4][11]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_126 
       (.I0(\waveRefOutXCorr[1]_53 [7]),
        .O(\RefAddress[4][11]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_127 
       (.I0(\waveRefOutXCorr[1]_53 [6]),
        .O(\RefAddress[4][11]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_128 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[4][11]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_129 
       (.I0(\waveRefOutXCorr[1]_53 [4]),
        .O(\RefAddress[4][11]_i_129_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_130 
       (.I0(\waveRefOutXCorr[0]_52 [7]),
        .O(\RefAddress[4][11]_i_130_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_131 
       (.I0(\waveRefOutXCorr[0]_52 [6]),
        .O(\RefAddress[4][11]_i_131_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_132 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[4][11]_i_132_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_133 
       (.I0(\waveRefOutXCorr[0]_52 [4]),
        .O(\RefAddress[4][11]_i_133_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_134 
       (.I0(\waveRefOutXCorr[2]_54 [7]),
        .O(\RefAddress[4][11]_i_134_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_135 
       (.I0(\waveRefOutXCorr[2]_54 [6]),
        .O(\RefAddress[4][11]_i_135_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_136 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[4][11]_i_136_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_137 
       (.I0(\waveRefOutXCorr[2]_54 [4]),
        .O(\RefAddress[4][11]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[4][11]_i_14 
       (.I0(\RefAddress_reg[4][11]_i_46_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_46_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_47_n_4 ),
        .I3(\RefAddress_reg[4][11]_i_46_n_7 ),
        .I4(\RefAddress_reg[4][11]_i_46_n_6 ),
        .I5(\RefAddress[4][11]_i_48_n_0 ),
        .O(\RefAddress[4][11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \RefAddress[4][11]_i_16 
       (.I0(\RefAddress_reg[4][11]_i_18_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_51_n_7 ),
        .I2(\RefAddress[4][11]_i_52_n_0 ),
        .I3(\RefAddress[4][11]_i_53_n_0 ),
        .I4(\RefAddress_reg[4][11]_i_46_n_4 ),
        .I5(\RefAddress_reg[4][11]_i_46_n_5 ),
        .O(\RefAddress[4][11]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RefAddress[4][11]_i_17 
       (.I0(\waveRefOutXCorr[4]_56 [0]),
        .I1(\waveRefOutXCorr[5]_57 [0]),
        .O(\RefAddress[4][11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[4][11]_i_2 
       (.I0(\RefAddress_reg[4][11]_i_9_n_7 ),
        .I1(\RefAddress[4][11]_i_10_n_0 ),
        .I2(\RefAddress[4][11]_i_11_n_0 ),
        .I3(\RefAddress[4][11]_i_12_n_0 ),
        .I4(\RefAddress_reg[4][11]_i_13_n_7 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [11]));
  LUT4 #(
    .INIT(16'h0001)) 
    \RefAddress[4][11]_i_20 
       (.I0(\RefAddress_reg[4][11]_i_58_n_7 ),
        .I1(\RefAddress_reg[4][11]_i_55_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_59_n_5 ),
        .I3(\RefAddress_reg[4][11]_i_60_n_6 ),
        .O(\RefAddress[4][11]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[4][11]_i_21 
       (.I0(\RefAddress_reg[4][11]_i_61_n_6 ),
        .I1(\RefAddress_reg[4][11]_i_62_n_5 ),
        .I2(\RefAddress_reg[4][11]_i_19_n_0 ),
        .I3(\RefAddress_reg[4][11]_i_59_n_4 ),
        .O(\RefAddress[4][11]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[4][11]_i_22 
       (.I0(\waveRefOutXCorr[7]_59 [0]),
        .I1(\waveRefOutXCorr[6]_58 [0]),
        .I2(\RefAddress_reg[4][11]_i_63_n_4 ),
        .I3(\RefAddress_reg[4][11]_i_62_n_6 ),
        .O(\RefAddress[4][11]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[4][11]_i_23 
       (.I0(\RefAddress[4][11]_i_64_n_0 ),
        .I1(\RefAddress[4][11]_i_65_n_0 ),
        .I2(\RefAddress_reg[4][11]_i_51_n_5 ),
        .I3(\RefAddress_reg[4][11]_i_51_n_6 ),
        .I4(\RefAddress_reg[4][11]_i_19_n_7 ),
        .O(\RefAddress[4][11]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \RefAddress[4][11]_i_24 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\RefAddress_reg[4][11]_i_62_n_7 ),
        .I2(\RefAddress_reg[4][11]_i_55_n_6 ),
        .I3(\RefAddress_reg[4][11]_i_58_n_0 ),
        .I4(\RefAddress[4][11]_i_66_n_0 ),
        .O(\RefAddress[4][11]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[4][11]_i_25 
       (.I0(\RefAddress_reg[4][11]_i_55_n_7 ),
        .I1(\RefAddress_reg[4][11]_i_60_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_60_n_5 ),
        .I3(\RefAddress_reg[4][11]_i_67_n_5 ),
        .I4(\RefAddress[4][11]_i_68_n_0 ),
        .O(\RefAddress[4][11]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[4][11]_i_26 
       (.I0(\RefAddress_reg[4][11]_i_69_n_4 ),
        .I1(\RefAddress_reg[4][11]_i_67_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_59_n_6 ),
        .I3(\RefAddress_reg[4][11]_i_58_n_5 ),
        .I4(\RefAddress[4][11]_i_70_n_0 ),
        .O(\RefAddress[4][11]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[4][11]_i_27 
       (.I0(\RefAddress_reg[4][11]_i_60_n_7 ),
        .I1(\RefAddress_reg[4][11]_i_61_n_5 ),
        .I2(\RefAddress_reg[4][11]_i_55_n_5 ),
        .I3(\RefAddress_reg[4][11]_i_61_n_7 ),
        .I4(\RefAddress[4][11]_i_71_n_0 ),
        .O(\RefAddress[4][11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[4][11]_i_28 
       (.I0(\RefAddress_reg[4][11]_i_72_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_72_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_73_n_4 ),
        .I3(\RefAddress_reg[4][11]_i_72_n_7 ),
        .I4(\RefAddress_reg[4][11]_i_72_n_6 ),
        .I5(\RefAddress[4][11]_i_74_n_0 ),
        .O(\RefAddress[4][11]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \RefAddress[4][11]_i_3 
       (.I0(\RefAddress[4][11]_i_14_n_0 ),
        .I1(\RefAddress_reg[4][11]_i_15_n_7 ),
        .I2(\RefAddress_reg[4][11]_i_15_n_5 ),
        .I3(\RefAddress_reg[4][11]_i_15_n_0 ),
        .I4(\RefAddress_reg[4][11]_i_15_n_6 ),
        .O(\RefAddress[4][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFBFBFBFBFB)) 
    \RefAddress[4][11]_i_30 
       (.I0(\RefAddress_reg[4][11]_i_29_n_6 ),
        .I1(\RefAddress_reg[4][11]_i_29_n_0 ),
        .I2(\RefAddress_reg[4][11]_i_29_n_5 ),
        .I3(\RefAddress[4][11]_i_77_n_0 ),
        .I4(\RefAddress[4][11]_i_78_n_0 ),
        .I5(\RefAddress[4][11]_i_79_n_0 ),
        .O(\RefAddress[4][11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFBFBFBFBFB)) 
    \RefAddress[4][11]_i_31 
       (.I0(\RefAddress_reg[4][11]_i_33_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_33_n_0 ),
        .I2(\RefAddress_reg[4][11]_i_33_n_6 ),
        .I3(\RefAddress[4][11]_i_80_n_0 ),
        .I4(\RefAddress[4][11]_i_81_n_0 ),
        .I5(\RefAddress[4][11]_i_82_n_0 ),
        .O(\RefAddress[4][11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[4][11]_i_32 
       (.I0(\RefAddress_reg[4][11]_i_83_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_83_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_84_n_4 ),
        .I3(\RefAddress_reg[4][11]_i_83_n_7 ),
        .I4(\RefAddress_reg[4][11]_i_83_n_6 ),
        .I5(\RefAddress[4][11]_i_85_n_0 ),
        .O(\RefAddress[4][11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[4][11]_i_34 
       (.I0(\RefAddress_reg[4][11]_i_88_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_88_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_89_n_4 ),
        .I3(\RefAddress_reg[4][11]_i_88_n_7 ),
        .I4(\RefAddress_reg[4][11]_i_88_n_6 ),
        .I5(\RefAddress[4][11]_i_90_n_0 ),
        .O(\RefAddress[4][11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \RefAddress[4][11]_i_36 
       (.I0(\RefAddress[4][11]_i_93_n_0 ),
        .I1(\RefAddress[4][11]_i_94_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [2]),
        .I3(\RefAddress_reg[4][11]_i_89_n_7 ),
        .I4(\RefAddress_reg[4][11]_i_89_n_6 ),
        .I5(\RefAddress_reg[4][11]_i_89_n_5 ),
        .O(\RefAddress[4][11]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_38 
       (.I0(\waveRefOutXCorr[0]_52 [11]),
        .O(\RefAddress[4][11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \RefAddress[4][11]_i_39 
       (.I0(\RefAddress[4][11]_i_82_n_0 ),
        .I1(\RefAddress[1][0]_i_11_n_0 ),
        .I2(\waveRefOutXCorr[0]_52 [2]),
        .I3(\RefAddress_reg[4][11]_i_84_n_7 ),
        .I4(\RefAddress_reg[4][11]_i_84_n_6 ),
        .I5(\RefAddress_reg[4][11]_i_84_n_5 ),
        .O(\RefAddress[4][11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[4][11]_i_4 
       (.I0(\waveRefOutXCorr[6]_58 [1]),
        .I1(\waveRefOutXCorr[6]_58 [2]),
        .I2(\RefAddress[0][11]_i_6_n_0 ),
        .I3(\waveRefOutXCorr[7]_59 [2]),
        .I4(\waveRefOutXCorr[7]_59 [1]),
        .I5(\RefAddress[4][11]_i_16_n_0 ),
        .O(\RefAddress[4][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFBFBFBFBFB)) 
    \RefAddress[4][11]_i_41 
       (.I0(\RefAddress_reg[4][11]_i_35_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_35_n_0 ),
        .I2(\RefAddress_reg[4][11]_i_35_n_6 ),
        .I3(\RefAddress[4][11]_i_97_n_0 ),
        .I4(\RefAddress[4][11]_i_98_n_0 ),
        .I5(\RefAddress[4][11]_i_93_n_0 ),
        .O(\RefAddress[4][11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \RefAddress[4][11]_i_43 
       (.I0(\RefAddress[4][11]_i_79_n_0 ),
        .I1(\RefAddress[1][0]_i_13_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [2]),
        .I3(\RefAddress_reg[4][11]_i_73_n_7 ),
        .I4(\RefAddress_reg[4][11]_i_73_n_6 ),
        .I5(\RefAddress_reg[4][11]_i_73_n_5 ),
        .O(\RefAddress[4][11]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_45 
       (.I0(\waveRefOutXCorr[1]_53 [11]),
        .O(\RefAddress[4][11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[4][11]_i_48 
       (.I0(\RefAddress_reg[4][11]_i_47_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_47_n_6 ),
        .I2(\RefAddress_reg[4][11]_i_47_n_7 ),
        .I3(\waveRefOutXCorr[3]_55 [0]),
        .I4(\waveRefOutXCorr[3]_55 [1]),
        .I5(\waveRefOutXCorr[3]_55 [2]),
        .O(\RefAddress[4][11]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_49 
       (.I0(\waveRefOutXCorr[3]_55 [12]),
        .O(\RefAddress[4][11]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \RefAddress[4][11]_i_5 
       (.I0(\RefAddress[4][11]_i_17_n_0 ),
        .I1(\RefAddress_reg[4][11]_i_18_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_19_n_5 ),
        .I3(\RefAddress[4][11]_i_20_n_0 ),
        .I4(\RefAddress[4][11]_i_21_n_0 ),
        .I5(\RefAddress[4][11]_i_22_n_0 ),
        .O(\RefAddress[4][11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_50 
       (.I0(\waveRefOutXCorr[3]_55 [11]),
        .O(\RefAddress[4][11]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RefAddress[4][11]_i_52 
       (.I0(\waveRefOutXCorr[4]_56 [2]),
        .I1(\waveRefOutXCorr[4]_56 [1]),
        .O(\RefAddress[4][11]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RefAddress[4][11]_i_53 
       (.I0(\waveRefOutXCorr[5]_57 [2]),
        .I1(\waveRefOutXCorr[5]_57 [1]),
        .O(\RefAddress[4][11]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_54 
       (.I0(\waveRefOutXCorr[4]_56 [7]),
        .O(\RefAddress[4][11]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_56 
       (.I0(\waveRefOutXCorr[7]_59 [12]),
        .O(\RefAddress[4][11]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_57 
       (.I0(\waveRefOutXCorr[7]_59 [11]),
        .O(\RefAddress[4][11]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[4][11]_i_6 
       (.I0(\RefAddress[4][11]_i_23_n_0 ),
        .I1(\RefAddress[4][11]_i_24_n_0 ),
        .I2(\RefAddress[4][11]_i_25_n_0 ),
        .I3(\RefAddress[4][11]_i_26_n_0 ),
        .I4(\RefAddress[4][11]_i_27_n_0 ),
        .O(\RefAddress[4][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \RefAddress[4][11]_i_64 
       (.I0(\RefAddress_reg[4][11]_i_47_n_7 ),
        .I1(\RefAddress_reg[4][11]_i_47_n_6 ),
        .I2(\RefAddress_reg[4][11]_i_47_n_5 ),
        .O(\RefAddress[4][11]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[4][11]_i_65 
       (.I0(\RefAddress_reg[4][11]_i_51_n_4 ),
        .I1(\RefAddress_reg[4][11]_i_69_n_7 ),
        .I2(\RefAddress_reg[4][11]_i_61_n_0 ),
        .I3(\RefAddress_reg[4][11]_i_69_n_6 ),
        .O(\RefAddress[4][11]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[4][11]_i_66 
       (.I0(\RefAddress_reg[4][11]_i_58_n_6 ),
        .I1(\RefAddress_reg[4][11]_i_63_n_6 ),
        .I2(\RefAddress_reg[4][11]_i_62_n_0 ),
        .I3(\RefAddress_reg[4][11]_i_18_n_7 ),
        .O(\RefAddress[4][11]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[4][11]_i_68 
       (.I0(\RefAddress_reg[4][11]_i_15_n_7 ),
        .I1(\RefAddress_reg[4][11]_i_67_n_6 ),
        .I2(\RefAddress_reg[4][11]_i_46_n_7 ),
        .I3(\RefAddress_reg[4][11]_i_46_n_6 ),
        .O(\RefAddress[4][11]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hF400F4F4F400F400)) 
    \RefAddress[4][11]_i_7 
       (.I0(\RefAddress[4][11]_i_28_n_0 ),
        .I1(\RefAddress_reg[4][11]_i_29_n_7 ),
        .I2(\RefAddress[4][11]_i_30_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\RefAddress[4][11]_i_32_n_0 ),
        .I5(\RefAddress_reg[4][11]_i_33_n_7 ),
        .O(\RefAddress[4][11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[4][11]_i_70 
       (.I0(\RefAddress_reg[4][11]_i_69_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_47_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_18_n_6 ),
        .I3(\RefAddress_reg[4][11]_i_19_n_6 ),
        .O(\RefAddress[4][11]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[4][11]_i_71 
       (.I0(\RefAddress_reg[4][11]_i_59_n_7 ),
        .I1(\RefAddress_reg[4][11]_i_63_n_7 ),
        .I2(\RefAddress_reg[4][11]_i_67_n_7 ),
        .I3(\RefAddress_reg[4][11]_i_63_n_5 ),
        .O(\RefAddress[4][11]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[4][11]_i_74 
       (.I0(\RefAddress_reg[4][11]_i_73_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_73_n_6 ),
        .I2(\RefAddress_reg[4][11]_i_73_n_7 ),
        .I3(\waveRefOutXCorr[1]_53 [0]),
        .I4(\waveRefOutXCorr[1]_53 [1]),
        .I5(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[4][11]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_75 
       (.I0(\waveRefOutXCorr[1]_53 [12]),
        .O(\RefAddress[4][11]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_76 
       (.I0(\waveRefOutXCorr[1]_53 [11]),
        .O(\RefAddress[4][11]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \RefAddress[4][11]_i_77 
       (.I0(\RefAddress_reg[4][11]_i_73_n_7 ),
        .I1(\RefAddress_reg[4][11]_i_73_n_6 ),
        .I2(\RefAddress_reg[4][11]_i_73_n_5 ),
        .O(\RefAddress[4][11]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \RefAddress[4][11]_i_78 
       (.I0(\waveRefOutXCorr[1]_53 [1]),
        .I1(\waveRefOutXCorr[1]_53 [0]),
        .I2(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[4][11]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[4][11]_i_79 
       (.I0(\RefAddress_reg[4][11]_i_72_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_72_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_72_n_6 ),
        .I3(\RefAddress_reg[4][11]_i_72_n_7 ),
        .I4(\RefAddress_reg[4][11]_i_73_n_4 ),
        .I5(\RefAddress_reg[4][11]_i_29_n_7 ),
        .O(\RefAddress[4][11]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFFF)) 
    \RefAddress[4][11]_i_8 
       (.I0(\RefAddress[4][11]_i_34_n_0 ),
        .I1(\RefAddress_reg[4][11]_i_35_n_7 ),
        .I2(\RefAddress[4][11]_i_36_n_0 ),
        .I3(\RefAddress_reg[4][11]_i_35_n_6 ),
        .I4(\RefAddress_reg[4][11]_i_35_n_0 ),
        .I5(\RefAddress_reg[4][11]_i_35_n_5 ),
        .O(\RefAddress[4][11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \RefAddress[4][11]_i_80 
       (.I0(\RefAddress_reg[4][11]_i_84_n_7 ),
        .I1(\RefAddress_reg[4][11]_i_84_n_6 ),
        .I2(\RefAddress_reg[4][11]_i_84_n_5 ),
        .O(\RefAddress[4][11]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \RefAddress[4][11]_i_81 
       (.I0(\waveRefOutXCorr[0]_52 [1]),
        .I1(\waveRefOutXCorr[0]_52 [0]),
        .I2(\waveRefOutXCorr[0]_52 [2]),
        .O(\RefAddress[4][11]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[4][11]_i_82 
       (.I0(\RefAddress_reg[4][11]_i_83_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_83_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_83_n_6 ),
        .I3(\RefAddress_reg[4][11]_i_83_n_7 ),
        .I4(\RefAddress_reg[4][11]_i_84_n_4 ),
        .I5(\RefAddress_reg[4][11]_i_33_n_7 ),
        .O(\RefAddress[4][11]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[4][11]_i_85 
       (.I0(\RefAddress_reg[4][11]_i_84_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_84_n_6 ),
        .I2(\RefAddress_reg[4][11]_i_84_n_7 ),
        .I3(\waveRefOutXCorr[0]_52 [0]),
        .I4(\waveRefOutXCorr[0]_52 [1]),
        .I5(\waveRefOutXCorr[0]_52 [2]),
        .O(\RefAddress[4][11]_i_85_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_86 
       (.I0(\waveRefOutXCorr[0]_52 [12]),
        .O(\RefAddress[4][11]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_87 
       (.I0(\waveRefOutXCorr[0]_52 [11]),
        .O(\RefAddress[4][11]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[4][11]_i_90 
       (.I0(\RefAddress_reg[4][11]_i_89_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_89_n_6 ),
        .I2(\RefAddress_reg[4][11]_i_89_n_7 ),
        .I3(\waveRefOutXCorr[2]_54 [0]),
        .I4(\waveRefOutXCorr[2]_54 [1]),
        .I5(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[4][11]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_91 
       (.I0(\waveRefOutXCorr[2]_54 [12]),
        .O(\RefAddress[4][11]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_92 
       (.I0(\waveRefOutXCorr[2]_54 [11]),
        .O(\RefAddress[4][11]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[4][11]_i_93 
       (.I0(\RefAddress_reg[4][11]_i_88_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_88_n_4 ),
        .I2(\RefAddress_reg[4][11]_i_88_n_6 ),
        .I3(\RefAddress_reg[4][11]_i_88_n_7 ),
        .I4(\RefAddress_reg[4][11]_i_89_n_4 ),
        .I5(\RefAddress_reg[4][11]_i_35_n_7 ),
        .O(\RefAddress[4][11]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RefAddress[4][11]_i_94 
       (.I0(\waveRefOutXCorr[2]_54 [0]),
        .I1(\waveRefOutXCorr[2]_54 [1]),
        .O(\RefAddress[4][11]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_95 
       (.I0(\waveRefOutXCorr[0]_52 [7]),
        .O(\RefAddress[4][11]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_96 
       (.I0(\waveRefOutXCorr[3]_55 [11]),
        .O(\RefAddress[4][11]_i_96_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \RefAddress[4][11]_i_97 
       (.I0(\RefAddress_reg[4][11]_i_89_n_7 ),
        .I1(\RefAddress_reg[4][11]_i_89_n_6 ),
        .I2(\RefAddress_reg[4][11]_i_89_n_5 ),
        .O(\RefAddress[4][11]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \RefAddress[4][11]_i_98 
       (.I0(\waveRefOutXCorr[2]_54 [1]),
        .I1(\waveRefOutXCorr[2]_54 [0]),
        .I2(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[4][11]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][11]_i_99 
       (.I0(\waveRefOutXCorr[2]_54 [11]),
        .O(\RefAddress[4][11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[4][1]_i_1 
       (.I0(\waveRefOutXCorr[3]_55 [1]),
        .I1(\RefAddress[4][11]_i_8_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [1]),
        .I3(\RefAddress[4][11]_i_7_n_0 ),
        .I4(\RefAddress[4][1]_i_2_n_0 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [1]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[4][1]_i_2 
       (.I0(\waveRefOutXCorr[0]_52 [1]),
        .I1(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I2(\RefAddress[4][11]_i_32_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\waveRefOutXCorr[1]_53 [1]),
        .O(\RefAddress[4][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[4][2]_i_1 
       (.I0(\waveRefOutXCorr[3]_55 [2]),
        .I1(\RefAddress[4][11]_i_8_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [2]),
        .I3(\RefAddress[4][11]_i_7_n_0 ),
        .I4(\RefAddress[4][2]_i_2_n_0 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [2]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[4][2]_i_2 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .I1(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I2(\RefAddress[4][11]_i_32_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[4][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[4][3]_i_1 
       (.I0(\waveRefOutXCorr[3]_55 [3]),
        .I1(\RefAddress[4][11]_i_8_n_0 ),
        .I2(\waveRefOutXCorr[2]_54 [3]),
        .I3(\RefAddress[4][11]_i_7_n_0 ),
        .I4(\RefAddress[4][3]_i_2_n_0 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [3]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[4][3]_i_2 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .I1(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I2(\RefAddress[4][11]_i_32_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\waveRefOutXCorr[1]_53 [3]),
        .O(\RefAddress[4][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[4][4]_i_1 
       (.I0(\RefAddress_reg[4][6]_i_2_n_6 ),
        .I1(\RefAddress[4][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[4][6]_i_3_n_6 ),
        .I3(\RefAddress[4][11]_i_7_n_0 ),
        .I4(\RefAddress[4][4]_i_2_n_0 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [4]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[4][4]_i_2 
       (.I0(\RefAddress_reg[4][6]_i_11_n_6 ),
        .I1(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I2(\RefAddress[4][11]_i_32_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\RefAddress_reg[4][6]_i_12_n_6 ),
        .O(\RefAddress[4][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[4][5]_i_1 
       (.I0(\RefAddress_reg[4][6]_i_2_n_5 ),
        .I1(\RefAddress[4][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[4][6]_i_3_n_5 ),
        .I3(\RefAddress[4][11]_i_7_n_0 ),
        .I4(\RefAddress[4][5]_i_2_n_0 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [5]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[4][5]_i_2 
       (.I0(\RefAddress_reg[4][6]_i_11_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I2(\RefAddress[4][11]_i_32_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\RefAddress_reg[4][6]_i_12_n_5 ),
        .O(\RefAddress[4][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[4][6]_i_1 
       (.I0(\RefAddress_reg[4][6]_i_2_n_4 ),
        .I1(\RefAddress[4][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[4][6]_i_3_n_4 ),
        .I3(\RefAddress[4][11]_i_7_n_0 ),
        .I4(\RefAddress[4][6]_i_4_n_0 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_10 
       (.I0(\waveRefOutXCorr[2]_54 [4]),
        .O(\RefAddress[4][6]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_13 
       (.I0(\waveRefOutXCorr[0]_52 [6]),
        .O(\RefAddress[4][6]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_14 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[4][6]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_15 
       (.I0(\waveRefOutXCorr[0]_52 [4]),
        .O(\RefAddress[4][6]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_16 
       (.I0(\waveRefOutXCorr[1]_53 [6]),
        .O(\RefAddress[4][6]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_17 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[4][6]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_18 
       (.I0(\waveRefOutXCorr[1]_53 [4]),
        .O(\RefAddress[4][6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[4][6]_i_4 
       (.I0(\RefAddress_reg[4][6]_i_11_n_4 ),
        .I1(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I2(\RefAddress[4][11]_i_32_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\RefAddress_reg[4][6]_i_12_n_4 ),
        .O(\RefAddress[4][6]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_5 
       (.I0(\waveRefOutXCorr[3]_55 [6]),
        .O(\RefAddress[4][6]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_6 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[4][6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_7 
       (.I0(\waveRefOutXCorr[3]_55 [4]),
        .O(\RefAddress[4][6]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_8 
       (.I0(\waveRefOutXCorr[2]_54 [6]),
        .O(\RefAddress[4][6]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[4][6]_i_9 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[4][6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[4][7]_i_1 
       (.I0(\RefAddress_reg[4][10]_i_2_n_7 ),
        .I1(\RefAddress[4][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[4][10]_i_3_n_7 ),
        .I3(\RefAddress[4][11]_i_7_n_0 ),
        .I4(\RefAddress[4][7]_i_2_n_0 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [7]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[4][7]_i_2 
       (.I0(\RefAddress_reg[4][11]_i_37_n_7 ),
        .I1(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I2(\RefAddress[4][11]_i_32_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\RefAddress_reg[4][11]_i_44_n_7 ),
        .O(\RefAddress[4][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[4][8]_i_1 
       (.I0(\RefAddress_reg[4][10]_i_2_n_6 ),
        .I1(\RefAddress[4][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[4][10]_i_3_n_6 ),
        .I3(\RefAddress[4][11]_i_7_n_0 ),
        .I4(\RefAddress[4][8]_i_2_n_0 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [8]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[4][8]_i_2 
       (.I0(\RefAddress_reg[4][11]_i_37_n_6 ),
        .I1(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I2(\RefAddress[4][11]_i_32_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\RefAddress_reg[4][11]_i_44_n_6 ),
        .O(\RefAddress[4][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RefAddress[4][9]_i_1 
       (.I0(\RefAddress_reg[4][10]_i_2_n_5 ),
        .I1(\RefAddress[4][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[4][10]_i_3_n_5 ),
        .I3(\RefAddress[4][11]_i_7_n_0 ),
        .I4(\RefAddress[4][9]_i_2_n_0 ),
        .O(\RefAddress_reg[4][11]_i_13_0 [9]));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \RefAddress[4][9]_i_2 
       (.I0(\RefAddress_reg[4][11]_i_37_n_5 ),
        .I1(\RefAddress_reg[4][11]_i_33_n_7 ),
        .I2(\RefAddress[4][11]_i_32_n_0 ),
        .I3(\RefAddress[4][11]_i_31_n_0 ),
        .I4(\RefAddress_reg[4][11]_i_44_n_5 ),
        .O(\RefAddress[4][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][0]_i_1 
       (.I0(\waveRefOutXCorr[0]_52 [0]),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [0]),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][0]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [0]));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][0]_i_2 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [0]),
        .O(\RefAddress[5][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][10]_i_1 
       (.I0(\RefAddress_reg[5][11]_i_9_n_6 ),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_10_n_6 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][10]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [10]));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][10]_i_2 
       (.I0(\RefAddress_reg[5][11]_i_45_n_6 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[5][11]_i_48_n_6 ),
        .O(\RefAddress[5][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000AE0000)) 
    \RefAddress[5][11]_i_1 
       (.I0(\RefAddress[5][11]_i_3_n_0 ),
        .I1(\RefAddress[5][11]_i_4_n_0 ),
        .I2(\RefAddress[5][11]_i_5_n_0 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][11]_i_7_n_0 ),
        .I5(\RefAddress[5][11]_i_8_n_0 ),
        .O(\RefAddress[5][11]_i_8_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \RefAddress[5][11]_i_100 
       (.I0(\RefAddress_reg[5][11]_i_99_n_5 ),
        .I1(\RefAddress_reg[5][11]_i_99_n_4 ),
        .I2(\RefAddress_reg[5][11]_i_94_n_7 ),
        .O(\RefAddress[5][11]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_101 
       (.I0(\waveRefOutXCorr[3]_55 [11]),
        .O(\RefAddress[5][11]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_102 
       (.I0(\waveRefOutXCorr[3]_55 [10]),
        .O(\RefAddress[5][11]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_103 
       (.I0(\waveRefOutXCorr[3]_55 [9]),
        .O(\RefAddress[5][11]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_104 
       (.I0(\waveRefOutXCorr[2]_54 [11]),
        .O(\RefAddress[5][11]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_105 
       (.I0(\waveRefOutXCorr[2]_54 [10]),
        .O(\RefAddress[5][11]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_106 
       (.I0(\waveRefOutXCorr[2]_54 [9]),
        .O(\RefAddress[5][11]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_107 
       (.I0(\waveRefOutXCorr[3]_55 [8]),
        .O(\RefAddress[5][11]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_108 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[5][11]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_109 
       (.I0(\waveRefOutXCorr[3]_55 [3]),
        .O(\RefAddress[5][11]_i_109_n_0 ));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][11]_i_11 
       (.I0(\RefAddress_reg[5][11]_i_45_n_5 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[5][11]_i_48_n_5 ),
        .O(\RefAddress[5][11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_110 
       (.I0(\waveRefOutXCorr[3]_55 [2]),
        .O(\RefAddress[5][11]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_111 
       (.I0(\waveRefOutXCorr[4]_56 [8]),
        .O(\RefAddress[5][11]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_112 
       (.I0(\waveRefOutXCorr[4]_56 [5]),
        .O(\RefAddress[5][11]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_113 
       (.I0(\waveRefOutXCorr[6]_58 [11]),
        .O(\RefAddress[5][11]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_114 
       (.I0(\waveRefOutXCorr[6]_58 [10]),
        .O(\RefAddress[5][11]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_115 
       (.I0(\waveRefOutXCorr[6]_58 [9]),
        .O(\RefAddress[5][11]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_116 
       (.I0(\waveRefOutXCorr[6]_58 [3]),
        .O(\RefAddress[5][11]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_117 
       (.I0(\waveRefOutXCorr[6]_58 [2]),
        .O(\RefAddress[5][11]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_118 
       (.I0(\waveRefOutXCorr[5]_57 [8]),
        .O(\RefAddress[5][11]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_119 
       (.I0(\waveRefOutXCorr[5]_57 [5]),
        .O(\RefAddress[5][11]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[5][11]_i_12 
       (.I0(\RefAddress_reg[5][11]_i_13_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_13_n_6 ),
        .I2(\RefAddress_reg[5][11]_i_49_n_4 ),
        .I3(\RefAddress_reg[5][11]_i_49_n_6 ),
        .I4(\RefAddress_reg[5][11]_i_49_n_5 ),
        .I5(\RefAddress[5][11]_i_50_n_0 ),
        .O(\RefAddress[5][11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_120 
       (.I0(\waveRefOutXCorr[6]_58 [8]),
        .O(\RefAddress[5][11]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_121 
       (.I0(\waveRefOutXCorr[6]_58 [5]),
        .O(\RefAddress[5][11]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_122 
       (.I0(\waveRefOutXCorr[7]_59 [8]),
        .O(\RefAddress[5][11]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_123 
       (.I0(\waveRefOutXCorr[7]_59 [5]),
        .O(\RefAddress[5][11]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_124 
       (.I0(\waveRefOutXCorr[7]_59 [3]),
        .O(\RefAddress[5][11]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_125 
       (.I0(\waveRefOutXCorr[7]_59 [2]),
        .O(\RefAddress[5][11]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_126 
       (.I0(\waveRefOutXCorr[7]_59 [11]),
        .O(\RefAddress[5][11]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_127 
       (.I0(\waveRefOutXCorr[7]_59 [10]),
        .O(\RefAddress[5][11]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_128 
       (.I0(\waveRefOutXCorr[7]_59 [9]),
        .O(\RefAddress[5][11]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_129 
       (.I0(\waveRefOutXCorr[4]_56 [11]),
        .O(\RefAddress[5][11]_i_129_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_130 
       (.I0(\waveRefOutXCorr[4]_56 [10]),
        .O(\RefAddress[5][11]_i_130_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_131 
       (.I0(\waveRefOutXCorr[4]_56 [9]),
        .O(\RefAddress[5][11]_i_131_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_132 
       (.I0(\waveRefOutXCorr[4]_56 [3]),
        .O(\RefAddress[5][11]_i_132_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_133 
       (.I0(\waveRefOutXCorr[4]_56 [2]),
        .O(\RefAddress[5][11]_i_133_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_134 
       (.I0(\waveRefOutXCorr[5]_57 [11]),
        .O(\RefAddress[5][11]_i_134_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_135 
       (.I0(\waveRefOutXCorr[5]_57 [10]),
        .O(\RefAddress[5][11]_i_135_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_136 
       (.I0(\waveRefOutXCorr[5]_57 [9]),
        .O(\RefAddress[5][11]_i_136_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_137 
       (.I0(\waveRefOutXCorr[5]_57 [3]),
        .O(\RefAddress[5][11]_i_137_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_138 
       (.I0(\waveRefOutXCorr[5]_57 [2]),
        .O(\RefAddress[5][11]_i_138_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_139 
       (.I0(\waveRefOutXCorr[1]_53 [8]),
        .O(\RefAddress[5][11]_i_139_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_140 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[5][11]_i_140_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_141 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .O(\RefAddress[5][11]_i_141_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_142 
       (.I0(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[5][11]_i_142_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_143 
       (.I0(\waveRefOutXCorr[1]_53 [4]),
        .O(\RefAddress[5][11]_i_143_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_144 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .O(\RefAddress[5][11]_i_144_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_145 
       (.I0(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[5][11]_i_145_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_146 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .O(\RefAddress[5][11]_i_146_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_147 
       (.I0(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[5][11]_i_147_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_148 
       (.I0(\waveRefOutXCorr[2]_54 [8]),
        .O(\RefAddress[5][11]_i_148_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_149 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[5][11]_i_149_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RefAddress[5][11]_i_15 
       (.I0(\RefAddress_reg[5][11]_i_49_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_54_n_4 ),
        .I2(\RefAddress_reg[5][11]_i_13_n_6 ),
        .I3(\RefAddress_reg[5][11]_i_13_n_7 ),
        .I4(\RefAddress[2][11]_i_22_n_0 ),
        .O(\RefAddress[5][11]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_150 
       (.I0(\waveRefOutXCorr[0]_52 [8]),
        .O(\RefAddress[5][11]_i_150_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_151 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[5][11]_i_151_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_152 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .O(\RefAddress[5][11]_i_152_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_153 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .O(\RefAddress[5][11]_i_153_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[5][11]_i_16 
       (.I0(\RefAddress_reg[5][11]_i_55_n_6 ),
        .I1(\RefAddress_reg[5][11]_i_56_n_5 ),
        .I2(\RefAddress_reg[5][11]_i_57_n_5 ),
        .I3(\waveRefOutXCorr[7]_59 [1]),
        .O(\RefAddress[5][11]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[5][11]_i_17 
       (.I0(\RefAddress_reg[5][11]_i_58_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_59_n_7 ),
        .I2(\RefAddress_reg[5][11]_i_58_n_2 ),
        .I3(\RefAddress_reg[5][11]_i_60_n_7 ),
        .O(\RefAddress[5][11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[5][11]_i_18 
       (.I0(\RefAddress_reg[5][11]_i_61_n_5 ),
        .I1(\RefAddress_reg[5][11]_i_49_n_5 ),
        .I2(\RefAddress_reg[5][11]_i_54_n_6 ),
        .I3(\RefAddress_reg[5][11]_i_56_n_4 ),
        .O(\RefAddress[5][11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[5][11]_i_19 
       (.I0(\RefAddress_reg[5][11]_i_62_n_6 ),
        .I1(\RefAddress_reg[5][11]_i_61_n_4 ),
        .I2(\RefAddress_reg[5][11]_i_63_n_7 ),
        .I3(\RefAddress_reg[5][11]_i_64_n_5 ),
        .O(\RefAddress[5][11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][11]_i_2 
       (.I0(\RefAddress_reg[5][11]_i_9_n_5 ),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_10_n_5 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][11]_i_11_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [11]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[5][11]_i_20 
       (.I0(\RefAddress_reg[5][11]_i_59_n_4 ),
        .I1(\RefAddress_reg[5][11]_i_65_n_6 ),
        .I2(\RefAddress_reg[5][11]_i_64_n_4 ),
        .I3(\RefAddress_reg[5][11]_i_66_n_4 ),
        .I4(\RefAddress[5][11]_i_67_n_0 ),
        .O(\RefAddress[5][11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[5][11]_i_21 
       (.I0(\RefAddress_reg[5][11]_i_57_n_4 ),
        .I1(\RefAddress_reg[5][11]_i_55_n_4 ),
        .I2(\RefAddress_reg[5][11]_i_68_n_7 ),
        .I3(\RefAddress_reg[5][11]_i_66_n_6 ),
        .I4(\RefAddress[5][11]_i_69_n_0 ),
        .O(\RefAddress[5][11]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[5][11]_i_22 
       (.I0(\RefAddress_reg[5][11]_i_61_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_55_n_5 ),
        .I2(\RefAddress_reg[5][11]_i_62_n_5 ),
        .I3(\RefAddress_reg[5][11]_i_68_n_6 ),
        .I4(\RefAddress[5][11]_i_70_n_0 ),
        .O(\RefAddress[5][11]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[5][11]_i_23 
       (.I0(\RefAddress_reg[5][11]_i_61_n_6 ),
        .I1(\RefAddress_reg[5][11]_i_71_n_4 ),
        .I2(\waveRefOutXCorr[4]_56 [0]),
        .I3(\waveRefOutXCorr[5]_57 [0]),
        .I4(\RefAddress[5][11]_i_72_n_0 ),
        .O(\RefAddress[5][11]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \RefAddress[5][11]_i_24 
       (.I0(\RefAddress_reg[5][11]_i_73_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_63_n_2 ),
        .I2(\RefAddress_reg[5][11]_i_49_n_6 ),
        .I3(\RefAddress_reg[5][11]_i_60_n_4 ),
        .I4(\RefAddress[5][11]_i_74_n_0 ),
        .O(\RefAddress[5][11]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[5][11]_i_25 
       (.I0(\RefAddress_reg[5][11]_i_62_n_4 ),
        .I1(\RefAddress_reg[5][11]_i_59_n_6 ),
        .I2(\RefAddress_reg[5][11]_i_75_n_7 ),
        .I3(\RefAddress_reg[5][11]_i_66_n_5 ),
        .I4(\RefAddress[5][11]_i_76_n_0 ),
        .O(\RefAddress[5][11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \RefAddress[5][11]_i_26 
       (.I0(\RefAddress_reg[5][11]_i_77_n_4 ),
        .I1(\RefAddress_reg[5][11]_i_77_n_6 ),
        .I2(\RefAddress_reg[5][11]_i_77_n_5 ),
        .I3(\RefAddress[5][11]_i_78_n_0 ),
        .I4(\RefAddress_reg[5][11]_i_27_n_7 ),
        .I5(\RefAddress_reg[5][11]_i_27_n_6 ),
        .O(\RefAddress[5][11]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \RefAddress[5][11]_i_29 
       (.I0(\RefAddress[5][11]_i_82_n_0 ),
        .I1(\RefAddress_reg[5][11]_i_83_n_6 ),
        .I2(\RefAddress_reg[5][11]_i_84_n_7 ),
        .I3(\waveRefOutXCorr[1]_53 [0]),
        .I4(\RefAddress[5][11]_i_85_n_0 ),
        .O(\RefAddress[5][11]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \RefAddress[5][11]_i_3 
       (.I0(\RefAddress[5][11]_i_12_n_0 ),
        .I1(\RefAddress_reg[5][11]_i_13_n_5 ),
        .I2(\RefAddress_reg[5][11]_i_13_n_4 ),
        .I3(\RefAddress_reg[5][11]_i_14_n_2 ),
        .I4(\RefAddress_reg[5][11]_i_14_n_7 ),
        .O(\RefAddress[5][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[5][11]_i_30 
       (.I0(\RefAddress_reg[1][11]_i_77_n_7 ),
        .I1(\waveRefOutXCorr[2]_54 [0]),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress_reg[5][11]_i_86_n_6 ),
        .I4(\RefAddress_reg[5][11]_i_87_n_5 ),
        .I5(\RefAddress_reg[5][11]_i_87_n_6 ),
        .O(\RefAddress[5][11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[5][11]_i_31 
       (.I0(\RefAddress_reg[5][11]_i_87_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_86_n_4 ),
        .I2(\RefAddress_reg[5][11]_i_86_n_5 ),
        .I3(\RefAddress_reg[5][11]_i_32_n_6 ),
        .I4(\RefAddress_reg[5][11]_i_32_n_7 ),
        .I5(\RefAddress_reg[5][11]_i_87_n_4 ),
        .O(\RefAddress[5][11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \RefAddress[5][11]_i_34 
       (.I0(\RefAddress[5][11]_i_91_n_0 ),
        .I1(\RefAddress_reg[5][11]_i_87_n_4 ),
        .I2(\RefAddress_reg[5][11]_i_87_n_5 ),
        .I3(\RefAddress_reg[5][11]_i_87_n_6 ),
        .I4(\RefAddress[5][11]_i_92_n_0 ),
        .I5(\RefAddress_reg[5][11]_i_32_n_5 ),
        .O(\RefAddress[5][11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \RefAddress[5][11]_i_35 
       (.I0(\RefAddress_reg[5][11]_i_36_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_36_n_6 ),
        .I2(\RefAddress[5][11]_i_93_n_0 ),
        .I3(\RefAddress_reg[5][11]_i_94_n_4 ),
        .I4(\RefAddress_reg[5][11]_i_94_n_6 ),
        .I5(\RefAddress_reg[5][11]_i_94_n_5 ),
        .O(\RefAddress[5][11]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \RefAddress[5][11]_i_37 
       (.I0(\RefAddress[5][11]_i_98_n_0 ),
        .I1(\RefAddress_reg[5][11]_i_99_n_6 ),
        .I2(\RefAddress_reg[5][11]_i_94_n_6 ),
        .I3(\RefAddress_reg[5][11]_i_94_n_5 ),
        .I4(\RefAddress[5][11]_i_100_n_0 ),
        .O(\RefAddress[5][11]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_39 
       (.I0(\waveRefOutXCorr[0]_52 [11]),
        .O(\RefAddress[5][11]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \RefAddress[5][11]_i_4 
       (.I0(\RefAddress[5][11]_i_15_n_0 ),
        .I1(\RefAddress[5][11]_i_16_n_0 ),
        .I2(\RefAddress[5][11]_i_17_n_0 ),
        .I3(\RefAddress[5][11]_i_18_n_0 ),
        .I4(\RefAddress[5][11]_i_19_n_0 ),
        .O(\RefAddress[5][11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_40 
       (.I0(\waveRefOutXCorr[0]_52 [10]),
        .O(\RefAddress[5][11]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_41 
       (.I0(\waveRefOutXCorr[0]_52 [9]),
        .O(\RefAddress[5][11]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_42 
       (.I0(\waveRefOutXCorr[1]_53 [11]),
        .O(\RefAddress[5][11]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_43 
       (.I0(\waveRefOutXCorr[1]_53 [10]),
        .O(\RefAddress[5][11]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_44 
       (.I0(\waveRefOutXCorr[1]_53 [9]),
        .O(\RefAddress[5][11]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFBFB)) 
    \RefAddress[5][11]_i_46 
       (.I0(\RefAddress_reg[5][11]_i_33_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_33_n_2 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_4 ),
        .I3(\RefAddress[5][11]_i_31_n_0 ),
        .I4(\RefAddress[5][11]_i_30_n_0 ),
        .O(\RefAddress[5][11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    \RefAddress[5][11]_i_47 
       (.I0(\RefAddress[5][11]_i_92_n_0 ),
        .I1(\RefAddress_reg[5][11]_i_87_n_6 ),
        .I2(\RefAddress_reg[5][11]_i_87_n_5 ),
        .I3(\RefAddress_reg[5][11]_i_87_n_4 ),
        .I4(\RefAddress_reg[5][11]_i_32_n_7 ),
        .I5(\RefAddress_reg[5][11]_i_32_n_6 ),
        .O(\RefAddress[5][11]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[5][11]_i_5 
       (.I0(\RefAddress[5][11]_i_20_n_0 ),
        .I1(\RefAddress[5][11]_i_21_n_0 ),
        .I2(\RefAddress[5][11]_i_22_n_0 ),
        .I3(\RefAddress[5][11]_i_23_n_0 ),
        .I4(\RefAddress[5][11]_i_24_n_0 ),
        .I5(\RefAddress[5][11]_i_25_n_0 ),
        .O(\RefAddress[5][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \RefAddress[5][11]_i_50 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\waveRefOutXCorr[3]_55 [1]),
        .I2(\RefAddress_reg[5][11]_i_54_n_6 ),
        .I3(\RefAddress_reg[5][11]_i_49_n_7 ),
        .I4(\RefAddress_reg[5][11]_i_54_n_4 ),
        .I5(\RefAddress_reg[5][11]_i_54_n_5 ),
        .O(\RefAddress[5][11]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_51 
       (.I0(\waveRefOutXCorr[3]_55 [11]),
        .O(\RefAddress[5][11]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_52 
       (.I0(\waveRefOutXCorr[3]_55 [10]),
        .O(\RefAddress[5][11]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_53 
       (.I0(\waveRefOutXCorr[3]_55 [9]),
        .O(\RefAddress[5][11]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000700)) 
    \RefAddress[5][11]_i_6 
       (.I0(\RefAddress[5][11]_i_26_n_0 ),
        .I1(\RefAddress_reg[5][11]_i_27_n_5 ),
        .I2(\RefAddress_reg[5][11]_i_27_n_4 ),
        .I3(\RefAddress_reg[5][11]_i_28_n_2 ),
        .I4(\RefAddress_reg[5][11]_i_28_n_7 ),
        .I5(\RefAddress[5][11]_i_29_n_0 ),
        .O(\RefAddress[5][11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[5][11]_i_67 
       (.I0(\RefAddress_reg[5][11]_i_64_n_6 ),
        .I1(\RefAddress_reg[5][11]_i_54_n_5 ),
        .I2(\RefAddress_reg[5][11]_i_65_n_4 ),
        .I3(\RefAddress_reg[5][11]_i_64_n_7 ),
        .O(\RefAddress[5][11]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[5][11]_i_69 
       (.I0(\RefAddress_reg[5][11]_i_68_n_4 ),
        .I1(\RefAddress_reg[5][11]_i_57_n_6 ),
        .I2(\RefAddress_reg[5][11]_i_55_n_7 ),
        .I3(\RefAddress_reg[5][11]_i_59_n_5 ),
        .O(\RefAddress[5][11]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF2FFFFFFFFFF)) 
    \RefAddress[5][11]_i_7 
       (.I0(\RefAddress[5][11]_i_30_n_0 ),
        .I1(\RefAddress[5][11]_i_31_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_4 ),
        .I3(\RefAddress_reg[5][11]_i_33_n_2 ),
        .I4(\RefAddress_reg[5][11]_i_33_n_7 ),
        .I5(\RefAddress[5][11]_i_34_n_0 ),
        .O(\RefAddress[5][11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[5][11]_i_70 
       (.I0(\waveRefOutXCorr[4]_56 [1]),
        .I1(\RefAddress_reg[5][11]_i_60_n_5 ),
        .I2(\RefAddress_reg[5][11]_i_13_n_5 ),
        .I3(\RefAddress_reg[5][11]_i_65_n_7 ),
        .O(\RefAddress[5][11]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[5][11]_i_72 
       (.I0(\RefAddress_reg[5][11]_i_71_n_6 ),
        .I1(\RefAddress_reg[5][11]_i_68_n_5 ),
        .I2(\waveRefOutXCorr[6]_58 [1]),
        .I3(\RefAddress_reg[5][11]_i_56_n_6 ),
        .O(\RefAddress[5][11]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \RefAddress[5][11]_i_74 
       (.I0(\RefAddress_reg[5][11]_i_75_n_2 ),
        .I1(\RefAddress_reg[5][11]_i_65_n_5 ),
        .I2(\RefAddress_reg[5][11]_i_60_n_6 ),
        .I3(\RefAddress_reg[5][11]_i_49_n_4 ),
        .O(\RefAddress[5][11]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[5][11]_i_76 
       (.I0(\waveRefOutXCorr[5]_57 [1]),
        .I1(\RefAddress_reg[5][11]_i_56_n_7 ),
        .I2(\RefAddress_reg[5][11]_i_73_n_2 ),
        .I3(\RefAddress_reg[5][11]_i_71_n_5 ),
        .O(\RefAddress[5][11]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[5][11]_i_78 
       (.I0(\RefAddress_reg[5][11]_i_77_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_83_n_4 ),
        .I2(\RefAddress_reg[5][11]_i_83_n_5 ),
        .I3(\waveRefOutXCorr[1]_53 [0]),
        .I4(\RefAddress_reg[5][11]_i_84_n_7 ),
        .I5(\RefAddress_reg[5][11]_i_83_n_6 ),
        .O(\RefAddress[5][11]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_79 
       (.I0(\waveRefOutXCorr[1]_53 [11]),
        .O(\RefAddress[5][11]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000070000)) 
    \RefAddress[5][11]_i_8 
       (.I0(\RefAddress[5][11]_i_35_n_0 ),
        .I1(\RefAddress_reg[5][11]_i_36_n_5 ),
        .I2(\RefAddress[5][11]_i_37_n_0 ),
        .I3(\RefAddress_reg[5][11]_i_38_n_7 ),
        .I4(\RefAddress_reg[5][11]_i_38_n_2 ),
        .I5(\RefAddress_reg[5][11]_i_36_n_4 ),
        .O(\RefAddress[5][11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_80 
       (.I0(\waveRefOutXCorr[1]_53 [10]),
        .O(\RefAddress[5][11]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_81 
       (.I0(\waveRefOutXCorr[1]_53 [9]),
        .O(\RefAddress[5][11]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RefAddress[5][11]_i_82 
       (.I0(\RefAddress_reg[5][11]_i_27_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_27_n_6 ),
        .I2(\RefAddress_reg[5][11]_i_77_n_7 ),
        .I3(\RefAddress_reg[5][11]_i_83_n_4 ),
        .I4(\RefAddress_reg[5][11]_i_83_n_5 ),
        .O(\RefAddress[5][11]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[5][11]_i_85 
       (.I0(\RefAddress_reg[5][11]_i_27_n_5 ),
        .I1(\RefAddress_reg[5][11]_i_77_n_4 ),
        .I2(\RefAddress_reg[5][11]_i_77_n_6 ),
        .I3(\RefAddress_reg[5][11]_i_77_n_5 ),
        .O(\RefAddress[5][11]_i_85_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_88 
       (.I0(\waveRefOutXCorr[2]_54 [11]),
        .O(\RefAddress[5][11]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_89 
       (.I0(\waveRefOutXCorr[2]_54 [10]),
        .O(\RefAddress[5][11]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_90 
       (.I0(\waveRefOutXCorr[2]_54 [9]),
        .O(\RefAddress[5][11]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \RefAddress[5][11]_i_91 
       (.I0(\RefAddress_reg[5][11]_i_32_n_6 ),
        .I1(\RefAddress_reg[5][11]_i_32_n_7 ),
        .O(\RefAddress[5][11]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[5][11]_i_92 
       (.I0(\RefAddress_reg[5][11]_i_87_n_7 ),
        .I1(\RefAddress_reg[5][11]_i_86_n_4 ),
        .I2(\RefAddress_reg[5][11]_i_86_n_5 ),
        .I3(\waveRefOutXCorr[2]_54 [0]),
        .I4(\RefAddress_reg[1][11]_i_77_n_7 ),
        .I5(\RefAddress_reg[5][11]_i_86_n_6 ),
        .O(\RefAddress[5][11]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \RefAddress[5][11]_i_93 
       (.I0(\waveRefOutXCorr[0]_52 [0]),
        .I1(\RefAddress_reg[1][0]_i_10_n_7 ),
        .I2(\RefAddress_reg[5][11]_i_99_n_6 ),
        .I3(\RefAddress_reg[5][11]_i_94_n_7 ),
        .I4(\RefAddress_reg[5][11]_i_99_n_4 ),
        .I5(\RefAddress_reg[5][11]_i_99_n_5 ),
        .O(\RefAddress[5][11]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_95 
       (.I0(\waveRefOutXCorr[0]_52 [11]),
        .O(\RefAddress[5][11]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_96 
       (.I0(\waveRefOutXCorr[0]_52 [10]),
        .O(\RefAddress[5][11]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][11]_i_97 
       (.I0(\waveRefOutXCorr[0]_52 [9]),
        .O(\RefAddress[5][11]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[5][11]_i_98 
       (.I0(\RefAddress_reg[1][0]_i_10_n_7 ),
        .I1(\waveRefOutXCorr[0]_52 [0]),
        .I2(\RefAddress_reg[5][11]_i_94_n_4 ),
        .I3(\RefAddress_reg[5][11]_i_36_n_5 ),
        .I4(\RefAddress_reg[5][11]_i_36_n_6 ),
        .I5(\RefAddress_reg[5][11]_i_36_n_7 ),
        .O(\RefAddress[5][11]_i_98_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][1]_i_1 
       (.I0(\waveRefOutXCorr[0]_52 [1]),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [1]),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][1]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [1]));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][1]_i_2 
       (.I0(\RefAddress_reg[5][1]_i_3_n_7 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [1]),
        .O(\RefAddress[5][1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][1]_i_4 
       (.I0(\waveRefOutXCorr[3]_55 [4]),
        .O(\RefAddress[5][1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][1]_i_5 
       (.I0(\waveRefOutXCorr[3]_55 [3]),
        .O(\RefAddress[5][1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][1]_i_6 
       (.I0(\waveRefOutXCorr[3]_55 [2]),
        .O(\RefAddress[5][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][2]_i_1 
       (.I0(\RefAddress_reg[5][4]_i_2_n_6 ),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[5][4]_i_3_n_6 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][2]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [2]));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][2]_i_2 
       (.I0(\RefAddress_reg[5][4]_i_9_n_6 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[5][4]_i_10_n_6 ),
        .O(\RefAddress[5][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][3]_i_1 
       (.I0(\RefAddress_reg[5][4]_i_2_n_5 ),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[5][4]_i_3_n_5 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][3]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [3]));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][3]_i_2 
       (.I0(\RefAddress_reg[5][4]_i_9_n_5 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[5][4]_i_10_n_5 ),
        .O(\RefAddress[5][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][4]_i_1 
       (.I0(\RefAddress_reg[5][4]_i_2_n_4 ),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[5][4]_i_3_n_4 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][4]_i_4_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][4]_i_11 
       (.I0(\waveRefOutXCorr[3]_55 [3]),
        .O(\RefAddress[5][4]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][4]_i_12 
       (.I0(\waveRefOutXCorr[3]_55 [2]),
        .O(\RefAddress[5][4]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][4]_i_13 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .O(\RefAddress[5][4]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][4]_i_14 
       (.I0(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[5][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][4]_i_4 
       (.I0(\RefAddress_reg[5][4]_i_9_n_4 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[5][4]_i_10_n_4 ),
        .O(\RefAddress[5][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][4]_i_5 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .O(\RefAddress[5][4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][4]_i_6 
       (.I0(\waveRefOutXCorr[0]_52 [2]),
        .O(\RefAddress[5][4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][4]_i_7 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .O(\RefAddress[5][4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][4]_i_8 
       (.I0(\waveRefOutXCorr[1]_53 [2]),
        .O(\RefAddress[5][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][5]_i_1 
       (.I0(\RefAddress_reg[5][8]_i_2_n_7 ),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[5][8]_i_3_n_7 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][5]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [5]));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][5]_i_2 
       (.I0(\RefAddress_reg[5][8]_i_9_n_7 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[5][8]_i_10_n_7 ),
        .O(\RefAddress[5][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][6]_i_1 
       (.I0(\RefAddress_reg[5][8]_i_2_n_6 ),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[5][8]_i_3_n_6 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][6]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [6]));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][6]_i_2 
       (.I0(\RefAddress_reg[5][8]_i_9_n_6 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[5][8]_i_10_n_6 ),
        .O(\RefAddress[5][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][7]_i_1 
       (.I0(\RefAddress_reg[5][8]_i_2_n_5 ),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[5][8]_i_3_n_5 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][7]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [7]));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][7]_i_2 
       (.I0(\RefAddress_reg[5][8]_i_9_n_5 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[5][8]_i_10_n_5 ),
        .O(\RefAddress[5][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][8]_i_1 
       (.I0(\RefAddress_reg[5][8]_i_2_n_4 ),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[5][8]_i_3_n_4 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][8]_i_4_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][8]_i_11 
       (.I0(\waveRefOutXCorr[3]_55 [8]),
        .O(\RefAddress[5][8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][8]_i_12 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[5][8]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][8]_i_13 
       (.I0(\waveRefOutXCorr[2]_54 [8]),
        .O(\RefAddress[5][8]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][8]_i_14 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[5][8]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][8]_i_4 
       (.I0(\RefAddress_reg[5][8]_i_9_n_4 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[5][8]_i_10_n_4 ),
        .O(\RefAddress[5][8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][8]_i_5 
       (.I0(\waveRefOutXCorr[0]_52 [8]),
        .O(\RefAddress[5][8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][8]_i_6 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[5][8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][8]_i_7 
       (.I0(\waveRefOutXCorr[1]_53 [8]),
        .O(\RefAddress[5][8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[5][8]_i_8 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[5][8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[5][9]_i_1 
       (.I0(\RefAddress_reg[5][11]_i_9_n_7 ),
        .I1(\RefAddress[5][11]_i_8_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_10_n_7 ),
        .I3(\RefAddress[5][11]_i_6_n_0 ),
        .I4(\RefAddress[5][9]_i_2_n_0 ),
        .O(\waveRefAddress_reg[0][10]_1 [9]));
  LUT5 #(
    .INIT(32'hBBAB88A8)) 
    \RefAddress[5][9]_i_2 
       (.I0(\RefAddress_reg[5][11]_i_45_n_7 ),
        .I1(\RefAddress[5][11]_i_46_n_0 ),
        .I2(\RefAddress_reg[5][11]_i_32_n_5 ),
        .I3(\RefAddress[5][11]_i_47_n_0 ),
        .I4(\RefAddress_reg[5][11]_i_48_n_7 ),
        .O(\RefAddress[5][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RefAddress[6][0]_i_1 
       (.I0(\waveRefOutXCorr[0]_52 [0]),
        .I1(\RefAddress[6][11]_i_12_n_0 ),
        .I2(\RefAddress[6][0]_i_2_n_0 ),
        .I3(\RefAddress[6][11]_i_10_n_0 ),
        .I4(\waveRefOutXCorr[1]_53 [0]),
        .O(\waveRefAddress_reg[1][10]_0 [0]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \RefAddress[6][0]_i_2 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [0]),
        .O(\RefAddress[6][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][10]_i_1 
       (.I0(\RefAddress[6][10]_i_2_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_11_n_7 ),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\RefAddress_reg[6][11]_i_13_n_7 ),
        .O(\waveRefAddress_reg[1][10]_0 [10]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][10]_i_2 
       (.I0(\RefAddress_reg[6][11]_i_40_n_7 ),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\RefAddress_reg[6][11]_i_42_n_7 ),
        .O(\RefAddress[6][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABA000000000000)) 
    \RefAddress[6][11]_i_1 
       (.I0(\RefAddress[6][11]_i_3_n_0 ),
        .I1(\RefAddress[6][11]_i_4_n_0 ),
        .I2(\RefAddress[6][11]_i_5_n_0 ),
        .I3(\RefAddress[6][11]_i_6_n_0 ),
        .I4(\RefAddress[6][11]_i_7_n_0 ),
        .I5(\RefAddress[6][11]_i_8_n_0 ),
        .O(\waveRefAddress_reg[4][0]_1 ));
  LUT6 #(
    .INIT(64'hFFEFFFEFFFFFFFEF)) 
    \RefAddress[6][11]_i_10 
       (.I0(\RefAddress[6][11]_i_43_n_0 ),
        .I1(\RefAddress_reg[6][11]_i_31_n_5 ),
        .I2(\RefAddress_reg[6][11]_i_44_n_3 ),
        .I3(\RefAddress_reg[6][11]_i_31_n_4 ),
        .I4(\RefAddress_reg[6][11]_i_31_n_6 ),
        .I5(\RefAddress[6][11]_i_30_n_0 ),
        .O(\RefAddress[6][11]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_100 
       (.I0(\waveRefOutXCorr[7]_59 [10]),
        .O(\RefAddress[6][11]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_101 
       (.I0(\waveRefOutXCorr[5]_57 [8]),
        .O(\RefAddress[6][11]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_102 
       (.I0(\waveRefOutXCorr[5]_57 [6]),
        .O(\RefAddress[6][11]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_103 
       (.I0(\waveRefOutXCorr[6]_58 [10]),
        .O(\RefAddress[6][11]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_105 
       (.I0(\waveRefOutXCorr[4]_56 [10]),
        .O(\RefAddress[6][11]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_106 
       (.I0(\waveRefOutXCorr[4]_56 [5]),
        .O(\RefAddress[6][11]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_107 
       (.I0(\waveRefOutXCorr[4]_56 [3]),
        .O(\RefAddress[6][11]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_110 
       (.I0(\waveRefOutXCorr[7]_59 [8]),
        .O(\RefAddress[6][11]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_111 
       (.I0(\waveRefOutXCorr[7]_59 [6]),
        .O(\RefAddress[6][11]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_113 
       (.I0(\waveRefOutXCorr[1]_53 [8]),
        .O(\RefAddress[6][11]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_114 
       (.I0(\waveRefOutXCorr[1]_53 [6]),
        .O(\RefAddress[6][11]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_116 
       (.I0(\waveRefOutXCorr[0]_52 [8]),
        .O(\RefAddress[6][11]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_117 
       (.I0(\waveRefOutXCorr[0]_52 [6]),
        .O(\RefAddress[6][11]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_119 
       (.I0(\waveRefOutXCorr[2]_54 [8]),
        .O(\RefAddress[6][11]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    \RefAddress[6][11]_i_12 
       (.I0(\RefAddress_reg[6][11]_i_35_n_6 ),
        .I1(\RefAddress[6][11]_i_34_n_0 ),
        .I2(\RefAddress[6][11]_i_46_n_0 ),
        .I3(\RefAddress_reg[6][11]_i_35_n_5 ),
        .I4(\RefAddress_reg[6][11]_i_47_n_3 ),
        .I5(\RefAddress_reg[6][11]_i_35_n_4 ),
        .O(\RefAddress[6][11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_120 
       (.I0(\waveRefOutXCorr[2]_54 [6]),
        .O(\RefAddress[6][11]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_121 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[6][11]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_122 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .O(\RefAddress[6][11]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_123 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[6][11]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_124 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .O(\RefAddress[6][11]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_125 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[6][11]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_126 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .O(\RefAddress[6][11]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[6][11]_i_14 
       (.I0(\RefAddress_reg[6][11]_i_22_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_15_n_7 ),
        .I2(\RefAddress_reg[6][11]_i_22_n_5 ),
        .I3(\RefAddress_reg[6][11]_i_22_n_7 ),
        .I4(\RefAddress_reg[6][11]_i_22_n_6 ),
        .I5(\RefAddress[6][11]_i_49_n_0 ),
        .O(\RefAddress[6][11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[6][11]_i_17 
       (.I0(\RefAddress_reg[6][11]_i_51_n_6 ),
        .I1(\RefAddress_reg[6][11]_i_52_n_6 ),
        .I2(\RefAddress_reg[6][11]_i_51_n_5 ),
        .I3(\waveRefOutXCorr[5]_57 [2]),
        .O(\RefAddress[6][11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][11]_i_2 
       (.I0(\RefAddress[6][11]_i_9_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_11_n_6 ),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\RefAddress_reg[6][11]_i_13_n_6 ),
        .O(\waveRefAddress_reg[1][10]_0 [11]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[6][11]_i_21 
       (.I0(\RefAddress_reg[6][11]_i_60_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_61_n_7 ),
        .I2(\RefAddress_reg[6][11]_i_62_n_4 ),
        .I3(\RefAddress_reg[6][11]_i_62_n_5 ),
        .I4(\RefAddress[6][11]_i_63_n_0 ),
        .O(\RefAddress[6][11]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[6][11]_i_24 
       (.I0(\RefAddress_reg[6][11]_i_52_n_7 ),
        .I1(\RefAddress_reg[6][11]_i_51_n_4 ),
        .I2(\RefAddress_reg[6][11]_i_68_n_4 ),
        .I3(\RefAddress_reg[6][11]_i_69_n_6 ),
        .I4(\RefAddress[6][11]_i_70_n_0 ),
        .O(\RefAddress[6][11]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[6][11]_i_25 
       (.I0(\waveRefOutXCorr[7]_59 [2]),
        .I1(\RefAddress_reg[6][11]_i_18_n_6 ),
        .I2(\RefAddress_reg[6][11]_i_62_n_7 ),
        .I3(\RefAddress_reg[6][11]_i_51_n_7 ),
        .I4(\RefAddress[6][11]_i_71_n_0 ),
        .O(\RefAddress[6][11]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \RefAddress[6][11]_i_26 
       (.I0(\waveRefOutXCorr[6]_58 [1]),
        .I1(\RefAddress_reg[6][11]_i_19_n_5 ),
        .I2(\RefAddress_reg[6][11]_i_68_n_5 ),
        .I3(\RefAddress_reg[6][11]_i_72_n_3 ),
        .I4(\RefAddress[6][11]_i_73_n_0 ),
        .O(\RefAddress[6][11]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[6][11]_i_27 
       (.I0(\RefAddress_reg[6][11]_i_53_n_5 ),
        .I1(\RefAddress_reg[6][11]_i_61_n_6 ),
        .I2(\RefAddress_reg[6][11]_i_61_n_4 ),
        .I3(\RefAddress_reg[6][11]_i_69_n_4 ),
        .I4(\RefAddress[6][11]_i_74_n_0 ),
        .O(\RefAddress[6][11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[6][11]_i_28 
       (.I0(\waveRefOutXCorr[4]_56 [2]),
        .I1(\RefAddress_reg[6][11]_i_15_n_6 ),
        .I2(\RefAddress_reg[6][11]_i_60_n_7 ),
        .I3(\RefAddress_reg[6][11]_i_69_n_5 ),
        .I4(\RefAddress[6][11]_i_75_n_0 ),
        .O(\RefAddress[6][11]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RefAddress[6][11]_i_29 
       (.I0(\RefAddress_reg[6][11]_i_22_n_7 ),
        .I1(\RefAddress_reg[6][11]_i_19_n_6 ),
        .I2(\RefAddress_reg[6][11]_i_60_n_6 ),
        .I3(\RefAddress_reg[6][11]_i_76_n_5 ),
        .I4(\RefAddress[6][11]_i_77_n_0 ),
        .O(\RefAddress[6][11]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \RefAddress[6][11]_i_3 
       (.I0(\RefAddress[6][11]_i_14_n_0 ),
        .I1(\RefAddress_reg[6][11]_i_15_n_6 ),
        .I2(\RefAddress_reg[6][11]_i_15_n_4 ),
        .I3(\RefAddress_reg[6][11]_i_16_n_3 ),
        .I4(\RefAddress_reg[6][11]_i_15_n_5 ),
        .O(\RefAddress[6][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    \RefAddress[6][11]_i_30 
       (.I0(\RefAddress[6][11]_i_78_n_0 ),
        .I1(\RefAddress_reg[6][11]_i_79_n_7 ),
        .I2(\RefAddress_reg[6][11]_i_79_n_6 ),
        .I3(\RefAddress_reg[6][11]_i_79_n_5 ),
        .I4(\RefAddress_reg[6][11]_i_79_n_4 ),
        .I5(\RefAddress_reg[6][11]_i_31_n_7 ),
        .O(\RefAddress[6][11]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFBFB)) 
    \RefAddress[6][11]_i_32 
       (.I0(\RefAddress_reg[6][11]_i_31_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_44_n_3 ),
        .I2(\RefAddress_reg[6][11]_i_31_n_5 ),
        .I3(\RefAddress[6][11]_i_81_n_0 ),
        .I4(\RefAddress[6][11]_i_82_n_0 ),
        .O(\RefAddress[6][11]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFBFB)) 
    \RefAddress[6][11]_i_33 
       (.I0(\RefAddress_reg[6][11]_i_35_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_47_n_3 ),
        .I2(\RefAddress_reg[6][11]_i_35_n_5 ),
        .I3(\RefAddress[6][11]_i_83_n_0 ),
        .I4(\RefAddress[6][11]_i_84_n_0 ),
        .O(\RefAddress[6][11]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \RefAddress[6][11]_i_34 
       (.I0(\RefAddress_reg[6][11]_i_85_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_35_n_7 ),
        .I2(\RefAddress_reg[6][11]_i_85_n_5 ),
        .I3(\RefAddress_reg[6][11]_i_85_n_7 ),
        .I4(\RefAddress_reg[6][11]_i_85_n_6 ),
        .I5(\RefAddress[6][11]_i_86_n_0 ),
        .O(\RefAddress[6][11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    \RefAddress[6][11]_i_36 
       (.I0(\RefAddress[6][11]_i_88_n_0 ),
        .I1(\RefAddress_reg[6][11]_i_89_n_5 ),
        .I2(\RefAddress_reg[6][11]_i_89_n_7 ),
        .I3(\RefAddress_reg[6][11]_i_89_n_6 ),
        .I4(\RefAddress_reg[6][11]_i_89_n_4 ),
        .I5(\RefAddress_reg[6][11]_i_37_n_7 ),
        .O(\RefAddress[6][11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \RefAddress[6][11]_i_38 
       (.I0(\RefAddress_reg[6][11]_i_89_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_37_n_7 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress_reg[6][11]_i_89_n_5 ),
        .I4(\RefAddress[4][11]_i_94_n_0 ),
        .I5(\RefAddress[6][11]_i_91_n_0 ),
        .O(\RefAddress[6][11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[6][11]_i_4 
       (.I0(\RefAddress[6][11]_i_17_n_0 ),
        .I1(\RefAddress_reg[6][11]_i_18_n_7 ),
        .I2(\RefAddress_reg[6][11]_i_19_n_4 ),
        .I3(\RefAddress_reg[6][11]_i_20_n_5 ),
        .I4(\waveRefOutXCorr[4]_56 [0]),
        .I5(\RefAddress[6][11]_i_21_n_0 ),
        .O(\RefAddress[6][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFBFB)) 
    \RefAddress[6][11]_i_41 
       (.I0(\RefAddress_reg[6][11]_i_37_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_39_n_3 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_5 ),
        .I3(\RefAddress[6][11]_i_91_n_0 ),
        .I4(\RefAddress[6][11]_i_93_n_0 ),
        .O(\RefAddress[6][11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \RefAddress[6][11]_i_43 
       (.I0(\RefAddress_reg[6][11]_i_79_n_7 ),
        .I1(\RefAddress_reg[6][11]_i_79_n_6 ),
        .I2(\RefAddress_reg[2][0]_i_6_n_7 ),
        .I3(\RefAddress_reg[6][11]_i_31_n_6 ),
        .I4(\RefAddress[1][0]_i_13_n_0 ),
        .I5(\RefAddress[6][11]_i_81_n_0 ),
        .O(\RefAddress[6][11]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_45 
       (.I0(\waveRefOutXCorr[1]_53 [10]),
        .O(\RefAddress[6][11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \RefAddress[6][11]_i_46 
       (.I0(\RefAddress_reg[6][11]_i_85_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_35_n_7 ),
        .I2(\RefAddress_reg[6][11]_i_35_n_6 ),
        .I3(\RefAddress_reg[6][11]_i_85_n_5 ),
        .I4(\RefAddress[1][0]_i_11_n_0 ),
        .I5(\RefAddress[6][11]_i_83_n_0 ),
        .O(\RefAddress[6][11]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_48 
       (.I0(\waveRefOutXCorr[0]_52 [10]),
        .O(\RefAddress[6][11]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \RefAddress[6][11]_i_49 
       (.I0(\waveRefOutXCorr[3]_55 [0]),
        .I1(\waveRefOutXCorr[3]_55 [1]),
        .I2(\RefAddress_reg[2][11]_i_23_n_7 ),
        .I3(\RefAddress_reg[6][11]_i_23_n_4 ),
        .I4(\RefAddress_reg[6][11]_i_23_n_5 ),
        .I5(\RefAddress_reg[6][11]_i_23_n_6 ),
        .O(\RefAddress[6][11]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RefAddress[6][11]_i_5 
       (.I0(\RefAddress[2][11]_i_22_n_0 ),
        .I1(\RefAddress_reg[6][11]_i_15_n_7 ),
        .I2(\RefAddress_reg[6][11]_i_22_n_4 ),
        .I3(\RefAddress_reg[6][11]_i_23_n_4 ),
        .I4(\RefAddress_reg[6][11]_i_23_n_5 ),
        .O(\RefAddress[6][11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_50 
       (.I0(\waveRefOutXCorr[3]_55 [10]),
        .O(\RefAddress[6][11]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_54 
       (.I0(\waveRefOutXCorr[6]_58 [8]),
        .O(\RefAddress[6][11]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_55 
       (.I0(\waveRefOutXCorr[6]_58 [6]),
        .O(\RefAddress[6][11]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_56 
       (.I0(\waveRefOutXCorr[7]_59 [5]),
        .O(\RefAddress[6][11]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_57 
       (.I0(\waveRefOutXCorr[7]_59 [3]),
        .O(\RefAddress[6][11]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_58 
       (.I0(\waveRefOutXCorr[5]_57 [5]),
        .O(\RefAddress[6][11]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_59 
       (.I0(\waveRefOutXCorr[5]_57 [3]),
        .O(\RefAddress[6][11]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[6][11]_i_6 
       (.I0(\RefAddress[6][11]_i_24_n_0 ),
        .I1(\RefAddress[6][11]_i_25_n_0 ),
        .I2(\RefAddress[6][11]_i_26_n_0 ),
        .I3(\RefAddress[6][11]_i_27_n_0 ),
        .I4(\RefAddress[6][11]_i_28_n_0 ),
        .I5(\RefAddress[6][11]_i_29_n_0 ),
        .O(\RefAddress[6][11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[6][11]_i_63 
       (.I0(\RefAddress_reg[6][11]_i_22_n_6 ),
        .I1(\RefAddress_reg[6][11]_i_22_n_5 ),
        .I2(\RefAddress_reg[6][11]_i_104_n_3 ),
        .I3(\waveRefOutXCorr[5]_57 [0]),
        .O(\RefAddress[6][11]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_64 
       (.I0(\waveRefOutXCorr[3]_55 [8]),
        .O(\RefAddress[6][11]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_65 
       (.I0(\waveRefOutXCorr[3]_55 [6]),
        .O(\RefAddress[6][11]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_66 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[6][11]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_67 
       (.I0(\waveRefOutXCorr[3]_55 [3]),
        .O(\RefAddress[6][11]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hF400F4F4F400F400)) 
    \RefAddress[6][11]_i_7 
       (.I0(\RefAddress[6][11]_i_30_n_0 ),
        .I1(\RefAddress_reg[6][11]_i_31_n_6 ),
        .I2(\RefAddress[6][11]_i_32_n_0 ),
        .I3(\RefAddress[6][11]_i_33_n_0 ),
        .I4(\RefAddress[6][11]_i_34_n_0 ),
        .I5(\RefAddress_reg[6][11]_i_35_n_6 ),
        .O(\RefAddress[6][11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \RefAddress[6][11]_i_70 
       (.I0(\RefAddress_reg[6][11]_i_53_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_62_n_6 ),
        .I2(\RefAddress_reg[6][11]_i_108_n_3 ),
        .I3(\RefAddress_reg[6][11]_i_20_n_4 ),
        .O(\RefAddress[6][11]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[6][11]_i_71 
       (.I0(\RefAddress_reg[6][11]_i_52_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_53_n_6 ),
        .I2(\RefAddress_reg[2][11]_i_23_n_7 ),
        .I3(\waveRefOutXCorr[4]_56 [1]),
        .O(\RefAddress[6][11]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \RefAddress[6][11]_i_73 
       (.I0(\RefAddress_reg[6][11]_i_109_n_3 ),
        .I1(\RefAddress_reg[6][11]_i_18_n_4 ),
        .I2(\RefAddress_reg[6][11]_i_20_n_6 ),
        .I3(\waveRefOutXCorr[5]_57 [1]),
        .O(\RefAddress[6][11]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[6][11]_i_74 
       (.I0(\RefAddress_reg[6][11]_i_68_n_6 ),
        .I1(\waveRefOutXCorr[6]_58 [2]),
        .I2(\RefAddress_reg[6][11]_i_52_n_5 ),
        .I3(\RefAddress_reg[6][11]_i_18_n_5 ),
        .O(\RefAddress[6][11]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[6][11]_i_75 
       (.I0(\RefAddress_reg[6][11]_i_76_n_4 ),
        .I1(\waveRefOutXCorr[7]_59 [1]),
        .I2(\RefAddress_reg[6][11]_i_76_n_6 ),
        .I3(\RefAddress_reg[6][11]_i_23_n_6 ),
        .O(\RefAddress[6][11]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RefAddress[6][11]_i_77 
       (.I0(\RefAddress_reg[6][11]_i_61_n_5 ),
        .I1(\RefAddress_reg[6][11]_i_76_n_7 ),
        .I2(\RefAddress_reg[6][11]_i_68_n_7 ),
        .I3(\RefAddress_reg[6][11]_i_60_n_5 ),
        .O(\RefAddress[6][11]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[6][11]_i_78 
       (.I0(\RefAddress_reg[6][11]_i_112_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_112_n_5 ),
        .I2(\RefAddress_reg[6][11]_i_112_n_6 ),
        .I3(\waveRefOutXCorr[1]_53 [0]),
        .I4(\waveRefOutXCorr[1]_53 [1]),
        .I5(\RefAddress_reg[2][0]_i_6_n_7 ),
        .O(\RefAddress[6][11]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFFF)) 
    \RefAddress[6][11]_i_8 
       (.I0(\RefAddress[6][11]_i_36_n_0 ),
        .I1(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I2(\RefAddress[6][11]_i_38_n_0 ),
        .I3(\RefAddress_reg[6][11]_i_37_n_5 ),
        .I4(\RefAddress_reg[6][11]_i_39_n_3 ),
        .I5(\RefAddress_reg[6][11]_i_37_n_4 ),
        .O(\RefAddress[6][11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_80 
       (.I0(\waveRefOutXCorr[1]_53 [10]),
        .O(\RefAddress[6][11]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[6][11]_i_81 
       (.I0(\RefAddress_reg[6][11]_i_112_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_112_n_5 ),
        .I2(\RefAddress_reg[6][11]_i_112_n_6 ),
        .I3(\RefAddress_reg[6][11]_i_31_n_7 ),
        .I4(\RefAddress_reg[6][11]_i_79_n_4 ),
        .I5(\RefAddress_reg[6][11]_i_79_n_5 ),
        .O(\RefAddress[6][11]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[6][11]_i_82 
       (.I0(\waveRefOutXCorr[1]_53 [1]),
        .I1(\waveRefOutXCorr[1]_53 [0]),
        .I2(\RefAddress_reg[6][11]_i_31_n_6 ),
        .I3(\RefAddress_reg[2][0]_i_6_n_7 ),
        .I4(\RefAddress_reg[6][11]_i_79_n_6 ),
        .I5(\RefAddress_reg[6][11]_i_79_n_7 ),
        .O(\RefAddress[6][11]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[6][11]_i_83 
       (.I0(\RefAddress_reg[6][11]_i_115_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_115_n_5 ),
        .I2(\RefAddress_reg[6][11]_i_115_n_6 ),
        .I3(\RefAddress_reg[6][11]_i_85_n_7 ),
        .I4(\RefAddress_reg[2][11]_i_102_n_7 ),
        .I5(\RefAddress_reg[6][11]_i_85_n_6 ),
        .O(\RefAddress[6][11]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[6][11]_i_84 
       (.I0(\waveRefOutXCorr[0]_52 [1]),
        .I1(\waveRefOutXCorr[0]_52 [0]),
        .I2(\RefAddress_reg[6][11]_i_85_n_5 ),
        .I3(\RefAddress_reg[6][11]_i_35_n_6 ),
        .I4(\RefAddress_reg[6][11]_i_35_n_7 ),
        .I5(\RefAddress_reg[6][11]_i_85_n_4 ),
        .O(\RefAddress[6][11]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[6][11]_i_86 
       (.I0(\RefAddress_reg[6][11]_i_115_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_115_n_5 ),
        .I2(\RefAddress_reg[6][11]_i_115_n_6 ),
        .I3(\waveRefOutXCorr[0]_52 [0]),
        .I4(\waveRefOutXCorr[0]_52 [1]),
        .I5(\RefAddress_reg[2][11]_i_102_n_7 ),
        .O(\RefAddress[6][11]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_87 
       (.I0(\waveRefOutXCorr[0]_52 [10]),
        .O(\RefAddress[6][11]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \RefAddress[6][11]_i_88 
       (.I0(\RefAddress_reg[6][11]_i_118_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_118_n_5 ),
        .I2(\RefAddress_reg[6][11]_i_118_n_6 ),
        .I3(\waveRefOutXCorr[2]_54 [0]),
        .I4(\waveRefOutXCorr[2]_54 [1]),
        .I5(\RefAddress_reg[2][11]_i_86_n_7 ),
        .O(\RefAddress[6][11]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][11]_i_9 
       (.I0(\RefAddress_reg[6][11]_i_40_n_6 ),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\RefAddress_reg[6][11]_i_42_n_6 ),
        .O(\RefAddress[6][11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_90 
       (.I0(\waveRefOutXCorr[2]_54 [10]),
        .O(\RefAddress[6][11]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RefAddress[6][11]_i_91 
       (.I0(\RefAddress_reg[6][11]_i_118_n_4 ),
        .I1(\RefAddress_reg[6][11]_i_118_n_5 ),
        .I2(\RefAddress_reg[6][11]_i_118_n_6 ),
        .I3(\RefAddress_reg[6][11]_i_89_n_7 ),
        .I4(\RefAddress_reg[2][11]_i_86_n_7 ),
        .I5(\RefAddress_reg[6][11]_i_89_n_6 ),
        .O(\RefAddress[6][11]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_92 
       (.I0(\waveRefOutXCorr[3]_55 [10]),
        .O(\RefAddress[6][11]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RefAddress[6][11]_i_93 
       (.I0(\waveRefOutXCorr[2]_54 [1]),
        .I1(\waveRefOutXCorr[2]_54 [0]),
        .I2(\RefAddress_reg[6][11]_i_89_n_5 ),
        .I3(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I4(\RefAddress_reg[6][11]_i_37_n_7 ),
        .I5(\RefAddress_reg[6][11]_i_89_n_4 ),
        .O(\RefAddress[6][11]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_94 
       (.I0(\waveRefOutXCorr[2]_54 [10]),
        .O(\RefAddress[6][11]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_95 
       (.I0(\waveRefOutXCorr[4]_56 [8]),
        .O(\RefAddress[6][11]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_96 
       (.I0(\waveRefOutXCorr[4]_56 [6]),
        .O(\RefAddress[6][11]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_97 
       (.I0(\waveRefOutXCorr[5]_57 [10]),
        .O(\RefAddress[6][11]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_98 
       (.I0(\waveRefOutXCorr[6]_58 [5]),
        .O(\RefAddress[6][11]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][11]_i_99 
       (.I0(\waveRefOutXCorr[6]_58 [3]),
        .O(\RefAddress[6][11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][1]_i_1 
       (.I0(\RefAddress[6][1]_i_2_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [1]),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\waveRefOutXCorr[0]_52 [1]),
        .O(\waveRefAddress_reg[1][10]_0 [1]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][1]_i_2 
       (.I0(\waveRefOutXCorr[3]_55 [1]),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [1]),
        .O(\RefAddress[6][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][2]_i_1 
       (.I0(\RefAddress[6][2]_i_2_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\waveRefOutXCorr[1]_53 [2]),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\waveRefOutXCorr[0]_52 [2]),
        .O(\waveRefAddress_reg[1][10]_0 [2]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][2]_i_2 
       (.I0(\waveRefOutXCorr[3]_55 [2]),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\waveRefOutXCorr[2]_54 [2]),
        .O(\RefAddress[6][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][3]_i_1 
       (.I0(\RefAddress[6][3]_i_2_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[6][5]_i_3_n_6 ),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\RefAddress_reg[6][5]_i_4_n_6 ),
        .O(\waveRefAddress_reg[1][10]_0 [3]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][3]_i_2 
       (.I0(\RefAddress_reg[6][5]_i_5_n_6 ),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\RefAddress_reg[6][5]_i_6_n_6 ),
        .O(\RefAddress[6][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][4]_i_1 
       (.I0(\RefAddress[6][4]_i_2_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[6][5]_i_3_n_5 ),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\RefAddress_reg[6][5]_i_4_n_5 ),
        .O(\waveRefAddress_reg[1][10]_0 [4]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][4]_i_2 
       (.I0(\RefAddress_reg[6][5]_i_5_n_5 ),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\RefAddress_reg[6][5]_i_6_n_5 ),
        .O(\RefAddress[6][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][5]_i_1 
       (.I0(\RefAddress[6][5]_i_2_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[6][5]_i_3_n_4 ),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\RefAddress_reg[6][5]_i_4_n_4 ),
        .O(\waveRefAddress_reg[1][10]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][5]_i_10 
       (.I0(\waveRefOutXCorr[0]_52 [3]),
        .O(\RefAddress[6][5]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][5]_i_11 
       (.I0(\waveRefOutXCorr[3]_55 [5]),
        .O(\RefAddress[6][5]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][5]_i_12 
       (.I0(\waveRefOutXCorr[3]_55 [3]),
        .O(\RefAddress[6][5]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][5]_i_13 
       (.I0(\waveRefOutXCorr[2]_54 [5]),
        .O(\RefAddress[6][5]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][5]_i_14 
       (.I0(\waveRefOutXCorr[2]_54 [3]),
        .O(\RefAddress[6][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][5]_i_2 
       (.I0(\RefAddress_reg[6][5]_i_5_n_4 ),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\RefAddress_reg[6][5]_i_6_n_4 ),
        .O(\RefAddress[6][5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][5]_i_7 
       (.I0(\waveRefOutXCorr[1]_53 [5]),
        .O(\RefAddress[6][5]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][5]_i_8 
       (.I0(\waveRefOutXCorr[1]_53 [3]),
        .O(\RefAddress[6][5]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][5]_i_9 
       (.I0(\waveRefOutXCorr[0]_52 [5]),
        .O(\RefAddress[6][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][6]_i_1 
       (.I0(\RefAddress[6][6]_i_2_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[6][9]_i_3_n_7 ),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\RefAddress_reg[6][9]_i_4_n_7 ),
        .O(\waveRefAddress_reg[1][10]_0 [6]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][6]_i_2 
       (.I0(\RefAddress_reg[6][9]_i_5_n_7 ),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\RefAddress_reg[6][9]_i_6_n_7 ),
        .O(\RefAddress[6][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][7]_i_1 
       (.I0(\RefAddress[6][7]_i_2_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[6][9]_i_3_n_6 ),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\RefAddress_reg[6][9]_i_4_n_6 ),
        .O(\waveRefAddress_reg[1][10]_0 [7]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][7]_i_2 
       (.I0(\RefAddress_reg[6][9]_i_5_n_6 ),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\RefAddress_reg[6][9]_i_6_n_6 ),
        .O(\RefAddress[6][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][8]_i_1 
       (.I0(\RefAddress[6][8]_i_2_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[6][9]_i_3_n_5 ),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\RefAddress_reg[6][9]_i_4_n_5 ),
        .O(\waveRefAddress_reg[1][10]_0 [8]));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][8]_i_2 
       (.I0(\RefAddress_reg[6][9]_i_5_n_5 ),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\RefAddress_reg[6][9]_i_6_n_5 ),
        .O(\RefAddress[6][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF740074)) 
    \RefAddress[6][9]_i_1 
       (.I0(\RefAddress[6][9]_i_2_n_0 ),
        .I1(\RefAddress[6][11]_i_10_n_0 ),
        .I2(\RefAddress_reg[6][9]_i_3_n_4 ),
        .I3(\RefAddress[6][11]_i_12_n_0 ),
        .I4(\RefAddress_reg[6][9]_i_4_n_4 ),
        .O(\waveRefAddress_reg[1][10]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][9]_i_10 
       (.I0(\waveRefOutXCorr[0]_52 [6]),
        .O(\RefAddress[6][9]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][9]_i_11 
       (.I0(\waveRefOutXCorr[3]_55 [8]),
        .O(\RefAddress[6][9]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][9]_i_12 
       (.I0(\waveRefOutXCorr[3]_55 [6]),
        .O(\RefAddress[6][9]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][9]_i_13 
       (.I0(\waveRefOutXCorr[2]_54 [8]),
        .O(\RefAddress[6][9]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][9]_i_14 
       (.I0(\waveRefOutXCorr[2]_54 [6]),
        .O(\RefAddress[6][9]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h551055DF)) 
    \RefAddress[6][9]_i_2 
       (.I0(\RefAddress_reg[6][9]_i_5_n_4 ),
        .I1(\RefAddress[6][11]_i_36_n_0 ),
        .I2(\RefAddress_reg[6][11]_i_37_n_6 ),
        .I3(\RefAddress[6][11]_i_41_n_0 ),
        .I4(\RefAddress_reg[6][9]_i_6_n_4 ),
        .O(\RefAddress[6][9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][9]_i_7 
       (.I0(\waveRefOutXCorr[1]_53 [8]),
        .O(\RefAddress[6][9]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][9]_i_8 
       (.I0(\waveRefOutXCorr[1]_53 [6]),
        .O(\RefAddress[6][9]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RefAddress[6][9]_i_9 
       (.I0(\waveRefOutXCorr[0]_52 [8]),
        .O(\RefAddress[6][9]_i_9_n_0 ));
  CARRY4 \RefAddress_reg[1][0]_i_10 
       (.CI(1'b0),
        .CO({\RefAddress_reg[1][0]_i_10_n_0 ,\RefAddress_reg[1][0]_i_10_n_1 ,\RefAddress_reg[1][0]_i_10_n_2 ,\RefAddress_reg[1][0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [4:2],1'b0}),
        .O({\RefAddress_reg[1][0]_i_10_n_4 ,\RefAddress_reg[1][0]_i_10_n_5 ,\RefAddress_reg[1][0]_i_10_n_6 ,\RefAddress_reg[1][0]_i_10_n_7 }),
        .S({\RefAddress[1][0]_i_16_n_0 ,\RefAddress[1][0]_i_17_n_0 ,\RefAddress[1][0]_i_18_n_0 ,\waveRefOutXCorr[0]_52 [1]}));
  CARRY4 \RefAddress_reg[1][0]_i_6 
       (.CI(\RefAddress_reg[1][11]_i_31_n_0 ),
        .CO({\NLW_RefAddress_reg[1][0]_i_6_CO_UNCONNECTED [3:2],\RefAddress_reg[1][0]_i_6_n_2 ,\NLW_RefAddress_reg[1][0]_i_6_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [13]}),
        .O({\NLW_RefAddress_reg[1][0]_i_6_O_UNCONNECTED [3:1],\RefAddress_reg[1][0]_i_6_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[1][0]_i_12_n_0 }));
  CARRY4 \RefAddress_reg[1][0]_i_8 
       (.CI(\RefAddress_reg[1][11]_i_33_n_0 ),
        .CO({\NLW_RefAddress_reg[1][0]_i_8_CO_UNCONNECTED [3:2],\RefAddress_reg[1][0]_i_8_n_2 ,\NLW_RefAddress_reg[1][0]_i_8_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [13]}),
        .O({\NLW_RefAddress_reg[1][0]_i_8_O_UNCONNECTED [3:1],\RefAddress_reg[1][0]_i_8_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[1][0]_i_14_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_10 
       (.CI(\RefAddress_reg[1][8]_i_4_n_0 ),
        .CO({\NLW_RefAddress_reg[1][11]_i_10_CO_UNCONNECTED [3:2],\RefAddress_reg[1][11]_i_10_n_2 ,\RefAddress_reg[1][11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[2]_54 [10:9]}),
        .O({\NLW_RefAddress_reg[1][11]_i_10_O_UNCONNECTED [3],\RefAddress_reg[1][11]_i_10_n_5 ,\RefAddress_reg[1][11]_i_10_n_6 ,\RefAddress_reg[1][11]_i_10_n_7 }),
        .S({1'b0,\waveRefOutXCorr[2]_54 [11],\RefAddress[1][11]_i_39_n_0 ,\RefAddress[1][11]_i_40_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_12 
       (.CI(\RefAddress_reg[1][11]_i_41_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_12_n_0 ,\RefAddress_reg[1][11]_i_12_n_1 ,\RefAddress_reg[1][11]_i_12_n_2 ,\RefAddress_reg[1][11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [12],1'b0,\waveRefOutXCorr[3]_55 [10:9]}),
        .O({\RefAddress_reg[1][11]_i_12_n_4 ,\RefAddress_reg[1][11]_i_12_n_5 ,\RefAddress_reg[1][11]_i_12_n_6 ,\RefAddress_reg[1][11]_i_12_n_7 }),
        .S({\RefAddress[1][11]_i_43_n_0 ,\waveRefOutXCorr[3]_55 [11],\RefAddress[1][11]_i_44_n_0 ,\RefAddress[1][11]_i_45_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_13 
       (.CI(\RefAddress_reg[1][11]_i_12_n_0 ),
        .CO({\NLW_RefAddress_reg[1][11]_i_13_CO_UNCONNECTED [3:2],\RefAddress_reg[1][11]_i_13_n_2 ,\NLW_RefAddress_reg[1][11]_i_13_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [13]}),
        .O({\NLW_RefAddress_reg[1][11]_i_13_O_UNCONNECTED [3:1],\RefAddress_reg[1][11]_i_13_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[1][11]_i_46_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_26 
       (.CI(\RefAddress_reg[1][11]_i_71_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_26_n_0 ,\RefAddress_reg[1][11]_i_26_n_1 ,\RefAddress_reg[1][11]_i_26_n_2 ,\RefAddress_reg[1][11]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [12],1'b0,\waveRefOutXCorr[2]_54 [10:9]}),
        .O(\mux/p_0_in [12:9]),
        .S({\RefAddress[1][11]_i_73_n_0 ,\waveRefOutXCorr[2]_54 [11],\RefAddress[1][11]_i_74_n_0 ,\RefAddress[1][11]_i_75_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_27 
       (.CI(\RefAddress_reg[1][11]_i_26_n_0 ),
        .CO({\NLW_RefAddress_reg[1][11]_i_27_CO_UNCONNECTED [3:2],\RefAddress_reg[1][11]_i_27_n_2 ,\NLW_RefAddress_reg[1][11]_i_27_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [13]}),
        .O({\NLW_RefAddress_reg[1][11]_i_27_O_UNCONNECTED [3:1],\mux/p_0_in [13]}),
        .S({1'b0,1'b0,1'b1,\RefAddress[1][11]_i_76_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_31 
       (.CI(\RefAddress_reg[1][11]_i_81_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_31_n_0 ,\RefAddress_reg[1][11]_i_31_n_1 ,\RefAddress_reg[1][11]_i_31_n_2 ,\RefAddress_reg[1][11]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [12],1'b0,\waveRefOutXCorr[0]_52 [10:9]}),
        .O({\RefAddress_reg[1][11]_i_31_n_4 ,\RefAddress_reg[1][11]_i_31_n_5 ,\RefAddress_reg[1][11]_i_31_n_6 ,\RefAddress_reg[1][11]_i_31_n_7 }),
        .S({\RefAddress[1][11]_i_83_n_0 ,\waveRefOutXCorr[0]_52 [11],\RefAddress[1][11]_i_84_n_0 ,\RefAddress[1][11]_i_85_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_33 
       (.CI(\RefAddress_reg[1][11]_i_88_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_33_n_0 ,\RefAddress_reg[1][11]_i_33_n_1 ,\RefAddress_reg[1][11]_i_33_n_2 ,\RefAddress_reg[1][11]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [12],1'b0,\waveRefOutXCorr[1]_53 [10:9]}),
        .O({\RefAddress_reg[1][11]_i_33_n_4 ,\RefAddress_reg[1][11]_i_33_n_5 ,\RefAddress_reg[1][11]_i_33_n_6 ,\RefAddress_reg[1][11]_i_33_n_7 }),
        .S({\RefAddress[1][11]_i_89_n_0 ,\waveRefOutXCorr[1]_53 [11],\RefAddress[1][11]_i_90_n_0 ,\RefAddress[1][11]_i_91_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_35 
       (.CI(\RefAddress_reg[1][8]_i_5_n_0 ),
        .CO({\NLW_RefAddress_reg[1][11]_i_35_CO_UNCONNECTED [3:2],\RefAddress_reg[1][11]_i_35_n_2 ,\RefAddress_reg[1][11]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[0]_52 [10:9]}),
        .O({\NLW_RefAddress_reg[1][11]_i_35_O_UNCONNECTED [3],\mux/p_3_in [11:9]}),
        .S({1'b0,\waveRefOutXCorr[0]_52 [11],\RefAddress[1][11]_i_93_n_0 ,\RefAddress[1][11]_i_94_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_36 
       (.CI(\RefAddress_reg[1][8]_i_6_n_0 ),
        .CO({\NLW_RefAddress_reg[1][11]_i_36_CO_UNCONNECTED [3:2],\RefAddress_reg[1][11]_i_36_n_2 ,\RefAddress_reg[1][11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[1]_53 [10:9]}),
        .O({\NLW_RefAddress_reg[1][11]_i_36_O_UNCONNECTED [3],\mux/p_2_in [11:9]}),
        .S({1'b0,\waveRefOutXCorr[1]_53 [11],\RefAddress[1][11]_i_95_n_0 ,\RefAddress[1][11]_i_96_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_41 
       (.CI(\RefAddress_reg[5][1]_i_3_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_41_n_0 ,\RefAddress_reg[1][11]_i_41_n_1 ,\RefAddress_reg[1][11]_i_41_n_2 ,\RefAddress_reg[1][11]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [5]}),
        .O({\RefAddress_reg[1][11]_i_41_n_4 ,\RefAddress_reg[1][11]_i_41_n_5 ,\RefAddress_reg[1][11]_i_41_n_6 ,\RefAddress_reg[1][11]_i_41_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [8:6],\RefAddress[1][11]_i_97_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_49 
       (.CI(\RefAddress_reg[1][11]_i_59_n_0 ),
        .CO({\NLW_RefAddress_reg[1][11]_i_49_CO_UNCONNECTED [3:2],\RefAddress_reg[1][11]_i_49_n_2 ,\NLW_RefAddress_reg[1][11]_i_49_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[4]_56 [13]}),
        .O({\NLW_RefAddress_reg[1][11]_i_49_O_UNCONNECTED [3:1],\RefAddress_reg[1][11]_i_49_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[1][11]_i_98_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_50 
       (.CI(\RefAddress_reg[1][11]_i_60_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_50_n_0 ,\RefAddress_reg[1][11]_i_50_n_1 ,\RefAddress_reg[1][11]_i_50_n_2 ,\RefAddress_reg[1][11]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[4]_56 [5]}),
        .O({\RefAddress_reg[1][11]_i_50_n_4 ,\RefAddress_reg[1][11]_i_50_n_5 ,\RefAddress_reg[1][11]_i_50_n_6 ,\RefAddress_reg[1][11]_i_50_n_7 }),
        .S({\waveRefOutXCorr[4]_56 [8:6],\RefAddress[1][11]_i_99_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_51 
       (.CI(\RefAddress_reg[1][11]_i_53_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_51_n_0 ,\RefAddress_reg[1][11]_i_51_n_1 ,\RefAddress_reg[1][11]_i_51_n_2 ,\RefAddress_reg[1][11]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[6]_58 [12],1'b0,\waveRefOutXCorr[6]_58 [10:9]}),
        .O({\RefAddress_reg[1][11]_i_51_n_4 ,\RefAddress_reg[1][11]_i_51_n_5 ,\RefAddress_reg[1][11]_i_51_n_6 ,\RefAddress_reg[1][11]_i_51_n_7 }),
        .S({\RefAddress[1][11]_i_100_n_0 ,\waveRefOutXCorr[6]_58 [11],\RefAddress[1][11]_i_101_n_0 ,\RefAddress[1][11]_i_102_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_52 
       (.CI(1'b0),
        .CO({\RefAddress_reg[1][11]_i_52_n_0 ,\RefAddress_reg[1][11]_i_52_n_1 ,\RefAddress_reg[1][11]_i_52_n_2 ,\RefAddress_reg[1][11]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[6]_58 [4:2],1'b0}),
        .O({\RefAddress_reg[1][11]_i_52_n_4 ,\RefAddress_reg[1][11]_i_52_n_5 ,\RefAddress_reg[1][11]_i_52_n_6 ,\RefAddress_reg[1][11]_i_52_n_7 }),
        .S({\RefAddress[1][11]_i_103_n_0 ,\RefAddress[1][11]_i_104_n_0 ,\RefAddress[1][11]_i_105_n_0 ,\waveRefOutXCorr[6]_58 [1]}));
  CARRY4 \RefAddress_reg[1][11]_i_53 
       (.CI(\RefAddress_reg[1][11]_i_52_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_53_n_0 ,\RefAddress_reg[1][11]_i_53_n_1 ,\RefAddress_reg[1][11]_i_53_n_2 ,\RefAddress_reg[1][11]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[6]_58 [5]}),
        .O({\RefAddress_reg[1][11]_i_53_n_4 ,\RefAddress_reg[1][11]_i_53_n_5 ,\RefAddress_reg[1][11]_i_53_n_6 ,\RefAddress_reg[1][11]_i_53_n_7 }),
        .S({\waveRefOutXCorr[6]_58 [8:6],\RefAddress[1][11]_i_106_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_54 
       (.CI(\RefAddress_reg[1][11]_i_55_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_54_n_0 ,\RefAddress_reg[1][11]_i_54_n_1 ,\RefAddress_reg[1][11]_i_54_n_2 ,\RefAddress_reg[1][11]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[7]_59 [5]}),
        .O({\RefAddress_reg[1][11]_i_54_n_4 ,\RefAddress_reg[1][11]_i_54_n_5 ,\RefAddress_reg[1][11]_i_54_n_6 ,\RefAddress_reg[1][11]_i_54_n_7 }),
        .S({\waveRefOutXCorr[7]_59 [8:6],\RefAddress[1][11]_i_107_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_55 
       (.CI(1'b0),
        .CO({\RefAddress_reg[1][11]_i_55_n_0 ,\RefAddress_reg[1][11]_i_55_n_1 ,\RefAddress_reg[1][11]_i_55_n_2 ,\RefAddress_reg[1][11]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[7]_59 [4:2],1'b0}),
        .O({\RefAddress_reg[1][11]_i_55_n_4 ,\RefAddress_reg[1][11]_i_55_n_5 ,\RefAddress_reg[1][11]_i_55_n_6 ,\RefAddress_reg[1][11]_i_55_n_7 }),
        .S({\RefAddress[1][11]_i_108_n_0 ,\RefAddress[1][11]_i_109_n_0 ,\RefAddress[1][11]_i_110_n_0 ,\waveRefOutXCorr[7]_59 [1]}));
  CARRY4 \RefAddress_reg[1][11]_i_56 
       (.CI(\RefAddress_reg[1][11]_i_62_n_0 ),
        .CO({\NLW_RefAddress_reg[1][11]_i_56_CO_UNCONNECTED [3:2],\RefAddress_reg[1][11]_i_56_n_2 ,\NLW_RefAddress_reg[1][11]_i_56_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[5]_57 [13]}),
        .O({\NLW_RefAddress_reg[1][11]_i_56_O_UNCONNECTED [3:1],\RefAddress_reg[1][11]_i_56_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[1][11]_i_111_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_57 
       (.CI(\RefAddress_reg[1][11]_i_54_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_57_n_0 ,\RefAddress_reg[1][11]_i_57_n_1 ,\RefAddress_reg[1][11]_i_57_n_2 ,\RefAddress_reg[1][11]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[7]_59 [12],1'b0,\waveRefOutXCorr[7]_59 [10:9]}),
        .O({\RefAddress_reg[1][11]_i_57_n_4 ,\RefAddress_reg[1][11]_i_57_n_5 ,\RefAddress_reg[1][11]_i_57_n_6 ,\RefAddress_reg[1][11]_i_57_n_7 }),
        .S({\RefAddress[1][11]_i_112_n_0 ,\waveRefOutXCorr[7]_59 [11],\RefAddress[1][11]_i_113_n_0 ,\RefAddress[1][11]_i_114_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_58 
       (.CI(\RefAddress_reg[1][11]_i_65_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_58_n_0 ,\RefAddress_reg[1][11]_i_58_n_1 ,\RefAddress_reg[1][11]_i_58_n_2 ,\RefAddress_reg[1][11]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[5]_57 [5]}),
        .O({\RefAddress_reg[1][11]_i_58_n_4 ,\RefAddress_reg[1][11]_i_58_n_5 ,\RefAddress_reg[1][11]_i_58_n_6 ,\RefAddress_reg[1][11]_i_58_n_7 }),
        .S({\waveRefOutXCorr[5]_57 [8:6],\RefAddress[1][11]_i_115_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_59 
       (.CI(\RefAddress_reg[1][11]_i_50_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_59_n_0 ,\RefAddress_reg[1][11]_i_59_n_1 ,\RefAddress_reg[1][11]_i_59_n_2 ,\RefAddress_reg[1][11]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[4]_56 [12],1'b0,\waveRefOutXCorr[4]_56 [10:9]}),
        .O({\RefAddress_reg[1][11]_i_59_n_4 ,\RefAddress_reg[1][11]_i_59_n_5 ,\RefAddress_reg[1][11]_i_59_n_6 ,\RefAddress_reg[1][11]_i_59_n_7 }),
        .S({\RefAddress[1][11]_i_116_n_0 ,\waveRefOutXCorr[4]_56 [11],\RefAddress[1][11]_i_117_n_0 ,\RefAddress[1][11]_i_118_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_60 
       (.CI(1'b0),
        .CO({\RefAddress_reg[1][11]_i_60_n_0 ,\RefAddress_reg[1][11]_i_60_n_1 ,\RefAddress_reg[1][11]_i_60_n_2 ,\RefAddress_reg[1][11]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[4]_56 [4:2],1'b0}),
        .O({\RefAddress_reg[1][11]_i_60_n_4 ,\RefAddress_reg[1][11]_i_60_n_5 ,\RefAddress_reg[1][11]_i_60_n_6 ,\RefAddress_reg[1][11]_i_60_n_7 }),
        .S({\RefAddress[1][11]_i_119_n_0 ,\RefAddress[1][11]_i_120_n_0 ,\RefAddress[1][11]_i_121_n_0 ,\waveRefOutXCorr[4]_56 [1]}));
  CARRY4 \RefAddress_reg[1][11]_i_62 
       (.CI(\RefAddress_reg[1][11]_i_58_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_62_n_0 ,\RefAddress_reg[1][11]_i_62_n_1 ,\RefAddress_reg[1][11]_i_62_n_2 ,\RefAddress_reg[1][11]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[5]_57 [12],1'b0,\waveRefOutXCorr[5]_57 [10:9]}),
        .O({\RefAddress_reg[1][11]_i_62_n_4 ,\RefAddress_reg[1][11]_i_62_n_5 ,\RefAddress_reg[1][11]_i_62_n_6 ,\RefAddress_reg[1][11]_i_62_n_7 }),
        .S({\RefAddress[1][11]_i_122_n_0 ,\waveRefOutXCorr[5]_57 [11],\RefAddress[1][11]_i_123_n_0 ,\RefAddress[1][11]_i_124_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_65 
       (.CI(1'b0),
        .CO({\RefAddress_reg[1][11]_i_65_n_0 ,\RefAddress_reg[1][11]_i_65_n_1 ,\RefAddress_reg[1][11]_i_65_n_2 ,\RefAddress_reg[1][11]_i_65_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[5]_57 [4:2],1'b0}),
        .O({\RefAddress_reg[1][11]_i_65_n_4 ,\RefAddress_reg[1][11]_i_65_n_5 ,\RefAddress_reg[1][11]_i_65_n_6 ,\RefAddress_reg[1][11]_i_65_n_7 }),
        .S({\RefAddress[1][11]_i_125_n_0 ,\RefAddress[1][11]_i_126_n_0 ,\RefAddress[1][11]_i_127_n_0 ,\waveRefOutXCorr[5]_57 [1]}));
  CARRY4 \RefAddress_reg[1][11]_i_67 
       (.CI(\RefAddress_reg[1][11]_i_57_n_0 ),
        .CO({\NLW_RefAddress_reg[1][11]_i_67_CO_UNCONNECTED [3:2],\RefAddress_reg[1][11]_i_67_n_2 ,\NLW_RefAddress_reg[1][11]_i_67_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[7]_59 [13]}),
        .O({\NLW_RefAddress_reg[1][11]_i_67_O_UNCONNECTED [3:1],\RefAddress_reg[1][11]_i_67_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[1][11]_i_128_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_69 
       (.CI(\RefAddress_reg[1][11]_i_51_n_0 ),
        .CO({\NLW_RefAddress_reg[1][11]_i_69_CO_UNCONNECTED [3:2],\RefAddress_reg[1][11]_i_69_n_2 ,\NLW_RefAddress_reg[1][11]_i_69_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[6]_58 [13]}),
        .O({\NLW_RefAddress_reg[1][11]_i_69_O_UNCONNECTED [3:1],\RefAddress_reg[1][11]_i_69_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[1][11]_i_129_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_71 
       (.CI(\RefAddress_reg[1][11]_i_77_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_71_n_0 ,\RefAddress_reg[1][11]_i_71_n_1 ,\RefAddress_reg[1][11]_i_71_n_2 ,\RefAddress_reg[1][11]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [5]}),
        .O(\mux/p_0_in [8:5]),
        .S({\waveRefOutXCorr[2]_54 [8:6],\RefAddress[1][11]_i_130_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_77 
       (.CI(1'b0),
        .CO({\RefAddress_reg[1][11]_i_77_n_0 ,\RefAddress_reg[1][11]_i_77_n_1 ,\RefAddress_reg[1][11]_i_77_n_2 ,\RefAddress_reg[1][11]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [4:2],1'b0}),
        .O({\mux/p_0_in [4:2],\RefAddress_reg[1][11]_i_77_n_7 }),
        .S({\RefAddress[1][11]_i_131_n_0 ,\RefAddress[1][11]_i_132_n_0 ,\RefAddress[1][11]_i_133_n_0 ,\waveRefOutXCorr[2]_54 [1]}));
  CARRY4 \RefAddress_reg[1][11]_i_81 
       (.CI(\RefAddress_reg[1][0]_i_10_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_81_n_0 ,\RefAddress_reg[1][11]_i_81_n_1 ,\RefAddress_reg[1][11]_i_81_n_2 ,\RefAddress_reg[1][11]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [5]}),
        .O({\RefAddress_reg[1][11]_i_81_n_4 ,\RefAddress_reg[1][11]_i_81_n_5 ,\RefAddress_reg[1][11]_i_81_n_6 ,\RefAddress_reg[1][11]_i_81_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [8:6],\RefAddress[1][11]_i_134_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_88 
       (.CI(\RefAddress_reg[5][11]_i_84_n_0 ),
        .CO({\RefAddress_reg[1][11]_i_88_n_0 ,\RefAddress_reg[1][11]_i_88_n_1 ,\RefAddress_reg[1][11]_i_88_n_2 ,\RefAddress_reg[1][11]_i_88_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [5]}),
        .O({\RefAddress_reg[1][11]_i_88_n_4 ,\RefAddress_reg[1][11]_i_88_n_5 ,\RefAddress_reg[1][11]_i_88_n_6 ,\RefAddress_reg[1][11]_i_88_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [8:6],\RefAddress[1][11]_i_135_n_0 }));
  CARRY4 \RefAddress_reg[1][11]_i_9 
       (.CI(\RefAddress_reg[1][8]_i_3_n_0 ),
        .CO({\NLW_RefAddress_reg[1][11]_i_9_CO_UNCONNECTED [3:2],\RefAddress_reg[1][11]_i_9_n_2 ,\RefAddress_reg[1][11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[3]_55 [10:9]}),
        .O({\NLW_RefAddress_reg[1][11]_i_9_O_UNCONNECTED [3],\RefAddress_reg[1][11]_i_9_n_5 ,\RefAddress_reg[1][11]_i_9_n_6 ,\RefAddress_reg[1][11]_i_9_n_7 }),
        .S({1'b0,\waveRefOutXCorr[3]_55 [11],\RefAddress[1][11]_i_37_n_0 ,\RefAddress[1][11]_i_38_n_0 }));
  CARRY4 \RefAddress_reg[1][4]_i_3 
       (.CI(1'b0),
        .CO({\RefAddress_reg[1][4]_i_3_n_0 ,\RefAddress_reg[1][4]_i_3_n_1 ,\RefAddress_reg[1][4]_i_3_n_2 ,\RefAddress_reg[1][4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [4:2],1'b0}),
        .O({\RefAddress_reg[1][4]_i_3_n_4 ,\RefAddress_reg[1][4]_i_3_n_5 ,\RefAddress_reg[1][4]_i_3_n_6 ,\NLW_RefAddress_reg[1][4]_i_3_O_UNCONNECTED [0]}),
        .S({\RefAddress[1][4]_i_7_n_0 ,\RefAddress[1][4]_i_8_n_0 ,\RefAddress[1][4]_i_9_n_0 ,\waveRefOutXCorr[3]_55 [1]}));
  CARRY4 \RefAddress_reg[1][4]_i_4 
       (.CI(1'b0),
        .CO({\RefAddress_reg[1][4]_i_4_n_0 ,\RefAddress_reg[1][4]_i_4_n_1 ,\RefAddress_reg[1][4]_i_4_n_2 ,\RefAddress_reg[1][4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [4:2],1'b0}),
        .O({\RefAddress_reg[1][4]_i_4_n_4 ,\RefAddress_reg[1][4]_i_4_n_5 ,\RefAddress_reg[1][4]_i_4_n_6 ,\NLW_RefAddress_reg[1][4]_i_4_O_UNCONNECTED [0]}),
        .S({\RefAddress[1][4]_i_10_n_0 ,\RefAddress[1][4]_i_11_n_0 ,\RefAddress[1][4]_i_12_n_0 ,\waveRefOutXCorr[2]_54 [1]}));
  CARRY4 \RefAddress_reg[1][4]_i_5 
       (.CI(1'b0),
        .CO({\RefAddress_reg[1][4]_i_5_n_0 ,\RefAddress_reg[1][4]_i_5_n_1 ,\RefAddress_reg[1][4]_i_5_n_2 ,\RefAddress_reg[1][4]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [4:2],1'b0}),
        .O({\mux/p_3_in [4:2],\NLW_RefAddress_reg[1][4]_i_5_O_UNCONNECTED [0]}),
        .S({\RefAddress[1][4]_i_13_n_0 ,\RefAddress[1][4]_i_14_n_0 ,\RefAddress[1][4]_i_15_n_0 ,\waveRefOutXCorr[0]_52 [1]}));
  CARRY4 \RefAddress_reg[1][4]_i_6 
       (.CI(1'b0),
        .CO({\RefAddress_reg[1][4]_i_6_n_0 ,\RefAddress_reg[1][4]_i_6_n_1 ,\RefAddress_reg[1][4]_i_6_n_2 ,\RefAddress_reg[1][4]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [4:2],1'b0}),
        .O({\mux/p_2_in [4:2],\NLW_RefAddress_reg[1][4]_i_6_O_UNCONNECTED [0]}),
        .S({\RefAddress[1][4]_i_16_n_0 ,\RefAddress[1][4]_i_17_n_0 ,\RefAddress[1][4]_i_18_n_0 ,\waveRefOutXCorr[1]_53 [1]}));
  CARRY4 \RefAddress_reg[1][8]_i_3 
       (.CI(\RefAddress_reg[1][4]_i_3_n_0 ),
        .CO({\RefAddress_reg[1][8]_i_3_n_0 ,\RefAddress_reg[1][8]_i_3_n_1 ,\RefAddress_reg[1][8]_i_3_n_2 ,\RefAddress_reg[1][8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [5]}),
        .O({\RefAddress_reg[1][8]_i_3_n_4 ,\RefAddress_reg[1][8]_i_3_n_5 ,\RefAddress_reg[1][8]_i_3_n_6 ,\RefAddress_reg[1][8]_i_3_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [8:6],\RefAddress[1][8]_i_7_n_0 }));
  CARRY4 \RefAddress_reg[1][8]_i_4 
       (.CI(\RefAddress_reg[1][4]_i_4_n_0 ),
        .CO({\RefAddress_reg[1][8]_i_4_n_0 ,\RefAddress_reg[1][8]_i_4_n_1 ,\RefAddress_reg[1][8]_i_4_n_2 ,\RefAddress_reg[1][8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [5]}),
        .O({\RefAddress_reg[1][8]_i_4_n_4 ,\RefAddress_reg[1][8]_i_4_n_5 ,\RefAddress_reg[1][8]_i_4_n_6 ,\RefAddress_reg[1][8]_i_4_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [8:6],\RefAddress[1][8]_i_8_n_0 }));
  CARRY4 \RefAddress_reg[1][8]_i_5 
       (.CI(\RefAddress_reg[1][4]_i_5_n_0 ),
        .CO({\RefAddress_reg[1][8]_i_5_n_0 ,\RefAddress_reg[1][8]_i_5_n_1 ,\RefAddress_reg[1][8]_i_5_n_2 ,\RefAddress_reg[1][8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [5]}),
        .O(\mux/p_3_in [8:5]),
        .S({\waveRefOutXCorr[0]_52 [8:6],\RefAddress[1][8]_i_9_n_0 }));
  CARRY4 \RefAddress_reg[1][8]_i_6 
       (.CI(\RefAddress_reg[1][4]_i_6_n_0 ),
        .CO({\RefAddress_reg[1][8]_i_6_n_0 ,\RefAddress_reg[1][8]_i_6_n_1 ,\RefAddress_reg[1][8]_i_6_n_2 ,\RefAddress_reg[1][8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [5]}),
        .O(\mux/p_2_in [8:5]),
        .S({\waveRefOutXCorr[1]_53 [8:6],\RefAddress[1][8]_i_10_n_0 }));
  CARRY4 \RefAddress_reg[2][0]_i_5 
       (.CI(\RefAddress_reg[2][11]_i_38_n_0 ),
        .CO({\NLW_RefAddress_reg[2][0]_i_5_CO_UNCONNECTED [3:1],\RefAddress_reg[2][0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[2][0]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[2][0]_i_6 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][0]_i_6_n_0 ,\RefAddress_reg[2][0]_i_6_n_1 ,\RefAddress_reg[2][0]_i_6_n_2 ,\RefAddress_reg[2][0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [5:3],1'b0}),
        .O({\RefAddress_reg[2][0]_i_6_n_4 ,\RefAddress_reg[2][0]_i_6_n_5 ,\RefAddress_reg[2][0]_i_6_n_6 ,\RefAddress_reg[2][0]_i_6_n_7 }),
        .S({\RefAddress[2][0]_i_7_n_0 ,\RefAddress[2][0]_i_8_n_0 ,\RefAddress[2][0]_i_9_n_0 ,\waveRefOutXCorr[1]_53 [2]}));
  CARRY4 \RefAddress_reg[2][11]_i_102 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][11]_i_102_n_0 ,\RefAddress_reg[2][11]_i_102_n_1 ,\RefAddress_reg[2][11]_i_102_n_2 ,\RefAddress_reg[2][11]_i_102_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [5:3],1'b0}),
        .O({\RefAddress_reg[2][11]_i_102_n_4 ,\RefAddress_reg[2][11]_i_102_n_5 ,\RefAddress_reg[2][11]_i_102_n_6 ,\RefAddress_reg[2][11]_i_102_n_7 }),
        .S({\RefAddress[2][11]_i_138_n_0 ,\RefAddress[2][11]_i_139_n_0 ,\RefAddress[2][11]_i_140_n_0 ,\waveRefOutXCorr[0]_52 [2]}));
  CARRY4 \RefAddress_reg[2][11]_i_11 
       (.CI(\RefAddress_reg[2][9]_i_3_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_11_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [10]}),
        .O({\NLW_RefAddress_reg[2][11]_i_11_O_UNCONNECTED [3:2],\RefAddress_reg[2][11]_i_11_n_6 ,\RefAddress_reg[2][11]_i_11_n_7 }),
        .S({1'b0,1'b0,\RefAddress[2][11]_i_44_n_0 ,\RefAddress[2][11]_i_45_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_118 
       (.CI(\RefAddress_reg[2][11]_i_55_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_118_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_118_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[2][11]_i_118_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[2][11]_i_122 
       (.CI(\RefAddress_reg[2][11]_i_53_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_122_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_122_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[2][11]_i_122_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[2][11]_i_131 
       (.CI(\RefAddress_reg[2][11]_i_58_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_131_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_131_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[2][11]_i_131_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[2][11]_i_14 
       (.CI(\RefAddress_reg[2][11]_i_24_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_14_n_0 ,\RefAddress_reg[2][11]_i_14_n_1 ,\RefAddress_reg[2][11]_i_14_n_2 ,\RefAddress_reg[2][11]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [13],1'b0,\waveRefOutXCorr[3]_55 [11:10]}),
        .O({\RefAddress_reg[2][11]_i_14_n_4 ,\RefAddress_reg[2][11]_i_14_n_5 ,\RefAddress_reg[2][11]_i_14_n_6 ,\RefAddress_reg[2][11]_i_14_n_7 }),
        .S({\RefAddress[2][11]_i_50_n_0 ,\waveRefOutXCorr[3]_55 [12],\RefAddress[2][11]_i_51_n_0 ,\RefAddress[2][11]_i_52_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_15 
       (.CI(\RefAddress_reg[2][11]_i_14_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_15_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[2][11]_i_15_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[2][11]_i_23 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][11]_i_23_n_0 ,\RefAddress_reg[2][11]_i_23_n_1 ,\RefAddress_reg[2][11]_i_23_n_2 ,\RefAddress_reg[2][11]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [5:3],1'b0}),
        .O({\RefAddress_reg[2][11]_i_23_n_4 ,\RefAddress_reg[2][11]_i_23_n_5 ,\RefAddress_reg[2][11]_i_23_n_6 ,\RefAddress_reg[2][11]_i_23_n_7 }),
        .S({\RefAddress[2][11]_i_69_n_0 ,\RefAddress[2][11]_i_70_n_0 ,\RefAddress[2][11]_i_71_n_0 ,\waveRefOutXCorr[3]_55 [2]}));
  CARRY4 \RefAddress_reg[2][11]_i_24 
       (.CI(\RefAddress_reg[2][11]_i_23_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_24_n_0 ,\RefAddress_reg[2][11]_i_24_n_1 ,\RefAddress_reg[2][11]_i_24_n_2 ,\RefAddress_reg[2][11]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [6]}),
        .O({\RefAddress_reg[2][11]_i_24_n_4 ,\RefAddress_reg[2][11]_i_24_n_5 ,\RefAddress_reg[2][11]_i_24_n_6 ,\RefAddress_reg[2][11]_i_24_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [9:7],\RefAddress[2][11]_i_72_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_26 
       (.CI(\RefAddress_reg[2][11]_i_62_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_26_n_0 ,\RefAddress_reg[2][11]_i_26_n_1 ,\RefAddress_reg[2][11]_i_26_n_2 ,\RefAddress_reg[2][11]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[6]_58 [6]}),
        .O({\RefAddress_reg[2][11]_i_26_n_4 ,\RefAddress_reg[2][11]_i_26_n_5 ,\RefAddress_reg[2][11]_i_26_n_6 ,\RefAddress_reg[2][11]_i_26_n_7 }),
        .S({\waveRefOutXCorr[6]_58 [9:7],\RefAddress[2][11]_i_73_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_27 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][11]_i_27_n_0 ,\RefAddress_reg[2][11]_i_27_n_1 ,\RefAddress_reg[2][11]_i_27_n_2 ,\RefAddress_reg[2][11]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[7]_59 [5:3],1'b0}),
        .O({\RefAddress_reg[2][11]_i_27_n_4 ,\RefAddress_reg[2][11]_i_27_n_5 ,\RefAddress_reg[2][11]_i_27_n_6 ,\RefAddress_reg[2][11]_i_27_n_7 }),
        .S({\RefAddress[2][11]_i_74_n_0 ,\RefAddress[2][11]_i_75_n_0 ,\RefAddress[2][11]_i_76_n_0 ,\waveRefOutXCorr[7]_59 [2]}));
  CARRY4 \RefAddress_reg[2][11]_i_28 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][11]_i_28_n_0 ,\RefAddress_reg[2][11]_i_28_n_1 ,\RefAddress_reg[2][11]_i_28_n_2 ,\RefAddress_reg[2][11]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[5]_57 [5:3],1'b0}),
        .O({\RefAddress_reg[2][11]_i_28_n_4 ,\RefAddress_reg[2][11]_i_28_n_5 ,\RefAddress_reg[2][11]_i_28_n_6 ,\RefAddress_reg[2][11]_i_28_n_7 }),
        .S({\RefAddress[2][11]_i_77_n_0 ,\RefAddress[2][11]_i_78_n_0 ,\RefAddress[2][11]_i_79_n_0 ,\waveRefOutXCorr[5]_57 [2]}));
  CARRY4 \RefAddress_reg[2][11]_i_31 
       (.CI(\RefAddress_reg[2][11]_i_81_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_31_n_0 ,\RefAddress_reg[2][11]_i_31_n_1 ,\RefAddress_reg[2][11]_i_31_n_2 ,\RefAddress_reg[2][11]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [13],1'b0,\waveRefOutXCorr[2]_54 [11:10]}),
        .O({\RefAddress_reg[2][11]_i_31_n_4 ,\RefAddress_reg[2][11]_i_31_n_5 ,\RefAddress_reg[2][11]_i_31_n_6 ,\RefAddress_reg[2][11]_i_31_n_7 }),
        .S({\RefAddress[2][11]_i_83_n_0 ,\waveRefOutXCorr[2]_54 [12],\RefAddress[2][11]_i_84_n_0 ,\RefAddress[2][11]_i_85_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_32 
       (.CI(\RefAddress_reg[2][11]_i_31_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_32_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[2][11]_i_32_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[2][11]_i_36 
       (.CI(\RefAddress_reg[2][11]_i_90_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_36_n_0 ,\RefAddress_reg[2][11]_i_36_n_1 ,\RefAddress_reg[2][11]_i_36_n_2 ,\RefAddress_reg[2][11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [13],1'b0,\waveRefOutXCorr[0]_52 [11:10]}),
        .O({\RefAddress_reg[2][11]_i_36_n_4 ,\RefAddress_reg[2][11]_i_36_n_5 ,\RefAddress_reg[2][11]_i_36_n_6 ,\RefAddress_reg[2][11]_i_36_n_7 }),
        .S({\RefAddress[2][11]_i_92_n_0 ,\waveRefOutXCorr[0]_52 [12],\RefAddress[2][11]_i_93_n_0 ,\RefAddress[2][11]_i_94_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_38 
       (.CI(\RefAddress_reg[2][11]_i_97_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_38_n_0 ,\RefAddress_reg[2][11]_i_38_n_1 ,\RefAddress_reg[2][11]_i_38_n_2 ,\RefAddress_reg[2][11]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [13],1'b0,\waveRefOutXCorr[1]_53 [11:10]}),
        .O({\RefAddress_reg[2][11]_i_38_n_4 ,\RefAddress_reg[2][11]_i_38_n_5 ,\RefAddress_reg[2][11]_i_38_n_6 ,\RefAddress_reg[2][11]_i_38_n_7 }),
        .S({\RefAddress[2][11]_i_98_n_0 ,\waveRefOutXCorr[1]_53 [12],\RefAddress[2][11]_i_99_n_0 ,\RefAddress[2][11]_i_100_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_43 
       (.CI(\RefAddress_reg[2][11]_i_36_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_43_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[2][11]_i_43_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[2][11]_i_46 
       (.CI(\RefAddress_reg[2][9]_i_7_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_46_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [10]}),
        .O({\NLW_RefAddress_reg[2][11]_i_46_O_UNCONNECTED [3:2],\RefAddress_reg[2][11]_i_46_n_6 ,\RefAddress_reg[2][11]_i_46_n_7 }),
        .S({1'b0,1'b0,\RefAddress[2][11]_i_103_n_0 ,\RefAddress[2][11]_i_104_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_48 
       (.CI(\RefAddress_reg[2][9]_i_8_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_48_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [10]}),
        .O({\NLW_RefAddress_reg[2][11]_i_48_O_UNCONNECTED [3:2],\RefAddress_reg[2][11]_i_48_n_6 ,\RefAddress_reg[2][11]_i_48_n_7 }),
        .S({1'b0,1'b0,\RefAddress[2][11]_i_106_n_0 ,\RefAddress[2][11]_i_107_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_53 
       (.CI(\RefAddress_reg[2][11]_i_63_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_53_n_0 ,\RefAddress_reg[2][11]_i_53_n_1 ,\RefAddress_reg[2][11]_i_53_n_2 ,\RefAddress_reg[2][11]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[5]_57 [13],1'b0,\waveRefOutXCorr[5]_57 [11:10]}),
        .O({\RefAddress_reg[2][11]_i_53_n_4 ,\RefAddress_reg[2][11]_i_53_n_5 ,\RefAddress_reg[2][11]_i_53_n_6 ,\RefAddress_reg[2][11]_i_53_n_7 }),
        .S({\RefAddress[2][11]_i_108_n_0 ,\waveRefOutXCorr[5]_57 [12],\RefAddress[2][11]_i_109_n_0 ,\RefAddress[2][11]_i_110_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_54 
       (.CI(\RefAddress_reg[2][11]_i_56_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_54_n_0 ,\RefAddress_reg[2][11]_i_54_n_1 ,\RefAddress_reg[2][11]_i_54_n_2 ,\RefAddress_reg[2][11]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[4]_56 [6]}),
        .O({\RefAddress_reg[2][11]_i_54_n_4 ,\RefAddress_reg[2][11]_i_54_n_5 ,\RefAddress_reg[2][11]_i_54_n_6 ,\RefAddress_reg[2][11]_i_54_n_7 }),
        .S({\waveRefOutXCorr[4]_56 [9:7],\RefAddress[2][11]_i_111_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_55 
       (.CI(\RefAddress_reg[2][11]_i_54_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_55_n_0 ,\RefAddress_reg[2][11]_i_55_n_1 ,\RefAddress_reg[2][11]_i_55_n_2 ,\RefAddress_reg[2][11]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[4]_56 [13],1'b0,\waveRefOutXCorr[4]_56 [11:10]}),
        .O({\RefAddress_reg[2][11]_i_55_n_4 ,\RefAddress_reg[2][11]_i_55_n_5 ,\RefAddress_reg[2][11]_i_55_n_6 ,\RefAddress_reg[2][11]_i_55_n_7 }),
        .S({\RefAddress[2][11]_i_112_n_0 ,\waveRefOutXCorr[4]_56 [12],\RefAddress[2][11]_i_113_n_0 ,\RefAddress[2][11]_i_114_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_56 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][11]_i_56_n_0 ,\RefAddress_reg[2][11]_i_56_n_1 ,\RefAddress_reg[2][11]_i_56_n_2 ,\RefAddress_reg[2][11]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[4]_56 [5:3],1'b0}),
        .O({\RefAddress_reg[2][11]_i_56_n_4 ,\RefAddress_reg[2][11]_i_56_n_5 ,\RefAddress_reg[2][11]_i_56_n_6 ,\RefAddress_reg[2][11]_i_56_n_7 }),
        .S({\RefAddress[2][11]_i_115_n_0 ,\RefAddress[2][11]_i_116_n_0 ,\RefAddress[2][11]_i_117_n_0 ,\waveRefOutXCorr[4]_56 [2]}));
  CARRY4 \RefAddress_reg[2][11]_i_58 
       (.CI(\RefAddress_reg[2][11]_i_26_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_58_n_0 ,\RefAddress_reg[2][11]_i_58_n_1 ,\RefAddress_reg[2][11]_i_58_n_2 ,\RefAddress_reg[2][11]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[6]_58 [13],1'b0,\waveRefOutXCorr[6]_58 [11:10]}),
        .O({\RefAddress_reg[2][11]_i_58_n_4 ,\RefAddress_reg[2][11]_i_58_n_5 ,\RefAddress_reg[2][11]_i_58_n_6 ,\RefAddress_reg[2][11]_i_58_n_7 }),
        .S({\RefAddress[2][11]_i_119_n_0 ,\waveRefOutXCorr[6]_58 [12],\RefAddress[2][11]_i_120_n_0 ,\RefAddress[2][11]_i_121_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_60 
       (.CI(\RefAddress_reg[2][11]_i_65_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_60_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[2][11]_i_60_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[2][11]_i_62 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][11]_i_62_n_0 ,\RefAddress_reg[2][11]_i_62_n_1 ,\RefAddress_reg[2][11]_i_62_n_2 ,\RefAddress_reg[2][11]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[6]_58 [5:3],1'b0}),
        .O({\RefAddress_reg[2][11]_i_62_n_4 ,\RefAddress_reg[2][11]_i_62_n_5 ,\RefAddress_reg[2][11]_i_62_n_6 ,\RefAddress_reg[2][11]_i_62_n_7 }),
        .S({\RefAddress[2][11]_i_123_n_0 ,\RefAddress[2][11]_i_124_n_0 ,\RefAddress[2][11]_i_125_n_0 ,\waveRefOutXCorr[6]_58 [2]}));
  CARRY4 \RefAddress_reg[2][11]_i_63 
       (.CI(\RefAddress_reg[2][11]_i_28_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_63_n_0 ,\RefAddress_reg[2][11]_i_63_n_1 ,\RefAddress_reg[2][11]_i_63_n_2 ,\RefAddress_reg[2][11]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[5]_57 [6]}),
        .O({\RefAddress_reg[2][11]_i_63_n_4 ,\RefAddress_reg[2][11]_i_63_n_5 ,\RefAddress_reg[2][11]_i_63_n_6 ,\RefAddress_reg[2][11]_i_63_n_7 }),
        .S({\waveRefOutXCorr[5]_57 [9:7],\RefAddress[2][11]_i_126_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_65 
       (.CI(\RefAddress_reg[2][11]_i_67_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_65_n_0 ,\RefAddress_reg[2][11]_i_65_n_1 ,\RefAddress_reg[2][11]_i_65_n_2 ,\RefAddress_reg[2][11]_i_65_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[7]_59 [13],1'b0,\waveRefOutXCorr[7]_59 [11:10]}),
        .O({\RefAddress_reg[2][11]_i_65_n_4 ,\RefAddress_reg[2][11]_i_65_n_5 ,\RefAddress_reg[2][11]_i_65_n_6 ,\RefAddress_reg[2][11]_i_65_n_7 }),
        .S({\RefAddress[2][11]_i_127_n_0 ,\waveRefOutXCorr[7]_59 [12],\RefAddress[2][11]_i_128_n_0 ,\RefAddress[2][11]_i_129_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_67 
       (.CI(\RefAddress_reg[2][11]_i_27_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_67_n_0 ,\RefAddress_reg[2][11]_i_67_n_1 ,\RefAddress_reg[2][11]_i_67_n_2 ,\RefAddress_reg[2][11]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[7]_59 [6]}),
        .O({\RefAddress_reg[2][11]_i_67_n_4 ,\RefAddress_reg[2][11]_i_67_n_5 ,\RefAddress_reg[2][11]_i_67_n_6 ,\RefAddress_reg[2][11]_i_67_n_7 }),
        .S({\waveRefOutXCorr[7]_59 [9:7],\RefAddress[2][11]_i_130_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_81 
       (.CI(\RefAddress_reg[2][11]_i_86_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_81_n_0 ,\RefAddress_reg[2][11]_i_81_n_1 ,\RefAddress_reg[2][11]_i_81_n_2 ,\RefAddress_reg[2][11]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [6]}),
        .O({\RefAddress_reg[2][11]_i_81_n_4 ,\RefAddress_reg[2][11]_i_81_n_5 ,\RefAddress_reg[2][11]_i_81_n_6 ,\RefAddress_reg[2][11]_i_81_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [9:7],\RefAddress[2][11]_i_132_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_86 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][11]_i_86_n_0 ,\RefAddress_reg[2][11]_i_86_n_1 ,\RefAddress_reg[2][11]_i_86_n_2 ,\RefAddress_reg[2][11]_i_86_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [5:3],1'b0}),
        .O({\RefAddress_reg[2][11]_i_86_n_4 ,\RefAddress_reg[2][11]_i_86_n_5 ,\RefAddress_reg[2][11]_i_86_n_6 ,\RefAddress_reg[2][11]_i_86_n_7 }),
        .S({\RefAddress[2][11]_i_133_n_0 ,\RefAddress[2][11]_i_134_n_0 ,\RefAddress[2][11]_i_135_n_0 ,\waveRefOutXCorr[2]_54 [2]}));
  CARRY4 \RefAddress_reg[2][11]_i_9 
       (.CI(\RefAddress_reg[2][9]_i_2_n_0 ),
        .CO({\NLW_RefAddress_reg[2][11]_i_9_CO_UNCONNECTED [3:1],\RefAddress_reg[2][11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [10]}),
        .O({\NLW_RefAddress_reg[2][11]_i_9_O_UNCONNECTED [3:2],\RefAddress_reg[2][11]_i_9_n_6 ,\RefAddress_reg[2][11]_i_9_n_7 }),
        .S({1'b0,1'b0,\RefAddress[2][11]_i_40_n_0 ,\RefAddress[2][11]_i_41_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_90 
       (.CI(\RefAddress_reg[2][11]_i_102_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_90_n_0 ,\RefAddress_reg[2][11]_i_90_n_1 ,\RefAddress_reg[2][11]_i_90_n_2 ,\RefAddress_reg[2][11]_i_90_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [6]}),
        .O({\RefAddress_reg[2][11]_i_90_n_4 ,\RefAddress_reg[2][11]_i_90_n_5 ,\RefAddress_reg[2][11]_i_90_n_6 ,\RefAddress_reg[2][11]_i_90_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [9:7],\RefAddress[2][11]_i_136_n_0 }));
  CARRY4 \RefAddress_reg[2][11]_i_97 
       (.CI(\RefAddress_reg[2][0]_i_6_n_0 ),
        .CO({\RefAddress_reg[2][11]_i_97_n_0 ,\RefAddress_reg[2][11]_i_97_n_1 ,\RefAddress_reg[2][11]_i_97_n_2 ,\RefAddress_reg[2][11]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [6]}),
        .O({\RefAddress_reg[2][11]_i_97_n_4 ,\RefAddress_reg[2][11]_i_97_n_5 ,\RefAddress_reg[2][11]_i_97_n_6 ,\RefAddress_reg[2][11]_i_97_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [9:7],\RefAddress[2][11]_i_137_n_0 }));
  CARRY4 \RefAddress_reg[2][5]_i_11 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][5]_i_11_n_0 ,\RefAddress_reg[2][5]_i_11_n_1 ,\RefAddress_reg[2][5]_i_11_n_2 ,\RefAddress_reg[2][5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [5:3],1'b0}),
        .O({\RefAddress_reg[2][5]_i_11_n_4 ,\RefAddress_reg[2][5]_i_11_n_5 ,\RefAddress_reg[2][5]_i_11_n_6 ,\NLW_RefAddress_reg[2][5]_i_11_O_UNCONNECTED [0]}),
        .S({\RefAddress[2][5]_i_13_n_0 ,\RefAddress[2][5]_i_14_n_0 ,\RefAddress[2][5]_i_15_n_0 ,\waveRefOutXCorr[3]_55 [2]}));
  CARRY4 \RefAddress_reg[2][5]_i_12 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][5]_i_12_n_0 ,\RefAddress_reg[2][5]_i_12_n_1 ,\RefAddress_reg[2][5]_i_12_n_2 ,\RefAddress_reg[2][5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [5:3],1'b0}),
        .O({\RefAddress_reg[2][5]_i_12_n_4 ,\RefAddress_reg[2][5]_i_12_n_5 ,\RefAddress_reg[2][5]_i_12_n_6 ,\NLW_RefAddress_reg[2][5]_i_12_O_UNCONNECTED [0]}),
        .S({\RefAddress[2][5]_i_16_n_0 ,\RefAddress[2][5]_i_17_n_0 ,\RefAddress[2][5]_i_18_n_0 ,\waveRefOutXCorr[2]_54 [2]}));
  CARRY4 \RefAddress_reg[2][5]_i_2 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][5]_i_2_n_0 ,\RefAddress_reg[2][5]_i_2_n_1 ,\RefAddress_reg[2][5]_i_2_n_2 ,\RefAddress_reg[2][5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [5:3],1'b0}),
        .O({\RefAddress_reg[2][5]_i_2_n_4 ,\RefAddress_reg[2][5]_i_2_n_5 ,\RefAddress_reg[2][5]_i_2_n_6 ,\NLW_RefAddress_reg[2][5]_i_2_O_UNCONNECTED [0]}),
        .S({\RefAddress[2][5]_i_5_n_0 ,\RefAddress[2][5]_i_6_n_0 ,\RefAddress[2][5]_i_7_n_0 ,\waveRefOutXCorr[0]_52 [2]}));
  CARRY4 \RefAddress_reg[2][5]_i_3 
       (.CI(1'b0),
        .CO({\RefAddress_reg[2][5]_i_3_n_0 ,\RefAddress_reg[2][5]_i_3_n_1 ,\RefAddress_reg[2][5]_i_3_n_2 ,\RefAddress_reg[2][5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [5:3],1'b0}),
        .O({\RefAddress_reg[2][5]_i_3_n_4 ,\RefAddress_reg[2][5]_i_3_n_5 ,\RefAddress_reg[2][5]_i_3_n_6 ,\NLW_RefAddress_reg[2][5]_i_3_O_UNCONNECTED [0]}),
        .S({\RefAddress[2][5]_i_8_n_0 ,\RefAddress[2][5]_i_9_n_0 ,\RefAddress[2][5]_i_10_n_0 ,\waveRefOutXCorr[1]_53 [2]}));
  CARRY4 \RefAddress_reg[2][9]_i_2 
       (.CI(\RefAddress_reg[2][5]_i_2_n_0 ),
        .CO({\RefAddress_reg[2][9]_i_2_n_0 ,\RefAddress_reg[2][9]_i_2_n_1 ,\RefAddress_reg[2][9]_i_2_n_2 ,\RefAddress_reg[2][9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [6]}),
        .O({\RefAddress_reg[2][9]_i_2_n_4 ,\RefAddress_reg[2][9]_i_2_n_5 ,\RefAddress_reg[2][9]_i_2_n_6 ,\RefAddress_reg[2][9]_i_2_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [9:7],\RefAddress[2][9]_i_5_n_0 }));
  CARRY4 \RefAddress_reg[2][9]_i_3 
       (.CI(\RefAddress_reg[2][5]_i_3_n_0 ),
        .CO({\RefAddress_reg[2][9]_i_3_n_0 ,\RefAddress_reg[2][9]_i_3_n_1 ,\RefAddress_reg[2][9]_i_3_n_2 ,\RefAddress_reg[2][9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [6]}),
        .O({\RefAddress_reg[2][9]_i_3_n_4 ,\RefAddress_reg[2][9]_i_3_n_5 ,\RefAddress_reg[2][9]_i_3_n_6 ,\RefAddress_reg[2][9]_i_3_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [9:7],\RefAddress[2][9]_i_6_n_0 }));
  CARRY4 \RefAddress_reg[2][9]_i_7 
       (.CI(\RefAddress_reg[2][5]_i_11_n_0 ),
        .CO({\RefAddress_reg[2][9]_i_7_n_0 ,\RefAddress_reg[2][9]_i_7_n_1 ,\RefAddress_reg[2][9]_i_7_n_2 ,\RefAddress_reg[2][9]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [6]}),
        .O({\RefAddress_reg[2][9]_i_7_n_4 ,\RefAddress_reg[2][9]_i_7_n_5 ,\RefAddress_reg[2][9]_i_7_n_6 ,\RefAddress_reg[2][9]_i_7_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [9:7],\RefAddress[2][9]_i_9_n_0 }));
  CARRY4 \RefAddress_reg[2][9]_i_8 
       (.CI(\RefAddress_reg[2][5]_i_12_n_0 ),
        .CO({\RefAddress_reg[2][9]_i_8_n_0 ,\RefAddress_reg[2][9]_i_8_n_1 ,\RefAddress_reg[2][9]_i_8_n_2 ,\RefAddress_reg[2][9]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [6]}),
        .O({\RefAddress_reg[2][9]_i_8_n_4 ,\RefAddress_reg[2][9]_i_8_n_5 ,\RefAddress_reg[2][9]_i_8_n_6 ,\RefAddress_reg[2][9]_i_8_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [9:7],\RefAddress[2][9]_i_10_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_10 
       (.CI(\RefAddress_reg[3][8]_i_3_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_10_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_10_n_2 ,\RefAddress_reg[3][11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [9]}),
        .O({\NLW_RefAddress_reg[3][11]_i_10_O_UNCONNECTED [3],\RefAddress_reg[3][11]_i_10_n_5 ,\RefAddress_reg[3][11]_i_10_n_6 ,\RefAddress_reg[3][11]_i_10_n_7 }),
        .S({1'b0,\waveRefOutXCorr[1]_53 [11:10],\RefAddress[3][11]_i_41_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_11 
       (.CI(\RefAddress_reg[3][8]_i_4_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_11_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_11_n_2 ,\RefAddress_reg[3][11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [9]}),
        .O({\NLW_RefAddress_reg[3][11]_i_11_O_UNCONNECTED [3],\RefAddress_reg[3][11]_i_11_n_5 ,\RefAddress_reg[3][11]_i_11_n_6 ,\RefAddress_reg[3][11]_i_11_n_7 }),
        .S({1'b0,\waveRefOutXCorr[0]_52 [11:10],\RefAddress[3][11]_i_42_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_12 
       (.CI(\RefAddress_reg[3][11]_i_43_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_12_n_0 ,\RefAddress_reg[3][11]_i_12_n_1 ,\RefAddress_reg[3][11]_i_12_n_2 ,\RefAddress_reg[3][11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [9]}),
        .O({\RefAddress_reg[3][11]_i_12_n_4 ,\RefAddress_reg[3][11]_i_12_n_5 ,\RefAddress_reg[3][11]_i_12_n_6 ,\RefAddress_reg[3][11]_i_12_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [12:10],\RefAddress[3][11]_i_44_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_15 
       (.CI(\RefAddress_reg[3][11]_i_12_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_15_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_15_n_2 ,\NLW_RefAddress_reg[3][11]_i_15_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [13]}),
        .O({\NLW_RefAddress_reg[3][11]_i_15_O_UNCONNECTED [3:1],\RefAddress_reg[3][11]_i_15_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[3][11]_i_48_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_17 
       (.CI(\RefAddress_reg[3][11]_i_50_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_17_n_0 ,\RefAddress_reg[3][11]_i_17_n_1 ,\RefAddress_reg[3][11]_i_17_n_2 ,\RefAddress_reg[3][11]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [9]}),
        .O({\RefAddress_reg[3][11]_i_17_n_4 ,\RefAddress_reg[3][11]_i_17_n_5 ,\RefAddress_reg[3][11]_i_17_n_6 ,\RefAddress_reg[3][11]_i_17_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [12:10],\RefAddress[3][11]_i_52_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_18 
       (.CI(\RefAddress_reg[3][11]_i_17_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_18_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_18_n_2 ,\NLW_RefAddress_reg[3][11]_i_18_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [13]}),
        .O({\NLW_RefAddress_reg[3][11]_i_18_O_UNCONNECTED [3:1],\RefAddress_reg[3][11]_i_18_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[3][11]_i_53_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_21 
       (.CI(\RefAddress_reg[3][11]_i_55_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_21_n_0 ,\RefAddress_reg[3][11]_i_21_n_1 ,\RefAddress_reg[3][11]_i_21_n_2 ,\RefAddress_reg[3][11]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [9]}),
        .O({\RefAddress_reg[3][11]_i_21_n_4 ,\RefAddress_reg[3][11]_i_21_n_5 ,\RefAddress_reg[3][11]_i_21_n_6 ,\RefAddress_reg[3][11]_i_21_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [12:10],\RefAddress[3][11]_i_57_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_22 
       (.CI(\RefAddress_reg[3][11]_i_21_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_22_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_22_n_2 ,\NLW_RefAddress_reg[3][11]_i_22_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [13]}),
        .O({\NLW_RefAddress_reg[3][11]_i_22_O_UNCONNECTED [3:1],\RefAddress_reg[3][11]_i_22_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[3][11]_i_58_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_35 
       (.CI(\RefAddress_reg[3][11]_i_82_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_35_n_0 ,\RefAddress_reg[3][11]_i_35_n_1 ,\RefAddress_reg[3][11]_i_35_n_2 ,\RefAddress_reg[3][11]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [9]}),
        .O({\RefAddress_reg[3][11]_i_35_n_4 ,\RefAddress_reg[3][11]_i_35_n_5 ,\RefAddress_reg[3][11]_i_35_n_6 ,\RefAddress_reg[3][11]_i_35_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [12:10],\RefAddress[3][11]_i_84_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_36 
       (.CI(\RefAddress_reg[3][11]_i_35_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_36_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_36_n_2 ,\NLW_RefAddress_reg[3][11]_i_36_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [13]}),
        .O({\NLW_RefAddress_reg[3][11]_i_36_O_UNCONNECTED [3:1],\RefAddress_reg[3][11]_i_36_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[3][11]_i_85_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_38 
       (.CI(\RefAddress_reg[3][8]_i_5_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_38_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_38_n_2 ,\RefAddress_reg[3][11]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [9]}),
        .O({\NLW_RefAddress_reg[3][11]_i_38_O_UNCONNECTED [3],\RefAddress_reg[3][11]_i_38_n_5 ,\RefAddress_reg[3][11]_i_38_n_6 ,\RefAddress_reg[3][11]_i_38_n_7 }),
        .S({1'b0,\waveRefOutXCorr[3]_55 [11:10],\RefAddress[3][11]_i_88_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_40 
       (.CI(\RefAddress_reg[3][8]_i_6_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_40_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_40_n_2 ,\RefAddress_reg[3][11]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [9]}),
        .O({\NLW_RefAddress_reg[3][11]_i_40_O_UNCONNECTED [3],\RefAddress_reg[3][11]_i_40_n_5 ,\RefAddress_reg[3][11]_i_40_n_6 ,\RefAddress_reg[3][11]_i_40_n_7 }),
        .S({1'b0,\waveRefOutXCorr[2]_54 [11:10],\RefAddress[3][11]_i_90_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_43 
       (.CI(\RefAddress_reg[3][11]_i_46_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_43_n_0 ,\RefAddress_reg[3][11]_i_43_n_1 ,\RefAddress_reg[3][11]_i_43_n_2 ,\RefAddress_reg[3][11]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[0]_52 [7],1'b0,\waveRefOutXCorr[0]_52 [5]}),
        .O({\RefAddress_reg[3][11]_i_43_n_4 ,\RefAddress_reg[3][11]_i_43_n_5 ,\RefAddress_reg[3][11]_i_43_n_6 ,\RefAddress_reg[3][11]_i_43_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [8],\RefAddress[3][11]_i_91_n_0 ,\waveRefOutXCorr[0]_52 [6],\RefAddress[3][11]_i_92_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_46 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][11]_i_46_n_0 ,\RefAddress_reg[3][11]_i_46_n_1 ,\RefAddress_reg[3][11]_i_46_n_2 ,\RefAddress_reg[3][11]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [4],1'b0,\waveRefOutXCorr[0]_52 [2],1'b0}),
        .O({\RefAddress_reg[3][11]_i_46_n_4 ,\RefAddress_reg[3][11]_i_46_n_5 ,\RefAddress_reg[3][11]_i_46_n_6 ,\NLW_RefAddress_reg[3][11]_i_46_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][11]_i_93_n_0 ,\waveRefOutXCorr[0]_52 [3],\RefAddress[3][11]_i_94_n_0 ,\waveRefOutXCorr[0]_52 [1]}));
  CARRY4 \RefAddress_reg[3][11]_i_49 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][11]_i_49_n_0 ,\RefAddress_reg[3][11]_i_49_n_1 ,\RefAddress_reg[3][11]_i_49_n_2 ,\RefAddress_reg[3][11]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [4],1'b0,\waveRefOutXCorr[1]_53 [2],1'b0}),
        .O({\RefAddress_reg[3][11]_i_49_n_4 ,\RefAddress_reg[3][11]_i_49_n_5 ,\RefAddress_reg[3][11]_i_49_n_6 ,\NLW_RefAddress_reg[3][11]_i_49_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][11]_i_95_n_0 ,\waveRefOutXCorr[1]_53 [3],\RefAddress[3][11]_i_96_n_0 ,\waveRefOutXCorr[1]_53 [1]}));
  CARRY4 \RefAddress_reg[3][11]_i_50 
       (.CI(\RefAddress_reg[3][11]_i_49_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_50_n_0 ,\RefAddress_reg[3][11]_i_50_n_1 ,\RefAddress_reg[3][11]_i_50_n_2 ,\RefAddress_reg[3][11]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[1]_53 [7],1'b0,\waveRefOutXCorr[1]_53 [5]}),
        .O({\RefAddress_reg[3][11]_i_50_n_4 ,\RefAddress_reg[3][11]_i_50_n_5 ,\RefAddress_reg[3][11]_i_50_n_6 ,\RefAddress_reg[3][11]_i_50_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [8],\RefAddress[3][11]_i_97_n_0 ,\waveRefOutXCorr[1]_53 [6],\RefAddress[3][11]_i_98_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_55 
       (.CI(\RefAddress_reg[3][11]_i_79_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_55_n_0 ,\RefAddress_reg[3][11]_i_55_n_1 ,\RefAddress_reg[3][11]_i_55_n_2 ,\RefAddress_reg[3][11]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[3]_55 [7],1'b0,\waveRefOutXCorr[3]_55 [5]}),
        .O({\RefAddress_reg[3][11]_i_55_n_4 ,\RefAddress_reg[3][11]_i_55_n_5 ,\RefAddress_reg[3][11]_i_55_n_6 ,\RefAddress_reg[3][11]_i_55_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [8],\RefAddress[3][11]_i_99_n_0 ,\waveRefOutXCorr[3]_55 [6],\RefAddress[3][11]_i_100_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_59 
       (.CI(\RefAddress_reg[3][11]_i_71_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_59_n_0 ,\RefAddress_reg[3][11]_i_59_n_1 ,\RefAddress_reg[3][11]_i_59_n_2 ,\RefAddress_reg[3][11]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[5]_57 [7],1'b0,\waveRefOutXCorr[5]_57 [5]}),
        .O({\RefAddress_reg[3][11]_i_59_n_4 ,\RefAddress_reg[3][11]_i_59_n_5 ,\RefAddress_reg[3][11]_i_59_n_6 ,\RefAddress_reg[3][11]_i_59_n_7 }),
        .S({\waveRefOutXCorr[5]_57 [8],\RefAddress[3][11]_i_101_n_0 ,\waveRefOutXCorr[5]_57 [6],\RefAddress[3][11]_i_102_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_60 
       (.CI(\RefAddress_reg[3][11]_i_67_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_60_n_0 ,\RefAddress_reg[3][11]_i_60_n_1 ,\RefAddress_reg[3][11]_i_60_n_2 ,\RefAddress_reg[3][11]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[4]_56 [9]}),
        .O({\RefAddress_reg[3][11]_i_60_n_4 ,\RefAddress_reg[3][11]_i_60_n_5 ,\RefAddress_reg[3][11]_i_60_n_6 ,\RefAddress_reg[3][11]_i_60_n_7 }),
        .S({\waveRefOutXCorr[4]_56 [12:10],\RefAddress[3][11]_i_103_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_61 
       (.CI(\RefAddress_reg[3][11]_i_66_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_61_n_0 ,\RefAddress_reg[3][11]_i_61_n_1 ,\RefAddress_reg[3][11]_i_61_n_2 ,\RefAddress_reg[3][11]_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[7]_59 [9]}),
        .O({\RefAddress_reg[3][11]_i_61_n_4 ,\RefAddress_reg[3][11]_i_61_n_5 ,\RefAddress_reg[3][11]_i_61_n_6 ,\RefAddress_reg[3][11]_i_61_n_7 }),
        .S({\waveRefOutXCorr[7]_59 [12:10],\RefAddress[3][11]_i_104_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_62 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][11]_i_62_n_0 ,\RefAddress_reg[3][11]_i_62_n_1 ,\RefAddress_reg[3][11]_i_62_n_2 ,\RefAddress_reg[3][11]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[4]_56 [4],1'b0,\waveRefOutXCorr[4]_56 [2],1'b0}),
        .O({\RefAddress_reg[3][11]_i_62_n_4 ,\RefAddress_reg[3][11]_i_62_n_5 ,\RefAddress_reg[3][11]_i_62_n_6 ,\NLW_RefAddress_reg[3][11]_i_62_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][11]_i_105_n_0 ,\waveRefOutXCorr[4]_56 [3],\RefAddress[3][11]_i_106_n_0 ,\waveRefOutXCorr[4]_56 [1]}));
  CARRY4 \RefAddress_reg[3][11]_i_64 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][11]_i_64_n_0 ,\RefAddress_reg[3][11]_i_64_n_1 ,\RefAddress_reg[3][11]_i_64_n_2 ,\RefAddress_reg[3][11]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[6]_58 [4],1'b0,\waveRefOutXCorr[6]_58 [2],1'b0}),
        .O({\RefAddress_reg[3][11]_i_64_n_4 ,\RefAddress_reg[3][11]_i_64_n_5 ,\RefAddress_reg[3][11]_i_64_n_6 ,\NLW_RefAddress_reg[3][11]_i_64_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][11]_i_107_n_0 ,\waveRefOutXCorr[6]_58 [3],\RefAddress[3][11]_i_108_n_0 ,\waveRefOutXCorr[6]_58 [1]}));
  CARRY4 \RefAddress_reg[3][11]_i_66 
       (.CI(\RefAddress_reg[3][11]_i_68_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_66_n_0 ,\RefAddress_reg[3][11]_i_66_n_1 ,\RefAddress_reg[3][11]_i_66_n_2 ,\RefAddress_reg[3][11]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[7]_59 [7],1'b0,\waveRefOutXCorr[7]_59 [5]}),
        .O({\RefAddress_reg[3][11]_i_66_n_4 ,\RefAddress_reg[3][11]_i_66_n_5 ,\RefAddress_reg[3][11]_i_66_n_6 ,\RefAddress_reg[3][11]_i_66_n_7 }),
        .S({\waveRefOutXCorr[7]_59 [8],\RefAddress[3][11]_i_109_n_0 ,\waveRefOutXCorr[7]_59 [6],\RefAddress[3][11]_i_110_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_67 
       (.CI(\RefAddress_reg[3][11]_i_62_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_67_n_0 ,\RefAddress_reg[3][11]_i_67_n_1 ,\RefAddress_reg[3][11]_i_67_n_2 ,\RefAddress_reg[3][11]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[4]_56 [7],1'b0,\waveRefOutXCorr[4]_56 [5]}),
        .O({\RefAddress_reg[3][11]_i_67_n_4 ,\RefAddress_reg[3][11]_i_67_n_5 ,\RefAddress_reg[3][11]_i_67_n_6 ,\RefAddress_reg[3][11]_i_67_n_7 }),
        .S({\waveRefOutXCorr[4]_56 [8],\RefAddress[3][11]_i_111_n_0 ,\waveRefOutXCorr[4]_56 [6],\RefAddress[3][11]_i_112_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_68 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][11]_i_68_n_0 ,\RefAddress_reg[3][11]_i_68_n_1 ,\RefAddress_reg[3][11]_i_68_n_2 ,\RefAddress_reg[3][11]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[7]_59 [4],1'b0,\waveRefOutXCorr[7]_59 [2],1'b0}),
        .O({\RefAddress_reg[3][11]_i_68_n_4 ,\RefAddress_reg[3][11]_i_68_n_5 ,\RefAddress_reg[3][11]_i_68_n_6 ,\NLW_RefAddress_reg[3][11]_i_68_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][11]_i_113_n_0 ,\waveRefOutXCorr[7]_59 [3],\RefAddress[3][11]_i_114_n_0 ,\waveRefOutXCorr[7]_59 [1]}));
  CARRY4 \RefAddress_reg[3][11]_i_69 
       (.CI(\RefAddress_reg[3][11]_i_59_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_69_n_0 ,\RefAddress_reg[3][11]_i_69_n_1 ,\RefAddress_reg[3][11]_i_69_n_2 ,\RefAddress_reg[3][11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[5]_57 [9]}),
        .O({\RefAddress_reg[3][11]_i_69_n_4 ,\RefAddress_reg[3][11]_i_69_n_5 ,\RefAddress_reg[3][11]_i_69_n_6 ,\RefAddress_reg[3][11]_i_69_n_7 }),
        .S({\waveRefOutXCorr[5]_57 [12:10],\RefAddress[3][11]_i_115_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_71 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][11]_i_71_n_0 ,\RefAddress_reg[3][11]_i_71_n_1 ,\RefAddress_reg[3][11]_i_71_n_2 ,\RefAddress_reg[3][11]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[5]_57 [4],1'b0,\waveRefOutXCorr[5]_57 [2],1'b0}),
        .O({\RefAddress_reg[3][11]_i_71_n_4 ,\RefAddress_reg[3][11]_i_71_n_5 ,\RefAddress_reg[3][11]_i_71_n_6 ,\NLW_RefAddress_reg[3][11]_i_71_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][11]_i_116_n_0 ,\waveRefOutXCorr[5]_57 [3],\RefAddress[3][11]_i_117_n_0 ,\waveRefOutXCorr[5]_57 [1]}));
  CARRY4 \RefAddress_reg[3][11]_i_73 
       (.CI(\RefAddress_reg[3][11]_i_61_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_73_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_73_n_2 ,\NLW_RefAddress_reg[3][11]_i_73_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[7]_59 [13]}),
        .O({\NLW_RefAddress_reg[3][11]_i_73_O_UNCONNECTED [3:1],\RefAddress_reg[3][11]_i_73_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[3][11]_i_118_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_74 
       (.CI(\RefAddress_reg[3][11]_i_69_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_74_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_74_n_2 ,\NLW_RefAddress_reg[3][11]_i_74_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[5]_57 [13]}),
        .O({\NLW_RefAddress_reg[3][11]_i_74_O_UNCONNECTED [3:1],\RefAddress_reg[3][11]_i_74_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[3][11]_i_119_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_75 
       (.CI(\RefAddress_reg[3][11]_i_64_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_75_n_0 ,\RefAddress_reg[3][11]_i_75_n_1 ,\RefAddress_reg[3][11]_i_75_n_2 ,\RefAddress_reg[3][11]_i_75_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[6]_58 [7],1'b0,\waveRefOutXCorr[6]_58 [5]}),
        .O({\RefAddress_reg[3][11]_i_75_n_4 ,\RefAddress_reg[3][11]_i_75_n_5 ,\RefAddress_reg[3][11]_i_75_n_6 ,\RefAddress_reg[3][11]_i_75_n_7 }),
        .S({\waveRefOutXCorr[6]_58 [8],\RefAddress[3][11]_i_120_n_0 ,\waveRefOutXCorr[6]_58 [6],\RefAddress[3][11]_i_121_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_77 
       (.CI(\RefAddress_reg[3][11]_i_81_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_77_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_77_n_2 ,\NLW_RefAddress_reg[3][11]_i_77_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[6]_58 [13]}),
        .O({\NLW_RefAddress_reg[3][11]_i_77_O_UNCONNECTED [3:1],\RefAddress_reg[3][11]_i_77_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[3][11]_i_122_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_79 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][11]_i_79_n_0 ,\RefAddress_reg[3][11]_i_79_n_1 ,\RefAddress_reg[3][11]_i_79_n_2 ,\RefAddress_reg[3][11]_i_79_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [4],1'b0,\waveRefOutXCorr[3]_55 [2],1'b0}),
        .O({\RefAddress_reg[3][11]_i_79_n_4 ,\RefAddress_reg[3][11]_i_79_n_5 ,\RefAddress_reg[3][11]_i_79_n_6 ,\NLW_RefAddress_reg[3][11]_i_79_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][11]_i_123_n_0 ,\waveRefOutXCorr[3]_55 [3],\RefAddress[3][11]_i_124_n_0 ,\waveRefOutXCorr[3]_55 [1]}));
  CARRY4 \RefAddress_reg[3][11]_i_80 
       (.CI(\RefAddress_reg[3][11]_i_60_n_0 ),
        .CO({\NLW_RefAddress_reg[3][11]_i_80_CO_UNCONNECTED [3:2],\RefAddress_reg[3][11]_i_80_n_2 ,\NLW_RefAddress_reg[3][11]_i_80_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[4]_56 [13]}),
        .O({\NLW_RefAddress_reg[3][11]_i_80_O_UNCONNECTED [3:1],\RefAddress_reg[3][11]_i_80_n_7 }),
        .S({1'b0,1'b0,1'b1,\RefAddress[3][11]_i_125_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_81 
       (.CI(\RefAddress_reg[3][11]_i_75_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_81_n_0 ,\RefAddress_reg[3][11]_i_81_n_1 ,\RefAddress_reg[3][11]_i_81_n_2 ,\RefAddress_reg[3][11]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[6]_58 [9]}),
        .O({\RefAddress_reg[3][11]_i_81_n_4 ,\RefAddress_reg[3][11]_i_81_n_5 ,\RefAddress_reg[3][11]_i_81_n_6 ,\RefAddress_reg[3][11]_i_81_n_7 }),
        .S({\waveRefOutXCorr[6]_58 [12:10],\RefAddress[3][11]_i_126_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_82 
       (.CI(\RefAddress_reg[3][11]_i_86_n_0 ),
        .CO({\RefAddress_reg[3][11]_i_82_n_0 ,\RefAddress_reg[3][11]_i_82_n_1 ,\RefAddress_reg[3][11]_i_82_n_2 ,\RefAddress_reg[3][11]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[2]_54 [7],1'b0,\waveRefOutXCorr[2]_54 [5]}),
        .O({\RefAddress_reg[3][11]_i_82_n_4 ,\RefAddress_reg[3][11]_i_82_n_5 ,\RefAddress_reg[3][11]_i_82_n_6 ,\RefAddress_reg[3][11]_i_82_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [8],\RefAddress[3][11]_i_127_n_0 ,\waveRefOutXCorr[2]_54 [6],\RefAddress[3][11]_i_128_n_0 }));
  CARRY4 \RefAddress_reg[3][11]_i_86 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][11]_i_86_n_0 ,\RefAddress_reg[3][11]_i_86_n_1 ,\RefAddress_reg[3][11]_i_86_n_2 ,\RefAddress_reg[3][11]_i_86_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [4],1'b0,\waveRefOutXCorr[2]_54 [2],1'b0}),
        .O({\RefAddress_reg[3][11]_i_86_n_4 ,\RefAddress_reg[3][11]_i_86_n_5 ,\RefAddress_reg[3][11]_i_86_n_6 ,\NLW_RefAddress_reg[3][11]_i_86_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][11]_i_129_n_0 ,\waveRefOutXCorr[2]_54 [3],\RefAddress[3][11]_i_130_n_0 ,\waveRefOutXCorr[2]_54 [1]}));
  CARRY4 \RefAddress_reg[3][4]_i_3 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][4]_i_3_n_0 ,\RefAddress_reg[3][4]_i_3_n_1 ,\RefAddress_reg[3][4]_i_3_n_2 ,\RefAddress_reg[3][4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [4],1'b0,\waveRefOutXCorr[1]_53 [2],1'b0}),
        .O({\RefAddress_reg[3][4]_i_3_n_4 ,\RefAddress_reg[3][4]_i_3_n_5 ,\RefAddress_reg[3][4]_i_3_n_6 ,\NLW_RefAddress_reg[3][4]_i_3_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][4]_i_7_n_0 ,\waveRefOutXCorr[1]_53 [3],\RefAddress[3][4]_i_8_n_0 ,\waveRefOutXCorr[1]_53 [1]}));
  CARRY4 \RefAddress_reg[3][4]_i_4 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][4]_i_4_n_0 ,\RefAddress_reg[3][4]_i_4_n_1 ,\RefAddress_reg[3][4]_i_4_n_2 ,\RefAddress_reg[3][4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [4],1'b0,\waveRefOutXCorr[0]_52 [2],1'b0}),
        .O({\RefAddress_reg[3][4]_i_4_n_4 ,\RefAddress_reg[3][4]_i_4_n_5 ,\RefAddress_reg[3][4]_i_4_n_6 ,\NLW_RefAddress_reg[3][4]_i_4_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][4]_i_9_n_0 ,\waveRefOutXCorr[0]_52 [3],\RefAddress[3][4]_i_10_n_0 ,\waveRefOutXCorr[0]_52 [1]}));
  CARRY4 \RefAddress_reg[3][4]_i_5 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][4]_i_5_n_0 ,\RefAddress_reg[3][4]_i_5_n_1 ,\RefAddress_reg[3][4]_i_5_n_2 ,\RefAddress_reg[3][4]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [4],1'b0,\waveRefOutXCorr[3]_55 [2],1'b0}),
        .O({\RefAddress_reg[3][4]_i_5_n_4 ,\RefAddress_reg[3][4]_i_5_n_5 ,\RefAddress_reg[3][4]_i_5_n_6 ,\NLW_RefAddress_reg[3][4]_i_5_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][4]_i_11_n_0 ,\waveRefOutXCorr[3]_55 [3],\RefAddress[3][4]_i_12_n_0 ,\waveRefOutXCorr[3]_55 [1]}));
  CARRY4 \RefAddress_reg[3][4]_i_6 
       (.CI(1'b0),
        .CO({\RefAddress_reg[3][4]_i_6_n_0 ,\RefAddress_reg[3][4]_i_6_n_1 ,\RefAddress_reg[3][4]_i_6_n_2 ,\RefAddress_reg[3][4]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [4],1'b0,\waveRefOutXCorr[2]_54 [2],1'b0}),
        .O({\RefAddress_reg[3][4]_i_6_n_4 ,\RefAddress_reg[3][4]_i_6_n_5 ,\RefAddress_reg[3][4]_i_6_n_6 ,\NLW_RefAddress_reg[3][4]_i_6_O_UNCONNECTED [0]}),
        .S({\RefAddress[3][4]_i_13_n_0 ,\waveRefOutXCorr[2]_54 [3],\RefAddress[3][4]_i_14_n_0 ,\waveRefOutXCorr[2]_54 [1]}));
  CARRY4 \RefAddress_reg[3][8]_i_3 
       (.CI(\RefAddress_reg[3][4]_i_3_n_0 ),
        .CO({\RefAddress_reg[3][8]_i_3_n_0 ,\RefAddress_reg[3][8]_i_3_n_1 ,\RefAddress_reg[3][8]_i_3_n_2 ,\RefAddress_reg[3][8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[1]_53 [7],1'b0,\waveRefOutXCorr[1]_53 [5]}),
        .O({\RefAddress_reg[3][8]_i_3_n_4 ,\RefAddress_reg[3][8]_i_3_n_5 ,\RefAddress_reg[3][8]_i_3_n_6 ,\RefAddress_reg[3][8]_i_3_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [8],\RefAddress[3][8]_i_7_n_0 ,\waveRefOutXCorr[1]_53 [6],\RefAddress[3][8]_i_8_n_0 }));
  CARRY4 \RefAddress_reg[3][8]_i_4 
       (.CI(\RefAddress_reg[3][4]_i_4_n_0 ),
        .CO({\RefAddress_reg[3][8]_i_4_n_0 ,\RefAddress_reg[3][8]_i_4_n_1 ,\RefAddress_reg[3][8]_i_4_n_2 ,\RefAddress_reg[3][8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[0]_52 [7],1'b0,\waveRefOutXCorr[0]_52 [5]}),
        .O({\RefAddress_reg[3][8]_i_4_n_4 ,\RefAddress_reg[3][8]_i_4_n_5 ,\RefAddress_reg[3][8]_i_4_n_6 ,\RefAddress_reg[3][8]_i_4_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [8],\RefAddress[3][8]_i_9_n_0 ,\waveRefOutXCorr[0]_52 [6],\RefAddress[3][8]_i_10_n_0 }));
  CARRY4 \RefAddress_reg[3][8]_i_5 
       (.CI(\RefAddress_reg[3][4]_i_5_n_0 ),
        .CO({\RefAddress_reg[3][8]_i_5_n_0 ,\RefAddress_reg[3][8]_i_5_n_1 ,\RefAddress_reg[3][8]_i_5_n_2 ,\RefAddress_reg[3][8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[3]_55 [7],1'b0,\waveRefOutXCorr[3]_55 [5]}),
        .O({\RefAddress_reg[3][8]_i_5_n_4 ,\RefAddress_reg[3][8]_i_5_n_5 ,\RefAddress_reg[3][8]_i_5_n_6 ,\RefAddress_reg[3][8]_i_5_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [8],\RefAddress[3][8]_i_11_n_0 ,\waveRefOutXCorr[3]_55 [6],\RefAddress[3][8]_i_12_n_0 }));
  CARRY4 \RefAddress_reg[3][8]_i_6 
       (.CI(\RefAddress_reg[3][4]_i_6_n_0 ),
        .CO({\RefAddress_reg[3][8]_i_6_n_0 ,\RefAddress_reg[3][8]_i_6_n_1 ,\RefAddress_reg[3][8]_i_6_n_2 ,\RefAddress_reg[3][8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[2]_54 [7],1'b0,\waveRefOutXCorr[2]_54 [5]}),
        .O({\RefAddress_reg[3][8]_i_6_n_4 ,\RefAddress_reg[3][8]_i_6_n_5 ,\RefAddress_reg[3][8]_i_6_n_6 ,\RefAddress_reg[3][8]_i_6_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [8],\RefAddress[3][8]_i_13_n_0 ,\waveRefOutXCorr[2]_54 [6],\RefAddress[3][8]_i_14_n_0 }));
  CARRY4 \RefAddress_reg[4][10]_i_2 
       (.CI(\RefAddress_reg[4][6]_i_2_n_0 ),
        .CO({\RefAddress_reg[4][10]_i_2_n_0 ,\RefAddress_reg[4][10]_i_2_n_1 ,\RefAddress_reg[4][10]_i_2_n_2 ,\RefAddress_reg[4][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [7]}),
        .O({\RefAddress_reg[4][10]_i_2_n_4 ,\RefAddress_reg[4][10]_i_2_n_5 ,\RefAddress_reg[4][10]_i_2_n_6 ,\RefAddress_reg[4][10]_i_2_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [10:8],\RefAddress[4][10]_i_5_n_0 }));
  CARRY4 \RefAddress_reg[4][10]_i_3 
       (.CI(\RefAddress_reg[4][6]_i_3_n_0 ),
        .CO({\RefAddress_reg[4][10]_i_3_n_0 ,\RefAddress_reg[4][10]_i_3_n_1 ,\RefAddress_reg[4][10]_i_3_n_2 ,\RefAddress_reg[4][10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [7]}),
        .O({\RefAddress_reg[4][10]_i_3_n_4 ,\RefAddress_reg[4][10]_i_3_n_5 ,\RefAddress_reg[4][10]_i_3_n_6 ,\RefAddress_reg[4][10]_i_3_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [10:8],\RefAddress[4][10]_i_6_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_13 
       (.CI(\RefAddress_reg[4][11]_i_44_n_0 ),
        .CO(\NLW_RefAddress_reg[4][11]_i_13_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[4][11]_i_13_O_UNCONNECTED [3:1],\RefAddress_reg[4][11]_i_13_n_7 }),
        .S({1'b0,1'b0,1'b0,\RefAddress[4][11]_i_45_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_15 
       (.CI(\RefAddress_reg[4][11]_i_46_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_15_n_0 ,\NLW_RefAddress_reg[4][11]_i_15_CO_UNCONNECTED [2],\RefAddress_reg[4][11]_i_15_n_2 ,\RefAddress_reg[4][11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[3]_55 [12:11]}),
        .O({\NLW_RefAddress_reg[4][11]_i_15_O_UNCONNECTED [3],\RefAddress_reg[4][11]_i_15_n_5 ,\RefAddress_reg[4][11]_i_15_n_6 ,\RefAddress_reg[4][11]_i_15_n_7 }),
        .S({1'b1,\waveRefOutXCorr[3]_55 [13],\RefAddress[4][11]_i_49_n_0 ,\RefAddress[4][11]_i_50_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_18 
       (.CI(\RefAddress_reg[4][11]_i_51_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_18_n_0 ,\RefAddress_reg[4][11]_i_18_n_1 ,\RefAddress_reg[4][11]_i_18_n_2 ,\RefAddress_reg[4][11]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[4]_56 [7]}),
        .O({\RefAddress_reg[4][11]_i_18_n_4 ,\RefAddress_reg[4][11]_i_18_n_5 ,\RefAddress_reg[4][11]_i_18_n_6 ,\RefAddress_reg[4][11]_i_18_n_7 }),
        .S({\waveRefOutXCorr[4]_56 [10:8],\RefAddress[4][11]_i_54_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_19 
       (.CI(\RefAddress_reg[4][11]_i_55_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_19_n_0 ,\NLW_RefAddress_reg[4][11]_i_19_CO_UNCONNECTED [2],\RefAddress_reg[4][11]_i_19_n_2 ,\RefAddress_reg[4][11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[7]_59 [12:11]}),
        .O({\NLW_RefAddress_reg[4][11]_i_19_O_UNCONNECTED [3],\RefAddress_reg[4][11]_i_19_n_5 ,\RefAddress_reg[4][11]_i_19_n_6 ,\RefAddress_reg[4][11]_i_19_n_7 }),
        .S({1'b1,\waveRefOutXCorr[7]_59 [13],\RefAddress[4][11]_i_56_n_0 ,\RefAddress[4][11]_i_57_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_29 
       (.CI(\RefAddress_reg[4][11]_i_72_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_29_n_0 ,\NLW_RefAddress_reg[4][11]_i_29_CO_UNCONNECTED [2],\RefAddress_reg[4][11]_i_29_n_2 ,\RefAddress_reg[4][11]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[1]_53 [12:11]}),
        .O({\NLW_RefAddress_reg[4][11]_i_29_O_UNCONNECTED [3],\RefAddress_reg[4][11]_i_29_n_5 ,\RefAddress_reg[4][11]_i_29_n_6 ,\RefAddress_reg[4][11]_i_29_n_7 }),
        .S({1'b1,\waveRefOutXCorr[1]_53 [13],\RefAddress[4][11]_i_75_n_0 ,\RefAddress[4][11]_i_76_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_33 
       (.CI(\RefAddress_reg[4][11]_i_83_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_33_n_0 ,\NLW_RefAddress_reg[4][11]_i_33_CO_UNCONNECTED [2],\RefAddress_reg[4][11]_i_33_n_2 ,\RefAddress_reg[4][11]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[0]_52 [12:11]}),
        .O({\NLW_RefAddress_reg[4][11]_i_33_O_UNCONNECTED [3],\RefAddress_reg[4][11]_i_33_n_5 ,\RefAddress_reg[4][11]_i_33_n_6 ,\RefAddress_reg[4][11]_i_33_n_7 }),
        .S({1'b1,\waveRefOutXCorr[0]_52 [13],\RefAddress[4][11]_i_86_n_0 ,\RefAddress[4][11]_i_87_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_35 
       (.CI(\RefAddress_reg[4][11]_i_88_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_35_n_0 ,\NLW_RefAddress_reg[4][11]_i_35_CO_UNCONNECTED [2],\RefAddress_reg[4][11]_i_35_n_2 ,\RefAddress_reg[4][11]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[2]_54 [12:11]}),
        .O({\NLW_RefAddress_reg[4][11]_i_35_O_UNCONNECTED [3],\RefAddress_reg[4][11]_i_35_n_5 ,\RefAddress_reg[4][11]_i_35_n_6 ,\RefAddress_reg[4][11]_i_35_n_7 }),
        .S({1'b1,\waveRefOutXCorr[2]_54 [13],\RefAddress[4][11]_i_91_n_0 ,\RefAddress[4][11]_i_92_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_37 
       (.CI(\RefAddress_reg[4][6]_i_11_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_37_n_0 ,\RefAddress_reg[4][11]_i_37_n_1 ,\RefAddress_reg[4][11]_i_37_n_2 ,\RefAddress_reg[4][11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [7]}),
        .O({\RefAddress_reg[4][11]_i_37_n_4 ,\RefAddress_reg[4][11]_i_37_n_5 ,\RefAddress_reg[4][11]_i_37_n_6 ,\RefAddress_reg[4][11]_i_37_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [10:8],\RefAddress[4][11]_i_95_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_40 
       (.CI(\RefAddress_reg[4][10]_i_2_n_0 ),
        .CO(\NLW_RefAddress_reg[4][11]_i_40_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[4][11]_i_40_O_UNCONNECTED [3:1],\RefAddress_reg[4][11]_i_40_n_7 }),
        .S({1'b0,1'b0,1'b0,\RefAddress[4][11]_i_96_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_42 
       (.CI(\RefAddress_reg[4][10]_i_3_n_0 ),
        .CO(\NLW_RefAddress_reg[4][11]_i_42_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[4][11]_i_42_O_UNCONNECTED [3:1],\RefAddress_reg[4][11]_i_42_n_7 }),
        .S({1'b0,1'b0,1'b0,\RefAddress[4][11]_i_99_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_44 
       (.CI(\RefAddress_reg[4][6]_i_12_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_44_n_0 ,\RefAddress_reg[4][11]_i_44_n_1 ,\RefAddress_reg[4][11]_i_44_n_2 ,\RefAddress_reg[4][11]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [7]}),
        .O({\RefAddress_reg[4][11]_i_44_n_4 ,\RefAddress_reg[4][11]_i_44_n_5 ,\RefAddress_reg[4][11]_i_44_n_6 ,\RefAddress_reg[4][11]_i_44_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [10:8],\RefAddress[4][11]_i_100_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_46 
       (.CI(\RefAddress_reg[4][11]_i_47_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_46_n_0 ,\RefAddress_reg[4][11]_i_46_n_1 ,\RefAddress_reg[4][11]_i_46_n_2 ,\RefAddress_reg[4][11]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [7]}),
        .O({\RefAddress_reg[4][11]_i_46_n_4 ,\RefAddress_reg[4][11]_i_46_n_5 ,\RefAddress_reg[4][11]_i_46_n_6 ,\RefAddress_reg[4][11]_i_46_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [10:8],\RefAddress[4][11]_i_101_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_47 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][11]_i_47_n_0 ,\RefAddress_reg[4][11]_i_47_n_1 ,\RefAddress_reg[4][11]_i_47_n_2 ,\RefAddress_reg[4][11]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [6:4],1'b0}),
        .O({\RefAddress_reg[4][11]_i_47_n_4 ,\RefAddress_reg[4][11]_i_47_n_5 ,\RefAddress_reg[4][11]_i_47_n_6 ,\RefAddress_reg[4][11]_i_47_n_7 }),
        .S({\RefAddress[4][11]_i_102_n_0 ,\RefAddress[4][11]_i_103_n_0 ,\RefAddress[4][11]_i_104_n_0 ,\waveRefOutXCorr[3]_55 [3]}));
  CARRY4 \RefAddress_reg[4][11]_i_51 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][11]_i_51_n_0 ,\RefAddress_reg[4][11]_i_51_n_1 ,\RefAddress_reg[4][11]_i_51_n_2 ,\RefAddress_reg[4][11]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[4]_56 [6:4],1'b0}),
        .O({\RefAddress_reg[4][11]_i_51_n_4 ,\RefAddress_reg[4][11]_i_51_n_5 ,\RefAddress_reg[4][11]_i_51_n_6 ,\RefAddress_reg[4][11]_i_51_n_7 }),
        .S({\RefAddress[4][11]_i_105_n_0 ,\RefAddress[4][11]_i_106_n_0 ,\RefAddress[4][11]_i_107_n_0 ,\waveRefOutXCorr[4]_56 [3]}));
  CARRY4 \RefAddress_reg[4][11]_i_55 
       (.CI(\RefAddress_reg[4][11]_i_69_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_55_n_0 ,\RefAddress_reg[4][11]_i_55_n_1 ,\RefAddress_reg[4][11]_i_55_n_2 ,\RefAddress_reg[4][11]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[7]_59 [7]}),
        .O({\RefAddress_reg[4][11]_i_55_n_4 ,\RefAddress_reg[4][11]_i_55_n_5 ,\RefAddress_reg[4][11]_i_55_n_6 ,\RefAddress_reg[4][11]_i_55_n_7 }),
        .S({\waveRefOutXCorr[7]_59 [10:8],\RefAddress[4][11]_i_108_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_58 
       (.CI(\RefAddress_reg[4][11]_i_18_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_58_n_0 ,\NLW_RefAddress_reg[4][11]_i_58_CO_UNCONNECTED [2],\RefAddress_reg[4][11]_i_58_n_2 ,\RefAddress_reg[4][11]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[4]_56 [12:11]}),
        .O({\NLW_RefAddress_reg[4][11]_i_58_O_UNCONNECTED [3],\RefAddress_reg[4][11]_i_58_n_5 ,\RefAddress_reg[4][11]_i_58_n_6 ,\RefAddress_reg[4][11]_i_58_n_7 }),
        .S({1'b1,\waveRefOutXCorr[4]_56 [13],\RefAddress[4][11]_i_109_n_0 ,\RefAddress[4][11]_i_110_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_59 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][11]_i_59_n_0 ,\RefAddress_reg[4][11]_i_59_n_1 ,\RefAddress_reg[4][11]_i_59_n_2 ,\RefAddress_reg[4][11]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[5]_57 [6:4],1'b0}),
        .O({\RefAddress_reg[4][11]_i_59_n_4 ,\RefAddress_reg[4][11]_i_59_n_5 ,\RefAddress_reg[4][11]_i_59_n_6 ,\RefAddress_reg[4][11]_i_59_n_7 }),
        .S({\RefAddress[4][11]_i_111_n_0 ,\RefAddress[4][11]_i_112_n_0 ,\RefAddress[4][11]_i_113_n_0 ,\waveRefOutXCorr[5]_57 [3]}));
  CARRY4 \RefAddress_reg[4][11]_i_60 
       (.CI(\RefAddress_reg[4][11]_i_63_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_60_n_0 ,\RefAddress_reg[4][11]_i_60_n_1 ,\RefAddress_reg[4][11]_i_60_n_2 ,\RefAddress_reg[4][11]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[6]_58 [7]}),
        .O({\RefAddress_reg[4][11]_i_60_n_4 ,\RefAddress_reg[4][11]_i_60_n_5 ,\RefAddress_reg[4][11]_i_60_n_6 ,\RefAddress_reg[4][11]_i_60_n_7 }),
        .S({\waveRefOutXCorr[6]_58 [10:8],\RefAddress[4][11]_i_114_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_61 
       (.CI(\RefAddress_reg[4][11]_i_67_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_61_n_0 ,\NLW_RefAddress_reg[4][11]_i_61_CO_UNCONNECTED [2],\RefAddress_reg[4][11]_i_61_n_2 ,\RefAddress_reg[4][11]_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[5]_57 [12:11]}),
        .O({\NLW_RefAddress_reg[4][11]_i_61_O_UNCONNECTED [3],\RefAddress_reg[4][11]_i_61_n_5 ,\RefAddress_reg[4][11]_i_61_n_6 ,\RefAddress_reg[4][11]_i_61_n_7 }),
        .S({1'b1,\waveRefOutXCorr[5]_57 [13],\RefAddress[4][11]_i_115_n_0 ,\RefAddress[4][11]_i_116_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_62 
       (.CI(\RefAddress_reg[4][11]_i_60_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_62_n_0 ,\NLW_RefAddress_reg[4][11]_i_62_CO_UNCONNECTED [2],\RefAddress_reg[4][11]_i_62_n_2 ,\RefAddress_reg[4][11]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[6]_58 [12:11]}),
        .O({\NLW_RefAddress_reg[4][11]_i_62_O_UNCONNECTED [3],\RefAddress_reg[4][11]_i_62_n_5 ,\RefAddress_reg[4][11]_i_62_n_6 ,\RefAddress_reg[4][11]_i_62_n_7 }),
        .S({1'b1,\waveRefOutXCorr[6]_58 [13],\RefAddress[4][11]_i_117_n_0 ,\RefAddress[4][11]_i_118_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_63 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][11]_i_63_n_0 ,\RefAddress_reg[4][11]_i_63_n_1 ,\RefAddress_reg[4][11]_i_63_n_2 ,\RefAddress_reg[4][11]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[6]_58 [6:4],1'b0}),
        .O({\RefAddress_reg[4][11]_i_63_n_4 ,\RefAddress_reg[4][11]_i_63_n_5 ,\RefAddress_reg[4][11]_i_63_n_6 ,\RefAddress_reg[4][11]_i_63_n_7 }),
        .S({\RefAddress[4][11]_i_119_n_0 ,\RefAddress[4][11]_i_120_n_0 ,\RefAddress[4][11]_i_121_n_0 ,\waveRefOutXCorr[6]_58 [3]}));
  CARRY4 \RefAddress_reg[4][11]_i_67 
       (.CI(\RefAddress_reg[4][11]_i_59_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_67_n_0 ,\RefAddress_reg[4][11]_i_67_n_1 ,\RefAddress_reg[4][11]_i_67_n_2 ,\RefAddress_reg[4][11]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[5]_57 [7]}),
        .O({\RefAddress_reg[4][11]_i_67_n_4 ,\RefAddress_reg[4][11]_i_67_n_5 ,\RefAddress_reg[4][11]_i_67_n_6 ,\RefAddress_reg[4][11]_i_67_n_7 }),
        .S({\waveRefOutXCorr[5]_57 [10:8],\RefAddress[4][11]_i_122_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_69 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][11]_i_69_n_0 ,\RefAddress_reg[4][11]_i_69_n_1 ,\RefAddress_reg[4][11]_i_69_n_2 ,\RefAddress_reg[4][11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[7]_59 [6:4],1'b0}),
        .O({\RefAddress_reg[4][11]_i_69_n_4 ,\RefAddress_reg[4][11]_i_69_n_5 ,\RefAddress_reg[4][11]_i_69_n_6 ,\RefAddress_reg[4][11]_i_69_n_7 }),
        .S({\RefAddress[4][11]_i_123_n_0 ,\RefAddress[4][11]_i_124_n_0 ,\RefAddress[4][11]_i_125_n_0 ,\waveRefOutXCorr[7]_59 [3]}));
  CARRY4 \RefAddress_reg[4][11]_i_72 
       (.CI(\RefAddress_reg[4][11]_i_73_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_72_n_0 ,\RefAddress_reg[4][11]_i_72_n_1 ,\RefAddress_reg[4][11]_i_72_n_2 ,\RefAddress_reg[4][11]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [7]}),
        .O({\RefAddress_reg[4][11]_i_72_n_4 ,\RefAddress_reg[4][11]_i_72_n_5 ,\RefAddress_reg[4][11]_i_72_n_6 ,\RefAddress_reg[4][11]_i_72_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [10:8],\RefAddress[4][11]_i_126_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_73 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][11]_i_73_n_0 ,\RefAddress_reg[4][11]_i_73_n_1 ,\RefAddress_reg[4][11]_i_73_n_2 ,\RefAddress_reg[4][11]_i_73_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [6:4],1'b0}),
        .O({\RefAddress_reg[4][11]_i_73_n_4 ,\RefAddress_reg[4][11]_i_73_n_5 ,\RefAddress_reg[4][11]_i_73_n_6 ,\RefAddress_reg[4][11]_i_73_n_7 }),
        .S({\RefAddress[4][11]_i_127_n_0 ,\RefAddress[4][11]_i_128_n_0 ,\RefAddress[4][11]_i_129_n_0 ,\waveRefOutXCorr[1]_53 [3]}));
  CARRY4 \RefAddress_reg[4][11]_i_83 
       (.CI(\RefAddress_reg[4][11]_i_84_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_83_n_0 ,\RefAddress_reg[4][11]_i_83_n_1 ,\RefAddress_reg[4][11]_i_83_n_2 ,\RefAddress_reg[4][11]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [7]}),
        .O({\RefAddress_reg[4][11]_i_83_n_4 ,\RefAddress_reg[4][11]_i_83_n_5 ,\RefAddress_reg[4][11]_i_83_n_6 ,\RefAddress_reg[4][11]_i_83_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [10:8],\RefAddress[4][11]_i_130_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_84 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][11]_i_84_n_0 ,\RefAddress_reg[4][11]_i_84_n_1 ,\RefAddress_reg[4][11]_i_84_n_2 ,\RefAddress_reg[4][11]_i_84_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [6:4],1'b0}),
        .O({\RefAddress_reg[4][11]_i_84_n_4 ,\RefAddress_reg[4][11]_i_84_n_5 ,\RefAddress_reg[4][11]_i_84_n_6 ,\RefAddress_reg[4][11]_i_84_n_7 }),
        .S({\RefAddress[4][11]_i_131_n_0 ,\RefAddress[4][11]_i_132_n_0 ,\RefAddress[4][11]_i_133_n_0 ,\waveRefOutXCorr[0]_52 [3]}));
  CARRY4 \RefAddress_reg[4][11]_i_88 
       (.CI(\RefAddress_reg[4][11]_i_89_n_0 ),
        .CO({\RefAddress_reg[4][11]_i_88_n_0 ,\RefAddress_reg[4][11]_i_88_n_1 ,\RefAddress_reg[4][11]_i_88_n_2 ,\RefAddress_reg[4][11]_i_88_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [7]}),
        .O({\RefAddress_reg[4][11]_i_88_n_4 ,\RefAddress_reg[4][11]_i_88_n_5 ,\RefAddress_reg[4][11]_i_88_n_6 ,\RefAddress_reg[4][11]_i_88_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [10:8],\RefAddress[4][11]_i_134_n_0 }));
  CARRY4 \RefAddress_reg[4][11]_i_89 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][11]_i_89_n_0 ,\RefAddress_reg[4][11]_i_89_n_1 ,\RefAddress_reg[4][11]_i_89_n_2 ,\RefAddress_reg[4][11]_i_89_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [6:4],1'b0}),
        .O({\RefAddress_reg[4][11]_i_89_n_4 ,\RefAddress_reg[4][11]_i_89_n_5 ,\RefAddress_reg[4][11]_i_89_n_6 ,\RefAddress_reg[4][11]_i_89_n_7 }),
        .S({\RefAddress[4][11]_i_135_n_0 ,\RefAddress[4][11]_i_136_n_0 ,\RefAddress[4][11]_i_137_n_0 ,\waveRefOutXCorr[2]_54 [3]}));
  CARRY4 \RefAddress_reg[4][11]_i_9 
       (.CI(\RefAddress_reg[4][11]_i_37_n_0 ),
        .CO(\NLW_RefAddress_reg[4][11]_i_9_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[4][11]_i_9_O_UNCONNECTED [3:1],\RefAddress_reg[4][11]_i_9_n_7 }),
        .S({1'b0,1'b0,1'b0,\RefAddress[4][11]_i_38_n_0 }));
  CARRY4 \RefAddress_reg[4][6]_i_11 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][6]_i_11_n_0 ,\RefAddress_reg[4][6]_i_11_n_1 ,\RefAddress_reg[4][6]_i_11_n_2 ,\RefAddress_reg[4][6]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [6:4],1'b0}),
        .O({\RefAddress_reg[4][6]_i_11_n_4 ,\RefAddress_reg[4][6]_i_11_n_5 ,\RefAddress_reg[4][6]_i_11_n_6 ,\NLW_RefAddress_reg[4][6]_i_11_O_UNCONNECTED [0]}),
        .S({\RefAddress[4][6]_i_13_n_0 ,\RefAddress[4][6]_i_14_n_0 ,\RefAddress[4][6]_i_15_n_0 ,\waveRefOutXCorr[0]_52 [3]}));
  CARRY4 \RefAddress_reg[4][6]_i_12 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][6]_i_12_n_0 ,\RefAddress_reg[4][6]_i_12_n_1 ,\RefAddress_reg[4][6]_i_12_n_2 ,\RefAddress_reg[4][6]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [6:4],1'b0}),
        .O({\RefAddress_reg[4][6]_i_12_n_4 ,\RefAddress_reg[4][6]_i_12_n_5 ,\RefAddress_reg[4][6]_i_12_n_6 ,\NLW_RefAddress_reg[4][6]_i_12_O_UNCONNECTED [0]}),
        .S({\RefAddress[4][6]_i_16_n_0 ,\RefAddress[4][6]_i_17_n_0 ,\RefAddress[4][6]_i_18_n_0 ,\waveRefOutXCorr[1]_53 [3]}));
  CARRY4 \RefAddress_reg[4][6]_i_2 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][6]_i_2_n_0 ,\RefAddress_reg[4][6]_i_2_n_1 ,\RefAddress_reg[4][6]_i_2_n_2 ,\RefAddress_reg[4][6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [6:4],1'b0}),
        .O({\RefAddress_reg[4][6]_i_2_n_4 ,\RefAddress_reg[4][6]_i_2_n_5 ,\RefAddress_reg[4][6]_i_2_n_6 ,\NLW_RefAddress_reg[4][6]_i_2_O_UNCONNECTED [0]}),
        .S({\RefAddress[4][6]_i_5_n_0 ,\RefAddress[4][6]_i_6_n_0 ,\RefAddress[4][6]_i_7_n_0 ,\waveRefOutXCorr[3]_55 [3]}));
  CARRY4 \RefAddress_reg[4][6]_i_3 
       (.CI(1'b0),
        .CO({\RefAddress_reg[4][6]_i_3_n_0 ,\RefAddress_reg[4][6]_i_3_n_1 ,\RefAddress_reg[4][6]_i_3_n_2 ,\RefAddress_reg[4][6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [6:4],1'b0}),
        .O({\RefAddress_reg[4][6]_i_3_n_4 ,\RefAddress_reg[4][6]_i_3_n_5 ,\RefAddress_reg[4][6]_i_3_n_6 ,\NLW_RefAddress_reg[4][6]_i_3_O_UNCONNECTED [0]}),
        .S({\RefAddress[4][6]_i_8_n_0 ,\RefAddress[4][6]_i_9_n_0 ,\RefAddress[4][6]_i_10_n_0 ,\waveRefOutXCorr[2]_54 [3]}));
  CARRY4 \RefAddress_reg[5][11]_i_10 
       (.CI(\RefAddress_reg[5][8]_i_3_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_10_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_10_n_2 ,\RefAddress_reg[5][11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[1]_53 [10:9]}),
        .O({\NLW_RefAddress_reg[5][11]_i_10_O_UNCONNECTED [3],\RefAddress_reg[5][11]_i_10_n_5 ,\RefAddress_reg[5][11]_i_10_n_6 ,\RefAddress_reg[5][11]_i_10_n_7 }),
        .S({1'b0,\RefAddress[5][11]_i_42_n_0 ,\RefAddress[5][11]_i_43_n_0 ,\RefAddress[5][11]_i_44_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_13 
       (.CI(\RefAddress_reg[5][11]_i_49_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_13_n_0 ,\RefAddress_reg[5][11]_i_13_n_1 ,\RefAddress_reg[5][11]_i_13_n_2 ,\RefAddress_reg[5][11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[3]_55 [11:9]}),
        .O({\RefAddress_reg[5][11]_i_13_n_4 ,\RefAddress_reg[5][11]_i_13_n_5 ,\RefAddress_reg[5][11]_i_13_n_6 ,\RefAddress_reg[5][11]_i_13_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [12],\RefAddress[5][11]_i_51_n_0 ,\RefAddress[5][11]_i_52_n_0 ,\RefAddress[5][11]_i_53_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_14 
       (.CI(\RefAddress_reg[5][11]_i_13_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_14_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_14_n_2 ,\NLW_RefAddress_reg[5][11]_i_14_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[5][11]_i_14_O_UNCONNECTED [3:1],\RefAddress_reg[5][11]_i_14_n_7 }),
        .S({1'b0,1'b0,1'b1,\waveRefOutXCorr[3]_55 [13]}));
  CARRY4 \RefAddress_reg[5][11]_i_27 
       (.CI(\RefAddress_reg[5][11]_i_77_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_27_n_0 ,\RefAddress_reg[5][11]_i_27_n_1 ,\RefAddress_reg[5][11]_i_27_n_2 ,\RefAddress_reg[5][11]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[1]_53 [11:9]}),
        .O({\RefAddress_reg[5][11]_i_27_n_4 ,\RefAddress_reg[5][11]_i_27_n_5 ,\RefAddress_reg[5][11]_i_27_n_6 ,\RefAddress_reg[5][11]_i_27_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [12],\RefAddress[5][11]_i_79_n_0 ,\RefAddress[5][11]_i_80_n_0 ,\RefAddress[5][11]_i_81_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_28 
       (.CI(\RefAddress_reg[5][11]_i_27_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_28_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_28_n_2 ,\NLW_RefAddress_reg[5][11]_i_28_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[5][11]_i_28_O_UNCONNECTED [3:1],\RefAddress_reg[5][11]_i_28_n_7 }),
        .S({1'b0,1'b0,1'b1,\waveRefOutXCorr[1]_53 [13]}));
  CARRY4 \RefAddress_reg[5][11]_i_32 
       (.CI(\RefAddress_reg[5][11]_i_87_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_32_n_0 ,\RefAddress_reg[5][11]_i_32_n_1 ,\RefAddress_reg[5][11]_i_32_n_2 ,\RefAddress_reg[5][11]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[2]_54 [11:9]}),
        .O({\RefAddress_reg[5][11]_i_32_n_4 ,\RefAddress_reg[5][11]_i_32_n_5 ,\RefAddress_reg[5][11]_i_32_n_6 ,\RefAddress_reg[5][11]_i_32_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [12],\RefAddress[5][11]_i_88_n_0 ,\RefAddress[5][11]_i_89_n_0 ,\RefAddress[5][11]_i_90_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_33 
       (.CI(\RefAddress_reg[5][11]_i_32_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_33_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_33_n_2 ,\NLW_RefAddress_reg[5][11]_i_33_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[5][11]_i_33_O_UNCONNECTED [3:1],\RefAddress_reg[5][11]_i_33_n_7 }),
        .S({1'b0,1'b0,1'b1,\waveRefOutXCorr[2]_54 [13]}));
  CARRY4 \RefAddress_reg[5][11]_i_36 
       (.CI(\RefAddress_reg[5][11]_i_94_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_36_n_0 ,\RefAddress_reg[5][11]_i_36_n_1 ,\RefAddress_reg[5][11]_i_36_n_2 ,\RefAddress_reg[5][11]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[0]_52 [11:9]}),
        .O({\RefAddress_reg[5][11]_i_36_n_4 ,\RefAddress_reg[5][11]_i_36_n_5 ,\RefAddress_reg[5][11]_i_36_n_6 ,\RefAddress_reg[5][11]_i_36_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [12],\RefAddress[5][11]_i_95_n_0 ,\RefAddress[5][11]_i_96_n_0 ,\RefAddress[5][11]_i_97_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_38 
       (.CI(\RefAddress_reg[5][11]_i_36_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_38_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_38_n_2 ,\NLW_RefAddress_reg[5][11]_i_38_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[5][11]_i_38_O_UNCONNECTED [3:1],\RefAddress_reg[5][11]_i_38_n_7 }),
        .S({1'b0,1'b0,1'b1,\waveRefOutXCorr[0]_52 [13]}));
  CARRY4 \RefAddress_reg[5][11]_i_45 
       (.CI(\RefAddress_reg[5][8]_i_9_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_45_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_45_n_2 ,\RefAddress_reg[5][11]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[3]_55 [10:9]}),
        .O({\NLW_RefAddress_reg[5][11]_i_45_O_UNCONNECTED [3],\RefAddress_reg[5][11]_i_45_n_5 ,\RefAddress_reg[5][11]_i_45_n_6 ,\RefAddress_reg[5][11]_i_45_n_7 }),
        .S({1'b0,\RefAddress[5][11]_i_101_n_0 ,\RefAddress[5][11]_i_102_n_0 ,\RefAddress[5][11]_i_103_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_48 
       (.CI(\RefAddress_reg[5][8]_i_10_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_48_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_48_n_2 ,\RefAddress_reg[5][11]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[2]_54 [10:9]}),
        .O({\NLW_RefAddress_reg[5][11]_i_48_O_UNCONNECTED [3],\RefAddress_reg[5][11]_i_48_n_5 ,\RefAddress_reg[5][11]_i_48_n_6 ,\RefAddress_reg[5][11]_i_48_n_7 }),
        .S({1'b0,\RefAddress[5][11]_i_104_n_0 ,\RefAddress[5][11]_i_105_n_0 ,\RefAddress[5][11]_i_106_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_49 
       (.CI(\RefAddress_reg[5][11]_i_54_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_49_n_0 ,\RefAddress_reg[5][11]_i_49_n_1 ,\RefAddress_reg[5][11]_i_49_n_2 ,\RefAddress_reg[5][11]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [8],1'b0,1'b0,\waveRefOutXCorr[3]_55 [5]}),
        .O({\RefAddress_reg[5][11]_i_49_n_4 ,\RefAddress_reg[5][11]_i_49_n_5 ,\RefAddress_reg[5][11]_i_49_n_6 ,\RefAddress_reg[5][11]_i_49_n_7 }),
        .S({\RefAddress[5][11]_i_107_n_0 ,\waveRefOutXCorr[3]_55 [7:6],\RefAddress[5][11]_i_108_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_54 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][11]_i_54_n_0 ,\RefAddress_reg[5][11]_i_54_n_1 ,\RefAddress_reg[5][11]_i_54_n_2 ,\RefAddress_reg[5][11]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[3]_55 [3:2],1'b0}),
        .O({\RefAddress_reg[5][11]_i_54_n_4 ,\RefAddress_reg[5][11]_i_54_n_5 ,\RefAddress_reg[5][11]_i_54_n_6 ,\NLW_RefAddress_reg[5][11]_i_54_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[3]_55 [4],\RefAddress[5][11]_i_109_n_0 ,\RefAddress[5][11]_i_110_n_0 ,\waveRefOutXCorr[3]_55 [1]}));
  CARRY4 \RefAddress_reg[5][11]_i_55 
       (.CI(\RefAddress_reg[5][11]_i_66_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_55_n_0 ,\RefAddress_reg[5][11]_i_55_n_1 ,\RefAddress_reg[5][11]_i_55_n_2 ,\RefAddress_reg[5][11]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[4]_56 [8],1'b0,1'b0,\waveRefOutXCorr[4]_56 [5]}),
        .O({\RefAddress_reg[5][11]_i_55_n_4 ,\RefAddress_reg[5][11]_i_55_n_5 ,\RefAddress_reg[5][11]_i_55_n_6 ,\RefAddress_reg[5][11]_i_55_n_7 }),
        .S({\RefAddress[5][11]_i_111_n_0 ,\waveRefOutXCorr[4]_56 [7:6],\RefAddress[5][11]_i_112_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_56 
       (.CI(\RefAddress_reg[5][11]_i_60_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_56_n_0 ,\RefAddress_reg[5][11]_i_56_n_1 ,\RefAddress_reg[5][11]_i_56_n_2 ,\RefAddress_reg[5][11]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[6]_58 [11:9]}),
        .O({\RefAddress_reg[5][11]_i_56_n_4 ,\RefAddress_reg[5][11]_i_56_n_5 ,\RefAddress_reg[5][11]_i_56_n_6 ,\RefAddress_reg[5][11]_i_56_n_7 }),
        .S({\waveRefOutXCorr[6]_58 [12],\RefAddress[5][11]_i_113_n_0 ,\RefAddress[5][11]_i_114_n_0 ,\RefAddress[5][11]_i_115_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_57 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][11]_i_57_n_0 ,\RefAddress_reg[5][11]_i_57_n_1 ,\RefAddress_reg[5][11]_i_57_n_2 ,\RefAddress_reg[5][11]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[6]_58 [3:2],1'b0}),
        .O({\RefAddress_reg[5][11]_i_57_n_4 ,\RefAddress_reg[5][11]_i_57_n_5 ,\RefAddress_reg[5][11]_i_57_n_6 ,\NLW_RefAddress_reg[5][11]_i_57_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[6]_58 [4],\RefAddress[5][11]_i_116_n_0 ,\RefAddress[5][11]_i_117_n_0 ,\waveRefOutXCorr[6]_58 [1]}));
  CARRY4 \RefAddress_reg[5][11]_i_58 
       (.CI(\RefAddress_reg[5][11]_i_65_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_58_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_58_n_2 ,\NLW_RefAddress_reg[5][11]_i_58_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[5][11]_i_58_O_UNCONNECTED [3:1],\RefAddress_reg[5][11]_i_58_n_7 }),
        .S({1'b0,1'b0,1'b1,\waveRefOutXCorr[4]_56 [13]}));
  CARRY4 \RefAddress_reg[5][11]_i_59 
       (.CI(\RefAddress_reg[5][11]_i_71_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_59_n_0 ,\RefAddress_reg[5][11]_i_59_n_1 ,\RefAddress_reg[5][11]_i_59_n_2 ,\RefAddress_reg[5][11]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[5]_57 [8],1'b0,1'b0,\waveRefOutXCorr[5]_57 [5]}),
        .O({\RefAddress_reg[5][11]_i_59_n_4 ,\RefAddress_reg[5][11]_i_59_n_5 ,\RefAddress_reg[5][11]_i_59_n_6 ,\RefAddress_reg[5][11]_i_59_n_7 }),
        .S({\RefAddress[5][11]_i_118_n_0 ,\waveRefOutXCorr[5]_57 [7:6],\RefAddress[5][11]_i_119_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_60 
       (.CI(\RefAddress_reg[5][11]_i_57_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_60_n_0 ,\RefAddress_reg[5][11]_i_60_n_1 ,\RefAddress_reg[5][11]_i_60_n_2 ,\RefAddress_reg[5][11]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[6]_58 [8],1'b0,1'b0,\waveRefOutXCorr[6]_58 [5]}),
        .O({\RefAddress_reg[5][11]_i_60_n_4 ,\RefAddress_reg[5][11]_i_60_n_5 ,\RefAddress_reg[5][11]_i_60_n_6 ,\RefAddress_reg[5][11]_i_60_n_7 }),
        .S({\RefAddress[5][11]_i_120_n_0 ,\waveRefOutXCorr[6]_58 [7:6],\RefAddress[5][11]_i_121_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_61 
       (.CI(\RefAddress_reg[5][11]_i_62_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_61_n_0 ,\RefAddress_reg[5][11]_i_61_n_1 ,\RefAddress_reg[5][11]_i_61_n_2 ,\RefAddress_reg[5][11]_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[7]_59 [8],1'b0,1'b0,\waveRefOutXCorr[7]_59 [5]}),
        .O({\RefAddress_reg[5][11]_i_61_n_4 ,\RefAddress_reg[5][11]_i_61_n_5 ,\RefAddress_reg[5][11]_i_61_n_6 ,\RefAddress_reg[5][11]_i_61_n_7 }),
        .S({\RefAddress[5][11]_i_122_n_0 ,\waveRefOutXCorr[7]_59 [7:6],\RefAddress[5][11]_i_123_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_62 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][11]_i_62_n_0 ,\RefAddress_reg[5][11]_i_62_n_1 ,\RefAddress_reg[5][11]_i_62_n_2 ,\RefAddress_reg[5][11]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[7]_59 [3:2],1'b0}),
        .O({\RefAddress_reg[5][11]_i_62_n_4 ,\RefAddress_reg[5][11]_i_62_n_5 ,\RefAddress_reg[5][11]_i_62_n_6 ,\NLW_RefAddress_reg[5][11]_i_62_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[7]_59 [4],\RefAddress[5][11]_i_124_n_0 ,\RefAddress[5][11]_i_125_n_0 ,\waveRefOutXCorr[7]_59 [1]}));
  CARRY4 \RefAddress_reg[5][11]_i_63 
       (.CI(\RefAddress_reg[5][11]_i_68_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_63_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_63_n_2 ,\NLW_RefAddress_reg[5][11]_i_63_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[5][11]_i_63_O_UNCONNECTED [3:1],\RefAddress_reg[5][11]_i_63_n_7 }),
        .S({1'b0,1'b0,1'b1,\waveRefOutXCorr[5]_57 [13]}));
  CARRY4 \RefAddress_reg[5][11]_i_64 
       (.CI(\RefAddress_reg[5][11]_i_61_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_64_n_0 ,\RefAddress_reg[5][11]_i_64_n_1 ,\RefAddress_reg[5][11]_i_64_n_2 ,\RefAddress_reg[5][11]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[7]_59 [11:9]}),
        .O({\RefAddress_reg[5][11]_i_64_n_4 ,\RefAddress_reg[5][11]_i_64_n_5 ,\RefAddress_reg[5][11]_i_64_n_6 ,\RefAddress_reg[5][11]_i_64_n_7 }),
        .S({\waveRefOutXCorr[7]_59 [12],\RefAddress[5][11]_i_126_n_0 ,\RefAddress[5][11]_i_127_n_0 ,\RefAddress[5][11]_i_128_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_65 
       (.CI(\RefAddress_reg[5][11]_i_55_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_65_n_0 ,\RefAddress_reg[5][11]_i_65_n_1 ,\RefAddress_reg[5][11]_i_65_n_2 ,\RefAddress_reg[5][11]_i_65_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[4]_56 [11:9]}),
        .O({\RefAddress_reg[5][11]_i_65_n_4 ,\RefAddress_reg[5][11]_i_65_n_5 ,\RefAddress_reg[5][11]_i_65_n_6 ,\RefAddress_reg[5][11]_i_65_n_7 }),
        .S({\waveRefOutXCorr[4]_56 [12],\RefAddress[5][11]_i_129_n_0 ,\RefAddress[5][11]_i_130_n_0 ,\RefAddress[5][11]_i_131_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_66 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][11]_i_66_n_0 ,\RefAddress_reg[5][11]_i_66_n_1 ,\RefAddress_reg[5][11]_i_66_n_2 ,\RefAddress_reg[5][11]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[4]_56 [3:2],1'b0}),
        .O({\RefAddress_reg[5][11]_i_66_n_4 ,\RefAddress_reg[5][11]_i_66_n_5 ,\RefAddress_reg[5][11]_i_66_n_6 ,\NLW_RefAddress_reg[5][11]_i_66_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[4]_56 [4],\RefAddress[5][11]_i_132_n_0 ,\RefAddress[5][11]_i_133_n_0 ,\waveRefOutXCorr[4]_56 [1]}));
  CARRY4 \RefAddress_reg[5][11]_i_68 
       (.CI(\RefAddress_reg[5][11]_i_59_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_68_n_0 ,\RefAddress_reg[5][11]_i_68_n_1 ,\RefAddress_reg[5][11]_i_68_n_2 ,\RefAddress_reg[5][11]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[5]_57 [11:9]}),
        .O({\RefAddress_reg[5][11]_i_68_n_4 ,\RefAddress_reg[5][11]_i_68_n_5 ,\RefAddress_reg[5][11]_i_68_n_6 ,\RefAddress_reg[5][11]_i_68_n_7 }),
        .S({\waveRefOutXCorr[5]_57 [12],\RefAddress[5][11]_i_134_n_0 ,\RefAddress[5][11]_i_135_n_0 ,\RefAddress[5][11]_i_136_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_71 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][11]_i_71_n_0 ,\RefAddress_reg[5][11]_i_71_n_1 ,\RefAddress_reg[5][11]_i_71_n_2 ,\RefAddress_reg[5][11]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[5]_57 [3:2],1'b0}),
        .O({\RefAddress_reg[5][11]_i_71_n_4 ,\RefAddress_reg[5][11]_i_71_n_5 ,\RefAddress_reg[5][11]_i_71_n_6 ,\NLW_RefAddress_reg[5][11]_i_71_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[5]_57 [4],\RefAddress[5][11]_i_137_n_0 ,\RefAddress[5][11]_i_138_n_0 ,\waveRefOutXCorr[5]_57 [1]}));
  CARRY4 \RefAddress_reg[5][11]_i_73 
       (.CI(\RefAddress_reg[5][11]_i_64_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_73_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_73_n_2 ,\NLW_RefAddress_reg[5][11]_i_73_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[5][11]_i_73_O_UNCONNECTED [3:1],\RefAddress_reg[5][11]_i_73_n_7 }),
        .S({1'b0,1'b0,1'b1,\waveRefOutXCorr[7]_59 [13]}));
  CARRY4 \RefAddress_reg[5][11]_i_75 
       (.CI(\RefAddress_reg[5][11]_i_56_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_75_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_75_n_2 ,\NLW_RefAddress_reg[5][11]_i_75_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RefAddress_reg[5][11]_i_75_O_UNCONNECTED [3:1],\RefAddress_reg[5][11]_i_75_n_7 }),
        .S({1'b0,1'b0,1'b1,\waveRefOutXCorr[6]_58 [13]}));
  CARRY4 \RefAddress_reg[5][11]_i_77 
       (.CI(\RefAddress_reg[5][11]_i_83_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_77_n_0 ,\RefAddress_reg[5][11]_i_77_n_1 ,\RefAddress_reg[5][11]_i_77_n_2 ,\RefAddress_reg[5][11]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [8],1'b0,1'b0,\waveRefOutXCorr[1]_53 [5]}),
        .O({\RefAddress_reg[5][11]_i_77_n_4 ,\RefAddress_reg[5][11]_i_77_n_5 ,\RefAddress_reg[5][11]_i_77_n_6 ,\RefAddress_reg[5][11]_i_77_n_7 }),
        .S({\RefAddress[5][11]_i_139_n_0 ,\waveRefOutXCorr[1]_53 [7:6],\RefAddress[5][11]_i_140_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_83 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][11]_i_83_n_0 ,\RefAddress_reg[5][11]_i_83_n_1 ,\RefAddress_reg[5][11]_i_83_n_2 ,\RefAddress_reg[5][11]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[1]_53 [3:2],1'b0}),
        .O({\RefAddress_reg[5][11]_i_83_n_4 ,\RefAddress_reg[5][11]_i_83_n_5 ,\RefAddress_reg[5][11]_i_83_n_6 ,\NLW_RefAddress_reg[5][11]_i_83_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[1]_53 [4],\RefAddress[5][11]_i_141_n_0 ,\RefAddress[5][11]_i_142_n_0 ,\waveRefOutXCorr[1]_53 [1]}));
  CARRY4 \RefAddress_reg[5][11]_i_84 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][11]_i_84_n_0 ,\RefAddress_reg[5][11]_i_84_n_1 ,\RefAddress_reg[5][11]_i_84_n_2 ,\RefAddress_reg[5][11]_i_84_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [4:2],1'b0}),
        .O({\RefAddress_reg[5][11]_i_84_n_4 ,\RefAddress_reg[5][11]_i_84_n_5 ,\RefAddress_reg[5][11]_i_84_n_6 ,\RefAddress_reg[5][11]_i_84_n_7 }),
        .S({\RefAddress[5][11]_i_143_n_0 ,\RefAddress[5][11]_i_144_n_0 ,\RefAddress[5][11]_i_145_n_0 ,\waveRefOutXCorr[1]_53 [1]}));
  CARRY4 \RefAddress_reg[5][11]_i_86 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][11]_i_86_n_0 ,\RefAddress_reg[5][11]_i_86_n_1 ,\RefAddress_reg[5][11]_i_86_n_2 ,\RefAddress_reg[5][11]_i_86_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[2]_54 [3:2],1'b0}),
        .O({\RefAddress_reg[5][11]_i_86_n_4 ,\RefAddress_reg[5][11]_i_86_n_5 ,\RefAddress_reg[5][11]_i_86_n_6 ,\NLW_RefAddress_reg[5][11]_i_86_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[2]_54 [4],\RefAddress[5][11]_i_146_n_0 ,\RefAddress[5][11]_i_147_n_0 ,\waveRefOutXCorr[2]_54 [1]}));
  CARRY4 \RefAddress_reg[5][11]_i_87 
       (.CI(\RefAddress_reg[5][11]_i_86_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_87_n_0 ,\RefAddress_reg[5][11]_i_87_n_1 ,\RefAddress_reg[5][11]_i_87_n_2 ,\RefAddress_reg[5][11]_i_87_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [8],1'b0,1'b0,\waveRefOutXCorr[2]_54 [5]}),
        .O({\RefAddress_reg[5][11]_i_87_n_4 ,\RefAddress_reg[5][11]_i_87_n_5 ,\RefAddress_reg[5][11]_i_87_n_6 ,\RefAddress_reg[5][11]_i_87_n_7 }),
        .S({\RefAddress[5][11]_i_148_n_0 ,\waveRefOutXCorr[2]_54 [7:6],\RefAddress[5][11]_i_149_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_9 
       (.CI(\RefAddress_reg[5][8]_i_2_n_0 ),
        .CO({\NLW_RefAddress_reg[5][11]_i_9_CO_UNCONNECTED [3:2],\RefAddress_reg[5][11]_i_9_n_2 ,\RefAddress_reg[5][11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\waveRefOutXCorr[0]_52 [10:9]}),
        .O({\NLW_RefAddress_reg[5][11]_i_9_O_UNCONNECTED [3],\RefAddress_reg[5][11]_i_9_n_5 ,\RefAddress_reg[5][11]_i_9_n_6 ,\RefAddress_reg[5][11]_i_9_n_7 }),
        .S({1'b0,\RefAddress[5][11]_i_39_n_0 ,\RefAddress[5][11]_i_40_n_0 ,\RefAddress[5][11]_i_41_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_94 
       (.CI(\RefAddress_reg[5][11]_i_99_n_0 ),
        .CO({\RefAddress_reg[5][11]_i_94_n_0 ,\RefAddress_reg[5][11]_i_94_n_1 ,\RefAddress_reg[5][11]_i_94_n_2 ,\RefAddress_reg[5][11]_i_94_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [8],1'b0,1'b0,\waveRefOutXCorr[0]_52 [5]}),
        .O({\RefAddress_reg[5][11]_i_94_n_4 ,\RefAddress_reg[5][11]_i_94_n_5 ,\RefAddress_reg[5][11]_i_94_n_6 ,\RefAddress_reg[5][11]_i_94_n_7 }),
        .S({\RefAddress[5][11]_i_150_n_0 ,\waveRefOutXCorr[0]_52 [7:6],\RefAddress[5][11]_i_151_n_0 }));
  CARRY4 \RefAddress_reg[5][11]_i_99 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][11]_i_99_n_0 ,\RefAddress_reg[5][11]_i_99_n_1 ,\RefAddress_reg[5][11]_i_99_n_2 ,\RefAddress_reg[5][11]_i_99_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[0]_52 [3:2],1'b0}),
        .O({\RefAddress_reg[5][11]_i_99_n_4 ,\RefAddress_reg[5][11]_i_99_n_5 ,\RefAddress_reg[5][11]_i_99_n_6 ,\NLW_RefAddress_reg[5][11]_i_99_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[0]_52 [4],\RefAddress[5][11]_i_152_n_0 ,\RefAddress[5][11]_i_153_n_0 ,\waveRefOutXCorr[0]_52 [1]}));
  CARRY4 \RefAddress_reg[5][1]_i_3 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][1]_i_3_n_0 ,\RefAddress_reg[5][1]_i_3_n_1 ,\RefAddress_reg[5][1]_i_3_n_2 ,\RefAddress_reg[5][1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [4:2],1'b0}),
        .O({\RefAddress_reg[5][1]_i_3_n_4 ,\RefAddress_reg[5][1]_i_3_n_5 ,\RefAddress_reg[5][1]_i_3_n_6 ,\RefAddress_reg[5][1]_i_3_n_7 }),
        .S({\RefAddress[5][1]_i_4_n_0 ,\RefAddress[5][1]_i_5_n_0 ,\RefAddress[5][1]_i_6_n_0 ,\waveRefOutXCorr[3]_55 [1]}));
  CARRY4 \RefAddress_reg[5][4]_i_10 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][4]_i_10_n_0 ,\RefAddress_reg[5][4]_i_10_n_1 ,\RefAddress_reg[5][4]_i_10_n_2 ,\RefAddress_reg[5][4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[2]_54 [3:2],1'b0}),
        .O({\RefAddress_reg[5][4]_i_10_n_4 ,\RefAddress_reg[5][4]_i_10_n_5 ,\RefAddress_reg[5][4]_i_10_n_6 ,\NLW_RefAddress_reg[5][4]_i_10_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[2]_54 [4],\RefAddress[5][4]_i_13_n_0 ,\RefAddress[5][4]_i_14_n_0 ,\waveRefOutXCorr[2]_54 [1]}));
  CARRY4 \RefAddress_reg[5][4]_i_2 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][4]_i_2_n_0 ,\RefAddress_reg[5][4]_i_2_n_1 ,\RefAddress_reg[5][4]_i_2_n_2 ,\RefAddress_reg[5][4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[0]_52 [3:2],1'b0}),
        .O({\RefAddress_reg[5][4]_i_2_n_4 ,\RefAddress_reg[5][4]_i_2_n_5 ,\RefAddress_reg[5][4]_i_2_n_6 ,\NLW_RefAddress_reg[5][4]_i_2_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[0]_52 [4],\RefAddress[5][4]_i_5_n_0 ,\RefAddress[5][4]_i_6_n_0 ,\waveRefOutXCorr[0]_52 [1]}));
  CARRY4 \RefAddress_reg[5][4]_i_3 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][4]_i_3_n_0 ,\RefAddress_reg[5][4]_i_3_n_1 ,\RefAddress_reg[5][4]_i_3_n_2 ,\RefAddress_reg[5][4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[1]_53 [3:2],1'b0}),
        .O({\RefAddress_reg[5][4]_i_3_n_4 ,\RefAddress_reg[5][4]_i_3_n_5 ,\RefAddress_reg[5][4]_i_3_n_6 ,\NLW_RefAddress_reg[5][4]_i_3_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[1]_53 [4],\RefAddress[5][4]_i_7_n_0 ,\RefAddress[5][4]_i_8_n_0 ,\waveRefOutXCorr[1]_53 [1]}));
  CARRY4 \RefAddress_reg[5][4]_i_9 
       (.CI(1'b0),
        .CO({\RefAddress_reg[5][4]_i_9_n_0 ,\RefAddress_reg[5][4]_i_9_n_1 ,\RefAddress_reg[5][4]_i_9_n_2 ,\RefAddress_reg[5][4]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[3]_55 [3:2],1'b0}),
        .O({\RefAddress_reg[5][4]_i_9_n_4 ,\RefAddress_reg[5][4]_i_9_n_5 ,\RefAddress_reg[5][4]_i_9_n_6 ,\NLW_RefAddress_reg[5][4]_i_9_O_UNCONNECTED [0]}),
        .S({\waveRefOutXCorr[3]_55 [4],\RefAddress[5][4]_i_11_n_0 ,\RefAddress[5][4]_i_12_n_0 ,\waveRefOutXCorr[3]_55 [1]}));
  CARRY4 \RefAddress_reg[5][8]_i_10 
       (.CI(\RefAddress_reg[5][4]_i_10_n_0 ),
        .CO({\RefAddress_reg[5][8]_i_10_n_0 ,\RefAddress_reg[5][8]_i_10_n_1 ,\RefAddress_reg[5][8]_i_10_n_2 ,\RefAddress_reg[5][8]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [8],1'b0,1'b0,\waveRefOutXCorr[2]_54 [5]}),
        .O({\RefAddress_reg[5][8]_i_10_n_4 ,\RefAddress_reg[5][8]_i_10_n_5 ,\RefAddress_reg[5][8]_i_10_n_6 ,\RefAddress_reg[5][8]_i_10_n_7 }),
        .S({\RefAddress[5][8]_i_13_n_0 ,\waveRefOutXCorr[2]_54 [7:6],\RefAddress[5][8]_i_14_n_0 }));
  CARRY4 \RefAddress_reg[5][8]_i_2 
       (.CI(\RefAddress_reg[5][4]_i_2_n_0 ),
        .CO({\RefAddress_reg[5][8]_i_2_n_0 ,\RefAddress_reg[5][8]_i_2_n_1 ,\RefAddress_reg[5][8]_i_2_n_2 ,\RefAddress_reg[5][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [8],1'b0,1'b0,\waveRefOutXCorr[0]_52 [5]}),
        .O({\RefAddress_reg[5][8]_i_2_n_4 ,\RefAddress_reg[5][8]_i_2_n_5 ,\RefAddress_reg[5][8]_i_2_n_6 ,\RefAddress_reg[5][8]_i_2_n_7 }),
        .S({\RefAddress[5][8]_i_5_n_0 ,\waveRefOutXCorr[0]_52 [7:6],\RefAddress[5][8]_i_6_n_0 }));
  CARRY4 \RefAddress_reg[5][8]_i_3 
       (.CI(\RefAddress_reg[5][4]_i_3_n_0 ),
        .CO({\RefAddress_reg[5][8]_i_3_n_0 ,\RefAddress_reg[5][8]_i_3_n_1 ,\RefAddress_reg[5][8]_i_3_n_2 ,\RefAddress_reg[5][8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [8],1'b0,1'b0,\waveRefOutXCorr[1]_53 [5]}),
        .O({\RefAddress_reg[5][8]_i_3_n_4 ,\RefAddress_reg[5][8]_i_3_n_5 ,\RefAddress_reg[5][8]_i_3_n_6 ,\RefAddress_reg[5][8]_i_3_n_7 }),
        .S({\RefAddress[5][8]_i_7_n_0 ,\waveRefOutXCorr[1]_53 [7:6],\RefAddress[5][8]_i_8_n_0 }));
  CARRY4 \RefAddress_reg[5][8]_i_9 
       (.CI(\RefAddress_reg[5][4]_i_9_n_0 ),
        .CO({\RefAddress_reg[5][8]_i_9_n_0 ,\RefAddress_reg[5][8]_i_9_n_1 ,\RefAddress_reg[5][8]_i_9_n_2 ,\RefAddress_reg[5][8]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [8],1'b0,1'b0,\waveRefOutXCorr[3]_55 [5]}),
        .O({\RefAddress_reg[5][8]_i_9_n_4 ,\RefAddress_reg[5][8]_i_9_n_5 ,\RefAddress_reg[5][8]_i_9_n_6 ,\RefAddress_reg[5][8]_i_9_n_7 }),
        .S({\RefAddress[5][8]_i_11_n_0 ,\waveRefOutXCorr[3]_55 [7:6],\RefAddress[5][8]_i_12_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_104 
       (.CI(\RefAddress_reg[6][11]_i_62_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_104_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_104_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[6][11]_i_104_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[6][11]_i_108 
       (.CI(\RefAddress_reg[6][11]_i_68_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_108_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_108_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[6][11]_i_108_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[6][11]_i_109 
       (.CI(\RefAddress_reg[6][11]_i_52_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_109_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_109_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[6][11]_i_109_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[6][11]_i_11 
       (.CI(\RefAddress_reg[6][9]_i_3_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_11_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [10]}),
        .O({\NLW_RefAddress_reg[6][11]_i_11_O_UNCONNECTED [3:2],\RefAddress_reg[6][11]_i_11_n_6 ,\RefAddress_reg[6][11]_i_11_n_7 }),
        .S({1'b0,1'b0,\waveRefOutXCorr[1]_53 [11],\RefAddress[6][11]_i_45_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_112 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][11]_i_112_n_0 ,\RefAddress_reg[6][11]_i_112_n_1 ,\RefAddress_reg[6][11]_i_112_n_2 ,\RefAddress_reg[6][11]_i_112_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [5],1'b0,\waveRefOutXCorr[1]_53 [3],1'b0}),
        .O({\RefAddress_reg[6][11]_i_112_n_4 ,\RefAddress_reg[6][11]_i_112_n_5 ,\RefAddress_reg[6][11]_i_112_n_6 ,\NLW_RefAddress_reg[6][11]_i_112_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][11]_i_121_n_0 ,\waveRefOutXCorr[1]_53 [4],\RefAddress[6][11]_i_122_n_0 ,\waveRefOutXCorr[1]_53 [2]}));
  CARRY4 \RefAddress_reg[6][11]_i_115 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][11]_i_115_n_0 ,\RefAddress_reg[6][11]_i_115_n_1 ,\RefAddress_reg[6][11]_i_115_n_2 ,\RefAddress_reg[6][11]_i_115_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [5],1'b0,\waveRefOutXCorr[0]_52 [3],1'b0}),
        .O({\RefAddress_reg[6][11]_i_115_n_4 ,\RefAddress_reg[6][11]_i_115_n_5 ,\RefAddress_reg[6][11]_i_115_n_6 ,\NLW_RefAddress_reg[6][11]_i_115_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][11]_i_123_n_0 ,\waveRefOutXCorr[0]_52 [4],\RefAddress[6][11]_i_124_n_0 ,\waveRefOutXCorr[0]_52 [2]}));
  CARRY4 \RefAddress_reg[6][11]_i_118 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][11]_i_118_n_0 ,\RefAddress_reg[6][11]_i_118_n_1 ,\RefAddress_reg[6][11]_i_118_n_2 ,\RefAddress_reg[6][11]_i_118_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [5],1'b0,\waveRefOutXCorr[2]_54 [3],1'b0}),
        .O({\RefAddress_reg[6][11]_i_118_n_4 ,\RefAddress_reg[6][11]_i_118_n_5 ,\RefAddress_reg[6][11]_i_118_n_6 ,\NLW_RefAddress_reg[6][11]_i_118_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][11]_i_125_n_0 ,\waveRefOutXCorr[2]_54 [4],\RefAddress[6][11]_i_126_n_0 ,\waveRefOutXCorr[2]_54 [2]}));
  CARRY4 \RefAddress_reg[6][11]_i_13 
       (.CI(\RefAddress_reg[6][9]_i_4_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_13_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [10]}),
        .O({\NLW_RefAddress_reg[6][11]_i_13_O_UNCONNECTED [3:2],\RefAddress_reg[6][11]_i_13_n_6 ,\RefAddress_reg[6][11]_i_13_n_7 }),
        .S({1'b0,1'b0,\waveRefOutXCorr[0]_52 [11],\RefAddress[6][11]_i_48_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_15 
       (.CI(\RefAddress_reg[6][11]_i_22_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_15_n_0 ,\RefAddress_reg[6][11]_i_15_n_1 ,\RefAddress_reg[6][11]_i_15_n_2 ,\RefAddress_reg[6][11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [10]}),
        .O({\RefAddress_reg[6][11]_i_15_n_4 ,\RefAddress_reg[6][11]_i_15_n_5 ,\RefAddress_reg[6][11]_i_15_n_6 ,\RefAddress_reg[6][11]_i_15_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [13:11],\RefAddress[6][11]_i_50_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_16 
       (.CI(\RefAddress_reg[6][11]_i_15_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_16_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[6][11]_i_16_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[6][11]_i_18 
       (.CI(\RefAddress_reg[6][11]_i_53_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_18_n_0 ,\RefAddress_reg[6][11]_i_18_n_1 ,\RefAddress_reg[6][11]_i_18_n_2 ,\RefAddress_reg[6][11]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[6]_58 [8],1'b0,\waveRefOutXCorr[6]_58 [6]}),
        .O({\RefAddress_reg[6][11]_i_18_n_4 ,\RefAddress_reg[6][11]_i_18_n_5 ,\RefAddress_reg[6][11]_i_18_n_6 ,\RefAddress_reg[6][11]_i_18_n_7 }),
        .S({\waveRefOutXCorr[6]_58 [9],\RefAddress[6][11]_i_54_n_0 ,\waveRefOutXCorr[6]_58 [7],\RefAddress[6][11]_i_55_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_19 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][11]_i_19_n_0 ,\RefAddress_reg[6][11]_i_19_n_1 ,\RefAddress_reg[6][11]_i_19_n_2 ,\RefAddress_reg[6][11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[7]_59 [5],1'b0,\waveRefOutXCorr[7]_59 [3],1'b0}),
        .O({\RefAddress_reg[6][11]_i_19_n_4 ,\RefAddress_reg[6][11]_i_19_n_5 ,\RefAddress_reg[6][11]_i_19_n_6 ,\NLW_RefAddress_reg[6][11]_i_19_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][11]_i_56_n_0 ,\waveRefOutXCorr[7]_59 [4],\RefAddress[6][11]_i_57_n_0 ,\waveRefOutXCorr[7]_59 [2]}));
  CARRY4 \RefAddress_reg[6][11]_i_20 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][11]_i_20_n_0 ,\RefAddress_reg[6][11]_i_20_n_1 ,\RefAddress_reg[6][11]_i_20_n_2 ,\RefAddress_reg[6][11]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[5]_57 [5],1'b0,\waveRefOutXCorr[5]_57 [3],1'b0}),
        .O({\RefAddress_reg[6][11]_i_20_n_4 ,\RefAddress_reg[6][11]_i_20_n_5 ,\RefAddress_reg[6][11]_i_20_n_6 ,\NLW_RefAddress_reg[6][11]_i_20_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][11]_i_58_n_0 ,\waveRefOutXCorr[5]_57 [4],\RefAddress[6][11]_i_59_n_0 ,\waveRefOutXCorr[5]_57 [2]}));
  CARRY4 \RefAddress_reg[6][11]_i_22 
       (.CI(\RefAddress_reg[6][11]_i_23_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_22_n_0 ,\RefAddress_reg[6][11]_i_22_n_1 ,\RefAddress_reg[6][11]_i_22_n_2 ,\RefAddress_reg[6][11]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[3]_55 [8],1'b0,\waveRefOutXCorr[3]_55 [6]}),
        .O({\RefAddress_reg[6][11]_i_22_n_4 ,\RefAddress_reg[6][11]_i_22_n_5 ,\RefAddress_reg[6][11]_i_22_n_6 ,\RefAddress_reg[6][11]_i_22_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [9],\RefAddress[6][11]_i_64_n_0 ,\waveRefOutXCorr[3]_55 [7],\RefAddress[6][11]_i_65_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_23 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][11]_i_23_n_0 ,\RefAddress_reg[6][11]_i_23_n_1 ,\RefAddress_reg[6][11]_i_23_n_2 ,\RefAddress_reg[6][11]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [5],1'b0,\waveRefOutXCorr[3]_55 [3],1'b0}),
        .O({\RefAddress_reg[6][11]_i_23_n_4 ,\RefAddress_reg[6][11]_i_23_n_5 ,\RefAddress_reg[6][11]_i_23_n_6 ,\NLW_RefAddress_reg[6][11]_i_23_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][11]_i_66_n_0 ,\waveRefOutXCorr[3]_55 [4],\RefAddress[6][11]_i_67_n_0 ,\waveRefOutXCorr[3]_55 [2]}));
  CARRY4 \RefAddress_reg[6][11]_i_31 
       (.CI(\RefAddress_reg[6][11]_i_79_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_31_n_0 ,\RefAddress_reg[6][11]_i_31_n_1 ,\RefAddress_reg[6][11]_i_31_n_2 ,\RefAddress_reg[6][11]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[1]_53 [10]}),
        .O({\RefAddress_reg[6][11]_i_31_n_4 ,\RefAddress_reg[6][11]_i_31_n_5 ,\RefAddress_reg[6][11]_i_31_n_6 ,\RefAddress_reg[6][11]_i_31_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [13:11],\RefAddress[6][11]_i_80_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_35 
       (.CI(\RefAddress_reg[6][11]_i_85_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_35_n_0 ,\RefAddress_reg[6][11]_i_35_n_1 ,\RefAddress_reg[6][11]_i_35_n_2 ,\RefAddress_reg[6][11]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[0]_52 [10]}),
        .O({\RefAddress_reg[6][11]_i_35_n_4 ,\RefAddress_reg[6][11]_i_35_n_5 ,\RefAddress_reg[6][11]_i_35_n_6 ,\RefAddress_reg[6][11]_i_35_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [13:11],\RefAddress[6][11]_i_87_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_37 
       (.CI(\RefAddress_reg[6][11]_i_89_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_37_n_0 ,\RefAddress_reg[6][11]_i_37_n_1 ,\RefAddress_reg[6][11]_i_37_n_2 ,\RefAddress_reg[6][11]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [10]}),
        .O({\RefAddress_reg[6][11]_i_37_n_4 ,\RefAddress_reg[6][11]_i_37_n_5 ,\RefAddress_reg[6][11]_i_37_n_6 ,\RefAddress_reg[6][11]_i_37_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [13:11],\RefAddress[6][11]_i_90_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_39 
       (.CI(\RefAddress_reg[6][11]_i_37_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_39_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[6][11]_i_39_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[6][11]_i_40 
       (.CI(\RefAddress_reg[6][9]_i_5_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_40_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[3]_55 [10]}),
        .O({\NLW_RefAddress_reg[6][11]_i_40_O_UNCONNECTED [3:2],\RefAddress_reg[6][11]_i_40_n_6 ,\RefAddress_reg[6][11]_i_40_n_7 }),
        .S({1'b0,1'b0,\waveRefOutXCorr[3]_55 [11],\RefAddress[6][11]_i_92_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_42 
       (.CI(\RefAddress_reg[6][9]_i_6_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_42_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[2]_54 [10]}),
        .O({\NLW_RefAddress_reg[6][11]_i_42_O_UNCONNECTED [3:2],\RefAddress_reg[6][11]_i_42_n_6 ,\RefAddress_reg[6][11]_i_42_n_7 }),
        .S({1'b0,1'b0,\waveRefOutXCorr[2]_54 [11],\RefAddress[6][11]_i_94_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_44 
       (.CI(\RefAddress_reg[6][11]_i_31_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_44_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[6][11]_i_44_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[6][11]_i_47 
       (.CI(\RefAddress_reg[6][11]_i_35_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_47_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[6][11]_i_47_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[6][11]_i_51 
       (.CI(\RefAddress_reg[6][11]_i_69_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_51_n_0 ,\RefAddress_reg[6][11]_i_51_n_1 ,\RefAddress_reg[6][11]_i_51_n_2 ,\RefAddress_reg[6][11]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[4]_56 [8],1'b0,\waveRefOutXCorr[4]_56 [6]}),
        .O({\RefAddress_reg[6][11]_i_51_n_4 ,\RefAddress_reg[6][11]_i_51_n_5 ,\RefAddress_reg[6][11]_i_51_n_6 ,\RefAddress_reg[6][11]_i_51_n_7 }),
        .S({\waveRefOutXCorr[4]_56 [9],\RefAddress[6][11]_i_95_n_0 ,\waveRefOutXCorr[4]_56 [7],\RefAddress[6][11]_i_96_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_52 
       (.CI(\RefAddress_reg[6][11]_i_61_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_52_n_0 ,\RefAddress_reg[6][11]_i_52_n_1 ,\RefAddress_reg[6][11]_i_52_n_2 ,\RefAddress_reg[6][11]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[5]_57 [10]}),
        .O({\RefAddress_reg[6][11]_i_52_n_4 ,\RefAddress_reg[6][11]_i_52_n_5 ,\RefAddress_reg[6][11]_i_52_n_6 ,\RefAddress_reg[6][11]_i_52_n_7 }),
        .S({\waveRefOutXCorr[5]_57 [13:11],\RefAddress[6][11]_i_97_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_53 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][11]_i_53_n_0 ,\RefAddress_reg[6][11]_i_53_n_1 ,\RefAddress_reg[6][11]_i_53_n_2 ,\RefAddress_reg[6][11]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[6]_58 [5],1'b0,\waveRefOutXCorr[6]_58 [3],1'b0}),
        .O({\RefAddress_reg[6][11]_i_53_n_4 ,\RefAddress_reg[6][11]_i_53_n_5 ,\RefAddress_reg[6][11]_i_53_n_6 ,\NLW_RefAddress_reg[6][11]_i_53_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][11]_i_98_n_0 ,\waveRefOutXCorr[6]_58 [4],\RefAddress[6][11]_i_99_n_0 ,\waveRefOutXCorr[6]_58 [2]}));
  CARRY4 \RefAddress_reg[6][11]_i_60 
       (.CI(\RefAddress_reg[6][11]_i_76_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_60_n_0 ,\RefAddress_reg[6][11]_i_60_n_1 ,\RefAddress_reg[6][11]_i_60_n_2 ,\RefAddress_reg[6][11]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[7]_59 [10]}),
        .O({\RefAddress_reg[6][11]_i_60_n_4 ,\RefAddress_reg[6][11]_i_60_n_5 ,\RefAddress_reg[6][11]_i_60_n_6 ,\RefAddress_reg[6][11]_i_60_n_7 }),
        .S({\waveRefOutXCorr[7]_59 [13:11],\RefAddress[6][11]_i_100_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_61 
       (.CI(\RefAddress_reg[6][11]_i_20_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_61_n_0 ,\RefAddress_reg[6][11]_i_61_n_1 ,\RefAddress_reg[6][11]_i_61_n_2 ,\RefAddress_reg[6][11]_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[5]_57 [8],1'b0,\waveRefOutXCorr[5]_57 [6]}),
        .O({\RefAddress_reg[6][11]_i_61_n_4 ,\RefAddress_reg[6][11]_i_61_n_5 ,\RefAddress_reg[6][11]_i_61_n_6 ,\RefAddress_reg[6][11]_i_61_n_7 }),
        .S({\waveRefOutXCorr[5]_57 [9],\RefAddress[6][11]_i_101_n_0 ,\waveRefOutXCorr[5]_57 [7],\RefAddress[6][11]_i_102_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_62 
       (.CI(\RefAddress_reg[6][11]_i_18_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_62_n_0 ,\RefAddress_reg[6][11]_i_62_n_1 ,\RefAddress_reg[6][11]_i_62_n_2 ,\RefAddress_reg[6][11]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[6]_58 [10]}),
        .O({\RefAddress_reg[6][11]_i_62_n_4 ,\RefAddress_reg[6][11]_i_62_n_5 ,\RefAddress_reg[6][11]_i_62_n_6 ,\RefAddress_reg[6][11]_i_62_n_7 }),
        .S({\waveRefOutXCorr[6]_58 [13:11],\RefAddress[6][11]_i_103_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_68 
       (.CI(\RefAddress_reg[6][11]_i_51_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_68_n_0 ,\RefAddress_reg[6][11]_i_68_n_1 ,\RefAddress_reg[6][11]_i_68_n_2 ,\RefAddress_reg[6][11]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\waveRefOutXCorr[4]_56 [10]}),
        .O({\RefAddress_reg[6][11]_i_68_n_4 ,\RefAddress_reg[6][11]_i_68_n_5 ,\RefAddress_reg[6][11]_i_68_n_6 ,\RefAddress_reg[6][11]_i_68_n_7 }),
        .S({\waveRefOutXCorr[4]_56 [13:11],\RefAddress[6][11]_i_105_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_69 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][11]_i_69_n_0 ,\RefAddress_reg[6][11]_i_69_n_1 ,\RefAddress_reg[6][11]_i_69_n_2 ,\RefAddress_reg[6][11]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[4]_56 [5],1'b0,\waveRefOutXCorr[4]_56 [3],1'b0}),
        .O({\RefAddress_reg[6][11]_i_69_n_4 ,\RefAddress_reg[6][11]_i_69_n_5 ,\RefAddress_reg[6][11]_i_69_n_6 ,\NLW_RefAddress_reg[6][11]_i_69_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][11]_i_106_n_0 ,\waveRefOutXCorr[4]_56 [4],\RefAddress[6][11]_i_107_n_0 ,\waveRefOutXCorr[4]_56 [2]}));
  CARRY4 \RefAddress_reg[6][11]_i_72 
       (.CI(\RefAddress_reg[6][11]_i_60_n_0 ),
        .CO({\NLW_RefAddress_reg[6][11]_i_72_CO_UNCONNECTED [3:1],\RefAddress_reg[6][11]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RefAddress_reg[6][11]_i_72_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RefAddress_reg[6][11]_i_76 
       (.CI(\RefAddress_reg[6][11]_i_19_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_76_n_0 ,\RefAddress_reg[6][11]_i_76_n_1 ,\RefAddress_reg[6][11]_i_76_n_2 ,\RefAddress_reg[6][11]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[7]_59 [8],1'b0,\waveRefOutXCorr[7]_59 [6]}),
        .O({\RefAddress_reg[6][11]_i_76_n_4 ,\RefAddress_reg[6][11]_i_76_n_5 ,\RefAddress_reg[6][11]_i_76_n_6 ,\RefAddress_reg[6][11]_i_76_n_7 }),
        .S({\waveRefOutXCorr[7]_59 [9],\RefAddress[6][11]_i_110_n_0 ,\waveRefOutXCorr[7]_59 [7],\RefAddress[6][11]_i_111_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_79 
       (.CI(\RefAddress_reg[6][11]_i_112_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_79_n_0 ,\RefAddress_reg[6][11]_i_79_n_1 ,\RefAddress_reg[6][11]_i_79_n_2 ,\RefAddress_reg[6][11]_i_79_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[1]_53 [8],1'b0,\waveRefOutXCorr[1]_53 [6]}),
        .O({\RefAddress_reg[6][11]_i_79_n_4 ,\RefAddress_reg[6][11]_i_79_n_5 ,\RefAddress_reg[6][11]_i_79_n_6 ,\RefAddress_reg[6][11]_i_79_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [9],\RefAddress[6][11]_i_113_n_0 ,\waveRefOutXCorr[1]_53 [7],\RefAddress[6][11]_i_114_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_85 
       (.CI(\RefAddress_reg[6][11]_i_115_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_85_n_0 ,\RefAddress_reg[6][11]_i_85_n_1 ,\RefAddress_reg[6][11]_i_85_n_2 ,\RefAddress_reg[6][11]_i_85_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[0]_52 [8],1'b0,\waveRefOutXCorr[0]_52 [6]}),
        .O({\RefAddress_reg[6][11]_i_85_n_4 ,\RefAddress_reg[6][11]_i_85_n_5 ,\RefAddress_reg[6][11]_i_85_n_6 ,\RefAddress_reg[6][11]_i_85_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [9],\RefAddress[6][11]_i_116_n_0 ,\waveRefOutXCorr[0]_52 [7],\RefAddress[6][11]_i_117_n_0 }));
  CARRY4 \RefAddress_reg[6][11]_i_89 
       (.CI(\RefAddress_reg[6][11]_i_118_n_0 ),
        .CO({\RefAddress_reg[6][11]_i_89_n_0 ,\RefAddress_reg[6][11]_i_89_n_1 ,\RefAddress_reg[6][11]_i_89_n_2 ,\RefAddress_reg[6][11]_i_89_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[2]_54 [8],1'b0,\waveRefOutXCorr[2]_54 [6]}),
        .O({\RefAddress_reg[6][11]_i_89_n_4 ,\RefAddress_reg[6][11]_i_89_n_5 ,\RefAddress_reg[6][11]_i_89_n_6 ,\RefAddress_reg[6][11]_i_89_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [9],\RefAddress[6][11]_i_119_n_0 ,\waveRefOutXCorr[2]_54 [7],\RefAddress[6][11]_i_120_n_0 }));
  CARRY4 \RefAddress_reg[6][5]_i_3 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][5]_i_3_n_0 ,\RefAddress_reg[6][5]_i_3_n_1 ,\RefAddress_reg[6][5]_i_3_n_2 ,\RefAddress_reg[6][5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[1]_53 [5],1'b0,\waveRefOutXCorr[1]_53 [3],1'b0}),
        .O({\RefAddress_reg[6][5]_i_3_n_4 ,\RefAddress_reg[6][5]_i_3_n_5 ,\RefAddress_reg[6][5]_i_3_n_6 ,\NLW_RefAddress_reg[6][5]_i_3_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][5]_i_7_n_0 ,\waveRefOutXCorr[1]_53 [4],\RefAddress[6][5]_i_8_n_0 ,\waveRefOutXCorr[1]_53 [2]}));
  CARRY4 \RefAddress_reg[6][5]_i_4 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][5]_i_4_n_0 ,\RefAddress_reg[6][5]_i_4_n_1 ,\RefAddress_reg[6][5]_i_4_n_2 ,\RefAddress_reg[6][5]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[0]_52 [5],1'b0,\waveRefOutXCorr[0]_52 [3],1'b0}),
        .O({\RefAddress_reg[6][5]_i_4_n_4 ,\RefAddress_reg[6][5]_i_4_n_5 ,\RefAddress_reg[6][5]_i_4_n_6 ,\NLW_RefAddress_reg[6][5]_i_4_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][5]_i_9_n_0 ,\waveRefOutXCorr[0]_52 [4],\RefAddress[6][5]_i_10_n_0 ,\waveRefOutXCorr[0]_52 [2]}));
  CARRY4 \RefAddress_reg[6][5]_i_5 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][5]_i_5_n_0 ,\RefAddress_reg[6][5]_i_5_n_1 ,\RefAddress_reg[6][5]_i_5_n_2 ,\RefAddress_reg[6][5]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[3]_55 [5],1'b0,\waveRefOutXCorr[3]_55 [3],1'b0}),
        .O({\RefAddress_reg[6][5]_i_5_n_4 ,\RefAddress_reg[6][5]_i_5_n_5 ,\RefAddress_reg[6][5]_i_5_n_6 ,\NLW_RefAddress_reg[6][5]_i_5_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][5]_i_11_n_0 ,\waveRefOutXCorr[3]_55 [4],\RefAddress[6][5]_i_12_n_0 ,\waveRefOutXCorr[3]_55 [2]}));
  CARRY4 \RefAddress_reg[6][5]_i_6 
       (.CI(1'b0),
        .CO({\RefAddress_reg[6][5]_i_6_n_0 ,\RefAddress_reg[6][5]_i_6_n_1 ,\RefAddress_reg[6][5]_i_6_n_2 ,\RefAddress_reg[6][5]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\waveRefOutXCorr[2]_54 [5],1'b0,\waveRefOutXCorr[2]_54 [3],1'b0}),
        .O({\RefAddress_reg[6][5]_i_6_n_4 ,\RefAddress_reg[6][5]_i_6_n_5 ,\RefAddress_reg[6][5]_i_6_n_6 ,\NLW_RefAddress_reg[6][5]_i_6_O_UNCONNECTED [0]}),
        .S({\RefAddress[6][5]_i_13_n_0 ,\waveRefOutXCorr[2]_54 [4],\RefAddress[6][5]_i_14_n_0 ,\waveRefOutXCorr[2]_54 [2]}));
  CARRY4 \RefAddress_reg[6][9]_i_3 
       (.CI(\RefAddress_reg[6][5]_i_3_n_0 ),
        .CO({\RefAddress_reg[6][9]_i_3_n_0 ,\RefAddress_reg[6][9]_i_3_n_1 ,\RefAddress_reg[6][9]_i_3_n_2 ,\RefAddress_reg[6][9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[1]_53 [8],1'b0,\waveRefOutXCorr[1]_53 [6]}),
        .O({\RefAddress_reg[6][9]_i_3_n_4 ,\RefAddress_reg[6][9]_i_3_n_5 ,\RefAddress_reg[6][9]_i_3_n_6 ,\RefAddress_reg[6][9]_i_3_n_7 }),
        .S({\waveRefOutXCorr[1]_53 [9],\RefAddress[6][9]_i_7_n_0 ,\waveRefOutXCorr[1]_53 [7],\RefAddress[6][9]_i_8_n_0 }));
  CARRY4 \RefAddress_reg[6][9]_i_4 
       (.CI(\RefAddress_reg[6][5]_i_4_n_0 ),
        .CO({\RefAddress_reg[6][9]_i_4_n_0 ,\RefAddress_reg[6][9]_i_4_n_1 ,\RefAddress_reg[6][9]_i_4_n_2 ,\RefAddress_reg[6][9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[0]_52 [8],1'b0,\waveRefOutXCorr[0]_52 [6]}),
        .O({\RefAddress_reg[6][9]_i_4_n_4 ,\RefAddress_reg[6][9]_i_4_n_5 ,\RefAddress_reg[6][9]_i_4_n_6 ,\RefAddress_reg[6][9]_i_4_n_7 }),
        .S({\waveRefOutXCorr[0]_52 [9],\RefAddress[6][9]_i_9_n_0 ,\waveRefOutXCorr[0]_52 [7],\RefAddress[6][9]_i_10_n_0 }));
  CARRY4 \RefAddress_reg[6][9]_i_5 
       (.CI(\RefAddress_reg[6][5]_i_5_n_0 ),
        .CO({\RefAddress_reg[6][9]_i_5_n_0 ,\RefAddress_reg[6][9]_i_5_n_1 ,\RefAddress_reg[6][9]_i_5_n_2 ,\RefAddress_reg[6][9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[3]_55 [8],1'b0,\waveRefOutXCorr[3]_55 [6]}),
        .O({\RefAddress_reg[6][9]_i_5_n_4 ,\RefAddress_reg[6][9]_i_5_n_5 ,\RefAddress_reg[6][9]_i_5_n_6 ,\RefAddress_reg[6][9]_i_5_n_7 }),
        .S({\waveRefOutXCorr[3]_55 [9],\RefAddress[6][9]_i_11_n_0 ,\waveRefOutXCorr[3]_55 [7],\RefAddress[6][9]_i_12_n_0 }));
  CARRY4 \RefAddress_reg[6][9]_i_6 
       (.CI(\RefAddress_reg[6][5]_i_6_n_0 ),
        .CO({\RefAddress_reg[6][9]_i_6_n_0 ,\RefAddress_reg[6][9]_i_6_n_1 ,\RefAddress_reg[6][9]_i_6_n_2 ,\RefAddress_reg[6][9]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\waveRefOutXCorr[2]_54 [8],1'b0,\waveRefOutXCorr[2]_54 [6]}),
        .O({\RefAddress_reg[6][9]_i_6_n_4 ,\RefAddress_reg[6][9]_i_6_n_5 ,\RefAddress_reg[6][9]_i_6_n_6 ,\RefAddress_reg[6][9]_i_6_n_7 }),
        .S({\waveRefOutXCorr[2]_54 [9],\RefAddress[6][9]_i_13_n_0 ,\waveRefOutXCorr[2]_54 [7],\RefAddress[6][9]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 count1_carry
       (.CI(1'b0),
        .CO({count1_carry_n_0,count1_carry_n_1,count1_carry_n_2,count1_carry_n_3}),
        .CYINIT(count1_carry_i_1_n_0),
        .DI({count1_carry_i_2_n_0,1'b0,count1_carry_i_3_n_0,1'b0}),
        .O(NLW_count1_carry_O_UNCONNECTED[3:0]),
        .S({count1_carry_i_4_n_0,count1_carry_i_5_n_0,count1_carry_i_6_n_0,count1_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 count1_carry__0
       (.CI(count1_carry_n_0),
        .CO({NLW_count1_carry__0_CO_UNCONNECTED[3],count1,count1_carry__0_n_2,count1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,count1_carry__0_i_1_n_0,1'b0,count1_carry__0_i_2_n_0}),
        .O(NLW_count1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,count1_carry__0_i_3_n_0,count1_carry__0_i_4_n_0,count1_carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'hD)) 
    count1_carry__0_i_1
       (.I0(count[14]),
        .I1(count[15]),
        .O(count1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    count1_carry__0_i_2
       (.I0(count[10]),
        .I1(count[11]),
        .O(count1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    count1_carry__0_i_3
       (.I0(count[14]),
        .I1(count[15]),
        .O(count1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    count1_carry__0_i_4
       (.I0(count[12]),
        .I1(count[13]),
        .O(count1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    count1_carry__0_i_5
       (.I0(count[10]),
        .I1(count[11]),
        .O(count1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    count1_carry_i_1
       (.I0(count[0]),
        .I1(count[1]),
        .O(count1_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count1_carry_i_2
       (.I0(count[9]),
        .O(count1_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count1_carry_i_3
       (.I0(count[5]),
        .O(count1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    count1_carry_i_4
       (.I0(count[9]),
        .I1(count[8]),
        .O(count1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    count1_carry_i_5
       (.I0(count[6]),
        .I1(count[7]),
        .O(count1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    count1_carry_i_6
       (.I0(count[5]),
        .I1(count[4]),
        .O(count1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    count1_carry_i_7
       (.I0(count[2]),
        .I1(count[3]),
        .O(count1_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \countMulti[0]_i_2 
       (.I0(countMulti_reg__0[0]),
        .O(\countMulti[0]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[0]_i_1_n_7 ),
        .Q(countMulti_reg__0[0]),
        .S(\xcorr[35]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countMulti_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\countMulti_reg[0]_i_1_n_0 ,\countMulti_reg[0]_i_1_n_1 ,\countMulti_reg[0]_i_1_n_2 ,\countMulti_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countMulti_reg[0]_i_1_n_4 ,\countMulti_reg[0]_i_1_n_5 ,\countMulti_reg[0]_i_1_n_6 ,\countMulti_reg[0]_i_1_n_7 }),
        .S({countMulti_reg__0[3:1],\countMulti[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[8]_i_1_n_5 ),
        .Q(countMulti_reg__0[10]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[8]_i_1_n_4 ),
        .Q(countMulti_reg__0[11]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[12]_i_1_n_7 ),
        .Q(countMulti_reg[12]),
        .R(\xcorr[35]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countMulti_reg[12]_i_1 
       (.CI(\countMulti_reg[8]_i_1_n_0 ),
        .CO({\NLW_countMulti_reg[12]_i_1_CO_UNCONNECTED [3],\countMulti_reg[12]_i_1_n_1 ,\countMulti_reg[12]_i_1_n_2 ,\countMulti_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countMulti_reg[12]_i_1_n_4 ,\countMulti_reg[12]_i_1_n_5 ,\countMulti_reg[12]_i_1_n_6 ,\countMulti_reg[12]_i_1_n_7 }),
        .S(countMulti_reg));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[12]_i_1_n_6 ),
        .Q(countMulti_reg[13]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[12]_i_1_n_5 ),
        .Q(countMulti_reg[14]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[12]_i_1_n_4 ),
        .Q(countMulti_reg[15]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[0]_i_1_n_6 ),
        .Q(countMulti_reg__0[1]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[0]_i_1_n_5 ),
        .Q(countMulti_reg__0[2]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[0]_i_1_n_4 ),
        .Q(countMulti_reg__0[3]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[4]_i_1_n_7 ),
        .Q(countMulti_reg__0[4]),
        .R(\xcorr[35]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countMulti_reg[4]_i_1 
       (.CI(\countMulti_reg[0]_i_1_n_0 ),
        .CO({\countMulti_reg[4]_i_1_n_0 ,\countMulti_reg[4]_i_1_n_1 ,\countMulti_reg[4]_i_1_n_2 ,\countMulti_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countMulti_reg[4]_i_1_n_4 ,\countMulti_reg[4]_i_1_n_5 ,\countMulti_reg[4]_i_1_n_6 ,\countMulti_reg[4]_i_1_n_7 }),
        .S(countMulti_reg__0[7:4]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[4]_i_1_n_6 ),
        .Q(countMulti_reg__0[5]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[4]_i_1_n_5 ),
        .Q(countMulti_reg__0[6]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[4]_i_1_n_4 ),
        .Q(countMulti_reg__0[7]),
        .R(\xcorr[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[8]_i_1_n_7 ),
        .Q(countMulti_reg__0[8]),
        .R(\xcorr[35]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countMulti_reg[8]_i_1 
       (.CI(\countMulti_reg[4]_i_1_n_0 ),
        .CO({\countMulti_reg[8]_i_1_n_0 ,\countMulti_reg[8]_i_1_n_1 ,\countMulti_reg[8]_i_1_n_2 ,\countMulti_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countMulti_reg[8]_i_1_n_4 ,\countMulti_reg[8]_i_1_n_5 ,\countMulti_reg[8]_i_1_n_6 ,\countMulti_reg[8]_i_1_n_7 }),
        .S(countMulti_reg__0[11:8]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \countMulti_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\countMulti_reg[8]_i_1_n_6 ),
        .Q(countMulti_reg__0[9]),
        .R(\xcorr[35]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count[15]_i_1 
       (.I0(product),
        .I1(count1),
        .O(\count[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[15]_i_2 
       (.I0(product),
        .O(\count[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[3]_i_2 
       (.I0(count[0]),
        .O(\count[3]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[0] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[3]_i_1_n_7 ),
        .Q(count[0]),
        .S(\count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[10] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[11]_i_1_n_5 ),
        .Q(count[10]),
        .R(\count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[11] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[11]_i_1_n_4 ),
        .Q(count[11]),
        .R(\count[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[11]_i_1 
       (.CI(\count_reg[7]_i_1_n_0 ),
        .CO({\count_reg[11]_i_1_n_0 ,\count_reg[11]_i_1_n_1 ,\count_reg[11]_i_1_n_2 ,\count_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[11]_i_1_n_4 ,\count_reg[11]_i_1_n_5 ,\count_reg[11]_i_1_n_6 ,\count_reg[11]_i_1_n_7 }),
        .S(count[11:8]));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[12] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[15]_i_3_n_7 ),
        .Q(count[12]),
        .S(\count[15]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[13] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[15]_i_3_n_6 ),
        .Q(count[13]),
        .S(\count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[14] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[15]_i_3_n_5 ),
        .Q(count[14]),
        .R(\count[15]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[15] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[15]_i_3_n_4 ),
        .Q(count[15]),
        .S(\count[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[15]_i_3 
       (.CI(\count_reg[11]_i_1_n_0 ),
        .CO({\NLW_count_reg[15]_i_3_CO_UNCONNECTED [3],\count_reg[15]_i_3_n_1 ,\count_reg[15]_i_3_n_2 ,\count_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[15]_i_3_n_4 ,\count_reg[15]_i_3_n_5 ,\count_reg[15]_i_3_n_6 ,\count_reg[15]_i_3_n_7 }),
        .S(count[15:12]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[1] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[3]_i_1_n_6 ),
        .Q(count[1]),
        .R(\count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[2] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[3]_i_1_n_5 ),
        .Q(count[2]),
        .R(\count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[3] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[3]_i_1_n_4 ),
        .Q(count[3]),
        .R(\count[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[3]_i_1_n_0 ,\count_reg[3]_i_1_n_1 ,\count_reg[3]_i_1_n_2 ,\count_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[3]_i_1_n_4 ,\count_reg[3]_i_1_n_5 ,\count_reg[3]_i_1_n_6 ,\count_reg[3]_i_1_n_7 }),
        .S({count[3:1],\count[3]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[4] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[7]_i_1_n_7 ),
        .Q(count[4]),
        .R(\count[15]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[5] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[7]_i_1_n_6 ),
        .Q(count[5]),
        .S(\count[15]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[6] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[7]_i_1_n_5 ),
        .Q(count[6]),
        .S(\count[15]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[7] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[7]_i_1_n_4 ),
        .Q(count[7]),
        .S(\count[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[7]_i_1 
       (.CI(\count_reg[3]_i_1_n_0 ),
        .CO({\count_reg[7]_i_1_n_0 ,\count_reg[7]_i_1_n_1 ,\count_reg[7]_i_1_n_2 ,\count_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[7]_i_1_n_4 ,\count_reg[7]_i_1_n_5 ,\count_reg[7]_i_1_n_6 ,\count_reg[7]_i_1_n_7 }),
        .S(count[7:4]));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[8] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[11]_i_1_n_7 ),
        .Q(count[8]),
        .S(\count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \count_reg[9] 
       (.C(clk),
        .CE(\count[15]_i_2_n_0 ),
        .D(\count_reg[11]_i_1_n_6 ),
        .Q(count[9]),
        .R(\count[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__0_i_1
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .O(i___0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__0_i_2
       (.I0(countMulti_reg__0[6]),
        .I1(count[6]),
        .O(i___0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__0_i_3
       (.I0(countMulti_reg__0[5]),
        .I1(count[5]),
        .O(i___0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__0_i_4
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .O(i___0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__10_i_1
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .O(i___0_carry__10_i_1_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__10_i_2
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .I2(count[13]),
        .I3(countMulti_reg[13]),
        .O(i___0_carry__10_i_2_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__10_i_3
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .I2(countMulti_reg__0[11]),
        .I3(count[11]),
        .O(i___0_carry__10_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___0_carry__11_i_1
       (.I0(count[2]),
        .O(i___0_carry__11_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i___0_carry__11_i_2
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .I2(count[2]),
        .O(i___0_carry__11_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__11_i_3
       (.I0(count[2]),
        .I1(countMulti_reg__0[2]),
        .O(i___0_carry__11_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__11_i_4
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i___0_carry__11_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__11_i_5
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i___0_carry__11_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__12_i_1
       (.I0(countMulti_reg__0[6]),
        .I1(count[6]),
        .O(i___0_carry__12_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__12_i_2
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .O(i___0_carry__12_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__12_i_3
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .O(i___0_carry__12_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__12_i_4
       (.I0(countMulti_reg__0[3]),
        .I1(count[3]),
        .O(i___0_carry__12_i_4_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__12_i_5
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(count[7]),
        .I3(countMulti_reg__0[7]),
        .O(i___0_carry__12_i_5_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__12_i_6
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(countMulti_reg__0[5]),
        .I3(count[5]),
        .O(i___0_carry__12_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__12_i_7
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i___0_carry__12_i_7_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__12_i_8
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .I2(count[4]),
        .I3(countMulti_reg__0[4]),
        .O(i___0_carry__12_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__13_i_1
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .O(i___0_carry__13_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__13_i_2
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .O(i___0_carry__13_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__13_i_3
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .O(i___0_carry__13_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__13_i_4
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .O(i___0_carry__13_i_4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    i___0_carry__13_i_5
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .I2(count[11]),
        .I3(countMulti_reg__0[11]),
        .O(i___0_carry__13_i_5_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__13_i_6
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .I2(countMulti_reg__0[9]),
        .I3(count[9]),
        .O(i___0_carry__13_i_6_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__13_i_7
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .I2(count[9]),
        .I3(countMulti_reg__0[9]),
        .O(i___0_carry__13_i_7_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__13_i_8
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .I2(countMulti_reg__0[7]),
        .I3(count[7]),
        .O(i___0_carry__13_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__14_i_1
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .O(i___0_carry__14_i_1_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__14_i_2
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .I2(count[13]),
        .I3(countMulti_reg[13]),
        .O(i___0_carry__14_i_2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    i___0_carry__14_i_3
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .I2(count[12]),
        .I3(countMulti_reg[12]),
        .O(i___0_carry__14_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__15_i_1
       (.I0(countMulti_reg__0[3]),
        .I1(count[3]),
        .O(i___0_carry__15_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__15_i_2
       (.I0(countMulti_reg__0[2]),
        .I1(count[2]),
        .O(i___0_carry__15_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__15_i_3
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i___0_carry__15_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__15_i_4
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i___0_carry__15_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__16_i_1
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .O(i___0_carry__16_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__16_i_2
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .O(i___0_carry__16_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___0_carry__16_i_3
       (.I0(count[4]),
        .O(i___0_carry__16_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__16_i_4
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(countMulti_reg__0[7]),
        .I3(count[7]),
        .O(i___0_carry__16_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__16_i_5
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i___0_carry__16_i_5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry__16_i_6
       (.I0(count[4]),
        .I1(count[5]),
        .I2(countMulti_reg__0[5]),
        .O(i___0_carry__16_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__16_i_7
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .O(i___0_carry__16_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__17_i_1
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .O(i___0_carry__17_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__17_i_2
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .O(i___0_carry__17_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__17_i_3
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .O(i___0_carry__17_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__17_i_4
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .O(i___0_carry__17_i_4_n_0));
  LUT4 #(
    .INIT(16'h9996)) 
    i___0_carry__17_i_5
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .I2(countMulti_reg__0[10]),
        .I3(count[10]),
        .O(i___0_carry__17_i_5_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i___0_carry__17_i_6
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .I2(countMulti_reg__0[9]),
        .I3(count[9]),
        .O(i___0_carry__17_i_6_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i___0_carry__17_i_7
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .I2(countMulti_reg__0[8]),
        .I3(count[8]),
        .O(i___0_carry__17_i_7_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__17_i_8
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .I2(countMulti_reg__0[7]),
        .I3(count[7]),
        .O(i___0_carry__17_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__18_i_1
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .O(i___0_carry__18_i_1_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__18_i_2
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .I2(count[12]),
        .I3(countMulti_reg[12]),
        .O(i___0_carry__18_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__18_i_3
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .I2(countMulti_reg[12]),
        .I3(count[12]),
        .O(i___0_carry__18_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___0_carry__19_i_1
       (.I0(count[2]),
        .O(i___0_carry__19_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry__19_i_2
       (.I0(count[2]),
        .I1(countMulti_reg__0[3]),
        .I2(count[3]),
        .O(i___0_carry__19_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__19_i_3
       (.I0(count[2]),
        .I1(countMulti_reg__0[2]),
        .O(i___0_carry__19_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__19_i_4
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i___0_carry__19_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__19_i_5
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i___0_carry__19_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_1
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .O(i___0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_2
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .O(i___0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_3
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .O(i___0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_4
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .O(i___0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__20_i_1
       (.I0(countMulti_reg__0[6]),
        .I1(count[6]),
        .O(i___0_carry__20_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__20_i_2
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .O(i___0_carry__20_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__20_i_3
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .O(i___0_carry__20_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__20_i_4
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .O(i___0_carry__20_i_4_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i___0_carry__20_i_5
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i___0_carry__20_i_5_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__20_i_6
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(countMulti_reg__0[5]),
        .I3(count[5]),
        .O(i___0_carry__20_i_6_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__20_i_7
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i___0_carry__20_i_7_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__20_i_8
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .I2(countMulti_reg__0[3]),
        .I3(count[3]),
        .O(i___0_carry__20_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__21_i_1
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .O(i___0_carry__21_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__21_i_2
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .O(i___0_carry__21_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__21_i_3
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .O(i___0_carry__21_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__21_i_4
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .O(i___0_carry__21_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__21_i_5
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .I2(count[11]),
        .I3(countMulti_reg__0[11]),
        .O(i___0_carry__21_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__21_i_6
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .I2(countMulti_reg__0[10]),
        .I3(count[10]),
        .O(i___0_carry__21_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__21_i_7
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .I2(count[9]),
        .I3(countMulti_reg__0[9]),
        .O(i___0_carry__21_i_7_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__21_i_8
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .I2(count[8]),
        .I3(countMulti_reg__0[8]),
        .O(i___0_carry__21_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__22_i_1
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .O(i___0_carry__22_i_1_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i___0_carry__22_i_2
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .I2(countMulti_reg[12]),
        .I3(count[12]),
        .O(i___0_carry__22_i_2_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__22_i_3
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .I2(countMulti_reg__0[11]),
        .I3(count[11]),
        .O(i___0_carry__22_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___0_carry__23_i_1
       (.I0(count[3]),
        .O(i___0_carry__23_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__23_i_2
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .O(i___0_carry__23_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__23_i_3
       (.I0(countMulti_reg__0[2]),
        .I1(count[2]),
        .O(i___0_carry__23_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__23_i_4
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i___0_carry__23_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__23_i_5
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i___0_carry__23_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__24_i_1
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .O(i___0_carry__24_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__24_i_2
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .O(i___0_carry__24_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__24_i_3
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .O(i___0_carry__24_i_3_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__24_i_4
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i___0_carry__24_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__24_i_5
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i___0_carry__24_i_5_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__24_i_6
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i___0_carry__24_i_6_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i___0_carry__24_i_7
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .I2(count[3]),
        .O(i___0_carry__24_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__25_i_1
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .O(i___0_carry__25_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__25_i_2
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .O(i___0_carry__25_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__25_i_3
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .O(i___0_carry__25_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__25_i_4
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .O(i___0_carry__25_i_4_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__25_i_5
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .I2(count[10]),
        .I3(countMulti_reg__0[10]),
        .O(i___0_carry__25_i_5_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__25_i_6
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .I2(count[10]),
        .I3(countMulti_reg__0[10]),
        .O(i___0_carry__25_i_6_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__25_i_7
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .I2(count[8]),
        .I3(countMulti_reg__0[8]),
        .O(i___0_carry__25_i_7_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__25_i_8
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .I2(count[8]),
        .I3(countMulti_reg__0[8]),
        .O(i___0_carry__25_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__26_i_1
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .O(i___0_carry__26_i_1_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i___0_carry__26_i_2
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .I2(countMulti_reg[12]),
        .I3(count[12]),
        .O(i___0_carry__26_i_2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    i___0_carry__26_i_3
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .I2(count[12]),
        .I3(countMulti_reg[12]),
        .O(i___0_carry__26_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___0_carry__27_i_1
       (.I0(count[2]),
        .O(i___0_carry__27_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i___0_carry__27_i_2
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .I2(count[2]),
        .O(i___0_carry__27_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__27_i_3
       (.I0(count[2]),
        .I1(countMulti_reg__0[2]),
        .O(i___0_carry__27_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__27_i_4
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i___0_carry__27_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__27_i_5
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i___0_carry__27_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__28_i_1
       (.I0(countMulti_reg__0[6]),
        .I1(count[6]),
        .O(i___0_carry__28_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__28_i_2
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .O(i___0_carry__28_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__28_i_3
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .O(i___0_carry__28_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__28_i_4
       (.I0(countMulti_reg__0[3]),
        .I1(count[3]),
        .O(i___0_carry__28_i_4_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__28_i_5
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(count[7]),
        .I3(countMulti_reg__0[7]),
        .O(i___0_carry__28_i_5_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__28_i_6
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(countMulti_reg__0[5]),
        .I3(count[5]),
        .O(i___0_carry__28_i_6_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__28_i_7
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i___0_carry__28_i_7_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i___0_carry__28_i_8
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .I2(countMulti_reg__0[3]),
        .I3(count[3]),
        .O(i___0_carry__28_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__29_i_1
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .O(i___0_carry__29_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__29_i_2
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .O(i___0_carry__29_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__29_i_3
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .O(i___0_carry__29_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__29_i_4
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .O(i___0_carry__29_i_4_n_0));
  LUT4 #(
    .INIT(16'h9996)) 
    i___0_carry__29_i_5
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .I2(countMulti_reg__0[10]),
        .I3(count[10]),
        .O(i___0_carry__29_i_5_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__29_i_6
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .I2(countMulti_reg__0[9]),
        .I3(count[9]),
        .O(i___0_carry__29_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__29_i_7
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .I2(count[9]),
        .I3(countMulti_reg__0[9]),
        .O(i___0_carry__29_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__29_i_8
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .I2(countMulti_reg__0[8]),
        .I3(count[8]),
        .O(i___0_carry__29_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__2_i_1
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .O(i___0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__2_i_2
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .O(i___0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__30_i_1
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .O(i___0_carry__30_i_1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__30_i_2
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .I2(count[13]),
        .I3(countMulti_reg[13]),
        .O(i___0_carry__30_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__30_i_3
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .I2(countMulti_reg[12]),
        .I3(count[12]),
        .O(i___0_carry__30_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___0_carry__3_i_1
       (.I0(count[2]),
        .O(i___0_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry__3_i_2
       (.I0(count[2]),
        .I1(countMulti_reg__0[3]),
        .I2(count[3]),
        .O(i___0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__3_i_3
       (.I0(count[2]),
        .I1(countMulti_reg__0[2]),
        .O(i___0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__3_i_4
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i___0_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__3_i_5
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i___0_carry__3_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__4_i_1
       (.I0(countMulti_reg__0[6]),
        .I1(count[6]),
        .O(i___0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__4_i_2
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .O(i___0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__4_i_3
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .O(i___0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__4_i_4
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .O(i___0_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i___0_carry__4_i_5
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i___0_carry__4_i_5_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__4_i_6
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(countMulti_reg__0[5]),
        .I3(count[5]),
        .O(i___0_carry__4_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__4_i_7
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i___0_carry__4_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__4_i_8
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .I2(countMulti_reg__0[4]),
        .I3(count[4]),
        .O(i___0_carry__4_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__5_i_1
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .O(i___0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__5_i_2
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .O(i___0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__5_i_3
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .O(i___0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__5_i_4
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .O(i___0_carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__5_i_5
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .I2(count[10]),
        .I3(countMulti_reg__0[10]),
        .O(i___0_carry__5_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__5_i_6
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .I2(countMulti_reg__0[10]),
        .I3(count[10]),
        .O(i___0_carry__5_i_6_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__5_i_7
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .I2(count[9]),
        .I3(countMulti_reg__0[9]),
        .O(i___0_carry__5_i_7_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i___0_carry__5_i_8
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .I2(countMulti_reg__0[7]),
        .I3(count[7]),
        .O(i___0_carry__5_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__6_i_1
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .O(i___0_carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__6_i_2
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .I2(count[13]),
        .I3(countMulti_reg[13]),
        .O(i___0_carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'h9996)) 
    i___0_carry__6_i_3
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .I2(countMulti_reg__0[11]),
        .I3(count[11]),
        .O(i___0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___0_carry__7_i_1
       (.I0(count[3]),
        .O(i___0_carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__7_i_2
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .O(i___0_carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__7_i_3
       (.I0(countMulti_reg__0[2]),
        .I1(count[2]),
        .O(i___0_carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__7_i_4
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i___0_carry__7_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__7_i_5
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i___0_carry__7_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__8_i_1
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .O(i___0_carry__8_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__8_i_2
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .O(i___0_carry__8_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__8_i_3
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .O(i___0_carry__8_i_3_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___0_carry__8_i_4
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i___0_carry__8_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__8_i_5
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i___0_carry__8_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__8_i_6
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i___0_carry__8_i_6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry__8_i_7
       (.I0(count[3]),
        .I1(count[4]),
        .I2(countMulti_reg__0[4]),
        .O(i___0_carry__8_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry__9_i_1
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .O(i___0_carry__9_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__9_i_2
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .O(i___0_carry__9_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__9_i_3
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .O(i___0_carry__9_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___0_carry__9_i_4
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .O(i___0_carry__9_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___0_carry__9_i_5
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .I2(count[11]),
        .I3(countMulti_reg__0[11]),
        .O(i___0_carry__9_i_5_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i___0_carry__9_i_6
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .I2(count[10]),
        .I3(countMulti_reg__0[10]),
        .O(i___0_carry__9_i_6_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i___0_carry__9_i_7
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .I2(countMulti_reg__0[8]),
        .I3(count[8]),
        .O(i___0_carry__9_i_7_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i___0_carry__9_i_8
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .I2(countMulti_reg__0[7]),
        .I3(count[7]),
        .O(i___0_carry__9_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_1
       (.I0(countMulti_reg__0[3]),
        .I1(count[3]),
        .O(i___0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_2
       (.I0(countMulti_reg__0[2]),
        .I1(count[2]),
        .O(i___0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_3
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i___0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_4
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i___0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1
       (.I0(countMulti_reg__0[6]),
        .I1(count[6]),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__0
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__1
       (.I0(countMulti_reg__0[6]),
        .I1(count[6]),
        .O(i__carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_1__2
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .O(i__carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__3
       (.I0(countMulti_reg__0[6]),
        .I1(count[6]),
        .O(i__carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__4
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .O(i__carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__5
       (.I0(countMulti_reg__0[6]),
        .I1(count[6]),
        .O(i__carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__6
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .O(i__carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .O(i__carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__0
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__1
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .O(i__carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__2
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .O(i__carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__3
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .O(i__carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__4
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .O(i__carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__5
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .O(i__carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__6
       (.I0(countMulti_reg__0[6]),
        .I1(count[6]),
        .O(i__carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__0
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__1
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .O(i__carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__2
       (.I0(count[4]),
        .O(i__carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_3__3
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .O(i__carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_3__4
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .O(i__carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_3__5
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .O(i__carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__6
       (.I0(countMulti_reg__0[5]),
        .I1(count[5]),
        .O(i__carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_4
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_4__0
       (.I0(countMulti_reg__0[3]),
        .I1(count[3]),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_4__1
       (.I0(countMulti_reg__0[3]),
        .I1(count[3]),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__2
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .O(i__carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__0_i_4__3
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i__carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_4__4
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(countMulti_reg__0[7]),
        .I3(count[7]),
        .O(i__carry__0_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__5
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .O(i__carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__0_i_4__6
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i__carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__0_i_5
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(count[7]),
        .I3(countMulti_reg__0[7]),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__0_i_5__0
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(count[7]),
        .I3(countMulti_reg__0[7]),
        .O(i__carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i__carry__0_i_5__1
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i__carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_5__2
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i__carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_5__3
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i__carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i__carry__0_i_5__4
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i__carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_5__5
       (.I0(count[5]),
        .I1(countMulti_reg__0[5]),
        .I2(countMulti_reg__0[6]),
        .I3(count[6]),
        .O(i__carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_6
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i__carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_6__0
       (.I0(count[4]),
        .I1(count[5]),
        .I2(countMulti_reg__0[5]),
        .O(i__carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__0_i_6__1
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i__carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__0_i_6__2
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(countMulti_reg__0[5]),
        .I3(count[5]),
        .O(i__carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__0_i_6__3
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(countMulti_reg__0[5]),
        .I3(count[5]),
        .O(i__carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__0_i_6__4
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(countMulti_reg__0[5]),
        .I3(count[5]),
        .O(i__carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__0_i_6__5
       (.I0(count[6]),
        .I1(countMulti_reg__0[6]),
        .I2(countMulti_reg__0[5]),
        .I3(count[5]),
        .O(i__carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_7
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i__carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_7__0
       (.I0(count[3]),
        .I1(count[4]),
        .I2(countMulti_reg__0[4]),
        .O(i__carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_7__1
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i__carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__0_i_7__2
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i__carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__0_i_7__3
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .I2(count[5]),
        .I3(countMulti_reg__0[5]),
        .O(i__carry__0_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_7__4
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .O(i__carry__0_i_7__4_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_7__5
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .I2(count[3]),
        .O(i__carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__0_i_8
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .I2(count[4]),
        .I3(countMulti_reg__0[4]),
        .O(i__carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_8__0
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .I2(countMulti_reg__0[4]),
        .I3(count[4]),
        .O(i__carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__0_i_8__1
       (.I0(count[4]),
        .I1(countMulti_reg__0[4]),
        .I2(countMulti_reg__0[3]),
        .I3(count[3]),
        .O(i__carry__0_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i__carry__0_i_8__2
       (.I0(countMulti_reg__0[4]),
        .I1(count[4]),
        .I2(countMulti_reg__0[3]),
        .I3(count[3]),
        .O(i__carry__0_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .O(i__carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1__0
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .O(i__carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_1__1
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .O(i__carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_1__2
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .O(i__carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1__3
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .O(i__carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__4
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .O(i__carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_1__5
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .O(i__carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__6
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .O(i__carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_2
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .O(i__carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_2__0
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .O(i__carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__1
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .O(i__carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_2__2
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .O(i__carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_2__3
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .O(i__carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_2__4
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .O(i__carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__5
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .O(i__carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__6
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .O(i__carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_3
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_3__0
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .O(i__carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_3__1
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .O(i__carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_3__2
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .O(i__carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_3__3
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .O(i__carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__4
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .O(i__carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_3__5
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .O(i__carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__6
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .O(i__carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_4
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_4__0
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .O(i__carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__1
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .O(i__carry__1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__2
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .O(i__carry__1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_4__3
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .O(i__carry__1_i_4__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_4__4
       (.I0(countMulti_reg__0[7]),
        .I1(count[7]),
        .O(i__carry__1_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_4__5
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .O(i__carry__1_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__6
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .O(i__carry__1_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_5
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .I2(count[11]),
        .I3(countMulti_reg__0[11]),
        .O(i__carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_5__0
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .I2(count[11]),
        .I3(countMulti_reg__0[11]),
        .O(i__carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__1_i_5__1
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .I2(count[10]),
        .I3(countMulti_reg__0[10]),
        .O(i__carry__1_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    i__carry__1_i_5__2
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .I2(count[11]),
        .I3(countMulti_reg__0[11]),
        .O(i__carry__1_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9996)) 
    i__carry__1_i_5__3
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .I2(countMulti_reg__0[10]),
        .I3(count[10]),
        .O(i__carry__1_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__1_i_5__4
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .I2(count[10]),
        .I3(countMulti_reg__0[10]),
        .O(i__carry__1_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h9996)) 
    i__carry__1_i_5__5
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .I2(countMulti_reg__0[10]),
        .I3(count[10]),
        .O(i__carry__1_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__1_i_6
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .I2(count[10]),
        .I3(countMulti_reg__0[10]),
        .O(i__carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__1_i_6__0
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .I2(count[10]),
        .I3(countMulti_reg__0[10]),
        .O(i__carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_6__1
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .I2(countMulti_reg__0[10]),
        .I3(count[10]),
        .O(i__carry__1_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__1_i_6__2
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .I2(countMulti_reg__0[9]),
        .I3(count[9]),
        .O(i__carry__1_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i__carry__1_i_6__3
       (.I0(countMulti_reg__0[10]),
        .I1(count[10]),
        .I2(countMulti_reg__0[9]),
        .I3(count[9]),
        .O(i__carry__1_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_6__4
       (.I0(count[9]),
        .I1(countMulti_reg__0[9]),
        .I2(countMulti_reg__0[10]),
        .I3(count[10]),
        .O(i__carry__1_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__1_i_6__5
       (.I0(count[10]),
        .I1(countMulti_reg__0[10]),
        .I2(countMulti_reg__0[9]),
        .I3(count[9]),
        .O(i__carry__1_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__1_i_7
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .I2(count[9]),
        .I3(countMulti_reg__0[9]),
        .O(i__carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__1_i_7__0
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .I2(count[9]),
        .I3(countMulti_reg__0[9]),
        .O(i__carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_7__1
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .I2(count[9]),
        .I3(countMulti_reg__0[9]),
        .O(i__carry__1_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_7__2
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .I2(count[9]),
        .I3(countMulti_reg__0[9]),
        .O(i__carry__1_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i__carry__1_i_7__3
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .I2(countMulti_reg__0[8]),
        .I3(count[8]),
        .O(i__carry__1_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i__carry__1_i_7__4
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .I2(countMulti_reg__0[8]),
        .I3(count[8]),
        .O(i__carry__1_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__1_i_7__5
       (.I0(countMulti_reg__0[9]),
        .I1(count[9]),
        .I2(count[8]),
        .I3(countMulti_reg__0[8]),
        .O(i__carry__1_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__1_i_8
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .I2(count[8]),
        .I3(countMulti_reg__0[8]),
        .O(i__carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__1_i_8__0
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .I2(count[8]),
        .I3(countMulti_reg__0[8]),
        .O(i__carry__1_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i__carry__1_i_8__1
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .I2(countMulti_reg__0[7]),
        .I3(count[7]),
        .O(i__carry__1_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i__carry__1_i_8__2
       (.I0(countMulti_reg__0[8]),
        .I1(count[8]),
        .I2(countMulti_reg__0[7]),
        .I3(count[7]),
        .O(i__carry__1_i_8__2_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__1_i_8__3
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .I2(countMulti_reg__0[7]),
        .I3(count[7]),
        .O(i__carry__1_i_8__3_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__1_i_8__4
       (.I0(count[8]),
        .I1(countMulti_reg__0[8]),
        .I2(countMulti_reg__0[7]),
        .I3(count[7]),
        .O(i__carry__1_i_8__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_8__5
       (.I0(count[7]),
        .I1(countMulti_reg__0[7]),
        .I2(countMulti_reg__0[8]),
        .I3(count[8]),
        .O(i__carry__1_i_8__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(count[15]),
        .O(i__carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_1__0
       (.I0(countMulti_reg[14]),
        .I1(count[14]),
        .O(i__carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_1__1
       (.I0(count[14]),
        .I1(countMulti_reg[14]),
        .O(i__carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_1__2
       (.I0(count[14]),
        .I1(countMulti_reg[14]),
        .O(i__carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_1__3
       (.I0(count[14]),
        .I1(countMulti_reg[14]),
        .O(i__carry__2_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_1__4
       (.I0(count[14]),
        .I1(countMulti_reg[14]),
        .O(i__carry__2_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_1__5
       (.I0(count[14]),
        .I1(countMulti_reg[14]),
        .O(i__carry__2_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_1__6
       (.I0(count[14]),
        .I1(countMulti_reg[14]),
        .O(i__carry__2_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2
       (.I0(count[14]),
        .I1(countMulti_reg[14]),
        .O(i__carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_2__0
       (.I0(count[13]),
        .I1(countMulti_reg[13]),
        .O(i__carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_2__1
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .O(i__carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_2__2
       (.I0(count[13]),
        .I1(countMulti_reg[13]),
        .O(i__carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_2__3
       (.I0(count[13]),
        .I1(countMulti_reg[13]),
        .O(i__carry__2_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_2__4
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .O(i__carry__2_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_2__5
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .O(i__carry__2_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__6
       (.I0(countMulti_reg[15]),
        .I1(count[15]),
        .O(i__carry__2_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3
       (.I0(count[13]),
        .I1(countMulti_reg[13]),
        .O(i__carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_3__0
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .O(i__carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_3__1
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .O(i__carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_3__2
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .O(i__carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_3__3
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .O(i__carry__2_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_3__4
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .O(i__carry__2_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_3__5
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .O(i__carry__2_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__6
       (.I0(countMulti_reg[14]),
        .I1(count[14]),
        .O(i__carry__2_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_4
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .O(i__carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__0
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .O(i__carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_4__1
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .O(i__carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_4__2
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .O(i__carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__3
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .O(i__carry__2_i_4__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_4__4
       (.I0(countMulti_reg__0[11]),
        .I1(count[11]),
        .O(i__carry__2_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__2_i_4__5
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .O(i__carry__2_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__6
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .O(i__carry__2_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__2_i_5
       (.I0(count[14]),
        .I1(countMulti_reg[14]),
        .I2(count[15]),
        .I3(countMulti_reg[15]),
        .O(i__carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_5__0
       (.I0(countMulti_reg[14]),
        .I1(count[14]),
        .I2(count[15]),
        .I3(countMulti_reg[15]),
        .O(i__carry__2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_5__1
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .O(i__carry__2_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_5__2
       (.I0(countMulti_reg[14]),
        .I1(count[14]),
        .I2(count[15]),
        .I3(countMulti_reg[15]),
        .O(i__carry__2_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_5__3
       (.I0(countMulti_reg[14]),
        .I1(count[14]),
        .I2(count[15]),
        .I3(countMulti_reg[15]),
        .O(i__carry__2_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_5__4
       (.I0(countMulti_reg[14]),
        .I1(count[14]),
        .I2(count[15]),
        .I3(countMulti_reg[15]),
        .O(i__carry__2_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_5__5
       (.I0(countMulti_reg[14]),
        .I1(count[14]),
        .I2(count[15]),
        .I3(countMulti_reg[15]),
        .O(i__carry__2_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_5__6
       (.I0(countMulti_reg[14]),
        .I1(count[14]),
        .I2(count[15]),
        .I3(countMulti_reg[15]),
        .O(i__carry__2_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_6
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .I2(count[14]),
        .I3(countMulti_reg[14]),
        .O(i__carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__2_i_6__0
       (.I0(count[13]),
        .I1(countMulti_reg[13]),
        .I2(count[14]),
        .I3(countMulti_reg[14]),
        .O(i__carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_6__1
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .I2(count[14]),
        .I3(countMulti_reg[14]),
        .O(i__carry__2_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_6__2
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .I2(count[14]),
        .I3(countMulti_reg[14]),
        .O(i__carry__2_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__2_i_6__3
       (.I0(count[13]),
        .I1(countMulti_reg[13]),
        .I2(count[14]),
        .I3(countMulti_reg[14]),
        .O(i__carry__2_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__2_i_6__4
       (.I0(count[13]),
        .I1(countMulti_reg[13]),
        .I2(count[14]),
        .I3(countMulti_reg[14]),
        .O(i__carry__2_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__2_i_6__5
       (.I0(countMulti_reg[14]),
        .I1(count[14]),
        .I2(count[13]),
        .I3(countMulti_reg[13]),
        .O(i__carry__2_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_7
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .I2(count[13]),
        .I3(countMulti_reg[13]),
        .O(i__carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__2_i_7__0
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .I2(count[13]),
        .I3(countMulti_reg[13]),
        .O(i__carry__2_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    i__carry__2_i_7__1
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .I2(count[13]),
        .I3(countMulti_reg[13]),
        .O(i__carry__2_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_7__2
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .I2(count[13]),
        .I3(countMulti_reg[13]),
        .O(i__carry__2_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__2_i_7__3
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .I2(count[12]),
        .I3(countMulti_reg[12]),
        .O(i__carry__2_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i__carry__2_i_7__4
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .I2(countMulti_reg[12]),
        .I3(count[12]),
        .O(i__carry__2_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    i__carry__2_i_7__5
       (.I0(countMulti_reg[13]),
        .I1(count[13]),
        .I2(countMulti_reg[12]),
        .I3(count[12]),
        .O(i__carry__2_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h9996)) 
    i__carry__2_i_8
       (.I0(countMulti_reg[12]),
        .I1(count[12]),
        .I2(countMulti_reg__0[11]),
        .I3(count[11]),
        .O(i__carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__2_i_8__0
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .I2(countMulti_reg__0[11]),
        .I3(count[11]),
        .O(i__carry__2_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    i__carry__2_i_8__1
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .I2(count[12]),
        .I3(countMulti_reg[12]),
        .O(i__carry__2_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_8__2
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .I2(countMulti_reg[12]),
        .I3(count[12]),
        .O(i__carry__2_i_8__2_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i__carry__2_i_8__3
       (.I0(count[12]),
        .I1(countMulti_reg[12]),
        .I2(countMulti_reg__0[11]),
        .I3(count[11]),
        .O(i__carry__2_i_8__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    i__carry__2_i_8__4
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .I2(count[12]),
        .I3(countMulti_reg[12]),
        .O(i__carry__2_i_8__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__2_i_8__5
       (.I0(count[11]),
        .I1(countMulti_reg__0[11]),
        .I2(countMulti_reg[12]),
        .I3(count[12]),
        .O(i__carry__2_i_8__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_1
       (.I0(count[15]),
        .I1(countMulti_reg[15]),
        .O(i__carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_1__0
       (.I0(count[15]),
        .I1(countMulti_reg[15]),
        .O(i__carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_1__1
       (.I0(count[15]),
        .I1(countMulti_reg[15]),
        .O(i__carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_1__2
       (.I0(count[15]),
        .I1(countMulti_reg[15]),
        .O(i__carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_1__3
       (.I0(count[15]),
        .I1(countMulti_reg[15]),
        .O(i__carry__3_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_1__4
       (.I0(count[15]),
        .I1(countMulti_reg[15]),
        .O(i__carry__3_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_1__5
       (.I0(count[15]),
        .I1(countMulti_reg[15]),
        .O(i__carry__3_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_2
       (.I0(countMulti_reg[15]),
        .I1(count[15]),
        .O(i__carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_2__0
       (.I0(countMulti_reg[15]),
        .I1(count[15]),
        .O(i__carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_2__1
       (.I0(countMulti_reg[15]),
        .I1(count[15]),
        .O(i__carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_2__2
       (.I0(countMulti_reg[15]),
        .I1(count[15]),
        .O(i__carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_2__3
       (.I0(countMulti_reg[15]),
        .I1(count[15]),
        .O(i__carry__3_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_2__4
       (.I0(countMulti_reg[15]),
        .I1(count[15]),
        .O(i__carry__3_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_2__5
       (.I0(countMulti_reg[15]),
        .I1(count[15]),
        .O(i__carry__3_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(count[2]),
        .O(i__carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(count[3]),
        .O(i__carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__1
       (.I0(count[2]),
        .O(i__carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__2
       (.I0(count[2]),
        .O(i__carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__3
       (.I0(count[3]),
        .O(i__carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__4
       (.I0(count[2]),
        .O(i__carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__5
       (.I0(countMulti_reg__0[3]),
        .I1(count[3]),
        .O(i__carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__6
       (.I0(countMulti_reg__0[3]),
        .I1(count[3]),
        .O(i__carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(countMulti_reg__0[2]),
        .I1(count[2]),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__0
       (.I0(count[2]),
        .I1(countMulti_reg__0[3]),
        .I2(count[3]),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__1
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .O(i__carry_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__2
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .I2(count[2]),
        .O(i__carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__3
       (.I0(countMulti_reg__0[2]),
        .I1(count[2]),
        .O(i__carry_i_2__3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_2__4
       (.I0(count[2]),
        .I1(countMulti_reg__0[3]),
        .I2(count[3]),
        .O(i__carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__5
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .O(i__carry_i_2__5_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_2__6
       (.I0(count[3]),
        .I1(countMulti_reg__0[3]),
        .I2(count[2]),
        .O(i__carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__0
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__1
       (.I0(count[2]),
        .I1(countMulti_reg__0[2]),
        .O(i__carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__2
       (.I0(countMulti_reg__0[2]),
        .I1(count[2]),
        .O(i__carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__3
       (.I0(count[2]),
        .I1(countMulti_reg__0[2]),
        .O(i__carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__4
       (.I0(count[2]),
        .I1(countMulti_reg__0[2]),
        .O(i__carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__5
       (.I0(countMulti_reg__0[2]),
        .I1(count[2]),
        .O(i__carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__6
       (.I0(count[2]),
        .I1(countMulti_reg__0[2]),
        .O(i__carry_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__0
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__1
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i__carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__2
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i__carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__3
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i__carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__4
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i__carry_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__5
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i__carry_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__6
       (.I0(countMulti_reg__0[1]),
        .I1(count[1]),
        .O(i__carry_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__0
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i__carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__1
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i__carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__2
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i__carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__3
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i__carry_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__4
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(i__carry_i_5__4_n_0));
  CARRY4 \p_0_out_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__1/i__carry_n_0 ,\p_0_out_inferred__1/i__carry_n_1 ,\p_0_out_inferred__1/i__carry_n_2 ,\p_0_out_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(countMulti_reg__0[3:0]),
        .O({\p_0_out_inferred__1/i__carry_n_4 ,\p_0_out_inferred__1/i__carry_n_5 ,\p_0_out_inferred__1/i__carry_n_6 ,\p_0_out_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__5_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \p_0_out_inferred__1/i__carry__0 
       (.CI(\p_0_out_inferred__1/i__carry_n_0 ),
        .CO({\p_0_out_inferred__1/i__carry__0_n_0 ,\p_0_out_inferred__1/i__carry__0_n_1 ,\p_0_out_inferred__1/i__carry__0_n_2 ,\p_0_out_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(countMulti_reg__0[7:4]),
        .O({\p_0_out_inferred__1/i__carry__0_n_4 ,\p_0_out_inferred__1/i__carry__0_n_5 ,\p_0_out_inferred__1/i__carry__0_n_6 ,\p_0_out_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__6_n_0,i__carry__0_i_2__6_n_0,i__carry__0_i_3__6_n_0,i__carry__0_i_4__2_n_0}));
  CARRY4 \p_0_out_inferred__1/i__carry__1 
       (.CI(\p_0_out_inferred__1/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__1/i__carry__1_n_0 ,\p_0_out_inferred__1/i__carry__1_n_1 ,\p_0_out_inferred__1/i__carry__1_n_2 ,\p_0_out_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(countMulti_reg__0[11:8]),
        .O({\p_0_out_inferred__1/i__carry__1_n_4 ,\p_0_out_inferred__1/i__carry__1_n_5 ,\p_0_out_inferred__1/i__carry__1_n_6 ,\p_0_out_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__6_n_0,i__carry__1_i_2__6_n_0,i__carry__1_i_3__6_n_0,i__carry__1_i_4__6_n_0}));
  CARRY4 \p_0_out_inferred__1/i__carry__2 
       (.CI(\p_0_out_inferred__1/i__carry__1_n_0 ),
        .CO({\p_0_out_inferred__1/i__carry__2_n_0 ,\p_0_out_inferred__1/i__carry__2_n_1 ,\p_0_out_inferred__1/i__carry__2_n_2 ,\p_0_out_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1_n_0,countMulti_reg[14:12]}),
        .O({\p_0_out_inferred__1/i__carry__2_n_4 ,\p_0_out_inferred__1/i__carry__2_n_5 ,\p_0_out_inferred__1/i__carry__2_n_6 ,\p_0_out_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_2__6_n_0,i__carry__2_i_3__6_n_0,i__carry__2_i_4__6_n_0,i__carry__2_i_5__1_n_0}));
  CARRY4 \p_0_out_inferred__11/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__11/i__carry_n_0 ,\p_0_out_inferred__11/i__carry_n_1 ,\p_0_out_inferred__11/i__carry_n_2 ,\p_0_out_inferred__11/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({count[2],i__carry_i_1__2_n_0,countMulti_reg__0[1:0]}),
        .O({\p_0_out_inferred__11/i__carry_n_4 ,\p_0_out_inferred__11/i__carry_n_5 ,\p_0_out_inferred__11/i__carry_n_6 ,\NLW_p_0_out_inferred__11/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0,i__carry_i_5__2_n_0}));
  CARRY4 \p_0_out_inferred__11/i__carry__0 
       (.CI(\p_0_out_inferred__11/i__carry_n_0 ),
        .CO({\p_0_out_inferred__11/i__carry__0_n_0 ,\p_0_out_inferred__11/i__carry__0_n_1 ,\p_0_out_inferred__11/i__carry__0_n_2 ,\p_0_out_inferred__11/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__3_n_0,i__carry__0_i_2__3_n_0,i__carry__0_i_3__3_n_0,i__carry__0_i_4__5_n_0}),
        .O({\p_0_out_inferred__11/i__carry__0_n_4 ,\p_0_out_inferred__11/i__carry__0_n_5 ,\p_0_out_inferred__11/i__carry__0_n_6 ,\p_0_out_inferred__11/i__carry__0_n_7 }),
        .S({i__carry__0_i_5__4_n_0,i__carry__0_i_6__4_n_0,i__carry__0_i_7__2_n_0,i__carry__0_i_8__1_n_0}));
  CARRY4 \p_0_out_inferred__11/i__carry__1 
       (.CI(\p_0_out_inferred__11/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__11/i__carry__1_n_0 ,\p_0_out_inferred__11/i__carry__1_n_1 ,\p_0_out_inferred__11/i__carry__1_n_2 ,\p_0_out_inferred__11/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__3_n_0,i__carry__1_i_2__3_n_0,i__carry__1_i_3__3_n_0,i__carry__1_i_4__3_n_0}),
        .O({\p_0_out_inferred__11/i__carry__1_n_4 ,\p_0_out_inferred__11/i__carry__1_n_5 ,\p_0_out_inferred__11/i__carry__1_n_6 ,\p_0_out_inferred__11/i__carry__1_n_7 }),
        .S({i__carry__1_i_5__0_n_0,i__carry__1_i_6__4_n_0,i__carry__1_i_7__1_n_0,i__carry__1_i_8_n_0}));
  CARRY4 \p_0_out_inferred__11/i__carry__2 
       (.CI(\p_0_out_inferred__11/i__carry__1_n_0 ),
        .CO({\p_0_out_inferred__11/i__carry__2_n_0 ,\p_0_out_inferred__11/i__carry__2_n_1 ,\p_0_out_inferred__11/i__carry__2_n_2 ,\p_0_out_inferred__11/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__6_n_0,i__carry__2_i_2__5_n_0,i__carry__2_i_3__5_n_0,i__carry__2_i_4__3_n_0}),
        .O({\p_0_out_inferred__11/i__carry__2_n_4 ,\p_0_out_inferred__11/i__carry__2_n_5 ,\p_0_out_inferred__11/i__carry__2_n_6 ,\p_0_out_inferred__11/i__carry__2_n_7 }),
        .S({i__carry__2_i_5__6_n_0,i__carry__2_i_6__4_n_0,i__carry__2_i_7__4_n_0,i__carry__2_i_8__3_n_0}));
  CARRY4 \p_0_out_inferred__11/i__carry__3 
       (.CI(\p_0_out_inferred__11/i__carry__2_n_0 ),
        .CO({\NLW_p_0_out_inferred__11/i__carry__3_CO_UNCONNECTED [3:2],\p_0_out_inferred__11/i__carry__3_n_2 ,\NLW_p_0_out_inferred__11/i__carry__3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__3_i_1__4_n_0}),
        .O({\NLW_p_0_out_inferred__11/i__carry__3_O_UNCONNECTED [3:1],\p_0_out_inferred__11/i__carry__3_n_7 }),
        .S({1'b0,1'b0,1'b1,i__carry__3_i_2__4_n_0}));
  CARRY4 \p_0_out_inferred__13/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__13/i__carry_n_0 ,\p_0_out_inferred__13/i__carry_n_1 ,\p_0_out_inferred__13/i__carry_n_2 ,\p_0_out_inferred__13/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__3_n_0,countMulti_reg__0[2:0]}),
        .O({\p_0_out_inferred__13/i__carry_n_4 ,\p_0_out_inferred__13/i__carry_n_5 ,\p_0_out_inferred__13/i__carry_n_6 ,\NLW_p_0_out_inferred__13/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,i__carry_i_4__5_n_0,i__carry_i_5__3_n_0}));
  CARRY4 \p_0_out_inferred__13/i__carry__0 
       (.CI(\p_0_out_inferred__13/i__carry_n_0 ),
        .CO({\p_0_out_inferred__13/i__carry__0_n_0 ,\p_0_out_inferred__13/i__carry__0_n_1 ,\p_0_out_inferred__13/i__carry__0_n_2 ,\p_0_out_inferred__13/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__4_n_0,i__carry__0_i_2__4_n_0,i__carry__0_i_3__4_n_0,count[3]}),
        .O({\p_0_out_inferred__13/i__carry__0_n_4 ,\p_0_out_inferred__13/i__carry__0_n_5 ,\p_0_out_inferred__13/i__carry__0_n_6 ,\p_0_out_inferred__13/i__carry__0_n_7 }),
        .S({i__carry__0_i_4__6_n_0,i__carry__0_i_5__5_n_0,i__carry__0_i_6__1_n_0,i__carry__0_i_7__5_n_0}));
  CARRY4 \p_0_out_inferred__13/i__carry__1 
       (.CI(\p_0_out_inferred__13/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__13/i__carry__1_n_0 ,\p_0_out_inferred__13/i__carry__1_n_1 ,\p_0_out_inferred__13/i__carry__1_n_2 ,\p_0_out_inferred__13/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__4_n_0,i__carry__1_i_2__4_n_0,i__carry__1_i_3__4_n_0,i__carry__1_i_4__4_n_0}),
        .O({\p_0_out_inferred__13/i__carry__1_n_4 ,\p_0_out_inferred__13/i__carry__1_n_5 ,\p_0_out_inferred__13/i__carry__1_n_6 ,\p_0_out_inferred__13/i__carry__1_n_7 }),
        .S({i__carry__1_i_5__4_n_0,i__carry__1_i_6__0_n_0,i__carry__1_i_7__5_n_0,i__carry__1_i_8__0_n_0}));
  CARRY4 \p_0_out_inferred__13/i__carry__2 
       (.CI(\p_0_out_inferred__13/i__carry__1_n_0 ),
        .CO({\p_0_out_inferred__13/i__carry__2_n_0 ,\p_0_out_inferred__13/i__carry__2_n_1 ,\p_0_out_inferred__13/i__carry__2_n_2 ,\p_0_out_inferred__13/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__1_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__4_n_0}),
        .O({\p_0_out_inferred__13/i__carry__2_n_4 ,\p_0_out_inferred__13/i__carry__2_n_5 ,\p_0_out_inferred__13/i__carry__2_n_6 ,\p_0_out_inferred__13/i__carry__2_n_7 }),
        .S({i__carry__2_i_5__0_n_0,i__carry__2_i_6__0_n_0,i__carry__2_i_7__5_n_0,i__carry__2_i_8__4_n_0}));
  CARRY4 \p_0_out_inferred__13/i__carry__3 
       (.CI(\p_0_out_inferred__13/i__carry__2_n_0 ),
        .CO({\NLW_p_0_out_inferred__13/i__carry__3_CO_UNCONNECTED [3:2],\p_0_out_inferred__13/i__carry__3_n_2 ,\NLW_p_0_out_inferred__13/i__carry__3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__3_i_1__5_n_0}),
        .O({\NLW_p_0_out_inferred__13/i__carry__3_O_UNCONNECTED [3:1],\p_0_out_inferred__13/i__carry__3_n_7 }),
        .S({1'b0,1'b0,1'b1,i__carry__3_i_2__5_n_0}));
  CARRY4 \p_0_out_inferred__15/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__15/i__carry_n_0 ,\p_0_out_inferred__15/i__carry_n_1 ,\p_0_out_inferred__15/i__carry_n_2 ,\p_0_out_inferred__15/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({count[2],i__carry_i_1__4_n_0,countMulti_reg__0[1:0]}),
        .O({\p_0_out_inferred__15/i__carry_n_4 ,\p_0_out_inferred__15/i__carry_n_5 ,\p_0_out_inferred__15/i__carry_n_6 ,\NLW_p_0_out_inferred__15/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_2__6_n_0,i__carry_i_3__6_n_0,i__carry_i_4__6_n_0,i__carry_i_5__4_n_0}));
  CARRY4 \p_0_out_inferred__15/i__carry__0 
       (.CI(\p_0_out_inferred__15/i__carry_n_0 ),
        .CO({\p_0_out_inferred__15/i__carry__0_n_0 ,\p_0_out_inferred__15/i__carry__0_n_1 ,\p_0_out_inferred__15/i__carry__0_n_2 ,\p_0_out_inferred__15/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__5_n_0,i__carry__0_i_2__5_n_0,i__carry__0_i_3__5_n_0,i__carry__0_i_4__1_n_0}),
        .O({\p_0_out_inferred__15/i__carry__0_n_4 ,\p_0_out_inferred__15/i__carry__0_n_5 ,\p_0_out_inferred__15/i__carry__0_n_6 ,\p_0_out_inferred__15/i__carry__0_n_7 }),
        .S({i__carry__0_i_5__0_n_0,i__carry__0_i_6__5_n_0,i__carry__0_i_7__3_n_0,i__carry__0_i_8__2_n_0}));
  CARRY4 \p_0_out_inferred__15/i__carry__1 
       (.CI(\p_0_out_inferred__15/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__15/i__carry__1_n_0 ,\p_0_out_inferred__15/i__carry__1_n_1 ,\p_0_out_inferred__15/i__carry__1_n_2 ,\p_0_out_inferred__15/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__5_n_0,i__carry__1_i_2__5_n_0,i__carry__1_i_3__5_n_0,i__carry__1_i_4__5_n_0}),
        .O({\p_0_out_inferred__15/i__carry__1_n_4 ,\p_0_out_inferred__15/i__carry__1_n_5 ,\p_0_out_inferred__15/i__carry__1_n_6 ,\p_0_out_inferred__15/i__carry__1_n_7 }),
        .S({i__carry__1_i_5__5_n_0,i__carry__1_i_6__5_n_0,i__carry__1_i_7__2_n_0,i__carry__1_i_8__5_n_0}));
  CARRY4 \p_0_out_inferred__15/i__carry__2 
       (.CI(\p_0_out_inferred__15/i__carry__1_n_0 ),
        .CO({\p_0_out_inferred__15/i__carry__2_n_0 ,\p_0_out_inferred__15/i__carry__2_n_1 ,\p_0_out_inferred__15/i__carry__2_n_2 ,\p_0_out_inferred__15/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__0_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3__1_n_0,i__carry__2_i_4__5_n_0}),
        .O({\p_0_out_inferred__15/i__carry__2_n_4 ,\p_0_out_inferred__15/i__carry__2_n_5 ,\p_0_out_inferred__15/i__carry__2_n_6 ,\p_0_out_inferred__15/i__carry__2_n_7 }),
        .S({i__carry__2_i_5_n_0,i__carry__2_i_6__5_n_0,i__carry__2_i_7__2_n_0,i__carry__2_i_8__5_n_0}));
  CARRY4 \p_0_out_inferred__15/i__carry__3 
       (.CI(\p_0_out_inferred__15/i__carry__2_n_0 ),
        .CO({\NLW_p_0_out_inferred__15/i__carry__3_CO_UNCONNECTED [3:2],\p_0_out_inferred__15/i__carry__3_n_2 ,\NLW_p_0_out_inferred__15/i__carry__3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__3_i_1_n_0}),
        .O({\NLW_p_0_out_inferred__15/i__carry__3_O_UNCONNECTED [3:1],\p_0_out_inferred__15/i__carry__3_n_7 }),
        .S({1'b0,1'b0,1'b1,i__carry__3_i_2_n_0}));
  CARRY4 \p_0_out_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__3/i__carry_n_0 ,\p_0_out_inferred__3/i__carry_n_1 ,\p_0_out_inferred__3/i__carry_n_2 ,\p_0_out_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({count[2],i__carry_i_1_n_0,countMulti_reg__0[1:0]}),
        .O({\p_0_out_inferred__3/i__carry_n_4 ,\p_0_out_inferred__3/i__carry_n_5 ,\p_0_out_inferred__3/i__carry_n_6 ,\NLW_p_0_out_inferred__3/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_2__0_n_0,i__carry_i_3__1_n_0,i__carry_i_4__0_n_0,i__carry_i_5_n_0}));
  CARRY4 \p_0_out_inferred__3/i__carry__0 
       (.CI(\p_0_out_inferred__3/i__carry_n_0 ),
        .CO({\p_0_out_inferred__3/i__carry__0_n_0 ,\p_0_out_inferred__3/i__carry__0_n_1 ,\p_0_out_inferred__3/i__carry__0_n_2 ,\p_0_out_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}),
        .O({\p_0_out_inferred__3/i__carry__0_n_4 ,\p_0_out_inferred__3/i__carry__0_n_5 ,\p_0_out_inferred__3/i__carry__0_n_6 ,\p_0_out_inferred__3/i__carry__0_n_7 }),
        .S({i__carry__0_i_5__1_n_0,i__carry__0_i_6__2_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8__0_n_0}));
  CARRY4 \p_0_out_inferred__3/i__carry__1 
       (.CI(\p_0_out_inferred__3/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__3/i__carry__1_n_0 ,\p_0_out_inferred__3/i__carry__1_n_1 ,\p_0_out_inferred__3/i__carry__1_n_2 ,\p_0_out_inferred__3/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .O({\p_0_out_inferred__3/i__carry__1_n_4 ,\p_0_out_inferred__3/i__carry__1_n_5 ,\p_0_out_inferred__3/i__carry__1_n_6 ,\p_0_out_inferred__3/i__carry__1_n_7 }),
        .S({i__carry__1_i_5__1_n_0,i__carry__1_i_6__1_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8__1_n_0}));
  CARRY4 \p_0_out_inferred__3/i__carry__2 
       (.CI(\p_0_out_inferred__3/i__carry__1_n_0 ),
        .CO({\p_0_out_inferred__3/i__carry__2_n_0 ,\p_0_out_inferred__3/i__carry__2_n_1 ,\p_0_out_inferred__3/i__carry__2_n_2 ,\p_0_out_inferred__3/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__2_n_0,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0,i__carry__2_i_4_n_0}),
        .O({\p_0_out_inferred__3/i__carry__2_n_4 ,\p_0_out_inferred__3/i__carry__2_n_5 ,\p_0_out_inferred__3/i__carry__2_n_6 ,\p_0_out_inferred__3/i__carry__2_n_7 }),
        .S({i__carry__2_i_5__2_n_0,i__carry__2_i_6__1_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8_n_0}));
  CARRY4 \p_0_out_inferred__3/i__carry__3 
       (.CI(\p_0_out_inferred__3/i__carry__2_n_0 ),
        .CO({\NLW_p_0_out_inferred__3/i__carry__3_CO_UNCONNECTED [3:2],\p_0_out_inferred__3/i__carry__3_n_2 ,\NLW_p_0_out_inferred__3/i__carry__3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__3_i_1__0_n_0}),
        .O({\NLW_p_0_out_inferred__3/i__carry__3_O_UNCONNECTED [3:1],\p_0_out_inferred__3/i__carry__3_n_7 }),
        .S({1'b0,1'b0,1'b1,i__carry__3_i_2__0_n_0}));
  CARRY4 \p_0_out_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__5/i__carry_n_0 ,\p_0_out_inferred__5/i__carry_n_1 ,\p_0_out_inferred__5/i__carry_n_2 ,\p_0_out_inferred__5/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__0_n_0,countMulti_reg__0[2:0]}),
        .O({\p_0_out_inferred__5/i__carry_n_4 ,\p_0_out_inferred__5/i__carry_n_5 ,\p_0_out_inferred__5/i__carry_n_6 ,\NLW_p_0_out_inferred__5/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_2__1_n_0,i__carry_i_3__2_n_0,i__carry_i_4__1_n_0,i__carry_i_5__0_n_0}));
  CARRY4 \p_0_out_inferred__5/i__carry__0 
       (.CI(\p_0_out_inferred__5/i__carry_n_0 ),
        .CO({\p_0_out_inferred__5/i__carry__0_n_0 ,\p_0_out_inferred__5/i__carry__0_n_1 ,\p_0_out_inferred__5/i__carry__0_n_2 ,\p_0_out_inferred__5/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,count[3]}),
        .O({\p_0_out_inferred__5/i__carry__0_n_4 ,\p_0_out_inferred__5/i__carry__0_n_5 ,\p_0_out_inferred__5/i__carry__0_n_6 ,\p_0_out_inferred__5/i__carry__0_n_7 }),
        .S({i__carry__0_i_4__3_n_0,i__carry__0_i_5__2_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7__0_n_0}));
  CARRY4 \p_0_out_inferred__5/i__carry__1 
       (.CI(\p_0_out_inferred__5/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__5/i__carry__1_n_0 ,\p_0_out_inferred__5/i__carry__1_n_1 ,\p_0_out_inferred__5/i__carry__1_n_2 ,\p_0_out_inferred__5/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}),
        .O({\p_0_out_inferred__5/i__carry__1_n_4 ,\p_0_out_inferred__5/i__carry__1_n_5 ,\p_0_out_inferred__5/i__carry__1_n_6 ,\p_0_out_inferred__5/i__carry__1_n_7 }),
        .S({i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7__3_n_0,i__carry__1_i_8__2_n_0}));
  CARRY4 \p_0_out_inferred__5/i__carry__2 
       (.CI(\p_0_out_inferred__5/i__carry__1_n_0 ),
        .CO({\p_0_out_inferred__5/i__carry__2_n_0 ,\p_0_out_inferred__5/i__carry__2_n_1 ,\p_0_out_inferred__5/i__carry__2_n_2 ,\p_0_out_inferred__5/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__3_n_0,i__carry__2_i_2__3_n_0,i__carry__2_i_3__3_n_0,i__carry__2_i_4__0_n_0}),
        .O({\p_0_out_inferred__5/i__carry__2_n_4 ,\p_0_out_inferred__5/i__carry__2_n_5 ,\p_0_out_inferred__5/i__carry__2_n_6 ,\p_0_out_inferred__5/i__carry__2_n_7 }),
        .S({i__carry__2_i_5__3_n_0,i__carry__2_i_6__2_n_0,i__carry__2_i_7__0_n_0,i__carry__2_i_8__0_n_0}));
  CARRY4 \p_0_out_inferred__5/i__carry__3 
       (.CI(\p_0_out_inferred__5/i__carry__2_n_0 ),
        .CO({\NLW_p_0_out_inferred__5/i__carry__3_CO_UNCONNECTED [3:2],\p_0_out_inferred__5/i__carry__3_n_2 ,\NLW_p_0_out_inferred__5/i__carry__3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__3_i_1__1_n_0}),
        .O({\NLW_p_0_out_inferred__5/i__carry__3_O_UNCONNECTED [3:1],\p_0_out_inferred__5/i__carry__3_n_7 }),
        .S({1'b0,1'b0,1'b1,i__carry__3_i_2__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__7/i___0_carry_n_0 ,\p_0_out_inferred__7/i___0_carry_n_1 ,\p_0_out_inferred__7/i___0_carry_n_2 ,\p_0_out_inferred__7/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI(countMulti_reg__0[3:0]),
        .O({\p_0_out_inferred__7/i___0_carry_n_4 ,\p_0_out_inferred__7/i___0_carry_n_5 ,\p_0_out_inferred__7/i___0_carry_n_6 ,\NLW_p_0_out_inferred__7/i___0_carry_O_UNCONNECTED [0]}),
        .S({i___0_carry_i_1_n_0,i___0_carry_i_2_n_0,i___0_carry_i_3_n_0,i___0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__0 
       (.CI(\p_0_out_inferred__7/i___0_carry_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__0_n_0 ,\p_0_out_inferred__7/i___0_carry__0_n_1 ,\p_0_out_inferred__7/i___0_carry__0_n_2 ,\p_0_out_inferred__7/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(countMulti_reg__0[7:4]),
        .O({\p_0_out_inferred__7/i___0_carry__0_n_4 ,\p_0_out_inferred__7/i___0_carry__0_n_5 ,\p_0_out_inferred__7/i___0_carry__0_n_6 ,\p_0_out_inferred__7/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_1_n_0,i___0_carry__0_i_2_n_0,i___0_carry__0_i_3_n_0,i___0_carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__1 
       (.CI(\p_0_out_inferred__7/i___0_carry__0_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__1_n_0 ,\p_0_out_inferred__7/i___0_carry__1_n_1 ,\p_0_out_inferred__7/i___0_carry__1_n_2 ,\p_0_out_inferred__7/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(countMulti_reg__0[11:8]),
        .O({\p_0_out_inferred__7/i___0_carry__1_n_4 ,\p_0_out_inferred__7/i___0_carry__1_n_5 ,\p_0_out_inferred__7/i___0_carry__1_n_6 ,\p_0_out_inferred__7/i___0_carry__1_n_7 }),
        .S({i___0_carry__1_i_1_n_0,i___0_carry__1_i_2_n_0,i___0_carry__1_i_3_n_0,i___0_carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__10 
       (.CI(\p_0_out_inferred__7/i___0_carry__9_n_0 ),
        .CO({\NLW_p_0_out_inferred__7/i___0_carry__10_CO_UNCONNECTED [3:1],\p_0_out_inferred__7/i___0_carry__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i___0_carry__10_i_1_n_0}),
        .O({\NLW_p_0_out_inferred__7/i___0_carry__10_O_UNCONNECTED [3:2],\p_0_out_inferred__7/i___0_carry__10_n_6 ,\p_0_out_inferred__7/i___0_carry__10_n_7 }),
        .S({1'b0,1'b0,i___0_carry__10_i_2_n_0,i___0_carry__10_i_3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__11 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__7/i___0_carry__11_n_0 ,\p_0_out_inferred__7/i___0_carry__11_n_1 ,\p_0_out_inferred__7/i___0_carry__11_n_2 ,\p_0_out_inferred__7/i___0_carry__11_n_3 }),
        .CYINIT(1'b0),
        .DI({count[2],i___0_carry__11_i_1_n_0,countMulti_reg__0[1:0]}),
        .O({\p_0_out_inferred__7/i___0_carry__11_n_4 ,\p_0_out_inferred__7/i___0_carry__11_n_5 ,\p_0_out_inferred__7/i___0_carry__11_n_6 ,\NLW_p_0_out_inferred__7/i___0_carry__11_O_UNCONNECTED [0]}),
        .S({i___0_carry__11_i_2_n_0,i___0_carry__11_i_3_n_0,i___0_carry__11_i_4_n_0,i___0_carry__11_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__12 
       (.CI(\p_0_out_inferred__7/i___0_carry__11_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__12_n_0 ,\p_0_out_inferred__7/i___0_carry__12_n_1 ,\p_0_out_inferred__7/i___0_carry__12_n_2 ,\p_0_out_inferred__7/i___0_carry__12_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__12_i_1_n_0,i___0_carry__12_i_2_n_0,i___0_carry__12_i_3_n_0,i___0_carry__12_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__12_n_4 ,\p_0_out_inferred__7/i___0_carry__12_n_5 ,\p_0_out_inferred__7/i___0_carry__12_n_6 ,\p_0_out_inferred__7/i___0_carry__12_n_7 }),
        .S({i___0_carry__12_i_5_n_0,i___0_carry__12_i_6_n_0,i___0_carry__12_i_7_n_0,i___0_carry__12_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__13 
       (.CI(\p_0_out_inferred__7/i___0_carry__12_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__13_n_0 ,\p_0_out_inferred__7/i___0_carry__13_n_1 ,\p_0_out_inferred__7/i___0_carry__13_n_2 ,\p_0_out_inferred__7/i___0_carry__13_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__13_i_1_n_0,i___0_carry__13_i_2_n_0,i___0_carry__13_i_3_n_0,i___0_carry__13_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__13_n_4 ,\p_0_out_inferred__7/i___0_carry__13_n_5 ,\p_0_out_inferred__7/i___0_carry__13_n_6 ,\p_0_out_inferred__7/i___0_carry__13_n_7 }),
        .S({i___0_carry__13_i_5_n_0,i___0_carry__13_i_6_n_0,i___0_carry__13_i_7_n_0,i___0_carry__13_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__14 
       (.CI(\p_0_out_inferred__7/i___0_carry__13_n_0 ),
        .CO({\NLW_p_0_out_inferred__7/i___0_carry__14_CO_UNCONNECTED [3:1],\p_0_out_inferred__7/i___0_carry__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i___0_carry__14_i_1_n_0}),
        .O({\NLW_p_0_out_inferred__7/i___0_carry__14_O_UNCONNECTED [3:2],\p_0_out_inferred__7/i___0_carry__14_n_6 ,\p_0_out_inferred__7/i___0_carry__14_n_7 }),
        .S({1'b0,1'b0,i___0_carry__14_i_2_n_0,i___0_carry__14_i_3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__15 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__7/i___0_carry__15_n_0 ,\p_0_out_inferred__7/i___0_carry__15_n_1 ,\p_0_out_inferred__7/i___0_carry__15_n_2 ,\p_0_out_inferred__7/i___0_carry__15_n_3 }),
        .CYINIT(1'b0),
        .DI(countMulti_reg__0[3:0]),
        .O({\p_0_out_inferred__7/i___0_carry__15_n_4 ,\p_0_out_inferred__7/i___0_carry__15_n_5 ,\p_0_out_inferred__7/i___0_carry__15_n_6 ,\NLW_p_0_out_inferred__7/i___0_carry__15_O_UNCONNECTED [0]}),
        .S({i___0_carry__15_i_1_n_0,i___0_carry__15_i_2_n_0,i___0_carry__15_i_3_n_0,i___0_carry__15_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__16 
       (.CI(\p_0_out_inferred__7/i___0_carry__15_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__16_n_0 ,\p_0_out_inferred__7/i___0_carry__16_n_1 ,\p_0_out_inferred__7/i___0_carry__16_n_2 ,\p_0_out_inferred__7/i___0_carry__16_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__16_i_1_n_0,i___0_carry__16_i_2_n_0,count[4],i___0_carry__16_i_3_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__16_n_4 ,\p_0_out_inferred__7/i___0_carry__16_n_5 ,\p_0_out_inferred__7/i___0_carry__16_n_6 ,\p_0_out_inferred__7/i___0_carry__16_n_7 }),
        .S({i___0_carry__16_i_4_n_0,i___0_carry__16_i_5_n_0,i___0_carry__16_i_6_n_0,i___0_carry__16_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__17 
       (.CI(\p_0_out_inferred__7/i___0_carry__16_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__17_n_0 ,\p_0_out_inferred__7/i___0_carry__17_n_1 ,\p_0_out_inferred__7/i___0_carry__17_n_2 ,\p_0_out_inferred__7/i___0_carry__17_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__17_i_1_n_0,i___0_carry__17_i_2_n_0,i___0_carry__17_i_3_n_0,i___0_carry__17_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__17_n_4 ,\p_0_out_inferred__7/i___0_carry__17_n_5 ,\p_0_out_inferred__7/i___0_carry__17_n_6 ,\p_0_out_inferred__7/i___0_carry__17_n_7 }),
        .S({i___0_carry__17_i_5_n_0,i___0_carry__17_i_6_n_0,i___0_carry__17_i_7_n_0,i___0_carry__17_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__18 
       (.CI(\p_0_out_inferred__7/i___0_carry__17_n_0 ),
        .CO({\NLW_p_0_out_inferred__7/i___0_carry__18_CO_UNCONNECTED [3:1],\p_0_out_inferred__7/i___0_carry__18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i___0_carry__18_i_1_n_0}),
        .O({\NLW_p_0_out_inferred__7/i___0_carry__18_O_UNCONNECTED [3:2],\p_0_out_inferred__7/i___0_carry__18_n_6 ,\p_0_out_inferred__7/i___0_carry__18_n_7 }),
        .S({1'b0,1'b0,i___0_carry__18_i_2_n_0,i___0_carry__18_i_3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__19 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__7/i___0_carry__19_n_0 ,\p_0_out_inferred__7/i___0_carry__19_n_1 ,\p_0_out_inferred__7/i___0_carry__19_n_2 ,\p_0_out_inferred__7/i___0_carry__19_n_3 }),
        .CYINIT(1'b0),
        .DI({count[2],i___0_carry__19_i_1_n_0,countMulti_reg__0[1:0]}),
        .O({\p_0_out_inferred__7/i___0_carry__19_n_4 ,\p_0_out_inferred__7/i___0_carry__19_n_5 ,\p_0_out_inferred__7/i___0_carry__19_n_6 ,\NLW_p_0_out_inferred__7/i___0_carry__19_O_UNCONNECTED [0]}),
        .S({i___0_carry__19_i_2_n_0,i___0_carry__19_i_3_n_0,i___0_carry__19_i_4_n_0,i___0_carry__19_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__2 
       (.CI(\p_0_out_inferred__7/i___0_carry__1_n_0 ),
        .CO({\NLW_p_0_out_inferred__7/i___0_carry__2_CO_UNCONNECTED [3:1],\p_0_out_inferred__7/i___0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,countMulti_reg[12]}),
        .O({\NLW_p_0_out_inferred__7/i___0_carry__2_O_UNCONNECTED [3:2],\p_0_out_inferred__7/i___0_carry__2_n_6 ,\p_0_out_inferred__7/i___0_carry__2_n_7 }),
        .S({1'b0,1'b0,i___0_carry__2_i_1_n_0,i___0_carry__2_i_2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__20 
       (.CI(\p_0_out_inferred__7/i___0_carry__19_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__20_n_0 ,\p_0_out_inferred__7/i___0_carry__20_n_1 ,\p_0_out_inferred__7/i___0_carry__20_n_2 ,\p_0_out_inferred__7/i___0_carry__20_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__20_i_1_n_0,i___0_carry__20_i_2_n_0,i___0_carry__20_i_3_n_0,i___0_carry__20_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__20_n_4 ,\p_0_out_inferred__7/i___0_carry__20_n_5 ,\p_0_out_inferred__7/i___0_carry__20_n_6 ,\p_0_out_inferred__7/i___0_carry__20_n_7 }),
        .S({i___0_carry__20_i_5_n_0,i___0_carry__20_i_6_n_0,i___0_carry__20_i_7_n_0,i___0_carry__20_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__21 
       (.CI(\p_0_out_inferred__7/i___0_carry__20_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__21_n_0 ,\p_0_out_inferred__7/i___0_carry__21_n_1 ,\p_0_out_inferred__7/i___0_carry__21_n_2 ,\p_0_out_inferred__7/i___0_carry__21_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__21_i_1_n_0,i___0_carry__21_i_2_n_0,i___0_carry__21_i_3_n_0,i___0_carry__21_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__21_n_4 ,\p_0_out_inferred__7/i___0_carry__21_n_5 ,\p_0_out_inferred__7/i___0_carry__21_n_6 ,\p_0_out_inferred__7/i___0_carry__21_n_7 }),
        .S({i___0_carry__21_i_5_n_0,i___0_carry__21_i_6_n_0,i___0_carry__21_i_7_n_0,i___0_carry__21_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__22 
       (.CI(\p_0_out_inferred__7/i___0_carry__21_n_0 ),
        .CO({\NLW_p_0_out_inferred__7/i___0_carry__22_CO_UNCONNECTED [3:1],\p_0_out_inferred__7/i___0_carry__22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i___0_carry__22_i_1_n_0}),
        .O({\NLW_p_0_out_inferred__7/i___0_carry__22_O_UNCONNECTED [3:2],\p_0_out_inferred__7/i___0_carry__22_n_6 ,\p_0_out_inferred__7/i___0_carry__22_n_7 }),
        .S({1'b0,1'b0,i___0_carry__22_i_2_n_0,i___0_carry__22_i_3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__23 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__7/i___0_carry__23_n_0 ,\p_0_out_inferred__7/i___0_carry__23_n_1 ,\p_0_out_inferred__7/i___0_carry__23_n_2 ,\p_0_out_inferred__7/i___0_carry__23_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__23_i_1_n_0,countMulti_reg__0[2:0]}),
        .O({\p_0_out_inferred__7/i___0_carry__23_n_4 ,\p_0_out_inferred__7/i___0_carry__23_n_5 ,\p_0_out_inferred__7/i___0_carry__23_n_6 ,\NLW_p_0_out_inferred__7/i___0_carry__23_O_UNCONNECTED [0]}),
        .S({i___0_carry__23_i_2_n_0,i___0_carry__23_i_3_n_0,i___0_carry__23_i_4_n_0,i___0_carry__23_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__24 
       (.CI(\p_0_out_inferred__7/i___0_carry__23_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__24_n_0 ,\p_0_out_inferred__7/i___0_carry__24_n_1 ,\p_0_out_inferred__7/i___0_carry__24_n_2 ,\p_0_out_inferred__7/i___0_carry__24_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__24_i_1_n_0,i___0_carry__24_i_2_n_0,i___0_carry__24_i_3_n_0,count[3]}),
        .O({\p_0_out_inferred__7/i___0_carry__24_n_4 ,\p_0_out_inferred__7/i___0_carry__24_n_5 ,\p_0_out_inferred__7/i___0_carry__24_n_6 ,\p_0_out_inferred__7/i___0_carry__24_n_7 }),
        .S({i___0_carry__24_i_4_n_0,i___0_carry__24_i_5_n_0,i___0_carry__24_i_6_n_0,i___0_carry__24_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__25 
       (.CI(\p_0_out_inferred__7/i___0_carry__24_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__25_n_0 ,\p_0_out_inferred__7/i___0_carry__25_n_1 ,\p_0_out_inferred__7/i___0_carry__25_n_2 ,\p_0_out_inferred__7/i___0_carry__25_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__25_i_1_n_0,i___0_carry__25_i_2_n_0,i___0_carry__25_i_3_n_0,i___0_carry__25_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__25_n_4 ,\p_0_out_inferred__7/i___0_carry__25_n_5 ,\p_0_out_inferred__7/i___0_carry__25_n_6 ,\p_0_out_inferred__7/i___0_carry__25_n_7 }),
        .S({i___0_carry__25_i_5_n_0,i___0_carry__25_i_6_n_0,i___0_carry__25_i_7_n_0,i___0_carry__25_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__26 
       (.CI(\p_0_out_inferred__7/i___0_carry__25_n_0 ),
        .CO({\NLW_p_0_out_inferred__7/i___0_carry__26_CO_UNCONNECTED [3:1],\p_0_out_inferred__7/i___0_carry__26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i___0_carry__26_i_1_n_0}),
        .O({\NLW_p_0_out_inferred__7/i___0_carry__26_O_UNCONNECTED [3:2],\p_0_out_inferred__7/i___0_carry__26_n_6 ,\p_0_out_inferred__7/i___0_carry__26_n_7 }),
        .S({1'b0,1'b0,i___0_carry__26_i_2_n_0,i___0_carry__26_i_3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__27 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__7/i___0_carry__27_n_0 ,\p_0_out_inferred__7/i___0_carry__27_n_1 ,\p_0_out_inferred__7/i___0_carry__27_n_2 ,\p_0_out_inferred__7/i___0_carry__27_n_3 }),
        .CYINIT(1'b0),
        .DI({count[2],i___0_carry__27_i_1_n_0,countMulti_reg__0[1:0]}),
        .O({\p_0_out_inferred__7/i___0_carry__27_n_4 ,\p_0_out_inferred__7/i___0_carry__27_n_5 ,\p_0_out_inferred__7/i___0_carry__27_n_6 ,\NLW_p_0_out_inferred__7/i___0_carry__27_O_UNCONNECTED [0]}),
        .S({i___0_carry__27_i_2_n_0,i___0_carry__27_i_3_n_0,i___0_carry__27_i_4_n_0,i___0_carry__27_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__28 
       (.CI(\p_0_out_inferred__7/i___0_carry__27_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__28_n_0 ,\p_0_out_inferred__7/i___0_carry__28_n_1 ,\p_0_out_inferred__7/i___0_carry__28_n_2 ,\p_0_out_inferred__7/i___0_carry__28_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__28_i_1_n_0,i___0_carry__28_i_2_n_0,i___0_carry__28_i_3_n_0,i___0_carry__28_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__28_n_4 ,\p_0_out_inferred__7/i___0_carry__28_n_5 ,\p_0_out_inferred__7/i___0_carry__28_n_6 ,\p_0_out_inferred__7/i___0_carry__28_n_7 }),
        .S({i___0_carry__28_i_5_n_0,i___0_carry__28_i_6_n_0,i___0_carry__28_i_7_n_0,i___0_carry__28_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__29 
       (.CI(\p_0_out_inferred__7/i___0_carry__28_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__29_n_0 ,\p_0_out_inferred__7/i___0_carry__29_n_1 ,\p_0_out_inferred__7/i___0_carry__29_n_2 ,\p_0_out_inferred__7/i___0_carry__29_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__29_i_1_n_0,i___0_carry__29_i_2_n_0,i___0_carry__29_i_3_n_0,i___0_carry__29_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__29_n_4 ,\p_0_out_inferred__7/i___0_carry__29_n_5 ,\p_0_out_inferred__7/i___0_carry__29_n_6 ,\p_0_out_inferred__7/i___0_carry__29_n_7 }),
        .S({i___0_carry__29_i_5_n_0,i___0_carry__29_i_6_n_0,i___0_carry__29_i_7_n_0,i___0_carry__29_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__3 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__7/i___0_carry__3_n_0 ,\p_0_out_inferred__7/i___0_carry__3_n_1 ,\p_0_out_inferred__7/i___0_carry__3_n_2 ,\p_0_out_inferred__7/i___0_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({count[2],i___0_carry__3_i_1_n_0,countMulti_reg__0[1:0]}),
        .O({\p_0_out_inferred__7/i___0_carry__3_n_4 ,\p_0_out_inferred__7/i___0_carry__3_n_5 ,\p_0_out_inferred__7/i___0_carry__3_n_6 ,\NLW_p_0_out_inferred__7/i___0_carry__3_O_UNCONNECTED [0]}),
        .S({i___0_carry__3_i_2_n_0,i___0_carry__3_i_3_n_0,i___0_carry__3_i_4_n_0,i___0_carry__3_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__30 
       (.CI(\p_0_out_inferred__7/i___0_carry__29_n_0 ),
        .CO({\NLW_p_0_out_inferred__7/i___0_carry__30_CO_UNCONNECTED [3:1],\p_0_out_inferred__7/i___0_carry__30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i___0_carry__30_i_1_n_0}),
        .O({\NLW_p_0_out_inferred__7/i___0_carry__30_O_UNCONNECTED [3:2],\p_0_out_inferred__7/i___0_carry__30_n_6 ,\p_0_out_inferred__7/i___0_carry__30_n_7 }),
        .S({1'b0,1'b0,i___0_carry__30_i_2_n_0,i___0_carry__30_i_3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__4 
       (.CI(\p_0_out_inferred__7/i___0_carry__3_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__4_n_0 ,\p_0_out_inferred__7/i___0_carry__4_n_1 ,\p_0_out_inferred__7/i___0_carry__4_n_2 ,\p_0_out_inferred__7/i___0_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__4_i_1_n_0,i___0_carry__4_i_2_n_0,i___0_carry__4_i_3_n_0,i___0_carry__4_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__4_n_4 ,\p_0_out_inferred__7/i___0_carry__4_n_5 ,\p_0_out_inferred__7/i___0_carry__4_n_6 ,\p_0_out_inferred__7/i___0_carry__4_n_7 }),
        .S({i___0_carry__4_i_5_n_0,i___0_carry__4_i_6_n_0,i___0_carry__4_i_7_n_0,i___0_carry__4_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__5 
       (.CI(\p_0_out_inferred__7/i___0_carry__4_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__5_n_0 ,\p_0_out_inferred__7/i___0_carry__5_n_1 ,\p_0_out_inferred__7/i___0_carry__5_n_2 ,\p_0_out_inferred__7/i___0_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__5_i_1_n_0,i___0_carry__5_i_2_n_0,i___0_carry__5_i_3_n_0,i___0_carry__5_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__5_n_4 ,\p_0_out_inferred__7/i___0_carry__5_n_5 ,\p_0_out_inferred__7/i___0_carry__5_n_6 ,\p_0_out_inferred__7/i___0_carry__5_n_7 }),
        .S({i___0_carry__5_i_5_n_0,i___0_carry__5_i_6_n_0,i___0_carry__5_i_7_n_0,i___0_carry__5_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__6 
       (.CI(\p_0_out_inferred__7/i___0_carry__5_n_0 ),
        .CO({\NLW_p_0_out_inferred__7/i___0_carry__6_CO_UNCONNECTED [3:1],\p_0_out_inferred__7/i___0_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i___0_carry__6_i_1_n_0}),
        .O({\NLW_p_0_out_inferred__7/i___0_carry__6_O_UNCONNECTED [3:2],\p_0_out_inferred__7/i___0_carry__6_n_6 ,\p_0_out_inferred__7/i___0_carry__6_n_7 }),
        .S({1'b0,1'b0,i___0_carry__6_i_2_n_0,i___0_carry__6_i_3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__7 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__7/i___0_carry__7_n_0 ,\p_0_out_inferred__7/i___0_carry__7_n_1 ,\p_0_out_inferred__7/i___0_carry__7_n_2 ,\p_0_out_inferred__7/i___0_carry__7_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__7_i_1_n_0,countMulti_reg__0[2:0]}),
        .O({\p_0_out_inferred__7/i___0_carry__7_n_4 ,\p_0_out_inferred__7/i___0_carry__7_n_5 ,\p_0_out_inferred__7/i___0_carry__7_n_6 ,\NLW_p_0_out_inferred__7/i___0_carry__7_O_UNCONNECTED [0]}),
        .S({i___0_carry__7_i_2_n_0,i___0_carry__7_i_3_n_0,i___0_carry__7_i_4_n_0,i___0_carry__7_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__8 
       (.CI(\p_0_out_inferred__7/i___0_carry__7_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__8_n_0 ,\p_0_out_inferred__7/i___0_carry__8_n_1 ,\p_0_out_inferred__7/i___0_carry__8_n_2 ,\p_0_out_inferred__7/i___0_carry__8_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__8_i_1_n_0,i___0_carry__8_i_2_n_0,i___0_carry__8_i_3_n_0,count[3]}),
        .O({\p_0_out_inferred__7/i___0_carry__8_n_4 ,\p_0_out_inferred__7/i___0_carry__8_n_5 ,\p_0_out_inferred__7/i___0_carry__8_n_6 ,\p_0_out_inferred__7/i___0_carry__8_n_7 }),
        .S({i___0_carry__8_i_4_n_0,i___0_carry__8_i_5_n_0,i___0_carry__8_i_6_n_0,i___0_carry__8_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_0_out_inferred__7/i___0_carry__9 
       (.CI(\p_0_out_inferred__7/i___0_carry__8_n_0 ),
        .CO({\p_0_out_inferred__7/i___0_carry__9_n_0 ,\p_0_out_inferred__7/i___0_carry__9_n_1 ,\p_0_out_inferred__7/i___0_carry__9_n_2 ,\p_0_out_inferred__7/i___0_carry__9_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__9_i_1_n_0,i___0_carry__9_i_2_n_0,i___0_carry__9_i_3_n_0,i___0_carry__9_i_4_n_0}),
        .O({\p_0_out_inferred__7/i___0_carry__9_n_4 ,\p_0_out_inferred__7/i___0_carry__9_n_5 ,\p_0_out_inferred__7/i___0_carry__9_n_6 ,\p_0_out_inferred__7/i___0_carry__9_n_7 }),
        .S({i___0_carry__9_i_5_n_0,i___0_carry__9_i_6_n_0,i___0_carry__9_i_7_n_0,i___0_carry__9_i_8_n_0}));
  CARRY4 \p_0_out_inferred__7/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__7/i__carry_n_0 ,\p_0_out_inferred__7/i__carry_n_1 ,\p_0_out_inferred__7/i__carry_n_2 ,\p_0_out_inferred__7/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({count[2],i__carry_i_1__1_n_0,countMulti_reg__0[1:0]}),
        .O({\p_0_out_inferred__7/i__carry_n_4 ,\p_0_out_inferred__7/i__carry_n_5 ,\p_0_out_inferred__7/i__carry_n_6 ,\NLW_p_0_out_inferred__7/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_2__2_n_0,i__carry_i_3__3_n_0,i__carry_i_4__2_n_0,i__carry_i_5__1_n_0}));
  CARRY4 \p_0_out_inferred__7/i__carry__0 
       (.CI(\p_0_out_inferred__7/i__carry_n_0 ),
        .CO({\p_0_out_inferred__7/i__carry__0_n_0 ,\p_0_out_inferred__7/i__carry__0_n_1 ,\p_0_out_inferred__7/i__carry__0_n_2 ,\p_0_out_inferred__7/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__0_n_0}),
        .O({\p_0_out_inferred__7/i__carry__0_n_4 ,\p_0_out_inferred__7/i__carry__0_n_5 ,\p_0_out_inferred__7/i__carry__0_n_6 ,\p_0_out_inferred__7/i__carry__0_n_7 }),
        .S({i__carry__0_i_5_n_0,i__carry__0_i_6__3_n_0,i__carry__0_i_7__1_n_0,i__carry__0_i_8_n_0}));
  CARRY4 \p_0_out_inferred__7/i__carry__1 
       (.CI(\p_0_out_inferred__7/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__7/i__carry__1_n_0 ,\p_0_out_inferred__7/i__carry__1_n_1 ,\p_0_out_inferred__7/i__carry__1_n_2 ,\p_0_out_inferred__7/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0}),
        .O({\p_0_out_inferred__7/i__carry__1_n_4 ,\p_0_out_inferred__7/i__carry__1_n_5 ,\p_0_out_inferred__7/i__carry__1_n_6 ,\p_0_out_inferred__7/i__carry__1_n_7 }),
        .S({i__carry__1_i_5__2_n_0,i__carry__1_i_6__2_n_0,i__carry__1_i_7__0_n_0,i__carry__1_i_8__3_n_0}));
  CARRY4 \p_0_out_inferred__7/i__carry__2 
       (.CI(\p_0_out_inferred__7/i__carry__1_n_0 ),
        .CO({\p_0_out_inferred__7/i__carry__2_n_0 ,\p_0_out_inferred__7/i__carry__2_n_1 ,\p_0_out_inferred__7/i__carry__2_n_2 ,\p_0_out_inferred__7/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__4_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__4_n_0,i__carry__2_i_4__1_n_0}),
        .O({\p_0_out_inferred__7/i__carry__2_n_4 ,\p_0_out_inferred__7/i__carry__2_n_5 ,\p_0_out_inferred__7/i__carry__2_n_6 ,\p_0_out_inferred__7/i__carry__2_n_7 }),
        .S({i__carry__2_i_5__4_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7__1_n_0,i__carry__2_i_8__1_n_0}));
  CARRY4 \p_0_out_inferred__7/i__carry__3 
       (.CI(\p_0_out_inferred__7/i__carry__2_n_0 ),
        .CO({\NLW_p_0_out_inferred__7/i__carry__3_CO_UNCONNECTED [3:2],\p_0_out_inferred__7/i__carry__3_n_2 ,\NLW_p_0_out_inferred__7/i__carry__3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__3_i_1__2_n_0}),
        .O({\NLW_p_0_out_inferred__7/i__carry__3_O_UNCONNECTED [3:1],\p_0_out_inferred__7/i__carry__3_n_7 }),
        .S({1'b0,1'b0,1'b1,i__carry__3_i_2__2_n_0}));
  CARRY4 \p_0_out_inferred__9/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__9/i__carry_n_0 ,\p_0_out_inferred__9/i__carry_n_1 ,\p_0_out_inferred__9/i__carry_n_2 ,\p_0_out_inferred__9/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(countMulti_reg__0[3:0]),
        .O({\p_0_out_inferred__9/i__carry_n_4 ,\p_0_out_inferred__9/i__carry_n_5 ,\p_0_out_inferred__9/i__carry_n_6 ,\NLW_p_0_out_inferred__9/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_1__6_n_0,i__carry_i_2__3_n_0,i__carry_i_3__0_n_0,i__carry_i_4__3_n_0}));
  CARRY4 \p_0_out_inferred__9/i__carry__0 
       (.CI(\p_0_out_inferred__9/i__carry_n_0 ),
        .CO({\p_0_out_inferred__9/i__carry__0_n_0 ,\p_0_out_inferred__9/i__carry__0_n_1 ,\p_0_out_inferred__9/i__carry__0_n_2 ,\p_0_out_inferred__9/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,count[4],i__carry__0_i_3__2_n_0}),
        .O({\p_0_out_inferred__9/i__carry__0_n_4 ,\p_0_out_inferred__9/i__carry__0_n_5 ,\p_0_out_inferred__9/i__carry__0_n_6 ,\p_0_out_inferred__9/i__carry__0_n_7 }),
        .S({i__carry__0_i_4__4_n_0,i__carry__0_i_5__3_n_0,i__carry__0_i_6__0_n_0,i__carry__0_i_7__4_n_0}));
  CARRY4 \p_0_out_inferred__9/i__carry__1 
       (.CI(\p_0_out_inferred__9/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__9/i__carry__1_n_0 ,\p_0_out_inferred__9/i__carry__1_n_1 ,\p_0_out_inferred__9/i__carry__1_n_2 ,\p_0_out_inferred__9/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__2_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__2_n_0}),
        .O({\p_0_out_inferred__9/i__carry__1_n_4 ,\p_0_out_inferred__9/i__carry__1_n_5 ,\p_0_out_inferred__9/i__carry__1_n_6 ,\p_0_out_inferred__9/i__carry__1_n_7 }),
        .S({i__carry__1_i_5__3_n_0,i__carry__1_i_6__3_n_0,i__carry__1_i_7__4_n_0,i__carry__1_i_8__4_n_0}));
  CARRY4 \p_0_out_inferred__9/i__carry__2 
       (.CI(\p_0_out_inferred__9/i__carry__1_n_0 ),
        .CO({\p_0_out_inferred__9/i__carry__2_n_0 ,\p_0_out_inferred__9/i__carry__2_n_1 ,\p_0_out_inferred__9/i__carry__2_n_2 ,\p_0_out_inferred__9/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__5_n_0,i__carry__2_i_2__4_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4__2_n_0}),
        .O({\p_0_out_inferred__9/i__carry__2_n_4 ,\p_0_out_inferred__9/i__carry__2_n_5 ,\p_0_out_inferred__9/i__carry__2_n_6 ,\p_0_out_inferred__9/i__carry__2_n_7 }),
        .S({i__carry__2_i_5__5_n_0,i__carry__2_i_6__3_n_0,i__carry__2_i_7__3_n_0,i__carry__2_i_8__2_n_0}));
  CARRY4 \p_0_out_inferred__9/i__carry__3 
       (.CI(\p_0_out_inferred__9/i__carry__2_n_0 ),
        .CO({\NLW_p_0_out_inferred__9/i__carry__3_CO_UNCONNECTED [3:2],\p_0_out_inferred__9/i__carry__3_n_2 ,\NLW_p_0_out_inferred__9/i__carry__3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__3_i_1__3_n_0}),
        .O({\NLW_p_0_out_inferred__9/i__carry__3_O_UNCONNECTED [3:1],\p_0_out_inferred__9/i__carry__3_n_7 }),
        .S({1'b0,1'b0,1'b1,i__carry__3_i_2__3_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_10_in_carry
       (.CI(1'b0),
        .CO({p_10_in_carry_n_0,p_10_in_carry_n_1,p_10_in_carry_n_2,p_10_in_carry_n_3}),
        .CYINIT(p_10_in_carry_i_1_n_0),
        .DI({p_10_in_carry_i_2_n_0,1'b0,p_10_in_carry_i_3_n_0,1'b0}),
        .O(NLW_p_10_in_carry_O_UNCONNECTED[3:0]),
        .S({p_10_in_carry_i_4_n_0,p_10_in_carry_i_5_n_0,p_10_in_carry_i_6_n_0,p_10_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_10_in_carry__0
       (.CI(p_10_in_carry_n_0),
        .CO({p_10_in_carry__0_n_0,p_10_in_carry__0_n_1,p_10_in_carry__0_n_2,p_10_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_10_in_carry__0_i_1_n_0,1'b0,p_10_in_carry__0_i_2_n_0}),
        .O(NLW_p_10_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_10_in_carry__0_i_3_n_0,p_10_in_carry__0_i_4_n_0,p_10_in_carry__0_i_5_n_0,p_10_in_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    p_10_in_carry__0_i_1
       (.I0(\p_0_out_inferred__9/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__2_n_4 ),
        .O(p_10_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    p_10_in_carry__0_i_2
       (.I0(\p_0_out_inferred__9/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__1_n_4 ),
        .O(p_10_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_10_in_carry__0_i_3
       (.I0(\p_0_out_inferred__9/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__9/i__carry__3_n_7 ),
        .O(p_10_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_10_in_carry__0_i_4
       (.I0(\p_0_out_inferred__9/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__2_n_4 ),
        .O(p_10_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_10_in_carry__0_i_5
       (.I0(\p_0_out_inferred__9/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__9/i__carry__2_n_6 ),
        .O(p_10_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    p_10_in_carry__0_i_6
       (.I0(\p_0_out_inferred__9/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__1_n_4 ),
        .O(p_10_in_carry__0_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_10_in_carry__1
       (.CI(p_10_in_carry__0_n_0),
        .CO({p_10_in_carry__1_n_0,p_10_in_carry__1_n_1,p_10_in_carry__1_n_2,p_10_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_10_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__9/i__carry__3_n_2 ,\p_0_out_inferred__9/i__carry__3_n_2 ,\p_0_out_inferred__9/i__carry__3_n_2 ,\p_0_out_inferred__9/i__carry__3_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_10_in_carry__2
       (.CI(p_10_in_carry__1_n_0),
        .CO({NLW_p_10_in_carry__2_CO_UNCONNECTED[3],p_10_in,p_10_in_carry__2_n_2,p_10_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_10_in_carry__2_i_1_n_0,1'b0,1'b0}),
        .O(NLW_p_10_in_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,\p_0_out_inferred__9/i__carry__3_n_2 ,\p_0_out_inferred__9/i__carry__3_n_2 ,\p_0_out_inferred__9/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_10_in_carry__2_i_1
       (.I0(\p_0_out_inferred__9/i__carry__3_n_2 ),
        .O(p_10_in_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    p_10_in_carry_i_1
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__9/i__carry_n_6 ),
        .O(p_10_in_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_10_in_carry_i_2
       (.I0(\p_0_out_inferred__9/i__carry__1_n_6 ),
        .O(p_10_in_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_10_in_carry_i_3
       (.I0(\p_0_out_inferred__9/i__carry__0_n_6 ),
        .O(p_10_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_10_in_carry_i_4
       (.I0(\p_0_out_inferred__9/i__carry__1_n_6 ),
        .I1(\p_0_out_inferred__9/i__carry__1_n_7 ),
        .O(p_10_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_10_in_carry_i_5
       (.I0(\p_0_out_inferred__9/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__0_n_4 ),
        .O(p_10_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_10_in_carry_i_6
       (.I0(\p_0_out_inferred__9/i__carry__0_n_6 ),
        .I1(\p_0_out_inferred__9/i__carry__0_n_7 ),
        .O(p_10_in_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_10_in_carry_i_7
       (.I0(\p_0_out_inferred__9/i__carry_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry_n_4 ),
        .O(p_10_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_11_in_carry
       (.CI(1'b0),
        .CO({p_11_in_carry_n_0,p_11_in_carry_n_1,p_11_in_carry_n_2,p_11_in_carry_n_3}),
        .CYINIT(1'b1),
        .DI({p_11_in_carry_i_1_n_0,p_11_in_carry_i_2_n_0,p_11_in_carry_i_3_n_0,\p_0_out_inferred__9/i__carry_n_6 }),
        .O(NLW_p_11_in_carry_O_UNCONNECTED[3:0]),
        .S({p_11_in_carry_i_4_n_0,p_11_in_carry_i_5_n_0,p_11_in_carry_i_6_n_0,p_11_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_11_in_carry__0
       (.CI(p_11_in_carry_n_0),
        .CO({p_11_in_carry__0_n_0,p_11_in_carry__0_n_1,p_11_in_carry__0_n_2,p_11_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_11_in_carry__0_i_1_n_0,p_11_in_carry__0_i_2_n_0,p_11_in_carry__0_i_3_n_0,p_11_in_carry__0_i_4_n_0}),
        .O(NLW_p_11_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_11_in_carry__0_i_5_n_0,p_11_in_carry__0_i_6_n_0,p_11_in_carry__0_i_7_n_0,p_11_in_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_11_in_carry__0_i_1
       (.I0(\p_0_out_inferred__9/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__2_n_4 ),
        .O(p_11_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_11_in_carry__0_i_2
       (.I0(\p_0_out_inferred__9/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__9/i__carry__2_n_6 ),
        .O(p_11_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_11_in_carry__0_i_3
       (.I0(\p_0_out_inferred__9/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__1_n_4 ),
        .O(p_11_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_11_in_carry__0_i_4
       (.I0(\p_0_out_inferred__9/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__9/i__carry__1_n_6 ),
        .O(p_11_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_11_in_carry__0_i_5
       (.I0(\p_0_out_inferred__9/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__2_n_4 ),
        .O(p_11_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_11_in_carry__0_i_6
       (.I0(\p_0_out_inferred__9/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__9/i__carry__2_n_6 ),
        .O(p_11_in_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_11_in_carry__0_i_7
       (.I0(\p_0_out_inferred__9/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__1_n_4 ),
        .O(p_11_in_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_11_in_carry__0_i_8
       (.I0(\p_0_out_inferred__9/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__9/i__carry__1_n_6 ),
        .O(p_11_in_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_11_in_carry__1
       (.CI(p_11_in_carry__0_n_0),
        .CO({p_11_in_carry__1_n_0,p_11_in_carry__1_n_1,p_11_in_carry__1_n_2,p_11_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_11_in_carry__1_i_1_n_0,p_11_in_carry__1_i_2_n_0,p_11_in_carry__1_i_3_n_0,p_11_in_carry__1_i_4_n_0}),
        .O(NLW_p_11_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__9/i__carry__3_n_2 ,\p_0_out_inferred__9/i__carry__3_n_2 ,\p_0_out_inferred__9/i__carry__3_n_2 ,p_11_in_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_11_in_carry__1_i_1
       (.I0(\p_0_out_inferred__9/i__carry__3_n_2 ),
        .O(p_11_in_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_11_in_carry__1_i_2
       (.I0(\p_0_out_inferred__9/i__carry__3_n_2 ),
        .O(p_11_in_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_11_in_carry__1_i_3
       (.I0(\p_0_out_inferred__9/i__carry__3_n_2 ),
        .O(p_11_in_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    p_11_in_carry__1_i_4
       (.I0(\p_0_out_inferred__9/i__carry__3_n_7 ),
        .I1(\p_0_out_inferred__9/i__carry__3_n_2 ),
        .O(p_11_in_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_11_in_carry__1_i_5
       (.I0(\p_0_out_inferred__9/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__9/i__carry__3_n_7 ),
        .O(p_11_in_carry__1_i_5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_11_in_carry__2
       (.CI(p_11_in_carry__1_n_0),
        .CO({p_11_in,p_11_in_carry__2_n_1,p_11_in_carry__2_n_2,p_11_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_11_in_carry__2_i_1_n_0,p_11_in_carry__2_i_2_n_0,p_11_in_carry__2_i_3_n_0}),
        .O(NLW_p_11_in_carry__2_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__9/i__carry__3_n_2 ,\p_0_out_inferred__9/i__carry__3_n_2 ,\p_0_out_inferred__9/i__carry__3_n_2 ,\p_0_out_inferred__9/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_11_in_carry__2_i_1
       (.I0(\p_0_out_inferred__9/i__carry__3_n_2 ),
        .O(p_11_in_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_11_in_carry__2_i_2
       (.I0(\p_0_out_inferred__9/i__carry__3_n_2 ),
        .O(p_11_in_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_11_in_carry__2_i_3
       (.I0(\p_0_out_inferred__9/i__carry__3_n_2 ),
        .O(p_11_in_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_11_in_carry_i_1
       (.I0(\p_0_out_inferred__9/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__0_n_4 ),
        .O(p_11_in_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_11_in_carry_i_2
       (.I0(\p_0_out_inferred__9/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__9/i__carry__0_n_6 ),
        .O(p_11_in_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_11_in_carry_i_3
       (.I0(\p_0_out_inferred__9/i__carry_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry_n_4 ),
        .O(p_11_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_11_in_carry_i_4
       (.I0(\p_0_out_inferred__9/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry__0_n_4 ),
        .O(p_11_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_11_in_carry_i_5
       (.I0(\p_0_out_inferred__9/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__9/i__carry__0_n_6 ),
        .O(p_11_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_11_in_carry_i_6
       (.I0(\p_0_out_inferred__9/i__carry_n_5 ),
        .I1(\p_0_out_inferred__9/i__carry_n_4 ),
        .O(p_11_in_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    p_11_in_carry_i_7
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__9/i__carry_n_6 ),
        .O(p_11_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_13_in_carry
       (.CI(1'b0),
        .CO({p_13_in_carry_n_0,p_13_in_carry_n_1,p_13_in_carry_n_2,p_13_in_carry_n_3}),
        .CYINIT(p_13_in_carry_i_1_n_0),
        .DI({p_13_in_carry_i_2_n_0,1'b0,p_13_in_carry_i_3_n_0,1'b0}),
        .O(NLW_p_13_in_carry_O_UNCONNECTED[3:0]),
        .S({p_13_in_carry_i_4_n_0,p_13_in_carry_i_5_n_0,p_13_in_carry_i_6_n_0,p_13_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_13_in_carry__0
       (.CI(p_13_in_carry_n_0),
        .CO({p_13_in_carry__0_n_0,p_13_in_carry__0_n_1,p_13_in_carry__0_n_2,p_13_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_13_in_carry__0_i_1_n_0,1'b0,p_13_in_carry__0_i_2_n_0}),
        .O(NLW_p_13_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_13_in_carry__0_i_3_n_0,p_13_in_carry__0_i_4_n_0,p_13_in_carry__0_i_5_n_0,p_13_in_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    p_13_in_carry__0_i_1
       (.I0(\p_0_out_inferred__7/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__2_n_4 ),
        .O(p_13_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    p_13_in_carry__0_i_2
       (.I0(\p_0_out_inferred__7/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__1_n_4 ),
        .O(p_13_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_13_in_carry__0_i_3
       (.I0(\p_0_out_inferred__7/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__7/i__carry__3_n_7 ),
        .O(p_13_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_13_in_carry__0_i_4
       (.I0(\p_0_out_inferred__7/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__2_n_4 ),
        .O(p_13_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_13_in_carry__0_i_5
       (.I0(\p_0_out_inferred__7/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__7/i__carry__2_n_6 ),
        .O(p_13_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    p_13_in_carry__0_i_6
       (.I0(\p_0_out_inferred__7/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__1_n_4 ),
        .O(p_13_in_carry__0_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_13_in_carry__1
       (.CI(p_13_in_carry__0_n_0),
        .CO({p_13_in_carry__1_n_0,p_13_in_carry__1_n_1,p_13_in_carry__1_n_2,p_13_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_13_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__7/i__carry__3_n_2 ,\p_0_out_inferred__7/i__carry__3_n_2 ,\p_0_out_inferred__7/i__carry__3_n_2 ,\p_0_out_inferred__7/i__carry__3_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_13_in_carry__2
       (.CI(p_13_in_carry__1_n_0),
        .CO({NLW_p_13_in_carry__2_CO_UNCONNECTED[3],p_13_in,p_13_in_carry__2_n_2,p_13_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_13_in_carry__2_i_1_n_0,1'b0,1'b0}),
        .O(NLW_p_13_in_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,\p_0_out_inferred__7/i__carry__3_n_2 ,\p_0_out_inferred__7/i__carry__3_n_2 ,\p_0_out_inferred__7/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_13_in_carry__2_i_1
       (.I0(\p_0_out_inferred__7/i__carry__3_n_2 ),
        .O(p_13_in_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_13_in_carry_i_1
       (.I0(\p_0_out_inferred__1/i__carry_n_7 ),
        .I1(\p_0_out_inferred__7/i__carry_n_6 ),
        .O(p_13_in_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_13_in_carry_i_2
       (.I0(\p_0_out_inferred__7/i__carry__1_n_6 ),
        .O(p_13_in_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_13_in_carry_i_3
       (.I0(\p_0_out_inferred__7/i__carry__0_n_6 ),
        .O(p_13_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_13_in_carry_i_4
       (.I0(\p_0_out_inferred__7/i__carry__1_n_6 ),
        .I1(\p_0_out_inferred__7/i__carry__1_n_7 ),
        .O(p_13_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_13_in_carry_i_5
       (.I0(\p_0_out_inferred__7/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__0_n_4 ),
        .O(p_13_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_13_in_carry_i_6
       (.I0(\p_0_out_inferred__7/i__carry__0_n_6 ),
        .I1(\p_0_out_inferred__7/i__carry__0_n_7 ),
        .O(p_13_in_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_13_in_carry_i_7
       (.I0(\p_0_out_inferred__7/i__carry_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry_n_4 ),
        .O(p_13_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_14_in_carry
       (.CI(1'b0),
        .CO({p_14_in_carry_n_0,p_14_in_carry_n_1,p_14_in_carry_n_2,p_14_in_carry_n_3}),
        .CYINIT(1'b1),
        .DI({p_14_in_carry_i_1_n_0,p_14_in_carry_i_2_n_0,p_14_in_carry_i_3_n_0,\p_0_out_inferred__7/i__carry_n_6 }),
        .O(NLW_p_14_in_carry_O_UNCONNECTED[3:0]),
        .S({p_14_in_carry_i_4_n_0,p_14_in_carry_i_5_n_0,p_14_in_carry_i_6_n_0,p_14_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_14_in_carry__0
       (.CI(p_14_in_carry_n_0),
        .CO({p_14_in_carry__0_n_0,p_14_in_carry__0_n_1,p_14_in_carry__0_n_2,p_14_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_14_in_carry__0_i_1_n_0,p_14_in_carry__0_i_2_n_0,p_14_in_carry__0_i_3_n_0,p_14_in_carry__0_i_4_n_0}),
        .O(NLW_p_14_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_14_in_carry__0_i_5_n_0,p_14_in_carry__0_i_6_n_0,p_14_in_carry__0_i_7_n_0,p_14_in_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_14_in_carry__0_i_1
       (.I0(\p_0_out_inferred__7/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__2_n_4 ),
        .O(p_14_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_14_in_carry__0_i_2
       (.I0(\p_0_out_inferred__7/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__7/i__carry__2_n_6 ),
        .O(p_14_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_14_in_carry__0_i_3
       (.I0(\p_0_out_inferred__7/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__1_n_4 ),
        .O(p_14_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_14_in_carry__0_i_4
       (.I0(\p_0_out_inferred__7/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__7/i__carry__1_n_6 ),
        .O(p_14_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_14_in_carry__0_i_5
       (.I0(\p_0_out_inferred__7/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__2_n_4 ),
        .O(p_14_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_14_in_carry__0_i_6
       (.I0(\p_0_out_inferred__7/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__7/i__carry__2_n_6 ),
        .O(p_14_in_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_14_in_carry__0_i_7
       (.I0(\p_0_out_inferred__7/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__1_n_4 ),
        .O(p_14_in_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_14_in_carry__0_i_8
       (.I0(\p_0_out_inferred__7/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__7/i__carry__1_n_6 ),
        .O(p_14_in_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_14_in_carry__1
       (.CI(p_14_in_carry__0_n_0),
        .CO({p_14_in_carry__1_n_0,p_14_in_carry__1_n_1,p_14_in_carry__1_n_2,p_14_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_14_in_carry__1_i_1_n_0,p_14_in_carry__1_i_2_n_0,p_14_in_carry__1_i_3_n_0,p_14_in_carry__1_i_4_n_0}),
        .O(NLW_p_14_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__7/i__carry__3_n_2 ,\p_0_out_inferred__7/i__carry__3_n_2 ,\p_0_out_inferred__7/i__carry__3_n_2 ,p_14_in_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_14_in_carry__1_i_1
       (.I0(\p_0_out_inferred__7/i__carry__3_n_2 ),
        .O(p_14_in_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_14_in_carry__1_i_2
       (.I0(\p_0_out_inferred__7/i__carry__3_n_2 ),
        .O(p_14_in_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_14_in_carry__1_i_3
       (.I0(\p_0_out_inferred__7/i__carry__3_n_2 ),
        .O(p_14_in_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    p_14_in_carry__1_i_4
       (.I0(\p_0_out_inferred__7/i__carry__3_n_7 ),
        .I1(\p_0_out_inferred__7/i__carry__3_n_2 ),
        .O(p_14_in_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_14_in_carry__1_i_5
       (.I0(\p_0_out_inferred__7/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__7/i__carry__3_n_7 ),
        .O(p_14_in_carry__1_i_5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_14_in_carry__2
       (.CI(p_14_in_carry__1_n_0),
        .CO({p_14_in,p_14_in_carry__2_n_1,p_14_in_carry__2_n_2,p_14_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_14_in_carry__2_i_1_n_0,p_14_in_carry__2_i_2_n_0,p_14_in_carry__2_i_3_n_0}),
        .O(NLW_p_14_in_carry__2_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__7/i__carry__3_n_2 ,\p_0_out_inferred__7/i__carry__3_n_2 ,\p_0_out_inferred__7/i__carry__3_n_2 ,\p_0_out_inferred__7/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_14_in_carry__2_i_1
       (.I0(\p_0_out_inferred__7/i__carry__3_n_2 ),
        .O(p_14_in_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_14_in_carry__2_i_2
       (.I0(\p_0_out_inferred__7/i__carry__3_n_2 ),
        .O(p_14_in_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_14_in_carry__2_i_3
       (.I0(\p_0_out_inferred__7/i__carry__3_n_2 ),
        .O(p_14_in_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_14_in_carry_i_1
       (.I0(\p_0_out_inferred__7/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__0_n_4 ),
        .O(p_14_in_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_14_in_carry_i_2
       (.I0(\p_0_out_inferred__7/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__7/i__carry__0_n_6 ),
        .O(p_14_in_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_14_in_carry_i_3
       (.I0(\p_0_out_inferred__7/i__carry_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry_n_4 ),
        .O(p_14_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_14_in_carry_i_4
       (.I0(\p_0_out_inferred__7/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry__0_n_4 ),
        .O(p_14_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_14_in_carry_i_5
       (.I0(\p_0_out_inferred__7/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__7/i__carry__0_n_6 ),
        .O(p_14_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_14_in_carry_i_6
       (.I0(\p_0_out_inferred__7/i__carry_n_5 ),
        .I1(\p_0_out_inferred__7/i__carry_n_4 ),
        .O(p_14_in_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_14_in_carry_i_7
       (.I0(\p_0_out_inferred__1/i__carry_n_7 ),
        .I1(\p_0_out_inferred__7/i__carry_n_6 ),
        .O(p_14_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_16_in_carry
       (.CI(1'b0),
        .CO({p_16_in_carry_n_0,p_16_in_carry_n_1,p_16_in_carry_n_2,p_16_in_carry_n_3}),
        .CYINIT(p_16_in_carry_i_1_n_0),
        .DI({p_16_in_carry_i_2_n_0,1'b0,p_16_in_carry_i_3_n_0,1'b0}),
        .O(NLW_p_16_in_carry_O_UNCONNECTED[3:0]),
        .S({p_16_in_carry_i_4_n_0,p_16_in_carry_i_5_n_0,p_16_in_carry_i_6_n_0,p_16_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_16_in_carry__0
       (.CI(p_16_in_carry_n_0),
        .CO({p_16_in_carry__0_n_0,p_16_in_carry__0_n_1,p_16_in_carry__0_n_2,p_16_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_16_in_carry__0_i_1_n_0,1'b0,p_16_in_carry__0_i_2_n_0}),
        .O(NLW_p_16_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_16_in_carry__0_i_3_n_0,p_16_in_carry__0_i_4_n_0,p_16_in_carry__0_i_5_n_0,p_16_in_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    p_16_in_carry__0_i_1
       (.I0(\p_0_out_inferred__5/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__2_n_4 ),
        .O(p_16_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    p_16_in_carry__0_i_2
       (.I0(\p_0_out_inferred__5/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__1_n_4 ),
        .O(p_16_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_16_in_carry__0_i_3
       (.I0(\p_0_out_inferred__5/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__5/i__carry__3_n_7 ),
        .O(p_16_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_16_in_carry__0_i_4
       (.I0(\p_0_out_inferred__5/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__2_n_4 ),
        .O(p_16_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_16_in_carry__0_i_5
       (.I0(\p_0_out_inferred__5/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__5/i__carry__2_n_6 ),
        .O(p_16_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    p_16_in_carry__0_i_6
       (.I0(\p_0_out_inferred__5/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__1_n_4 ),
        .O(p_16_in_carry__0_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_16_in_carry__1
       (.CI(p_16_in_carry__0_n_0),
        .CO({p_16_in_carry__1_n_0,p_16_in_carry__1_n_1,p_16_in_carry__1_n_2,p_16_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_16_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__5/i__carry__3_n_2 ,\p_0_out_inferred__5/i__carry__3_n_2 ,\p_0_out_inferred__5/i__carry__3_n_2 ,\p_0_out_inferred__5/i__carry__3_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_16_in_carry__2
       (.CI(p_16_in_carry__1_n_0),
        .CO({NLW_p_16_in_carry__2_CO_UNCONNECTED[3],p_16_in,p_16_in_carry__2_n_2,p_16_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_16_in_carry__2_i_1_n_0,1'b0,1'b0}),
        .O(NLW_p_16_in_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,\p_0_out_inferred__5/i__carry__3_n_2 ,\p_0_out_inferred__5/i__carry__3_n_2 ,\p_0_out_inferred__5/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_16_in_carry__2_i_1
       (.I0(\p_0_out_inferred__5/i__carry__3_n_2 ),
        .O(p_16_in_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    p_16_in_carry_i_1
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__5/i__carry_n_6 ),
        .O(p_16_in_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_16_in_carry_i_2
       (.I0(\p_0_out_inferred__5/i__carry__1_n_6 ),
        .O(p_16_in_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_16_in_carry_i_3
       (.I0(\p_0_out_inferred__5/i__carry__0_n_6 ),
        .O(p_16_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_16_in_carry_i_4
       (.I0(\p_0_out_inferred__5/i__carry__1_n_6 ),
        .I1(\p_0_out_inferred__5/i__carry__1_n_7 ),
        .O(p_16_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_16_in_carry_i_5
       (.I0(\p_0_out_inferred__5/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__0_n_4 ),
        .O(p_16_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_16_in_carry_i_6
       (.I0(\p_0_out_inferred__5/i__carry__0_n_6 ),
        .I1(\p_0_out_inferred__5/i__carry__0_n_7 ),
        .O(p_16_in_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_16_in_carry_i_7
       (.I0(\p_0_out_inferred__5/i__carry_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry_n_4 ),
        .O(p_16_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_17_in_carry
       (.CI(1'b0),
        .CO({p_17_in_carry_n_0,p_17_in_carry_n_1,p_17_in_carry_n_2,p_17_in_carry_n_3}),
        .CYINIT(1'b1),
        .DI({p_17_in_carry_i_1_n_0,p_17_in_carry_i_2_n_0,p_17_in_carry_i_3_n_0,\p_0_out_inferred__5/i__carry_n_6 }),
        .O(NLW_p_17_in_carry_O_UNCONNECTED[3:0]),
        .S({p_17_in_carry_i_4_n_0,p_17_in_carry_i_5_n_0,p_17_in_carry_i_6_n_0,p_17_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_17_in_carry__0
       (.CI(p_17_in_carry_n_0),
        .CO({p_17_in_carry__0_n_0,p_17_in_carry__0_n_1,p_17_in_carry__0_n_2,p_17_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_17_in_carry__0_i_1_n_0,p_17_in_carry__0_i_2_n_0,p_17_in_carry__0_i_3_n_0,p_17_in_carry__0_i_4_n_0}),
        .O(NLW_p_17_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_17_in_carry__0_i_5_n_0,p_17_in_carry__0_i_6_n_0,p_17_in_carry__0_i_7_n_0,p_17_in_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_17_in_carry__0_i_1
       (.I0(\p_0_out_inferred__5/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__2_n_4 ),
        .O(p_17_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_17_in_carry__0_i_2
       (.I0(\p_0_out_inferred__5/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__5/i__carry__2_n_6 ),
        .O(p_17_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_17_in_carry__0_i_3
       (.I0(\p_0_out_inferred__5/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__1_n_4 ),
        .O(p_17_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_17_in_carry__0_i_4
       (.I0(\p_0_out_inferred__5/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__5/i__carry__1_n_6 ),
        .O(p_17_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_17_in_carry__0_i_5
       (.I0(\p_0_out_inferred__5/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__2_n_4 ),
        .O(p_17_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_17_in_carry__0_i_6
       (.I0(\p_0_out_inferred__5/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__5/i__carry__2_n_6 ),
        .O(p_17_in_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_17_in_carry__0_i_7
       (.I0(\p_0_out_inferred__5/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__1_n_4 ),
        .O(p_17_in_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_17_in_carry__0_i_8
       (.I0(\p_0_out_inferred__5/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__5/i__carry__1_n_6 ),
        .O(p_17_in_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_17_in_carry__1
       (.CI(p_17_in_carry__0_n_0),
        .CO({p_17_in_carry__1_n_0,p_17_in_carry__1_n_1,p_17_in_carry__1_n_2,p_17_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_17_in_carry__1_i_1_n_0,p_17_in_carry__1_i_2_n_0,p_17_in_carry__1_i_3_n_0,p_17_in_carry__1_i_4_n_0}),
        .O(NLW_p_17_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__5/i__carry__3_n_2 ,\p_0_out_inferred__5/i__carry__3_n_2 ,\p_0_out_inferred__5/i__carry__3_n_2 ,p_17_in_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_17_in_carry__1_i_1
       (.I0(\p_0_out_inferred__5/i__carry__3_n_2 ),
        .O(p_17_in_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_17_in_carry__1_i_2
       (.I0(\p_0_out_inferred__5/i__carry__3_n_2 ),
        .O(p_17_in_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_17_in_carry__1_i_3
       (.I0(\p_0_out_inferred__5/i__carry__3_n_2 ),
        .O(p_17_in_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    p_17_in_carry__1_i_4
       (.I0(\p_0_out_inferred__5/i__carry__3_n_7 ),
        .I1(\p_0_out_inferred__5/i__carry__3_n_2 ),
        .O(p_17_in_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_17_in_carry__1_i_5
       (.I0(\p_0_out_inferred__5/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__5/i__carry__3_n_7 ),
        .O(p_17_in_carry__1_i_5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_17_in_carry__2
       (.CI(p_17_in_carry__1_n_0),
        .CO({p_17_in,p_17_in_carry__2_n_1,p_17_in_carry__2_n_2,p_17_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_17_in_carry__2_i_1_n_0,p_17_in_carry__2_i_2_n_0,p_17_in_carry__2_i_3_n_0}),
        .O(NLW_p_17_in_carry__2_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__5/i__carry__3_n_2 ,\p_0_out_inferred__5/i__carry__3_n_2 ,\p_0_out_inferred__5/i__carry__3_n_2 ,\p_0_out_inferred__5/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_17_in_carry__2_i_1
       (.I0(\p_0_out_inferred__5/i__carry__3_n_2 ),
        .O(p_17_in_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_17_in_carry__2_i_2
       (.I0(\p_0_out_inferred__5/i__carry__3_n_2 ),
        .O(p_17_in_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_17_in_carry__2_i_3
       (.I0(\p_0_out_inferred__5/i__carry__3_n_2 ),
        .O(p_17_in_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_17_in_carry_i_1
       (.I0(\p_0_out_inferred__5/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__0_n_4 ),
        .O(p_17_in_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_17_in_carry_i_2
       (.I0(\p_0_out_inferred__5/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__5/i__carry__0_n_6 ),
        .O(p_17_in_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_17_in_carry_i_3
       (.I0(\p_0_out_inferred__5/i__carry_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry_n_4 ),
        .O(p_17_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_17_in_carry_i_4
       (.I0(\p_0_out_inferred__5/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry__0_n_4 ),
        .O(p_17_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_17_in_carry_i_5
       (.I0(\p_0_out_inferred__5/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__5/i__carry__0_n_6 ),
        .O(p_17_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_17_in_carry_i_6
       (.I0(\p_0_out_inferred__5/i__carry_n_5 ),
        .I1(\p_0_out_inferred__5/i__carry_n_4 ),
        .O(p_17_in_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    p_17_in_carry_i_7
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__5/i__carry_n_6 ),
        .O(p_17_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_19_in_carry
       (.CI(1'b0),
        .CO({p_19_in_carry_n_0,p_19_in_carry_n_1,p_19_in_carry_n_2,p_19_in_carry_n_3}),
        .CYINIT(p_19_in_carry_i_1_n_0),
        .DI({p_19_in_carry_i_2_n_0,1'b0,p_19_in_carry_i_3_n_0,1'b0}),
        .O(NLW_p_19_in_carry_O_UNCONNECTED[3:0]),
        .S({p_19_in_carry_i_4_n_0,p_19_in_carry_i_5_n_0,p_19_in_carry_i_6_n_0,p_19_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_19_in_carry__0
       (.CI(p_19_in_carry_n_0),
        .CO({p_19_in_carry__0_n_0,p_19_in_carry__0_n_1,p_19_in_carry__0_n_2,p_19_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_19_in_carry__0_i_1_n_0,1'b0,p_19_in_carry__0_i_2_n_0}),
        .O(NLW_p_19_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_19_in_carry__0_i_3_n_0,p_19_in_carry__0_i_4_n_0,p_19_in_carry__0_i_5_n_0,p_19_in_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    p_19_in_carry__0_i_1
       (.I0(\p_0_out_inferred__3/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__2_n_4 ),
        .O(p_19_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    p_19_in_carry__0_i_2
       (.I0(\p_0_out_inferred__3/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__1_n_4 ),
        .O(p_19_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_19_in_carry__0_i_3
       (.I0(\p_0_out_inferred__3/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__3/i__carry__3_n_7 ),
        .O(p_19_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_19_in_carry__0_i_4
       (.I0(\p_0_out_inferred__3/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__2_n_4 ),
        .O(p_19_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_19_in_carry__0_i_5
       (.I0(\p_0_out_inferred__3/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__3/i__carry__2_n_6 ),
        .O(p_19_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    p_19_in_carry__0_i_6
       (.I0(\p_0_out_inferred__3/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__1_n_4 ),
        .O(p_19_in_carry__0_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_19_in_carry__1
       (.CI(p_19_in_carry__0_n_0),
        .CO({p_19_in_carry__1_n_0,p_19_in_carry__1_n_1,p_19_in_carry__1_n_2,p_19_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_19_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__3/i__carry__3_n_2 ,\p_0_out_inferred__3/i__carry__3_n_2 ,\p_0_out_inferred__3/i__carry__3_n_2 ,\p_0_out_inferred__3/i__carry__3_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_19_in_carry__2
       (.CI(p_19_in_carry__1_n_0),
        .CO({NLW_p_19_in_carry__2_CO_UNCONNECTED[3],p_19_in,p_19_in_carry__2_n_2,p_19_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_19_in_carry__2_i_1_n_0,1'b0,1'b0}),
        .O(NLW_p_19_in_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,\p_0_out_inferred__3/i__carry__3_n_2 ,\p_0_out_inferred__3/i__carry__3_n_2 ,\p_0_out_inferred__3/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_19_in_carry__2_i_1
       (.I0(\p_0_out_inferred__3/i__carry__3_n_2 ),
        .O(p_19_in_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    p_19_in_carry_i_1
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__3/i__carry_n_6 ),
        .O(p_19_in_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_19_in_carry_i_2
       (.I0(\p_0_out_inferred__3/i__carry__1_n_6 ),
        .O(p_19_in_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_19_in_carry_i_3
       (.I0(\p_0_out_inferred__3/i__carry__0_n_6 ),
        .O(p_19_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_19_in_carry_i_4
       (.I0(\p_0_out_inferred__3/i__carry__1_n_6 ),
        .I1(\p_0_out_inferred__3/i__carry__1_n_7 ),
        .O(p_19_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_19_in_carry_i_5
       (.I0(\p_0_out_inferred__3/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__0_n_4 ),
        .O(p_19_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_19_in_carry_i_6
       (.I0(\p_0_out_inferred__3/i__carry__0_n_6 ),
        .I1(\p_0_out_inferred__3/i__carry__0_n_7 ),
        .O(p_19_in_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_19_in_carry_i_7
       (.I0(\p_0_out_inferred__3/i__carry_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry_n_4 ),
        .O(p_19_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_1_in_carry
       (.CI(1'b0),
        .CO({p_1_in_carry_n_0,p_1_in_carry_n_1,p_1_in_carry_n_2,p_1_in_carry_n_3}),
        .CYINIT(p_1_in_carry_i_1_n_0),
        .DI({p_1_in_carry_i_2_n_0,1'b0,p_1_in_carry_i_3_n_0,1'b0}),
        .O(NLW_p_1_in_carry_O_UNCONNECTED[3:0]),
        .S({p_1_in_carry_i_4_n_0,p_1_in_carry_i_5_n_0,p_1_in_carry_i_6_n_0,p_1_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_1_in_carry__0
       (.CI(p_1_in_carry_n_0),
        .CO({p_1_in_carry__0_n_0,p_1_in_carry__0_n_1,p_1_in_carry__0_n_2,p_1_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in_carry__0_i_1_n_0,1'b0,p_1_in_carry__0_i_2_n_0}),
        .O(NLW_p_1_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_1_in_carry__0_i_3_n_0,p_1_in_carry__0_i_4_n_0,p_1_in_carry__0_i_5_n_0,p_1_in_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    p_1_in_carry__0_i_1
       (.I0(\p_0_out_inferred__15/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__2_n_4 ),
        .O(p_1_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    p_1_in_carry__0_i_2
       (.I0(\p_0_out_inferred__15/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__1_n_4 ),
        .O(p_1_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_1_in_carry__0_i_3
       (.I0(\p_0_out_inferred__15/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__15/i__carry__3_n_7 ),
        .O(p_1_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_1_in_carry__0_i_4
       (.I0(\p_0_out_inferred__15/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__2_n_4 ),
        .O(p_1_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_1_in_carry__0_i_5
       (.I0(\p_0_out_inferred__15/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__15/i__carry__2_n_6 ),
        .O(p_1_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    p_1_in_carry__0_i_6
       (.I0(\p_0_out_inferred__15/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__1_n_4 ),
        .O(p_1_in_carry__0_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_1_in_carry__1
       (.CI(p_1_in_carry__0_n_0),
        .CO({p_1_in_carry__1_n_0,p_1_in_carry__1_n_1,p_1_in_carry__1_n_2,p_1_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_1_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__15/i__carry__3_n_2 ,\p_0_out_inferred__15/i__carry__3_n_2 ,\p_0_out_inferred__15/i__carry__3_n_2 ,\p_0_out_inferred__15/i__carry__3_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_1_in_carry__2
       (.CI(p_1_in_carry__1_n_0),
        .CO({NLW_p_1_in_carry__2_CO_UNCONNECTED[3],p_1_in,p_1_in_carry__2_n_2,p_1_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in_carry__2_i_1_n_0,1'b0,1'b0}),
        .O(NLW_p_1_in_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,\p_0_out_inferred__15/i__carry__3_n_2 ,\p_0_out_inferred__15/i__carry__3_n_2 ,\p_0_out_inferred__15/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_1_in_carry__2_i_1
       (.I0(\p_0_out_inferred__15/i__carry__3_n_2 ),
        .O(p_1_in_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    p_1_in_carry_i_1
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__15/i__carry_n_6 ),
        .O(p_1_in_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_1_in_carry_i_2
       (.I0(\p_0_out_inferred__15/i__carry__1_n_6 ),
        .O(p_1_in_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_1_in_carry_i_3
       (.I0(\p_0_out_inferred__15/i__carry__0_n_6 ),
        .O(p_1_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_1_in_carry_i_4
       (.I0(\p_0_out_inferred__15/i__carry__1_n_6 ),
        .I1(\p_0_out_inferred__15/i__carry__1_n_7 ),
        .O(p_1_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_1_in_carry_i_5
       (.I0(\p_0_out_inferred__15/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__0_n_4 ),
        .O(p_1_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_1_in_carry_i_6
       (.I0(\p_0_out_inferred__15/i__carry__0_n_6 ),
        .I1(\p_0_out_inferred__15/i__carry__0_n_7 ),
        .O(p_1_in_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_1_in_carry_i_7
       (.I0(\p_0_out_inferred__15/i__carry_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry_n_4 ),
        .O(p_1_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_20_in_carry
       (.CI(1'b0),
        .CO({p_20_in_carry_n_0,p_20_in_carry_n_1,p_20_in_carry_n_2,p_20_in_carry_n_3}),
        .CYINIT(1'b1),
        .DI({p_20_in_carry_i_1_n_0,p_20_in_carry_i_2_n_0,p_20_in_carry_i_3_n_0,\p_0_out_inferred__3/i__carry_n_6 }),
        .O(NLW_p_20_in_carry_O_UNCONNECTED[3:0]),
        .S({p_20_in_carry_i_4_n_0,p_20_in_carry_i_5_n_0,p_20_in_carry_i_6_n_0,p_20_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_20_in_carry__0
       (.CI(p_20_in_carry_n_0),
        .CO({p_20_in_carry__0_n_0,p_20_in_carry__0_n_1,p_20_in_carry__0_n_2,p_20_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_20_in_carry__0_i_1_n_0,p_20_in_carry__0_i_2_n_0,p_20_in_carry__0_i_3_n_0,p_20_in_carry__0_i_4_n_0}),
        .O(NLW_p_20_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_20_in_carry__0_i_5_n_0,p_20_in_carry__0_i_6_n_0,p_20_in_carry__0_i_7_n_0,p_20_in_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_20_in_carry__0_i_1
       (.I0(\p_0_out_inferred__3/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__2_n_4 ),
        .O(p_20_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_20_in_carry__0_i_2
       (.I0(\p_0_out_inferred__3/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__3/i__carry__2_n_6 ),
        .O(p_20_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_20_in_carry__0_i_3
       (.I0(\p_0_out_inferred__3/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__1_n_4 ),
        .O(p_20_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_20_in_carry__0_i_4
       (.I0(\p_0_out_inferred__3/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__3/i__carry__1_n_6 ),
        .O(p_20_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_20_in_carry__0_i_5
       (.I0(\p_0_out_inferred__3/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__2_n_4 ),
        .O(p_20_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_20_in_carry__0_i_6
       (.I0(\p_0_out_inferred__3/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__3/i__carry__2_n_6 ),
        .O(p_20_in_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_20_in_carry__0_i_7
       (.I0(\p_0_out_inferred__3/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__1_n_4 ),
        .O(p_20_in_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_20_in_carry__0_i_8
       (.I0(\p_0_out_inferred__3/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__3/i__carry__1_n_6 ),
        .O(p_20_in_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_20_in_carry__1
       (.CI(p_20_in_carry__0_n_0),
        .CO({p_20_in_carry__1_n_0,p_20_in_carry__1_n_1,p_20_in_carry__1_n_2,p_20_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_20_in_carry__1_i_1_n_0,p_20_in_carry__1_i_2_n_0,p_20_in_carry__1_i_3_n_0,p_20_in_carry__1_i_4_n_0}),
        .O(NLW_p_20_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__3/i__carry__3_n_2 ,\p_0_out_inferred__3/i__carry__3_n_2 ,\p_0_out_inferred__3/i__carry__3_n_2 ,p_20_in_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_20_in_carry__1_i_1
       (.I0(\p_0_out_inferred__3/i__carry__3_n_2 ),
        .O(p_20_in_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_20_in_carry__1_i_2
       (.I0(\p_0_out_inferred__3/i__carry__3_n_2 ),
        .O(p_20_in_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_20_in_carry__1_i_3
       (.I0(\p_0_out_inferred__3/i__carry__3_n_2 ),
        .O(p_20_in_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    p_20_in_carry__1_i_4
       (.I0(\p_0_out_inferred__3/i__carry__3_n_7 ),
        .I1(\p_0_out_inferred__3/i__carry__3_n_2 ),
        .O(p_20_in_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_20_in_carry__1_i_5
       (.I0(\p_0_out_inferred__3/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__3/i__carry__3_n_7 ),
        .O(p_20_in_carry__1_i_5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_20_in_carry__2
       (.CI(p_20_in_carry__1_n_0),
        .CO({p_20_in,p_20_in_carry__2_n_1,p_20_in_carry__2_n_2,p_20_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_20_in_carry__2_i_1_n_0,p_20_in_carry__2_i_2_n_0,p_20_in_carry__2_i_3_n_0}),
        .O(NLW_p_20_in_carry__2_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__3/i__carry__3_n_2 ,\p_0_out_inferred__3/i__carry__3_n_2 ,\p_0_out_inferred__3/i__carry__3_n_2 ,\p_0_out_inferred__3/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_20_in_carry__2_i_1
       (.I0(\p_0_out_inferred__3/i__carry__3_n_2 ),
        .O(p_20_in_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_20_in_carry__2_i_2
       (.I0(\p_0_out_inferred__3/i__carry__3_n_2 ),
        .O(p_20_in_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_20_in_carry__2_i_3
       (.I0(\p_0_out_inferred__3/i__carry__3_n_2 ),
        .O(p_20_in_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_20_in_carry_i_1
       (.I0(\p_0_out_inferred__3/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__0_n_4 ),
        .O(p_20_in_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_20_in_carry_i_2
       (.I0(\p_0_out_inferred__3/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__3/i__carry__0_n_6 ),
        .O(p_20_in_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_20_in_carry_i_3
       (.I0(\p_0_out_inferred__3/i__carry_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry_n_4 ),
        .O(p_20_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_20_in_carry_i_4
       (.I0(\p_0_out_inferred__3/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry__0_n_4 ),
        .O(p_20_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_20_in_carry_i_5
       (.I0(\p_0_out_inferred__3/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__3/i__carry__0_n_6 ),
        .O(p_20_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_20_in_carry_i_6
       (.I0(\p_0_out_inferred__3/i__carry_n_5 ),
        .I1(\p_0_out_inferred__3/i__carry_n_4 ),
        .O(p_20_in_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    p_20_in_carry_i_7
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__3/i__carry_n_6 ),
        .O(p_20_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_22_in_carry
       (.CI(1'b0),
        .CO({p_22_in_carry_n_0,p_22_in_carry_n_1,p_22_in_carry_n_2,p_22_in_carry_n_3}),
        .CYINIT(p_22_in_carry_i_1_n_0),
        .DI({p_22_in_carry_i_2_n_0,1'b0,p_22_in_carry_i_3_n_0,1'b0}),
        .O(NLW_p_22_in_carry_O_UNCONNECTED[3:0]),
        .S({p_22_in_carry_i_4_n_0,p_22_in_carry_i_5_n_0,p_22_in_carry_i_6_n_0,p_22_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_22_in_carry__0
       (.CI(p_22_in_carry_n_0),
        .CO({p_22_in,p_22_in_carry__0_n_1,p_22_in_carry__0_n_2,p_22_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_22_in_carry__0_i_1_n_0,p_22_in_carry__0_i_2_n_0,1'b0,p_22_in_carry__0_i_3_n_0}),
        .O(NLW_p_22_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_22_in_carry__0_i_4_n_3,p_22_in_carry__0_i_5_n_0,p_22_in_carry__0_i_6_n_0,p_22_in_carry__0_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_22_in_carry__0_i_1
       (.I0(p_22_in_carry__0_i_4_n_3),
        .O(p_22_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_22_in_carry__0_i_2
       (.I0(\p_0_out_inferred__1/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__2_n_4 ),
        .O(p_22_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    p_22_in_carry__0_i_3
       (.I0(\p_0_out_inferred__1/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__1_n_4 ),
        .O(p_22_in_carry__0_i_3_n_0));
  CARRY4 p_22_in_carry__0_i_4
       (.CI(\p_0_out_inferred__1/i__carry__2_n_0 ),
        .CO({NLW_p_22_in_carry__0_i_4_CO_UNCONNECTED[3:1],p_22_in_carry__0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_22_in_carry__0_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    p_22_in_carry__0_i_5
       (.I0(\p_0_out_inferred__1/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__2_n_4 ),
        .O(p_22_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_22_in_carry__0_i_6
       (.I0(\p_0_out_inferred__1/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__1/i__carry__2_n_6 ),
        .O(p_22_in_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    p_22_in_carry__0_i_7
       (.I0(\p_0_out_inferred__1/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__1_n_4 ),
        .O(p_22_in_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    p_22_in_carry_i_1
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__1/i__carry_n_6 ),
        .O(p_22_in_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_22_in_carry_i_2
       (.I0(\p_0_out_inferred__1/i__carry__1_n_6 ),
        .O(p_22_in_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_22_in_carry_i_3
       (.I0(\p_0_out_inferred__1/i__carry__0_n_6 ),
        .O(p_22_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_22_in_carry_i_4
       (.I0(\p_0_out_inferred__1/i__carry__1_n_6 ),
        .I1(\p_0_out_inferred__1/i__carry__1_n_7 ),
        .O(p_22_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_22_in_carry_i_5
       (.I0(\p_0_out_inferred__1/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__0_n_4 ),
        .O(p_22_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_22_in_carry_i_6
       (.I0(\p_0_out_inferred__1/i__carry__0_n_6 ),
        .I1(\p_0_out_inferred__1/i__carry__0_n_7 ),
        .O(p_22_in_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_22_in_carry_i_7
       (.I0(\p_0_out_inferred__1/i__carry_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry_n_4 ),
        .O(p_22_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_23_in_carry
       (.CI(1'b0),
        .CO({p_23_in_carry_n_0,p_23_in_carry_n_1,p_23_in_carry_n_2,p_23_in_carry_n_3}),
        .CYINIT(1'b1),
        .DI({p_23_in_carry_i_1_n_0,p_23_in_carry_i_2_n_0,p_23_in_carry_i_3_n_0,\p_0_out_inferred__1/i__carry_n_6 }),
        .O(NLW_p_23_in_carry_O_UNCONNECTED[3:0]),
        .S({p_23_in_carry_i_4_n_0,p_23_in_carry_i_5_n_0,p_23_in_carry_i_6_n_0,p_23_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_23_in_carry__0
       (.CI(p_23_in_carry_n_0),
        .CO({p_23_in_carry__0_n_0,p_23_in_carry__0_n_1,p_23_in_carry__0_n_2,p_23_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_23_in_carry__0_i_1_n_0,p_23_in_carry__0_i_2_n_0,p_23_in_carry__0_i_3_n_0,p_23_in_carry__0_i_4_n_0}),
        .O(NLW_p_23_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_23_in_carry__0_i_5_n_0,p_23_in_carry__0_i_6_n_0,p_23_in_carry__0_i_7_n_0,p_23_in_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_23_in_carry__0_i_1
       (.I0(\p_0_out_inferred__1/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__2_n_4 ),
        .O(p_23_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_23_in_carry__0_i_2
       (.I0(\p_0_out_inferred__1/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__1/i__carry__2_n_6 ),
        .O(p_23_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_23_in_carry__0_i_3
       (.I0(\p_0_out_inferred__1/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__1_n_4 ),
        .O(p_23_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_23_in_carry__0_i_4
       (.I0(\p_0_out_inferred__1/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__1/i__carry__1_n_6 ),
        .O(p_23_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_23_in_carry__0_i_5
       (.I0(\p_0_out_inferred__1/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__2_n_4 ),
        .O(p_23_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_23_in_carry__0_i_6
       (.I0(\p_0_out_inferred__1/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__1/i__carry__2_n_6 ),
        .O(p_23_in_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_23_in_carry__0_i_7
       (.I0(\p_0_out_inferred__1/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__1_n_4 ),
        .O(p_23_in_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_23_in_carry__0_i_8
       (.I0(\p_0_out_inferred__1/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__1/i__carry__1_n_6 ),
        .O(p_23_in_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_23_in_carry__1
       (.CI(p_23_in_carry__0_n_0),
        .CO({NLW_p_23_in_carry__1_CO_UNCONNECTED[3:1],p_23_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_23_in_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,p_22_in_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    p_23_in_carry_i_1
       (.I0(\p_0_out_inferred__1/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__0_n_4 ),
        .O(p_23_in_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_23_in_carry_i_2
       (.I0(\p_0_out_inferred__1/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__1/i__carry__0_n_6 ),
        .O(p_23_in_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_23_in_carry_i_3
       (.I0(\p_0_out_inferred__1/i__carry_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry_n_4 ),
        .O(p_23_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_23_in_carry_i_4
       (.I0(\p_0_out_inferred__1/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry__0_n_4 ),
        .O(p_23_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_23_in_carry_i_5
       (.I0(\p_0_out_inferred__1/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__1/i__carry__0_n_6 ),
        .O(p_23_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_23_in_carry_i_6
       (.I0(\p_0_out_inferred__1/i__carry_n_5 ),
        .I1(\p_0_out_inferred__1/i__carry_n_4 ),
        .O(p_23_in_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    p_23_in_carry_i_7
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__1/i__carry_n_6 ),
        .O(p_23_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_2_in_carry
       (.CI(1'b0),
        .CO({p_2_in_carry_n_0,p_2_in_carry_n_1,p_2_in_carry_n_2,p_2_in_carry_n_3}),
        .CYINIT(1'b1),
        .DI({p_2_in_carry_i_1_n_0,p_2_in_carry_i_2_n_0,p_2_in_carry_i_3_n_0,\p_0_out_inferred__15/i__carry_n_6 }),
        .O(NLW_p_2_in_carry_O_UNCONNECTED[3:0]),
        .S({p_2_in_carry_i_4_n_0,p_2_in_carry_i_5_n_0,p_2_in_carry_i_6_n_0,p_2_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_2_in_carry__0
       (.CI(p_2_in_carry_n_0),
        .CO({p_2_in_carry__0_n_0,p_2_in_carry__0_n_1,p_2_in_carry__0_n_2,p_2_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_2_in_carry__0_i_1_n_0,p_2_in_carry__0_i_2_n_0,p_2_in_carry__0_i_3_n_0,p_2_in_carry__0_i_4_n_0}),
        .O(NLW_p_2_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_2_in_carry__0_i_5_n_0,p_2_in_carry__0_i_6_n_0,p_2_in_carry__0_i_7_n_0,p_2_in_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_2_in_carry__0_i_1
       (.I0(\p_0_out_inferred__15/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__2_n_4 ),
        .O(p_2_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_2_in_carry__0_i_2
       (.I0(\p_0_out_inferred__15/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__15/i__carry__2_n_6 ),
        .O(p_2_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_2_in_carry__0_i_3
       (.I0(\p_0_out_inferred__15/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__1_n_4 ),
        .O(p_2_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_2_in_carry__0_i_4
       (.I0(\p_0_out_inferred__15/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__15/i__carry__1_n_6 ),
        .O(p_2_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_2_in_carry__0_i_5
       (.I0(\p_0_out_inferred__15/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__2_n_4 ),
        .O(p_2_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_2_in_carry__0_i_6
       (.I0(\p_0_out_inferred__15/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__15/i__carry__2_n_6 ),
        .O(p_2_in_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_2_in_carry__0_i_7
       (.I0(\p_0_out_inferred__15/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__1_n_4 ),
        .O(p_2_in_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_2_in_carry__0_i_8
       (.I0(\p_0_out_inferred__15/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__15/i__carry__1_n_6 ),
        .O(p_2_in_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_2_in_carry__1
       (.CI(p_2_in_carry__0_n_0),
        .CO({p_2_in_carry__1_n_0,p_2_in_carry__1_n_1,p_2_in_carry__1_n_2,p_2_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_2_in_carry__1_i_1_n_0,p_2_in_carry__1_i_2_n_0,p_2_in_carry__1_i_3_n_0,p_2_in_carry__1_i_4_n_0}),
        .O(NLW_p_2_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__15/i__carry__3_n_2 ,\p_0_out_inferred__15/i__carry__3_n_2 ,\p_0_out_inferred__15/i__carry__3_n_2 ,p_2_in_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_2_in_carry__1_i_1
       (.I0(\p_0_out_inferred__15/i__carry__3_n_2 ),
        .O(p_2_in_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_2_in_carry__1_i_2
       (.I0(\p_0_out_inferred__15/i__carry__3_n_2 ),
        .O(p_2_in_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_2_in_carry__1_i_3
       (.I0(\p_0_out_inferred__15/i__carry__3_n_2 ),
        .O(p_2_in_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    p_2_in_carry__1_i_4
       (.I0(\p_0_out_inferred__15/i__carry__3_n_7 ),
        .I1(\p_0_out_inferred__15/i__carry__3_n_2 ),
        .O(p_2_in_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_2_in_carry__1_i_5
       (.I0(\p_0_out_inferred__15/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__15/i__carry__3_n_7 ),
        .O(p_2_in_carry__1_i_5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_2_in_carry__2
       (.CI(p_2_in_carry__1_n_0),
        .CO({p_2_in,p_2_in_carry__2_n_1,p_2_in_carry__2_n_2,p_2_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_2_in_carry__2_i_1_n_0,p_2_in_carry__2_i_2_n_0,p_2_in_carry__2_i_3_n_0}),
        .O(NLW_p_2_in_carry__2_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__15/i__carry__3_n_2 ,\p_0_out_inferred__15/i__carry__3_n_2 ,\p_0_out_inferred__15/i__carry__3_n_2 ,\p_0_out_inferred__15/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_2_in_carry__2_i_1
       (.I0(\p_0_out_inferred__15/i__carry__3_n_2 ),
        .O(p_2_in_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_2_in_carry__2_i_2
       (.I0(\p_0_out_inferred__15/i__carry__3_n_2 ),
        .O(p_2_in_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_2_in_carry__2_i_3
       (.I0(\p_0_out_inferred__15/i__carry__3_n_2 ),
        .O(p_2_in_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_2_in_carry_i_1
       (.I0(\p_0_out_inferred__15/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__0_n_4 ),
        .O(p_2_in_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_2_in_carry_i_2
       (.I0(\p_0_out_inferred__15/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__15/i__carry__0_n_6 ),
        .O(p_2_in_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_2_in_carry_i_3
       (.I0(\p_0_out_inferred__15/i__carry_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry_n_4 ),
        .O(p_2_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_2_in_carry_i_4
       (.I0(\p_0_out_inferred__15/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry__0_n_4 ),
        .O(p_2_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_2_in_carry_i_5
       (.I0(\p_0_out_inferred__15/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__15/i__carry__0_n_6 ),
        .O(p_2_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_2_in_carry_i_6
       (.I0(\p_0_out_inferred__15/i__carry_n_5 ),
        .I1(\p_0_out_inferred__15/i__carry_n_4 ),
        .O(p_2_in_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    p_2_in_carry_i_7
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__15/i__carry_n_6 ),
        .O(p_2_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_4_in_carry
       (.CI(1'b0),
        .CO({p_4_in_carry_n_0,p_4_in_carry_n_1,p_4_in_carry_n_2,p_4_in_carry_n_3}),
        .CYINIT(p_4_in_carry_i_1_n_0),
        .DI({p_4_in_carry_i_2_n_0,1'b0,p_4_in_carry_i_3_n_0,1'b0}),
        .O(NLW_p_4_in_carry_O_UNCONNECTED[3:0]),
        .S({p_4_in_carry_i_4_n_0,p_4_in_carry_i_5_n_0,p_4_in_carry_i_6_n_0,p_4_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_4_in_carry__0
       (.CI(p_4_in_carry_n_0),
        .CO({p_4_in_carry__0_n_0,p_4_in_carry__0_n_1,p_4_in_carry__0_n_2,p_4_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_4_in_carry__0_i_1_n_0,1'b0,p_4_in_carry__0_i_2_n_0}),
        .O(NLW_p_4_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_4_in_carry__0_i_3_n_0,p_4_in_carry__0_i_4_n_0,p_4_in_carry__0_i_5_n_0,p_4_in_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    p_4_in_carry__0_i_1
       (.I0(\p_0_out_inferred__13/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__2_n_4 ),
        .O(p_4_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    p_4_in_carry__0_i_2
       (.I0(\p_0_out_inferred__13/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__1_n_4 ),
        .O(p_4_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_4_in_carry__0_i_3
       (.I0(\p_0_out_inferred__13/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__13/i__carry__3_n_7 ),
        .O(p_4_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_4_in_carry__0_i_4
       (.I0(\p_0_out_inferred__13/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__2_n_4 ),
        .O(p_4_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_4_in_carry__0_i_5
       (.I0(\p_0_out_inferred__13/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__13/i__carry__2_n_6 ),
        .O(p_4_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    p_4_in_carry__0_i_6
       (.I0(\p_0_out_inferred__13/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__1_n_4 ),
        .O(p_4_in_carry__0_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_4_in_carry__1
       (.CI(p_4_in_carry__0_n_0),
        .CO({p_4_in_carry__1_n_0,p_4_in_carry__1_n_1,p_4_in_carry__1_n_2,p_4_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_4_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__13/i__carry__3_n_2 ,\p_0_out_inferred__13/i__carry__3_n_2 ,\p_0_out_inferred__13/i__carry__3_n_2 ,\p_0_out_inferred__13/i__carry__3_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_4_in_carry__2
       (.CI(p_4_in_carry__1_n_0),
        .CO({NLW_p_4_in_carry__2_CO_UNCONNECTED[3],p_4_in,p_4_in_carry__2_n_2,p_4_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_4_in_carry__2_i_1_n_0,1'b0,1'b0}),
        .O(NLW_p_4_in_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,\p_0_out_inferred__13/i__carry__3_n_2 ,\p_0_out_inferred__13/i__carry__3_n_2 ,\p_0_out_inferred__13/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_4_in_carry__2_i_1
       (.I0(\p_0_out_inferred__13/i__carry__3_n_2 ),
        .O(p_4_in_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    p_4_in_carry_i_1
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__13/i__carry_n_6 ),
        .O(p_4_in_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_4_in_carry_i_2
       (.I0(\p_0_out_inferred__13/i__carry__1_n_6 ),
        .O(p_4_in_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_4_in_carry_i_3
       (.I0(\p_0_out_inferred__13/i__carry__0_n_6 ),
        .O(p_4_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_4_in_carry_i_4
       (.I0(\p_0_out_inferred__13/i__carry__1_n_6 ),
        .I1(\p_0_out_inferred__13/i__carry__1_n_7 ),
        .O(p_4_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_4_in_carry_i_5
       (.I0(\p_0_out_inferred__13/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__0_n_4 ),
        .O(p_4_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_4_in_carry_i_6
       (.I0(\p_0_out_inferred__13/i__carry__0_n_6 ),
        .I1(\p_0_out_inferred__13/i__carry__0_n_7 ),
        .O(p_4_in_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_4_in_carry_i_7
       (.I0(\p_0_out_inferred__13/i__carry_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry_n_4 ),
        .O(p_4_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_5_in_carry
       (.CI(1'b0),
        .CO({p_5_in_carry_n_0,p_5_in_carry_n_1,p_5_in_carry_n_2,p_5_in_carry_n_3}),
        .CYINIT(1'b1),
        .DI({p_5_in_carry_i_1_n_0,p_5_in_carry_i_2_n_0,p_5_in_carry_i_3_n_0,\p_0_out_inferred__13/i__carry_n_6 }),
        .O(NLW_p_5_in_carry_O_UNCONNECTED[3:0]),
        .S({p_5_in_carry_i_4_n_0,p_5_in_carry_i_5_n_0,p_5_in_carry_i_6_n_0,p_5_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_5_in_carry__0
       (.CI(p_5_in_carry_n_0),
        .CO({p_5_in_carry__0_n_0,p_5_in_carry__0_n_1,p_5_in_carry__0_n_2,p_5_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_5_in_carry__0_i_1_n_0,p_5_in_carry__0_i_2_n_0,p_5_in_carry__0_i_3_n_0,p_5_in_carry__0_i_4_n_0}),
        .O(NLW_p_5_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_5_in_carry__0_i_5_n_0,p_5_in_carry__0_i_6_n_0,p_5_in_carry__0_i_7_n_0,p_5_in_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_5_in_carry__0_i_1
       (.I0(\p_0_out_inferred__13/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__2_n_4 ),
        .O(p_5_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_5_in_carry__0_i_2
       (.I0(\p_0_out_inferred__13/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__13/i__carry__2_n_6 ),
        .O(p_5_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_5_in_carry__0_i_3
       (.I0(\p_0_out_inferred__13/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__1_n_4 ),
        .O(p_5_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_5_in_carry__0_i_4
       (.I0(\p_0_out_inferred__13/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__13/i__carry__1_n_6 ),
        .O(p_5_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_5_in_carry__0_i_5
       (.I0(\p_0_out_inferred__13/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__2_n_4 ),
        .O(p_5_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_5_in_carry__0_i_6
       (.I0(\p_0_out_inferred__13/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__13/i__carry__2_n_6 ),
        .O(p_5_in_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_5_in_carry__0_i_7
       (.I0(\p_0_out_inferred__13/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__1_n_4 ),
        .O(p_5_in_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_5_in_carry__0_i_8
       (.I0(\p_0_out_inferred__13/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__13/i__carry__1_n_6 ),
        .O(p_5_in_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_5_in_carry__1
       (.CI(p_5_in_carry__0_n_0),
        .CO({p_5_in_carry__1_n_0,p_5_in_carry__1_n_1,p_5_in_carry__1_n_2,p_5_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_5_in_carry__1_i_1_n_0,p_5_in_carry__1_i_2_n_0,p_5_in_carry__1_i_3_n_0,p_5_in_carry__1_i_4_n_0}),
        .O(NLW_p_5_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__13/i__carry__3_n_2 ,\p_0_out_inferred__13/i__carry__3_n_2 ,\p_0_out_inferred__13/i__carry__3_n_2 ,p_5_in_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_5_in_carry__1_i_1
       (.I0(\p_0_out_inferred__13/i__carry__3_n_2 ),
        .O(p_5_in_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_5_in_carry__1_i_2
       (.I0(\p_0_out_inferred__13/i__carry__3_n_2 ),
        .O(p_5_in_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_5_in_carry__1_i_3
       (.I0(\p_0_out_inferred__13/i__carry__3_n_2 ),
        .O(p_5_in_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    p_5_in_carry__1_i_4
       (.I0(\p_0_out_inferred__13/i__carry__3_n_7 ),
        .I1(\p_0_out_inferred__13/i__carry__3_n_2 ),
        .O(p_5_in_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_5_in_carry__1_i_5
       (.I0(\p_0_out_inferred__13/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__13/i__carry__3_n_7 ),
        .O(p_5_in_carry__1_i_5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_5_in_carry__2
       (.CI(p_5_in_carry__1_n_0),
        .CO({p_5_in,p_5_in_carry__2_n_1,p_5_in_carry__2_n_2,p_5_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_5_in_carry__2_i_1_n_0,p_5_in_carry__2_i_2_n_0,p_5_in_carry__2_i_3_n_0}),
        .O(NLW_p_5_in_carry__2_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__13/i__carry__3_n_2 ,\p_0_out_inferred__13/i__carry__3_n_2 ,\p_0_out_inferred__13/i__carry__3_n_2 ,\p_0_out_inferred__13/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_5_in_carry__2_i_1
       (.I0(\p_0_out_inferred__13/i__carry__3_n_2 ),
        .O(p_5_in_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_5_in_carry__2_i_2
       (.I0(\p_0_out_inferred__13/i__carry__3_n_2 ),
        .O(p_5_in_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_5_in_carry__2_i_3
       (.I0(\p_0_out_inferred__13/i__carry__3_n_2 ),
        .O(p_5_in_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_5_in_carry_i_1
       (.I0(\p_0_out_inferred__13/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__0_n_4 ),
        .O(p_5_in_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_5_in_carry_i_2
       (.I0(\p_0_out_inferred__13/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__13/i__carry__0_n_6 ),
        .O(p_5_in_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_5_in_carry_i_3
       (.I0(\p_0_out_inferred__13/i__carry_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry_n_4 ),
        .O(p_5_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_5_in_carry_i_4
       (.I0(\p_0_out_inferred__13/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry__0_n_4 ),
        .O(p_5_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_5_in_carry_i_5
       (.I0(\p_0_out_inferred__13/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__13/i__carry__0_n_6 ),
        .O(p_5_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_5_in_carry_i_6
       (.I0(\p_0_out_inferred__13/i__carry_n_5 ),
        .I1(\p_0_out_inferred__13/i__carry_n_4 ),
        .O(p_5_in_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    p_5_in_carry_i_7
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__13/i__carry_n_6 ),
        .O(p_5_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_7_in_carry
       (.CI(1'b0),
        .CO({p_7_in_carry_n_0,p_7_in_carry_n_1,p_7_in_carry_n_2,p_7_in_carry_n_3}),
        .CYINIT(p_7_in_carry_i_1_n_0),
        .DI({p_7_in_carry_i_2_n_0,1'b0,p_7_in_carry_i_3_n_0,1'b0}),
        .O(NLW_p_7_in_carry_O_UNCONNECTED[3:0]),
        .S({p_7_in_carry_i_4_n_0,p_7_in_carry_i_5_n_0,p_7_in_carry_i_6_n_0,p_7_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_7_in_carry__0
       (.CI(p_7_in_carry_n_0),
        .CO({p_7_in_carry__0_n_0,p_7_in_carry__0_n_1,p_7_in_carry__0_n_2,p_7_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_7_in_carry__0_i_1_n_0,1'b0,p_7_in_carry__0_i_2_n_0}),
        .O(NLW_p_7_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_7_in_carry__0_i_3_n_0,p_7_in_carry__0_i_4_n_0,p_7_in_carry__0_i_5_n_0,p_7_in_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    p_7_in_carry__0_i_1
       (.I0(\p_0_out_inferred__11/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__2_n_4 ),
        .O(p_7_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    p_7_in_carry__0_i_2
       (.I0(\p_0_out_inferred__11/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__1_n_4 ),
        .O(p_7_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_7_in_carry__0_i_3
       (.I0(\p_0_out_inferred__11/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__11/i__carry__3_n_7 ),
        .O(p_7_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_7_in_carry__0_i_4
       (.I0(\p_0_out_inferred__11/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__2_n_4 ),
        .O(p_7_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_7_in_carry__0_i_5
       (.I0(\p_0_out_inferred__11/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__11/i__carry__2_n_6 ),
        .O(p_7_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    p_7_in_carry__0_i_6
       (.I0(\p_0_out_inferred__11/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__1_n_4 ),
        .O(p_7_in_carry__0_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_7_in_carry__1
       (.CI(p_7_in_carry__0_n_0),
        .CO({p_7_in_carry__1_n_0,p_7_in_carry__1_n_1,p_7_in_carry__1_n_2,p_7_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_7_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__11/i__carry__3_n_2 ,\p_0_out_inferred__11/i__carry__3_n_2 ,\p_0_out_inferred__11/i__carry__3_n_2 ,\p_0_out_inferred__11/i__carry__3_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_7_in_carry__2
       (.CI(p_7_in_carry__1_n_0),
        .CO({NLW_p_7_in_carry__2_CO_UNCONNECTED[3],p_7_in,p_7_in_carry__2_n_2,p_7_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_7_in_carry__2_i_1_n_0,1'b0,1'b0}),
        .O(NLW_p_7_in_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,\p_0_out_inferred__11/i__carry__3_n_2 ,\p_0_out_inferred__11/i__carry__3_n_2 ,\p_0_out_inferred__11/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_7_in_carry__2_i_1
       (.I0(\p_0_out_inferred__11/i__carry__3_n_2 ),
        .O(p_7_in_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    p_7_in_carry_i_1
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__11/i__carry_n_6 ),
        .O(p_7_in_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_7_in_carry_i_2
       (.I0(\p_0_out_inferred__11/i__carry__1_n_6 ),
        .O(p_7_in_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_7_in_carry_i_3
       (.I0(\p_0_out_inferred__11/i__carry__0_n_6 ),
        .O(p_7_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_7_in_carry_i_4
       (.I0(\p_0_out_inferred__11/i__carry__1_n_6 ),
        .I1(\p_0_out_inferred__11/i__carry__1_n_7 ),
        .O(p_7_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_7_in_carry_i_5
       (.I0(\p_0_out_inferred__11/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__0_n_4 ),
        .O(p_7_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_7_in_carry_i_6
       (.I0(\p_0_out_inferred__11/i__carry__0_n_6 ),
        .I1(\p_0_out_inferred__11/i__carry__0_n_7 ),
        .O(p_7_in_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_7_in_carry_i_7
       (.I0(\p_0_out_inferred__11/i__carry_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry_n_4 ),
        .O(p_7_in_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_8_in_carry
       (.CI(1'b0),
        .CO({p_8_in_carry_n_0,p_8_in_carry_n_1,p_8_in_carry_n_2,p_8_in_carry_n_3}),
        .CYINIT(1'b1),
        .DI({p_8_in_carry_i_1_n_0,p_8_in_carry_i_2_n_0,p_8_in_carry_i_3_n_0,\p_0_out_inferred__11/i__carry_n_6 }),
        .O(NLW_p_8_in_carry_O_UNCONNECTED[3:0]),
        .S({p_8_in_carry_i_4_n_0,p_8_in_carry_i_5_n_0,p_8_in_carry_i_6_n_0,p_8_in_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_8_in_carry__0
       (.CI(p_8_in_carry_n_0),
        .CO({p_8_in_carry__0_n_0,p_8_in_carry__0_n_1,p_8_in_carry__0_n_2,p_8_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_8_in_carry__0_i_1_n_0,p_8_in_carry__0_i_2_n_0,p_8_in_carry__0_i_3_n_0,p_8_in_carry__0_i_4_n_0}),
        .O(NLW_p_8_in_carry__0_O_UNCONNECTED[3:0]),
        .S({p_8_in_carry__0_i_5_n_0,p_8_in_carry__0_i_6_n_0,p_8_in_carry__0_i_7_n_0,p_8_in_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_8_in_carry__0_i_1
       (.I0(\p_0_out_inferred__11/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__2_n_4 ),
        .O(p_8_in_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_8_in_carry__0_i_2
       (.I0(\p_0_out_inferred__11/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__11/i__carry__2_n_6 ),
        .O(p_8_in_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_8_in_carry__0_i_3
       (.I0(\p_0_out_inferred__11/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__1_n_4 ),
        .O(p_8_in_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_8_in_carry__0_i_4
       (.I0(\p_0_out_inferred__11/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__11/i__carry__1_n_6 ),
        .O(p_8_in_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_8_in_carry__0_i_5
       (.I0(\p_0_out_inferred__11/i__carry__2_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__2_n_4 ),
        .O(p_8_in_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_8_in_carry__0_i_6
       (.I0(\p_0_out_inferred__11/i__carry__2_n_7 ),
        .I1(\p_0_out_inferred__11/i__carry__2_n_6 ),
        .O(p_8_in_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_8_in_carry__0_i_7
       (.I0(\p_0_out_inferred__11/i__carry__1_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__1_n_4 ),
        .O(p_8_in_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_8_in_carry__0_i_8
       (.I0(\p_0_out_inferred__11/i__carry__1_n_7 ),
        .I1(\p_0_out_inferred__11/i__carry__1_n_6 ),
        .O(p_8_in_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_8_in_carry__1
       (.CI(p_8_in_carry__0_n_0),
        .CO({p_8_in_carry__1_n_0,p_8_in_carry__1_n_1,p_8_in_carry__1_n_2,p_8_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_8_in_carry__1_i_1_n_0,p_8_in_carry__1_i_2_n_0,p_8_in_carry__1_i_3_n_0,p_8_in_carry__1_i_4_n_0}),
        .O(NLW_p_8_in_carry__1_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__11/i__carry__3_n_2 ,\p_0_out_inferred__11/i__carry__3_n_2 ,\p_0_out_inferred__11/i__carry__3_n_2 ,p_8_in_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_8_in_carry__1_i_1
       (.I0(\p_0_out_inferred__11/i__carry__3_n_2 ),
        .O(p_8_in_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_8_in_carry__1_i_2
       (.I0(\p_0_out_inferred__11/i__carry__3_n_2 ),
        .O(p_8_in_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_8_in_carry__1_i_3
       (.I0(\p_0_out_inferred__11/i__carry__3_n_2 ),
        .O(p_8_in_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    p_8_in_carry__1_i_4
       (.I0(\p_0_out_inferred__11/i__carry__3_n_7 ),
        .I1(\p_0_out_inferred__11/i__carry__3_n_2 ),
        .O(p_8_in_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_8_in_carry__1_i_5
       (.I0(\p_0_out_inferred__11/i__carry__3_n_2 ),
        .I1(\p_0_out_inferred__11/i__carry__3_n_7 ),
        .O(p_8_in_carry__1_i_5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_8_in_carry__2
       (.CI(p_8_in_carry__1_n_0),
        .CO({p_8_in,p_8_in_carry__2_n_1,p_8_in_carry__2_n_2,p_8_in_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_8_in_carry__2_i_1_n_0,p_8_in_carry__2_i_2_n_0,p_8_in_carry__2_i_3_n_0}),
        .O(NLW_p_8_in_carry__2_O_UNCONNECTED[3:0]),
        .S({\p_0_out_inferred__11/i__carry__3_n_2 ,\p_0_out_inferred__11/i__carry__3_n_2 ,\p_0_out_inferred__11/i__carry__3_n_2 ,\p_0_out_inferred__11/i__carry__3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    p_8_in_carry__2_i_1
       (.I0(\p_0_out_inferred__11/i__carry__3_n_2 ),
        .O(p_8_in_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_8_in_carry__2_i_2
       (.I0(\p_0_out_inferred__11/i__carry__3_n_2 ),
        .O(p_8_in_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_8_in_carry__2_i_3
       (.I0(\p_0_out_inferred__11/i__carry__3_n_2 ),
        .O(p_8_in_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_8_in_carry_i_1
       (.I0(\p_0_out_inferred__11/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__0_n_4 ),
        .O(p_8_in_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_8_in_carry_i_2
       (.I0(\p_0_out_inferred__11/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__11/i__carry__0_n_6 ),
        .O(p_8_in_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    p_8_in_carry_i_3
       (.I0(\p_0_out_inferred__11/i__carry_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry_n_4 ),
        .O(p_8_in_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_8_in_carry_i_4
       (.I0(\p_0_out_inferred__11/i__carry__0_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry__0_n_4 ),
        .O(p_8_in_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_8_in_carry_i_5
       (.I0(\p_0_out_inferred__11/i__carry__0_n_7 ),
        .I1(\p_0_out_inferred__11/i__carry__0_n_6 ),
        .O(p_8_in_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_8_in_carry_i_6
       (.I0(\p_0_out_inferred__11/i__carry_n_5 ),
        .I1(\p_0_out_inferred__11/i__carry_n_4 ),
        .O(p_8_in_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    p_8_in_carry_i_7
       (.I0(count[0]),
        .I1(countMulti_reg__0[0]),
        .I2(\p_0_out_inferred__11/i__carry_n_6 ),
        .O(p_8_in_carry_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product1_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .OVERFLOW(NLW_product1_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product1_reg_P_UNCONNECTED[47:36],product1_reg_n_70,product1_reg_n_71,product1_reg_n_72,product1_reg_n_73,product1_reg_n_74,product1_reg_n_75,product1_reg_n_76,product1_reg_n_77,product1_reg_n_78,product1_reg_n_79,product1_reg_n_80,product1_reg_n_81,product1_reg_n_82,product1_reg_n_83,product1_reg_n_84,product1_reg_n_85,product1_reg_n_86,product1_reg_n_87,product1_reg_n_88,product1_reg_n_89,product1_reg_n_90,product1_reg_n_91,product1_reg_n_92,product1_reg_n_93,product1_reg_n_94,product1_reg_n_95,product1_reg_n_96,product1_reg_n_97,product1_reg_n_98,product1_reg_n_99,product1_reg_n_100,product1_reg_n_101,product1_reg_n_102,product1_reg_n_103,product1_reg_n_104,product1_reg_n_105}),
        .PATTERNBDETECT(NLW_product1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({product1_stage5_reg_n_106,product1_stage5_reg_n_107,product1_stage5_reg_n_108,product1_stage5_reg_n_109,product1_stage5_reg_n_110,product1_stage5_reg_n_111,product1_stage5_reg_n_112,product1_stage5_reg_n_113,product1_stage5_reg_n_114,product1_stage5_reg_n_115,product1_stage5_reg_n_116,product1_stage5_reg_n_117,product1_stage5_reg_n_118,product1_stage5_reg_n_119,product1_stage5_reg_n_120,product1_stage5_reg_n_121,product1_stage5_reg_n_122,product1_stage5_reg_n_123,product1_stage5_reg_n_124,product1_stage5_reg_n_125,product1_stage5_reg_n_126,product1_stage5_reg_n_127,product1_stage5_reg_n_128,product1_stage5_reg_n_129,product1_stage5_reg_n_130,product1_stage5_reg_n_131,product1_stage5_reg_n_132,product1_stage5_reg_n_133,product1_stage5_reg_n_134,product1_stage5_reg_n_135,product1_stage5_reg_n_136,product1_stage5_reg_n_137,product1_stage5_reg_n_138,product1_stage5_reg_n_139,product1_stage5_reg_n_140,product1_stage5_reg_n_141,product1_stage5_reg_n_142,product1_stage5_reg_n_143,product1_stage5_reg_n_144,product1_stage5_reg_n_145,product1_stage5_reg_n_146,product1_stage5_reg_n_147,product1_stage5_reg_n_148,product1_stage5_reg_n_149,product1_stage5_reg_n_150,product1_stage5_reg_n_151,product1_stage5_reg_n_152,product1_stage5_reg_n_153}),
        .PCOUT(NLW_product1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(\count[15]_i_2_n_0 ),
        .UNDERFLOW(NLW_product1_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product1_stage1_reg
       (.A({\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 [11],\waveY_reg[1]_19 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product1_stage1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_stage1_reg_0[11],product_stage1_reg_0[11],product_stage1_reg_0[11],product_stage1_reg_0[11],product_stage1_reg_0[11],product_stage1_reg_0[11],product_stage1_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product1_stage1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product1_stage1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product1_stage1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product1_stage1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product1_stage1_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product1_stage1_reg_P_UNCONNECTED[47:36],product1_stage1_reg_n_70,product1_stage1_reg_n_71,product1_stage1_reg_n_72,product1_stage1_reg_n_73,product1_stage1_reg_n_74,product1_stage1_reg_n_75,product1_stage1_reg_n_76,product1_stage1_reg_n_77,product1_stage1_reg_n_78,product1_stage1_reg_n_79,product1_stage1_reg_n_80,product1_stage1_reg_n_81,product1_stage1_reg_n_82,product1_stage1_reg_n_83,product1_stage1_reg_n_84,product1_stage1_reg_n_85,product1_stage1_reg_n_86,product1_stage1_reg_n_87,product1_stage1_reg_n_88,product1_stage1_reg_n_89,product1_stage1_reg_n_90,product1_stage1_reg_n_91,product1_stage1_reg_n_92,product1_stage1_reg_n_93,product1_stage1_reg_n_94,product1_stage1_reg_n_95,product1_stage1_reg_n_96,product1_stage1_reg_n_97,product1_stage1_reg_n_98,product1_stage1_reg_n_99,product1_stage1_reg_n_100,product1_stage1_reg_n_101,product1_stage1_reg_n_102,product1_stage1_reg_n_103,product1_stage1_reg_n_104,product1_stage1_reg_n_105}),
        .PATTERNBDETECT(NLW_product1_stage1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product1_stage1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp00_reg_n_106,temp00_reg_n_107,temp00_reg_n_108,temp00_reg_n_109,temp00_reg_n_110,temp00_reg_n_111,temp00_reg_n_112,temp00_reg_n_113,temp00_reg_n_114,temp00_reg_n_115,temp00_reg_n_116,temp00_reg_n_117,temp00_reg_n_118,temp00_reg_n_119,temp00_reg_n_120,temp00_reg_n_121,temp00_reg_n_122,temp00_reg_n_123,temp00_reg_n_124,temp00_reg_n_125,temp00_reg_n_126,temp00_reg_n_127,temp00_reg_n_128,temp00_reg_n_129,temp00_reg_n_130,temp00_reg_n_131,temp00_reg_n_132,temp00_reg_n_133,temp00_reg_n_134,temp00_reg_n_135,temp00_reg_n_136,temp00_reg_n_137,temp00_reg_n_138,temp00_reg_n_139,temp00_reg_n_140,temp00_reg_n_141,temp00_reg_n_142,temp00_reg_n_143,temp00_reg_n_144,temp00_reg_n_145,temp00_reg_n_146,temp00_reg_n_147,temp00_reg_n_148,temp00_reg_n_149,temp00_reg_n_150,temp00_reg_n_151,temp00_reg_n_152,temp00_reg_n_153}),
        .PCOUT(NLW_product1_stage1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product1_stage1_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product1_stage2_reg
       (.A({\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 [11],\waveY_reg[3]_15 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product1_stage2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_stage2_reg_0[11],product_stage2_reg_0[11],product_stage2_reg_0[11],product_stage2_reg_0[11],product_stage2_reg_0[11],product_stage2_reg_0[11],product_stage2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product1_stage2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product1_stage2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product1_stage2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product1_stage2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product1_stage2_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product1_stage2_reg_P_UNCONNECTED[47:36],product1_stage2_reg_n_70,product1_stage2_reg_n_71,product1_stage2_reg_n_72,product1_stage2_reg_n_73,product1_stage2_reg_n_74,product1_stage2_reg_n_75,product1_stage2_reg_n_76,product1_stage2_reg_n_77,product1_stage2_reg_n_78,product1_stage2_reg_n_79,product1_stage2_reg_n_80,product1_stage2_reg_n_81,product1_stage2_reg_n_82,product1_stage2_reg_n_83,product1_stage2_reg_n_84,product1_stage2_reg_n_85,product1_stage2_reg_n_86,product1_stage2_reg_n_87,product1_stage2_reg_n_88,product1_stage2_reg_n_89,product1_stage2_reg_n_90,product1_stage2_reg_n_91,product1_stage2_reg_n_92,product1_stage2_reg_n_93,product1_stage2_reg_n_94,product1_stage2_reg_n_95,product1_stage2_reg_n_96,product1_stage2_reg_n_97,product1_stage2_reg_n_98,product1_stage2_reg_n_99,product1_stage2_reg_n_100,product1_stage2_reg_n_101,product1_stage2_reg_n_102,product1_stage2_reg_n_103,product1_stage2_reg_n_104,product1_stage2_reg_n_105}),
        .PATTERNBDETECT(NLW_product1_stage2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product1_stage2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp02_reg_n_106,temp02_reg_n_107,temp02_reg_n_108,temp02_reg_n_109,temp02_reg_n_110,temp02_reg_n_111,temp02_reg_n_112,temp02_reg_n_113,temp02_reg_n_114,temp02_reg_n_115,temp02_reg_n_116,temp02_reg_n_117,temp02_reg_n_118,temp02_reg_n_119,temp02_reg_n_120,temp02_reg_n_121,temp02_reg_n_122,temp02_reg_n_123,temp02_reg_n_124,temp02_reg_n_125,temp02_reg_n_126,temp02_reg_n_127,temp02_reg_n_128,temp02_reg_n_129,temp02_reg_n_130,temp02_reg_n_131,temp02_reg_n_132,temp02_reg_n_133,temp02_reg_n_134,temp02_reg_n_135,temp02_reg_n_136,temp02_reg_n_137,temp02_reg_n_138,temp02_reg_n_139,temp02_reg_n_140,temp02_reg_n_141,temp02_reg_n_142,temp02_reg_n_143,temp02_reg_n_144,temp02_reg_n_145,temp02_reg_n_146,temp02_reg_n_147,temp02_reg_n_148,temp02_reg_n_149,temp02_reg_n_150,temp02_reg_n_151,temp02_reg_n_152,temp02_reg_n_153}),
        .PCOUT({product1_stage2_reg_n_106,product1_stage2_reg_n_107,product1_stage2_reg_n_108,product1_stage2_reg_n_109,product1_stage2_reg_n_110,product1_stage2_reg_n_111,product1_stage2_reg_n_112,product1_stage2_reg_n_113,product1_stage2_reg_n_114,product1_stage2_reg_n_115,product1_stage2_reg_n_116,product1_stage2_reg_n_117,product1_stage2_reg_n_118,product1_stage2_reg_n_119,product1_stage2_reg_n_120,product1_stage2_reg_n_121,product1_stage2_reg_n_122,product1_stage2_reg_n_123,product1_stage2_reg_n_124,product1_stage2_reg_n_125,product1_stage2_reg_n_126,product1_stage2_reg_n_127,product1_stage2_reg_n_128,product1_stage2_reg_n_129,product1_stage2_reg_n_130,product1_stage2_reg_n_131,product1_stage2_reg_n_132,product1_stage2_reg_n_133,product1_stage2_reg_n_134,product1_stage2_reg_n_135,product1_stage2_reg_n_136,product1_stage2_reg_n_137,product1_stage2_reg_n_138,product1_stage2_reg_n_139,product1_stage2_reg_n_140,product1_stage2_reg_n_141,product1_stage2_reg_n_142,product1_stage2_reg_n_143,product1_stage2_reg_n_144,product1_stage2_reg_n_145,product1_stage2_reg_n_146,product1_stage2_reg_n_147,product1_stage2_reg_n_148,product1_stage2_reg_n_149,product1_stage2_reg_n_150,product1_stage2_reg_n_151,product1_stage2_reg_n_152,product1_stage2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product1_stage2_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product1_stage3_reg
       (.A({\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 [11],\waveY_reg[5]_21 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product1_stage3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_stage3_reg_0[11],product_stage3_reg_0[11],product_stage3_reg_0[11],product_stage3_reg_0[11],product_stage3_reg_0[11],product_stage3_reg_0[11],product_stage3_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product1_stage3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product1_stage3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product1_stage3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product1_stage3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product1_stage3_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product1_stage3_reg_P_UNCONNECTED[47:36],product1_stage3_reg_n_70,product1_stage3_reg_n_71,product1_stage3_reg_n_72,product1_stage3_reg_n_73,product1_stage3_reg_n_74,product1_stage3_reg_n_75,product1_stage3_reg_n_76,product1_stage3_reg_n_77,product1_stage3_reg_n_78,product1_stage3_reg_n_79,product1_stage3_reg_n_80,product1_stage3_reg_n_81,product1_stage3_reg_n_82,product1_stage3_reg_n_83,product1_stage3_reg_n_84,product1_stage3_reg_n_85,product1_stage3_reg_n_86,product1_stage3_reg_n_87,product1_stage3_reg_n_88,product1_stage3_reg_n_89,product1_stage3_reg_n_90,product1_stage3_reg_n_91,product1_stage3_reg_n_92,product1_stage3_reg_n_93,product1_stage3_reg_n_94,product1_stage3_reg_n_95,product1_stage3_reg_n_96,product1_stage3_reg_n_97,product1_stage3_reg_n_98,product1_stage3_reg_n_99,product1_stage3_reg_n_100,product1_stage3_reg_n_101,product1_stage3_reg_n_102,product1_stage3_reg_n_103,product1_stage3_reg_n_104,product1_stage3_reg_n_105}),
        .PATTERNBDETECT(NLW_product1_stage3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product1_stage3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp04_reg_n_106,temp04_reg_n_107,temp04_reg_n_108,temp04_reg_n_109,temp04_reg_n_110,temp04_reg_n_111,temp04_reg_n_112,temp04_reg_n_113,temp04_reg_n_114,temp04_reg_n_115,temp04_reg_n_116,temp04_reg_n_117,temp04_reg_n_118,temp04_reg_n_119,temp04_reg_n_120,temp04_reg_n_121,temp04_reg_n_122,temp04_reg_n_123,temp04_reg_n_124,temp04_reg_n_125,temp04_reg_n_126,temp04_reg_n_127,temp04_reg_n_128,temp04_reg_n_129,temp04_reg_n_130,temp04_reg_n_131,temp04_reg_n_132,temp04_reg_n_133,temp04_reg_n_134,temp04_reg_n_135,temp04_reg_n_136,temp04_reg_n_137,temp04_reg_n_138,temp04_reg_n_139,temp04_reg_n_140,temp04_reg_n_141,temp04_reg_n_142,temp04_reg_n_143,temp04_reg_n_144,temp04_reg_n_145,temp04_reg_n_146,temp04_reg_n_147,temp04_reg_n_148,temp04_reg_n_149,temp04_reg_n_150,temp04_reg_n_151,temp04_reg_n_152,temp04_reg_n_153}),
        .PCOUT(NLW_product1_stage3_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product1_stage3_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product1_stage4_reg
       (.A({\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 [11],\waveY_reg[7]_17 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product1_stage4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_stage4_reg_0[11],product_stage4_reg_0[11],product_stage4_reg_0[11],product_stage4_reg_0[11],product_stage4_reg_0[11],product_stage4_reg_0[11],product_stage4_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product1_stage4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product1_stage4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product1_stage4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product1_stage4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product1_stage4_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_product1_stage4_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_product1_stage4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product1_stage4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp06_reg_n_106,temp06_reg_n_107,temp06_reg_n_108,temp06_reg_n_109,temp06_reg_n_110,temp06_reg_n_111,temp06_reg_n_112,temp06_reg_n_113,temp06_reg_n_114,temp06_reg_n_115,temp06_reg_n_116,temp06_reg_n_117,temp06_reg_n_118,temp06_reg_n_119,temp06_reg_n_120,temp06_reg_n_121,temp06_reg_n_122,temp06_reg_n_123,temp06_reg_n_124,temp06_reg_n_125,temp06_reg_n_126,temp06_reg_n_127,temp06_reg_n_128,temp06_reg_n_129,temp06_reg_n_130,temp06_reg_n_131,temp06_reg_n_132,temp06_reg_n_133,temp06_reg_n_134,temp06_reg_n_135,temp06_reg_n_136,temp06_reg_n_137,temp06_reg_n_138,temp06_reg_n_139,temp06_reg_n_140,temp06_reg_n_141,temp06_reg_n_142,temp06_reg_n_143,temp06_reg_n_144,temp06_reg_n_145,temp06_reg_n_146,temp06_reg_n_147,temp06_reg_n_148,temp06_reg_n_149,temp06_reg_n_150,temp06_reg_n_151,temp06_reg_n_152,temp06_reg_n_153}),
        .PCOUT({product1_stage4_reg_n_106,product1_stage4_reg_n_107,product1_stage4_reg_n_108,product1_stage4_reg_n_109,product1_stage4_reg_n_110,product1_stage4_reg_n_111,product1_stage4_reg_n_112,product1_stage4_reg_n_113,product1_stage4_reg_n_114,product1_stage4_reg_n_115,product1_stage4_reg_n_116,product1_stage4_reg_n_117,product1_stage4_reg_n_118,product1_stage4_reg_n_119,product1_stage4_reg_n_120,product1_stage4_reg_n_121,product1_stage4_reg_n_122,product1_stage4_reg_n_123,product1_stage4_reg_n_124,product1_stage4_reg_n_125,product1_stage4_reg_n_126,product1_stage4_reg_n_127,product1_stage4_reg_n_128,product1_stage4_reg_n_129,product1_stage4_reg_n_130,product1_stage4_reg_n_131,product1_stage4_reg_n_132,product1_stage4_reg_n_133,product1_stage4_reg_n_134,product1_stage4_reg_n_135,product1_stage4_reg_n_136,product1_stage4_reg_n_137,product1_stage4_reg_n_138,product1_stage4_reg_n_139,product1_stage4_reg_n_140,product1_stage4_reg_n_141,product1_stage4_reg_n_142,product1_stage4_reg_n_143,product1_stage4_reg_n_144,product1_stage4_reg_n_145,product1_stage4_reg_n_146,product1_stage4_reg_n_147,product1_stage4_reg_n_148,product1_stage4_reg_n_149,product1_stage4_reg_n_150,product1_stage4_reg_n_151,product1_stage4_reg_n_152,product1_stage4_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product1_stage4_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product1_stage50
       (.A({product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_70,product1_stage3_reg_n_71,product1_stage3_reg_n_72,product1_stage3_reg_n_73,product1_stage3_reg_n_74,product1_stage3_reg_n_75,product1_stage3_reg_n_76,product1_stage3_reg_n_77,product1_stage3_reg_n_78,product1_stage3_reg_n_79,product1_stage3_reg_n_80,product1_stage3_reg_n_81,product1_stage3_reg_n_82,product1_stage3_reg_n_83,product1_stage3_reg_n_84,product1_stage3_reg_n_85,product1_stage3_reg_n_86,product1_stage3_reg_n_87}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product1_stage50_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product1_stage3_reg_n_88,product1_stage3_reg_n_89,product1_stage3_reg_n_90,product1_stage3_reg_n_91,product1_stage3_reg_n_92,product1_stage3_reg_n_93,product1_stage3_reg_n_94,product1_stage3_reg_n_95,product1_stage3_reg_n_96,product1_stage3_reg_n_97,product1_stage3_reg_n_98,product1_stage3_reg_n_99,product1_stage3_reg_n_100,product1_stage3_reg_n_101,product1_stage3_reg_n_102,product1_stage3_reg_n_103,product1_stage3_reg_n_104,product1_stage3_reg_n_105}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product1_stage50_BCOUT_UNCONNECTED[17:0]),
        .C({product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_70,product1_stage1_reg_n_71,product1_stage1_reg_n_72,product1_stage1_reg_n_73,product1_stage1_reg_n_74,product1_stage1_reg_n_75,product1_stage1_reg_n_76,product1_stage1_reg_n_77,product1_stage1_reg_n_78,product1_stage1_reg_n_79,product1_stage1_reg_n_80,product1_stage1_reg_n_81,product1_stage1_reg_n_82,product1_stage1_reg_n_83,product1_stage1_reg_n_84,product1_stage1_reg_n_85,product1_stage1_reg_n_86,product1_stage1_reg_n_87,product1_stage1_reg_n_88,product1_stage1_reg_n_89,product1_stage1_reg_n_90,product1_stage1_reg_n_91,product1_stage1_reg_n_92,product1_stage1_reg_n_93,product1_stage1_reg_n_94,product1_stage1_reg_n_95,product1_stage1_reg_n_96,product1_stage1_reg_n_97,product1_stage1_reg_n_98,product1_stage1_reg_n_99,product1_stage1_reg_n_100,product1_stage1_reg_n_101,product1_stage1_reg_n_102,product1_stage1_reg_n_103,product1_stage1_reg_n_104,product1_stage1_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product1_stage50_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product1_stage50_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product1_stage50_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_product1_stage50_OVERFLOW_UNCONNECTED),
        .P({NLW_product1_stage50_P_UNCONNECTED[47:36],product1_stage50_n_70,product1_stage50_n_71,product1_stage50_n_72,product1_stage50_n_73,product1_stage50_n_74,product1_stage50_n_75,product1_stage50_n_76,product1_stage50_n_77,product1_stage50_n_78,product1_stage50_n_79,product1_stage50_n_80,product1_stage50_n_81,product1_stage50_n_82,product1_stage50_n_83,product1_stage50_n_84,product1_stage50_n_85,product1_stage50_n_86,product1_stage50_n_87,product1_stage50_n_88,product1_stage50_n_89,product1_stage50_n_90,product1_stage50_n_91,product1_stage50_n_92,product1_stage50_n_93,product1_stage50_n_94,product1_stage50_n_95,product1_stage50_n_96,product1_stage50_n_97,product1_stage50_n_98,product1_stage50_n_99,product1_stage50_n_100,product1_stage50_n_101,product1_stage50_n_102,product1_stage50_n_103,product1_stage50_n_104,product1_stage50_n_105}),
        .PATTERNBDETECT(NLW_product1_stage50_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product1_stage50_PATTERNDETECT_UNCONNECTED),
        .PCIN({product1_stage4_reg_n_106,product1_stage4_reg_n_107,product1_stage4_reg_n_108,product1_stage4_reg_n_109,product1_stage4_reg_n_110,product1_stage4_reg_n_111,product1_stage4_reg_n_112,product1_stage4_reg_n_113,product1_stage4_reg_n_114,product1_stage4_reg_n_115,product1_stage4_reg_n_116,product1_stage4_reg_n_117,product1_stage4_reg_n_118,product1_stage4_reg_n_119,product1_stage4_reg_n_120,product1_stage4_reg_n_121,product1_stage4_reg_n_122,product1_stage4_reg_n_123,product1_stage4_reg_n_124,product1_stage4_reg_n_125,product1_stage4_reg_n_126,product1_stage4_reg_n_127,product1_stage4_reg_n_128,product1_stage4_reg_n_129,product1_stage4_reg_n_130,product1_stage4_reg_n_131,product1_stage4_reg_n_132,product1_stage4_reg_n_133,product1_stage4_reg_n_134,product1_stage4_reg_n_135,product1_stage4_reg_n_136,product1_stage4_reg_n_137,product1_stage4_reg_n_138,product1_stage4_reg_n_139,product1_stage4_reg_n_140,product1_stage4_reg_n_141,product1_stage4_reg_n_142,product1_stage4_reg_n_143,product1_stage4_reg_n_144,product1_stage4_reg_n_145,product1_stage4_reg_n_146,product1_stage4_reg_n_147,product1_stage4_reg_n_148,product1_stage4_reg_n_149,product1_stage4_reg_n_150,product1_stage4_reg_n_151,product1_stage4_reg_n_152,product1_stage4_reg_n_153}),
        .PCOUT(NLW_product1_stage50_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product1_stage50_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product1_stage5_reg
       (.A({product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_70,product1_stage50_n_71,product1_stage50_n_72,product1_stage50_n_73,product1_stage50_n_74,product1_stage50_n_75,product1_stage50_n_76,product1_stage50_n_77,product1_stage50_n_78,product1_stage50_n_79,product1_stage50_n_80,product1_stage50_n_81,product1_stage50_n_82,product1_stage50_n_83,product1_stage50_n_84,product1_stage50_n_85,product1_stage50_n_86,product1_stage50_n_87}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product1_stage5_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product1_stage50_n_88,product1_stage50_n_89,product1_stage50_n_90,product1_stage50_n_91,product1_stage50_n_92,product1_stage50_n_93,product1_stage50_n_94,product1_stage50_n_95,product1_stage50_n_96,product1_stage50_n_97,product1_stage50_n_98,product1_stage50_n_99,product1_stage50_n_100,product1_stage50_n_101,product1_stage50_n_102,product1_stage50_n_103,product1_stage50_n_104,product1_stage50_n_105}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product1_stage5_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product1_stage5_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product1_stage5_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product1_stage5_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_product1_stage5_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product1_stage5_reg_P_UNCONNECTED[47:36],product1_stage5_reg_n_70,product1_stage5_reg_n_71,product1_stage5_reg_n_72,product1_stage5_reg_n_73,product1_stage5_reg_n_74,product1_stage5_reg_n_75,product1_stage5_reg_n_76,product1_stage5_reg_n_77,product1_stage5_reg_n_78,product1_stage5_reg_n_79,product1_stage5_reg_n_80,product1_stage5_reg_n_81,product1_stage5_reg_n_82,product1_stage5_reg_n_83,product1_stage5_reg_n_84,product1_stage5_reg_n_85,product1_stage5_reg_n_86,product1_stage5_reg_n_87,product1_stage5_reg_n_88,product1_stage5_reg_n_89,product1_stage5_reg_n_90,product1_stage5_reg_n_91,product1_stage5_reg_n_92,product1_stage5_reg_n_93,product1_stage5_reg_n_94,product1_stage5_reg_n_95,product1_stage5_reg_n_96,product1_stage5_reg_n_97,product1_stage5_reg_n_98,product1_stage5_reg_n_99,product1_stage5_reg_n_100,product1_stage5_reg_n_101,product1_stage5_reg_n_102,product1_stage5_reg_n_103,product1_stage5_reg_n_104,product1_stage5_reg_n_105}),
        .PATTERNBDETECT(NLW_product1_stage5_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product1_stage5_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({product1_stage2_reg_n_106,product1_stage2_reg_n_107,product1_stage2_reg_n_108,product1_stage2_reg_n_109,product1_stage2_reg_n_110,product1_stage2_reg_n_111,product1_stage2_reg_n_112,product1_stage2_reg_n_113,product1_stage2_reg_n_114,product1_stage2_reg_n_115,product1_stage2_reg_n_116,product1_stage2_reg_n_117,product1_stage2_reg_n_118,product1_stage2_reg_n_119,product1_stage2_reg_n_120,product1_stage2_reg_n_121,product1_stage2_reg_n_122,product1_stage2_reg_n_123,product1_stage2_reg_n_124,product1_stage2_reg_n_125,product1_stage2_reg_n_126,product1_stage2_reg_n_127,product1_stage2_reg_n_128,product1_stage2_reg_n_129,product1_stage2_reg_n_130,product1_stage2_reg_n_131,product1_stage2_reg_n_132,product1_stage2_reg_n_133,product1_stage2_reg_n_134,product1_stage2_reg_n_135,product1_stage2_reg_n_136,product1_stage2_reg_n_137,product1_stage2_reg_n_138,product1_stage2_reg_n_139,product1_stage2_reg_n_140,product1_stage2_reg_n_141,product1_stage2_reg_n_142,product1_stage2_reg_n_143,product1_stage2_reg_n_144,product1_stage2_reg_n_145,product1_stage2_reg_n_146,product1_stage2_reg_n_147,product1_stage2_reg_n_148,product1_stage2_reg_n_149,product1_stage2_reg_n_150,product1_stage2_reg_n_151,product1_stage2_reg_n_152,product1_stage2_reg_n_153}),
        .PCOUT({product1_stage5_reg_n_106,product1_stage5_reg_n_107,product1_stage5_reg_n_108,product1_stage5_reg_n_109,product1_stage5_reg_n_110,product1_stage5_reg_n_111,product1_stage5_reg_n_112,product1_stage5_reg_n_113,product1_stage5_reg_n_114,product1_stage5_reg_n_115,product1_stage5_reg_n_116,product1_stage5_reg_n_117,product1_stage5_reg_n_118,product1_stage5_reg_n_119,product1_stage5_reg_n_120,product1_stage5_reg_n_121,product1_stage5_reg_n_122,product1_stage5_reg_n_123,product1_stage5_reg_n_124,product1_stage5_reg_n_125,product1_stage5_reg_n_126,product1_stage5_reg_n_127,product1_stage5_reg_n_128,product1_stage5_reg_n_129,product1_stage5_reg_n_130,product1_stage5_reg_n_131,product1_stage5_reg_n_132,product1_stage5_reg_n_133,product1_stage5_reg_n_134,product1_stage5_reg_n_135,product1_stage5_reg_n_136,product1_stage5_reg_n_137,product1_stage5_reg_n_138,product1_stage5_reg_n_139,product1_stage5_reg_n_140,product1_stage5_reg_n_141,product1_stage5_reg_n_142,product1_stage5_reg_n_143,product1_stage5_reg_n_144,product1_stage5_reg_n_145,product1_stage5_reg_n_146,product1_stage5_reg_n_147,product1_stage5_reg_n_148,product1_stage5_reg_n_149,product1_stage5_reg_n_150,product1_stage5_reg_n_151,product1_stage5_reg_n_152,product1_stage5_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product1_stage5_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .OVERFLOW(NLW_product_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product_reg_P_UNCONNECTED[47:36],product_reg_n_70,product_reg_n_71,product_reg_n_72,product_reg_n_73,product_reg_n_74,product_reg_n_75,product_reg_n_76,product_reg_n_77,product_reg_n_78,product_reg_n_79,product_reg_n_80,product_reg_n_81,product_reg_n_82,product_reg_n_83,product_reg_n_84,product_reg_n_85,product_reg_n_86,product_reg_n_87,product_reg_n_88,product_reg_n_89,product_reg_n_90,product_reg_n_91,product_reg_n_92,product_reg_n_93,product_reg_n_94,product_reg_n_95,product_reg_n_96,product_reg_n_97,product_reg_n_98,product_reg_n_99,product_reg_n_100,product_reg_n_101,product_reg_n_102,product_reg_n_103,product_reg_n_104,product_reg_n_105}),
        .PATTERNBDETECT(NLW_product_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_stage5_reg_n_106,product_stage5_reg_n_107,product_stage5_reg_n_108,product_stage5_reg_n_109,product_stage5_reg_n_110,product_stage5_reg_n_111,product_stage5_reg_n_112,product_stage5_reg_n_113,product_stage5_reg_n_114,product_stage5_reg_n_115,product_stage5_reg_n_116,product_stage5_reg_n_117,product_stage5_reg_n_118,product_stage5_reg_n_119,product_stage5_reg_n_120,product_stage5_reg_n_121,product_stage5_reg_n_122,product_stage5_reg_n_123,product_stage5_reg_n_124,product_stage5_reg_n_125,product_stage5_reg_n_126,product_stage5_reg_n_127,product_stage5_reg_n_128,product_stage5_reg_n_129,product_stage5_reg_n_130,product_stage5_reg_n_131,product_stage5_reg_n_132,product_stage5_reg_n_133,product_stage5_reg_n_134,product_stage5_reg_n_135,product_stage5_reg_n_136,product_stage5_reg_n_137,product_stage5_reg_n_138,product_stage5_reg_n_139,product_stage5_reg_n_140,product_stage5_reg_n_141,product_stage5_reg_n_142,product_stage5_reg_n_143,product_stage5_reg_n_144,product_stage5_reg_n_145,product_stage5_reg_n_146,product_stage5_reg_n_147,product_stage5_reg_n_148,product_stage5_reg_n_149,product_stage5_reg_n_150,product_stage5_reg_n_151,product_stage5_reg_n_152,product_stage5_reg_n_153}),
        .PCOUT(NLW_product_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(\count[15]_i_2_n_0 ),
        .UNDERFLOW(NLW_product_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_stage1_reg
       (.A({\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 [11],\waveX_reg[1]_11 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_stage1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_stage1_reg_0[11],product_stage1_reg_0[11],product_stage1_reg_0[11],product_stage1_reg_0[11],product_stage1_reg_0[11],product_stage1_reg_0[11],product_stage1_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_stage1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_stage1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_stage1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_stage1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_stage1_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product_stage1_reg_P_UNCONNECTED[47:36],product_stage1_reg_n_70,product_stage1_reg_n_71,product_stage1_reg_n_72,product_stage1_reg_n_73,product_stage1_reg_n_74,product_stage1_reg_n_75,product_stage1_reg_n_76,product_stage1_reg_n_77,product_stage1_reg_n_78,product_stage1_reg_n_79,product_stage1_reg_n_80,product_stage1_reg_n_81,product_stage1_reg_n_82,product_stage1_reg_n_83,product_stage1_reg_n_84,product_stage1_reg_n_85,product_stage1_reg_n_86,product_stage1_reg_n_87,product_stage1_reg_n_88,product_stage1_reg_n_89,product_stage1_reg_n_90,product_stage1_reg_n_91,product_stage1_reg_n_92,product_stage1_reg_n_93,product_stage1_reg_n_94,product_stage1_reg_n_95,product_stage1_reg_n_96,product_stage1_reg_n_97,product_stage1_reg_n_98,product_stage1_reg_n_99,product_stage1_reg_n_100,product_stage1_reg_n_101,product_stage1_reg_n_102,product_stage1_reg_n_103,product_stage1_reg_n_104,product_stage1_reg_n_105}),
        .PATTERNBDETECT(NLW_product_stage1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_stage1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp0_reg_n_106,temp0_reg_n_107,temp0_reg_n_108,temp0_reg_n_109,temp0_reg_n_110,temp0_reg_n_111,temp0_reg_n_112,temp0_reg_n_113,temp0_reg_n_114,temp0_reg_n_115,temp0_reg_n_116,temp0_reg_n_117,temp0_reg_n_118,temp0_reg_n_119,temp0_reg_n_120,temp0_reg_n_121,temp0_reg_n_122,temp0_reg_n_123,temp0_reg_n_124,temp0_reg_n_125,temp0_reg_n_126,temp0_reg_n_127,temp0_reg_n_128,temp0_reg_n_129,temp0_reg_n_130,temp0_reg_n_131,temp0_reg_n_132,temp0_reg_n_133,temp0_reg_n_134,temp0_reg_n_135,temp0_reg_n_136,temp0_reg_n_137,temp0_reg_n_138,temp0_reg_n_139,temp0_reg_n_140,temp0_reg_n_141,temp0_reg_n_142,temp0_reg_n_143,temp0_reg_n_144,temp0_reg_n_145,temp0_reg_n_146,temp0_reg_n_147,temp0_reg_n_148,temp0_reg_n_149,temp0_reg_n_150,temp0_reg_n_151,temp0_reg_n_152,temp0_reg_n_153}),
        .PCOUT(NLW_product_stage1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_stage1_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_stage2_reg
       (.A({\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 [11],\waveX_reg[3]_7 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_stage2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_stage2_reg_0[11],product_stage2_reg_0[11],product_stage2_reg_0[11],product_stage2_reg_0[11],product_stage2_reg_0[11],product_stage2_reg_0[11],product_stage2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_stage2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_stage2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_stage2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_stage2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_stage2_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product_stage2_reg_P_UNCONNECTED[47:36],product_stage2_reg_n_70,product_stage2_reg_n_71,product_stage2_reg_n_72,product_stage2_reg_n_73,product_stage2_reg_n_74,product_stage2_reg_n_75,product_stage2_reg_n_76,product_stage2_reg_n_77,product_stage2_reg_n_78,product_stage2_reg_n_79,product_stage2_reg_n_80,product_stage2_reg_n_81,product_stage2_reg_n_82,product_stage2_reg_n_83,product_stage2_reg_n_84,product_stage2_reg_n_85,product_stage2_reg_n_86,product_stage2_reg_n_87,product_stage2_reg_n_88,product_stage2_reg_n_89,product_stage2_reg_n_90,product_stage2_reg_n_91,product_stage2_reg_n_92,product_stage2_reg_n_93,product_stage2_reg_n_94,product_stage2_reg_n_95,product_stage2_reg_n_96,product_stage2_reg_n_97,product_stage2_reg_n_98,product_stage2_reg_n_99,product_stage2_reg_n_100,product_stage2_reg_n_101,product_stage2_reg_n_102,product_stage2_reg_n_103,product_stage2_reg_n_104,product_stage2_reg_n_105}),
        .PATTERNBDETECT(NLW_product_stage2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_stage2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp2_reg_n_106,temp2_reg_n_107,temp2_reg_n_108,temp2_reg_n_109,temp2_reg_n_110,temp2_reg_n_111,temp2_reg_n_112,temp2_reg_n_113,temp2_reg_n_114,temp2_reg_n_115,temp2_reg_n_116,temp2_reg_n_117,temp2_reg_n_118,temp2_reg_n_119,temp2_reg_n_120,temp2_reg_n_121,temp2_reg_n_122,temp2_reg_n_123,temp2_reg_n_124,temp2_reg_n_125,temp2_reg_n_126,temp2_reg_n_127,temp2_reg_n_128,temp2_reg_n_129,temp2_reg_n_130,temp2_reg_n_131,temp2_reg_n_132,temp2_reg_n_133,temp2_reg_n_134,temp2_reg_n_135,temp2_reg_n_136,temp2_reg_n_137,temp2_reg_n_138,temp2_reg_n_139,temp2_reg_n_140,temp2_reg_n_141,temp2_reg_n_142,temp2_reg_n_143,temp2_reg_n_144,temp2_reg_n_145,temp2_reg_n_146,temp2_reg_n_147,temp2_reg_n_148,temp2_reg_n_149,temp2_reg_n_150,temp2_reg_n_151,temp2_reg_n_152,temp2_reg_n_153}),
        .PCOUT({product_stage2_reg_n_106,product_stage2_reg_n_107,product_stage2_reg_n_108,product_stage2_reg_n_109,product_stage2_reg_n_110,product_stage2_reg_n_111,product_stage2_reg_n_112,product_stage2_reg_n_113,product_stage2_reg_n_114,product_stage2_reg_n_115,product_stage2_reg_n_116,product_stage2_reg_n_117,product_stage2_reg_n_118,product_stage2_reg_n_119,product_stage2_reg_n_120,product_stage2_reg_n_121,product_stage2_reg_n_122,product_stage2_reg_n_123,product_stage2_reg_n_124,product_stage2_reg_n_125,product_stage2_reg_n_126,product_stage2_reg_n_127,product_stage2_reg_n_128,product_stage2_reg_n_129,product_stage2_reg_n_130,product_stage2_reg_n_131,product_stage2_reg_n_132,product_stage2_reg_n_133,product_stage2_reg_n_134,product_stage2_reg_n_135,product_stage2_reg_n_136,product_stage2_reg_n_137,product_stage2_reg_n_138,product_stage2_reg_n_139,product_stage2_reg_n_140,product_stage2_reg_n_141,product_stage2_reg_n_142,product_stage2_reg_n_143,product_stage2_reg_n_144,product_stage2_reg_n_145,product_stage2_reg_n_146,product_stage2_reg_n_147,product_stage2_reg_n_148,product_stage2_reg_n_149,product_stage2_reg_n_150,product_stage2_reg_n_151,product_stage2_reg_n_152,product_stage2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_stage2_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_stage3_reg
       (.A({\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 [11],\waveX_reg[5]_13 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_stage3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_stage3_reg_0[11],product_stage3_reg_0[11],product_stage3_reg_0[11],product_stage3_reg_0[11],product_stage3_reg_0[11],product_stage3_reg_0[11],product_stage3_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_stage3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_stage3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_stage3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_stage3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_stage3_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product_stage3_reg_P_UNCONNECTED[47:36],product_stage3_reg_n_70,product_stage3_reg_n_71,product_stage3_reg_n_72,product_stage3_reg_n_73,product_stage3_reg_n_74,product_stage3_reg_n_75,product_stage3_reg_n_76,product_stage3_reg_n_77,product_stage3_reg_n_78,product_stage3_reg_n_79,product_stage3_reg_n_80,product_stage3_reg_n_81,product_stage3_reg_n_82,product_stage3_reg_n_83,product_stage3_reg_n_84,product_stage3_reg_n_85,product_stage3_reg_n_86,product_stage3_reg_n_87,product_stage3_reg_n_88,product_stage3_reg_n_89,product_stage3_reg_n_90,product_stage3_reg_n_91,product_stage3_reg_n_92,product_stage3_reg_n_93,product_stage3_reg_n_94,product_stage3_reg_n_95,product_stage3_reg_n_96,product_stage3_reg_n_97,product_stage3_reg_n_98,product_stage3_reg_n_99,product_stage3_reg_n_100,product_stage3_reg_n_101,product_stage3_reg_n_102,product_stage3_reg_n_103,product_stage3_reg_n_104,product_stage3_reg_n_105}),
        .PATTERNBDETECT(NLW_product_stage3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_stage3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp4_reg_n_106,temp4_reg_n_107,temp4_reg_n_108,temp4_reg_n_109,temp4_reg_n_110,temp4_reg_n_111,temp4_reg_n_112,temp4_reg_n_113,temp4_reg_n_114,temp4_reg_n_115,temp4_reg_n_116,temp4_reg_n_117,temp4_reg_n_118,temp4_reg_n_119,temp4_reg_n_120,temp4_reg_n_121,temp4_reg_n_122,temp4_reg_n_123,temp4_reg_n_124,temp4_reg_n_125,temp4_reg_n_126,temp4_reg_n_127,temp4_reg_n_128,temp4_reg_n_129,temp4_reg_n_130,temp4_reg_n_131,temp4_reg_n_132,temp4_reg_n_133,temp4_reg_n_134,temp4_reg_n_135,temp4_reg_n_136,temp4_reg_n_137,temp4_reg_n_138,temp4_reg_n_139,temp4_reg_n_140,temp4_reg_n_141,temp4_reg_n_142,temp4_reg_n_143,temp4_reg_n_144,temp4_reg_n_145,temp4_reg_n_146,temp4_reg_n_147,temp4_reg_n_148,temp4_reg_n_149,temp4_reg_n_150,temp4_reg_n_151,temp4_reg_n_152,temp4_reg_n_153}),
        .PCOUT(NLW_product_stage3_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_stage3_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_stage4_reg
       (.A({\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 [11],\waveX_reg[7]_9 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_stage4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_stage4_reg_0[11],product_stage4_reg_0[11],product_stage4_reg_0[11],product_stage4_reg_0[11],product_stage4_reg_0[11],product_stage4_reg_0[11],product_stage4_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_stage4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_stage4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_stage4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_stage4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_stage4_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_product_stage4_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_product_stage4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_stage4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp6_reg_n_106,temp6_reg_n_107,temp6_reg_n_108,temp6_reg_n_109,temp6_reg_n_110,temp6_reg_n_111,temp6_reg_n_112,temp6_reg_n_113,temp6_reg_n_114,temp6_reg_n_115,temp6_reg_n_116,temp6_reg_n_117,temp6_reg_n_118,temp6_reg_n_119,temp6_reg_n_120,temp6_reg_n_121,temp6_reg_n_122,temp6_reg_n_123,temp6_reg_n_124,temp6_reg_n_125,temp6_reg_n_126,temp6_reg_n_127,temp6_reg_n_128,temp6_reg_n_129,temp6_reg_n_130,temp6_reg_n_131,temp6_reg_n_132,temp6_reg_n_133,temp6_reg_n_134,temp6_reg_n_135,temp6_reg_n_136,temp6_reg_n_137,temp6_reg_n_138,temp6_reg_n_139,temp6_reg_n_140,temp6_reg_n_141,temp6_reg_n_142,temp6_reg_n_143,temp6_reg_n_144,temp6_reg_n_145,temp6_reg_n_146,temp6_reg_n_147,temp6_reg_n_148,temp6_reg_n_149,temp6_reg_n_150,temp6_reg_n_151,temp6_reg_n_152,temp6_reg_n_153}),
        .PCOUT({product_stage4_reg_n_106,product_stage4_reg_n_107,product_stage4_reg_n_108,product_stage4_reg_n_109,product_stage4_reg_n_110,product_stage4_reg_n_111,product_stage4_reg_n_112,product_stage4_reg_n_113,product_stage4_reg_n_114,product_stage4_reg_n_115,product_stage4_reg_n_116,product_stage4_reg_n_117,product_stage4_reg_n_118,product_stage4_reg_n_119,product_stage4_reg_n_120,product_stage4_reg_n_121,product_stage4_reg_n_122,product_stage4_reg_n_123,product_stage4_reg_n_124,product_stage4_reg_n_125,product_stage4_reg_n_126,product_stage4_reg_n_127,product_stage4_reg_n_128,product_stage4_reg_n_129,product_stage4_reg_n_130,product_stage4_reg_n_131,product_stage4_reg_n_132,product_stage4_reg_n_133,product_stage4_reg_n_134,product_stage4_reg_n_135,product_stage4_reg_n_136,product_stage4_reg_n_137,product_stage4_reg_n_138,product_stage4_reg_n_139,product_stage4_reg_n_140,product_stage4_reg_n_141,product_stage4_reg_n_142,product_stage4_reg_n_143,product_stage4_reg_n_144,product_stage4_reg_n_145,product_stage4_reg_n_146,product_stage4_reg_n_147,product_stage4_reg_n_148,product_stage4_reg_n_149,product_stage4_reg_n_150,product_stage4_reg_n_151,product_stage4_reg_n_152,product_stage4_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_stage4_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_stage50
       (.A({product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_70,product_stage3_reg_n_71,product_stage3_reg_n_72,product_stage3_reg_n_73,product_stage3_reg_n_74,product_stage3_reg_n_75,product_stage3_reg_n_76,product_stage3_reg_n_77,product_stage3_reg_n_78,product_stage3_reg_n_79,product_stage3_reg_n_80,product_stage3_reg_n_81,product_stage3_reg_n_82,product_stage3_reg_n_83,product_stage3_reg_n_84,product_stage3_reg_n_85,product_stage3_reg_n_86,product_stage3_reg_n_87}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_stage50_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_stage3_reg_n_88,product_stage3_reg_n_89,product_stage3_reg_n_90,product_stage3_reg_n_91,product_stage3_reg_n_92,product_stage3_reg_n_93,product_stage3_reg_n_94,product_stage3_reg_n_95,product_stage3_reg_n_96,product_stage3_reg_n_97,product_stage3_reg_n_98,product_stage3_reg_n_99,product_stage3_reg_n_100,product_stage3_reg_n_101,product_stage3_reg_n_102,product_stage3_reg_n_103,product_stage3_reg_n_104,product_stage3_reg_n_105}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_stage50_BCOUT_UNCONNECTED[17:0]),
        .C({product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_70,product_stage1_reg_n_71,product_stage1_reg_n_72,product_stage1_reg_n_73,product_stage1_reg_n_74,product_stage1_reg_n_75,product_stage1_reg_n_76,product_stage1_reg_n_77,product_stage1_reg_n_78,product_stage1_reg_n_79,product_stage1_reg_n_80,product_stage1_reg_n_81,product_stage1_reg_n_82,product_stage1_reg_n_83,product_stage1_reg_n_84,product_stage1_reg_n_85,product_stage1_reg_n_86,product_stage1_reg_n_87,product_stage1_reg_n_88,product_stage1_reg_n_89,product_stage1_reg_n_90,product_stage1_reg_n_91,product_stage1_reg_n_92,product_stage1_reg_n_93,product_stage1_reg_n_94,product_stage1_reg_n_95,product_stage1_reg_n_96,product_stage1_reg_n_97,product_stage1_reg_n_98,product_stage1_reg_n_99,product_stage1_reg_n_100,product_stage1_reg_n_101,product_stage1_reg_n_102,product_stage1_reg_n_103,product_stage1_reg_n_104,product_stage1_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_stage50_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_stage50_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_stage50_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .OVERFLOW(NLW_product_stage50_OVERFLOW_UNCONNECTED),
        .P({NLW_product_stage50_P_UNCONNECTED[47:36],product_stage50_n_70,product_stage50_n_71,product_stage50_n_72,product_stage50_n_73,product_stage50_n_74,product_stage50_n_75,product_stage50_n_76,product_stage50_n_77,product_stage50_n_78,product_stage50_n_79,product_stage50_n_80,product_stage50_n_81,product_stage50_n_82,product_stage50_n_83,product_stage50_n_84,product_stage50_n_85,product_stage50_n_86,product_stage50_n_87,product_stage50_n_88,product_stage50_n_89,product_stage50_n_90,product_stage50_n_91,product_stage50_n_92,product_stage50_n_93,product_stage50_n_94,product_stage50_n_95,product_stage50_n_96,product_stage50_n_97,product_stage50_n_98,product_stage50_n_99,product_stage50_n_100,product_stage50_n_101,product_stage50_n_102,product_stage50_n_103,product_stage50_n_104,product_stage50_n_105}),
        .PATTERNBDETECT(NLW_product_stage50_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_stage50_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_stage4_reg_n_106,product_stage4_reg_n_107,product_stage4_reg_n_108,product_stage4_reg_n_109,product_stage4_reg_n_110,product_stage4_reg_n_111,product_stage4_reg_n_112,product_stage4_reg_n_113,product_stage4_reg_n_114,product_stage4_reg_n_115,product_stage4_reg_n_116,product_stage4_reg_n_117,product_stage4_reg_n_118,product_stage4_reg_n_119,product_stage4_reg_n_120,product_stage4_reg_n_121,product_stage4_reg_n_122,product_stage4_reg_n_123,product_stage4_reg_n_124,product_stage4_reg_n_125,product_stage4_reg_n_126,product_stage4_reg_n_127,product_stage4_reg_n_128,product_stage4_reg_n_129,product_stage4_reg_n_130,product_stage4_reg_n_131,product_stage4_reg_n_132,product_stage4_reg_n_133,product_stage4_reg_n_134,product_stage4_reg_n_135,product_stage4_reg_n_136,product_stage4_reg_n_137,product_stage4_reg_n_138,product_stage4_reg_n_139,product_stage4_reg_n_140,product_stage4_reg_n_141,product_stage4_reg_n_142,product_stage4_reg_n_143,product_stage4_reg_n_144,product_stage4_reg_n_145,product_stage4_reg_n_146,product_stage4_reg_n_147,product_stage4_reg_n_148,product_stage4_reg_n_149,product_stage4_reg_n_150,product_stage4_reg_n_151,product_stage4_reg_n_152,product_stage4_reg_n_153}),
        .PCOUT(NLW_product_stage50_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_stage50_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_stage5_reg
       (.A({product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_70,product_stage50_n_71,product_stage50_n_72,product_stage50_n_73,product_stage50_n_74,product_stage50_n_75,product_stage50_n_76,product_stage50_n_77,product_stage50_n_78,product_stage50_n_79,product_stage50_n_80,product_stage50_n_81,product_stage50_n_82,product_stage50_n_83,product_stage50_n_84,product_stage50_n_85,product_stage50_n_86,product_stage50_n_87}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_stage5_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_stage50_n_88,product_stage50_n_89,product_stage50_n_90,product_stage50_n_91,product_stage50_n_92,product_stage50_n_93,product_stage50_n_94,product_stage50_n_95,product_stage50_n_96,product_stage50_n_97,product_stage50_n_98,product_stage50_n_99,product_stage50_n_100,product_stage50_n_101,product_stage50_n_102,product_stage50_n_103,product_stage50_n_104,product_stage50_n_105}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_stage5_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_stage5_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_stage5_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_stage5_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_product_stage5_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product_stage5_reg_P_UNCONNECTED[47:36],product_stage5_reg_n_70,product_stage5_reg_n_71,product_stage5_reg_n_72,product_stage5_reg_n_73,product_stage5_reg_n_74,product_stage5_reg_n_75,product_stage5_reg_n_76,product_stage5_reg_n_77,product_stage5_reg_n_78,product_stage5_reg_n_79,product_stage5_reg_n_80,product_stage5_reg_n_81,product_stage5_reg_n_82,product_stage5_reg_n_83,product_stage5_reg_n_84,product_stage5_reg_n_85,product_stage5_reg_n_86,product_stage5_reg_n_87,product_stage5_reg_n_88,product_stage5_reg_n_89,product_stage5_reg_n_90,product_stage5_reg_n_91,product_stage5_reg_n_92,product_stage5_reg_n_93,product_stage5_reg_n_94,product_stage5_reg_n_95,product_stage5_reg_n_96,product_stage5_reg_n_97,product_stage5_reg_n_98,product_stage5_reg_n_99,product_stage5_reg_n_100,product_stage5_reg_n_101,product_stage5_reg_n_102,product_stage5_reg_n_103,product_stage5_reg_n_104,product_stage5_reg_n_105}),
        .PATTERNBDETECT(NLW_product_stage5_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_stage5_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_stage2_reg_n_106,product_stage2_reg_n_107,product_stage2_reg_n_108,product_stage2_reg_n_109,product_stage2_reg_n_110,product_stage2_reg_n_111,product_stage2_reg_n_112,product_stage2_reg_n_113,product_stage2_reg_n_114,product_stage2_reg_n_115,product_stage2_reg_n_116,product_stage2_reg_n_117,product_stage2_reg_n_118,product_stage2_reg_n_119,product_stage2_reg_n_120,product_stage2_reg_n_121,product_stage2_reg_n_122,product_stage2_reg_n_123,product_stage2_reg_n_124,product_stage2_reg_n_125,product_stage2_reg_n_126,product_stage2_reg_n_127,product_stage2_reg_n_128,product_stage2_reg_n_129,product_stage2_reg_n_130,product_stage2_reg_n_131,product_stage2_reg_n_132,product_stage2_reg_n_133,product_stage2_reg_n_134,product_stage2_reg_n_135,product_stage2_reg_n_136,product_stage2_reg_n_137,product_stage2_reg_n_138,product_stage2_reg_n_139,product_stage2_reg_n_140,product_stage2_reg_n_141,product_stage2_reg_n_142,product_stage2_reg_n_143,product_stage2_reg_n_144,product_stage2_reg_n_145,product_stage2_reg_n_146,product_stage2_reg_n_147,product_stage2_reg_n_148,product_stage2_reg_n_149,product_stage2_reg_n_150,product_stage2_reg_n_151,product_stage2_reg_n_152,product_stage2_reg_n_153}),
        .PCOUT({product_stage5_reg_n_106,product_stage5_reg_n_107,product_stage5_reg_n_108,product_stage5_reg_n_109,product_stage5_reg_n_110,product_stage5_reg_n_111,product_stage5_reg_n_112,product_stage5_reg_n_113,product_stage5_reg_n_114,product_stage5_reg_n_115,product_stage5_reg_n_116,product_stage5_reg_n_117,product_stage5_reg_n_118,product_stage5_reg_n_119,product_stage5_reg_n_120,product_stage5_reg_n_121,product_stage5_reg_n_122,product_stage5_reg_n_123,product_stage5_reg_n_124,product_stage5_reg_n_125,product_stage5_reg_n_126,product_stage5_reg_n_127,product_stage5_reg_n_128,product_stage5_reg_n_129,product_stage5_reg_n_130,product_stage5_reg_n_131,product_stage5_reg_n_132,product_stage5_reg_n_133,product_stage5_reg_n_134,product_stage5_reg_n_135,product_stage5_reg_n_136,product_stage5_reg_n_137,product_stage5_reg_n_138,product_stage5_reg_n_139,product_stage5_reg_n_140,product_stage5_reg_n_141,product_stage5_reg_n_142,product_stage5_reg_n_143,product_stage5_reg_n_144,product_stage5_reg_n_145,product_stage5_reg_n_146,product_stage5_reg_n_147,product_stage5_reg_n_148,product_stage5_reg_n_149,product_stage5_reg_n_150,product_stage5_reg_n_151,product_stage5_reg_n_152,product_stage5_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_stage5_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp00_reg
       (.A({\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 [11],\waveY_reg[0]_18 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp00_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({temp0_reg_0[11],temp0_reg_0[11],temp0_reg_0[11],temp0_reg_0[11],temp0_reg_0[11],temp0_reg_0[11],temp0_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp00_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp00_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp00_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp00_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp00_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp00_reg_P_UNCONNECTED[47:24],temp00_reg_n_82,temp00_reg_n_83,temp00_reg_n_84,temp00_reg_n_85,temp00_reg_n_86,temp00_reg_n_87,temp00_reg_n_88,temp00_reg_n_89,temp00_reg_n_90,temp00_reg_n_91,temp00_reg_n_92,temp00_reg_n_93,temp00_reg_n_94,temp00_reg_n_95,temp00_reg_n_96,temp00_reg_n_97,temp00_reg_n_98,temp00_reg_n_99,temp00_reg_n_100,temp00_reg_n_101,temp00_reg_n_102,temp00_reg_n_103,temp00_reg_n_104,temp00_reg_n_105}),
        .PATTERNBDETECT(NLW_temp00_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp00_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp00_reg_n_106,temp00_reg_n_107,temp00_reg_n_108,temp00_reg_n_109,temp00_reg_n_110,temp00_reg_n_111,temp00_reg_n_112,temp00_reg_n_113,temp00_reg_n_114,temp00_reg_n_115,temp00_reg_n_116,temp00_reg_n_117,temp00_reg_n_118,temp00_reg_n_119,temp00_reg_n_120,temp00_reg_n_121,temp00_reg_n_122,temp00_reg_n_123,temp00_reg_n_124,temp00_reg_n_125,temp00_reg_n_126,temp00_reg_n_127,temp00_reg_n_128,temp00_reg_n_129,temp00_reg_n_130,temp00_reg_n_131,temp00_reg_n_132,temp00_reg_n_133,temp00_reg_n_134,temp00_reg_n_135,temp00_reg_n_136,temp00_reg_n_137,temp00_reg_n_138,temp00_reg_n_139,temp00_reg_n_140,temp00_reg_n_141,temp00_reg_n_142,temp00_reg_n_143,temp00_reg_n_144,temp00_reg_n_145,temp00_reg_n_146,temp00_reg_n_147,temp00_reg_n_148,temp00_reg_n_149,temp00_reg_n_150,temp00_reg_n_151,temp00_reg_n_152,temp00_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp00_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp02_reg
       (.A({\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 [11],\waveY_reg[2]_14 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp02_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({temp2_reg_0[11],temp2_reg_0[11],temp2_reg_0[11],temp2_reg_0[11],temp2_reg_0[11],temp2_reg_0[11],temp2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp02_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp02_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp02_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp02_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp02_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp02_reg_P_UNCONNECTED[47:24],temp02_reg_n_82,temp02_reg_n_83,temp02_reg_n_84,temp02_reg_n_85,temp02_reg_n_86,temp02_reg_n_87,temp02_reg_n_88,temp02_reg_n_89,temp02_reg_n_90,temp02_reg_n_91,temp02_reg_n_92,temp02_reg_n_93,temp02_reg_n_94,temp02_reg_n_95,temp02_reg_n_96,temp02_reg_n_97,temp02_reg_n_98,temp02_reg_n_99,temp02_reg_n_100,temp02_reg_n_101,temp02_reg_n_102,temp02_reg_n_103,temp02_reg_n_104,temp02_reg_n_105}),
        .PATTERNBDETECT(NLW_temp02_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp02_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp02_reg_n_106,temp02_reg_n_107,temp02_reg_n_108,temp02_reg_n_109,temp02_reg_n_110,temp02_reg_n_111,temp02_reg_n_112,temp02_reg_n_113,temp02_reg_n_114,temp02_reg_n_115,temp02_reg_n_116,temp02_reg_n_117,temp02_reg_n_118,temp02_reg_n_119,temp02_reg_n_120,temp02_reg_n_121,temp02_reg_n_122,temp02_reg_n_123,temp02_reg_n_124,temp02_reg_n_125,temp02_reg_n_126,temp02_reg_n_127,temp02_reg_n_128,temp02_reg_n_129,temp02_reg_n_130,temp02_reg_n_131,temp02_reg_n_132,temp02_reg_n_133,temp02_reg_n_134,temp02_reg_n_135,temp02_reg_n_136,temp02_reg_n_137,temp02_reg_n_138,temp02_reg_n_139,temp02_reg_n_140,temp02_reg_n_141,temp02_reg_n_142,temp02_reg_n_143,temp02_reg_n_144,temp02_reg_n_145,temp02_reg_n_146,temp02_reg_n_147,temp02_reg_n_148,temp02_reg_n_149,temp02_reg_n_150,temp02_reg_n_151,temp02_reg_n_152,temp02_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp02_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp04_reg
       (.A({\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 [11],\waveY_reg[4]_20 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp04_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({temp4_reg_0[11],temp4_reg_0[11],temp4_reg_0[11],temp4_reg_0[11],temp4_reg_0[11],temp4_reg_0[11],temp4_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp04_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp04_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp04_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp04_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp04_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp04_reg_P_UNCONNECTED[47:24],temp04_reg_n_82,temp04_reg_n_83,temp04_reg_n_84,temp04_reg_n_85,temp04_reg_n_86,temp04_reg_n_87,temp04_reg_n_88,temp04_reg_n_89,temp04_reg_n_90,temp04_reg_n_91,temp04_reg_n_92,temp04_reg_n_93,temp04_reg_n_94,temp04_reg_n_95,temp04_reg_n_96,temp04_reg_n_97,temp04_reg_n_98,temp04_reg_n_99,temp04_reg_n_100,temp04_reg_n_101,temp04_reg_n_102,temp04_reg_n_103,temp04_reg_n_104,temp04_reg_n_105}),
        .PATTERNBDETECT(NLW_temp04_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp04_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp04_reg_n_106,temp04_reg_n_107,temp04_reg_n_108,temp04_reg_n_109,temp04_reg_n_110,temp04_reg_n_111,temp04_reg_n_112,temp04_reg_n_113,temp04_reg_n_114,temp04_reg_n_115,temp04_reg_n_116,temp04_reg_n_117,temp04_reg_n_118,temp04_reg_n_119,temp04_reg_n_120,temp04_reg_n_121,temp04_reg_n_122,temp04_reg_n_123,temp04_reg_n_124,temp04_reg_n_125,temp04_reg_n_126,temp04_reg_n_127,temp04_reg_n_128,temp04_reg_n_129,temp04_reg_n_130,temp04_reg_n_131,temp04_reg_n_132,temp04_reg_n_133,temp04_reg_n_134,temp04_reg_n_135,temp04_reg_n_136,temp04_reg_n_137,temp04_reg_n_138,temp04_reg_n_139,temp04_reg_n_140,temp04_reg_n_141,temp04_reg_n_142,temp04_reg_n_143,temp04_reg_n_144,temp04_reg_n_145,temp04_reg_n_146,temp04_reg_n_147,temp04_reg_n_148,temp04_reg_n_149,temp04_reg_n_150,temp04_reg_n_151,temp04_reg_n_152,temp04_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp04_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp06_reg
       (.A({\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 [11],\waveY_reg[6]_16 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp06_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({temp6_reg_0[11],temp6_reg_0[11],temp6_reg_0[11],temp6_reg_0[11],temp6_reg_0[11],temp6_reg_0[11],temp6_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp06_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp06_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp06_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp06_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp06_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp06_reg_P_UNCONNECTED[47:24],temp06_reg_n_82,temp06_reg_n_83,temp06_reg_n_84,temp06_reg_n_85,temp06_reg_n_86,temp06_reg_n_87,temp06_reg_n_88,temp06_reg_n_89,temp06_reg_n_90,temp06_reg_n_91,temp06_reg_n_92,temp06_reg_n_93,temp06_reg_n_94,temp06_reg_n_95,temp06_reg_n_96,temp06_reg_n_97,temp06_reg_n_98,temp06_reg_n_99,temp06_reg_n_100,temp06_reg_n_101,temp06_reg_n_102,temp06_reg_n_103,temp06_reg_n_104,temp06_reg_n_105}),
        .PATTERNBDETECT(NLW_temp06_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp06_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp06_reg_n_106,temp06_reg_n_107,temp06_reg_n_108,temp06_reg_n_109,temp06_reg_n_110,temp06_reg_n_111,temp06_reg_n_112,temp06_reg_n_113,temp06_reg_n_114,temp06_reg_n_115,temp06_reg_n_116,temp06_reg_n_117,temp06_reg_n_118,temp06_reg_n_119,temp06_reg_n_120,temp06_reg_n_121,temp06_reg_n_122,temp06_reg_n_123,temp06_reg_n_124,temp06_reg_n_125,temp06_reg_n_126,temp06_reg_n_127,temp06_reg_n_128,temp06_reg_n_129,temp06_reg_n_130,temp06_reg_n_131,temp06_reg_n_132,temp06_reg_n_133,temp06_reg_n_134,temp06_reg_n_135,temp06_reg_n_136,temp06_reg_n_137,temp06_reg_n_138,temp06_reg_n_139,temp06_reg_n_140,temp06_reg_n_141,temp06_reg_n_142,temp06_reg_n_143,temp06_reg_n_144,temp06_reg_n_145,temp06_reg_n_146,temp06_reg_n_147,temp06_reg_n_148,temp06_reg_n_149,temp06_reg_n_150,temp06_reg_n_151,temp06_reg_n_152,temp06_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp06_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp0_reg
       (.A({\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 [11],\waveX_reg[0]_10 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({temp0_reg_0[11],temp0_reg_0[11],temp0_reg_0[11],temp0_reg_0[11],temp0_reg_0[11],temp0_reg_0[11],temp0_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp0_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp0_reg_P_UNCONNECTED[47:24],temp0_reg_n_82,temp0_reg_n_83,temp0_reg_n_84,temp0_reg_n_85,temp0_reg_n_86,temp0_reg_n_87,temp0_reg_n_88,temp0_reg_n_89,temp0_reg_n_90,temp0_reg_n_91,temp0_reg_n_92,temp0_reg_n_93,temp0_reg_n_94,temp0_reg_n_95,temp0_reg_n_96,temp0_reg_n_97,temp0_reg_n_98,temp0_reg_n_99,temp0_reg_n_100,temp0_reg_n_101,temp0_reg_n_102,temp0_reg_n_103,temp0_reg_n_104,temp0_reg_n_105}),
        .PATTERNBDETECT(NLW_temp0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp0_reg_n_106,temp0_reg_n_107,temp0_reg_n_108,temp0_reg_n_109,temp0_reg_n_110,temp0_reg_n_111,temp0_reg_n_112,temp0_reg_n_113,temp0_reg_n_114,temp0_reg_n_115,temp0_reg_n_116,temp0_reg_n_117,temp0_reg_n_118,temp0_reg_n_119,temp0_reg_n_120,temp0_reg_n_121,temp0_reg_n_122,temp0_reg_n_123,temp0_reg_n_124,temp0_reg_n_125,temp0_reg_n_126,temp0_reg_n_127,temp0_reg_n_128,temp0_reg_n_129,temp0_reg_n_130,temp0_reg_n_131,temp0_reg_n_132,temp0_reg_n_133,temp0_reg_n_134,temp0_reg_n_135,temp0_reg_n_136,temp0_reg_n_137,temp0_reg_n_138,temp0_reg_n_139,temp0_reg_n_140,temp0_reg_n_141,temp0_reg_n_142,temp0_reg_n_143,temp0_reg_n_144,temp0_reg_n_145,temp0_reg_n_146,temp0_reg_n_147,temp0_reg_n_148,temp0_reg_n_149,temp0_reg_n_150,temp0_reg_n_151,temp0_reg_n_152,temp0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp2_reg
       (.A({\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 [11],\waveX_reg[2]_6 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({temp2_reg_0[11],temp2_reg_0[11],temp2_reg_0[11],temp2_reg_0[11],temp2_reg_0[11],temp2_reg_0[11],temp2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp2_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp2_reg_P_UNCONNECTED[47:24],temp2_reg_n_82,temp2_reg_n_83,temp2_reg_n_84,temp2_reg_n_85,temp2_reg_n_86,temp2_reg_n_87,temp2_reg_n_88,temp2_reg_n_89,temp2_reg_n_90,temp2_reg_n_91,temp2_reg_n_92,temp2_reg_n_93,temp2_reg_n_94,temp2_reg_n_95,temp2_reg_n_96,temp2_reg_n_97,temp2_reg_n_98,temp2_reg_n_99,temp2_reg_n_100,temp2_reg_n_101,temp2_reg_n_102,temp2_reg_n_103,temp2_reg_n_104,temp2_reg_n_105}),
        .PATTERNBDETECT(NLW_temp2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp2_reg_n_106,temp2_reg_n_107,temp2_reg_n_108,temp2_reg_n_109,temp2_reg_n_110,temp2_reg_n_111,temp2_reg_n_112,temp2_reg_n_113,temp2_reg_n_114,temp2_reg_n_115,temp2_reg_n_116,temp2_reg_n_117,temp2_reg_n_118,temp2_reg_n_119,temp2_reg_n_120,temp2_reg_n_121,temp2_reg_n_122,temp2_reg_n_123,temp2_reg_n_124,temp2_reg_n_125,temp2_reg_n_126,temp2_reg_n_127,temp2_reg_n_128,temp2_reg_n_129,temp2_reg_n_130,temp2_reg_n_131,temp2_reg_n_132,temp2_reg_n_133,temp2_reg_n_134,temp2_reg_n_135,temp2_reg_n_136,temp2_reg_n_137,temp2_reg_n_138,temp2_reg_n_139,temp2_reg_n_140,temp2_reg_n_141,temp2_reg_n_142,temp2_reg_n_143,temp2_reg_n_144,temp2_reg_n_145,temp2_reg_n_146,temp2_reg_n_147,temp2_reg_n_148,temp2_reg_n_149,temp2_reg_n_150,temp2_reg_n_151,temp2_reg_n_152,temp2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp2_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    temp2_reg_i_1
       (.I0(temp2_reg_i_2_n_0),
        .I1(countMulti_reg__0[5]),
        .I2(countMulti_reg__0[4]),
        .I3(countMulti_reg__0[10]),
        .I4(countMulti_reg__0[9]),
        .I5(\xcorr[35]_i_3_n_0 ),
        .O(product));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    temp2_reg_i_2
       (.I0(countMulti_reg__0[8]),
        .I1(countMulti_reg__0[11]),
        .I2(countMulti_reg__0[6]),
        .I3(countMulti_reg__0[7]),
        .I4(countMulti_reg__0[0]),
        .I5(countMulti_reg__0[2]),
        .O(temp2_reg_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp4_reg
       (.A({\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 [11],\waveX_reg[4]_12 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({temp4_reg_0[11],temp4_reg_0[11],temp4_reg_0[11],temp4_reg_0[11],temp4_reg_0[11],temp4_reg_0[11],temp4_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp4_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp4_reg_P_UNCONNECTED[47:24],temp4_reg_n_82,temp4_reg_n_83,temp4_reg_n_84,temp4_reg_n_85,temp4_reg_n_86,temp4_reg_n_87,temp4_reg_n_88,temp4_reg_n_89,temp4_reg_n_90,temp4_reg_n_91,temp4_reg_n_92,temp4_reg_n_93,temp4_reg_n_94,temp4_reg_n_95,temp4_reg_n_96,temp4_reg_n_97,temp4_reg_n_98,temp4_reg_n_99,temp4_reg_n_100,temp4_reg_n_101,temp4_reg_n_102,temp4_reg_n_103,temp4_reg_n_104,temp4_reg_n_105}),
        .PATTERNBDETECT(NLW_temp4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp4_reg_n_106,temp4_reg_n_107,temp4_reg_n_108,temp4_reg_n_109,temp4_reg_n_110,temp4_reg_n_111,temp4_reg_n_112,temp4_reg_n_113,temp4_reg_n_114,temp4_reg_n_115,temp4_reg_n_116,temp4_reg_n_117,temp4_reg_n_118,temp4_reg_n_119,temp4_reg_n_120,temp4_reg_n_121,temp4_reg_n_122,temp4_reg_n_123,temp4_reg_n_124,temp4_reg_n_125,temp4_reg_n_126,temp4_reg_n_127,temp4_reg_n_128,temp4_reg_n_129,temp4_reg_n_130,temp4_reg_n_131,temp4_reg_n_132,temp4_reg_n_133,temp4_reg_n_134,temp4_reg_n_135,temp4_reg_n_136,temp4_reg_n_137,temp4_reg_n_138,temp4_reg_n_139,temp4_reg_n_140,temp4_reg_n_141,temp4_reg_n_142,temp4_reg_n_143,temp4_reg_n_144,temp4_reg_n_145,temp4_reg_n_146,temp4_reg_n_147,temp4_reg_n_148,temp4_reg_n_149,temp4_reg_n_150,temp4_reg_n_151,temp4_reg_n_152,temp4_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp4_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_CLK_INVERTED(1'b1),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp6_reg
       (.A({\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 [11],\waveX_reg[6]_8 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp6_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({temp6_reg_0[11],temp6_reg_0[11],temp6_reg_0[11],temp6_reg_0[11],temp6_reg_0[11],temp6_reg_0[11],temp6_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp6_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp6_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp6_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(product),
        .CLK(product1_reg_0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp6_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp6_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp6_reg_P_UNCONNECTED[47:24],temp6_reg_n_82,temp6_reg_n_83,temp6_reg_n_84,temp6_reg_n_85,temp6_reg_n_86,temp6_reg_n_87,temp6_reg_n_88,temp6_reg_n_89,temp6_reg_n_90,temp6_reg_n_91,temp6_reg_n_92,temp6_reg_n_93,temp6_reg_n_94,temp6_reg_n_95,temp6_reg_n_96,temp6_reg_n_97,temp6_reg_n_98,temp6_reg_n_99,temp6_reg_n_100,temp6_reg_n_101,temp6_reg_n_102,temp6_reg_n_103,temp6_reg_n_104,temp6_reg_n_105}),
        .PATTERNBDETECT(NLW_temp6_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp6_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp6_reg_n_106,temp6_reg_n_107,temp6_reg_n_108,temp6_reg_n_109,temp6_reg_n_110,temp6_reg_n_111,temp6_reg_n_112,temp6_reg_n_113,temp6_reg_n_114,temp6_reg_n_115,temp6_reg_n_116,temp6_reg_n_117,temp6_reg_n_118,temp6_reg_n_119,temp6_reg_n_120,temp6_reg_n_121,temp6_reg_n_122,temp6_reg_n_123,temp6_reg_n_124,temp6_reg_n_125,temp6_reg_n_126,temp6_reg_n_127,temp6_reg_n_128,temp6_reg_n_129,temp6_reg_n_130,temp6_reg_n_131,temp6_reg_n_132,temp6_reg_n_133,temp6_reg_n_134,temp6_reg_n_135,temp6_reg_n_136,temp6_reg_n_137,temp6_reg_n_138,temp6_reg_n_139,temp6_reg_n_140,temp6_reg_n_141,temp6_reg_n_142,temp6_reg_n_143,temp6_reg_n_144,temp6_reg_n_145,temp6_reg_n_146,temp6_reg_n_147,temp6_reg_n_148,temp6_reg_n_149,temp6_reg_n_150,temp6_reg_n_151,temp6_reg_n_152,temp6_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp6_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \waveRefAddress[0][0]_i_1 
       (.I0(countMulti_reg__0[0]),
        .I1(count[0]),
        .O(\waveRefAddress[0][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waveRefAddress[0][13]_i_1 
       (.I0(p_23_in),
        .I1(p_22_in),
        .O(\waveRefAddress[0][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waveRefAddress[1][13]_i_1 
       (.I0(p_20_in),
        .I1(p_19_in),
        .O(\waveRefAddress[1][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waveRefAddress[2][13]_i_1 
       (.I0(p_17_in),
        .I1(p_16_in),
        .O(\waveRefAddress[2][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waveRefAddress[3][13]_i_1 
       (.I0(p_14_in),
        .I1(p_13_in),
        .O(\waveRefAddress[3][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waveRefAddress[4][13]_i_1 
       (.I0(p_11_in),
        .I1(p_10_in),
        .O(\waveRefAddress[4][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waveRefAddress[5][13]_i_1 
       (.I0(p_8_in),
        .I1(p_7_in),
        .O(\waveRefAddress[5][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waveRefAddress[6][13]_i_1 
       (.I0(p_5_in),
        .I1(p_4_in),
        .O(\waveRefAddress[6][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waveRefAddress[7][13]_i_1 
       (.I0(p_2_in),
        .I1(p_1_in),
        .O(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\waveRefAddress[0][0]_i_1_n_0 ),
        .Q(\waveRefOutXCorr[0]_52 [0]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__1_n_5 ),
        .Q(\waveRefOutXCorr[0]_52 [10]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__1_n_4 ),
        .Q(\waveRefOutXCorr[0]_52 [11]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__2_n_7 ),
        .Q(\waveRefOutXCorr[0]_52 [12]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__2_n_6 ),
        .Q(\waveRefOutXCorr[0]_52 [13]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry_n_6 ),
        .Q(\waveRefOutXCorr[0]_52 [1]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry_n_5 ),
        .Q(\waveRefOutXCorr[0]_52 [2]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry_n_4 ),
        .Q(\waveRefOutXCorr[0]_52 [3]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__0_n_7 ),
        .Q(\waveRefOutXCorr[0]_52 [4]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__0_n_6 ),
        .Q(\waveRefOutXCorr[0]_52 [5]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__0_n_5 ),
        .Q(\waveRefOutXCorr[0]_52 [6]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__0_n_4 ),
        .Q(\waveRefOutXCorr[0]_52 [7]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__1_n_7 ),
        .Q(\waveRefOutXCorr[0]_52 [8]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__1_n_6 ),
        .Q(\waveRefOutXCorr[0]_52 [9]),
        .R(\waveRefAddress[0][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\waveRefAddress[0][0]_i_1_n_0 ),
        .Q(\waveRefOutXCorr[1]_53 [0]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__5_n_5 ),
        .Q(\waveRefOutXCorr[1]_53 [10]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__5_n_4 ),
        .Q(\waveRefOutXCorr[1]_53 [11]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__6_n_7 ),
        .Q(\waveRefOutXCorr[1]_53 [12]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__6_n_6 ),
        .Q(\waveRefOutXCorr[1]_53 [13]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__3_n_6 ),
        .Q(\waveRefOutXCorr[1]_53 [1]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__3_n_5 ),
        .Q(\waveRefOutXCorr[1]_53 [2]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__3_n_4 ),
        .Q(\waveRefOutXCorr[1]_53 [3]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__4_n_7 ),
        .Q(\waveRefOutXCorr[1]_53 [4]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__4_n_6 ),
        .Q(\waveRefOutXCorr[1]_53 [5]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__4_n_5 ),
        .Q(\waveRefOutXCorr[1]_53 [6]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__4_n_4 ),
        .Q(\waveRefOutXCorr[1]_53 [7]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__5_n_7 ),
        .Q(\waveRefOutXCorr[1]_53 [8]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__5_n_6 ),
        .Q(\waveRefOutXCorr[1]_53 [9]),
        .R(\waveRefAddress[1][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\waveRefAddress[0][0]_i_1_n_0 ),
        .Q(\waveRefOutXCorr[2]_54 [0]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__9_n_5 ),
        .Q(\waveRefOutXCorr[2]_54 [10]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__9_n_4 ),
        .Q(\waveRefOutXCorr[2]_54 [11]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__10_n_7 ),
        .Q(\waveRefOutXCorr[2]_54 [12]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__10_n_6 ),
        .Q(\waveRefOutXCorr[2]_54 [13]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__7_n_6 ),
        .Q(\waveRefOutXCorr[2]_54 [1]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__7_n_5 ),
        .Q(\waveRefOutXCorr[2]_54 [2]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__7_n_4 ),
        .Q(\waveRefOutXCorr[2]_54 [3]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__8_n_7 ),
        .Q(\waveRefOutXCorr[2]_54 [4]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__8_n_6 ),
        .Q(\waveRefOutXCorr[2]_54 [5]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__8_n_5 ),
        .Q(\waveRefOutXCorr[2]_54 [6]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__8_n_4 ),
        .Q(\waveRefOutXCorr[2]_54 [7]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__9_n_7 ),
        .Q(\waveRefOutXCorr[2]_54 [8]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__9_n_6 ),
        .Q(\waveRefOutXCorr[2]_54 [9]),
        .R(\waveRefAddress[2][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\waveRefAddress[0][0]_i_1_n_0 ),
        .Q(\waveRefOutXCorr[3]_55 [0]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__13_n_5 ),
        .Q(\waveRefOutXCorr[3]_55 [10]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__13_n_4 ),
        .Q(\waveRefOutXCorr[3]_55 [11]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__14_n_7 ),
        .Q(\waveRefOutXCorr[3]_55 [12]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__14_n_6 ),
        .Q(\waveRefOutXCorr[3]_55 [13]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__11_n_6 ),
        .Q(\waveRefOutXCorr[3]_55 [1]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__11_n_5 ),
        .Q(\waveRefOutXCorr[3]_55 [2]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__11_n_4 ),
        .Q(\waveRefOutXCorr[3]_55 [3]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__12_n_7 ),
        .Q(\waveRefOutXCorr[3]_55 [4]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__12_n_6 ),
        .Q(\waveRefOutXCorr[3]_55 [5]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__12_n_5 ),
        .Q(\waveRefOutXCorr[3]_55 [6]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__12_n_4 ),
        .Q(\waveRefOutXCorr[3]_55 [7]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__13_n_7 ),
        .Q(\waveRefOutXCorr[3]_55 [8]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__13_n_6 ),
        .Q(\waveRefOutXCorr[3]_55 [9]),
        .R(\waveRefAddress[3][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\waveRefAddress[0][0]_i_1_n_0 ),
        .Q(\waveRefOutXCorr[4]_56 [0]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__17_n_5 ),
        .Q(\waveRefOutXCorr[4]_56 [10]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__17_n_4 ),
        .Q(\waveRefOutXCorr[4]_56 [11]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__18_n_7 ),
        .Q(\waveRefOutXCorr[4]_56 [12]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__18_n_6 ),
        .Q(\waveRefOutXCorr[4]_56 [13]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__15_n_6 ),
        .Q(\waveRefOutXCorr[4]_56 [1]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__15_n_5 ),
        .Q(\waveRefOutXCorr[4]_56 [2]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__15_n_4 ),
        .Q(\waveRefOutXCorr[4]_56 [3]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__16_n_7 ),
        .Q(\waveRefOutXCorr[4]_56 [4]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__16_n_6 ),
        .Q(\waveRefOutXCorr[4]_56 [5]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__16_n_5 ),
        .Q(\waveRefOutXCorr[4]_56 [6]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__16_n_4 ),
        .Q(\waveRefOutXCorr[4]_56 [7]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__17_n_7 ),
        .Q(\waveRefOutXCorr[4]_56 [8]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__17_n_6 ),
        .Q(\waveRefOutXCorr[4]_56 [9]),
        .R(\waveRefAddress[4][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\waveRefAddress[0][0]_i_1_n_0 ),
        .Q(\waveRefOutXCorr[5]_57 [0]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__21_n_5 ),
        .Q(\waveRefOutXCorr[5]_57 [10]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__21_n_4 ),
        .Q(\waveRefOutXCorr[5]_57 [11]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__22_n_7 ),
        .Q(\waveRefOutXCorr[5]_57 [12]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__22_n_6 ),
        .Q(\waveRefOutXCorr[5]_57 [13]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__19_n_6 ),
        .Q(\waveRefOutXCorr[5]_57 [1]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__19_n_5 ),
        .Q(\waveRefOutXCorr[5]_57 [2]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__19_n_4 ),
        .Q(\waveRefOutXCorr[5]_57 [3]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__20_n_7 ),
        .Q(\waveRefOutXCorr[5]_57 [4]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__20_n_6 ),
        .Q(\waveRefOutXCorr[5]_57 [5]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__20_n_5 ),
        .Q(\waveRefOutXCorr[5]_57 [6]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__20_n_4 ),
        .Q(\waveRefOutXCorr[5]_57 [7]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__21_n_7 ),
        .Q(\waveRefOutXCorr[5]_57 [8]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__21_n_6 ),
        .Q(\waveRefOutXCorr[5]_57 [9]),
        .R(\waveRefAddress[5][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\waveRefAddress[0][0]_i_1_n_0 ),
        .Q(\waveRefOutXCorr[6]_58 [0]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__25_n_5 ),
        .Q(\waveRefOutXCorr[6]_58 [10]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__25_n_4 ),
        .Q(\waveRefOutXCorr[6]_58 [11]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__26_n_7 ),
        .Q(\waveRefOutXCorr[6]_58 [12]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__26_n_6 ),
        .Q(\waveRefOutXCorr[6]_58 [13]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__23_n_6 ),
        .Q(\waveRefOutXCorr[6]_58 [1]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__23_n_5 ),
        .Q(\waveRefOutXCorr[6]_58 [2]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__23_n_4 ),
        .Q(\waveRefOutXCorr[6]_58 [3]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__24_n_7 ),
        .Q(\waveRefOutXCorr[6]_58 [4]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__24_n_6 ),
        .Q(\waveRefOutXCorr[6]_58 [5]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__24_n_5 ),
        .Q(\waveRefOutXCorr[6]_58 [6]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__24_n_4 ),
        .Q(\waveRefOutXCorr[6]_58 [7]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__25_n_7 ),
        .Q(\waveRefOutXCorr[6]_58 [8]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__25_n_6 ),
        .Q(\waveRefOutXCorr[6]_58 [9]),
        .R(\waveRefAddress[6][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\waveRefAddress[0][0]_i_1_n_0 ),
        .Q(\waveRefOutXCorr[7]_59 [0]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__29_n_5 ),
        .Q(\waveRefOutXCorr[7]_59 [10]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__29_n_4 ),
        .Q(\waveRefOutXCorr[7]_59 [11]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__30_n_7 ),
        .Q(\waveRefOutXCorr[7]_59 [12]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__30_n_6 ),
        .Q(\waveRefOutXCorr[7]_59 [13]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__27_n_6 ),
        .Q(\waveRefOutXCorr[7]_59 [1]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__27_n_5 ),
        .Q(\waveRefOutXCorr[7]_59 [2]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__27_n_4 ),
        .Q(\waveRefOutXCorr[7]_59 [3]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__28_n_7 ),
        .Q(\waveRefOutXCorr[7]_59 [4]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__28_n_6 ),
        .Q(\waveRefOutXCorr[7]_59 [5]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__28_n_5 ),
        .Q(\waveRefOutXCorr[7]_59 [6]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__28_n_4 ),
        .Q(\waveRefOutXCorr[7]_59 [7]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__29_n_7 ),
        .Q(\waveRefOutXCorr[7]_59 [8]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[7][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/i___0_carry__29_n_6 ),
        .Q(\waveRefOutXCorr[7]_59 [9]),
        .R(\waveRefAddress[7][13]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(countMulti_reg__0[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[0] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_105),
        .Q(xcorr1[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[10] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_95),
        .Q(xcorr1[10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[11] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_94),
        .Q(xcorr1[11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[12] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_93),
        .Q(xcorr1[12]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[13] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_92),
        .Q(xcorr1[13]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[14] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_91),
        .Q(xcorr1[14]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[15] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_90),
        .Q(xcorr1[15]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[16] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_89),
        .Q(xcorr1[16]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[17] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_88),
        .Q(xcorr1[17]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[18] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_87),
        .Q(xcorr1[18]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[19] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_86),
        .Q(xcorr1[19]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[1] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_104),
        .Q(xcorr1[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[20] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_85),
        .Q(xcorr1[20]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[21] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_84),
        .Q(xcorr1[21]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[22] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_83),
        .Q(xcorr1[22]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[23] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_82),
        .Q(xcorr1[23]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[24] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_81),
        .Q(xcorr1[24]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[25] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_80),
        .Q(xcorr1[25]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[26] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_79),
        .Q(xcorr1[26]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[27] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_78),
        .Q(xcorr1[27]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[28] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_77),
        .Q(xcorr1[28]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[29] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_76),
        .Q(xcorr1[29]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[2] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_103),
        .Q(xcorr1[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[30] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_75),
        .Q(xcorr1[30]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[31] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_74),
        .Q(xcorr1[31]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[32] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_73),
        .Q(xcorr1[32]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[33] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_72),
        .Q(xcorr1[33]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[34] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_71),
        .Q(xcorr1[34]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[35] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_70),
        .Q(xcorr1[35]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[3] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_102),
        .Q(xcorr1[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[4] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_101),
        .Q(xcorr1[4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[5] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_100),
        .Q(xcorr1[5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[6] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_99),
        .Q(xcorr1[6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[7] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_98),
        .Q(xcorr1[7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[8] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_97),
        .Q(xcorr1[8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr1_reg[9] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product1_reg_n_96),
        .Q(xcorr1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \xcorr[35]_i_1 
       (.I0(\xcorr[35]_i_2_n_0 ),
        .I1(countMulti_reg__0[5]),
        .I2(countMulti_reg__0[4]),
        .I3(countMulti_reg__0[10]),
        .I4(countMulti_reg__0[9]),
        .I5(\xcorr[35]_i_3_n_0 ),
        .O(\xcorr[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \xcorr[35]_i_2 
       (.I0(countMulti_reg__0[6]),
        .I1(countMulti_reg__0[7]),
        .I2(countMulti_reg__0[2]),
        .I3(countMulti_reg__0[0]),
        .I4(countMulti_reg__0[11]),
        .I5(countMulti_reg__0[8]),
        .O(\xcorr[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xcorr[35]_i_3 
       (.I0(countMulti_reg[14]),
        .I1(countMulti_reg[15]),
        .I2(countMulti_reg[12]),
        .I3(countMulti_reg[13]),
        .I4(countMulti_reg__0[3]),
        .I5(countMulti_reg__0[1]),
        .O(\xcorr[35]_i_3_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[0] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_105),
        .Q(xcorr[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[10] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_95),
        .Q(xcorr[10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[11] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_94),
        .Q(xcorr[11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[12] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_93),
        .Q(xcorr[12]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[13] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_92),
        .Q(xcorr[13]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[14] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_91),
        .Q(xcorr[14]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[15] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_90),
        .Q(xcorr[15]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[16] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_89),
        .Q(xcorr[16]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[17] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_88),
        .Q(xcorr[17]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[18] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_87),
        .Q(xcorr[18]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[19] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_86),
        .Q(xcorr[19]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[1] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_104),
        .Q(xcorr[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[20] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_85),
        .Q(xcorr[20]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[21] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_84),
        .Q(xcorr[21]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[22] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_83),
        .Q(xcorr[22]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[23] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_82),
        .Q(xcorr[23]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[24] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_81),
        .Q(xcorr[24]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[25] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_80),
        .Q(xcorr[25]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[26] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_79),
        .Q(xcorr[26]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[27] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_78),
        .Q(xcorr[27]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[28] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_77),
        .Q(xcorr[28]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[29] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_76),
        .Q(xcorr[29]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[2] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_103),
        .Q(xcorr[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[30] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_75),
        .Q(xcorr[30]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[31] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_74),
        .Q(xcorr[31]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[32] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_73),
        .Q(xcorr[32]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[33] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_72),
        .Q(xcorr[33]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[34] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_71),
        .Q(xcorr[34]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[35] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_70),
        .Q(xcorr[35]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[3] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_102),
        .Q(xcorr[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[4] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_101),
        .Q(xcorr[4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[5] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_100),
        .Q(xcorr[5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[6] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_99),
        .Q(xcorr[6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[7] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_98),
        .Q(xcorr[7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[8] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_97),
        .Q(xcorr[8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \xcorr_reg[9] 
       (.C(clk),
        .CE(\xcorr[35]_i_1_n_0 ),
        .D(product_reg_n_96),
        .Q(xcorr[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "XCorr_BramMux" *) 
module MicroBlaze_Wrapper_XCorr_0_0_XCorr_BramMux
   (Q,
    \Ref0_reg[1][11]_0 ,
    \Ref0_reg[2][11]_0 ,
    \Ref0_reg[3][11]_0 ,
    \Ref0_reg[4][11]_0 ,
    \Ref0_reg[5][11]_0 ,
    \Ref0_reg[6][11]_0 ,
    \Ref0_reg[7][11]_0 ,
    \RefAddress_reg[0][11]_0 ,
    \RefAddress_reg[1][11]_0 ,
    \RefAddress_reg[2][11]_0 ,
    \RefAddress_reg[3][11]_0 ,
    \RefAddress_reg[4][11]_0 ,
    \RefAddress_reg[5][11]_0 ,
    \RefAddress_reg[6][11]_0 ,
    D,
    clk,
    \Ref0_reg[1][11]_1 ,
    \Ref0_reg[2][11]_1 ,
    \Ref0_reg[3][11]_1 ,
    \Ref0_reg[4][11]_1 ,
    \Ref0_reg[5][11]_1 ,
    \Ref0_reg[6][11]_1 ,
    \Ref0_reg[7][11]_1 ,
    \RefAddress_reg[0][11]_1 ,
    SR,
    \RefAddress_reg[1][11]_1 ,
    \RefAddress_reg[2][11]_1 ,
    \RefAddress_reg[2][11]_2 ,
    \RefAddress_reg[3][11]_1 ,
    \RefAddress_reg[3][11]_2 ,
    \RefAddress_reg[4][11]_1 ,
    \RefAddress_reg[4][11]_2 ,
    \RefAddress_reg[5][11]_1 ,
    \RefAddress_reg[5][11]_2 ,
    \RefAddress_reg[6][11]_1 ,
    \RefAddress_reg[6][11]_2 );
  output [11:0]Q;
  output [11:0]\Ref0_reg[1][11]_0 ;
  output [11:0]\Ref0_reg[2][11]_0 ;
  output [11:0]\Ref0_reg[3][11]_0 ;
  output [11:0]\Ref0_reg[4][11]_0 ;
  output [11:0]\Ref0_reg[5][11]_0 ;
  output [11:0]\Ref0_reg[6][11]_0 ;
  output [11:0]\Ref0_reg[7][11]_0 ;
  output [11:0]\RefAddress_reg[0][11]_0 ;
  output [11:0]\RefAddress_reg[1][11]_0 ;
  output [11:0]\RefAddress_reg[2][11]_0 ;
  output [11:0]\RefAddress_reg[3][11]_0 ;
  output [11:0]\RefAddress_reg[4][11]_0 ;
  output [11:0]\RefAddress_reg[5][11]_0 ;
  output [11:0]\RefAddress_reg[6][11]_0 ;
  input [11:0]D;
  input clk;
  input [11:0]\Ref0_reg[1][11]_1 ;
  input [11:0]\Ref0_reg[2][11]_1 ;
  input [11:0]\Ref0_reg[3][11]_1 ;
  input [11:0]\Ref0_reg[4][11]_1 ;
  input [11:0]\Ref0_reg[5][11]_1 ;
  input [11:0]\Ref0_reg[6][11]_1 ;
  input [11:0]\Ref0_reg[7][11]_1 ;
  input [11:0]\RefAddress_reg[0][11]_1 ;
  input [0:0]SR;
  input [11:0]\RefAddress_reg[1][11]_1 ;
  input [0:0]\RefAddress_reg[2][11]_1 ;
  input [11:0]\RefAddress_reg[2][11]_2 ;
  input [0:0]\RefAddress_reg[3][11]_1 ;
  input [11:0]\RefAddress_reg[3][11]_2 ;
  input [0:0]\RefAddress_reg[4][11]_1 ;
  input [11:0]\RefAddress_reg[4][11]_2 ;
  input [0:0]\RefAddress_reg[5][11]_1 ;
  input [11:0]\RefAddress_reg[5][11]_2 ;
  input [0:0]\RefAddress_reg[6][11]_1 ;
  input [11:0]\RefAddress_reg[6][11]_2 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]\Ref0_reg[1][11]_0 ;
  wire [11:0]\Ref0_reg[1][11]_1 ;
  wire [11:0]\Ref0_reg[2][11]_0 ;
  wire [11:0]\Ref0_reg[2][11]_1 ;
  wire [11:0]\Ref0_reg[3][11]_0 ;
  wire [11:0]\Ref0_reg[3][11]_1 ;
  wire [11:0]\Ref0_reg[4][11]_0 ;
  wire [11:0]\Ref0_reg[4][11]_1 ;
  wire [11:0]\Ref0_reg[5][11]_0 ;
  wire [11:0]\Ref0_reg[5][11]_1 ;
  wire [11:0]\Ref0_reg[6][11]_0 ;
  wire [11:0]\Ref0_reg[6][11]_1 ;
  wire [11:0]\Ref0_reg[7][11]_0 ;
  wire [11:0]\Ref0_reg[7][11]_1 ;
  wire [11:0]\RefAddress_reg[0][11]_0 ;
  wire [11:0]\RefAddress_reg[0][11]_1 ;
  wire [11:0]\RefAddress_reg[1][11]_0 ;
  wire [11:0]\RefAddress_reg[1][11]_1 ;
  wire [11:0]\RefAddress_reg[2][11]_0 ;
  wire [0:0]\RefAddress_reg[2][11]_1 ;
  wire [11:0]\RefAddress_reg[2][11]_2 ;
  wire [11:0]\RefAddress_reg[3][11]_0 ;
  wire [0:0]\RefAddress_reg[3][11]_1 ;
  wire [11:0]\RefAddress_reg[3][11]_2 ;
  wire [11:0]\RefAddress_reg[4][11]_0 ;
  wire [0:0]\RefAddress_reg[4][11]_1 ;
  wire [11:0]\RefAddress_reg[4][11]_2 ;
  wire [11:0]\RefAddress_reg[5][11]_0 ;
  wire [0:0]\RefAddress_reg[5][11]_1 ;
  wire [11:0]\RefAddress_reg[5][11]_2 ;
  wire [11:0]\RefAddress_reg[6][11]_0 ;
  wire [0:0]\RefAddress_reg[6][11]_1 ;
  wire [11:0]\RefAddress_reg[6][11]_2 ;
  wire [0:0]SR;
  wire clk;

  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [0]),
        .Q(\Ref0_reg[1][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [10]),
        .Q(\Ref0_reg[1][11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [11]),
        .Q(\Ref0_reg[1][11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [1]),
        .Q(\Ref0_reg[1][11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [2]),
        .Q(\Ref0_reg[1][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [3]),
        .Q(\Ref0_reg[1][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [4]),
        .Q(\Ref0_reg[1][11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [5]),
        .Q(\Ref0_reg[1][11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [6]),
        .Q(\Ref0_reg[1][11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [7]),
        .Q(\Ref0_reg[1][11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [8]),
        .Q(\Ref0_reg[1][11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[1][11]_1 [9]),
        .Q(\Ref0_reg[1][11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [0]),
        .Q(\Ref0_reg[2][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [10]),
        .Q(\Ref0_reg[2][11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [11]),
        .Q(\Ref0_reg[2][11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [1]),
        .Q(\Ref0_reg[2][11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [2]),
        .Q(\Ref0_reg[2][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [3]),
        .Q(\Ref0_reg[2][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [4]),
        .Q(\Ref0_reg[2][11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [5]),
        .Q(\Ref0_reg[2][11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [6]),
        .Q(\Ref0_reg[2][11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [7]),
        .Q(\Ref0_reg[2][11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [8]),
        .Q(\Ref0_reg[2][11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[2][11]_1 [9]),
        .Q(\Ref0_reg[2][11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [0]),
        .Q(\Ref0_reg[3][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [10]),
        .Q(\Ref0_reg[3][11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [11]),
        .Q(\Ref0_reg[3][11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [1]),
        .Q(\Ref0_reg[3][11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [2]),
        .Q(\Ref0_reg[3][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [3]),
        .Q(\Ref0_reg[3][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [4]),
        .Q(\Ref0_reg[3][11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [5]),
        .Q(\Ref0_reg[3][11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [6]),
        .Q(\Ref0_reg[3][11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [7]),
        .Q(\Ref0_reg[3][11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [8]),
        .Q(\Ref0_reg[3][11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[3][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[3][11]_1 [9]),
        .Q(\Ref0_reg[3][11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [0]),
        .Q(\Ref0_reg[4][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [10]),
        .Q(\Ref0_reg[4][11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [11]),
        .Q(\Ref0_reg[4][11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [1]),
        .Q(\Ref0_reg[4][11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [2]),
        .Q(\Ref0_reg[4][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [3]),
        .Q(\Ref0_reg[4][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [4]),
        .Q(\Ref0_reg[4][11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [5]),
        .Q(\Ref0_reg[4][11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [6]),
        .Q(\Ref0_reg[4][11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [7]),
        .Q(\Ref0_reg[4][11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [8]),
        .Q(\Ref0_reg[4][11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[4][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[4][11]_1 [9]),
        .Q(\Ref0_reg[4][11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [0]),
        .Q(\Ref0_reg[5][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [10]),
        .Q(\Ref0_reg[5][11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [11]),
        .Q(\Ref0_reg[5][11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [1]),
        .Q(\Ref0_reg[5][11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [2]),
        .Q(\Ref0_reg[5][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [3]),
        .Q(\Ref0_reg[5][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [4]),
        .Q(\Ref0_reg[5][11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [5]),
        .Q(\Ref0_reg[5][11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [6]),
        .Q(\Ref0_reg[5][11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [7]),
        .Q(\Ref0_reg[5][11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [8]),
        .Q(\Ref0_reg[5][11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[5][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[5][11]_1 [9]),
        .Q(\Ref0_reg[5][11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [0]),
        .Q(\Ref0_reg[6][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [10]),
        .Q(\Ref0_reg[6][11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [11]),
        .Q(\Ref0_reg[6][11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [1]),
        .Q(\Ref0_reg[6][11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [2]),
        .Q(\Ref0_reg[6][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [3]),
        .Q(\Ref0_reg[6][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [4]),
        .Q(\Ref0_reg[6][11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [5]),
        .Q(\Ref0_reg[6][11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [6]),
        .Q(\Ref0_reg[6][11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [7]),
        .Q(\Ref0_reg[6][11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [8]),
        .Q(\Ref0_reg[6][11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[6][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[6][11]_1 [9]),
        .Q(\Ref0_reg[6][11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [0]),
        .Q(\Ref0_reg[7][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [10]),
        .Q(\Ref0_reg[7][11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [11]),
        .Q(\Ref0_reg[7][11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [1]),
        .Q(\Ref0_reg[7][11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [2]),
        .Q(\Ref0_reg[7][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [3]),
        .Q(\Ref0_reg[7][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [4]),
        .Q(\Ref0_reg[7][11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [5]),
        .Q(\Ref0_reg[7][11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [6]),
        .Q(\Ref0_reg[7][11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [7]),
        .Q(\Ref0_reg[7][11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [8]),
        .Q(\Ref0_reg[7][11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \Ref0_reg[7][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\Ref0_reg[7][11]_1 [9]),
        .Q(\Ref0_reg[7][11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [0]),
        .Q(\RefAddress_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [10]),
        .Q(\RefAddress_reg[0][11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [11]),
        .Q(\RefAddress_reg[0][11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [1]),
        .Q(\RefAddress_reg[0][11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [2]),
        .Q(\RefAddress_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [3]),
        .Q(\RefAddress_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [4]),
        .Q(\RefAddress_reg[0][11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [5]),
        .Q(\RefAddress_reg[0][11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [6]),
        .Q(\RefAddress_reg[0][11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [7]),
        .Q(\RefAddress_reg[0][11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [8]),
        .Q(\RefAddress_reg[0][11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[0][11]_1 [9]),
        .Q(\RefAddress_reg[0][11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [0]),
        .Q(\RefAddress_reg[1][11]_0 [0]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [10]),
        .Q(\RefAddress_reg[1][11]_0 [10]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [11]),
        .Q(\RefAddress_reg[1][11]_0 [11]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [1]),
        .Q(\RefAddress_reg[1][11]_0 [1]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [2]),
        .Q(\RefAddress_reg[1][11]_0 [2]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [3]),
        .Q(\RefAddress_reg[1][11]_0 [3]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [4]),
        .Q(\RefAddress_reg[1][11]_0 [4]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [5]),
        .Q(\RefAddress_reg[1][11]_0 [5]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [6]),
        .Q(\RefAddress_reg[1][11]_0 [6]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [7]),
        .Q(\RefAddress_reg[1][11]_0 [7]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [8]),
        .Q(\RefAddress_reg[1][11]_0 [8]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[1][11]_1 [9]),
        .Q(\RefAddress_reg[1][11]_0 [9]),
        .R(SR));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [0]),
        .Q(\RefAddress_reg[2][11]_0 [0]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [10]),
        .Q(\RefAddress_reg[2][11]_0 [10]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [11]),
        .Q(\RefAddress_reg[2][11]_0 [11]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [1]),
        .Q(\RefAddress_reg[2][11]_0 [1]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [2]),
        .Q(\RefAddress_reg[2][11]_0 [2]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [3]),
        .Q(\RefAddress_reg[2][11]_0 [3]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [4]),
        .Q(\RefAddress_reg[2][11]_0 [4]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [5]),
        .Q(\RefAddress_reg[2][11]_0 [5]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [6]),
        .Q(\RefAddress_reg[2][11]_0 [6]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [7]),
        .Q(\RefAddress_reg[2][11]_0 [7]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [8]),
        .Q(\RefAddress_reg[2][11]_0 [8]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[2][11]_2 [9]),
        .Q(\RefAddress_reg[2][11]_0 [9]),
        .R(\RefAddress_reg[2][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [0]),
        .Q(\RefAddress_reg[3][11]_0 [0]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [10]),
        .Q(\RefAddress_reg[3][11]_0 [10]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [11]),
        .Q(\RefAddress_reg[3][11]_0 [11]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [1]),
        .Q(\RefAddress_reg[3][11]_0 [1]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [2]),
        .Q(\RefAddress_reg[3][11]_0 [2]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [3]),
        .Q(\RefAddress_reg[3][11]_0 [3]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [4]),
        .Q(\RefAddress_reg[3][11]_0 [4]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [5]),
        .Q(\RefAddress_reg[3][11]_0 [5]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [6]),
        .Q(\RefAddress_reg[3][11]_0 [6]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [7]),
        .Q(\RefAddress_reg[3][11]_0 [7]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [8]),
        .Q(\RefAddress_reg[3][11]_0 [8]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[3][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[3][11]_2 [9]),
        .Q(\RefAddress_reg[3][11]_0 [9]),
        .R(\RefAddress_reg[3][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [0]),
        .Q(\RefAddress_reg[4][11]_0 [0]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [10]),
        .Q(\RefAddress_reg[4][11]_0 [10]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [11]),
        .Q(\RefAddress_reg[4][11]_0 [11]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [1]),
        .Q(\RefAddress_reg[4][11]_0 [1]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [2]),
        .Q(\RefAddress_reg[4][11]_0 [2]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [3]),
        .Q(\RefAddress_reg[4][11]_0 [3]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [4]),
        .Q(\RefAddress_reg[4][11]_0 [4]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [5]),
        .Q(\RefAddress_reg[4][11]_0 [5]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [6]),
        .Q(\RefAddress_reg[4][11]_0 [6]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [7]),
        .Q(\RefAddress_reg[4][11]_0 [7]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [8]),
        .Q(\RefAddress_reg[4][11]_0 [8]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[4][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[4][11]_2 [9]),
        .Q(\RefAddress_reg[4][11]_0 [9]),
        .R(\RefAddress_reg[4][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [0]),
        .Q(\RefAddress_reg[5][11]_0 [0]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [10]),
        .Q(\RefAddress_reg[5][11]_0 [10]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [11]),
        .Q(\RefAddress_reg[5][11]_0 [11]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [1]),
        .Q(\RefAddress_reg[5][11]_0 [1]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [2]),
        .Q(\RefAddress_reg[5][11]_0 [2]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [3]),
        .Q(\RefAddress_reg[5][11]_0 [3]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [4]),
        .Q(\RefAddress_reg[5][11]_0 [4]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [5]),
        .Q(\RefAddress_reg[5][11]_0 [5]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [6]),
        .Q(\RefAddress_reg[5][11]_0 [6]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [7]),
        .Q(\RefAddress_reg[5][11]_0 [7]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [8]),
        .Q(\RefAddress_reg[5][11]_0 [8]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[5][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[5][11]_2 [9]),
        .Q(\RefAddress_reg[5][11]_0 [9]),
        .R(\RefAddress_reg[5][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [0]),
        .Q(\RefAddress_reg[6][11]_0 [0]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [10]),
        .Q(\RefAddress_reg[6][11]_0 [10]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [11]),
        .Q(\RefAddress_reg[6][11]_0 [11]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [1]),
        .Q(\RefAddress_reg[6][11]_0 [1]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [2]),
        .Q(\RefAddress_reg[6][11]_0 [2]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [3]),
        .Q(\RefAddress_reg[6][11]_0 [3]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [4]),
        .Q(\RefAddress_reg[6][11]_0 [4]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [5]),
        .Q(\RefAddress_reg[6][11]_0 [5]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [6]),
        .Q(\RefAddress_reg[6][11]_0 [6]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [7]),
        .Q(\RefAddress_reg[6][11]_0 [7]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [8]),
        .Q(\RefAddress_reg[6][11]_0 [8]),
        .R(\RefAddress_reg[6][11]_1 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \RefAddress_reg[6][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\RefAddress_reg[6][11]_2 [9]),
        .Q(\RefAddress_reg[6][11]_0 [9]),
        .R(\RefAddress_reg[6][11]_1 ));
endmodule

(* ORIG_REF_NAME = "XCorr_waveParser" *) 
module MicroBlaze_Wrapper_XCorr_0_0_XCorr_waveParser
   (\waveRefAddress[1] ,
    \waveRefAddress[2] ,
    \waveRefAddress[3] ,
    \waveRefAddress[4] ,
    \waveRefAddress[5] ,
    \waveRefAddress[6] ,
    Q,
    \waveXAddress_reg[2][11]_0 ,
    \waveXAddress_reg[3][11]_0 ,
    \waveXAddress_reg[4][11]_0 ,
    \waveXAddress_reg[5][11]_0 ,
    \waveXAddress_reg[6][11]_0 ,
    \waveXAddress_reg[7][11]_0 ,
    \waveYAddress[0] ,
    clk1Mhz);
  output [11:0]\waveRefAddress[1] ;
  output [11:0]\waveRefAddress[2] ;
  output [11:0]\waveRefAddress[3] ;
  output [11:0]\waveRefAddress[4] ;
  output [11:0]\waveRefAddress[5] ;
  output [11:0]\waveRefAddress[6] ;
  output [9:0]Q;
  output [8:0]\waveXAddress_reg[2][11]_0 ;
  output [9:0]\waveXAddress_reg[3][11]_0 ;
  output [8:0]\waveXAddress_reg[4][11]_0 ;
  output [10:0]\waveXAddress_reg[5][11]_0 ;
  output [9:0]\waveXAddress_reg[6][11]_0 ;
  output [11:0]\waveXAddress_reg[7][11]_0 ;
  output [11:0]\waveYAddress[0] ;
  input clk1Mhz;

  wire [31:0]MemoryAddress0;
  wire MemoryAddress0_carry__0_i_1_n_0;
  wire MemoryAddress0_carry__0_i_2_n_0;
  wire MemoryAddress0_carry__0_i_3_n_0;
  wire MemoryAddress0_carry__0_i_4_n_0;
  wire MemoryAddress0_carry__0_n_0;
  wire MemoryAddress0_carry__0_n_1;
  wire MemoryAddress0_carry__0_n_2;
  wire MemoryAddress0_carry__0_n_3;
  wire MemoryAddress0_carry__1_i_1_n_0;
  wire MemoryAddress0_carry__1_i_2_n_0;
  wire MemoryAddress0_carry__1_i_3_n_0;
  wire MemoryAddress0_carry__1_i_4_n_0;
  wire MemoryAddress0_carry__1_n_0;
  wire MemoryAddress0_carry__1_n_1;
  wire MemoryAddress0_carry__1_n_2;
  wire MemoryAddress0_carry__1_n_3;
  wire MemoryAddress0_carry__2_i_1_n_0;
  wire MemoryAddress0_carry__2_i_2_n_0;
  wire MemoryAddress0_carry__2_i_3_n_0;
  wire MemoryAddress0_carry__2_i_4_n_0;
  wire MemoryAddress0_carry__2_n_0;
  wire MemoryAddress0_carry__2_n_1;
  wire MemoryAddress0_carry__2_n_2;
  wire MemoryAddress0_carry__2_n_3;
  wire MemoryAddress0_carry__3_i_1_n_0;
  wire MemoryAddress0_carry__3_i_2_n_0;
  wire MemoryAddress0_carry__3_i_3_n_0;
  wire MemoryAddress0_carry__3_i_4_n_0;
  wire MemoryAddress0_carry__3_n_0;
  wire MemoryAddress0_carry__3_n_1;
  wire MemoryAddress0_carry__3_n_2;
  wire MemoryAddress0_carry__3_n_3;
  wire MemoryAddress0_carry__4_i_1_n_0;
  wire MemoryAddress0_carry__4_i_2_n_0;
  wire MemoryAddress0_carry__4_i_3_n_0;
  wire MemoryAddress0_carry__4_i_4_n_0;
  wire MemoryAddress0_carry__4_n_0;
  wire MemoryAddress0_carry__4_n_1;
  wire MemoryAddress0_carry__4_n_2;
  wire MemoryAddress0_carry__4_n_3;
  wire MemoryAddress0_carry__5_i_1_n_0;
  wire MemoryAddress0_carry__5_i_2_n_0;
  wire MemoryAddress0_carry__5_i_3_n_0;
  wire MemoryAddress0_carry__5_i_4_n_0;
  wire MemoryAddress0_carry__5_n_0;
  wire MemoryAddress0_carry__5_n_1;
  wire MemoryAddress0_carry__5_n_2;
  wire MemoryAddress0_carry__5_n_3;
  wire MemoryAddress0_carry__6_i_1_n_0;
  wire MemoryAddress0_carry__6_i_2_n_0;
  wire MemoryAddress0_carry__6_i_3_n_0;
  wire MemoryAddress0_carry__6_n_2;
  wire MemoryAddress0_carry__6_n_3;
  wire MemoryAddress0_carry_i_1_n_0;
  wire MemoryAddress0_carry_i_2_n_0;
  wire MemoryAddress0_carry_i_3_n_0;
  wire MemoryAddress0_carry_i_4_n_0;
  wire MemoryAddress0_carry_n_0;
  wire MemoryAddress0_carry_n_1;
  wire MemoryAddress0_carry_n_2;
  wire MemoryAddress0_carry_n_3;
  wire \MemoryAddress[31]_i_2_n_0 ;
  wire \MemoryAddress[31]_i_3_n_0 ;
  wire \MemoryAddress[31]_i_4_n_0 ;
  wire \MemoryAddress[31]_i_5_n_0 ;
  wire \MemoryAddress[31]_i_6_n_0 ;
  wire \MemoryAddress[31]_i_7_n_0 ;
  wire \MemoryAddress[31]_i_8_n_0 ;
  wire \MemoryAddress_reg_n_0_[0] ;
  wire \MemoryAddress_reg_n_0_[10] ;
  wire \MemoryAddress_reg_n_0_[11] ;
  wire \MemoryAddress_reg_n_0_[12] ;
  wire \MemoryAddress_reg_n_0_[13] ;
  wire \MemoryAddress_reg_n_0_[14] ;
  wire \MemoryAddress_reg_n_0_[15] ;
  wire \MemoryAddress_reg_n_0_[16] ;
  wire \MemoryAddress_reg_n_0_[17] ;
  wire \MemoryAddress_reg_n_0_[18] ;
  wire \MemoryAddress_reg_n_0_[19] ;
  wire \MemoryAddress_reg_n_0_[1] ;
  wire \MemoryAddress_reg_n_0_[20] ;
  wire \MemoryAddress_reg_n_0_[21] ;
  wire \MemoryAddress_reg_n_0_[22] ;
  wire \MemoryAddress_reg_n_0_[23] ;
  wire \MemoryAddress_reg_n_0_[24] ;
  wire \MemoryAddress_reg_n_0_[25] ;
  wire \MemoryAddress_reg_n_0_[26] ;
  wire \MemoryAddress_reg_n_0_[27] ;
  wire \MemoryAddress_reg_n_0_[28] ;
  wire \MemoryAddress_reg_n_0_[29] ;
  wire \MemoryAddress_reg_n_0_[2] ;
  wire \MemoryAddress_reg_n_0_[30] ;
  wire \MemoryAddress_reg_n_0_[31] ;
  wire \MemoryAddress_reg_n_0_[3] ;
  wire \MemoryAddress_reg_n_0_[4] ;
  wire \MemoryAddress_reg_n_0_[5] ;
  wire \MemoryAddress_reg_n_0_[6] ;
  wire \MemoryAddress_reg_n_0_[7] ;
  wire \MemoryAddress_reg_n_0_[8] ;
  wire \MemoryAddress_reg_n_0_[9] ;
  wire [9:0]Q;
  wire clk1Mhz;
  wire p_0_in;
  wire [11:2]p_1_in;
  wire [11:0]\waveRefAddress[1] ;
  wire \waveRefAddress[1][11]_i_10_n_0 ;
  wire \waveRefAddress[1][11]_i_11_n_0 ;
  wire \waveRefAddress[1][11]_i_12_n_0 ;
  wire \waveRefAddress[1][11]_i_13_n_0 ;
  wire \waveRefAddress[1][11]_i_14_n_0 ;
  wire \waveRefAddress[1][11]_i_17_n_0 ;
  wire \waveRefAddress[1][11]_i_18_n_0 ;
  wire \waveRefAddress[1][11]_i_19_n_0 ;
  wire \waveRefAddress[1][11]_i_1_n_0 ;
  wire \waveRefAddress[1][11]_i_22_n_0 ;
  wire \waveRefAddress[1][11]_i_23_n_0 ;
  wire \waveRefAddress[1][11]_i_24_n_0 ;
  wire \waveRefAddress[1][11]_i_25_n_0 ;
  wire \waveRefAddress[1][11]_i_26_n_0 ;
  wire \waveRefAddress[1][11]_i_27_n_0 ;
  wire \waveRefAddress[1][11]_i_28_n_0 ;
  wire \waveRefAddress[1][11]_i_29_n_0 ;
  wire \waveRefAddress[1][11]_i_31_n_0 ;
  wire \waveRefAddress[1][11]_i_32_n_0 ;
  wire \waveRefAddress[1][11]_i_33_n_0 ;
  wire \waveRefAddress[1][11]_i_34_n_0 ;
  wire \waveRefAddress[1][11]_i_35_n_0 ;
  wire \waveRefAddress[1][11]_i_36_n_0 ;
  wire \waveRefAddress[1][11]_i_37_n_0 ;
  wire \waveRefAddress[1][11]_i_38_n_0 ;
  wire \waveRefAddress[1][11]_i_39_n_0 ;
  wire \waveRefAddress[1][11]_i_3_n_0 ;
  wire \waveRefAddress[1][11]_i_40_n_0 ;
  wire \waveRefAddress[1][11]_i_41_n_0 ;
  wire \waveRefAddress[1][11]_i_42_n_0 ;
  wire \waveRefAddress[1][11]_i_43_n_0 ;
  wire \waveRefAddress[1][11]_i_5_n_0 ;
  wire \waveRefAddress[1][11]_i_6_n_0 ;
  wire \waveRefAddress[1][11]_i_7_n_0 ;
  wire \waveRefAddress[1][11]_i_8_n_0 ;
  wire \waveRefAddress[1][4]_i_2_n_0 ;
  wire \waveRefAddress[1][4]_i_3_n_0 ;
  wire \waveRefAddress[1][4]_i_4_n_0 ;
  wire \waveRefAddress[1][8]_i_2_n_0 ;
  wire [11:0]\waveRefAddress[2] ;
  wire \waveRefAddress[2][11]_i_10_n_0 ;
  wire \waveRefAddress[2][11]_i_11_n_0 ;
  wire \waveRefAddress[2][11]_i_12_n_0 ;
  wire \waveRefAddress[2][11]_i_13_n_0 ;
  wire \waveRefAddress[2][11]_i_14_n_0 ;
  wire \waveRefAddress[2][11]_i_15_n_0 ;
  wire \waveRefAddress[2][11]_i_18_n_0 ;
  wire \waveRefAddress[2][11]_i_19_n_0 ;
  wire \waveRefAddress[2][11]_i_1_n_0 ;
  wire \waveRefAddress[2][11]_i_21_n_0 ;
  wire \waveRefAddress[2][11]_i_22_n_0 ;
  wire \waveRefAddress[2][11]_i_23_n_0 ;
  wire \waveRefAddress[2][11]_i_24_n_0 ;
  wire \waveRefAddress[2][11]_i_26_n_0 ;
  wire \waveRefAddress[2][11]_i_27_n_0 ;
  wire \waveRefAddress[2][11]_i_28_n_0 ;
  wire \waveRefAddress[2][11]_i_29_n_0 ;
  wire \waveRefAddress[2][11]_i_31_n_0 ;
  wire \waveRefAddress[2][11]_i_32_n_0 ;
  wire \waveRefAddress[2][11]_i_33_n_0 ;
  wire \waveRefAddress[2][11]_i_34_n_0 ;
  wire \waveRefAddress[2][11]_i_35_n_0 ;
  wire \waveRefAddress[2][11]_i_36_n_0 ;
  wire \waveRefAddress[2][11]_i_37_n_0 ;
  wire \waveRefAddress[2][11]_i_38_n_0 ;
  wire \waveRefAddress[2][11]_i_39_n_0 ;
  wire \waveRefAddress[2][11]_i_40_n_0 ;
  wire \waveRefAddress[2][11]_i_41_n_0 ;
  wire \waveRefAddress[2][11]_i_42_n_0 ;
  wire \waveRefAddress[2][11]_i_5_n_0 ;
  wire \waveRefAddress[2][11]_i_6_n_0 ;
  wire \waveRefAddress[2][11]_i_7_n_0 ;
  wire \waveRefAddress[2][11]_i_8_n_0 ;
  wire \waveRefAddress[2][11]_i_9_n_0 ;
  wire \waveRefAddress[2][5]_i_2_n_0 ;
  wire \waveRefAddress[2][5]_i_3_n_0 ;
  wire \waveRefAddress[2][5]_i_4_n_0 ;
  wire \waveRefAddress[2][9]_i_2_n_0 ;
  wire [11:0]\waveRefAddress[3] ;
  wire \waveRefAddress[3][11]_i_10_n_0 ;
  wire \waveRefAddress[3][11]_i_11_n_0 ;
  wire \waveRefAddress[3][11]_i_12_n_0 ;
  wire \waveRefAddress[3][11]_i_17_n_0 ;
  wire \waveRefAddress[3][11]_i_18_n_0 ;
  wire \waveRefAddress[3][11]_i_19_n_0 ;
  wire \waveRefAddress[3][11]_i_1_n_0 ;
  wire \waveRefAddress[3][11]_i_20_n_0 ;
  wire \waveRefAddress[3][11]_i_21_n_0 ;
  wire \waveRefAddress[3][11]_i_22_n_0 ;
  wire \waveRefAddress[3][11]_i_24_n_0 ;
  wire \waveRefAddress[3][11]_i_25_n_0 ;
  wire \waveRefAddress[3][11]_i_26_n_0 ;
  wire \waveRefAddress[3][11]_i_27_n_0 ;
  wire \waveRefAddress[3][11]_i_28_n_0 ;
  wire \waveRefAddress[3][11]_i_29_n_0 ;
  wire \waveRefAddress[3][11]_i_30_n_0 ;
  wire \waveRefAddress[3][11]_i_31_n_0 ;
  wire \waveRefAddress[3][11]_i_32_n_0 ;
  wire \waveRefAddress[3][11]_i_33_n_0 ;
  wire \waveRefAddress[3][11]_i_34_n_0 ;
  wire \waveRefAddress[3][11]_i_35_n_0 ;
  wire \waveRefAddress[3][11]_i_36_n_0 ;
  wire \waveRefAddress[3][11]_i_37_n_0 ;
  wire \waveRefAddress[3][11]_i_38_n_0 ;
  wire \waveRefAddress[3][11]_i_39_n_0 ;
  wire \waveRefAddress[3][11]_i_3_n_0 ;
  wire \waveRefAddress[3][11]_i_40_n_0 ;
  wire \waveRefAddress[3][11]_i_41_n_0 ;
  wire \waveRefAddress[3][11]_i_42_n_0 ;
  wire \waveRefAddress[3][11]_i_43_n_0 ;
  wire \waveRefAddress[3][11]_i_44_n_0 ;
  wire \waveRefAddress[3][11]_i_5_n_0 ;
  wire \waveRefAddress[3][11]_i_6_n_0 ;
  wire \waveRefAddress[3][11]_i_7_n_0 ;
  wire \waveRefAddress[3][4]_i_2_n_0 ;
  wire \waveRefAddress[3][4]_i_3_n_0 ;
  wire \waveRefAddress[3][8]_i_2_n_0 ;
  wire \waveRefAddress[3][8]_i_3_n_0 ;
  wire [11:0]\waveRefAddress[4] ;
  wire \waveRefAddress[4][10]_i_2_n_0 ;
  wire \waveRefAddress[4][11]_i_10_n_0 ;
  wire \waveRefAddress[4][11]_i_11_n_0 ;
  wire \waveRefAddress[4][11]_i_12_n_0 ;
  wire \waveRefAddress[4][11]_i_13_n_0 ;
  wire \waveRefAddress[4][11]_i_14_n_0 ;
  wire \waveRefAddress[4][11]_i_17_n_0 ;
  wire \waveRefAddress[4][11]_i_18_n_0 ;
  wire \waveRefAddress[4][11]_i_1_n_0 ;
  wire \waveRefAddress[4][11]_i_20_n_0 ;
  wire \waveRefAddress[4][11]_i_21_n_0 ;
  wire \waveRefAddress[4][11]_i_22_n_0 ;
  wire \waveRefAddress[4][11]_i_23_n_0 ;
  wire \waveRefAddress[4][11]_i_24_n_0 ;
  wire \waveRefAddress[4][11]_i_25_n_0 ;
  wire \waveRefAddress[4][11]_i_26_n_0 ;
  wire \waveRefAddress[4][11]_i_27_n_0 ;
  wire \waveRefAddress[4][11]_i_30_n_0 ;
  wire \waveRefAddress[4][11]_i_31_n_0 ;
  wire \waveRefAddress[4][11]_i_32_n_0 ;
  wire \waveRefAddress[4][11]_i_33_n_0 ;
  wire \waveRefAddress[4][11]_i_34_n_0 ;
  wire \waveRefAddress[4][11]_i_35_n_0 ;
  wire \waveRefAddress[4][11]_i_36_n_0 ;
  wire \waveRefAddress[4][11]_i_37_n_0 ;
  wire \waveRefAddress[4][11]_i_38_n_0 ;
  wire \waveRefAddress[4][11]_i_39_n_0 ;
  wire \waveRefAddress[4][11]_i_40_n_0 ;
  wire \waveRefAddress[4][11]_i_4_n_0 ;
  wire \waveRefAddress[4][11]_i_6_n_0 ;
  wire \waveRefAddress[4][11]_i_7_n_0 ;
  wire \waveRefAddress[4][11]_i_8_n_0 ;
  wire \waveRefAddress[4][11]_i_9_n_0 ;
  wire \waveRefAddress[4][6]_i_2_n_0 ;
  wire \waveRefAddress[4][6]_i_3_n_0 ;
  wire \waveRefAddress[4][6]_i_4_n_0 ;
  wire [11:0]\waveRefAddress[5] ;
  wire \waveRefAddress[5][11]_i_12_n_0 ;
  wire \waveRefAddress[5][11]_i_13_n_0 ;
  wire \waveRefAddress[5][11]_i_14_n_0 ;
  wire \waveRefAddress[5][11]_i_15_n_0 ;
  wire \waveRefAddress[5][11]_i_16_n_0 ;
  wire \waveRefAddress[5][11]_i_19_n_0 ;
  wire \waveRefAddress[5][11]_i_1_n_0 ;
  wire \waveRefAddress[5][11]_i_20_n_0 ;
  wire \waveRefAddress[5][11]_i_21_n_0 ;
  wire \waveRefAddress[5][11]_i_22_n_0 ;
  wire \waveRefAddress[5][11]_i_23_n_0 ;
  wire \waveRefAddress[5][11]_i_24_n_0 ;
  wire \waveRefAddress[5][11]_i_27_n_0 ;
  wire \waveRefAddress[5][11]_i_28_n_0 ;
  wire \waveRefAddress[5][11]_i_29_n_0 ;
  wire \waveRefAddress[5][11]_i_30_n_0 ;
  wire \waveRefAddress[5][11]_i_31_n_0 ;
  wire \waveRefAddress[5][11]_i_32_n_0 ;
  wire \waveRefAddress[5][11]_i_33_n_0 ;
  wire \waveRefAddress[5][11]_i_35_n_0 ;
  wire \waveRefAddress[5][11]_i_36_n_0 ;
  wire \waveRefAddress[5][11]_i_37_n_0 ;
  wire \waveRefAddress[5][11]_i_38_n_0 ;
  wire \waveRefAddress[5][11]_i_39_n_0 ;
  wire \waveRefAddress[5][11]_i_3_n_0 ;
  wire \waveRefAddress[5][11]_i_40_n_0 ;
  wire \waveRefAddress[5][11]_i_41_n_0 ;
  wire \waveRefAddress[5][11]_i_42_n_0 ;
  wire \waveRefAddress[5][11]_i_43_n_0 ;
  wire \waveRefAddress[5][11]_i_44_n_0 ;
  wire \waveRefAddress[5][11]_i_45_n_0 ;
  wire \waveRefAddress[5][11]_i_46_n_0 ;
  wire \waveRefAddress[5][11]_i_47_n_0 ;
  wire \waveRefAddress[5][11]_i_5_n_0 ;
  wire \waveRefAddress[5][11]_i_6_n_0 ;
  wire \waveRefAddress[5][11]_i_7_n_0 ;
  wire \waveRefAddress[5][11]_i_8_n_0 ;
  wire \waveRefAddress[5][11]_i_9_n_0 ;
  wire \waveRefAddress[5][4]_i_2_n_0 ;
  wire \waveRefAddress[5][4]_i_3_n_0 ;
  wire \waveRefAddress[5][8]_i_2_n_0 ;
  wire \waveRefAddress[5][8]_i_3_n_0 ;
  wire [11:0]\waveRefAddress[6] ;
  wire \waveRefAddress[6][11]_i_10_n_0 ;
  wire \waveRefAddress[6][11]_i_11_n_0 ;
  wire \waveRefAddress[6][11]_i_12_n_0 ;
  wire \waveRefAddress[6][11]_i_13_n_0 ;
  wire \waveRefAddress[6][11]_i_14_n_0 ;
  wire \waveRefAddress[6][11]_i_18_n_0 ;
  wire \waveRefAddress[6][11]_i_19_n_0 ;
  wire \waveRefAddress[6][11]_i_1_n_0 ;
  wire \waveRefAddress[6][11]_i_20_n_0 ;
  wire \waveRefAddress[6][11]_i_21_n_0 ;
  wire \waveRefAddress[6][11]_i_23_n_0 ;
  wire \waveRefAddress[6][11]_i_24_n_0 ;
  wire \waveRefAddress[6][11]_i_25_n_0 ;
  wire \waveRefAddress[6][11]_i_26_n_0 ;
  wire \waveRefAddress[6][11]_i_27_n_0 ;
  wire \waveRefAddress[6][11]_i_28_n_0 ;
  wire \waveRefAddress[6][11]_i_29_n_0 ;
  wire \waveRefAddress[6][11]_i_30_n_0 ;
  wire \waveRefAddress[6][11]_i_31_n_0 ;
  wire \waveRefAddress[6][11]_i_32_n_0 ;
  wire \waveRefAddress[6][11]_i_33_n_0 ;
  wire \waveRefAddress[6][11]_i_34_n_0 ;
  wire \waveRefAddress[6][11]_i_35_n_0 ;
  wire \waveRefAddress[6][11]_i_36_n_0 ;
  wire \waveRefAddress[6][11]_i_37_n_0 ;
  wire \waveRefAddress[6][11]_i_38_n_0 ;
  wire \waveRefAddress[6][11]_i_39_n_0 ;
  wire \waveRefAddress[6][11]_i_40_n_0 ;
  wire \waveRefAddress[6][11]_i_42_n_0 ;
  wire \waveRefAddress[6][11]_i_43_n_0 ;
  wire \waveRefAddress[6][11]_i_5_n_0 ;
  wire \waveRefAddress[6][11]_i_6_n_0 ;
  wire \waveRefAddress[6][11]_i_7_n_0 ;
  wire \waveRefAddress[6][11]_i_8_n_0 ;
  wire \waveRefAddress[6][5]_i_2_n_0 ;
  wire \waveRefAddress[6][5]_i_3_n_0 ;
  wire \waveRefAddress[6][9]_i_2_n_0 ;
  wire \waveRefAddress[6][9]_i_3_n_0 ;
  wire \waveRefAddress_reg[1][11]_i_15_n_0 ;
  wire \waveRefAddress_reg[1][11]_i_15_n_1 ;
  wire \waveRefAddress_reg[1][11]_i_15_n_2 ;
  wire \waveRefAddress_reg[1][11]_i_15_n_3 ;
  wire \waveRefAddress_reg[1][11]_i_15_n_4 ;
  wire \waveRefAddress_reg[1][11]_i_15_n_5 ;
  wire \waveRefAddress_reg[1][11]_i_15_n_6 ;
  wire \waveRefAddress_reg[1][11]_i_15_n_7 ;
  wire \waveRefAddress_reg[1][11]_i_16_n_0 ;
  wire \waveRefAddress_reg[1][11]_i_16_n_1 ;
  wire \waveRefAddress_reg[1][11]_i_16_n_2 ;
  wire \waveRefAddress_reg[1][11]_i_16_n_3 ;
  wire \waveRefAddress_reg[1][11]_i_16_n_4 ;
  wire \waveRefAddress_reg[1][11]_i_16_n_5 ;
  wire \waveRefAddress_reg[1][11]_i_16_n_6 ;
  wire \waveRefAddress_reg[1][11]_i_16_n_7 ;
  wire \waveRefAddress_reg[1][11]_i_20_n_0 ;
  wire \waveRefAddress_reg[1][11]_i_20_n_1 ;
  wire \waveRefAddress_reg[1][11]_i_20_n_2 ;
  wire \waveRefAddress_reg[1][11]_i_20_n_3 ;
  wire \waveRefAddress_reg[1][11]_i_20_n_4 ;
  wire \waveRefAddress_reg[1][11]_i_20_n_5 ;
  wire \waveRefAddress_reg[1][11]_i_20_n_6 ;
  wire \waveRefAddress_reg[1][11]_i_20_n_7 ;
  wire \waveRefAddress_reg[1][11]_i_21_n_2 ;
  wire \waveRefAddress_reg[1][11]_i_21_n_3 ;
  wire \waveRefAddress_reg[1][11]_i_21_n_5 ;
  wire \waveRefAddress_reg[1][11]_i_21_n_6 ;
  wire \waveRefAddress_reg[1][11]_i_21_n_7 ;
  wire \waveRefAddress_reg[1][11]_i_2_n_2 ;
  wire \waveRefAddress_reg[1][11]_i_2_n_3 ;
  wire \waveRefAddress_reg[1][11]_i_30_n_0 ;
  wire \waveRefAddress_reg[1][11]_i_30_n_1 ;
  wire \waveRefAddress_reg[1][11]_i_30_n_2 ;
  wire \waveRefAddress_reg[1][11]_i_30_n_3 ;
  wire \waveRefAddress_reg[1][11]_i_30_n_4 ;
  wire \waveRefAddress_reg[1][11]_i_30_n_5 ;
  wire \waveRefAddress_reg[1][11]_i_30_n_6 ;
  wire \waveRefAddress_reg[1][11]_i_30_n_7 ;
  wire \waveRefAddress_reg[1][11]_i_4_n_0 ;
  wire \waveRefAddress_reg[1][11]_i_4_n_1 ;
  wire \waveRefAddress_reg[1][11]_i_4_n_2 ;
  wire \waveRefAddress_reg[1][11]_i_4_n_3 ;
  wire \waveRefAddress_reg[1][11]_i_4_n_4 ;
  wire \waveRefAddress_reg[1][11]_i_4_n_5 ;
  wire \waveRefAddress_reg[1][11]_i_4_n_6 ;
  wire \waveRefAddress_reg[1][11]_i_4_n_7 ;
  wire \waveRefAddress_reg[1][11]_i_9_n_0 ;
  wire \waveRefAddress_reg[1][11]_i_9_n_1 ;
  wire \waveRefAddress_reg[1][11]_i_9_n_2 ;
  wire \waveRefAddress_reg[1][11]_i_9_n_3 ;
  wire \waveRefAddress_reg[1][11]_i_9_n_4 ;
  wire \waveRefAddress_reg[1][11]_i_9_n_5 ;
  wire \waveRefAddress_reg[1][11]_i_9_n_6 ;
  wire \waveRefAddress_reg[1][11]_i_9_n_7 ;
  wire \waveRefAddress_reg[1][4]_i_1_n_0 ;
  wire \waveRefAddress_reg[1][4]_i_1_n_1 ;
  wire \waveRefAddress_reg[1][4]_i_1_n_2 ;
  wire \waveRefAddress_reg[1][4]_i_1_n_3 ;
  wire \waveRefAddress_reg[1][8]_i_1_n_0 ;
  wire \waveRefAddress_reg[1][8]_i_1_n_1 ;
  wire \waveRefAddress_reg[1][8]_i_1_n_2 ;
  wire \waveRefAddress_reg[1][8]_i_1_n_3 ;
  wire \waveRefAddress_reg[2][11]_i_16_n_0 ;
  wire \waveRefAddress_reg[2][11]_i_16_n_1 ;
  wire \waveRefAddress_reg[2][11]_i_16_n_2 ;
  wire \waveRefAddress_reg[2][11]_i_16_n_3 ;
  wire \waveRefAddress_reg[2][11]_i_16_n_4 ;
  wire \waveRefAddress_reg[2][11]_i_16_n_5 ;
  wire \waveRefAddress_reg[2][11]_i_16_n_6 ;
  wire \waveRefAddress_reg[2][11]_i_16_n_7 ;
  wire \waveRefAddress_reg[2][11]_i_17_n_0 ;
  wire \waveRefAddress_reg[2][11]_i_17_n_1 ;
  wire \waveRefAddress_reg[2][11]_i_17_n_2 ;
  wire \waveRefAddress_reg[2][11]_i_17_n_3 ;
  wire \waveRefAddress_reg[2][11]_i_17_n_4 ;
  wire \waveRefAddress_reg[2][11]_i_17_n_5 ;
  wire \waveRefAddress_reg[2][11]_i_17_n_6 ;
  wire \waveRefAddress_reg[2][11]_i_17_n_7 ;
  wire \waveRefAddress_reg[2][11]_i_20_n_0 ;
  wire \waveRefAddress_reg[2][11]_i_20_n_1 ;
  wire \waveRefAddress_reg[2][11]_i_20_n_2 ;
  wire \waveRefAddress_reg[2][11]_i_20_n_3 ;
  wire \waveRefAddress_reg[2][11]_i_20_n_4 ;
  wire \waveRefAddress_reg[2][11]_i_20_n_5 ;
  wire \waveRefAddress_reg[2][11]_i_20_n_6 ;
  wire \waveRefAddress_reg[2][11]_i_20_n_7 ;
  wire \waveRefAddress_reg[2][11]_i_25_n_0 ;
  wire \waveRefAddress_reg[2][11]_i_25_n_1 ;
  wire \waveRefAddress_reg[2][11]_i_25_n_2 ;
  wire \waveRefAddress_reg[2][11]_i_25_n_3 ;
  wire \waveRefAddress_reg[2][11]_i_25_n_4 ;
  wire \waveRefAddress_reg[2][11]_i_25_n_5 ;
  wire \waveRefAddress_reg[2][11]_i_25_n_6 ;
  wire \waveRefAddress_reg[2][11]_i_25_n_7 ;
  wire \waveRefAddress_reg[2][11]_i_2_n_3 ;
  wire \waveRefAddress_reg[2][11]_i_2_n_6 ;
  wire \waveRefAddress_reg[2][11]_i_2_n_7 ;
  wire \waveRefAddress_reg[2][11]_i_30_n_3 ;
  wire \waveRefAddress_reg[2][11]_i_30_n_6 ;
  wire \waveRefAddress_reg[2][11]_i_30_n_7 ;
  wire \waveRefAddress_reg[2][11]_i_3_n_0 ;
  wire \waveRefAddress_reg[2][11]_i_3_n_1 ;
  wire \waveRefAddress_reg[2][11]_i_3_n_2 ;
  wire \waveRefAddress_reg[2][11]_i_3_n_3 ;
  wire \waveRefAddress_reg[2][11]_i_3_n_4 ;
  wire \waveRefAddress_reg[2][11]_i_3_n_5 ;
  wire \waveRefAddress_reg[2][11]_i_3_n_6 ;
  wire \waveRefAddress_reg[2][11]_i_3_n_7 ;
  wire \waveRefAddress_reg[2][11]_i_4_n_0 ;
  wire \waveRefAddress_reg[2][11]_i_4_n_1 ;
  wire \waveRefAddress_reg[2][11]_i_4_n_2 ;
  wire \waveRefAddress_reg[2][11]_i_4_n_3 ;
  wire \waveRefAddress_reg[2][11]_i_4_n_4 ;
  wire \waveRefAddress_reg[2][11]_i_4_n_5 ;
  wire \waveRefAddress_reg[2][11]_i_4_n_6 ;
  wire \waveRefAddress_reg[2][11]_i_4_n_7 ;
  wire \waveRefAddress_reg[2][5]_i_1_n_0 ;
  wire \waveRefAddress_reg[2][5]_i_1_n_1 ;
  wire \waveRefAddress_reg[2][5]_i_1_n_2 ;
  wire \waveRefAddress_reg[2][5]_i_1_n_3 ;
  wire \waveRefAddress_reg[2][5]_i_1_n_4 ;
  wire \waveRefAddress_reg[2][5]_i_1_n_5 ;
  wire \waveRefAddress_reg[2][5]_i_1_n_6 ;
  wire \waveRefAddress_reg[2][9]_i_1_n_0 ;
  wire \waveRefAddress_reg[2][9]_i_1_n_1 ;
  wire \waveRefAddress_reg[2][9]_i_1_n_2 ;
  wire \waveRefAddress_reg[2][9]_i_1_n_3 ;
  wire \waveRefAddress_reg[2][9]_i_1_n_4 ;
  wire \waveRefAddress_reg[2][9]_i_1_n_5 ;
  wire \waveRefAddress_reg[2][9]_i_1_n_6 ;
  wire \waveRefAddress_reg[2][9]_i_1_n_7 ;
  wire \waveRefAddress_reg[3][11]_i_13_n_0 ;
  wire \waveRefAddress_reg[3][11]_i_13_n_1 ;
  wire \waveRefAddress_reg[3][11]_i_13_n_2 ;
  wire \waveRefAddress_reg[3][11]_i_13_n_3 ;
  wire \waveRefAddress_reg[3][11]_i_13_n_4 ;
  wire \waveRefAddress_reg[3][11]_i_13_n_5 ;
  wire \waveRefAddress_reg[3][11]_i_13_n_6 ;
  wire \waveRefAddress_reg[3][11]_i_13_n_7 ;
  wire \waveRefAddress_reg[3][11]_i_14_n_0 ;
  wire \waveRefAddress_reg[3][11]_i_14_n_1 ;
  wire \waveRefAddress_reg[3][11]_i_14_n_2 ;
  wire \waveRefAddress_reg[3][11]_i_14_n_3 ;
  wire \waveRefAddress_reg[3][11]_i_14_n_4 ;
  wire \waveRefAddress_reg[3][11]_i_14_n_5 ;
  wire \waveRefAddress_reg[3][11]_i_14_n_6 ;
  wire \waveRefAddress_reg[3][11]_i_14_n_7 ;
  wire \waveRefAddress_reg[3][11]_i_15_n_0 ;
  wire \waveRefAddress_reg[3][11]_i_15_n_1 ;
  wire \waveRefAddress_reg[3][11]_i_15_n_2 ;
  wire \waveRefAddress_reg[3][11]_i_15_n_3 ;
  wire \waveRefAddress_reg[3][11]_i_15_n_4 ;
  wire \waveRefAddress_reg[3][11]_i_15_n_5 ;
  wire \waveRefAddress_reg[3][11]_i_15_n_6 ;
  wire \waveRefAddress_reg[3][11]_i_15_n_7 ;
  wire \waveRefAddress_reg[3][11]_i_16_n_0 ;
  wire \waveRefAddress_reg[3][11]_i_16_n_1 ;
  wire \waveRefAddress_reg[3][11]_i_16_n_2 ;
  wire \waveRefAddress_reg[3][11]_i_16_n_3 ;
  wire \waveRefAddress_reg[3][11]_i_16_n_4 ;
  wire \waveRefAddress_reg[3][11]_i_16_n_5 ;
  wire \waveRefAddress_reg[3][11]_i_16_n_6 ;
  wire \waveRefAddress_reg[3][11]_i_16_n_7 ;
  wire \waveRefAddress_reg[3][11]_i_23_n_2 ;
  wire \waveRefAddress_reg[3][11]_i_23_n_3 ;
  wire \waveRefAddress_reg[3][11]_i_23_n_5 ;
  wire \waveRefAddress_reg[3][11]_i_23_n_6 ;
  wire \waveRefAddress_reg[3][11]_i_23_n_7 ;
  wire \waveRefAddress_reg[3][11]_i_2_n_2 ;
  wire \waveRefAddress_reg[3][11]_i_2_n_3 ;
  wire \waveRefAddress_reg[3][11]_i_2_n_5 ;
  wire \waveRefAddress_reg[3][11]_i_2_n_6 ;
  wire \waveRefAddress_reg[3][11]_i_2_n_7 ;
  wire \waveRefAddress_reg[3][11]_i_4_n_0 ;
  wire \waveRefAddress_reg[3][11]_i_4_n_1 ;
  wire \waveRefAddress_reg[3][11]_i_4_n_2 ;
  wire \waveRefAddress_reg[3][11]_i_4_n_3 ;
  wire \waveRefAddress_reg[3][11]_i_4_n_4 ;
  wire \waveRefAddress_reg[3][11]_i_4_n_5 ;
  wire \waveRefAddress_reg[3][11]_i_4_n_6 ;
  wire \waveRefAddress_reg[3][11]_i_4_n_7 ;
  wire \waveRefAddress_reg[3][11]_i_8_n_0 ;
  wire \waveRefAddress_reg[3][11]_i_8_n_1 ;
  wire \waveRefAddress_reg[3][11]_i_8_n_2 ;
  wire \waveRefAddress_reg[3][11]_i_8_n_3 ;
  wire \waveRefAddress_reg[3][11]_i_8_n_4 ;
  wire \waveRefAddress_reg[3][11]_i_8_n_5 ;
  wire \waveRefAddress_reg[3][11]_i_8_n_6 ;
  wire \waveRefAddress_reg[3][11]_i_8_n_7 ;
  wire \waveRefAddress_reg[3][11]_i_9_n_0 ;
  wire \waveRefAddress_reg[3][11]_i_9_n_1 ;
  wire \waveRefAddress_reg[3][11]_i_9_n_2 ;
  wire \waveRefAddress_reg[3][11]_i_9_n_3 ;
  wire \waveRefAddress_reg[3][11]_i_9_n_4 ;
  wire \waveRefAddress_reg[3][11]_i_9_n_5 ;
  wire \waveRefAddress_reg[3][11]_i_9_n_6 ;
  wire \waveRefAddress_reg[3][4]_i_1_n_0 ;
  wire \waveRefAddress_reg[3][4]_i_1_n_1 ;
  wire \waveRefAddress_reg[3][4]_i_1_n_2 ;
  wire \waveRefAddress_reg[3][4]_i_1_n_3 ;
  wire \waveRefAddress_reg[3][4]_i_1_n_4 ;
  wire \waveRefAddress_reg[3][4]_i_1_n_5 ;
  wire \waveRefAddress_reg[3][4]_i_1_n_6 ;
  wire \waveRefAddress_reg[3][8]_i_1_n_0 ;
  wire \waveRefAddress_reg[3][8]_i_1_n_1 ;
  wire \waveRefAddress_reg[3][8]_i_1_n_2 ;
  wire \waveRefAddress_reg[3][8]_i_1_n_3 ;
  wire \waveRefAddress_reg[3][8]_i_1_n_4 ;
  wire \waveRefAddress_reg[3][8]_i_1_n_5 ;
  wire \waveRefAddress_reg[3][8]_i_1_n_6 ;
  wire \waveRefAddress_reg[3][8]_i_1_n_7 ;
  wire \waveRefAddress_reg[4][10]_i_1_n_0 ;
  wire \waveRefAddress_reg[4][10]_i_1_n_1 ;
  wire \waveRefAddress_reg[4][10]_i_1_n_2 ;
  wire \waveRefAddress_reg[4][10]_i_1_n_3 ;
  wire \waveRefAddress_reg[4][10]_i_1_n_4 ;
  wire \waveRefAddress_reg[4][10]_i_1_n_5 ;
  wire \waveRefAddress_reg[4][10]_i_1_n_6 ;
  wire \waveRefAddress_reg[4][10]_i_1_n_7 ;
  wire \waveRefAddress_reg[4][11]_i_15_n_0 ;
  wire \waveRefAddress_reg[4][11]_i_15_n_1 ;
  wire \waveRefAddress_reg[4][11]_i_15_n_2 ;
  wire \waveRefAddress_reg[4][11]_i_15_n_3 ;
  wire \waveRefAddress_reg[4][11]_i_15_n_4 ;
  wire \waveRefAddress_reg[4][11]_i_15_n_5 ;
  wire \waveRefAddress_reg[4][11]_i_15_n_6 ;
  wire \waveRefAddress_reg[4][11]_i_15_n_7 ;
  wire \waveRefAddress_reg[4][11]_i_16_n_0 ;
  wire \waveRefAddress_reg[4][11]_i_16_n_1 ;
  wire \waveRefAddress_reg[4][11]_i_16_n_2 ;
  wire \waveRefAddress_reg[4][11]_i_16_n_3 ;
  wire \waveRefAddress_reg[4][11]_i_16_n_4 ;
  wire \waveRefAddress_reg[4][11]_i_16_n_5 ;
  wire \waveRefAddress_reg[4][11]_i_16_n_6 ;
  wire \waveRefAddress_reg[4][11]_i_16_n_7 ;
  wire \waveRefAddress_reg[4][11]_i_19_n_0 ;
  wire \waveRefAddress_reg[4][11]_i_19_n_1 ;
  wire \waveRefAddress_reg[4][11]_i_19_n_2 ;
  wire \waveRefAddress_reg[4][11]_i_19_n_3 ;
  wire \waveRefAddress_reg[4][11]_i_19_n_4 ;
  wire \waveRefAddress_reg[4][11]_i_19_n_5 ;
  wire \waveRefAddress_reg[4][11]_i_19_n_6 ;
  wire \waveRefAddress_reg[4][11]_i_19_n_7 ;
  wire \waveRefAddress_reg[4][11]_i_28_n_7 ;
  wire \waveRefAddress_reg[4][11]_i_29_n_0 ;
  wire \waveRefAddress_reg[4][11]_i_29_n_1 ;
  wire \waveRefAddress_reg[4][11]_i_29_n_2 ;
  wire \waveRefAddress_reg[4][11]_i_29_n_3 ;
  wire \waveRefAddress_reg[4][11]_i_29_n_4 ;
  wire \waveRefAddress_reg[4][11]_i_29_n_5 ;
  wire \waveRefAddress_reg[4][11]_i_29_n_6 ;
  wire \waveRefAddress_reg[4][11]_i_29_n_7 ;
  wire \waveRefAddress_reg[4][11]_i_2_n_7 ;
  wire \waveRefAddress_reg[4][11]_i_3_n_0 ;
  wire \waveRefAddress_reg[4][11]_i_3_n_1 ;
  wire \waveRefAddress_reg[4][11]_i_3_n_2 ;
  wire \waveRefAddress_reg[4][11]_i_3_n_3 ;
  wire \waveRefAddress_reg[4][11]_i_3_n_4 ;
  wire \waveRefAddress_reg[4][11]_i_3_n_5 ;
  wire \waveRefAddress_reg[4][11]_i_3_n_6 ;
  wire \waveRefAddress_reg[4][11]_i_3_n_7 ;
  wire \waveRefAddress_reg[4][11]_i_5_n_0 ;
  wire \waveRefAddress_reg[4][11]_i_5_n_1 ;
  wire \waveRefAddress_reg[4][11]_i_5_n_2 ;
  wire \waveRefAddress_reg[4][11]_i_5_n_3 ;
  wire \waveRefAddress_reg[4][11]_i_5_n_4 ;
  wire \waveRefAddress_reg[4][11]_i_5_n_5 ;
  wire \waveRefAddress_reg[4][11]_i_5_n_6 ;
  wire \waveRefAddress_reg[4][11]_i_5_n_7 ;
  wire \waveRefAddress_reg[4][6]_i_1_n_0 ;
  wire \waveRefAddress_reg[4][6]_i_1_n_1 ;
  wire \waveRefAddress_reg[4][6]_i_1_n_2 ;
  wire \waveRefAddress_reg[4][6]_i_1_n_3 ;
  wire \waveRefAddress_reg[4][6]_i_1_n_4 ;
  wire \waveRefAddress_reg[4][6]_i_1_n_5 ;
  wire \waveRefAddress_reg[4][6]_i_1_n_6 ;
  wire \waveRefAddress_reg[5][11]_i_10_n_0 ;
  wire \waveRefAddress_reg[5][11]_i_10_n_1 ;
  wire \waveRefAddress_reg[5][11]_i_10_n_2 ;
  wire \waveRefAddress_reg[5][11]_i_10_n_3 ;
  wire \waveRefAddress_reg[5][11]_i_10_n_4 ;
  wire \waveRefAddress_reg[5][11]_i_10_n_5 ;
  wire \waveRefAddress_reg[5][11]_i_10_n_6 ;
  wire \waveRefAddress_reg[5][11]_i_10_n_7 ;
  wire \waveRefAddress_reg[5][11]_i_11_n_0 ;
  wire \waveRefAddress_reg[5][11]_i_11_n_1 ;
  wire \waveRefAddress_reg[5][11]_i_11_n_2 ;
  wire \waveRefAddress_reg[5][11]_i_11_n_3 ;
  wire \waveRefAddress_reg[5][11]_i_11_n_4 ;
  wire \waveRefAddress_reg[5][11]_i_11_n_5 ;
  wire \waveRefAddress_reg[5][11]_i_11_n_6 ;
  wire \waveRefAddress_reg[5][11]_i_17_n_0 ;
  wire \waveRefAddress_reg[5][11]_i_17_n_1 ;
  wire \waveRefAddress_reg[5][11]_i_17_n_2 ;
  wire \waveRefAddress_reg[5][11]_i_17_n_3 ;
  wire \waveRefAddress_reg[5][11]_i_17_n_4 ;
  wire \waveRefAddress_reg[5][11]_i_17_n_5 ;
  wire \waveRefAddress_reg[5][11]_i_17_n_6 ;
  wire \waveRefAddress_reg[5][11]_i_17_n_7 ;
  wire \waveRefAddress_reg[5][11]_i_18_n_0 ;
  wire \waveRefAddress_reg[5][11]_i_18_n_1 ;
  wire \waveRefAddress_reg[5][11]_i_18_n_2 ;
  wire \waveRefAddress_reg[5][11]_i_18_n_3 ;
  wire \waveRefAddress_reg[5][11]_i_18_n_4 ;
  wire \waveRefAddress_reg[5][11]_i_18_n_5 ;
  wire \waveRefAddress_reg[5][11]_i_18_n_6 ;
  wire \waveRefAddress_reg[5][11]_i_18_n_7 ;
  wire \waveRefAddress_reg[5][11]_i_25_n_0 ;
  wire \waveRefAddress_reg[5][11]_i_25_n_1 ;
  wire \waveRefAddress_reg[5][11]_i_25_n_2 ;
  wire \waveRefAddress_reg[5][11]_i_25_n_3 ;
  wire \waveRefAddress_reg[5][11]_i_25_n_4 ;
  wire \waveRefAddress_reg[5][11]_i_25_n_5 ;
  wire \waveRefAddress_reg[5][11]_i_25_n_6 ;
  wire \waveRefAddress_reg[5][11]_i_25_n_7 ;
  wire \waveRefAddress_reg[5][11]_i_26_n_2 ;
  wire \waveRefAddress_reg[5][11]_i_26_n_3 ;
  wire \waveRefAddress_reg[5][11]_i_26_n_5 ;
  wire \waveRefAddress_reg[5][11]_i_26_n_6 ;
  wire \waveRefAddress_reg[5][11]_i_26_n_7 ;
  wire \waveRefAddress_reg[5][11]_i_2_n_2 ;
  wire \waveRefAddress_reg[5][11]_i_2_n_3 ;
  wire \waveRefAddress_reg[5][11]_i_2_n_5 ;
  wire \waveRefAddress_reg[5][11]_i_2_n_6 ;
  wire \waveRefAddress_reg[5][11]_i_2_n_7 ;
  wire \waveRefAddress_reg[5][11]_i_34_n_0 ;
  wire \waveRefAddress_reg[5][11]_i_34_n_1 ;
  wire \waveRefAddress_reg[5][11]_i_34_n_2 ;
  wire \waveRefAddress_reg[5][11]_i_34_n_3 ;
  wire \waveRefAddress_reg[5][11]_i_34_n_4 ;
  wire \waveRefAddress_reg[5][11]_i_34_n_5 ;
  wire \waveRefAddress_reg[5][11]_i_34_n_6 ;
  wire \waveRefAddress_reg[5][11]_i_34_n_7 ;
  wire \waveRefAddress_reg[5][11]_i_4_n_0 ;
  wire \waveRefAddress_reg[5][11]_i_4_n_1 ;
  wire \waveRefAddress_reg[5][11]_i_4_n_2 ;
  wire \waveRefAddress_reg[5][11]_i_4_n_3 ;
  wire \waveRefAddress_reg[5][11]_i_4_n_4 ;
  wire \waveRefAddress_reg[5][11]_i_4_n_5 ;
  wire \waveRefAddress_reg[5][11]_i_4_n_6 ;
  wire \waveRefAddress_reg[5][11]_i_4_n_7 ;
  wire \waveRefAddress_reg[5][4]_i_1_n_0 ;
  wire \waveRefAddress_reg[5][4]_i_1_n_1 ;
  wire \waveRefAddress_reg[5][4]_i_1_n_2 ;
  wire \waveRefAddress_reg[5][4]_i_1_n_3 ;
  wire \waveRefAddress_reg[5][4]_i_1_n_4 ;
  wire \waveRefAddress_reg[5][4]_i_1_n_5 ;
  wire \waveRefAddress_reg[5][4]_i_1_n_6 ;
  wire \waveRefAddress_reg[5][8]_i_1_n_0 ;
  wire \waveRefAddress_reg[5][8]_i_1_n_1 ;
  wire \waveRefAddress_reg[5][8]_i_1_n_2 ;
  wire \waveRefAddress_reg[5][8]_i_1_n_3 ;
  wire \waveRefAddress_reg[5][8]_i_1_n_4 ;
  wire \waveRefAddress_reg[5][8]_i_1_n_5 ;
  wire \waveRefAddress_reg[5][8]_i_1_n_6 ;
  wire \waveRefAddress_reg[5][8]_i_1_n_7 ;
  wire \waveRefAddress_reg[6][11]_i_15_n_0 ;
  wire \waveRefAddress_reg[6][11]_i_15_n_1 ;
  wire \waveRefAddress_reg[6][11]_i_15_n_2 ;
  wire \waveRefAddress_reg[6][11]_i_15_n_3 ;
  wire \waveRefAddress_reg[6][11]_i_15_n_4 ;
  wire \waveRefAddress_reg[6][11]_i_15_n_5 ;
  wire \waveRefAddress_reg[6][11]_i_15_n_6 ;
  wire \waveRefAddress_reg[6][11]_i_15_n_7 ;
  wire \waveRefAddress_reg[6][11]_i_16_n_0 ;
  wire \waveRefAddress_reg[6][11]_i_16_n_1 ;
  wire \waveRefAddress_reg[6][11]_i_16_n_2 ;
  wire \waveRefAddress_reg[6][11]_i_16_n_3 ;
  wire \waveRefAddress_reg[6][11]_i_16_n_4 ;
  wire \waveRefAddress_reg[6][11]_i_16_n_5 ;
  wire \waveRefAddress_reg[6][11]_i_16_n_6 ;
  wire \waveRefAddress_reg[6][11]_i_16_n_7 ;
  wire \waveRefAddress_reg[6][11]_i_17_n_0 ;
  wire \waveRefAddress_reg[6][11]_i_17_n_1 ;
  wire \waveRefAddress_reg[6][11]_i_17_n_2 ;
  wire \waveRefAddress_reg[6][11]_i_17_n_3 ;
  wire \waveRefAddress_reg[6][11]_i_17_n_4 ;
  wire \waveRefAddress_reg[6][11]_i_17_n_5 ;
  wire \waveRefAddress_reg[6][11]_i_17_n_6 ;
  wire \waveRefAddress_reg[6][11]_i_17_n_7 ;
  wire \waveRefAddress_reg[6][11]_i_22_n_0 ;
  wire \waveRefAddress_reg[6][11]_i_22_n_1 ;
  wire \waveRefAddress_reg[6][11]_i_22_n_2 ;
  wire \waveRefAddress_reg[6][11]_i_22_n_3 ;
  wire \waveRefAddress_reg[6][11]_i_22_n_4 ;
  wire \waveRefAddress_reg[6][11]_i_22_n_5 ;
  wire \waveRefAddress_reg[6][11]_i_22_n_6 ;
  wire \waveRefAddress_reg[6][11]_i_22_n_7 ;
  wire \waveRefAddress_reg[6][11]_i_2_n_3 ;
  wire \waveRefAddress_reg[6][11]_i_2_n_6 ;
  wire \waveRefAddress_reg[6][11]_i_2_n_7 ;
  wire \waveRefAddress_reg[6][11]_i_3_n_0 ;
  wire \waveRefAddress_reg[6][11]_i_3_n_1 ;
  wire \waveRefAddress_reg[6][11]_i_3_n_2 ;
  wire \waveRefAddress_reg[6][11]_i_3_n_3 ;
  wire \waveRefAddress_reg[6][11]_i_3_n_4 ;
  wire \waveRefAddress_reg[6][11]_i_3_n_5 ;
  wire \waveRefAddress_reg[6][11]_i_3_n_6 ;
  wire \waveRefAddress_reg[6][11]_i_3_n_7 ;
  wire \waveRefAddress_reg[6][11]_i_41_n_3 ;
  wire \waveRefAddress_reg[6][11]_i_41_n_6 ;
  wire \waveRefAddress_reg[6][11]_i_41_n_7 ;
  wire \waveRefAddress_reg[6][11]_i_4_n_0 ;
  wire \waveRefAddress_reg[6][11]_i_4_n_1 ;
  wire \waveRefAddress_reg[6][11]_i_4_n_2 ;
  wire \waveRefAddress_reg[6][11]_i_4_n_3 ;
  wire \waveRefAddress_reg[6][11]_i_4_n_4 ;
  wire \waveRefAddress_reg[6][11]_i_4_n_5 ;
  wire \waveRefAddress_reg[6][11]_i_4_n_6 ;
  wire \waveRefAddress_reg[6][11]_i_4_n_7 ;
  wire \waveRefAddress_reg[6][11]_i_9_n_0 ;
  wire \waveRefAddress_reg[6][11]_i_9_n_1 ;
  wire \waveRefAddress_reg[6][11]_i_9_n_2 ;
  wire \waveRefAddress_reg[6][11]_i_9_n_3 ;
  wire \waveRefAddress_reg[6][11]_i_9_n_4 ;
  wire \waveRefAddress_reg[6][11]_i_9_n_5 ;
  wire \waveRefAddress_reg[6][11]_i_9_n_6 ;
  wire \waveRefAddress_reg[6][5]_i_1_n_0 ;
  wire \waveRefAddress_reg[6][5]_i_1_n_1 ;
  wire \waveRefAddress_reg[6][5]_i_1_n_2 ;
  wire \waveRefAddress_reg[6][5]_i_1_n_3 ;
  wire \waveRefAddress_reg[6][5]_i_1_n_4 ;
  wire \waveRefAddress_reg[6][5]_i_1_n_5 ;
  wire \waveRefAddress_reg[6][5]_i_1_n_6 ;
  wire \waveRefAddress_reg[6][9]_i_1_n_0 ;
  wire \waveRefAddress_reg[6][9]_i_1_n_1 ;
  wire \waveRefAddress_reg[6][9]_i_1_n_2 ;
  wire \waveRefAddress_reg[6][9]_i_1_n_3 ;
  wire \waveRefAddress_reg[6][9]_i_1_n_4 ;
  wire \waveRefAddress_reg[6][9]_i_1_n_5 ;
  wire \waveRefAddress_reg[6][9]_i_1_n_6 ;
  wire \waveRefAddress_reg[6][9]_i_1_n_7 ;
  wire \waveXAddress[0][11]_i_1_n_0 ;
  wire \waveXAddress[0][11]_i_2_n_0 ;
  wire \waveXAddress[0][11]_i_3_n_0 ;
  wire \waveXAddress[0][11]_i_4_n_0 ;
  wire \waveXAddress[0][11]_i_5_n_0 ;
  wire \waveXAddress[1][11]_i_2_n_0 ;
  wire \waveXAddress[1][11]_i_3_n_0 ;
  wire \waveXAddress[1][4]_i_2_n_0 ;
  wire \waveXAddress[1][4]_i_3_n_0 ;
  wire \waveXAddress[1][4]_i_4_n_0 ;
  wire \waveXAddress[1][8]_i_2_n_0 ;
  wire \waveXAddress[2][11]_i_2_n_0 ;
  wire \waveXAddress[2][11]_i_3_n_0 ;
  wire \waveXAddress[2][5]_i_2_n_0 ;
  wire \waveXAddress[2][5]_i_3_n_0 ;
  wire \waveXAddress[2][5]_i_4_n_0 ;
  wire \waveXAddress[2][9]_i_2_n_0 ;
  wire \waveXAddress[3][11]_i_2_n_0 ;
  wire \waveXAddress[3][4]_i_2_n_0 ;
  wire \waveXAddress[3][4]_i_3_n_0 ;
  wire \waveXAddress[3][8]_i_2_n_0 ;
  wire \waveXAddress[3][8]_i_3_n_0 ;
  wire \waveXAddress[4][10]_i_2_n_0 ;
  wire \waveXAddress[4][11]_i_2_n_0 ;
  wire \waveXAddress[4][3]_i_2_n_0 ;
  wire \waveXAddress[4][3]_i_3_n_0 ;
  wire \waveXAddress[4][3]_i_4_n_0 ;
  wire \waveXAddress[4][6]_i_2_n_0 ;
  wire \waveXAddress[4][6]_i_3_n_0 ;
  wire \waveXAddress[4][6]_i_4_n_0 ;
  wire \waveXAddress[5][11]_i_2_n_0 ;
  wire \waveXAddress[5][11]_i_3_n_0 ;
  wire \waveXAddress[5][11]_i_4_n_0 ;
  wire \waveXAddress[5][1]_i_2_n_0 ;
  wire \waveXAddress[5][1]_i_3_n_0 ;
  wire \waveXAddress[5][1]_i_4_n_0 ;
  wire \waveXAddress[5][4]_i_2_n_0 ;
  wire \waveXAddress[5][4]_i_3_n_0 ;
  wire \waveXAddress[5][8]_i_2_n_0 ;
  wire \waveXAddress[5][8]_i_3_n_0 ;
  wire \waveXAddress[6][11]_i_2_n_0 ;
  wire \waveXAddress[6][2]_i_2_n_0 ;
  wire \waveXAddress[6][2]_i_3_n_0 ;
  wire \waveXAddress[6][2]_i_4_n_0 ;
  wire \waveXAddress[6][5]_i_2_n_0 ;
  wire \waveXAddress[6][5]_i_3_n_0 ;
  wire \waveXAddress[6][9]_i_2_n_0 ;
  wire \waveXAddress[6][9]_i_3_n_0 ;
  wire \waveXAddress[7][11]_i_11_n_0 ;
  wire \waveXAddress[7][11]_i_12_n_0 ;
  wire \waveXAddress[7][11]_i_13_n_0 ;
  wire \waveXAddress[7][11]_i_14_n_0 ;
  wire \waveXAddress[7][11]_i_15_n_0 ;
  wire \waveXAddress[7][11]_i_19_n_0 ;
  wire \waveXAddress[7][11]_i_1_n_0 ;
  wire \waveXAddress[7][11]_i_20_n_0 ;
  wire \waveXAddress[7][11]_i_21_n_0 ;
  wire \waveXAddress[7][11]_i_22_n_0 ;
  wire \waveXAddress[7][11]_i_23_n_0 ;
  wire \waveXAddress[7][11]_i_24_n_0 ;
  wire \waveXAddress[7][11]_i_27_n_0 ;
  wire \waveXAddress[7][11]_i_28_n_0 ;
  wire \waveXAddress[7][11]_i_29_n_0 ;
  wire \waveXAddress[7][11]_i_30_n_0 ;
  wire \waveXAddress[7][11]_i_31_n_0 ;
  wire \waveXAddress[7][11]_i_32_n_0 ;
  wire \waveXAddress[7][11]_i_33_n_0 ;
  wire \waveXAddress[7][11]_i_34_n_0 ;
  wire \waveXAddress[7][11]_i_35_n_0 ;
  wire \waveXAddress[7][11]_i_36_n_0 ;
  wire \waveXAddress[7][11]_i_37_n_0 ;
  wire \waveXAddress[7][11]_i_38_n_0 ;
  wire \waveXAddress[7][11]_i_39_n_0 ;
  wire \waveXAddress[7][11]_i_3_n_0 ;
  wire \waveXAddress[7][11]_i_40_n_0 ;
  wire \waveXAddress[7][11]_i_41_n_0 ;
  wire \waveXAddress[7][11]_i_42_n_0 ;
  wire \waveXAddress[7][11]_i_43_n_0 ;
  wire \waveXAddress[7][11]_i_44_n_0 ;
  wire \waveXAddress[7][11]_i_45_n_0 ;
  wire \waveXAddress[7][11]_i_46_n_0 ;
  wire \waveXAddress[7][11]_i_5_n_0 ;
  wire \waveXAddress[7][11]_i_6_n_0 ;
  wire \waveXAddress[7][11]_i_7_n_0 ;
  wire \waveXAddress[7][11]_i_8_n_0 ;
  wire \waveXAddress[7][4]_i_2_n_0 ;
  wire \waveXAddress[7][8]_i_2_n_0 ;
  wire \waveXAddress[7][8]_i_3_n_0 ;
  wire \waveXAddress[7][8]_i_4_n_0 ;
  wire \waveXAddress_reg[1][11]_i_1_n_2 ;
  wire \waveXAddress_reg[1][11]_i_1_n_3 ;
  wire \waveXAddress_reg[1][11]_i_1_n_5 ;
  wire \waveXAddress_reg[1][11]_i_1_n_6 ;
  wire \waveXAddress_reg[1][11]_i_1_n_7 ;
  wire \waveXAddress_reg[1][4]_i_1_n_0 ;
  wire \waveXAddress_reg[1][4]_i_1_n_1 ;
  wire \waveXAddress_reg[1][4]_i_1_n_2 ;
  wire \waveXAddress_reg[1][4]_i_1_n_3 ;
  wire \waveXAddress_reg[1][4]_i_1_n_4 ;
  wire \waveXAddress_reg[1][4]_i_1_n_5 ;
  wire \waveXAddress_reg[1][4]_i_1_n_6 ;
  wire \waveXAddress_reg[1][8]_i_1_n_0 ;
  wire \waveXAddress_reg[1][8]_i_1_n_1 ;
  wire \waveXAddress_reg[1][8]_i_1_n_2 ;
  wire \waveXAddress_reg[1][8]_i_1_n_3 ;
  wire \waveXAddress_reg[1][8]_i_1_n_4 ;
  wire \waveXAddress_reg[1][8]_i_1_n_5 ;
  wire \waveXAddress_reg[1][8]_i_1_n_6 ;
  wire \waveXAddress_reg[1][8]_i_1_n_7 ;
  wire [8:0]\waveXAddress_reg[2][11]_0 ;
  wire \waveXAddress_reg[2][11]_i_1_n_3 ;
  wire \waveXAddress_reg[2][11]_i_1_n_6 ;
  wire \waveXAddress_reg[2][11]_i_1_n_7 ;
  wire \waveXAddress_reg[2][5]_i_1_n_0 ;
  wire \waveXAddress_reg[2][5]_i_1_n_1 ;
  wire \waveXAddress_reg[2][5]_i_1_n_2 ;
  wire \waveXAddress_reg[2][5]_i_1_n_3 ;
  wire \waveXAddress_reg[2][5]_i_1_n_4 ;
  wire \waveXAddress_reg[2][5]_i_1_n_5 ;
  wire \waveXAddress_reg[2][5]_i_1_n_6 ;
  wire \waveXAddress_reg[2][9]_i_1_n_0 ;
  wire \waveXAddress_reg[2][9]_i_1_n_1 ;
  wire \waveXAddress_reg[2][9]_i_1_n_2 ;
  wire \waveXAddress_reg[2][9]_i_1_n_3 ;
  wire \waveXAddress_reg[2][9]_i_1_n_4 ;
  wire \waveXAddress_reg[2][9]_i_1_n_5 ;
  wire \waveXAddress_reg[2][9]_i_1_n_6 ;
  wire \waveXAddress_reg[2][9]_i_1_n_7 ;
  wire [9:0]\waveXAddress_reg[3][11]_0 ;
  wire \waveXAddress_reg[3][11]_i_1_n_2 ;
  wire \waveXAddress_reg[3][11]_i_1_n_3 ;
  wire \waveXAddress_reg[3][11]_i_1_n_5 ;
  wire \waveXAddress_reg[3][11]_i_1_n_6 ;
  wire \waveXAddress_reg[3][11]_i_1_n_7 ;
  wire \waveXAddress_reg[3][4]_i_1_n_0 ;
  wire \waveXAddress_reg[3][4]_i_1_n_1 ;
  wire \waveXAddress_reg[3][4]_i_1_n_2 ;
  wire \waveXAddress_reg[3][4]_i_1_n_3 ;
  wire \waveXAddress_reg[3][4]_i_1_n_4 ;
  wire \waveXAddress_reg[3][4]_i_1_n_5 ;
  wire \waveXAddress_reg[3][4]_i_1_n_6 ;
  wire \waveXAddress_reg[3][8]_i_1_n_0 ;
  wire \waveXAddress_reg[3][8]_i_1_n_1 ;
  wire \waveXAddress_reg[3][8]_i_1_n_2 ;
  wire \waveXAddress_reg[3][8]_i_1_n_3 ;
  wire \waveXAddress_reg[3][8]_i_1_n_4 ;
  wire \waveXAddress_reg[3][8]_i_1_n_5 ;
  wire \waveXAddress_reg[3][8]_i_1_n_6 ;
  wire \waveXAddress_reg[3][8]_i_1_n_7 ;
  wire \waveXAddress_reg[4][10]_i_1_n_0 ;
  wire \waveXAddress_reg[4][10]_i_1_n_1 ;
  wire \waveXAddress_reg[4][10]_i_1_n_2 ;
  wire \waveXAddress_reg[4][10]_i_1_n_3 ;
  wire \waveXAddress_reg[4][10]_i_1_n_4 ;
  wire \waveXAddress_reg[4][10]_i_1_n_5 ;
  wire \waveXAddress_reg[4][10]_i_1_n_6 ;
  wire \waveXAddress_reg[4][10]_i_1_n_7 ;
  wire [8:0]\waveXAddress_reg[4][11]_0 ;
  wire \waveXAddress_reg[4][11]_i_1_n_7 ;
  wire \waveXAddress_reg[4][3]_i_1_n_0 ;
  wire \waveXAddress_reg[4][3]_i_1_n_1 ;
  wire \waveXAddress_reg[4][3]_i_1_n_2 ;
  wire \waveXAddress_reg[4][3]_i_1_n_3 ;
  wire \waveXAddress_reg[4][3]_i_1_n_4 ;
  wire \waveXAddress_reg[4][3]_i_1_n_5 ;
  wire \waveXAddress_reg[4][3]_i_1_n_6 ;
  wire \waveXAddress_reg[4][3]_i_1_n_7 ;
  wire \waveXAddress_reg[4][6]_i_1_n_0 ;
  wire \waveXAddress_reg[4][6]_i_1_n_1 ;
  wire \waveXAddress_reg[4][6]_i_1_n_2 ;
  wire \waveXAddress_reg[4][6]_i_1_n_3 ;
  wire \waveXAddress_reg[4][6]_i_1_n_4 ;
  wire \waveXAddress_reg[4][6]_i_1_n_5 ;
  wire \waveXAddress_reg[4][6]_i_1_n_6 ;
  wire [10:0]\waveXAddress_reg[5][11]_0 ;
  wire \waveXAddress_reg[5][11]_i_1_n_2 ;
  wire \waveXAddress_reg[5][11]_i_1_n_3 ;
  wire \waveXAddress_reg[5][11]_i_1_n_5 ;
  wire \waveXAddress_reg[5][11]_i_1_n_6 ;
  wire \waveXAddress_reg[5][11]_i_1_n_7 ;
  wire \waveXAddress_reg[5][1]_i_1_n_0 ;
  wire \waveXAddress_reg[5][1]_i_1_n_1 ;
  wire \waveXAddress_reg[5][1]_i_1_n_2 ;
  wire \waveXAddress_reg[5][1]_i_1_n_3 ;
  wire \waveXAddress_reg[5][1]_i_1_n_4 ;
  wire \waveXAddress_reg[5][1]_i_1_n_5 ;
  wire \waveXAddress_reg[5][1]_i_1_n_6 ;
  wire \waveXAddress_reg[5][1]_i_1_n_7 ;
  wire \waveXAddress_reg[5][4]_i_1_n_0 ;
  wire \waveXAddress_reg[5][4]_i_1_n_1 ;
  wire \waveXAddress_reg[5][4]_i_1_n_2 ;
  wire \waveXAddress_reg[5][4]_i_1_n_3 ;
  wire \waveXAddress_reg[5][4]_i_1_n_4 ;
  wire \waveXAddress_reg[5][4]_i_1_n_5 ;
  wire \waveXAddress_reg[5][4]_i_1_n_6 ;
  wire \waveXAddress_reg[5][8]_i_1_n_0 ;
  wire \waveXAddress_reg[5][8]_i_1_n_1 ;
  wire \waveXAddress_reg[5][8]_i_1_n_2 ;
  wire \waveXAddress_reg[5][8]_i_1_n_3 ;
  wire \waveXAddress_reg[5][8]_i_1_n_4 ;
  wire \waveXAddress_reg[5][8]_i_1_n_5 ;
  wire \waveXAddress_reg[5][8]_i_1_n_6 ;
  wire \waveXAddress_reg[5][8]_i_1_n_7 ;
  wire [9:0]\waveXAddress_reg[6][11]_0 ;
  wire \waveXAddress_reg[6][11]_i_1_n_3 ;
  wire \waveXAddress_reg[6][11]_i_1_n_6 ;
  wire \waveXAddress_reg[6][11]_i_1_n_7 ;
  wire \waveXAddress_reg[6][2]_i_1_n_0 ;
  wire \waveXAddress_reg[6][2]_i_1_n_1 ;
  wire \waveXAddress_reg[6][2]_i_1_n_2 ;
  wire \waveXAddress_reg[6][2]_i_1_n_3 ;
  wire \waveXAddress_reg[6][2]_i_1_n_4 ;
  wire \waveXAddress_reg[6][2]_i_1_n_5 ;
  wire \waveXAddress_reg[6][2]_i_1_n_6 ;
  wire \waveXAddress_reg[6][2]_i_1_n_7 ;
  wire \waveXAddress_reg[6][5]_i_1_n_0 ;
  wire \waveXAddress_reg[6][5]_i_1_n_1 ;
  wire \waveXAddress_reg[6][5]_i_1_n_2 ;
  wire \waveXAddress_reg[6][5]_i_1_n_3 ;
  wire \waveXAddress_reg[6][5]_i_1_n_4 ;
  wire \waveXAddress_reg[6][5]_i_1_n_5 ;
  wire \waveXAddress_reg[6][5]_i_1_n_6 ;
  wire \waveXAddress_reg[6][9]_i_1_n_0 ;
  wire \waveXAddress_reg[6][9]_i_1_n_1 ;
  wire \waveXAddress_reg[6][9]_i_1_n_2 ;
  wire \waveXAddress_reg[6][9]_i_1_n_3 ;
  wire \waveXAddress_reg[6][9]_i_1_n_4 ;
  wire \waveXAddress_reg[6][9]_i_1_n_5 ;
  wire \waveXAddress_reg[6][9]_i_1_n_6 ;
  wire \waveXAddress_reg[6][9]_i_1_n_7 ;
  wire [11:0]\waveXAddress_reg[7][11]_0 ;
  wire \waveXAddress_reg[7][11]_i_10_n_0 ;
  wire \waveXAddress_reg[7][11]_i_10_n_1 ;
  wire \waveXAddress_reg[7][11]_i_10_n_2 ;
  wire \waveXAddress_reg[7][11]_i_10_n_3 ;
  wire \waveXAddress_reg[7][11]_i_10_n_4 ;
  wire \waveXAddress_reg[7][11]_i_10_n_5 ;
  wire \waveXAddress_reg[7][11]_i_10_n_6 ;
  wire \waveXAddress_reg[7][11]_i_16_n_0 ;
  wire \waveXAddress_reg[7][11]_i_16_n_1 ;
  wire \waveXAddress_reg[7][11]_i_16_n_2 ;
  wire \waveXAddress_reg[7][11]_i_16_n_3 ;
  wire \waveXAddress_reg[7][11]_i_16_n_4 ;
  wire \waveXAddress_reg[7][11]_i_16_n_5 ;
  wire \waveXAddress_reg[7][11]_i_16_n_6 ;
  wire \waveXAddress_reg[7][11]_i_16_n_7 ;
  wire \waveXAddress_reg[7][11]_i_17_n_0 ;
  wire \waveXAddress_reg[7][11]_i_17_n_1 ;
  wire \waveXAddress_reg[7][11]_i_17_n_2 ;
  wire \waveXAddress_reg[7][11]_i_17_n_3 ;
  wire \waveXAddress_reg[7][11]_i_17_n_4 ;
  wire \waveXAddress_reg[7][11]_i_17_n_5 ;
  wire \waveXAddress_reg[7][11]_i_17_n_6 ;
  wire \waveXAddress_reg[7][11]_i_17_n_7 ;
  wire \waveXAddress_reg[7][11]_i_18_n_0 ;
  wire \waveXAddress_reg[7][11]_i_18_n_1 ;
  wire \waveXAddress_reg[7][11]_i_18_n_2 ;
  wire \waveXAddress_reg[7][11]_i_18_n_3 ;
  wire \waveXAddress_reg[7][11]_i_18_n_4 ;
  wire \waveXAddress_reg[7][11]_i_18_n_5 ;
  wire \waveXAddress_reg[7][11]_i_18_n_6 ;
  wire \waveXAddress_reg[7][11]_i_18_n_7 ;
  wire \waveXAddress_reg[7][11]_i_25_n_2 ;
  wire \waveXAddress_reg[7][11]_i_25_n_3 ;
  wire \waveXAddress_reg[7][11]_i_25_n_5 ;
  wire \waveXAddress_reg[7][11]_i_25_n_6 ;
  wire \waveXAddress_reg[7][11]_i_25_n_7 ;
  wire \waveXAddress_reg[7][11]_i_26_n_0 ;
  wire \waveXAddress_reg[7][11]_i_26_n_1 ;
  wire \waveXAddress_reg[7][11]_i_26_n_2 ;
  wire \waveXAddress_reg[7][11]_i_26_n_3 ;
  wire \waveXAddress_reg[7][11]_i_26_n_4 ;
  wire \waveXAddress_reg[7][11]_i_26_n_5 ;
  wire \waveXAddress_reg[7][11]_i_26_n_6 ;
  wire \waveXAddress_reg[7][11]_i_26_n_7 ;
  wire \waveXAddress_reg[7][11]_i_2_n_2 ;
  wire \waveXAddress_reg[7][11]_i_2_n_3 ;
  wire \waveXAddress_reg[7][11]_i_2_n_5 ;
  wire \waveXAddress_reg[7][11]_i_2_n_6 ;
  wire \waveXAddress_reg[7][11]_i_2_n_7 ;
  wire \waveXAddress_reg[7][11]_i_4_n_0 ;
  wire \waveXAddress_reg[7][11]_i_4_n_1 ;
  wire \waveXAddress_reg[7][11]_i_4_n_2 ;
  wire \waveXAddress_reg[7][11]_i_4_n_3 ;
  wire \waveXAddress_reg[7][11]_i_4_n_4 ;
  wire \waveXAddress_reg[7][11]_i_4_n_5 ;
  wire \waveXAddress_reg[7][11]_i_4_n_6 ;
  wire \waveXAddress_reg[7][11]_i_4_n_7 ;
  wire \waveXAddress_reg[7][11]_i_9_n_0 ;
  wire \waveXAddress_reg[7][11]_i_9_n_1 ;
  wire \waveXAddress_reg[7][11]_i_9_n_2 ;
  wire \waveXAddress_reg[7][11]_i_9_n_3 ;
  wire \waveXAddress_reg[7][11]_i_9_n_4 ;
  wire \waveXAddress_reg[7][11]_i_9_n_5 ;
  wire \waveXAddress_reg[7][11]_i_9_n_6 ;
  wire \waveXAddress_reg[7][11]_i_9_n_7 ;
  wire \waveXAddress_reg[7][4]_i_1_n_0 ;
  wire \waveXAddress_reg[7][4]_i_1_n_1 ;
  wire \waveXAddress_reg[7][4]_i_1_n_2 ;
  wire \waveXAddress_reg[7][4]_i_1_n_3 ;
  wire \waveXAddress_reg[7][4]_i_1_n_4 ;
  wire \waveXAddress_reg[7][4]_i_1_n_5 ;
  wire \waveXAddress_reg[7][4]_i_1_n_6 ;
  wire \waveXAddress_reg[7][8]_i_1_n_0 ;
  wire \waveXAddress_reg[7][8]_i_1_n_1 ;
  wire \waveXAddress_reg[7][8]_i_1_n_2 ;
  wire \waveXAddress_reg[7][8]_i_1_n_3 ;
  wire \waveXAddress_reg[7][8]_i_1_n_4 ;
  wire \waveXAddress_reg[7][8]_i_1_n_5 ;
  wire \waveXAddress_reg[7][8]_i_1_n_6 ;
  wire \waveXAddress_reg[7][8]_i_1_n_7 ;
  wire [11:0]\waveYAddress[0] ;
  wire [3:2]NLW_MemoryAddress0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_MemoryAddress0_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_waveRefAddress_reg[1][11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveRefAddress_reg[1][11]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_waveRefAddress_reg[1][11]_i_21_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveRefAddress_reg[1][11]_i_21_O_UNCONNECTED ;
  wire [0:0]\NLW_waveRefAddress_reg[1][4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_waveRefAddress_reg[2][11]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_waveRefAddress_reg[2][11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_waveRefAddress_reg[2][11]_i_30_CO_UNCONNECTED ;
  wire [3:2]\NLW_waveRefAddress_reg[2][11]_i_30_O_UNCONNECTED ;
  wire [0:0]\NLW_waveRefAddress_reg[2][5]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_waveRefAddress_reg[3][11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveRefAddress_reg[3][11]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_waveRefAddress_reg[3][11]_i_23_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveRefAddress_reg[3][11]_i_23_O_UNCONNECTED ;
  wire [0:0]\NLW_waveRefAddress_reg[3][11]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_waveRefAddress_reg[3][4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_waveRefAddress_reg[4][11]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_waveRefAddress_reg[4][11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_waveRefAddress_reg[4][11]_i_28_CO_UNCONNECTED ;
  wire [3:1]\NLW_waveRefAddress_reg[4][11]_i_28_O_UNCONNECTED ;
  wire [0:0]\NLW_waveRefAddress_reg[4][6]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_waveRefAddress_reg[5][11]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_waveRefAddress_reg[5][11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveRefAddress_reg[5][11]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_waveRefAddress_reg[5][11]_i_26_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveRefAddress_reg[5][11]_i_26_O_UNCONNECTED ;
  wire [0:0]\NLW_waveRefAddress_reg[5][4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_waveRefAddress_reg[6][11]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_waveRefAddress_reg[6][11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_waveRefAddress_reg[6][11]_i_41_CO_UNCONNECTED ;
  wire [3:2]\NLW_waveRefAddress_reg[6][11]_i_41_O_UNCONNECTED ;
  wire [0:0]\NLW_waveRefAddress_reg[6][11]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_waveRefAddress_reg[6][5]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_waveXAddress_reg[1][11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveXAddress_reg[1][11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_waveXAddress_reg[1][4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_waveXAddress_reg[2][11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_waveXAddress_reg[2][11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_waveXAddress_reg[2][5]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_waveXAddress_reg[3][11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveXAddress_reg[3][11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_waveXAddress_reg[3][4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_waveXAddress_reg[4][11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_waveXAddress_reg[4][11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_waveXAddress_reg[4][6]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_waveXAddress_reg[5][11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveXAddress_reg[5][11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_waveXAddress_reg[5][4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_waveXAddress_reg[6][11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_waveXAddress_reg[6][11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_waveXAddress_reg[6][5]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_waveXAddress_reg[7][11]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_waveXAddress_reg[7][11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveXAddress_reg[7][11]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_waveXAddress_reg[7][11]_i_25_CO_UNCONNECTED ;
  wire [3:3]\NLW_waveXAddress_reg[7][11]_i_25_O_UNCONNECTED ;
  wire [0:0]\NLW_waveXAddress_reg[7][4]_i_1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 MemoryAddress0_carry
       (.CI(1'b0),
        .CO({MemoryAddress0_carry_n_0,MemoryAddress0_carry_n_1,MemoryAddress0_carry_n_2,MemoryAddress0_carry_n_3}),
        .CYINIT(\MemoryAddress_reg_n_0_[0] ),
        .DI({\MemoryAddress_reg_n_0_[4] ,\MemoryAddress_reg_n_0_[3] ,\MemoryAddress_reg_n_0_[2] ,\MemoryAddress_reg_n_0_[1] }),
        .O(MemoryAddress0[4:1]),
        .S({MemoryAddress0_carry_i_1_n_0,MemoryAddress0_carry_i_2_n_0,MemoryAddress0_carry_i_3_n_0,MemoryAddress0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 MemoryAddress0_carry__0
       (.CI(MemoryAddress0_carry_n_0),
        .CO({MemoryAddress0_carry__0_n_0,MemoryAddress0_carry__0_n_1,MemoryAddress0_carry__0_n_2,MemoryAddress0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[8] ,\MemoryAddress_reg_n_0_[7] ,\MemoryAddress_reg_n_0_[6] ,\MemoryAddress_reg_n_0_[5] }),
        .O(MemoryAddress0[8:5]),
        .S({MemoryAddress0_carry__0_i_1_n_0,MemoryAddress0_carry__0_i_2_n_0,MemoryAddress0_carry__0_i_3_n_0,MemoryAddress0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__0_i_1
       (.I0(\MemoryAddress_reg_n_0_[8] ),
        .O(MemoryAddress0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__0_i_2
       (.I0(\MemoryAddress_reg_n_0_[7] ),
        .O(MemoryAddress0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__0_i_3
       (.I0(\MemoryAddress_reg_n_0_[6] ),
        .O(MemoryAddress0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__0_i_4
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(MemoryAddress0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 MemoryAddress0_carry__1
       (.CI(MemoryAddress0_carry__0_n_0),
        .CO({MemoryAddress0_carry__1_n_0,MemoryAddress0_carry__1_n_1,MemoryAddress0_carry__1_n_2,MemoryAddress0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[12] ,\MemoryAddress_reg_n_0_[11] ,\MemoryAddress_reg_n_0_[10] ,\MemoryAddress_reg_n_0_[9] }),
        .O(MemoryAddress0[12:9]),
        .S({MemoryAddress0_carry__1_i_1_n_0,MemoryAddress0_carry__1_i_2_n_0,MemoryAddress0_carry__1_i_3_n_0,MemoryAddress0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__1_i_1
       (.I0(\MemoryAddress_reg_n_0_[12] ),
        .O(MemoryAddress0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__1_i_2
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(MemoryAddress0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__1_i_3
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(MemoryAddress0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__1_i_4
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(MemoryAddress0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 MemoryAddress0_carry__2
       (.CI(MemoryAddress0_carry__1_n_0),
        .CO({MemoryAddress0_carry__2_n_0,MemoryAddress0_carry__2_n_1,MemoryAddress0_carry__2_n_2,MemoryAddress0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[16] ,\MemoryAddress_reg_n_0_[15] ,\MemoryAddress_reg_n_0_[14] ,\MemoryAddress_reg_n_0_[13] }),
        .O(MemoryAddress0[16:13]),
        .S({MemoryAddress0_carry__2_i_1_n_0,MemoryAddress0_carry__2_i_2_n_0,MemoryAddress0_carry__2_i_3_n_0,MemoryAddress0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__2_i_1
       (.I0(\MemoryAddress_reg_n_0_[16] ),
        .O(MemoryAddress0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__2_i_2
       (.I0(\MemoryAddress_reg_n_0_[15] ),
        .O(MemoryAddress0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__2_i_3
       (.I0(\MemoryAddress_reg_n_0_[14] ),
        .O(MemoryAddress0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__2_i_4
       (.I0(\MemoryAddress_reg_n_0_[13] ),
        .O(MemoryAddress0_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 MemoryAddress0_carry__3
       (.CI(MemoryAddress0_carry__2_n_0),
        .CO({MemoryAddress0_carry__3_n_0,MemoryAddress0_carry__3_n_1,MemoryAddress0_carry__3_n_2,MemoryAddress0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[20] ,\MemoryAddress_reg_n_0_[19] ,\MemoryAddress_reg_n_0_[18] ,\MemoryAddress_reg_n_0_[17] }),
        .O(MemoryAddress0[20:17]),
        .S({MemoryAddress0_carry__3_i_1_n_0,MemoryAddress0_carry__3_i_2_n_0,MemoryAddress0_carry__3_i_3_n_0,MemoryAddress0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__3_i_1
       (.I0(\MemoryAddress_reg_n_0_[20] ),
        .O(MemoryAddress0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__3_i_2
       (.I0(\MemoryAddress_reg_n_0_[19] ),
        .O(MemoryAddress0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__3_i_3
       (.I0(\MemoryAddress_reg_n_0_[18] ),
        .O(MemoryAddress0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__3_i_4
       (.I0(\MemoryAddress_reg_n_0_[17] ),
        .O(MemoryAddress0_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 MemoryAddress0_carry__4
       (.CI(MemoryAddress0_carry__3_n_0),
        .CO({MemoryAddress0_carry__4_n_0,MemoryAddress0_carry__4_n_1,MemoryAddress0_carry__4_n_2,MemoryAddress0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[24] ,\MemoryAddress_reg_n_0_[23] ,\MemoryAddress_reg_n_0_[22] ,\MemoryAddress_reg_n_0_[21] }),
        .O(MemoryAddress0[24:21]),
        .S({MemoryAddress0_carry__4_i_1_n_0,MemoryAddress0_carry__4_i_2_n_0,MemoryAddress0_carry__4_i_3_n_0,MemoryAddress0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__4_i_1
       (.I0(\MemoryAddress_reg_n_0_[24] ),
        .O(MemoryAddress0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__4_i_2
       (.I0(\MemoryAddress_reg_n_0_[23] ),
        .O(MemoryAddress0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__4_i_3
       (.I0(\MemoryAddress_reg_n_0_[22] ),
        .O(MemoryAddress0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__4_i_4
       (.I0(\MemoryAddress_reg_n_0_[21] ),
        .O(MemoryAddress0_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 MemoryAddress0_carry__5
       (.CI(MemoryAddress0_carry__4_n_0),
        .CO({MemoryAddress0_carry__5_n_0,MemoryAddress0_carry__5_n_1,MemoryAddress0_carry__5_n_2,MemoryAddress0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[28] ,\MemoryAddress_reg_n_0_[27] ,\MemoryAddress_reg_n_0_[26] ,\MemoryAddress_reg_n_0_[25] }),
        .O(MemoryAddress0[28:25]),
        .S({MemoryAddress0_carry__5_i_1_n_0,MemoryAddress0_carry__5_i_2_n_0,MemoryAddress0_carry__5_i_3_n_0,MemoryAddress0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__5_i_1
       (.I0(\MemoryAddress_reg_n_0_[28] ),
        .O(MemoryAddress0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__5_i_2
       (.I0(\MemoryAddress_reg_n_0_[27] ),
        .O(MemoryAddress0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__5_i_3
       (.I0(\MemoryAddress_reg_n_0_[26] ),
        .O(MemoryAddress0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__5_i_4
       (.I0(\MemoryAddress_reg_n_0_[25] ),
        .O(MemoryAddress0_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 MemoryAddress0_carry__6
       (.CI(MemoryAddress0_carry__5_n_0),
        .CO({NLW_MemoryAddress0_carry__6_CO_UNCONNECTED[3:2],MemoryAddress0_carry__6_n_2,MemoryAddress0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[30] ,\MemoryAddress_reg_n_0_[29] }),
        .O({NLW_MemoryAddress0_carry__6_O_UNCONNECTED[3],MemoryAddress0[31:29]}),
        .S({1'b0,MemoryAddress0_carry__6_i_1_n_0,MemoryAddress0_carry__6_i_2_n_0,MemoryAddress0_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__6_i_1
       (.I0(\MemoryAddress_reg_n_0_[31] ),
        .O(MemoryAddress0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__6_i_2
       (.I0(\MemoryAddress_reg_n_0_[30] ),
        .O(MemoryAddress0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry__6_i_3
       (.I0(\MemoryAddress_reg_n_0_[29] ),
        .O(MemoryAddress0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry_i_1
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(MemoryAddress0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry_i_2
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(MemoryAddress0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry_i_3
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(MemoryAddress0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    MemoryAddress0_carry_i_4
       (.I0(\MemoryAddress_reg_n_0_[1] ),
        .O(MemoryAddress0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \MemoryAddress[0]_i_1 
       (.I0(\MemoryAddress_reg_n_0_[0] ),
        .O(MemoryAddress0[0]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \MemoryAddress[31]_i_1 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .I1(\MemoryAddress_reg_n_0_[9] ),
        .I2(\MemoryAddress_reg_n_0_[6] ),
        .I3(\MemoryAddress_reg_n_0_[7] ),
        .I4(\MemoryAddress[31]_i_2_n_0 ),
        .I5(\MemoryAddress[31]_i_3_n_0 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \MemoryAddress[31]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .I1(\MemoryAddress_reg_n_0_[8] ),
        .I2(\MemoryAddress_reg_n_0_[11] ),
        .I3(\MemoryAddress_reg_n_0_[3] ),
        .I4(\MemoryAddress[31]_i_4_n_0 ),
        .I5(\MemoryAddress[31]_i_5_n_0 ),
        .O(\MemoryAddress[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \MemoryAddress[31]_i_3 
       (.I0(\MemoryAddress[31]_i_6_n_0 ),
        .I1(\MemoryAddress[31]_i_7_n_0 ),
        .I2(\MemoryAddress_reg_n_0_[14] ),
        .I3(\MemoryAddress_reg_n_0_[19] ),
        .I4(\MemoryAddress_reg_n_0_[31] ),
        .I5(\MemoryAddress_reg_n_0_[13] ),
        .O(\MemoryAddress[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MemoryAddress[31]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[0] ),
        .I1(\MemoryAddress_reg_n_0_[1] ),
        .O(\MemoryAddress[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \MemoryAddress[31]_i_5 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .I1(\MemoryAddress_reg_n_0_[4] ),
        .O(\MemoryAddress[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \MemoryAddress[31]_i_6 
       (.I0(\waveXAddress[0][11]_i_4_n_0 ),
        .I1(\MemoryAddress[31]_i_8_n_0 ),
        .I2(\MemoryAddress_reg_n_0_[15] ),
        .I3(\MemoryAddress_reg_n_0_[23] ),
        .I4(\MemoryAddress_reg_n_0_[16] ),
        .I5(\MemoryAddress_reg_n_0_[25] ),
        .O(\MemoryAddress[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \MemoryAddress[31]_i_7 
       (.I0(\MemoryAddress_reg_n_0_[17] ),
        .I1(\MemoryAddress_reg_n_0_[28] ),
        .I2(\MemoryAddress_reg_n_0_[18] ),
        .I3(\MemoryAddress_reg_n_0_[24] ),
        .O(\MemoryAddress[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \MemoryAddress[31]_i_8 
       (.I0(\MemoryAddress_reg_n_0_[12] ),
        .I1(\MemoryAddress_reg_n_0_[26] ),
        .I2(\MemoryAddress_reg_n_0_[20] ),
        .I3(\MemoryAddress_reg_n_0_[27] ),
        .O(\MemoryAddress[31]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[0] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[0]),
        .Q(\MemoryAddress_reg_n_0_[0] ),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[10]),
        .Q(\MemoryAddress_reg_n_0_[10] ),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[11]),
        .Q(\MemoryAddress_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[12] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[12]),
        .Q(\MemoryAddress_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[13] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[13]),
        .Q(\MemoryAddress_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[14] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[14]),
        .Q(\MemoryAddress_reg_n_0_[14] ),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[15] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[15]),
        .Q(\MemoryAddress_reg_n_0_[15] ),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[16] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[16]),
        .Q(\MemoryAddress_reg_n_0_[16] ),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[17] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[17]),
        .Q(\MemoryAddress_reg_n_0_[17] ),
        .S(p_0_in));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[18] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[18]),
        .Q(\MemoryAddress_reg_n_0_[18] ),
        .S(p_0_in));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[19] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[19]),
        .Q(\MemoryAddress_reg_n_0_[19] ),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[1] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[1]),
        .Q(\MemoryAddress_reg_n_0_[1] ),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[20] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[20]),
        .Q(\MemoryAddress_reg_n_0_[20] ),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[21] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[21]),
        .Q(\MemoryAddress_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[22] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[22]),
        .Q(\MemoryAddress_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[23] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[23]),
        .Q(\MemoryAddress_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[24] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[24]),
        .Q(\MemoryAddress_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[25] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[25]),
        .Q(\MemoryAddress_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[26] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[26]),
        .Q(\MemoryAddress_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[27] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[27]),
        .Q(\MemoryAddress_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[28] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[28]),
        .Q(\MemoryAddress_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[29] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[29]),
        .Q(\MemoryAddress_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[2]),
        .Q(\MemoryAddress_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[30] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[30]),
        .Q(\MemoryAddress_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[31] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[31]),
        .Q(\MemoryAddress_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[3]),
        .Q(\MemoryAddress_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[4]),
        .Q(\MemoryAddress_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[5]),
        .Q(\MemoryAddress_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[6]),
        .Q(\MemoryAddress_reg_n_0_[6] ),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[7]),
        .Q(\MemoryAddress_reg_n_0_[7] ),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[8]),
        .Q(\MemoryAddress_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \MemoryAddress_reg[9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(MemoryAddress0[9]),
        .Q(\MemoryAddress_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \waveRefAddress[1][11]_i_1 
       (.I0(\waveRefAddress[1][11]_i_3_n_0 ),
        .I1(\waveRefAddress_reg[1][11]_i_4_n_7 ),
        .I2(\waveRefAddress_reg[1][11]_i_4_n_6 ),
        .I3(\waveRefAddress_reg[1][11]_i_4_n_5 ),
        .I4(\waveRefAddress[1][11]_i_5_n_0 ),
        .I5(\waveRefAddress[1][11]_i_6_n_0 ),
        .O(\waveRefAddress[1][11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \waveRefAddress[1][11]_i_10 
       (.I0(\waveXAddress_reg[5][1]_i_1_n_5 ),
        .I1(\waveXAddress_reg[5][1]_i_1_n_4 ),
        .I2(\waveRefAddress_reg[1][11]_i_9_n_7 ),
        .O(\waveRefAddress[1][11]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_11 
       (.I0(\MemoryAddress_reg_n_0_[12] ),
        .O(\waveRefAddress[1][11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_12 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveRefAddress[1][11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_13 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveRefAddress[1][11]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[1][11]_i_14 
       (.I0(\waveRefAddress_reg[1][11]_i_15_n_6 ),
        .I1(\waveRefAddress_reg[1][11]_i_20_n_7 ),
        .I2(\waveRefAddress_reg[1][11]_i_4_n_4 ),
        .I3(\waveRefAddress_reg[1][11]_i_21_n_7 ),
        .O(\waveRefAddress[1][11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[1][11]_i_17 
       (.I0(\waveRefAddress_reg[1][11]_i_30_n_4 ),
        .I1(\waveRefAddress_reg[1][11]_i_20_n_4 ),
        .I2(\waveRefAddress_reg[1][11]_i_21_n_6 ),
        .I3(\waveRefAddress_reg[1][11]_i_30_n_5 ),
        .I4(\waveRefAddress[1][11]_i_31_n_0 ),
        .I5(\waveRefAddress[1][11]_i_32_n_0 ),
        .O(\waveRefAddress[1][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[1][11]_i_18 
       (.I0(\waveRefAddress_reg[1][11]_i_9_n_7 ),
        .I1(\waveXAddress_reg[5][1]_i_1_n_4 ),
        .I2(\waveXAddress_reg[5][1]_i_1_n_5 ),
        .I3(\waveRefAddress_reg[1][11]_i_4_n_5 ),
        .I4(\waveRefAddress_reg[1][11]_i_9_n_5 ),
        .I5(\waveXAddress_reg[5][1]_i_1_n_6 ),
        .O(\waveRefAddress[1][11]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_19 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveRefAddress[1][11]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_22 
       (.I0(\MemoryAddress_reg_n_0_[16] ),
        .O(\waveRefAddress[1][11]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_23 
       (.I0(\MemoryAddress_reg_n_0_[15] ),
        .O(\waveRefAddress[1][11]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_24 
       (.I0(\MemoryAddress_reg_n_0_[14] ),
        .O(\waveRefAddress[1][11]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_25 
       (.I0(\MemoryAddress_reg_n_0_[13] ),
        .O(\waveRefAddress[1][11]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_26 
       (.I0(\MemoryAddress_reg_n_0_[24] ),
        .O(\waveRefAddress[1][11]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_27 
       (.I0(\MemoryAddress_reg_n_0_[23] ),
        .O(\waveRefAddress[1][11]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_28 
       (.I0(\MemoryAddress_reg_n_0_[22] ),
        .O(\waveRefAddress[1][11]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_29 
       (.I0(\MemoryAddress_reg_n_0_[21] ),
        .O(\waveRefAddress[1][11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7FFFFF7FFF)) 
    \waveRefAddress[1][11]_i_3 
       (.I0(\waveRefAddress_reg[1][11]_i_9_n_5 ),
        .I1(\waveRefAddress_reg[1][11]_i_9_n_6 ),
        .I2(\waveRefAddress_reg[1][11]_i_9_n_4 ),
        .I3(\waveXAddress_reg[5][1]_i_1_n_6 ),
        .I4(\MemoryAddress[31]_i_4_n_0 ),
        .I5(\waveRefAddress[1][11]_i_10_n_0 ),
        .O(\waveRefAddress[1][11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[1][11]_i_31 
       (.I0(\waveRefAddress_reg[1][11]_i_16_n_6 ),
        .I1(\waveRefAddress_reg[1][11]_i_30_n_7 ),
        .I2(\waveRefAddress_reg[1][11]_i_20_n_6 ),
        .I3(\waveRefAddress_reg[1][11]_i_30_n_6 ),
        .O(\waveRefAddress[1][11]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[1][11]_i_32 
       (.I0(\waveRefAddress_reg[1][11]_i_16_n_7 ),
        .I1(\waveRefAddress_reg[1][11]_i_16_n_5 ),
        .I2(\waveRefAddress_reg[1][11]_i_20_n_5 ),
        .I3(\waveRefAddress_reg[1][11]_i_21_n_5 ),
        .O(\waveRefAddress[1][11]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_33 
       (.I0(\MemoryAddress_reg_n_0_[20] ),
        .O(\waveRefAddress[1][11]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_34 
       (.I0(\MemoryAddress_reg_n_0_[19] ),
        .O(\waveRefAddress[1][11]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_35 
       (.I0(\MemoryAddress_reg_n_0_[18] ),
        .O(\waveRefAddress[1][11]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_36 
       (.I0(\MemoryAddress_reg_n_0_[17] ),
        .O(\waveRefAddress[1][11]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_37 
       (.I0(\MemoryAddress_reg_n_0_[31] ),
        .O(\waveRefAddress[1][11]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_38 
       (.I0(\MemoryAddress_reg_n_0_[30] ),
        .O(\waveRefAddress[1][11]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_39 
       (.I0(\MemoryAddress_reg_n_0_[29] ),
        .O(\waveRefAddress[1][11]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_40 
       (.I0(\MemoryAddress_reg_n_0_[28] ),
        .O(\waveRefAddress[1][11]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_41 
       (.I0(\MemoryAddress_reg_n_0_[27] ),
        .O(\waveRefAddress[1][11]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_42 
       (.I0(\MemoryAddress_reg_n_0_[26] ),
        .O(\waveRefAddress[1][11]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_43 
       (.I0(\MemoryAddress_reg_n_0_[25] ),
        .O(\waveRefAddress[1][11]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[1][11]_i_5 
       (.I0(\waveRefAddress[1][11]_i_14_n_0 ),
        .I1(\waveRefAddress_reg[1][11]_i_15_n_7 ),
        .I2(\waveRefAddress_reg[1][11]_i_15_n_5 ),
        .I3(\waveRefAddress_reg[1][11]_i_15_n_4 ),
        .I4(\waveRefAddress_reg[1][11]_i_16_n_4 ),
        .I5(\waveRefAddress[1][11]_i_17_n_0 ),
        .O(\waveRefAddress[1][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \waveRefAddress[1][11]_i_6 
       (.I0(\waveRefAddress_reg[1][11]_i_4_n_7 ),
        .I1(\waveRefAddress_reg[1][11]_i_4_n_6 ),
        .I2(\waveRefAddress_reg[1][11]_i_9_n_6 ),
        .I3(\waveRefAddress_reg[1][11]_i_9_n_4 ),
        .I4(\MemoryAddress[31]_i_4_n_0 ),
        .I5(\waveRefAddress[1][11]_i_18_n_0 ),
        .O(\waveRefAddress[1][11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_7 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveRefAddress[1][11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][11]_i_8 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveRefAddress[1][11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][4]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveRefAddress[1][4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][4]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveRefAddress[1][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][4]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveRefAddress[1][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[1][8]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveRefAddress[1][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \waveRefAddress[2][11]_i_1 
       (.I0(\waveRefAddress_reg[2][11]_i_3_n_4 ),
        .I1(\waveRefAddress_reg[2][11]_i_4_n_7 ),
        .I2(\waveRefAddress[2][11]_i_5_n_0 ),
        .I3(\waveRefAddress_reg[2][11]_i_4_n_6 ),
        .I4(\waveRefAddress[2][11]_i_6_n_0 ),
        .I5(\waveRefAddress[2][11]_i_7_n_0 ),
        .O(\waveRefAddress[2][11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_10 
       (.I0(\MemoryAddress_reg_n_0_[6] ),
        .O(\waveRefAddress[2][11]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_11 
       (.I0(\MemoryAddress_reg_n_0_[13] ),
        .O(\waveRefAddress[2][11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_12 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveRefAddress[2][11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_13 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveRefAddress[2][11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \waveRefAddress[2][11]_i_14 
       (.I0(\waveXAddress_reg[6][2]_i_1_n_6 ),
        .I1(\waveXAddress_reg[6][2]_i_1_n_5 ),
        .I2(\waveXAddress_reg[6][2]_i_1_n_4 ),
        .O(\waveRefAddress[2][11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[2][11]_i_15 
       (.I0(\waveRefAddress_reg[2][11]_i_16_n_7 ),
        .I1(\waveRefAddress_reg[2][11]_i_16_n_4 ),
        .I2(\waveRefAddress_reg[2][11]_i_4_n_5 ),
        .I3(\waveRefAddress_reg[2][11]_i_20_n_4 ),
        .O(\waveRefAddress[2][11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[2][11]_i_18 
       (.I0(\waveRefAddress_reg[2][11]_i_20_n_5 ),
        .I1(\waveRefAddress_reg[2][11]_i_25_n_5 ),
        .I2(\waveRefAddress_reg[2][11]_i_30_n_7 ),
        .I3(\waveRefAddress_reg[2][11]_i_20_n_6 ),
        .I4(\waveRefAddress[2][11]_i_31_n_0 ),
        .I5(\waveRefAddress[2][11]_i_32_n_0 ),
        .O(\waveRefAddress[2][11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[2][11]_i_19 
       (.I0(\waveXAddress_reg[6][2]_i_1_n_4 ),
        .I1(\waveXAddress_reg[6][2]_i_1_n_5 ),
        .I2(\waveXAddress_reg[6][2]_i_1_n_6 ),
        .I3(\waveRefAddress_reg[2][11]_i_4_n_6 ),
        .I4(\waveRefAddress_reg[2][11]_i_3_n_6 ),
        .I5(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveRefAddress[2][11]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_21 
       (.I0(\MemoryAddress_reg_n_0_[17] ),
        .O(\waveRefAddress[2][11]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_22 
       (.I0(\MemoryAddress_reg_n_0_[16] ),
        .O(\waveRefAddress[2][11]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_23 
       (.I0(\MemoryAddress_reg_n_0_[15] ),
        .O(\waveRefAddress[2][11]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_24 
       (.I0(\MemoryAddress_reg_n_0_[14] ),
        .O(\waveRefAddress[2][11]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_26 
       (.I0(\MemoryAddress_reg_n_0_[25] ),
        .O(\waveRefAddress[2][11]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_27 
       (.I0(\MemoryAddress_reg_n_0_[24] ),
        .O(\waveRefAddress[2][11]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_28 
       (.I0(\MemoryAddress_reg_n_0_[23] ),
        .O(\waveRefAddress[2][11]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_29 
       (.I0(\MemoryAddress_reg_n_0_[22] ),
        .O(\waveRefAddress[2][11]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[2][11]_i_31 
       (.I0(\waveRefAddress_reg[2][11]_i_17_n_7 ),
        .I1(\waveRefAddress_reg[2][11]_i_17_n_4 ),
        .I2(\waveRefAddress_reg[2][11]_i_25_n_7 ),
        .I3(\waveRefAddress_reg[2][11]_i_20_n_7 ),
        .O(\waveRefAddress[2][11]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[2][11]_i_32 
       (.I0(\waveRefAddress_reg[2][11]_i_25_n_4 ),
        .I1(\waveRefAddress_reg[2][11]_i_17_n_6 ),
        .I2(\waveRefAddress_reg[2][11]_i_25_n_6 ),
        .I3(\waveRefAddress_reg[2][11]_i_30_n_6 ),
        .O(\waveRefAddress[2][11]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_33 
       (.I0(\MemoryAddress_reg_n_0_[29] ),
        .O(\waveRefAddress[2][11]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_34 
       (.I0(\MemoryAddress_reg_n_0_[28] ),
        .O(\waveRefAddress[2][11]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_35 
       (.I0(\MemoryAddress_reg_n_0_[27] ),
        .O(\waveRefAddress[2][11]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_36 
       (.I0(\MemoryAddress_reg_n_0_[26] ),
        .O(\waveRefAddress[2][11]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_37 
       (.I0(\MemoryAddress_reg_n_0_[21] ),
        .O(\waveRefAddress[2][11]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_38 
       (.I0(\MemoryAddress_reg_n_0_[20] ),
        .O(\waveRefAddress[2][11]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_39 
       (.I0(\MemoryAddress_reg_n_0_[19] ),
        .O(\waveRefAddress[2][11]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_40 
       (.I0(\MemoryAddress_reg_n_0_[18] ),
        .O(\waveRefAddress[2][11]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_41 
       (.I0(\MemoryAddress_reg_n_0_[31] ),
        .O(\waveRefAddress[2][11]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_42 
       (.I0(\MemoryAddress_reg_n_0_[30] ),
        .O(\waveRefAddress[2][11]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hF200000000000000)) 
    \waveRefAddress[2][11]_i_5 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .I1(\MemoryAddress[31]_i_4_n_0 ),
        .I2(\waveRefAddress[2][11]_i_14_n_0 ),
        .I3(\waveRefAddress_reg[2][11]_i_3_n_6 ),
        .I4(\waveRefAddress_reg[2][11]_i_3_n_7 ),
        .I5(\waveRefAddress_reg[2][11]_i_3_n_5 ),
        .O(\waveRefAddress[2][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[2][11]_i_6 
       (.I0(\waveRefAddress[2][11]_i_15_n_0 ),
        .I1(\waveRefAddress_reg[2][11]_i_4_n_4 ),
        .I2(\waveRefAddress_reg[2][11]_i_16_n_6 ),
        .I3(\waveRefAddress_reg[2][11]_i_16_n_5 ),
        .I4(\waveRefAddress_reg[2][11]_i_17_n_5 ),
        .I5(\waveRefAddress[2][11]_i_18_n_0 ),
        .O(\waveRefAddress[2][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \waveRefAddress[2][11]_i_7 
       (.I0(\waveRefAddress_reg[2][11]_i_3_n_7 ),
        .I1(\waveRefAddress_reg[2][11]_i_3_n_5 ),
        .I2(\MemoryAddress[31]_i_4_n_0 ),
        .I3(\waveRefAddress_reg[2][11]_i_4_n_7 ),
        .I4(\waveRefAddress_reg[2][11]_i_3_n_4 ),
        .I5(\waveRefAddress[2][11]_i_19_n_0 ),
        .O(\waveRefAddress[2][11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_8 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveRefAddress[2][11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][11]_i_9 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveRefAddress[2][11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][5]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveRefAddress[2][5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][5]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveRefAddress[2][5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][5]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveRefAddress[2][5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[2][9]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[6] ),
        .O(\waveRefAddress[2][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \waveRefAddress[3][11]_i_1 
       (.I0(\waveRefAddress[3][11]_i_3_n_0 ),
        .I1(\waveRefAddress_reg[3][11]_i_4_n_7 ),
        .I2(\waveRefAddress_reg[3][11]_i_4_n_6 ),
        .I3(\waveRefAddress_reg[3][11]_i_4_n_5 ),
        .I4(\waveRefAddress[3][11]_i_5_n_0 ),
        .I5(\waveRefAddress[3][11]_i_6_n_0 ),
        .O(\waveRefAddress[3][11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \waveRefAddress[3][11]_i_10 
       (.I0(\waveRefAddress_reg[3][11]_i_9_n_5 ),
        .I1(\waveRefAddress_reg[3][11]_i_9_n_4 ),
        .I2(\waveRefAddress_reg[3][11]_i_8_n_7 ),
        .O(\waveRefAddress[3][11]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_11 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveRefAddress[3][11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[3][11]_i_12 
       (.I0(\waveRefAddress_reg[3][11]_i_23_n_6 ),
        .I1(\waveRefAddress_reg[3][11]_i_23_n_5 ),
        .I2(\waveRefAddress_reg[3][11]_i_4_n_4 ),
        .I3(\waveRefAddress_reg[3][11]_i_16_n_7 ),
        .O(\waveRefAddress[3][11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[3][11]_i_17 
       (.I0(\waveRefAddress_reg[3][11]_i_16_n_4 ),
        .I1(\waveRefAddress_reg[3][11]_i_15_n_6 ),
        .I2(\waveRefAddress_reg[3][11]_i_23_n_7 ),
        .I3(\waveRefAddress_reg[3][11]_i_14_n_7 ),
        .I4(\waveRefAddress[3][11]_i_40_n_0 ),
        .I5(\waveRefAddress[3][11]_i_41_n_0 ),
        .O(\waveRefAddress[3][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[3][11]_i_18 
       (.I0(\waveRefAddress_reg[3][11]_i_8_n_7 ),
        .I1(\waveRefAddress_reg[3][11]_i_9_n_4 ),
        .I2(\waveRefAddress_reg[3][11]_i_9_n_5 ),
        .I3(\waveRefAddress_reg[3][11]_i_4_n_5 ),
        .I4(\waveRefAddress_reg[3][11]_i_8_n_5 ),
        .I5(\waveRefAddress_reg[3][11]_i_9_n_6 ),
        .O(\waveRefAddress[3][11]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_19 
       (.I0(\MemoryAddress_reg_n_0_[7] ),
        .O(\waveRefAddress[3][11]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_20 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveRefAddress[3][11]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_21 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveRefAddress[3][11]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_22 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveRefAddress[3][11]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_24 
       (.I0(\MemoryAddress_reg_n_0_[16] ),
        .O(\waveRefAddress[3][11]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_25 
       (.I0(\MemoryAddress_reg_n_0_[15] ),
        .O(\waveRefAddress[3][11]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_26 
       (.I0(\MemoryAddress_reg_n_0_[14] ),
        .O(\waveRefAddress[3][11]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_27 
       (.I0(\MemoryAddress_reg_n_0_[13] ),
        .O(\waveRefAddress[3][11]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_28 
       (.I0(\MemoryAddress_reg_n_0_[20] ),
        .O(\waveRefAddress[3][11]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_29 
       (.I0(\MemoryAddress_reg_n_0_[19] ),
        .O(\waveRefAddress[3][11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7FFFFF7FFF)) 
    \waveRefAddress[3][11]_i_3 
       (.I0(\waveRefAddress_reg[3][11]_i_8_n_5 ),
        .I1(\waveRefAddress_reg[3][11]_i_8_n_6 ),
        .I2(\waveRefAddress_reg[3][11]_i_8_n_4 ),
        .I3(\waveRefAddress_reg[3][11]_i_9_n_6 ),
        .I4(\MemoryAddress[31]_i_4_n_0 ),
        .I5(\waveRefAddress[3][11]_i_10_n_0 ),
        .O(\waveRefAddress[3][11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_30 
       (.I0(\MemoryAddress_reg_n_0_[18] ),
        .O(\waveRefAddress[3][11]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_31 
       (.I0(\MemoryAddress_reg_n_0_[17] ),
        .O(\waveRefAddress[3][11]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_32 
       (.I0(\MemoryAddress_reg_n_0_[24] ),
        .O(\waveRefAddress[3][11]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_33 
       (.I0(\MemoryAddress_reg_n_0_[23] ),
        .O(\waveRefAddress[3][11]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_34 
       (.I0(\MemoryAddress_reg_n_0_[22] ),
        .O(\waveRefAddress[3][11]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_35 
       (.I0(\MemoryAddress_reg_n_0_[21] ),
        .O(\waveRefAddress[3][11]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_36 
       (.I0(\MemoryAddress_reg_n_0_[28] ),
        .O(\waveRefAddress[3][11]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_37 
       (.I0(\MemoryAddress_reg_n_0_[27] ),
        .O(\waveRefAddress[3][11]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_38 
       (.I0(\MemoryAddress_reg_n_0_[26] ),
        .O(\waveRefAddress[3][11]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_39 
       (.I0(\MemoryAddress_reg_n_0_[25] ),
        .O(\waveRefAddress[3][11]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[3][11]_i_40 
       (.I0(\waveRefAddress_reg[3][11]_i_13_n_5 ),
        .I1(\waveRefAddress_reg[3][11]_i_16_n_5 ),
        .I2(\waveRefAddress_reg[3][11]_i_13_n_6 ),
        .I3(\waveRefAddress_reg[3][11]_i_15_n_4 ),
        .O(\waveRefAddress[3][11]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[3][11]_i_41 
       (.I0(\waveRefAddress_reg[3][11]_i_14_n_6 ),
        .I1(\waveRefAddress_reg[3][11]_i_14_n_5 ),
        .I2(\waveRefAddress_reg[3][11]_i_13_n_4 ),
        .I3(\waveRefAddress_reg[3][11]_i_15_n_5 ),
        .O(\waveRefAddress[3][11]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_42 
       (.I0(\MemoryAddress_reg_n_0_[31] ),
        .O(\waveRefAddress[3][11]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_43 
       (.I0(\MemoryAddress_reg_n_0_[30] ),
        .O(\waveRefAddress[3][11]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_44 
       (.I0(\MemoryAddress_reg_n_0_[29] ),
        .O(\waveRefAddress[3][11]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[3][11]_i_5 
       (.I0(\waveRefAddress[3][11]_i_12_n_0 ),
        .I1(\waveRefAddress_reg[3][11]_i_13_n_7 ),
        .I2(\waveRefAddress_reg[3][11]_i_14_n_4 ),
        .I3(\waveRefAddress_reg[3][11]_i_15_n_7 ),
        .I4(\waveRefAddress_reg[3][11]_i_16_n_6 ),
        .I5(\waveRefAddress[3][11]_i_17_n_0 ),
        .O(\waveRefAddress[3][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \waveRefAddress[3][11]_i_6 
       (.I0(\waveRefAddress_reg[3][11]_i_4_n_7 ),
        .I1(\waveRefAddress_reg[3][11]_i_4_n_6 ),
        .I2(\waveRefAddress_reg[3][11]_i_8_n_6 ),
        .I3(\waveRefAddress_reg[3][11]_i_8_n_4 ),
        .I4(\MemoryAddress[31]_i_4_n_0 ),
        .I5(\waveRefAddress[3][11]_i_18_n_0 ),
        .O(\waveRefAddress[3][11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][11]_i_7 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveRefAddress[3][11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][4]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveRefAddress[3][4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][4]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveRefAddress[3][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][8]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[7] ),
        .O(\waveRefAddress[3][8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[3][8]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveRefAddress[3][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][10]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[7] ),
        .O(\waveRefAddress[4][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \waveRefAddress[4][11]_i_1 
       (.I0(\waveRefAddress_reg[4][11]_i_3_n_5 ),
        .I1(\waveRefAddress_reg[4][11]_i_3_n_4 ),
        .I2(\waveRefAddress[4][11]_i_4_n_0 ),
        .I3(\waveRefAddress_reg[4][11]_i_5_n_7 ),
        .I4(\waveRefAddress[4][11]_i_6_n_0 ),
        .I5(\waveRefAddress[4][11]_i_7_n_0 ),
        .O(\waveRefAddress[4][11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \waveRefAddress[4][11]_i_10 
       (.I0(\waveXAddress_reg[4][3]_i_1_n_6 ),
        .I1(\MemoryAddress_reg_n_0_[3] ),
        .I2(\waveXAddress_reg[4][3]_i_1_n_5 ),
        .O(\waveRefAddress[4][11]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_11 
       (.I0(\MemoryAddress_reg_n_0_[14] ),
        .O(\waveRefAddress[4][11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_12 
       (.I0(\MemoryAddress_reg_n_0_[12] ),
        .O(\waveRefAddress[4][11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_13 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveRefAddress[4][11]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[4][11]_i_14 
       (.I0(\waveRefAddress_reg[4][11]_i_16_n_4 ),
        .I1(\waveRefAddress_reg[4][11]_i_15_n_4 ),
        .I2(\waveRefAddress_reg[4][11]_i_15_n_7 ),
        .I3(\waveRefAddress_reg[4][11]_i_19_n_5 ),
        .O(\waveRefAddress[4][11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[4][11]_i_17 
       (.I0(\waveRefAddress_reg[4][11]_i_28_n_7 ),
        .I1(\waveRefAddress_reg[4][11]_i_5_n_6 ),
        .I2(\waveRefAddress_reg[4][11]_i_29_n_5 ),
        .I3(\waveRefAddress_reg[4][11]_i_16_n_5 ),
        .I4(\waveRefAddress[4][11]_i_30_n_0 ),
        .I5(\waveRefAddress[4][11]_i_31_n_0 ),
        .O(\waveRefAddress[4][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[4][11]_i_18 
       (.I0(\waveXAddress_reg[4][3]_i_1_n_5 ),
        .I1(\MemoryAddress_reg_n_0_[3] ),
        .I2(\waveXAddress_reg[4][3]_i_1_n_6 ),
        .I3(\waveRefAddress_reg[4][11]_i_5_n_7 ),
        .I4(\waveRefAddress_reg[4][11]_i_3_n_7 ),
        .I5(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveRefAddress[4][11]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_20 
       (.I0(\MemoryAddress_reg_n_0_[22] ),
        .O(\waveRefAddress[4][11]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_21 
       (.I0(\MemoryAddress_reg_n_0_[21] ),
        .O(\waveRefAddress[4][11]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_22 
       (.I0(\MemoryAddress_reg_n_0_[20] ),
        .O(\waveRefAddress[4][11]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_23 
       (.I0(\MemoryAddress_reg_n_0_[19] ),
        .O(\waveRefAddress[4][11]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_24 
       (.I0(\MemoryAddress_reg_n_0_[18] ),
        .O(\waveRefAddress[4][11]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_25 
       (.I0(\MemoryAddress_reg_n_0_[17] ),
        .O(\waveRefAddress[4][11]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_26 
       (.I0(\MemoryAddress_reg_n_0_[16] ),
        .O(\waveRefAddress[4][11]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_27 
       (.I0(\MemoryAddress_reg_n_0_[15] ),
        .O(\waveRefAddress[4][11]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[4][11]_i_30 
       (.I0(\waveRefAddress_reg[4][11]_i_15_n_5 ),
        .I1(\waveRefAddress_reg[4][11]_i_19_n_4 ),
        .I2(\waveRefAddress_reg[4][11]_i_29_n_6 ),
        .I3(\waveRefAddress_reg[4][11]_i_19_n_7 ),
        .O(\waveRefAddress[4][11]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[4][11]_i_31 
       (.I0(\waveRefAddress_reg[4][11]_i_16_n_7 ),
        .I1(\waveRefAddress_reg[4][11]_i_29_n_4 ),
        .I2(\waveRefAddress_reg[4][11]_i_29_n_7 ),
        .I3(\waveRefAddress_reg[4][11]_i_19_n_6 ),
        .O(\waveRefAddress[4][11]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_32 
       (.I0(\MemoryAddress_reg_n_0_[30] ),
        .O(\waveRefAddress[4][11]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_33 
       (.I0(\MemoryAddress_reg_n_0_[29] ),
        .O(\waveRefAddress[4][11]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_34 
       (.I0(\MemoryAddress_reg_n_0_[28] ),
        .O(\waveRefAddress[4][11]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_35 
       (.I0(\MemoryAddress_reg_n_0_[27] ),
        .O(\waveRefAddress[4][11]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_36 
       (.I0(\MemoryAddress_reg_n_0_[31] ),
        .O(\waveRefAddress[4][11]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_37 
       (.I0(\MemoryAddress_reg_n_0_[26] ),
        .O(\waveRefAddress[4][11]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_38 
       (.I0(\MemoryAddress_reg_n_0_[25] ),
        .O(\waveRefAddress[4][11]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_39 
       (.I0(\MemoryAddress_reg_n_0_[24] ),
        .O(\waveRefAddress[4][11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAE00000000000000)) 
    \waveRefAddress[4][11]_i_4 
       (.I0(\waveRefAddress[4][11]_i_10_n_0 ),
        .I1(\MemoryAddress_reg_n_0_[2] ),
        .I2(\MemoryAddress[31]_i_4_n_0 ),
        .I3(\waveRefAddress_reg[4][11]_i_3_n_7 ),
        .I4(\waveXAddress_reg[4][3]_i_1_n_4 ),
        .I5(\waveRefAddress_reg[4][11]_i_3_n_6 ),
        .O(\waveRefAddress[4][11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_40 
       (.I0(\MemoryAddress_reg_n_0_[23] ),
        .O(\waveRefAddress[4][11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[4][11]_i_6 
       (.I0(\waveRefAddress[4][11]_i_14_n_0 ),
        .I1(\waveRefAddress_reg[4][11]_i_5_n_5 ),
        .I2(\waveRefAddress_reg[4][11]_i_15_n_6 ),
        .I3(\waveRefAddress_reg[4][11]_i_5_n_4 ),
        .I4(\waveRefAddress_reg[4][11]_i_16_n_6 ),
        .I5(\waveRefAddress[4][11]_i_17_n_0 ),
        .O(\waveRefAddress[4][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \waveRefAddress[4][11]_i_7 
       (.I0(\waveXAddress_reg[4][3]_i_1_n_4 ),
        .I1(\waveRefAddress_reg[4][11]_i_3_n_6 ),
        .I2(\MemoryAddress[31]_i_4_n_0 ),
        .I3(\waveRefAddress_reg[4][11]_i_3_n_4 ),
        .I4(\waveRefAddress_reg[4][11]_i_3_n_5 ),
        .I5(\waveRefAddress[4][11]_i_18_n_0 ),
        .O(\waveRefAddress[4][11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_8 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveRefAddress[4][11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][11]_i_9 
       (.I0(\MemoryAddress_reg_n_0_[7] ),
        .O(\waveRefAddress[4][11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][6]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[6] ),
        .O(\waveRefAddress[4][6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][6]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveRefAddress[4][6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[4][6]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveRefAddress[4][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \waveRefAddress[5][11]_i_1 
       (.I0(\waveRefAddress[5][11]_i_3_n_0 ),
        .I1(\waveRefAddress_reg[5][11]_i_4_n_7 ),
        .I2(\waveRefAddress_reg[5][11]_i_4_n_6 ),
        .I3(\waveRefAddress_reg[5][11]_i_4_n_5 ),
        .I4(\waveRefAddress[5][11]_i_5_n_0 ),
        .I5(\waveRefAddress[5][11]_i_6_n_0 ),
        .O(\waveRefAddress[5][11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \waveRefAddress[5][11]_i_12 
       (.I0(\waveRefAddress_reg[5][11]_i_11_n_5 ),
        .I1(\waveRefAddress_reg[5][11]_i_11_n_4 ),
        .I2(\waveRefAddress_reg[5][11]_i_10_n_7 ),
        .O(\waveRefAddress[5][11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_13 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveRefAddress[5][11]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_14 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveRefAddress[5][11]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_15 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveRefAddress[5][11]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[5][11]_i_16 
       (.I0(\waveRefAddress_reg[5][11]_i_17_n_6 ),
        .I1(\waveRefAddress_reg[5][11]_i_25_n_7 ),
        .I2(\waveRefAddress_reg[5][11]_i_4_n_4 ),
        .I3(\waveRefAddress_reg[5][11]_i_26_n_7 ),
        .O(\waveRefAddress[5][11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[5][11]_i_19 
       (.I0(\waveRefAddress_reg[5][11]_i_34_n_4 ),
        .I1(\waveRefAddress_reg[5][11]_i_25_n_4 ),
        .I2(\waveRefAddress_reg[5][11]_i_26_n_6 ),
        .I3(\waveRefAddress_reg[5][11]_i_34_n_5 ),
        .I4(\waveRefAddress[5][11]_i_35_n_0 ),
        .I5(\waveRefAddress[5][11]_i_36_n_0 ),
        .O(\waveRefAddress[5][11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[5][11]_i_20 
       (.I0(\waveRefAddress_reg[5][11]_i_10_n_7 ),
        .I1(\waveRefAddress_reg[5][11]_i_11_n_4 ),
        .I2(\waveRefAddress_reg[5][11]_i_11_n_5 ),
        .I3(\waveRefAddress_reg[5][11]_i_4_n_5 ),
        .I4(\waveRefAddress_reg[5][11]_i_10_n_5 ),
        .I5(\waveRefAddress_reg[5][11]_i_11_n_6 ),
        .O(\waveRefAddress[5][11]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_21 
       (.I0(\MemoryAddress_reg_n_0_[8] ),
        .O(\waveRefAddress[5][11]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_22 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveRefAddress[5][11]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_23 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveRefAddress[5][11]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_24 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveRefAddress[5][11]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_27 
       (.I0(\MemoryAddress_reg_n_0_[16] ),
        .O(\waveRefAddress[5][11]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_28 
       (.I0(\MemoryAddress_reg_n_0_[15] ),
        .O(\waveRefAddress[5][11]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_29 
       (.I0(\MemoryAddress_reg_n_0_[14] ),
        .O(\waveRefAddress[5][11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7FFFFF7FFF)) 
    \waveRefAddress[5][11]_i_3 
       (.I0(\waveRefAddress_reg[5][11]_i_10_n_5 ),
        .I1(\waveRefAddress_reg[5][11]_i_10_n_6 ),
        .I2(\waveRefAddress_reg[5][11]_i_10_n_4 ),
        .I3(\waveRefAddress_reg[5][11]_i_11_n_6 ),
        .I4(\MemoryAddress[31]_i_4_n_0 ),
        .I5(\waveRefAddress[5][11]_i_12_n_0 ),
        .O(\waveRefAddress[5][11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_30 
       (.I0(\MemoryAddress_reg_n_0_[24] ),
        .O(\waveRefAddress[5][11]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_31 
       (.I0(\MemoryAddress_reg_n_0_[23] ),
        .O(\waveRefAddress[5][11]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_32 
       (.I0(\MemoryAddress_reg_n_0_[22] ),
        .O(\waveRefAddress[5][11]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_33 
       (.I0(\MemoryAddress_reg_n_0_[21] ),
        .O(\waveRefAddress[5][11]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[5][11]_i_35 
       (.I0(\waveRefAddress_reg[5][11]_i_18_n_6 ),
        .I1(\waveRefAddress_reg[5][11]_i_34_n_7 ),
        .I2(\waveRefAddress_reg[5][11]_i_25_n_6 ),
        .I3(\waveRefAddress_reg[5][11]_i_34_n_6 ),
        .O(\waveRefAddress[5][11]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[5][11]_i_36 
       (.I0(\waveRefAddress_reg[5][11]_i_18_n_7 ),
        .I1(\waveRefAddress_reg[5][11]_i_18_n_5 ),
        .I2(\waveRefAddress_reg[5][11]_i_25_n_5 ),
        .I3(\waveRefAddress_reg[5][11]_i_26_n_5 ),
        .O(\waveRefAddress[5][11]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_37 
       (.I0(\MemoryAddress_reg_n_0_[20] ),
        .O(\waveRefAddress[5][11]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_38 
       (.I0(\MemoryAddress_reg_n_0_[19] ),
        .O(\waveRefAddress[5][11]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_39 
       (.I0(\MemoryAddress_reg_n_0_[18] ),
        .O(\waveRefAddress[5][11]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_40 
       (.I0(\MemoryAddress_reg_n_0_[17] ),
        .O(\waveRefAddress[5][11]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_41 
       (.I0(\MemoryAddress_reg_n_0_[31] ),
        .O(\waveRefAddress[5][11]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_42 
       (.I0(\MemoryAddress_reg_n_0_[30] ),
        .O(\waveRefAddress[5][11]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_43 
       (.I0(\MemoryAddress_reg_n_0_[29] ),
        .O(\waveRefAddress[5][11]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_44 
       (.I0(\MemoryAddress_reg_n_0_[28] ),
        .O(\waveRefAddress[5][11]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_45 
       (.I0(\MemoryAddress_reg_n_0_[27] ),
        .O(\waveRefAddress[5][11]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_46 
       (.I0(\MemoryAddress_reg_n_0_[26] ),
        .O(\waveRefAddress[5][11]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_47 
       (.I0(\MemoryAddress_reg_n_0_[25] ),
        .O(\waveRefAddress[5][11]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[5][11]_i_5 
       (.I0(\waveRefAddress[5][11]_i_16_n_0 ),
        .I1(\waveRefAddress_reg[5][11]_i_17_n_7 ),
        .I2(\waveRefAddress_reg[5][11]_i_17_n_5 ),
        .I3(\waveRefAddress_reg[5][11]_i_17_n_4 ),
        .I4(\waveRefAddress_reg[5][11]_i_18_n_4 ),
        .I5(\waveRefAddress[5][11]_i_19_n_0 ),
        .O(\waveRefAddress[5][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \waveRefAddress[5][11]_i_6 
       (.I0(\waveRefAddress_reg[5][11]_i_4_n_7 ),
        .I1(\waveRefAddress_reg[5][11]_i_4_n_6 ),
        .I2(\waveRefAddress_reg[5][11]_i_10_n_6 ),
        .I3(\waveRefAddress_reg[5][11]_i_10_n_4 ),
        .I4(\MemoryAddress[31]_i_4_n_0 ),
        .I5(\waveRefAddress[5][11]_i_20_n_0 ),
        .O(\waveRefAddress[5][11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_7 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveRefAddress[5][11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_8 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveRefAddress[5][11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][11]_i_9 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveRefAddress[5][11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][4]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveRefAddress[5][4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][4]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveRefAddress[5][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][8]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[8] ),
        .O(\waveRefAddress[5][8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[5][8]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveRefAddress[5][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \waveRefAddress[6][11]_i_1 
       (.I0(\waveRefAddress_reg[6][11]_i_3_n_4 ),
        .I1(\waveRefAddress_reg[6][11]_i_4_n_7 ),
        .I2(\waveRefAddress[6][11]_i_5_n_0 ),
        .I3(\waveRefAddress_reg[6][11]_i_4_n_6 ),
        .I4(\waveRefAddress[6][11]_i_6_n_0 ),
        .I5(\waveRefAddress[6][11]_i_7_n_0 ),
        .O(\waveRefAddress[6][11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_10 
       (.I0(\MemoryAddress_reg_n_0_[8] ),
        .O(\waveRefAddress[6][11]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_11 
       (.I0(\MemoryAddress_reg_n_0_[6] ),
        .O(\waveRefAddress[6][11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_12 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveRefAddress[6][11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \waveRefAddress[6][11]_i_13 
       (.I0(\waveRefAddress_reg[6][11]_i_9_n_6 ),
        .I1(\waveRefAddress_reg[6][11]_i_9_n_5 ),
        .I2(\waveRefAddress_reg[6][11]_i_9_n_4 ),
        .O(\waveRefAddress[6][11]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[6][11]_i_14 
       (.I0(\waveRefAddress_reg[6][11]_i_16_n_4 ),
        .I1(\waveRefAddress_reg[6][11]_i_15_n_5 ),
        .I2(\waveRefAddress_reg[6][11]_i_15_n_4 ),
        .I3(\waveRefAddress_reg[6][11]_i_22_n_5 ),
        .O(\waveRefAddress[6][11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[6][11]_i_18 
       (.I0(\waveRefAddress_reg[6][11]_i_22_n_4 ),
        .I1(\waveRefAddress_reg[6][11]_i_16_n_5 ),
        .I2(\waveRefAddress_reg[6][11]_i_17_n_6 ),
        .I3(\waveRefAddress_reg[6][11]_i_15_n_7 ),
        .I4(\waveRefAddress[6][11]_i_35_n_0 ),
        .I5(\waveRefAddress[6][11]_i_36_n_0 ),
        .O(\waveRefAddress[6][11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[6][11]_i_19 
       (.I0(\waveRefAddress_reg[6][11]_i_9_n_4 ),
        .I1(\waveRefAddress_reg[6][11]_i_9_n_5 ),
        .I2(\waveRefAddress_reg[6][11]_i_9_n_6 ),
        .I3(\waveRefAddress_reg[6][11]_i_3_n_5 ),
        .I4(\waveRefAddress_reg[6][11]_i_3_n_6 ),
        .I5(\waveRefAddress_reg[6][11]_i_3_n_7 ),
        .O(\waveRefAddress[6][11]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_20 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveRefAddress[6][11]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_21 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveRefAddress[6][11]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_23 
       (.I0(\MemoryAddress_reg_n_0_[21] ),
        .O(\waveRefAddress[6][11]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_24 
       (.I0(\MemoryAddress_reg_n_0_[20] ),
        .O(\waveRefAddress[6][11]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_25 
       (.I0(\MemoryAddress_reg_n_0_[19] ),
        .O(\waveRefAddress[6][11]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_26 
       (.I0(\MemoryAddress_reg_n_0_[18] ),
        .O(\waveRefAddress[6][11]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_27 
       (.I0(\MemoryAddress_reg_n_0_[17] ),
        .O(\waveRefAddress[6][11]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_28 
       (.I0(\MemoryAddress_reg_n_0_[16] ),
        .O(\waveRefAddress[6][11]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_29 
       (.I0(\MemoryAddress_reg_n_0_[15] ),
        .O(\waveRefAddress[6][11]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_30 
       (.I0(\MemoryAddress_reg_n_0_[14] ),
        .O(\waveRefAddress[6][11]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_31 
       (.I0(\MemoryAddress_reg_n_0_[25] ),
        .O(\waveRefAddress[6][11]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_32 
       (.I0(\MemoryAddress_reg_n_0_[24] ),
        .O(\waveRefAddress[6][11]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_33 
       (.I0(\MemoryAddress_reg_n_0_[23] ),
        .O(\waveRefAddress[6][11]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_34 
       (.I0(\MemoryAddress_reg_n_0_[22] ),
        .O(\waveRefAddress[6][11]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[6][11]_i_35 
       (.I0(\waveRefAddress_reg[6][11]_i_22_n_7 ),
        .I1(\waveRefAddress_reg[6][11]_i_41_n_6 ),
        .I2(\waveRefAddress_reg[6][11]_i_4_n_4 ),
        .I3(\waveRefAddress_reg[6][11]_i_17_n_4 ),
        .O(\waveRefAddress[6][11]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveRefAddress[6][11]_i_36 
       (.I0(\waveRefAddress_reg[6][11]_i_17_n_5 ),
        .I1(\waveRefAddress_reg[6][11]_i_22_n_6 ),
        .I2(\waveRefAddress_reg[6][11]_i_16_n_6 ),
        .I3(\waveRefAddress_reg[6][11]_i_41_n_7 ),
        .O(\waveRefAddress[6][11]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_37 
       (.I0(\MemoryAddress_reg_n_0_[29] ),
        .O(\waveRefAddress[6][11]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_38 
       (.I0(\MemoryAddress_reg_n_0_[28] ),
        .O(\waveRefAddress[6][11]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_39 
       (.I0(\MemoryAddress_reg_n_0_[27] ),
        .O(\waveRefAddress[6][11]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_40 
       (.I0(\MemoryAddress_reg_n_0_[26] ),
        .O(\waveRefAddress[6][11]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_42 
       (.I0(\MemoryAddress_reg_n_0_[31] ),
        .O(\waveRefAddress[6][11]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_43 
       (.I0(\MemoryAddress_reg_n_0_[30] ),
        .O(\waveRefAddress[6][11]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hF200000000000000)) 
    \waveRefAddress[6][11]_i_5 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .I1(\MemoryAddress[31]_i_4_n_0 ),
        .I2(\waveRefAddress[6][11]_i_13_n_0 ),
        .I3(\waveRefAddress_reg[6][11]_i_3_n_6 ),
        .I4(\waveRefAddress_reg[6][11]_i_3_n_7 ),
        .I5(\waveRefAddress_reg[6][11]_i_3_n_5 ),
        .O(\waveRefAddress[6][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveRefAddress[6][11]_i_6 
       (.I0(\waveRefAddress[6][11]_i_14_n_0 ),
        .I1(\waveRefAddress_reg[6][11]_i_4_n_5 ),
        .I2(\waveRefAddress_reg[6][11]_i_15_n_6 ),
        .I3(\waveRefAddress_reg[6][11]_i_16_n_7 ),
        .I4(\waveRefAddress_reg[6][11]_i_17_n_7 ),
        .I5(\waveRefAddress[6][11]_i_18_n_0 ),
        .O(\waveRefAddress[6][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \waveRefAddress[6][11]_i_7 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .I1(\waveRefAddress_reg[6][11]_i_4_n_6 ),
        .I2(\MemoryAddress[31]_i_4_n_0 ),
        .I3(\waveRefAddress_reg[6][11]_i_4_n_7 ),
        .I4(\waveRefAddress_reg[6][11]_i_3_n_4 ),
        .I5(\waveRefAddress[6][11]_i_19_n_0 ),
        .O(\waveRefAddress[6][11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][11]_i_8 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveRefAddress[6][11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][5]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveRefAddress[6][5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][5]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveRefAddress[6][5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][9]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[8] ),
        .O(\waveRefAddress[6][9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveRefAddress[6][9]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[6] ),
        .O(\waveRefAddress[6][9]_i_3_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(\waveRefAddress[1] [10]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(\waveRefAddress[1] [11]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[1][11]_i_15 
       (.CI(\waveRefAddress_reg[1][11]_i_4_n_0 ),
        .CO({\waveRefAddress_reg[1][11]_i_15_n_0 ,\waveRefAddress_reg[1][11]_i_15_n_1 ,\waveRefAddress_reg[1][11]_i_15_n_2 ,\waveRefAddress_reg[1][11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[16] ,\MemoryAddress_reg_n_0_[15] ,\MemoryAddress_reg_n_0_[14] ,\MemoryAddress_reg_n_0_[13] }),
        .O({\waveRefAddress_reg[1][11]_i_15_n_4 ,\waveRefAddress_reg[1][11]_i_15_n_5 ,\waveRefAddress_reg[1][11]_i_15_n_6 ,\waveRefAddress_reg[1][11]_i_15_n_7 }),
        .S({\waveRefAddress[1][11]_i_22_n_0 ,\waveRefAddress[1][11]_i_23_n_0 ,\waveRefAddress[1][11]_i_24_n_0 ,\waveRefAddress[1][11]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[1][11]_i_16 
       (.CI(\waveRefAddress_reg[1][11]_i_20_n_0 ),
        .CO({\waveRefAddress_reg[1][11]_i_16_n_0 ,\waveRefAddress_reg[1][11]_i_16_n_1 ,\waveRefAddress_reg[1][11]_i_16_n_2 ,\waveRefAddress_reg[1][11]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[24] ,\MemoryAddress_reg_n_0_[23] ,\MemoryAddress_reg_n_0_[22] ,\MemoryAddress_reg_n_0_[21] }),
        .O({\waveRefAddress_reg[1][11]_i_16_n_4 ,\waveRefAddress_reg[1][11]_i_16_n_5 ,\waveRefAddress_reg[1][11]_i_16_n_6 ,\waveRefAddress_reg[1][11]_i_16_n_7 }),
        .S({\waveRefAddress[1][11]_i_26_n_0 ,\waveRefAddress[1][11]_i_27_n_0 ,\waveRefAddress[1][11]_i_28_n_0 ,\waveRefAddress[1][11]_i_29_n_0 }));
  CARRY4 \waveRefAddress_reg[1][11]_i_2 
       (.CI(\waveRefAddress_reg[1][8]_i_1_n_0 ),
        .CO({\NLW_waveRefAddress_reg[1][11]_i_2_CO_UNCONNECTED [3:2],\waveRefAddress_reg[1][11]_i_2_n_2 ,\waveRefAddress_reg[1][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[10] ,\MemoryAddress_reg_n_0_[9] }),
        .O({\NLW_waveRefAddress_reg[1][11]_i_2_O_UNCONNECTED [3],p_1_in[11:9]}),
        .S({1'b0,\MemoryAddress_reg_n_0_[11] ,\waveRefAddress[1][11]_i_7_n_0 ,\waveRefAddress[1][11]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[1][11]_i_20 
       (.CI(\waveRefAddress_reg[1][11]_i_15_n_0 ),
        .CO({\waveRefAddress_reg[1][11]_i_20_n_0 ,\waveRefAddress_reg[1][11]_i_20_n_1 ,\waveRefAddress_reg[1][11]_i_20_n_2 ,\waveRefAddress_reg[1][11]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[20] ,\MemoryAddress_reg_n_0_[19] ,\MemoryAddress_reg_n_0_[18] ,\MemoryAddress_reg_n_0_[17] }),
        .O({\waveRefAddress_reg[1][11]_i_20_n_4 ,\waveRefAddress_reg[1][11]_i_20_n_5 ,\waveRefAddress_reg[1][11]_i_20_n_6 ,\waveRefAddress_reg[1][11]_i_20_n_7 }),
        .S({\waveRefAddress[1][11]_i_33_n_0 ,\waveRefAddress[1][11]_i_34_n_0 ,\waveRefAddress[1][11]_i_35_n_0 ,\waveRefAddress[1][11]_i_36_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[1][11]_i_21 
       (.CI(\waveRefAddress_reg[1][11]_i_30_n_0 ),
        .CO({\NLW_waveRefAddress_reg[1][11]_i_21_CO_UNCONNECTED [3:2],\waveRefAddress_reg[1][11]_i_21_n_2 ,\waveRefAddress_reg[1][11]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[30] ,\MemoryAddress_reg_n_0_[29] }),
        .O({\NLW_waveRefAddress_reg[1][11]_i_21_O_UNCONNECTED [3],\waveRefAddress_reg[1][11]_i_21_n_5 ,\waveRefAddress_reg[1][11]_i_21_n_6 ,\waveRefAddress_reg[1][11]_i_21_n_7 }),
        .S({1'b0,\waveRefAddress[1][11]_i_37_n_0 ,\waveRefAddress[1][11]_i_38_n_0 ,\waveRefAddress[1][11]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[1][11]_i_30 
       (.CI(\waveRefAddress_reg[1][11]_i_16_n_0 ),
        .CO({\waveRefAddress_reg[1][11]_i_30_n_0 ,\waveRefAddress_reg[1][11]_i_30_n_1 ,\waveRefAddress_reg[1][11]_i_30_n_2 ,\waveRefAddress_reg[1][11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[28] ,\MemoryAddress_reg_n_0_[27] ,\MemoryAddress_reg_n_0_[26] ,\MemoryAddress_reg_n_0_[25] }),
        .O({\waveRefAddress_reg[1][11]_i_30_n_4 ,\waveRefAddress_reg[1][11]_i_30_n_5 ,\waveRefAddress_reg[1][11]_i_30_n_6 ,\waveRefAddress_reg[1][11]_i_30_n_7 }),
        .S({\waveRefAddress[1][11]_i_40_n_0 ,\waveRefAddress[1][11]_i_41_n_0 ,\waveRefAddress[1][11]_i_42_n_0 ,\waveRefAddress[1][11]_i_43_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[1][11]_i_4 
       (.CI(\waveRefAddress_reg[1][11]_i_9_n_0 ),
        .CO({\waveRefAddress_reg[1][11]_i_4_n_0 ,\waveRefAddress_reg[1][11]_i_4_n_1 ,\waveRefAddress_reg[1][11]_i_4_n_2 ,\waveRefAddress_reg[1][11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[12] ,1'b0,\MemoryAddress_reg_n_0_[10] ,\MemoryAddress_reg_n_0_[9] }),
        .O({\waveRefAddress_reg[1][11]_i_4_n_4 ,\waveRefAddress_reg[1][11]_i_4_n_5 ,\waveRefAddress_reg[1][11]_i_4_n_6 ,\waveRefAddress_reg[1][11]_i_4_n_7 }),
        .S({\waveRefAddress[1][11]_i_11_n_0 ,\MemoryAddress_reg_n_0_[11] ,\waveRefAddress[1][11]_i_12_n_0 ,\waveRefAddress[1][11]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[1][11]_i_9 
       (.CI(\waveXAddress_reg[5][1]_i_1_n_0 ),
        .CO({\waveRefAddress_reg[1][11]_i_9_n_0 ,\waveRefAddress_reg[1][11]_i_9_n_1 ,\waveRefAddress_reg[1][11]_i_9_n_2 ,\waveRefAddress_reg[1][11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O({\waveRefAddress_reg[1][11]_i_9_n_4 ,\waveRefAddress_reg[1][11]_i_9_n_5 ,\waveRefAddress_reg[1][11]_i_9_n_6 ,\waveRefAddress_reg[1][11]_i_9_n_7 }),
        .S({\MemoryAddress_reg_n_0_[8] ,\MemoryAddress_reg_n_0_[7] ,\MemoryAddress_reg_n_0_[6] ,\waveRefAddress[1][11]_i_19_n_0 }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(\waveRefAddress[1] [2]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(\waveRefAddress[1] [3]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(\waveRefAddress[1] [4]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[1][4]_i_1 
       (.CI(1'b0),
        .CO({\waveRefAddress_reg[1][4]_i_1_n_0 ,\waveRefAddress_reg[1][4]_i_1_n_1 ,\waveRefAddress_reg[1][4]_i_1_n_2 ,\waveRefAddress_reg[1][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[4] ,\MemoryAddress_reg_n_0_[3] ,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({p_1_in[4:2],\NLW_waveRefAddress_reg[1][4]_i_1_O_UNCONNECTED [0]}),
        .S({\waveRefAddress[1][4]_i_2_n_0 ,\waveRefAddress[1][4]_i_3_n_0 ,\waveRefAddress[1][4]_i_4_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(\waveRefAddress[1] [5]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(\waveRefAddress[1] [6]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(\waveRefAddress[1] [7]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(\waveRefAddress[1] [8]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[1][8]_i_1 
       (.CI(\waveRefAddress_reg[1][4]_i_1_n_0 ),
        .CO({\waveRefAddress_reg[1][8]_i_1_n_0 ,\waveRefAddress_reg[1][8]_i_1_n_1 ,\waveRefAddress_reg[1][8]_i_1_n_2 ,\waveRefAddress_reg[1][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O(p_1_in[8:5]),
        .S({\MemoryAddress_reg_n_0_[8] ,\MemoryAddress_reg_n_0_[7] ,\MemoryAddress_reg_n_0_[6] ,\waveRefAddress[1][8]_i_2_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[1][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(\waveRefAddress[1] [9]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][0] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[0] ),
        .Q(\waveRefAddress[2] [0]),
        .S(\waveRefAddress[2][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[2][11]_i_2_n_7 ),
        .Q(\waveRefAddress[2] [10]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[2][11]_i_2_n_6 ),
        .Q(\waveRefAddress[2] [11]),
        .S(\waveRefAddress[2][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[2][11]_i_16 
       (.CI(\waveRefAddress_reg[2][11]_i_4_n_0 ),
        .CO({\waveRefAddress_reg[2][11]_i_16_n_0 ,\waveRefAddress_reg[2][11]_i_16_n_1 ,\waveRefAddress_reg[2][11]_i_16_n_2 ,\waveRefAddress_reg[2][11]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[17] ,\MemoryAddress_reg_n_0_[16] ,\MemoryAddress_reg_n_0_[15] ,\MemoryAddress_reg_n_0_[14] }),
        .O({\waveRefAddress_reg[2][11]_i_16_n_4 ,\waveRefAddress_reg[2][11]_i_16_n_5 ,\waveRefAddress_reg[2][11]_i_16_n_6 ,\waveRefAddress_reg[2][11]_i_16_n_7 }),
        .S({\waveRefAddress[2][11]_i_21_n_0 ,\waveRefAddress[2][11]_i_22_n_0 ,\waveRefAddress[2][11]_i_23_n_0 ,\waveRefAddress[2][11]_i_24_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[2][11]_i_17 
       (.CI(\waveRefAddress_reg[2][11]_i_25_n_0 ),
        .CO({\waveRefAddress_reg[2][11]_i_17_n_0 ,\waveRefAddress_reg[2][11]_i_17_n_1 ,\waveRefAddress_reg[2][11]_i_17_n_2 ,\waveRefAddress_reg[2][11]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[25] ,\MemoryAddress_reg_n_0_[24] ,\MemoryAddress_reg_n_0_[23] ,\MemoryAddress_reg_n_0_[22] }),
        .O({\waveRefAddress_reg[2][11]_i_17_n_4 ,\waveRefAddress_reg[2][11]_i_17_n_5 ,\waveRefAddress_reg[2][11]_i_17_n_6 ,\waveRefAddress_reg[2][11]_i_17_n_7 }),
        .S({\waveRefAddress[2][11]_i_26_n_0 ,\waveRefAddress[2][11]_i_27_n_0 ,\waveRefAddress[2][11]_i_28_n_0 ,\waveRefAddress[2][11]_i_29_n_0 }));
  CARRY4 \waveRefAddress_reg[2][11]_i_2 
       (.CI(\waveRefAddress_reg[2][9]_i_1_n_0 ),
        .CO({\NLW_waveRefAddress_reg[2][11]_i_2_CO_UNCONNECTED [3:1],\waveRefAddress_reg[2][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[10] }),
        .O({\NLW_waveRefAddress_reg[2][11]_i_2_O_UNCONNECTED [3:2],\waveRefAddress_reg[2][11]_i_2_n_6 ,\waveRefAddress_reg[2][11]_i_2_n_7 }),
        .S({1'b0,1'b0,\waveRefAddress[2][11]_i_8_n_0 ,\waveRefAddress[2][11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[2][11]_i_20 
       (.CI(\waveRefAddress_reg[2][11]_i_17_n_0 ),
        .CO({\waveRefAddress_reg[2][11]_i_20_n_0 ,\waveRefAddress_reg[2][11]_i_20_n_1 ,\waveRefAddress_reg[2][11]_i_20_n_2 ,\waveRefAddress_reg[2][11]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[29] ,\MemoryAddress_reg_n_0_[28] ,\MemoryAddress_reg_n_0_[27] ,\MemoryAddress_reg_n_0_[26] }),
        .O({\waveRefAddress_reg[2][11]_i_20_n_4 ,\waveRefAddress_reg[2][11]_i_20_n_5 ,\waveRefAddress_reg[2][11]_i_20_n_6 ,\waveRefAddress_reg[2][11]_i_20_n_7 }),
        .S({\waveRefAddress[2][11]_i_33_n_0 ,\waveRefAddress[2][11]_i_34_n_0 ,\waveRefAddress[2][11]_i_35_n_0 ,\waveRefAddress[2][11]_i_36_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[2][11]_i_25 
       (.CI(\waveRefAddress_reg[2][11]_i_16_n_0 ),
        .CO({\waveRefAddress_reg[2][11]_i_25_n_0 ,\waveRefAddress_reg[2][11]_i_25_n_1 ,\waveRefAddress_reg[2][11]_i_25_n_2 ,\waveRefAddress_reg[2][11]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[21] ,\MemoryAddress_reg_n_0_[20] ,\MemoryAddress_reg_n_0_[19] ,\MemoryAddress_reg_n_0_[18] }),
        .O({\waveRefAddress_reg[2][11]_i_25_n_4 ,\waveRefAddress_reg[2][11]_i_25_n_5 ,\waveRefAddress_reg[2][11]_i_25_n_6 ,\waveRefAddress_reg[2][11]_i_25_n_7 }),
        .S({\waveRefAddress[2][11]_i_37_n_0 ,\waveRefAddress[2][11]_i_38_n_0 ,\waveRefAddress[2][11]_i_39_n_0 ,\waveRefAddress[2][11]_i_40_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[2][11]_i_3 
       (.CI(\waveXAddress_reg[6][2]_i_1_n_0 ),
        .CO({\waveRefAddress_reg[2][11]_i_3_n_0 ,\waveRefAddress_reg[2][11]_i_3_n_1 ,\waveRefAddress_reg[2][11]_i_3_n_2 ,\waveRefAddress_reg[2][11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[6] }),
        .O({\waveRefAddress_reg[2][11]_i_3_n_4 ,\waveRefAddress_reg[2][11]_i_3_n_5 ,\waveRefAddress_reg[2][11]_i_3_n_6 ,\waveRefAddress_reg[2][11]_i_3_n_7 }),
        .S({\MemoryAddress_reg_n_0_[9] ,\MemoryAddress_reg_n_0_[8] ,\MemoryAddress_reg_n_0_[7] ,\waveRefAddress[2][11]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[2][11]_i_30 
       (.CI(\waveRefAddress_reg[2][11]_i_20_n_0 ),
        .CO({\NLW_waveRefAddress_reg[2][11]_i_30_CO_UNCONNECTED [3:1],\waveRefAddress_reg[2][11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[30] }),
        .O({\NLW_waveRefAddress_reg[2][11]_i_30_O_UNCONNECTED [3:2],\waveRefAddress_reg[2][11]_i_30_n_6 ,\waveRefAddress_reg[2][11]_i_30_n_7 }),
        .S({1'b0,1'b0,\waveRefAddress[2][11]_i_41_n_0 ,\waveRefAddress[2][11]_i_42_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[2][11]_i_4 
       (.CI(\waveRefAddress_reg[2][11]_i_3_n_0 ),
        .CO({\waveRefAddress_reg[2][11]_i_4_n_0 ,\waveRefAddress_reg[2][11]_i_4_n_1 ,\waveRefAddress_reg[2][11]_i_4_n_2 ,\waveRefAddress_reg[2][11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[13] ,1'b0,\MemoryAddress_reg_n_0_[11] ,\MemoryAddress_reg_n_0_[10] }),
        .O({\waveRefAddress_reg[2][11]_i_4_n_4 ,\waveRefAddress_reg[2][11]_i_4_n_5 ,\waveRefAddress_reg[2][11]_i_4_n_6 ,\waveRefAddress_reg[2][11]_i_4_n_7 }),
        .S({\waveRefAddress[2][11]_i_11_n_0 ,\MemoryAddress_reg_n_0_[12] ,\waveRefAddress[2][11]_i_12_n_0 ,\waveRefAddress[2][11]_i_13_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][1] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[1] ),
        .Q(\waveRefAddress[2] [1]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[2] ),
        .Q(\waveRefAddress[2] [2]),
        .S(\waveRefAddress[2][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[2][5]_i_1_n_6 ),
        .Q(\waveRefAddress[2] [3]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[2][5]_i_1_n_5 ),
        .Q(\waveRefAddress[2] [4]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[2][5]_i_1_n_4 ),
        .Q(\waveRefAddress[2] [5]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[2][5]_i_1 
       (.CI(1'b0),
        .CO({\waveRefAddress_reg[2][5]_i_1_n_0 ,\waveRefAddress_reg[2][5]_i_1_n_1 ,\waveRefAddress_reg[2][5]_i_1_n_2 ,\waveRefAddress_reg[2][5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[5] ,\MemoryAddress_reg_n_0_[4] ,\MemoryAddress_reg_n_0_[3] ,1'b0}),
        .O({\waveRefAddress_reg[2][5]_i_1_n_4 ,\waveRefAddress_reg[2][5]_i_1_n_5 ,\waveRefAddress_reg[2][5]_i_1_n_6 ,\NLW_waveRefAddress_reg[2][5]_i_1_O_UNCONNECTED [0]}),
        .S({\waveRefAddress[2][5]_i_2_n_0 ,\waveRefAddress[2][5]_i_3_n_0 ,\waveRefAddress[2][5]_i_4_n_0 ,\MemoryAddress_reg_n_0_[2] }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[2][9]_i_1_n_7 ),
        .Q(\waveRefAddress[2] [6]),
        .S(\waveRefAddress[2][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[2][9]_i_1_n_6 ),
        .Q(\waveRefAddress[2] [7]),
        .S(\waveRefAddress[2][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[2][9]_i_1_n_5 ),
        .Q(\waveRefAddress[2] [8]),
        .S(\waveRefAddress[2][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[2][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[2][9]_i_1_n_4 ),
        .Q(\waveRefAddress[2] [9]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[2][9]_i_1 
       (.CI(\waveRefAddress_reg[2][5]_i_1_n_0 ),
        .CO({\waveRefAddress_reg[2][9]_i_1_n_0 ,\waveRefAddress_reg[2][9]_i_1_n_1 ,\waveRefAddress_reg[2][9]_i_1_n_2 ,\waveRefAddress_reg[2][9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[6] }),
        .O({\waveRefAddress_reg[2][9]_i_1_n_4 ,\waveRefAddress_reg[2][9]_i_1_n_5 ,\waveRefAddress_reg[2][9]_i_1_n_6 ,\waveRefAddress_reg[2][9]_i_1_n_7 }),
        .S({\MemoryAddress_reg_n_0_[9] ,\MemoryAddress_reg_n_0_[8] ,\MemoryAddress_reg_n_0_[7] ,\waveRefAddress[2][9]_i_2_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[3][11]_i_2_n_6 ),
        .Q(\waveRefAddress[3] [10]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[3][11]_i_2_n_5 ),
        .Q(\waveRefAddress[3] [11]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[3][11]_i_13 
       (.CI(\waveRefAddress_reg[3][11]_i_4_n_0 ),
        .CO({\waveRefAddress_reg[3][11]_i_13_n_0 ,\waveRefAddress_reg[3][11]_i_13_n_1 ,\waveRefAddress_reg[3][11]_i_13_n_2 ,\waveRefAddress_reg[3][11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[16] ,\MemoryAddress_reg_n_0_[15] ,\MemoryAddress_reg_n_0_[14] ,\MemoryAddress_reg_n_0_[13] }),
        .O({\waveRefAddress_reg[3][11]_i_13_n_4 ,\waveRefAddress_reg[3][11]_i_13_n_5 ,\waveRefAddress_reg[3][11]_i_13_n_6 ,\waveRefAddress_reg[3][11]_i_13_n_7 }),
        .S({\waveRefAddress[3][11]_i_24_n_0 ,\waveRefAddress[3][11]_i_25_n_0 ,\waveRefAddress[3][11]_i_26_n_0 ,\waveRefAddress[3][11]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[3][11]_i_14 
       (.CI(\waveRefAddress_reg[3][11]_i_13_n_0 ),
        .CO({\waveRefAddress_reg[3][11]_i_14_n_0 ,\waveRefAddress_reg[3][11]_i_14_n_1 ,\waveRefAddress_reg[3][11]_i_14_n_2 ,\waveRefAddress_reg[3][11]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[20] ,\MemoryAddress_reg_n_0_[19] ,\MemoryAddress_reg_n_0_[18] ,\MemoryAddress_reg_n_0_[17] }),
        .O({\waveRefAddress_reg[3][11]_i_14_n_4 ,\waveRefAddress_reg[3][11]_i_14_n_5 ,\waveRefAddress_reg[3][11]_i_14_n_6 ,\waveRefAddress_reg[3][11]_i_14_n_7 }),
        .S({\waveRefAddress[3][11]_i_28_n_0 ,\waveRefAddress[3][11]_i_29_n_0 ,\waveRefAddress[3][11]_i_30_n_0 ,\waveRefAddress[3][11]_i_31_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[3][11]_i_15 
       (.CI(\waveRefAddress_reg[3][11]_i_14_n_0 ),
        .CO({\waveRefAddress_reg[3][11]_i_15_n_0 ,\waveRefAddress_reg[3][11]_i_15_n_1 ,\waveRefAddress_reg[3][11]_i_15_n_2 ,\waveRefAddress_reg[3][11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[24] ,\MemoryAddress_reg_n_0_[23] ,\MemoryAddress_reg_n_0_[22] ,\MemoryAddress_reg_n_0_[21] }),
        .O({\waveRefAddress_reg[3][11]_i_15_n_4 ,\waveRefAddress_reg[3][11]_i_15_n_5 ,\waveRefAddress_reg[3][11]_i_15_n_6 ,\waveRefAddress_reg[3][11]_i_15_n_7 }),
        .S({\waveRefAddress[3][11]_i_32_n_0 ,\waveRefAddress[3][11]_i_33_n_0 ,\waveRefAddress[3][11]_i_34_n_0 ,\waveRefAddress[3][11]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[3][11]_i_16 
       (.CI(\waveRefAddress_reg[3][11]_i_15_n_0 ),
        .CO({\waveRefAddress_reg[3][11]_i_16_n_0 ,\waveRefAddress_reg[3][11]_i_16_n_1 ,\waveRefAddress_reg[3][11]_i_16_n_2 ,\waveRefAddress_reg[3][11]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[28] ,\MemoryAddress_reg_n_0_[27] ,\MemoryAddress_reg_n_0_[26] ,\MemoryAddress_reg_n_0_[25] }),
        .O({\waveRefAddress_reg[3][11]_i_16_n_4 ,\waveRefAddress_reg[3][11]_i_16_n_5 ,\waveRefAddress_reg[3][11]_i_16_n_6 ,\waveRefAddress_reg[3][11]_i_16_n_7 }),
        .S({\waveRefAddress[3][11]_i_36_n_0 ,\waveRefAddress[3][11]_i_37_n_0 ,\waveRefAddress[3][11]_i_38_n_0 ,\waveRefAddress[3][11]_i_39_n_0 }));
  CARRY4 \waveRefAddress_reg[3][11]_i_2 
       (.CI(\waveRefAddress_reg[3][8]_i_1_n_0 ),
        .CO({\NLW_waveRefAddress_reg[3][11]_i_2_CO_UNCONNECTED [3:2],\waveRefAddress_reg[3][11]_i_2_n_2 ,\waveRefAddress_reg[3][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[9] }),
        .O({\NLW_waveRefAddress_reg[3][11]_i_2_O_UNCONNECTED [3],\waveRefAddress_reg[3][11]_i_2_n_5 ,\waveRefAddress_reg[3][11]_i_2_n_6 ,\waveRefAddress_reg[3][11]_i_2_n_7 }),
        .S({1'b0,\MemoryAddress_reg_n_0_[11] ,\MemoryAddress_reg_n_0_[10] ,\waveRefAddress[3][11]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[3][11]_i_23 
       (.CI(\waveRefAddress_reg[3][11]_i_16_n_0 ),
        .CO({\NLW_waveRefAddress_reg[3][11]_i_23_CO_UNCONNECTED [3:2],\waveRefAddress_reg[3][11]_i_23_n_2 ,\waveRefAddress_reg[3][11]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[30] ,\MemoryAddress_reg_n_0_[29] }),
        .O({\NLW_waveRefAddress_reg[3][11]_i_23_O_UNCONNECTED [3],\waveRefAddress_reg[3][11]_i_23_n_5 ,\waveRefAddress_reg[3][11]_i_23_n_6 ,\waveRefAddress_reg[3][11]_i_23_n_7 }),
        .S({1'b0,\waveRefAddress[3][11]_i_42_n_0 ,\waveRefAddress[3][11]_i_43_n_0 ,\waveRefAddress[3][11]_i_44_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[3][11]_i_4 
       (.CI(\waveRefAddress_reg[3][11]_i_8_n_0 ),
        .CO({\waveRefAddress_reg[3][11]_i_4_n_0 ,\waveRefAddress_reg[3][11]_i_4_n_1 ,\waveRefAddress_reg[3][11]_i_4_n_2 ,\waveRefAddress_reg[3][11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[9] }),
        .O({\waveRefAddress_reg[3][11]_i_4_n_4 ,\waveRefAddress_reg[3][11]_i_4_n_5 ,\waveRefAddress_reg[3][11]_i_4_n_6 ,\waveRefAddress_reg[3][11]_i_4_n_7 }),
        .S({\MemoryAddress_reg_n_0_[12] ,\MemoryAddress_reg_n_0_[11] ,\MemoryAddress_reg_n_0_[10] ,\waveRefAddress[3][11]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[3][11]_i_8 
       (.CI(\waveRefAddress_reg[3][11]_i_9_n_0 ),
        .CO({\waveRefAddress_reg[3][11]_i_8_n_0 ,\waveRefAddress_reg[3][11]_i_8_n_1 ,\waveRefAddress_reg[3][11]_i_8_n_2 ,\waveRefAddress_reg[3][11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MemoryAddress_reg_n_0_[7] ,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O({\waveRefAddress_reg[3][11]_i_8_n_4 ,\waveRefAddress_reg[3][11]_i_8_n_5 ,\waveRefAddress_reg[3][11]_i_8_n_6 ,\waveRefAddress_reg[3][11]_i_8_n_7 }),
        .S({\MemoryAddress_reg_n_0_[8] ,\waveRefAddress[3][11]_i_19_n_0 ,\MemoryAddress_reg_n_0_[6] ,\waveRefAddress[3][11]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[3][11]_i_9 
       (.CI(1'b0),
        .CO({\waveRefAddress_reg[3][11]_i_9_n_0 ,\waveRefAddress_reg[3][11]_i_9_n_1 ,\waveRefAddress_reg[3][11]_i_9_n_2 ,\waveRefAddress_reg[3][11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[4] ,1'b0,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({\waveRefAddress_reg[3][11]_i_9_n_4 ,\waveRefAddress_reg[3][11]_i_9_n_5 ,\waveRefAddress_reg[3][11]_i_9_n_6 ,\NLW_waveRefAddress_reg[3][11]_i_9_O_UNCONNECTED [0]}),
        .S({\waveRefAddress[3][11]_i_21_n_0 ,\MemoryAddress_reg_n_0_[3] ,\waveRefAddress[3][11]_i_22_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[3][4]_i_1_n_6 ),
        .Q(\waveRefAddress[3] [2]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[3][4]_i_1_n_5 ),
        .Q(\waveRefAddress[3] [3]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[3][4]_i_1_n_4 ),
        .Q(\waveRefAddress[3] [4]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[3][4]_i_1 
       (.CI(1'b0),
        .CO({\waveRefAddress_reg[3][4]_i_1_n_0 ,\waveRefAddress_reg[3][4]_i_1_n_1 ,\waveRefAddress_reg[3][4]_i_1_n_2 ,\waveRefAddress_reg[3][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[4] ,1'b0,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({\waveRefAddress_reg[3][4]_i_1_n_4 ,\waveRefAddress_reg[3][4]_i_1_n_5 ,\waveRefAddress_reg[3][4]_i_1_n_6 ,\NLW_waveRefAddress_reg[3][4]_i_1_O_UNCONNECTED [0]}),
        .S({\waveRefAddress[3][4]_i_2_n_0 ,\MemoryAddress_reg_n_0_[3] ,\waveRefAddress[3][4]_i_3_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[3][8]_i_1_n_7 ),
        .Q(\waveRefAddress[3] [5]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[3][8]_i_1_n_6 ),
        .Q(\waveRefAddress[3] [6]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[3][8]_i_1_n_5 ),
        .Q(\waveRefAddress[3] [7]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[3][8]_i_1_n_4 ),
        .Q(\waveRefAddress[3] [8]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[3][8]_i_1 
       (.CI(\waveRefAddress_reg[3][4]_i_1_n_0 ),
        .CO({\waveRefAddress_reg[3][8]_i_1_n_0 ,\waveRefAddress_reg[3][8]_i_1_n_1 ,\waveRefAddress_reg[3][8]_i_1_n_2 ,\waveRefAddress_reg[3][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MemoryAddress_reg_n_0_[7] ,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O({\waveRefAddress_reg[3][8]_i_1_n_4 ,\waveRefAddress_reg[3][8]_i_1_n_5 ,\waveRefAddress_reg[3][8]_i_1_n_6 ,\waveRefAddress_reg[3][8]_i_1_n_7 }),
        .S({\MemoryAddress_reg_n_0_[8] ,\waveRefAddress[3][8]_i_2_n_0 ,\MemoryAddress_reg_n_0_[6] ,\waveRefAddress[3][8]_i_3_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[3][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[3][11]_i_2_n_7 ),
        .Q(\waveRefAddress[3] [9]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][0] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[0] ),
        .Q(\waveRefAddress[4] [0]),
        .S(\waveRefAddress[4][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[4][10]_i_1_n_4 ),
        .Q(\waveRefAddress[4] [10]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[4][10]_i_1 
       (.CI(\waveRefAddress_reg[4][6]_i_1_n_0 ),
        .CO({\waveRefAddress_reg[4][10]_i_1_n_0 ,\waveRefAddress_reg[4][10]_i_1_n_1 ,\waveRefAddress_reg[4][10]_i_1_n_2 ,\waveRefAddress_reg[4][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[7] }),
        .O({\waveRefAddress_reg[4][10]_i_1_n_4 ,\waveRefAddress_reg[4][10]_i_1_n_5 ,\waveRefAddress_reg[4][10]_i_1_n_6 ,\waveRefAddress_reg[4][10]_i_1_n_7 }),
        .S({\MemoryAddress_reg_n_0_[10] ,\MemoryAddress_reg_n_0_[9] ,\MemoryAddress_reg_n_0_[8] ,\waveRefAddress[4][10]_i_2_n_0 }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[4][11]_i_2_n_7 ),
        .Q(\waveRefAddress[4] [11]),
        .S(\waveRefAddress[4][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[4][11]_i_15 
       (.CI(\waveRefAddress_reg[4][11]_i_16_n_0 ),
        .CO({\waveRefAddress_reg[4][11]_i_15_n_0 ,\waveRefAddress_reg[4][11]_i_15_n_1 ,\waveRefAddress_reg[4][11]_i_15_n_2 ,\waveRefAddress_reg[4][11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[22] ,\MemoryAddress_reg_n_0_[21] ,\MemoryAddress_reg_n_0_[20] ,\MemoryAddress_reg_n_0_[19] }),
        .O({\waveRefAddress_reg[4][11]_i_15_n_4 ,\waveRefAddress_reg[4][11]_i_15_n_5 ,\waveRefAddress_reg[4][11]_i_15_n_6 ,\waveRefAddress_reg[4][11]_i_15_n_7 }),
        .S({\waveRefAddress[4][11]_i_20_n_0 ,\waveRefAddress[4][11]_i_21_n_0 ,\waveRefAddress[4][11]_i_22_n_0 ,\waveRefAddress[4][11]_i_23_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[4][11]_i_16 
       (.CI(\waveRefAddress_reg[4][11]_i_5_n_0 ),
        .CO({\waveRefAddress_reg[4][11]_i_16_n_0 ,\waveRefAddress_reg[4][11]_i_16_n_1 ,\waveRefAddress_reg[4][11]_i_16_n_2 ,\waveRefAddress_reg[4][11]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[18] ,\MemoryAddress_reg_n_0_[17] ,\MemoryAddress_reg_n_0_[16] ,\MemoryAddress_reg_n_0_[15] }),
        .O({\waveRefAddress_reg[4][11]_i_16_n_4 ,\waveRefAddress_reg[4][11]_i_16_n_5 ,\waveRefAddress_reg[4][11]_i_16_n_6 ,\waveRefAddress_reg[4][11]_i_16_n_7 }),
        .S({\waveRefAddress[4][11]_i_24_n_0 ,\waveRefAddress[4][11]_i_25_n_0 ,\waveRefAddress[4][11]_i_26_n_0 ,\waveRefAddress[4][11]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[4][11]_i_19 
       (.CI(\waveRefAddress_reg[4][11]_i_29_n_0 ),
        .CO({\waveRefAddress_reg[4][11]_i_19_n_0 ,\waveRefAddress_reg[4][11]_i_19_n_1 ,\waveRefAddress_reg[4][11]_i_19_n_2 ,\waveRefAddress_reg[4][11]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[30] ,\MemoryAddress_reg_n_0_[29] ,\MemoryAddress_reg_n_0_[28] ,\MemoryAddress_reg_n_0_[27] }),
        .O({\waveRefAddress_reg[4][11]_i_19_n_4 ,\waveRefAddress_reg[4][11]_i_19_n_5 ,\waveRefAddress_reg[4][11]_i_19_n_6 ,\waveRefAddress_reg[4][11]_i_19_n_7 }),
        .S({\waveRefAddress[4][11]_i_32_n_0 ,\waveRefAddress[4][11]_i_33_n_0 ,\waveRefAddress[4][11]_i_34_n_0 ,\waveRefAddress[4][11]_i_35_n_0 }));
  CARRY4 \waveRefAddress_reg[4][11]_i_2 
       (.CI(\waveRefAddress_reg[4][10]_i_1_n_0 ),
        .CO(\NLW_waveRefAddress_reg[4][11]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_waveRefAddress_reg[4][11]_i_2_O_UNCONNECTED [3:1],\waveRefAddress_reg[4][11]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\waveRefAddress[4][11]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[4][11]_i_28 
       (.CI(\waveRefAddress_reg[4][11]_i_19_n_0 ),
        .CO(\NLW_waveRefAddress_reg[4][11]_i_28_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_waveRefAddress_reg[4][11]_i_28_O_UNCONNECTED [3:1],\waveRefAddress_reg[4][11]_i_28_n_7 }),
        .S({1'b0,1'b0,1'b0,\waveRefAddress[4][11]_i_36_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[4][11]_i_29 
       (.CI(\waveRefAddress_reg[4][11]_i_15_n_0 ),
        .CO({\waveRefAddress_reg[4][11]_i_29_n_0 ,\waveRefAddress_reg[4][11]_i_29_n_1 ,\waveRefAddress_reg[4][11]_i_29_n_2 ,\waveRefAddress_reg[4][11]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[26] ,\MemoryAddress_reg_n_0_[25] ,\MemoryAddress_reg_n_0_[24] ,\MemoryAddress_reg_n_0_[23] }),
        .O({\waveRefAddress_reg[4][11]_i_29_n_4 ,\waveRefAddress_reg[4][11]_i_29_n_5 ,\waveRefAddress_reg[4][11]_i_29_n_6 ,\waveRefAddress_reg[4][11]_i_29_n_7 }),
        .S({\waveRefAddress[4][11]_i_37_n_0 ,\waveRefAddress[4][11]_i_38_n_0 ,\waveRefAddress[4][11]_i_39_n_0 ,\waveRefAddress[4][11]_i_40_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[4][11]_i_3 
       (.CI(\waveXAddress_reg[4][3]_i_1_n_0 ),
        .CO({\waveRefAddress_reg[4][11]_i_3_n_0 ,\waveRefAddress_reg[4][11]_i_3_n_1 ,\waveRefAddress_reg[4][11]_i_3_n_2 ,\waveRefAddress_reg[4][11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[7] }),
        .O({\waveRefAddress_reg[4][11]_i_3_n_4 ,\waveRefAddress_reg[4][11]_i_3_n_5 ,\waveRefAddress_reg[4][11]_i_3_n_6 ,\waveRefAddress_reg[4][11]_i_3_n_7 }),
        .S({\MemoryAddress_reg_n_0_[10] ,\MemoryAddress_reg_n_0_[9] ,\MemoryAddress_reg_n_0_[8] ,\waveRefAddress[4][11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[4][11]_i_5 
       (.CI(\waveRefAddress_reg[4][11]_i_3_n_0 ),
        .CO({\waveRefAddress_reg[4][11]_i_5_n_0 ,\waveRefAddress_reg[4][11]_i_5_n_1 ,\waveRefAddress_reg[4][11]_i_5_n_2 ,\waveRefAddress_reg[4][11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[14] ,1'b0,\MemoryAddress_reg_n_0_[12] ,\MemoryAddress_reg_n_0_[11] }),
        .O({\waveRefAddress_reg[4][11]_i_5_n_4 ,\waveRefAddress_reg[4][11]_i_5_n_5 ,\waveRefAddress_reg[4][11]_i_5_n_6 ,\waveRefAddress_reg[4][11]_i_5_n_7 }),
        .S({\waveRefAddress[4][11]_i_11_n_0 ,\MemoryAddress_reg_n_0_[13] ,\waveRefAddress[4][11]_i_12_n_0 ,\waveRefAddress[4][11]_i_13_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][1] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[1] ),
        .Q(\waveRefAddress[4] [1]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[2] ),
        .Q(\waveRefAddress[4] [2]),
        .S(\waveRefAddress[4][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[3] ),
        .Q(\waveRefAddress[4] [3]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[4][6]_i_1_n_6 ),
        .Q(\waveRefAddress[4] [4]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[4][6]_i_1_n_5 ),
        .Q(\waveRefAddress[4] [5]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[4][6]_i_1_n_4 ),
        .Q(\waveRefAddress[4] [6]),
        .S(\waveRefAddress[4][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[4][6]_i_1 
       (.CI(1'b0),
        .CO({\waveRefAddress_reg[4][6]_i_1_n_0 ,\waveRefAddress_reg[4][6]_i_1_n_1 ,\waveRefAddress_reg[4][6]_i_1_n_2 ,\waveRefAddress_reg[4][6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[6] ,\MemoryAddress_reg_n_0_[5] ,\MemoryAddress_reg_n_0_[4] ,1'b0}),
        .O({\waveRefAddress_reg[4][6]_i_1_n_4 ,\waveRefAddress_reg[4][6]_i_1_n_5 ,\waveRefAddress_reg[4][6]_i_1_n_6 ,\NLW_waveRefAddress_reg[4][6]_i_1_O_UNCONNECTED [0]}),
        .S({\waveRefAddress[4][6]_i_2_n_0 ,\waveRefAddress[4][6]_i_3_n_0 ,\waveRefAddress[4][6]_i_4_n_0 ,\MemoryAddress_reg_n_0_[3] }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[4][10]_i_1_n_7 ),
        .Q(\waveRefAddress[4] [7]),
        .S(\waveRefAddress[4][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[4][10]_i_1_n_6 ),
        .Q(\waveRefAddress[4] [8]),
        .S(\waveRefAddress[4][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[4][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[4][10]_i_1_n_5 ),
        .Q(\waveRefAddress[4] [9]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[5][11]_i_2_n_6 ),
        .Q(\waveRefAddress[5] [10]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[5][11]_i_2_n_5 ),
        .Q(\waveRefAddress[5] [11]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[5][11]_i_10 
       (.CI(\waveRefAddress_reg[5][11]_i_11_n_0 ),
        .CO({\waveRefAddress_reg[5][11]_i_10_n_0 ,\waveRefAddress_reg[5][11]_i_10_n_1 ,\waveRefAddress_reg[5][11]_i_10_n_2 ,\waveRefAddress_reg[5][11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[8] ,1'b0,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O({\waveRefAddress_reg[5][11]_i_10_n_4 ,\waveRefAddress_reg[5][11]_i_10_n_5 ,\waveRefAddress_reg[5][11]_i_10_n_6 ,\waveRefAddress_reg[5][11]_i_10_n_7 }),
        .S({\waveRefAddress[5][11]_i_21_n_0 ,\MemoryAddress_reg_n_0_[7] ,\MemoryAddress_reg_n_0_[6] ,\waveRefAddress[5][11]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[5][11]_i_11 
       (.CI(1'b0),
        .CO({\waveRefAddress_reg[5][11]_i_11_n_0 ,\waveRefAddress_reg[5][11]_i_11_n_1 ,\waveRefAddress_reg[5][11]_i_11_n_2 ,\waveRefAddress_reg[5][11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MemoryAddress_reg_n_0_[3] ,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({\waveRefAddress_reg[5][11]_i_11_n_4 ,\waveRefAddress_reg[5][11]_i_11_n_5 ,\waveRefAddress_reg[5][11]_i_11_n_6 ,\NLW_waveRefAddress_reg[5][11]_i_11_O_UNCONNECTED [0]}),
        .S({\MemoryAddress_reg_n_0_[4] ,\waveRefAddress[5][11]_i_23_n_0 ,\waveRefAddress[5][11]_i_24_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[5][11]_i_17 
       (.CI(\waveRefAddress_reg[5][11]_i_4_n_0 ),
        .CO({\waveRefAddress_reg[5][11]_i_17_n_0 ,\waveRefAddress_reg[5][11]_i_17_n_1 ,\waveRefAddress_reg[5][11]_i_17_n_2 ,\waveRefAddress_reg[5][11]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[16] ,\MemoryAddress_reg_n_0_[15] ,\MemoryAddress_reg_n_0_[14] ,1'b0}),
        .O({\waveRefAddress_reg[5][11]_i_17_n_4 ,\waveRefAddress_reg[5][11]_i_17_n_5 ,\waveRefAddress_reg[5][11]_i_17_n_6 ,\waveRefAddress_reg[5][11]_i_17_n_7 }),
        .S({\waveRefAddress[5][11]_i_27_n_0 ,\waveRefAddress[5][11]_i_28_n_0 ,\waveRefAddress[5][11]_i_29_n_0 ,\MemoryAddress_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[5][11]_i_18 
       (.CI(\waveRefAddress_reg[5][11]_i_25_n_0 ),
        .CO({\waveRefAddress_reg[5][11]_i_18_n_0 ,\waveRefAddress_reg[5][11]_i_18_n_1 ,\waveRefAddress_reg[5][11]_i_18_n_2 ,\waveRefAddress_reg[5][11]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[24] ,\MemoryAddress_reg_n_0_[23] ,\MemoryAddress_reg_n_0_[22] ,\MemoryAddress_reg_n_0_[21] }),
        .O({\waveRefAddress_reg[5][11]_i_18_n_4 ,\waveRefAddress_reg[5][11]_i_18_n_5 ,\waveRefAddress_reg[5][11]_i_18_n_6 ,\waveRefAddress_reg[5][11]_i_18_n_7 }),
        .S({\waveRefAddress[5][11]_i_30_n_0 ,\waveRefAddress[5][11]_i_31_n_0 ,\waveRefAddress[5][11]_i_32_n_0 ,\waveRefAddress[5][11]_i_33_n_0 }));
  CARRY4 \waveRefAddress_reg[5][11]_i_2 
       (.CI(\waveRefAddress_reg[5][8]_i_1_n_0 ),
        .CO({\NLW_waveRefAddress_reg[5][11]_i_2_CO_UNCONNECTED [3:2],\waveRefAddress_reg[5][11]_i_2_n_2 ,\waveRefAddress_reg[5][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[10] ,\MemoryAddress_reg_n_0_[9] }),
        .O({\NLW_waveRefAddress_reg[5][11]_i_2_O_UNCONNECTED [3],\waveRefAddress_reg[5][11]_i_2_n_5 ,\waveRefAddress_reg[5][11]_i_2_n_6 ,\waveRefAddress_reg[5][11]_i_2_n_7 }),
        .S({1'b0,\waveRefAddress[5][11]_i_7_n_0 ,\waveRefAddress[5][11]_i_8_n_0 ,\waveRefAddress[5][11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[5][11]_i_25 
       (.CI(\waveRefAddress_reg[5][11]_i_17_n_0 ),
        .CO({\waveRefAddress_reg[5][11]_i_25_n_0 ,\waveRefAddress_reg[5][11]_i_25_n_1 ,\waveRefAddress_reg[5][11]_i_25_n_2 ,\waveRefAddress_reg[5][11]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[20] ,\MemoryAddress_reg_n_0_[19] ,\MemoryAddress_reg_n_0_[18] ,\MemoryAddress_reg_n_0_[17] }),
        .O({\waveRefAddress_reg[5][11]_i_25_n_4 ,\waveRefAddress_reg[5][11]_i_25_n_5 ,\waveRefAddress_reg[5][11]_i_25_n_6 ,\waveRefAddress_reg[5][11]_i_25_n_7 }),
        .S({\waveRefAddress[5][11]_i_37_n_0 ,\waveRefAddress[5][11]_i_38_n_0 ,\waveRefAddress[5][11]_i_39_n_0 ,\waveRefAddress[5][11]_i_40_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[5][11]_i_26 
       (.CI(\waveRefAddress_reg[5][11]_i_34_n_0 ),
        .CO({\NLW_waveRefAddress_reg[5][11]_i_26_CO_UNCONNECTED [3:2],\waveRefAddress_reg[5][11]_i_26_n_2 ,\waveRefAddress_reg[5][11]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[30] ,\MemoryAddress_reg_n_0_[29] }),
        .O({\NLW_waveRefAddress_reg[5][11]_i_26_O_UNCONNECTED [3],\waveRefAddress_reg[5][11]_i_26_n_5 ,\waveRefAddress_reg[5][11]_i_26_n_6 ,\waveRefAddress_reg[5][11]_i_26_n_7 }),
        .S({1'b0,\waveRefAddress[5][11]_i_41_n_0 ,\waveRefAddress[5][11]_i_42_n_0 ,\waveRefAddress[5][11]_i_43_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[5][11]_i_34 
       (.CI(\waveRefAddress_reg[5][11]_i_18_n_0 ),
        .CO({\waveRefAddress_reg[5][11]_i_34_n_0 ,\waveRefAddress_reg[5][11]_i_34_n_1 ,\waveRefAddress_reg[5][11]_i_34_n_2 ,\waveRefAddress_reg[5][11]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[28] ,\MemoryAddress_reg_n_0_[27] ,\MemoryAddress_reg_n_0_[26] ,\MemoryAddress_reg_n_0_[25] }),
        .O({\waveRefAddress_reg[5][11]_i_34_n_4 ,\waveRefAddress_reg[5][11]_i_34_n_5 ,\waveRefAddress_reg[5][11]_i_34_n_6 ,\waveRefAddress_reg[5][11]_i_34_n_7 }),
        .S({\waveRefAddress[5][11]_i_44_n_0 ,\waveRefAddress[5][11]_i_45_n_0 ,\waveRefAddress[5][11]_i_46_n_0 ,\waveRefAddress[5][11]_i_47_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[5][11]_i_4 
       (.CI(\waveRefAddress_reg[5][11]_i_10_n_0 ),
        .CO({\waveRefAddress_reg[5][11]_i_4_n_0 ,\waveRefAddress_reg[5][11]_i_4_n_1 ,\waveRefAddress_reg[5][11]_i_4_n_2 ,\waveRefAddress_reg[5][11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MemoryAddress_reg_n_0_[11] ,\MemoryAddress_reg_n_0_[10] ,\MemoryAddress_reg_n_0_[9] }),
        .O({\waveRefAddress_reg[5][11]_i_4_n_4 ,\waveRefAddress_reg[5][11]_i_4_n_5 ,\waveRefAddress_reg[5][11]_i_4_n_6 ,\waveRefAddress_reg[5][11]_i_4_n_7 }),
        .S({\MemoryAddress_reg_n_0_[12] ,\waveRefAddress[5][11]_i_13_n_0 ,\waveRefAddress[5][11]_i_14_n_0 ,\waveRefAddress[5][11]_i_15_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][1] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[1] ),
        .Q(\waveRefAddress[5] [1]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[5][4]_i_1_n_6 ),
        .Q(\waveRefAddress[5] [2]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[5][4]_i_1_n_5 ),
        .Q(\waveRefAddress[5] [3]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[5][4]_i_1_n_4 ),
        .Q(\waveRefAddress[5] [4]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[5][4]_i_1 
       (.CI(1'b0),
        .CO({\waveRefAddress_reg[5][4]_i_1_n_0 ,\waveRefAddress_reg[5][4]_i_1_n_1 ,\waveRefAddress_reg[5][4]_i_1_n_2 ,\waveRefAddress_reg[5][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MemoryAddress_reg_n_0_[3] ,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({\waveRefAddress_reg[5][4]_i_1_n_4 ,\waveRefAddress_reg[5][4]_i_1_n_5 ,\waveRefAddress_reg[5][4]_i_1_n_6 ,\NLW_waveRefAddress_reg[5][4]_i_1_O_UNCONNECTED [0]}),
        .S({\MemoryAddress_reg_n_0_[4] ,\waveRefAddress[5][4]_i_2_n_0 ,\waveRefAddress[5][4]_i_3_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[5][8]_i_1_n_7 ),
        .Q(\waveRefAddress[5] [5]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[5][8]_i_1_n_6 ),
        .Q(\waveRefAddress[5] [6]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[5][8]_i_1_n_5 ),
        .Q(\waveRefAddress[5] [7]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[5][8]_i_1_n_4 ),
        .Q(\waveRefAddress[5] [8]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[5][8]_i_1 
       (.CI(\waveRefAddress_reg[5][4]_i_1_n_0 ),
        .CO({\waveRefAddress_reg[5][8]_i_1_n_0 ,\waveRefAddress_reg[5][8]_i_1_n_1 ,\waveRefAddress_reg[5][8]_i_1_n_2 ,\waveRefAddress_reg[5][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[8] ,1'b0,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O({\waveRefAddress_reg[5][8]_i_1_n_4 ,\waveRefAddress_reg[5][8]_i_1_n_5 ,\waveRefAddress_reg[5][8]_i_1_n_6 ,\waveRefAddress_reg[5][8]_i_1_n_7 }),
        .S({\waveRefAddress[5][8]_i_2_n_0 ,\MemoryAddress_reg_n_0_[7] ,\MemoryAddress_reg_n_0_[6] ,\waveRefAddress[5][8]_i_3_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[5][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[5][11]_i_2_n_7 ),
        .Q(\waveRefAddress[5] [9]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][0] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[0] ),
        .Q(\waveRefAddress[6] [0]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[6][11]_i_2_n_7 ),
        .Q(\waveRefAddress[6] [10]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[6][11]_i_2_n_6 ),
        .Q(\waveRefAddress[6] [11]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[6][11]_i_15 
       (.CI(\waveRefAddress_reg[6][11]_i_16_n_0 ),
        .CO({\waveRefAddress_reg[6][11]_i_15_n_0 ,\waveRefAddress_reg[6][11]_i_15_n_1 ,\waveRefAddress_reg[6][11]_i_15_n_2 ,\waveRefAddress_reg[6][11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[21] ,\MemoryAddress_reg_n_0_[20] ,\MemoryAddress_reg_n_0_[19] ,\MemoryAddress_reg_n_0_[18] }),
        .O({\waveRefAddress_reg[6][11]_i_15_n_4 ,\waveRefAddress_reg[6][11]_i_15_n_5 ,\waveRefAddress_reg[6][11]_i_15_n_6 ,\waveRefAddress_reg[6][11]_i_15_n_7 }),
        .S({\waveRefAddress[6][11]_i_23_n_0 ,\waveRefAddress[6][11]_i_24_n_0 ,\waveRefAddress[6][11]_i_25_n_0 ,\waveRefAddress[6][11]_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[6][11]_i_16 
       (.CI(\waveRefAddress_reg[6][11]_i_4_n_0 ),
        .CO({\waveRefAddress_reg[6][11]_i_16_n_0 ,\waveRefAddress_reg[6][11]_i_16_n_1 ,\waveRefAddress_reg[6][11]_i_16_n_2 ,\waveRefAddress_reg[6][11]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[17] ,\MemoryAddress_reg_n_0_[16] ,\MemoryAddress_reg_n_0_[15] ,\MemoryAddress_reg_n_0_[14] }),
        .O({\waveRefAddress_reg[6][11]_i_16_n_4 ,\waveRefAddress_reg[6][11]_i_16_n_5 ,\waveRefAddress_reg[6][11]_i_16_n_6 ,\waveRefAddress_reg[6][11]_i_16_n_7 }),
        .S({\waveRefAddress[6][11]_i_27_n_0 ,\waveRefAddress[6][11]_i_28_n_0 ,\waveRefAddress[6][11]_i_29_n_0 ,\waveRefAddress[6][11]_i_30_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[6][11]_i_17 
       (.CI(\waveRefAddress_reg[6][11]_i_15_n_0 ),
        .CO({\waveRefAddress_reg[6][11]_i_17_n_0 ,\waveRefAddress_reg[6][11]_i_17_n_1 ,\waveRefAddress_reg[6][11]_i_17_n_2 ,\waveRefAddress_reg[6][11]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[25] ,\MemoryAddress_reg_n_0_[24] ,\MemoryAddress_reg_n_0_[23] ,\MemoryAddress_reg_n_0_[22] }),
        .O({\waveRefAddress_reg[6][11]_i_17_n_4 ,\waveRefAddress_reg[6][11]_i_17_n_5 ,\waveRefAddress_reg[6][11]_i_17_n_6 ,\waveRefAddress_reg[6][11]_i_17_n_7 }),
        .S({\waveRefAddress[6][11]_i_31_n_0 ,\waveRefAddress[6][11]_i_32_n_0 ,\waveRefAddress[6][11]_i_33_n_0 ,\waveRefAddress[6][11]_i_34_n_0 }));
  CARRY4 \waveRefAddress_reg[6][11]_i_2 
       (.CI(\waveRefAddress_reg[6][9]_i_1_n_0 ),
        .CO({\NLW_waveRefAddress_reg[6][11]_i_2_CO_UNCONNECTED [3:1],\waveRefAddress_reg[6][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[10] }),
        .O({\NLW_waveRefAddress_reg[6][11]_i_2_O_UNCONNECTED [3:2],\waveRefAddress_reg[6][11]_i_2_n_6 ,\waveRefAddress_reg[6][11]_i_2_n_7 }),
        .S({1'b0,1'b0,\MemoryAddress_reg_n_0_[11] ,\waveRefAddress[6][11]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[6][11]_i_22 
       (.CI(\waveRefAddress_reg[6][11]_i_17_n_0 ),
        .CO({\waveRefAddress_reg[6][11]_i_22_n_0 ,\waveRefAddress_reg[6][11]_i_22_n_1 ,\waveRefAddress_reg[6][11]_i_22_n_2 ,\waveRefAddress_reg[6][11]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[29] ,\MemoryAddress_reg_n_0_[28] ,\MemoryAddress_reg_n_0_[27] ,\MemoryAddress_reg_n_0_[26] }),
        .O({\waveRefAddress_reg[6][11]_i_22_n_4 ,\waveRefAddress_reg[6][11]_i_22_n_5 ,\waveRefAddress_reg[6][11]_i_22_n_6 ,\waveRefAddress_reg[6][11]_i_22_n_7 }),
        .S({\waveRefAddress[6][11]_i_37_n_0 ,\waveRefAddress[6][11]_i_38_n_0 ,\waveRefAddress[6][11]_i_39_n_0 ,\waveRefAddress[6][11]_i_40_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[6][11]_i_3 
       (.CI(\waveRefAddress_reg[6][11]_i_9_n_0 ),
        .CO({\waveRefAddress_reg[6][11]_i_3_n_0 ,\waveRefAddress_reg[6][11]_i_3_n_1 ,\waveRefAddress_reg[6][11]_i_3_n_2 ,\waveRefAddress_reg[6][11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MemoryAddress_reg_n_0_[8] ,1'b0,\MemoryAddress_reg_n_0_[6] }),
        .O({\waveRefAddress_reg[6][11]_i_3_n_4 ,\waveRefAddress_reg[6][11]_i_3_n_5 ,\waveRefAddress_reg[6][11]_i_3_n_6 ,\waveRefAddress_reg[6][11]_i_3_n_7 }),
        .S({\MemoryAddress_reg_n_0_[9] ,\waveRefAddress[6][11]_i_10_n_0 ,\MemoryAddress_reg_n_0_[7] ,\waveRefAddress[6][11]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[6][11]_i_4 
       (.CI(\waveRefAddress_reg[6][11]_i_3_n_0 ),
        .CO({\waveRefAddress_reg[6][11]_i_4_n_0 ,\waveRefAddress_reg[6][11]_i_4_n_1 ,\waveRefAddress_reg[6][11]_i_4_n_2 ,\waveRefAddress_reg[6][11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[10] }),
        .O({\waveRefAddress_reg[6][11]_i_4_n_4 ,\waveRefAddress_reg[6][11]_i_4_n_5 ,\waveRefAddress_reg[6][11]_i_4_n_6 ,\waveRefAddress_reg[6][11]_i_4_n_7 }),
        .S({\MemoryAddress_reg_n_0_[13] ,\MemoryAddress_reg_n_0_[12] ,\MemoryAddress_reg_n_0_[11] ,\waveRefAddress[6][11]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[6][11]_i_41 
       (.CI(\waveRefAddress_reg[6][11]_i_22_n_0 ),
        .CO({\NLW_waveRefAddress_reg[6][11]_i_41_CO_UNCONNECTED [3:1],\waveRefAddress_reg[6][11]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[30] }),
        .O({\NLW_waveRefAddress_reg[6][11]_i_41_O_UNCONNECTED [3:2],\waveRefAddress_reg[6][11]_i_41_n_6 ,\waveRefAddress_reg[6][11]_i_41_n_7 }),
        .S({1'b0,1'b0,\waveRefAddress[6][11]_i_42_n_0 ,\waveRefAddress[6][11]_i_43_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveRefAddress_reg[6][11]_i_9 
       (.CI(1'b0),
        .CO({\waveRefAddress_reg[6][11]_i_9_n_0 ,\waveRefAddress_reg[6][11]_i_9_n_1 ,\waveRefAddress_reg[6][11]_i_9_n_2 ,\waveRefAddress_reg[6][11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[5] ,1'b0,\MemoryAddress_reg_n_0_[3] ,1'b0}),
        .O({\waveRefAddress_reg[6][11]_i_9_n_4 ,\waveRefAddress_reg[6][11]_i_9_n_5 ,\waveRefAddress_reg[6][11]_i_9_n_6 ,\NLW_waveRefAddress_reg[6][11]_i_9_O_UNCONNECTED [0]}),
        .S({\waveRefAddress[6][11]_i_20_n_0 ,\MemoryAddress_reg_n_0_[4] ,\waveRefAddress[6][11]_i_21_n_0 ,\MemoryAddress_reg_n_0_[2] }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][1] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[1] ),
        .Q(\waveRefAddress[6] [1]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[2] ),
        .Q(\waveRefAddress[6] [2]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[6][5]_i_1_n_6 ),
        .Q(\waveRefAddress[6] [3]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[6][5]_i_1_n_5 ),
        .Q(\waveRefAddress[6] [4]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[6][5]_i_1_n_4 ),
        .Q(\waveRefAddress[6] [5]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[6][5]_i_1 
       (.CI(1'b0),
        .CO({\waveRefAddress_reg[6][5]_i_1_n_0 ,\waveRefAddress_reg[6][5]_i_1_n_1 ,\waveRefAddress_reg[6][5]_i_1_n_2 ,\waveRefAddress_reg[6][5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[5] ,1'b0,\MemoryAddress_reg_n_0_[3] ,1'b0}),
        .O({\waveRefAddress_reg[6][5]_i_1_n_4 ,\waveRefAddress_reg[6][5]_i_1_n_5 ,\waveRefAddress_reg[6][5]_i_1_n_6 ,\NLW_waveRefAddress_reg[6][5]_i_1_O_UNCONNECTED [0]}),
        .S({\waveRefAddress[6][5]_i_2_n_0 ,\MemoryAddress_reg_n_0_[4] ,\waveRefAddress[6][5]_i_3_n_0 ,\MemoryAddress_reg_n_0_[2] }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[6][9]_i_1_n_7 ),
        .Q(\waveRefAddress[6] [6]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[6][9]_i_1_n_6 ),
        .Q(\waveRefAddress[6] [7]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[6][9]_i_1_n_5 ),
        .Q(\waveRefAddress[6] [8]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveRefAddress_reg[6][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveRefAddress_reg[6][9]_i_1_n_4 ),
        .Q(\waveRefAddress[6] [9]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  CARRY4 \waveRefAddress_reg[6][9]_i_1 
       (.CI(\waveRefAddress_reg[6][5]_i_1_n_0 ),
        .CO({\waveRefAddress_reg[6][9]_i_1_n_0 ,\waveRefAddress_reg[6][9]_i_1_n_1 ,\waveRefAddress_reg[6][9]_i_1_n_2 ,\waveRefAddress_reg[6][9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MemoryAddress_reg_n_0_[8] ,1'b0,\MemoryAddress_reg_n_0_[6] }),
        .O({\waveRefAddress_reg[6][9]_i_1_n_4 ,\waveRefAddress_reg[6][9]_i_1_n_5 ,\waveRefAddress_reg[6][9]_i_1_n_6 ,\waveRefAddress_reg[6][9]_i_1_n_7 }),
        .S({\MemoryAddress_reg_n_0_[9] ,\waveRefAddress[6][9]_i_2_n_0 ,\MemoryAddress_reg_n_0_[7] ,\waveRefAddress[6][9]_i_3_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    \waveXAddress[0][11]_i_1 
       (.I0(\waveXAddress[0][11]_i_2_n_0 ),
        .I1(\MemoryAddress_reg_n_0_[11] ),
        .I2(\MemoryAddress[31]_i_2_n_0 ),
        .I3(\waveXAddress[0][11]_i_3_n_0 ),
        .I4(\waveXAddress[0][11]_i_4_n_0 ),
        .I5(\MemoryAddress[31]_i_3_n_0 ),
        .O(\waveXAddress[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \waveXAddress[0][11]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .I1(\MemoryAddress_reg_n_0_[9] ),
        .I2(\MemoryAddress_reg_n_0_[6] ),
        .I3(\MemoryAddress_reg_n_0_[8] ),
        .I4(\MemoryAddress_reg_n_0_[7] ),
        .I5(\waveXAddress[0][11]_i_5_n_0 ),
        .O(\waveXAddress[0][11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveXAddress[0][11]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .I1(\MemoryAddress_reg_n_0_[9] ),
        .I2(\MemoryAddress_reg_n_0_[6] ),
        .I3(\MemoryAddress_reg_n_0_[7] ),
        .O(\waveXAddress[0][11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveXAddress[0][11]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[29] ),
        .I1(\MemoryAddress_reg_n_0_[30] ),
        .I2(\MemoryAddress_reg_n_0_[21] ),
        .I3(\MemoryAddress_reg_n_0_[22] ),
        .O(\waveXAddress[0][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \waveXAddress[0][11]_i_5 
       (.I0(\MemoryAddress_reg_n_0_[0] ),
        .I1(\MemoryAddress_reg_n_0_[1] ),
        .I2(\MemoryAddress_reg_n_0_[2] ),
        .I3(\MemoryAddress_reg_n_0_[5] ),
        .I4(\MemoryAddress_reg_n_0_[4] ),
        .I5(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveXAddress[0][11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[1][11]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveXAddress[1][11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[1][11]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveXAddress[1][11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[1][4]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveXAddress[1][4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[1][4]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveXAddress[1][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[1][4]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveXAddress[1][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[1][8]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveXAddress[1][8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[2][11]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveXAddress[2][11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[2][11]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveXAddress[2][11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[2][5]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveXAddress[2][5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[2][5]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveXAddress[2][5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[2][5]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveXAddress[2][5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[2][9]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[6] ),
        .O(\waveXAddress[2][9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[3][11]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveXAddress[3][11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[3][4]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveXAddress[3][4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[3][4]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveXAddress[3][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[3][8]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[7] ),
        .O(\waveXAddress[3][8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[3][8]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveXAddress[3][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[4][10]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[7] ),
        .O(\waveXAddress[4][10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[4][11]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveXAddress[4][11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[4][3]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[6] ),
        .O(\waveXAddress[4][3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[4][3]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveXAddress[4][3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[4][3]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveXAddress[4][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[4][6]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[6] ),
        .O(\waveXAddress[4][6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[4][6]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveXAddress[4][6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[4][6]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveXAddress[4][6]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[5][11]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveXAddress[5][11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[5][11]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveXAddress[5][11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[5][11]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveXAddress[5][11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[5][1]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveXAddress[5][1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[5][1]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveXAddress[5][1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[5][1]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveXAddress[5][1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[5][4]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveXAddress[5][4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[5][4]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveXAddress[5][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[5][8]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[8] ),
        .O(\waveXAddress[5][8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[5][8]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveXAddress[5][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[6][11]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[10] ),
        .O(\waveXAddress[6][11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[6][2]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveXAddress[6][2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[6][2]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[4] ),
        .O(\waveXAddress[6][2]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[6][2]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveXAddress[6][2]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[6][5]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveXAddress[6][5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[6][5]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[3] ),
        .O(\waveXAddress[6][5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[6][9]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[8] ),
        .O(\waveXAddress[6][9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[6][9]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[6] ),
        .O(\waveXAddress[6][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \waveXAddress[7][11]_i_1 
       (.I0(\waveXAddress[7][11]_i_3_n_0 ),
        .I1(\waveXAddress_reg[7][11]_i_4_n_7 ),
        .I2(\waveXAddress_reg[7][11]_i_4_n_6 ),
        .I3(\waveXAddress_reg[7][11]_i_4_n_5 ),
        .I4(\waveXAddress[7][11]_i_5_n_0 ),
        .I5(\waveXAddress[7][11]_i_6_n_0 ),
        .O(\waveXAddress[7][11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \waveXAddress[7][11]_i_11 
       (.I0(\waveXAddress_reg[7][11]_i_10_n_5 ),
        .I1(\waveXAddress_reg[7][11]_i_10_n_4 ),
        .I2(\waveXAddress_reg[7][11]_i_9_n_7 ),
        .O(\waveXAddress[7][11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_12 
       (.I0(\MemoryAddress_reg_n_0_[12] ),
        .O(\waveXAddress[7][11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_13 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveXAddress[7][11]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_14 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveXAddress[7][11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveXAddress[7][11]_i_15 
       (.I0(\waveXAddress_reg[7][11]_i_25_n_6 ),
        .I1(\waveXAddress_reg[7][11]_i_25_n_5 ),
        .I2(\waveXAddress_reg[7][11]_i_16_n_6 ),
        .I3(\waveXAddress_reg[7][11]_i_26_n_7 ),
        .O(\waveXAddress[7][11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveXAddress[7][11]_i_19 
       (.I0(\waveXAddress_reg[7][11]_i_26_n_4 ),
        .I1(\waveXAddress_reg[7][11]_i_18_n_6 ),
        .I2(\waveXAddress_reg[7][11]_i_26_n_6 ),
        .I3(\waveXAddress_reg[7][11]_i_17_n_6 ),
        .I4(\waveXAddress[7][11]_i_38_n_0 ),
        .I5(\waveXAddress[7][11]_i_39_n_0 ),
        .O(\waveXAddress[7][11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveXAddress[7][11]_i_20 
       (.I0(\waveXAddress_reg[7][11]_i_9_n_7 ),
        .I1(\waveXAddress_reg[7][11]_i_10_n_4 ),
        .I2(\waveXAddress_reg[7][11]_i_10_n_5 ),
        .I3(\waveXAddress_reg[7][11]_i_4_n_5 ),
        .I4(\waveXAddress_reg[7][11]_i_9_n_5 ),
        .I5(\waveXAddress_reg[7][11]_i_10_n_6 ),
        .O(\waveXAddress[7][11]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_21 
       (.I0(\MemoryAddress_reg_n_0_[8] ),
        .O(\waveXAddress[7][11]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_22 
       (.I0(\MemoryAddress_reg_n_0_[7] ),
        .O(\waveXAddress[7][11]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_23 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveXAddress[7][11]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_24 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveXAddress[7][11]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_27 
       (.I0(\MemoryAddress_reg_n_0_[16] ),
        .O(\waveXAddress[7][11]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_28 
       (.I0(\MemoryAddress_reg_n_0_[15] ),
        .O(\waveXAddress[7][11]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_29 
       (.I0(\MemoryAddress_reg_n_0_[13] ),
        .O(\waveXAddress[7][11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7FFFFF7FFF)) 
    \waveXAddress[7][11]_i_3 
       (.I0(\waveXAddress_reg[7][11]_i_9_n_5 ),
        .I1(\waveXAddress_reg[7][11]_i_9_n_6 ),
        .I2(\waveXAddress_reg[7][11]_i_9_n_4 ),
        .I3(\waveXAddress_reg[7][11]_i_10_n_6 ),
        .I4(\MemoryAddress[31]_i_4_n_0 ),
        .I5(\waveXAddress[7][11]_i_11_n_0 ),
        .O(\waveXAddress[7][11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_30 
       (.I0(\MemoryAddress_reg_n_0_[20] ),
        .O(\waveXAddress[7][11]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_31 
       (.I0(\MemoryAddress_reg_n_0_[19] ),
        .O(\waveXAddress[7][11]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_32 
       (.I0(\MemoryAddress_reg_n_0_[18] ),
        .O(\waveXAddress[7][11]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_33 
       (.I0(\MemoryAddress_reg_n_0_[17] ),
        .O(\waveXAddress[7][11]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_34 
       (.I0(\MemoryAddress_reg_n_0_[24] ),
        .O(\waveXAddress[7][11]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_35 
       (.I0(\MemoryAddress_reg_n_0_[23] ),
        .O(\waveXAddress[7][11]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_36 
       (.I0(\MemoryAddress_reg_n_0_[22] ),
        .O(\waveXAddress[7][11]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_37 
       (.I0(\MemoryAddress_reg_n_0_[21] ),
        .O(\waveXAddress[7][11]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveXAddress[7][11]_i_38 
       (.I0(\waveXAddress_reg[7][11]_i_4_n_4 ),
        .I1(\waveXAddress_reg[7][11]_i_26_n_5 ),
        .I2(\waveXAddress_reg[7][11]_i_16_n_4 ),
        .I3(\waveXAddress_reg[7][11]_i_25_n_7 ),
        .O(\waveXAddress[7][11]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \waveXAddress[7][11]_i_39 
       (.I0(\waveXAddress_reg[7][11]_i_16_n_7 ),
        .I1(\waveXAddress_reg[7][11]_i_18_n_4 ),
        .I2(\waveXAddress_reg[7][11]_i_17_n_7 ),
        .I3(\waveXAddress_reg[7][11]_i_17_n_4 ),
        .O(\waveXAddress[7][11]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_40 
       (.I0(\MemoryAddress_reg_n_0_[31] ),
        .O(\waveXAddress[7][11]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_41 
       (.I0(\MemoryAddress_reg_n_0_[30] ),
        .O(\waveXAddress[7][11]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_42 
       (.I0(\MemoryAddress_reg_n_0_[29] ),
        .O(\waveXAddress[7][11]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_43 
       (.I0(\MemoryAddress_reg_n_0_[28] ),
        .O(\waveXAddress[7][11]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_44 
       (.I0(\MemoryAddress_reg_n_0_[27] ),
        .O(\waveXAddress[7][11]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_45 
       (.I0(\MemoryAddress_reg_n_0_[26] ),
        .O(\waveXAddress[7][11]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_46 
       (.I0(\MemoryAddress_reg_n_0_[25] ),
        .O(\waveXAddress[7][11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \waveXAddress[7][11]_i_5 
       (.I0(\waveXAddress[7][11]_i_15_n_0 ),
        .I1(\waveXAddress_reg[7][11]_i_16_n_5 ),
        .I2(\waveXAddress_reg[7][11]_i_17_n_5 ),
        .I3(\waveXAddress_reg[7][11]_i_18_n_7 ),
        .I4(\waveXAddress_reg[7][11]_i_18_n_5 ),
        .I5(\waveXAddress[7][11]_i_19_n_0 ),
        .O(\waveXAddress[7][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \waveXAddress[7][11]_i_6 
       (.I0(\waveXAddress_reg[7][11]_i_4_n_7 ),
        .I1(\waveXAddress_reg[7][11]_i_4_n_6 ),
        .I2(\waveXAddress_reg[7][11]_i_9_n_6 ),
        .I3(\waveXAddress_reg[7][11]_i_9_n_4 ),
        .I4(\MemoryAddress[31]_i_4_n_0 ),
        .I5(\waveXAddress[7][11]_i_20_n_0 ),
        .O(\waveXAddress[7][11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_7 
       (.I0(\MemoryAddress_reg_n_0_[11] ),
        .O(\waveXAddress[7][11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][11]_i_8 
       (.I0(\MemoryAddress_reg_n_0_[9] ),
        .O(\waveXAddress[7][11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][4]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[2] ),
        .O(\waveXAddress[7][4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][8]_i_2 
       (.I0(\MemoryAddress_reg_n_0_[8] ),
        .O(\waveXAddress[7][8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][8]_i_3 
       (.I0(\MemoryAddress_reg_n_0_[7] ),
        .O(\waveXAddress[7][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waveXAddress[7][8]_i_4 
       (.I0(\MemoryAddress_reg_n_0_[5] ),
        .O(\waveXAddress[7][8]_i_4_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][0] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[0] ),
        .Q(\waveYAddress[0] [0]),
        .S(\waveXAddress[0][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[10] ),
        .Q(\waveYAddress[0] [10]),
        .R(\waveXAddress[0][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[11] ),
        .Q(\waveYAddress[0] [11]),
        .S(\waveXAddress[0][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][1] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[1] ),
        .Q(\waveYAddress[0] [1]),
        .R(\waveXAddress[0][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[2] ),
        .Q(\waveYAddress[0] [2]),
        .S(\waveXAddress[0][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[3] ),
        .Q(\waveYAddress[0] [3]),
        .R(\waveXAddress[0][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[4] ),
        .Q(\waveYAddress[0] [4]),
        .R(\waveXAddress[0][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[5] ),
        .Q(\waveYAddress[0] [5]),
        .R(\waveXAddress[0][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[6] ),
        .Q(\waveYAddress[0] [6]),
        .S(\waveXAddress[0][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[7] ),
        .Q(\waveYAddress[0] [7]),
        .S(\waveXAddress[0][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[8] ),
        .Q(\waveYAddress[0] [8]),
        .S(\waveXAddress[0][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[0][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[9] ),
        .Q(\waveYAddress[0] [9]),
        .R(\waveXAddress[0][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][0] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[0] ),
        .Q(\waveRefAddress[1] [0]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[1][11]_i_1_n_6 ),
        .Q(Q[8]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[1][11]_i_1_n_5 ),
        .Q(Q[9]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[1][11]_i_1 
       (.CI(\waveXAddress_reg[1][8]_i_1_n_0 ),
        .CO({\NLW_waveXAddress_reg[1][11]_i_1_CO_UNCONNECTED [3:2],\waveXAddress_reg[1][11]_i_1_n_2 ,\waveXAddress_reg[1][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[10] ,\MemoryAddress_reg_n_0_[9] }),
        .O({\NLW_waveXAddress_reg[1][11]_i_1_O_UNCONNECTED [3],\waveXAddress_reg[1][11]_i_1_n_5 ,\waveXAddress_reg[1][11]_i_1_n_6 ,\waveXAddress_reg[1][11]_i_1_n_7 }),
        .S({1'b0,\MemoryAddress_reg_n_0_[11] ,\waveXAddress[1][11]_i_2_n_0 ,\waveXAddress[1][11]_i_3_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][1] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[1] ),
        .Q(\waveRefAddress[1] [1]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[1][4]_i_1_n_6 ),
        .Q(Q[0]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[1][4]_i_1_n_5 ),
        .Q(Q[1]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[1][4]_i_1_n_4 ),
        .Q(Q[2]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[1][4]_i_1 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[1][4]_i_1_n_0 ,\waveXAddress_reg[1][4]_i_1_n_1 ,\waveXAddress_reg[1][4]_i_1_n_2 ,\waveXAddress_reg[1][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[4] ,\MemoryAddress_reg_n_0_[3] ,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({\waveXAddress_reg[1][4]_i_1_n_4 ,\waveXAddress_reg[1][4]_i_1_n_5 ,\waveXAddress_reg[1][4]_i_1_n_6 ,\NLW_waveXAddress_reg[1][4]_i_1_O_UNCONNECTED [0]}),
        .S({\waveXAddress[1][4]_i_2_n_0 ,\waveXAddress[1][4]_i_3_n_0 ,\waveXAddress[1][4]_i_4_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[1][8]_i_1_n_7 ),
        .Q(Q[3]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[1][8]_i_1_n_6 ),
        .Q(Q[4]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[1][8]_i_1_n_5 ),
        .Q(Q[5]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[1][8]_i_1_n_4 ),
        .Q(Q[6]),
        .S(\waveRefAddress[1][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[1][8]_i_1 
       (.CI(\waveXAddress_reg[1][4]_i_1_n_0 ),
        .CO({\waveXAddress_reg[1][8]_i_1_n_0 ,\waveXAddress_reg[1][8]_i_1_n_1 ,\waveXAddress_reg[1][8]_i_1_n_2 ,\waveXAddress_reg[1][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O({\waveXAddress_reg[1][8]_i_1_n_4 ,\waveXAddress_reg[1][8]_i_1_n_5 ,\waveXAddress_reg[1][8]_i_1_n_6 ,\waveXAddress_reg[1][8]_i_1_n_7 }),
        .S({\MemoryAddress_reg_n_0_[8] ,\MemoryAddress_reg_n_0_[7] ,\MemoryAddress_reg_n_0_[6] ,\waveXAddress[1][8]_i_2_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[1][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[1][11]_i_1_n_7 ),
        .Q(Q[7]),
        .R(\waveRefAddress[1][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[2][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[2][11]_i_1_n_7 ),
        .Q(\waveXAddress_reg[2][11]_0 [7]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[2][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[2][11]_i_1_n_6 ),
        .Q(\waveXAddress_reg[2][11]_0 [8]),
        .S(\waveRefAddress[2][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[2][11]_i_1 
       (.CI(\waveXAddress_reg[2][9]_i_1_n_0 ),
        .CO({\NLW_waveXAddress_reg[2][11]_i_1_CO_UNCONNECTED [3:1],\waveXAddress_reg[2][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[10] }),
        .O({\NLW_waveXAddress_reg[2][11]_i_1_O_UNCONNECTED [3:2],\waveXAddress_reg[2][11]_i_1_n_6 ,\waveXAddress_reg[2][11]_i_1_n_7 }),
        .S({1'b0,1'b0,\waveXAddress[2][11]_i_2_n_0 ,\waveXAddress[2][11]_i_3_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[2][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[2][5]_i_1_n_6 ),
        .Q(\waveXAddress_reg[2][11]_0 [0]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[2][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[2][5]_i_1_n_5 ),
        .Q(\waveXAddress_reg[2][11]_0 [1]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[2][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[2][5]_i_1_n_4 ),
        .Q(\waveXAddress_reg[2][11]_0 [2]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[2][5]_i_1 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[2][5]_i_1_n_0 ,\waveXAddress_reg[2][5]_i_1_n_1 ,\waveXAddress_reg[2][5]_i_1_n_2 ,\waveXAddress_reg[2][5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[5] ,\MemoryAddress_reg_n_0_[4] ,\MemoryAddress_reg_n_0_[3] ,1'b0}),
        .O({\waveXAddress_reg[2][5]_i_1_n_4 ,\waveXAddress_reg[2][5]_i_1_n_5 ,\waveXAddress_reg[2][5]_i_1_n_6 ,\NLW_waveXAddress_reg[2][5]_i_1_O_UNCONNECTED [0]}),
        .S({\waveXAddress[2][5]_i_2_n_0 ,\waveXAddress[2][5]_i_3_n_0 ,\waveXAddress[2][5]_i_4_n_0 ,\MemoryAddress_reg_n_0_[2] }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[2][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[2][9]_i_1_n_7 ),
        .Q(\waveXAddress_reg[2][11]_0 [3]),
        .S(\waveRefAddress[2][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[2][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[2][9]_i_1_n_6 ),
        .Q(\waveXAddress_reg[2][11]_0 [4]),
        .S(\waveRefAddress[2][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[2][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[2][9]_i_1_n_5 ),
        .Q(\waveXAddress_reg[2][11]_0 [5]),
        .S(\waveRefAddress[2][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[2][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[2][9]_i_1_n_4 ),
        .Q(\waveXAddress_reg[2][11]_0 [6]),
        .R(\waveRefAddress[2][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[2][9]_i_1 
       (.CI(\waveXAddress_reg[2][5]_i_1_n_0 ),
        .CO({\waveXAddress_reg[2][9]_i_1_n_0 ,\waveXAddress_reg[2][9]_i_1_n_1 ,\waveXAddress_reg[2][9]_i_1_n_2 ,\waveXAddress_reg[2][9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[6] }),
        .O({\waveXAddress_reg[2][9]_i_1_n_4 ,\waveXAddress_reg[2][9]_i_1_n_5 ,\waveXAddress_reg[2][9]_i_1_n_6 ,\waveXAddress_reg[2][9]_i_1_n_7 }),
        .S({\MemoryAddress_reg_n_0_[9] ,\MemoryAddress_reg_n_0_[8] ,\MemoryAddress_reg_n_0_[7] ,\waveXAddress[2][9]_i_2_n_0 }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][0] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[0] ),
        .Q(\waveRefAddress[3] [0]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[3][11]_i_1_n_6 ),
        .Q(\waveXAddress_reg[3][11]_0 [8]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[3][11]_i_1_n_5 ),
        .Q(\waveXAddress_reg[3][11]_0 [9]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[3][11]_i_1 
       (.CI(\waveXAddress_reg[3][8]_i_1_n_0 ),
        .CO({\NLW_waveXAddress_reg[3][11]_i_1_CO_UNCONNECTED [3:2],\waveXAddress_reg[3][11]_i_1_n_2 ,\waveXAddress_reg[3][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[9] }),
        .O({\NLW_waveXAddress_reg[3][11]_i_1_O_UNCONNECTED [3],\waveXAddress_reg[3][11]_i_1_n_5 ,\waveXAddress_reg[3][11]_i_1_n_6 ,\waveXAddress_reg[3][11]_i_1_n_7 }),
        .S({1'b0,\MemoryAddress_reg_n_0_[11] ,\MemoryAddress_reg_n_0_[10] ,\waveXAddress[3][11]_i_2_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][1] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[1] ),
        .Q(\waveRefAddress[3] [1]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[3][4]_i_1_n_6 ),
        .Q(\waveXAddress_reg[3][11]_0 [0]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[3][4]_i_1_n_5 ),
        .Q(\waveXAddress_reg[3][11]_0 [1]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[3][4]_i_1_n_4 ),
        .Q(\waveXAddress_reg[3][11]_0 [2]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[3][4]_i_1 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[3][4]_i_1_n_0 ,\waveXAddress_reg[3][4]_i_1_n_1 ,\waveXAddress_reg[3][4]_i_1_n_2 ,\waveXAddress_reg[3][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[4] ,1'b0,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({\waveXAddress_reg[3][4]_i_1_n_4 ,\waveXAddress_reg[3][4]_i_1_n_5 ,\waveXAddress_reg[3][4]_i_1_n_6 ,\NLW_waveXAddress_reg[3][4]_i_1_O_UNCONNECTED [0]}),
        .S({\waveXAddress[3][4]_i_2_n_0 ,\MemoryAddress_reg_n_0_[3] ,\waveXAddress[3][4]_i_3_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[3][8]_i_1_n_7 ),
        .Q(\waveXAddress_reg[3][11]_0 [3]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[3][8]_i_1_n_6 ),
        .Q(\waveXAddress_reg[3][11]_0 [4]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[3][8]_i_1_n_5 ),
        .Q(\waveXAddress_reg[3][11]_0 [5]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[3][8]_i_1_n_4 ),
        .Q(\waveXAddress_reg[3][11]_0 [6]),
        .S(\waveRefAddress[3][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[3][8]_i_1 
       (.CI(\waveXAddress_reg[3][4]_i_1_n_0 ),
        .CO({\waveXAddress_reg[3][8]_i_1_n_0 ,\waveXAddress_reg[3][8]_i_1_n_1 ,\waveXAddress_reg[3][8]_i_1_n_2 ,\waveXAddress_reg[3][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MemoryAddress_reg_n_0_[7] ,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O({\waveXAddress_reg[3][8]_i_1_n_4 ,\waveXAddress_reg[3][8]_i_1_n_5 ,\waveXAddress_reg[3][8]_i_1_n_6 ,\waveXAddress_reg[3][8]_i_1_n_7 }),
        .S({\MemoryAddress_reg_n_0_[8] ,\waveXAddress[3][8]_i_2_n_0 ,\MemoryAddress_reg_n_0_[6] ,\waveXAddress[3][8]_i_3_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[3][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[3][11]_i_1_n_7 ),
        .Q(\waveXAddress_reg[3][11]_0 [7]),
        .R(\waveRefAddress[3][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[4][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[4][10]_i_1_n_4 ),
        .Q(\waveXAddress_reg[4][11]_0 [7]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[4][10]_i_1 
       (.CI(\waveXAddress_reg[4][6]_i_1_n_0 ),
        .CO({\waveXAddress_reg[4][10]_i_1_n_0 ,\waveXAddress_reg[4][10]_i_1_n_1 ,\waveXAddress_reg[4][10]_i_1_n_2 ,\waveXAddress_reg[4][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[7] }),
        .O({\waveXAddress_reg[4][10]_i_1_n_4 ,\waveXAddress_reg[4][10]_i_1_n_5 ,\waveXAddress_reg[4][10]_i_1_n_6 ,\waveXAddress_reg[4][10]_i_1_n_7 }),
        .S({\MemoryAddress_reg_n_0_[10] ,\MemoryAddress_reg_n_0_[9] ,\MemoryAddress_reg_n_0_[8] ,\waveXAddress[4][10]_i_2_n_0 }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[4][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[4][11]_i_1_n_7 ),
        .Q(\waveXAddress_reg[4][11]_0 [8]),
        .S(\waveRefAddress[4][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[4][11]_i_1 
       (.CI(\waveXAddress_reg[4][10]_i_1_n_0 ),
        .CO(\NLW_waveXAddress_reg[4][11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_waveXAddress_reg[4][11]_i_1_O_UNCONNECTED [3:1],\waveXAddress_reg[4][11]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\waveXAddress[4][11]_i_2_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[4][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[4][3]_i_1_n_7 ),
        .Q(\waveXAddress_reg[4][11]_0 [0]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[4][3]_i_1 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[4][3]_i_1_n_0 ,\waveXAddress_reg[4][3]_i_1_n_1 ,\waveXAddress_reg[4][3]_i_1_n_2 ,\waveXAddress_reg[4][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[6] ,\MemoryAddress_reg_n_0_[5] ,\MemoryAddress_reg_n_0_[4] ,1'b0}),
        .O({\waveXAddress_reg[4][3]_i_1_n_4 ,\waveXAddress_reg[4][3]_i_1_n_5 ,\waveXAddress_reg[4][3]_i_1_n_6 ,\waveXAddress_reg[4][3]_i_1_n_7 }),
        .S({\waveXAddress[4][3]_i_2_n_0 ,\waveXAddress[4][3]_i_3_n_0 ,\waveXAddress[4][3]_i_4_n_0 ,\MemoryAddress_reg_n_0_[3] }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[4][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[4][6]_i_1_n_6 ),
        .Q(\waveXAddress_reg[4][11]_0 [1]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[4][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[4][6]_i_1_n_5 ),
        .Q(\waveXAddress_reg[4][11]_0 [2]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[4][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[4][6]_i_1_n_4 ),
        .Q(\waveXAddress_reg[4][11]_0 [3]),
        .S(\waveRefAddress[4][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[4][6]_i_1 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[4][6]_i_1_n_0 ,\waveXAddress_reg[4][6]_i_1_n_1 ,\waveXAddress_reg[4][6]_i_1_n_2 ,\waveXAddress_reg[4][6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[6] ,\MemoryAddress_reg_n_0_[5] ,\MemoryAddress_reg_n_0_[4] ,1'b0}),
        .O({\waveXAddress_reg[4][6]_i_1_n_4 ,\waveXAddress_reg[4][6]_i_1_n_5 ,\waveXAddress_reg[4][6]_i_1_n_6 ,\NLW_waveXAddress_reg[4][6]_i_1_O_UNCONNECTED [0]}),
        .S({\waveXAddress[4][6]_i_2_n_0 ,\waveXAddress[4][6]_i_3_n_0 ,\waveXAddress[4][6]_i_4_n_0 ,\MemoryAddress_reg_n_0_[3] }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[4][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[4][10]_i_1_n_7 ),
        .Q(\waveXAddress_reg[4][11]_0 [4]),
        .S(\waveRefAddress[4][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[4][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[4][10]_i_1_n_6 ),
        .Q(\waveXAddress_reg[4][11]_0 [5]),
        .S(\waveRefAddress[4][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[4][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[4][10]_i_1_n_5 ),
        .Q(\waveXAddress_reg[4][11]_0 [6]),
        .R(\waveRefAddress[4][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][0] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[0] ),
        .Q(\waveRefAddress[5] [0]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][11]_i_1_n_6 ),
        .Q(\waveXAddress_reg[5][11]_0 [9]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][11]_i_1_n_5 ),
        .Q(\waveXAddress_reg[5][11]_0 [10]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[5][11]_i_1 
       (.CI(\waveXAddress_reg[5][8]_i_1_n_0 ),
        .CO({\NLW_waveXAddress_reg[5][11]_i_1_CO_UNCONNECTED [3:2],\waveXAddress_reg[5][11]_i_1_n_2 ,\waveXAddress_reg[5][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[10] ,\MemoryAddress_reg_n_0_[9] }),
        .O({\NLW_waveXAddress_reg[5][11]_i_1_O_UNCONNECTED [3],\waveXAddress_reg[5][11]_i_1_n_5 ,\waveXAddress_reg[5][11]_i_1_n_6 ,\waveXAddress_reg[5][11]_i_1_n_7 }),
        .S({1'b0,\waveXAddress[5][11]_i_2_n_0 ,\waveXAddress[5][11]_i_3_n_0 ,\waveXAddress[5][11]_i_4_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][1] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][1]_i_1_n_7 ),
        .Q(\waveXAddress_reg[5][11]_0 [0]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[5][1]_i_1 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[5][1]_i_1_n_0 ,\waveXAddress_reg[5][1]_i_1_n_1 ,\waveXAddress_reg[5][1]_i_1_n_2 ,\waveXAddress_reg[5][1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[4] ,\MemoryAddress_reg_n_0_[3] ,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({\waveXAddress_reg[5][1]_i_1_n_4 ,\waveXAddress_reg[5][1]_i_1_n_5 ,\waveXAddress_reg[5][1]_i_1_n_6 ,\waveXAddress_reg[5][1]_i_1_n_7 }),
        .S({\waveXAddress[5][1]_i_2_n_0 ,\waveXAddress[5][1]_i_3_n_0 ,\waveXAddress[5][1]_i_4_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][4]_i_1_n_6 ),
        .Q(\waveXAddress_reg[5][11]_0 [1]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][4]_i_1_n_5 ),
        .Q(\waveXAddress_reg[5][11]_0 [2]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][4]_i_1_n_4 ),
        .Q(\waveXAddress_reg[5][11]_0 [3]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[5][4]_i_1 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[5][4]_i_1_n_0 ,\waveXAddress_reg[5][4]_i_1_n_1 ,\waveXAddress_reg[5][4]_i_1_n_2 ,\waveXAddress_reg[5][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MemoryAddress_reg_n_0_[3] ,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({\waveXAddress_reg[5][4]_i_1_n_4 ,\waveXAddress_reg[5][4]_i_1_n_5 ,\waveXAddress_reg[5][4]_i_1_n_6 ,\NLW_waveXAddress_reg[5][4]_i_1_O_UNCONNECTED [0]}),
        .S({\MemoryAddress_reg_n_0_[4] ,\waveXAddress[5][4]_i_2_n_0 ,\waveXAddress[5][4]_i_3_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][8]_i_1_n_7 ),
        .Q(\waveXAddress_reg[5][11]_0 [4]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][8]_i_1_n_6 ),
        .Q(\waveXAddress_reg[5][11]_0 [5]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][8]_i_1_n_5 ),
        .Q(\waveXAddress_reg[5][11]_0 [6]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][8]_i_1_n_4 ),
        .Q(\waveXAddress_reg[5][11]_0 [7]),
        .S(\waveRefAddress[5][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[5][8]_i_1 
       (.CI(\waveXAddress_reg[5][4]_i_1_n_0 ),
        .CO({\waveXAddress_reg[5][8]_i_1_n_0 ,\waveXAddress_reg[5][8]_i_1_n_1 ,\waveXAddress_reg[5][8]_i_1_n_2 ,\waveXAddress_reg[5][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[8] ,1'b0,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O({\waveXAddress_reg[5][8]_i_1_n_4 ,\waveXAddress_reg[5][8]_i_1_n_5 ,\waveXAddress_reg[5][8]_i_1_n_6 ,\waveXAddress_reg[5][8]_i_1_n_7 }),
        .S({\waveXAddress[5][8]_i_2_n_0 ,\MemoryAddress_reg_n_0_[7] ,\MemoryAddress_reg_n_0_[6] ,\waveXAddress[5][8]_i_3_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[5][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[5][11]_i_1_n_7 ),
        .Q(\waveXAddress_reg[5][11]_0 [8]),
        .R(\waveRefAddress[5][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[6][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[6][11]_i_1_n_7 ),
        .Q(\waveXAddress_reg[6][11]_0 [8]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[6][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[6][11]_i_1_n_6 ),
        .Q(\waveXAddress_reg[6][11]_0 [9]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[6][11]_i_1 
       (.CI(\waveXAddress_reg[6][9]_i_1_n_0 ),
        .CO({\NLW_waveXAddress_reg[6][11]_i_1_CO_UNCONNECTED [3:1],\waveXAddress_reg[6][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[10] }),
        .O({\NLW_waveXAddress_reg[6][11]_i_1_O_UNCONNECTED [3:2],\waveXAddress_reg[6][11]_i_1_n_6 ,\waveXAddress_reg[6][11]_i_1_n_7 }),
        .S({1'b0,1'b0,\MemoryAddress_reg_n_0_[11] ,\waveXAddress[6][11]_i_2_n_0 }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[6][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[6][2]_i_1_n_7 ),
        .Q(\waveXAddress_reg[6][11]_0 [0]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[6][2]_i_1 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[6][2]_i_1_n_0 ,\waveXAddress_reg[6][2]_i_1_n_1 ,\waveXAddress_reg[6][2]_i_1_n_2 ,\waveXAddress_reg[6][2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[5] ,\MemoryAddress_reg_n_0_[4] ,\MemoryAddress_reg_n_0_[3] ,1'b0}),
        .O({\waveXAddress_reg[6][2]_i_1_n_4 ,\waveXAddress_reg[6][2]_i_1_n_5 ,\waveXAddress_reg[6][2]_i_1_n_6 ,\waveXAddress_reg[6][2]_i_1_n_7 }),
        .S({\waveXAddress[6][2]_i_2_n_0 ,\waveXAddress[6][2]_i_3_n_0 ,\waveXAddress[6][2]_i_4_n_0 ,\MemoryAddress_reg_n_0_[2] }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[6][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[6][5]_i_1_n_6 ),
        .Q(\waveXAddress_reg[6][11]_0 [1]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[6][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[6][5]_i_1_n_5 ),
        .Q(\waveXAddress_reg[6][11]_0 [2]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[6][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[6][5]_i_1_n_4 ),
        .Q(\waveXAddress_reg[6][11]_0 [3]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[6][5]_i_1 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[6][5]_i_1_n_0 ,\waveXAddress_reg[6][5]_i_1_n_1 ,\waveXAddress_reg[6][5]_i_1_n_2 ,\waveXAddress_reg[6][5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[5] ,1'b0,\MemoryAddress_reg_n_0_[3] ,1'b0}),
        .O({\waveXAddress_reg[6][5]_i_1_n_4 ,\waveXAddress_reg[6][5]_i_1_n_5 ,\waveXAddress_reg[6][5]_i_1_n_6 ,\NLW_waveXAddress_reg[6][5]_i_1_O_UNCONNECTED [0]}),
        .S({\waveXAddress[6][5]_i_2_n_0 ,\MemoryAddress_reg_n_0_[4] ,\waveXAddress[6][5]_i_3_n_0 ,\MemoryAddress_reg_n_0_[2] }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[6][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[6][9]_i_1_n_7 ),
        .Q(\waveXAddress_reg[6][11]_0 [4]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[6][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[6][9]_i_1_n_6 ),
        .Q(\waveXAddress_reg[6][11]_0 [5]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[6][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[6][9]_i_1_n_5 ),
        .Q(\waveXAddress_reg[6][11]_0 [6]),
        .S(\waveRefAddress[6][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[6][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[6][9]_i_1_n_4 ),
        .Q(\waveXAddress_reg[6][11]_0 [7]),
        .R(\waveRefAddress[6][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[6][9]_i_1 
       (.CI(\waveXAddress_reg[6][5]_i_1_n_0 ),
        .CO({\waveXAddress_reg[6][9]_i_1_n_0 ,\waveXAddress_reg[6][9]_i_1_n_1 ,\waveXAddress_reg[6][9]_i_1_n_2 ,\waveXAddress_reg[6][9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MemoryAddress_reg_n_0_[8] ,1'b0,\MemoryAddress_reg_n_0_[6] }),
        .O({\waveXAddress_reg[6][9]_i_1_n_4 ,\waveXAddress_reg[6][9]_i_1_n_5 ,\waveXAddress_reg[6][9]_i_1_n_6 ,\waveXAddress_reg[6][9]_i_1_n_7 }),
        .S({\MemoryAddress_reg_n_0_[9] ,\waveXAddress[6][9]_i_2_n_0 ,\MemoryAddress_reg_n_0_[7] ,\waveXAddress[6][9]_i_3_n_0 }));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][0] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[0] ),
        .Q(\waveXAddress_reg[7][11]_0 [0]),
        .S(\waveXAddress[7][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][10] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[7][11]_i_2_n_6 ),
        .Q(\waveXAddress_reg[7][11]_0 [10]),
        .R(\waveXAddress[7][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][11] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[7][11]_i_2_n_5 ),
        .Q(\waveXAddress_reg[7][11]_0 [11]),
        .S(\waveXAddress[7][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][11]_i_10 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[7][11]_i_10_n_0 ,\waveXAddress_reg[7][11]_i_10_n_1 ,\waveXAddress_reg[7][11]_i_10_n_2 ,\waveXAddress_reg[7][11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({\waveXAddress_reg[7][11]_i_10_n_4 ,\waveXAddress_reg[7][11]_i_10_n_5 ,\waveXAddress_reg[7][11]_i_10_n_6 ,\NLW_waveXAddress_reg[7][11]_i_10_O_UNCONNECTED [0]}),
        .S({\MemoryAddress_reg_n_0_[4] ,\MemoryAddress_reg_n_0_[3] ,\waveXAddress[7][11]_i_24_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][11]_i_16 
       (.CI(\waveXAddress_reg[7][11]_i_4_n_0 ),
        .CO({\waveXAddress_reg[7][11]_i_16_n_0 ,\waveXAddress_reg[7][11]_i_16_n_1 ,\waveXAddress_reg[7][11]_i_16_n_2 ,\waveXAddress_reg[7][11]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[16] ,\MemoryAddress_reg_n_0_[15] ,1'b0,\MemoryAddress_reg_n_0_[13] }),
        .O({\waveXAddress_reg[7][11]_i_16_n_4 ,\waveXAddress_reg[7][11]_i_16_n_5 ,\waveXAddress_reg[7][11]_i_16_n_6 ,\waveXAddress_reg[7][11]_i_16_n_7 }),
        .S({\waveXAddress[7][11]_i_27_n_0 ,\waveXAddress[7][11]_i_28_n_0 ,\MemoryAddress_reg_n_0_[14] ,\waveXAddress[7][11]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][11]_i_17 
       (.CI(\waveXAddress_reg[7][11]_i_16_n_0 ),
        .CO({\waveXAddress_reg[7][11]_i_17_n_0 ,\waveXAddress_reg[7][11]_i_17_n_1 ,\waveXAddress_reg[7][11]_i_17_n_2 ,\waveXAddress_reg[7][11]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[20] ,\MemoryAddress_reg_n_0_[19] ,\MemoryAddress_reg_n_0_[18] ,\MemoryAddress_reg_n_0_[17] }),
        .O({\waveXAddress_reg[7][11]_i_17_n_4 ,\waveXAddress_reg[7][11]_i_17_n_5 ,\waveXAddress_reg[7][11]_i_17_n_6 ,\waveXAddress_reg[7][11]_i_17_n_7 }),
        .S({\waveXAddress[7][11]_i_30_n_0 ,\waveXAddress[7][11]_i_31_n_0 ,\waveXAddress[7][11]_i_32_n_0 ,\waveXAddress[7][11]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][11]_i_18 
       (.CI(\waveXAddress_reg[7][11]_i_17_n_0 ),
        .CO({\waveXAddress_reg[7][11]_i_18_n_0 ,\waveXAddress_reg[7][11]_i_18_n_1 ,\waveXAddress_reg[7][11]_i_18_n_2 ,\waveXAddress_reg[7][11]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[24] ,\MemoryAddress_reg_n_0_[23] ,\MemoryAddress_reg_n_0_[22] ,\MemoryAddress_reg_n_0_[21] }),
        .O({\waveXAddress_reg[7][11]_i_18_n_4 ,\waveXAddress_reg[7][11]_i_18_n_5 ,\waveXAddress_reg[7][11]_i_18_n_6 ,\waveXAddress_reg[7][11]_i_18_n_7 }),
        .S({\waveXAddress[7][11]_i_34_n_0 ,\waveXAddress[7][11]_i_35_n_0 ,\waveXAddress[7][11]_i_36_n_0 ,\waveXAddress[7][11]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][11]_i_2 
       (.CI(\waveXAddress_reg[7][8]_i_1_n_0 ),
        .CO({\NLW_waveXAddress_reg[7][11]_i_2_CO_UNCONNECTED [3:2],\waveXAddress_reg[7][11]_i_2_n_2 ,\waveXAddress_reg[7][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MemoryAddress_reg_n_0_[9] }),
        .O({\NLW_waveXAddress_reg[7][11]_i_2_O_UNCONNECTED [3],\waveXAddress_reg[7][11]_i_2_n_5 ,\waveXAddress_reg[7][11]_i_2_n_6 ,\waveXAddress_reg[7][11]_i_2_n_7 }),
        .S({1'b0,\waveXAddress[7][11]_i_7_n_0 ,\MemoryAddress_reg_n_0_[10] ,\waveXAddress[7][11]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][11]_i_25 
       (.CI(\waveXAddress_reg[7][11]_i_26_n_0 ),
        .CO({\NLW_waveXAddress_reg[7][11]_i_25_CO_UNCONNECTED [3:2],\waveXAddress_reg[7][11]_i_25_n_2 ,\waveXAddress_reg[7][11]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[30] ,\MemoryAddress_reg_n_0_[29] }),
        .O({\NLW_waveXAddress_reg[7][11]_i_25_O_UNCONNECTED [3],\waveXAddress_reg[7][11]_i_25_n_5 ,\waveXAddress_reg[7][11]_i_25_n_6 ,\waveXAddress_reg[7][11]_i_25_n_7 }),
        .S({1'b0,\waveXAddress[7][11]_i_40_n_0 ,\waveXAddress[7][11]_i_41_n_0 ,\waveXAddress[7][11]_i_42_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][11]_i_26 
       (.CI(\waveXAddress_reg[7][11]_i_18_n_0 ),
        .CO({\waveXAddress_reg[7][11]_i_26_n_0 ,\waveXAddress_reg[7][11]_i_26_n_1 ,\waveXAddress_reg[7][11]_i_26_n_2 ,\waveXAddress_reg[7][11]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[28] ,\MemoryAddress_reg_n_0_[27] ,\MemoryAddress_reg_n_0_[26] ,\MemoryAddress_reg_n_0_[25] }),
        .O({\waveXAddress_reg[7][11]_i_26_n_4 ,\waveXAddress_reg[7][11]_i_26_n_5 ,\waveXAddress_reg[7][11]_i_26_n_6 ,\waveXAddress_reg[7][11]_i_26_n_7 }),
        .S({\waveXAddress[7][11]_i_43_n_0 ,\waveXAddress[7][11]_i_44_n_0 ,\waveXAddress[7][11]_i_45_n_0 ,\waveXAddress[7][11]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][11]_i_4 
       (.CI(\waveXAddress_reg[7][11]_i_9_n_0 ),
        .CO({\waveXAddress_reg[7][11]_i_4_n_0 ,\waveXAddress_reg[7][11]_i_4_n_1 ,\waveXAddress_reg[7][11]_i_4_n_2 ,\waveXAddress_reg[7][11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[12] ,\MemoryAddress_reg_n_0_[11] ,1'b0,\MemoryAddress_reg_n_0_[9] }),
        .O({\waveXAddress_reg[7][11]_i_4_n_4 ,\waveXAddress_reg[7][11]_i_4_n_5 ,\waveXAddress_reg[7][11]_i_4_n_6 ,\waveXAddress_reg[7][11]_i_4_n_7 }),
        .S({\waveXAddress[7][11]_i_12_n_0 ,\waveXAddress[7][11]_i_13_n_0 ,\MemoryAddress_reg_n_0_[10] ,\waveXAddress[7][11]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][11]_i_9 
       (.CI(\waveXAddress_reg[7][11]_i_10_n_0 ),
        .CO({\waveXAddress_reg[7][11]_i_9_n_0 ,\waveXAddress_reg[7][11]_i_9_n_1 ,\waveXAddress_reg[7][11]_i_9_n_2 ,\waveXAddress_reg[7][11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[8] ,\MemoryAddress_reg_n_0_[7] ,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O({\waveXAddress_reg[7][11]_i_9_n_4 ,\waveXAddress_reg[7][11]_i_9_n_5 ,\waveXAddress_reg[7][11]_i_9_n_6 ,\waveXAddress_reg[7][11]_i_9_n_7 }),
        .S({\waveXAddress[7][11]_i_21_n_0 ,\waveXAddress[7][11]_i_22_n_0 ,\MemoryAddress_reg_n_0_[6] ,\waveXAddress[7][11]_i_23_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][1] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\MemoryAddress_reg_n_0_[1] ),
        .Q(\waveXAddress_reg[7][11]_0 [1]),
        .R(\waveXAddress[7][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][2] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[7][4]_i_1_n_6 ),
        .Q(\waveXAddress_reg[7][11]_0 [2]),
        .S(\waveXAddress[7][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][3] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[7][4]_i_1_n_5 ),
        .Q(\waveXAddress_reg[7][11]_0 [3]),
        .R(\waveXAddress[7][11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][4] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[7][4]_i_1_n_4 ),
        .Q(\waveXAddress_reg[7][11]_0 [4]),
        .R(\waveXAddress[7][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][4]_i_1 
       (.CI(1'b0),
        .CO({\waveXAddress_reg[7][4]_i_1_n_0 ,\waveXAddress_reg[7][4]_i_1_n_1 ,\waveXAddress_reg[7][4]_i_1_n_2 ,\waveXAddress_reg[7][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MemoryAddress_reg_n_0_[2] ,1'b0}),
        .O({\waveXAddress_reg[7][4]_i_1_n_4 ,\waveXAddress_reg[7][4]_i_1_n_5 ,\waveXAddress_reg[7][4]_i_1_n_6 ,\NLW_waveXAddress_reg[7][4]_i_1_O_UNCONNECTED [0]}),
        .S({\MemoryAddress_reg_n_0_[4] ,\MemoryAddress_reg_n_0_[3] ,\waveXAddress[7][4]_i_2_n_0 ,\MemoryAddress_reg_n_0_[1] }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][5] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[7][8]_i_1_n_7 ),
        .Q(\waveXAddress_reg[7][11]_0 [5]),
        .R(\waveXAddress[7][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][6] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[7][8]_i_1_n_6 ),
        .Q(\waveXAddress_reg[7][11]_0 [6]),
        .S(\waveXAddress[7][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][7] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[7][8]_i_1_n_5 ),
        .Q(\waveXAddress_reg[7][11]_0 [7]),
        .S(\waveXAddress[7][11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][8] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[7][8]_i_1_n_4 ),
        .Q(\waveXAddress_reg[7][11]_0 [8]),
        .S(\waveXAddress[7][11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \waveXAddress_reg[7][8]_i_1 
       (.CI(\waveXAddress_reg[7][4]_i_1_n_0 ),
        .CO({\waveXAddress_reg[7][8]_i_1_n_0 ,\waveXAddress_reg[7][8]_i_1_n_1 ,\waveXAddress_reg[7][8]_i_1_n_2 ,\waveXAddress_reg[7][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\MemoryAddress_reg_n_0_[8] ,\MemoryAddress_reg_n_0_[7] ,1'b0,\MemoryAddress_reg_n_0_[5] }),
        .O({\waveXAddress_reg[7][8]_i_1_n_4 ,\waveXAddress_reg[7][8]_i_1_n_5 ,\waveXAddress_reg[7][8]_i_1_n_6 ,\waveXAddress_reg[7][8]_i_1_n_7 }),
        .S({\waveXAddress[7][8]_i_2_n_0 ,\waveXAddress[7][8]_i_3_n_0 ,\MemoryAddress_reg_n_0_[6] ,\waveXAddress[7][8]_i_4_n_0 }));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \waveXAddress_reg[7][9] 
       (.C(clk1Mhz),
        .CE(1'b1),
        .D(\waveXAddress_reg[7][11]_i_2_n_7 ),
        .Q(\waveXAddress_reg[7][11]_0 [9]),
        .R(\waveXAddress[7][11]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "topXCorr" *) 
module MicroBlaze_Wrapper_XCorr_0_0_topXCorr
   (count,
    xcorr,
    xcorr1,
    Ram1_reg_1,
    Ram1_reg_1_0,
    waveRef,
    wave,
    wave1,
    clk,
    clk1Mhz);
  output [15:0]count;
  output [35:0]xcorr;
  output [35:0]xcorr1;
  input Ram1_reg_1;
  input Ram1_reg_1_0;
  input [11:0]waveRef;
  input [11:0]wave;
  input [11:0]wave1;
  input clk;
  input clk1Mhz;

  wire Ram1_reg_1;
  wire Ram1_reg_1_0;
  wire [11:0]\RefAddress_outMux[0]_31 ;
  wire [11:0]\RefAddress_outMux[1]_32 ;
  wire [11:0]\RefAddress_outMux[2]_33 ;
  wire [11:0]\RefAddress_outMux[3]_34 ;
  wire [11:0]\RefAddress_outMux[4]_35 ;
  wire [11:0]\RefAddress_outMux[5]_36 ;
  wire [11:0]\RefAddress_outMux[6]_37 ;
  wire XCORR_n_100;
  wire XCORR_n_101;
  wire XCORR_n_102;
  wire XCORR_n_103;
  wire XCORR_n_104;
  wire XCORR_n_105;
  wire XCORR_n_106;
  wire XCORR_n_107;
  wire XCORR_n_108;
  wire XCORR_n_109;
  wire XCORR_n_110;
  wire XCORR_n_111;
  wire XCORR_n_112;
  wire XCORR_n_113;
  wire XCORR_n_114;
  wire XCORR_n_115;
  wire XCORR_n_116;
  wire XCORR_n_117;
  wire XCORR_n_118;
  wire XCORR_n_119;
  wire XCORR_n_120;
  wire XCORR_n_121;
  wire XCORR_n_122;
  wire XCORR_n_123;
  wire XCORR_n_124;
  wire XCORR_n_125;
  wire XCORR_n_126;
  wire XCORR_n_127;
  wire XCORR_n_128;
  wire XCORR_n_129;
  wire XCORR_n_130;
  wire XCORR_n_131;
  wire XCORR_n_132;
  wire XCORR_n_133;
  wire XCORR_n_134;
  wire XCORR_n_135;
  wire XCORR_n_136;
  wire XCORR_n_137;
  wire XCORR_n_138;
  wire XCORR_n_139;
  wire XCORR_n_140;
  wire XCORR_n_141;
  wire XCORR_n_142;
  wire XCORR_n_143;
  wire XCORR_n_144;
  wire XCORR_n_145;
  wire XCORR_n_146;
  wire XCORR_n_147;
  wire XCORR_n_148;
  wire XCORR_n_149;
  wire XCORR_n_150;
  wire XCORR_n_151;
  wire XCORR_n_152;
  wire XCORR_n_153;
  wire XCORR_n_154;
  wire XCORR_n_155;
  wire XCORR_n_156;
  wire XCORR_n_157;
  wire XCORR_n_158;
  wire XCORR_n_159;
  wire XCORR_n_16;
  wire XCORR_n_160;
  wire XCORR_n_161;
  wire XCORR_n_162;
  wire XCORR_n_163;
  wire XCORR_n_164;
  wire XCORR_n_165;
  wire XCORR_n_166;
  wire XCORR_n_167;
  wire XCORR_n_168;
  wire XCORR_n_169;
  wire XCORR_n_17;
  wire XCORR_n_170;
  wire XCORR_n_171;
  wire XCORR_n_172;
  wire XCORR_n_173;
  wire XCORR_n_174;
  wire XCORR_n_175;
  wire XCORR_n_176;
  wire XCORR_n_177;
  wire XCORR_n_178;
  wire XCORR_n_179;
  wire XCORR_n_18;
  wire XCORR_n_180;
  wire XCORR_n_181;
  wire XCORR_n_182;
  wire XCORR_n_183;
  wire XCORR_n_184;
  wire XCORR_n_185;
  wire XCORR_n_186;
  wire XCORR_n_187;
  wire XCORR_n_188;
  wire XCORR_n_189;
  wire XCORR_n_19;
  wire XCORR_n_190;
  wire XCORR_n_191;
  wire XCORR_n_192;
  wire XCORR_n_193;
  wire XCORR_n_194;
  wire XCORR_n_195;
  wire XCORR_n_196;
  wire XCORR_n_197;
  wire XCORR_n_198;
  wire XCORR_n_199;
  wire XCORR_n_20;
  wire XCORR_n_200;
  wire XCORR_n_201;
  wire XCORR_n_21;
  wire XCORR_n_22;
  wire XCORR_n_23;
  wire XCORR_n_24;
  wire XCORR_n_25;
  wire XCORR_n_26;
  wire XCORR_n_27;
  wire XCORR_n_28;
  wire XCORR_n_29;
  wire XCORR_n_30;
  wire XCORR_n_31;
  wire XCORR_n_32;
  wire XCORR_n_33;
  wire XCORR_n_34;
  wire XCORR_n_35;
  wire XCORR_n_36;
  wire XCORR_n_37;
  wire XCORR_n_38;
  wire XCORR_n_39;
  wire XCORR_n_40;
  wire XCORR_n_41;
  wire XCORR_n_42;
  wire XCORR_n_43;
  wire XCORR_n_44;
  wire XCORR_n_45;
  wire XCORR_n_46;
  wire XCORR_n_47;
  wire XCORR_n_48;
  wire XCORR_n_49;
  wire XCORR_n_50;
  wire XCORR_n_51;
  wire XCORR_n_52;
  wire XCORR_n_53;
  wire XCORR_n_54;
  wire XCORR_n_55;
  wire XCORR_n_56;
  wire XCORR_n_57;
  wire XCORR_n_58;
  wire XCORR_n_59;
  wire XCORR_n_60;
  wire XCORR_n_61;
  wire XCORR_n_62;
  wire XCORR_n_63;
  wire XCORR_n_76;
  wire XCORR_n_77;
  wire XCORR_n_78;
  wire XCORR_n_79;
  wire XCORR_n_80;
  wire XCORR_n_81;
  wire XCORR_n_82;
  wire XCORR_n_83;
  wire XCORR_n_84;
  wire XCORR_n_85;
  wire XCORR_n_86;
  wire XCORR_n_87;
  wire XCORR_n_88;
  wire XCORR_n_89;
  wire XCORR_n_90;
  wire XCORR_n_91;
  wire XCORR_n_92;
  wire XCORR_n_93;
  wire XCORR_n_94;
  wire XCORR_n_95;
  wire XCORR_n_96;
  wire XCORR_n_97;
  wire XCORR_n_98;
  wire XCORR_n_99;
  wire clk;
  wire clk1Mhz;
  wire [15:0]count;
  wire [11:0]p_1_in;
  wire [11:2]\waceRefAddressWire[1]_38 ;
  wire [11:0]\waceRefAddressWire[2]_39 ;
  wire [11:2]\waceRefAddressWire[3]_40 ;
  wire [11:0]\waceRefAddressWire[4]_41 ;
  wire [11:1]\waceRefAddressWire[5]_42 ;
  wire [11:0]\waceRefAddressWire[6]_43 ;
  wire [11:0]\waceYAddressWire[0]_51 ;
  wire [11:0]\waceYAddressWire[1]_44 ;
  wire [11:3]\waceYAddressWire[2]_45 ;
  wire [11:0]\waceYAddressWire[3]_46 ;
  wire [11:3]\waceYAddressWire[4]_47 ;
  wire [11:0]\waceYAddressWire[5]_48 ;
  wire [11:2]\waceYAddressWire[6]_49 ;
  wire [11:0]\waceYAddressWire[7]_50 ;
  wire [11:0]wave;
  wire [11:0]wave1;
  wire [11:0]waveRef;
  wire [11:0]\waveRefIntoXCorr[0]_23 ;
  wire [11:0]\waveRefIntoXCorr[1]_24 ;
  wire [11:0]\waveRefIntoXCorr[2]_25 ;
  wire [11:0]\waveRefIntoXCorr[3]_26 ;
  wire [11:0]\waveRefIntoXCorr[4]_27 ;
  wire [11:0]\waveRefIntoXCorr[5]_28 ;
  wire [11:0]\waveRefIntoXCorr[6]_29 ;
  wire [11:0]\waveRefIntoXCorr[7]_30 ;
  wire [11:0]\waveRefOutRam[0]_0 ;
  wire [11:0]\waveRefOutRam[1]_1 ;
  wire [11:0]\waveRefOutRam[2]_2 ;
  wire [11:0]\waveRefOutRam[3]_3 ;
  wire [11:0]\waveRefOutRam[4]_4 ;
  wire [11:0]\waveRefOutRam[5]_5 ;
  wire [11:0]\waveRefOutRam[6]_6 ;
  wire [11:0]\waveXIntoXCorr[0]_7 ;
  wire [11:0]\waveXIntoXCorr[1]_8 ;
  wire [11:0]\waveXIntoXCorr[2]_9 ;
  wire [11:0]\waveXIntoXCorr[3]_10 ;
  wire [11:0]\waveXIntoXCorr[4]_11 ;
  wire [11:0]\waveXIntoXCorr[5]_12 ;
  wire [11:0]\waveXIntoXCorr[6]_13 ;
  wire [11:0]\waveXIntoXCorr[7]_14 ;
  wire [11:0]\waveYIntoYCorr[0]_15 ;
  wire [11:0]\waveYIntoYCorr[1]_16 ;
  wire [11:0]\waveYIntoYCorr[2]_17 ;
  wire [11:0]\waveYIntoYCorr[3]_18 ;
  wire [11:0]\waveYIntoYCorr[4]_19 ;
  wire [11:0]\waveYIntoYCorr[5]_20 ;
  wire [11:0]\waveYIntoYCorr[6]_21 ;
  wire [11:0]\waveYIntoYCorr[7]_22 ;
  wire [11:0]\waveYOutXCorr[7]_60 ;
  wire [35:0]xcorr;
  wire [35:0]xcorr1;

  MicroBlaze_Wrapper_XCorr_0_0_XCORR_SV XCORR
       (.D({XCORR_n_16,XCORR_n_17,XCORR_n_18,XCORR_n_19,XCORR_n_20,XCORR_n_21,XCORR_n_22,XCORR_n_23,XCORR_n_24,XCORR_n_25,XCORR_n_26,XCORR_n_27}),
        .Q(\waveYOutXCorr[7]_60 ),
        .Ram02_reg_1({XCORR_n_28,XCORR_n_29,XCORR_n_30,XCORR_n_31,XCORR_n_32,XCORR_n_33,XCORR_n_34,XCORR_n_35,XCORR_n_36,XCORR_n_37,XCORR_n_38,XCORR_n_39}),
        .Ram02_reg_1_0({XCORR_n_40,XCORR_n_41,XCORR_n_42,XCORR_n_43,XCORR_n_44,XCORR_n_45,XCORR_n_46,XCORR_n_47,XCORR_n_48,XCORR_n_49,XCORR_n_50,XCORR_n_51}),
        .Ram02_reg_1_1({XCORR_n_130,XCORR_n_131,XCORR_n_132,XCORR_n_133,XCORR_n_134,XCORR_n_135,XCORR_n_136,XCORR_n_137,XCORR_n_138,XCORR_n_139,XCORR_n_140,XCORR_n_141}),
        .Ram02_reg_1_2({XCORR_n_154,XCORR_n_155,XCORR_n_156,XCORR_n_157,XCORR_n_158,XCORR_n_159,XCORR_n_160,XCORR_n_161,XCORR_n_162,XCORR_n_163,XCORR_n_164,XCORR_n_165}),
        .Ram02_reg_1_3({XCORR_n_166,XCORR_n_167,XCORR_n_168,XCORR_n_169,XCORR_n_170,XCORR_n_171,XCORR_n_172,XCORR_n_173,XCORR_n_174,XCORR_n_175,XCORR_n_176,XCORR_n_177}),
        .Ram03_reg_1({XCORR_n_178,XCORR_n_179,XCORR_n_180,XCORR_n_181,XCORR_n_182,XCORR_n_183,XCORR_n_184,XCORR_n_185,XCORR_n_186,XCORR_n_187,XCORR_n_188,XCORR_n_189}),
        .Ram1_reg_1({XCORR_n_142,XCORR_n_143,XCORR_n_144,XCORR_n_145,XCORR_n_146,XCORR_n_147,XCORR_n_148,XCORR_n_149,XCORR_n_150,XCORR_n_151,XCORR_n_152,XCORR_n_153}),
        .\RefAddress[3][11]_i_8_0 (XCORR_n_79),
        .\RefAddress[5][11]_i_8_0 (XCORR_n_77),
        .\RefAddress_reg[4][11]_i_13_0 ({XCORR_n_106,XCORR_n_107,XCORR_n_108,XCORR_n_109,XCORR_n_110,XCORR_n_111,XCORR_n_112,XCORR_n_113,XCORR_n_114,XCORR_n_115,XCORR_n_116,XCORR_n_117}),
        .SR(XCORR_n_76),
        .clk(clk),
        .count(count),
        .product1_reg_0(Ram1_reg_1_0),
        .product_stage1_reg_0(\waveRefIntoXCorr[1]_24 ),
        .product_stage2_reg_0(\waveRefIntoXCorr[3]_26 ),
        .product_stage3_reg_0(\waveRefIntoXCorr[5]_28 ),
        .product_stage4_reg_0(\waveRefIntoXCorr[7]_30 ),
        .temp0_reg_0(\waveRefIntoXCorr[0]_23 ),
        .temp2_reg_0(\waveRefIntoXCorr[2]_25 ),
        .temp4_reg_0(\waveRefIntoXCorr[4]_27 ),
        .temp6_reg_0(\waveRefIntoXCorr[6]_29 ),
        .\waveRefAddress_reg[0][10]_0 ({XCORR_n_82,XCORR_n_83,XCORR_n_84,XCORR_n_85,XCORR_n_86,XCORR_n_87,XCORR_n_88,XCORR_n_89,XCORR_n_90,XCORR_n_91,XCORR_n_92,XCORR_n_93}),
        .\waveRefAddress_reg[0][10]_1 ({XCORR_n_190,XCORR_n_191,XCORR_n_192,XCORR_n_193,XCORR_n_194,XCORR_n_195,XCORR_n_196,XCORR_n_197,XCORR_n_198,XCORR_n_199,XCORR_n_200,XCORR_n_201}),
        .\waveRefAddress_reg[1][10]_0 ({XCORR_n_118,XCORR_n_119,XCORR_n_120,XCORR_n_121,XCORR_n_122,XCORR_n_123,XCORR_n_124,XCORR_n_125,XCORR_n_126,XCORR_n_127,XCORR_n_128,XCORR_n_129}),
        .\waveRefAddress_reg[1][9]_0 ({XCORR_n_94,XCORR_n_95,XCORR_n_96,XCORR_n_97,XCORR_n_98,XCORR_n_99,XCORR_n_100,XCORR_n_101,XCORR_n_102,XCORR_n_103,XCORR_n_104,XCORR_n_105}),
        .\waveRefAddress_reg[3][10]_0 (p_1_in),
        .\waveRefAddress_reg[3][11]_0 ({XCORR_n_52,XCORR_n_53,XCORR_n_54,XCORR_n_55,XCORR_n_56,XCORR_n_57,XCORR_n_58,XCORR_n_59,XCORR_n_60,XCORR_n_61,XCORR_n_62,XCORR_n_63}),
        .\waveRefAddress_reg[4][0]_0 (XCORR_n_80),
        .\waveRefAddress_reg[4][0]_1 (XCORR_n_81),
        .\waveRefAddress_reg[6][1]_0 (XCORR_n_78),
        .\waveRefOutRam[0]_0 (\waveRefOutRam[0]_0 ),
        .\waveRef_reg[1]_0 (\waveRefOutRam[1]_1 ),
        .\waveRef_reg[2]_3 (\waveRefOutRam[2]_2 ),
        .\waveRef_reg[3]_4 (\waveRefOutRam[3]_3 ),
        .\waveRef_reg[4]_5 (\waveRefOutRam[4]_4 ),
        .\waveRef_reg[5]_1 (\waveRefOutRam[5]_5 ),
        .\waveRef_reg[6]_2 (\waveRefOutRam[6]_6 ),
        .\waveX_reg[0]_10 (\waveXIntoXCorr[0]_7 ),
        .\waveX_reg[1]_11 (\waveXIntoXCorr[1]_8 ),
        .\waveX_reg[2]_6 (\waveXIntoXCorr[2]_9 ),
        .\waveX_reg[3]_7 (\waveXIntoXCorr[3]_10 ),
        .\waveX_reg[4]_12 (\waveXIntoXCorr[4]_11 ),
        .\waveX_reg[5]_13 (\waveXIntoXCorr[5]_12 ),
        .\waveX_reg[6]_8 (\waveXIntoXCorr[6]_13 ),
        .\waveX_reg[7]_9 (\waveXIntoXCorr[7]_14 ),
        .\waveY_reg[0]_18 (\waveYIntoYCorr[0]_15 ),
        .\waveY_reg[1]_19 (\waveYIntoYCorr[1]_16 ),
        .\waveY_reg[2]_14 (\waveYIntoYCorr[2]_17 ),
        .\waveY_reg[3]_15 (\waveYIntoYCorr[3]_18 ),
        .\waveY_reg[4]_20 (\waveYIntoYCorr[4]_19 ),
        .\waveY_reg[5]_21 (\waveYIntoYCorr[5]_20 ),
        .\waveY_reg[6]_16 (\waveYIntoYCorr[6]_21 ),
        .\waveY_reg[7]_17 (\waveYIntoYCorr[7]_22 ),
        .xcorr(xcorr),
        .xcorr1(xcorr1));
  MicroBlaze_Wrapper_XCorr_0_0_XCORR_BRAM bram
       (.Q(\RefAddress_outMux[0]_31 ),
        .Ram01_reg_1_0(\RefAddress_outMux[4]_35 ),
        .Ram02_reg_1_0(\RefAddress_outMux[5]_36 ),
        .Ram03_reg_1_0(\RefAddress_outMux[6]_37 ),
        .Ram1_reg_1_0(Ram1_reg_1),
        .Ram1_reg_1_1(Ram1_reg_1_0),
        .Ram2_reg_1_0(\RefAddress_outMux[1]_32 ),
        .Ram3_reg_1_0(\RefAddress_outMux[2]_33 ),
        .Ram4_reg_1_0(\RefAddress_outMux[3]_34 ),
        .wave(wave),
        .wave1(wave1),
        .waveRef(waveRef),
        .\waveRefAddress[1] ({\waceRefAddressWire[1]_38 ,\waceYAddressWire[1]_44 [1:0]}),
        .\waveRefAddress[2] (\waceRefAddressWire[2]_39 ),
        .\waveRefAddress[3] ({\waceRefAddressWire[3]_40 ,\waceYAddressWire[3]_46 [1:0]}),
        .\waveRefAddress[4] (\waceRefAddressWire[4]_41 ),
        .\waveRefAddress[5] ({\waceRefAddressWire[5]_42 ,\waceYAddressWire[5]_48 [0]}),
        .\waveRefAddress[6] (\waceRefAddressWire[6]_43 ),
        .\waveRefOutRam[0]_0 (\waveRefOutRam[0]_0 ),
        .\waveRef_reg[1]_0 (\waveRefOutRam[1]_1 ),
        .\waveRef_reg[2]_1 (\waveRefOutRam[2]_2 ),
        .\waveRef_reg[3]_2 (\waveRefOutRam[3]_3 ),
        .\waveRef_reg[4]_3 (\waveRefOutRam[4]_4 ),
        .\waveRef_reg[5]_4 (\waveRefOutRam[5]_5 ),
        .\waveRef_reg[6]_5 (\waveRefOutRam[6]_6 ),
        .\waveX_reg[0]_6 (\waveXIntoXCorr[0]_7 ),
        .\waveX_reg[1]_7 (\waveXIntoXCorr[1]_8 ),
        .\waveX_reg[2]_8 (\waveXIntoXCorr[2]_9 ),
        .\waveX_reg[3]_9 (\waveXIntoXCorr[3]_10 ),
        .\waveX_reg[4]_10 (\waveXIntoXCorr[4]_11 ),
        .\waveX_reg[5]_11 (\waveXIntoXCorr[5]_12 ),
        .\waveX_reg[6]_12 (\waveXIntoXCorr[6]_13 ),
        .\waveX_reg[7]_13 (\waveXIntoXCorr[7]_14 ),
        .\waveYAddressB[7] (\waveYOutXCorr[7]_60 ),
        .\waveYAddress[0] (\waceYAddressWire[0]_51 ),
        .\waveYAddress[1] (\waceYAddressWire[1]_44 [11:2]),
        .\waveYAddress[2] (\waceYAddressWire[2]_45 ),
        .\waveYAddress[3] (\waceYAddressWire[3]_46 [11:2]),
        .\waveYAddress[4] (\waceYAddressWire[4]_47 ),
        .\waveYAddress[5] (\waceYAddressWire[5]_48 [11:1]),
        .\waveYAddress[6] (\waceYAddressWire[6]_49 ),
        .\waveYAddress[7] (\waceYAddressWire[7]_50 ),
        .\waveY_reg[0]_14 (\waveYIntoYCorr[0]_15 ),
        .\waveY_reg[1]_15 (\waveYIntoYCorr[1]_16 ),
        .\waveY_reg[2]_16 (\waveYIntoYCorr[2]_17 ),
        .\waveY_reg[3]_17 (\waveYIntoYCorr[3]_18 ),
        .\waveY_reg[4]_18 (\waveYIntoYCorr[4]_19 ),
        .\waveY_reg[5]_19 (\waveYIntoYCorr[5]_20 ),
        .\waveY_reg[6]_20 (\waveYIntoYCorr[6]_21 ),
        .\waveY_reg[7]_21 (\waveYIntoYCorr[7]_22 ));
  MicroBlaze_Wrapper_XCorr_0_0_XCorr_BramMux mux
       (.D({XCORR_n_130,XCORR_n_131,XCORR_n_132,XCORR_n_133,XCORR_n_134,XCORR_n_135,XCORR_n_136,XCORR_n_137,XCORR_n_138,XCORR_n_139,XCORR_n_140,XCORR_n_141}),
        .Q(\waveRefIntoXCorr[0]_23 ),
        .\Ref0_reg[1][11]_0 (\waveRefIntoXCorr[1]_24 ),
        .\Ref0_reg[1][11]_1 ({XCORR_n_16,XCORR_n_17,XCORR_n_18,XCORR_n_19,XCORR_n_20,XCORR_n_21,XCORR_n_22,XCORR_n_23,XCORR_n_24,XCORR_n_25,XCORR_n_26,XCORR_n_27}),
        .\Ref0_reg[2][11]_0 (\waveRefIntoXCorr[2]_25 ),
        .\Ref0_reg[2][11]_1 ({XCORR_n_142,XCORR_n_143,XCORR_n_144,XCORR_n_145,XCORR_n_146,XCORR_n_147,XCORR_n_148,XCORR_n_149,XCORR_n_150,XCORR_n_151,XCORR_n_152,XCORR_n_153}),
        .\Ref0_reg[3][11]_0 (\waveRefIntoXCorr[3]_26 ),
        .\Ref0_reg[3][11]_1 ({XCORR_n_28,XCORR_n_29,XCORR_n_30,XCORR_n_31,XCORR_n_32,XCORR_n_33,XCORR_n_34,XCORR_n_35,XCORR_n_36,XCORR_n_37,XCORR_n_38,XCORR_n_39}),
        .\Ref0_reg[4][11]_0 (\waveRefIntoXCorr[4]_27 ),
        .\Ref0_reg[4][11]_1 ({XCORR_n_154,XCORR_n_155,XCORR_n_156,XCORR_n_157,XCORR_n_158,XCORR_n_159,XCORR_n_160,XCORR_n_161,XCORR_n_162,XCORR_n_163,XCORR_n_164,XCORR_n_165}),
        .\Ref0_reg[5][11]_0 (\waveRefIntoXCorr[5]_28 ),
        .\Ref0_reg[5][11]_1 ({XCORR_n_40,XCORR_n_41,XCORR_n_42,XCORR_n_43,XCORR_n_44,XCORR_n_45,XCORR_n_46,XCORR_n_47,XCORR_n_48,XCORR_n_49,XCORR_n_50,XCORR_n_51}),
        .\Ref0_reg[6][11]_0 (\waveRefIntoXCorr[6]_29 ),
        .\Ref0_reg[6][11]_1 ({XCORR_n_166,XCORR_n_167,XCORR_n_168,XCORR_n_169,XCORR_n_170,XCORR_n_171,XCORR_n_172,XCORR_n_173,XCORR_n_174,XCORR_n_175,XCORR_n_176,XCORR_n_177}),
        .\Ref0_reg[7][11]_0 (\waveRefIntoXCorr[7]_30 ),
        .\Ref0_reg[7][11]_1 ({XCORR_n_178,XCORR_n_179,XCORR_n_180,XCORR_n_181,XCORR_n_182,XCORR_n_183,XCORR_n_184,XCORR_n_185,XCORR_n_186,XCORR_n_187,XCORR_n_188,XCORR_n_189}),
        .\RefAddress_reg[0][11]_0 (\RefAddress_outMux[0]_31 ),
        .\RefAddress_reg[0][11]_1 ({XCORR_n_52,XCORR_n_53,XCORR_n_54,XCORR_n_55,XCORR_n_56,XCORR_n_57,XCORR_n_58,XCORR_n_59,XCORR_n_60,XCORR_n_61,XCORR_n_62,XCORR_n_63}),
        .\RefAddress_reg[1][11]_0 (\RefAddress_outMux[1]_32 ),
        .\RefAddress_reg[1][11]_1 (p_1_in),
        .\RefAddress_reg[2][11]_0 (\RefAddress_outMux[2]_33 ),
        .\RefAddress_reg[2][11]_1 (XCORR_n_80),
        .\RefAddress_reg[2][11]_2 ({XCORR_n_82,XCORR_n_83,XCORR_n_84,XCORR_n_85,XCORR_n_86,XCORR_n_87,XCORR_n_88,XCORR_n_89,XCORR_n_90,XCORR_n_91,XCORR_n_92,XCORR_n_93}),
        .\RefAddress_reg[3][11]_0 (\RefAddress_outMux[3]_34 ),
        .\RefAddress_reg[3][11]_1 (XCORR_n_79),
        .\RefAddress_reg[3][11]_2 ({XCORR_n_94,XCORR_n_95,XCORR_n_96,XCORR_n_97,XCORR_n_98,XCORR_n_99,XCORR_n_100,XCORR_n_101,XCORR_n_102,XCORR_n_103,XCORR_n_104,XCORR_n_105}),
        .\RefAddress_reg[4][11]_0 (\RefAddress_outMux[4]_35 ),
        .\RefAddress_reg[4][11]_1 (XCORR_n_78),
        .\RefAddress_reg[4][11]_2 ({XCORR_n_106,XCORR_n_107,XCORR_n_108,XCORR_n_109,XCORR_n_110,XCORR_n_111,XCORR_n_112,XCORR_n_113,XCORR_n_114,XCORR_n_115,XCORR_n_116,XCORR_n_117}),
        .\RefAddress_reg[5][11]_0 (\RefAddress_outMux[5]_36 ),
        .\RefAddress_reg[5][11]_1 (XCORR_n_77),
        .\RefAddress_reg[5][11]_2 ({XCORR_n_190,XCORR_n_191,XCORR_n_192,XCORR_n_193,XCORR_n_194,XCORR_n_195,XCORR_n_196,XCORR_n_197,XCORR_n_198,XCORR_n_199,XCORR_n_200,XCORR_n_201}),
        .\RefAddress_reg[6][11]_0 (\RefAddress_outMux[6]_37 ),
        .\RefAddress_reg[6][11]_1 (XCORR_n_81),
        .\RefAddress_reg[6][11]_2 ({XCORR_n_118,XCORR_n_119,XCORR_n_120,XCORR_n_121,XCORR_n_122,XCORR_n_123,XCORR_n_124,XCORR_n_125,XCORR_n_126,XCORR_n_127,XCORR_n_128,XCORR_n_129}),
        .SR(XCORR_n_76),
        .clk(clk));
  MicroBlaze_Wrapper_XCorr_0_0_XCorr_waveParser waveParser
       (.Q(\waceYAddressWire[1]_44 [11:2]),
        .clk1Mhz(clk1Mhz),
        .\waveRefAddress[1] ({\waceRefAddressWire[1]_38 ,\waceYAddressWire[1]_44 [1:0]}),
        .\waveRefAddress[2] (\waceRefAddressWire[2]_39 ),
        .\waveRefAddress[3] ({\waceRefAddressWire[3]_40 ,\waceYAddressWire[3]_46 [1:0]}),
        .\waveRefAddress[4] (\waceRefAddressWire[4]_41 ),
        .\waveRefAddress[5] ({\waceRefAddressWire[5]_42 ,\waceYAddressWire[5]_48 [0]}),
        .\waveRefAddress[6] (\waceRefAddressWire[6]_43 ),
        .\waveXAddress_reg[2][11]_0 (\waceYAddressWire[2]_45 ),
        .\waveXAddress_reg[3][11]_0 (\waceYAddressWire[3]_46 [11:2]),
        .\waveXAddress_reg[4][11]_0 (\waceYAddressWire[4]_47 ),
        .\waveXAddress_reg[5][11]_0 (\waceYAddressWire[5]_48 [11:1]),
        .\waveXAddress_reg[6][11]_0 (\waceYAddressWire[6]_49 ),
        .\waveXAddress_reg[7][11]_0 (\waceYAddressWire[7]_50 ),
        .\waveYAddress[0] (\waceYAddressWire[0]_51 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
