$date
	Sun Sep 15 09:15:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench_parityChecker_3Bit_Odd $end
$var wire 1 ! P $end
$var reg 4 " A [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 "
1!
$end
#10
0!
b1 "
#20
b10 "
#30
1!
b11 "
#40
0!
b100 "
#50
1!
b101 "
#60
b110 "
#70
0!
b111 "
#80
b1000 "
#90
1!
b1001 "
#100
b1010 "
#110
0!
b1011 "
#120
1!
b1100 "
#130
0!
b1101 "
#140
b1110 "
#150
