Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Dec 22 17:00:44 2021
| Host             : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.241        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.141        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        5 |       --- |             --- |
| Slice Logic             |     0.001 |     2345 |       --- |             --- |
|   LUT as Logic          |     0.001 |     1225 |     63400 |            1.93 |
|   CARRY4                |    <0.001 |      114 |     15850 |            0.72 |
|   Register              |    <0.001 |      545 |    126800 |            0.43 |
|   F7/F8 Muxes           |    <0.001 |       85 |     63400 |            0.13 |
|   LUT as Shift Register |    <0.001 |        2 |     19000 |            0.01 |
|   Others                |     0.000 |      158 |       --- |             --- |
| Signals                 |     0.002 |     2040 |       --- |             --- |
| Block RAM               |    <0.001 |     56.5 |       135 |           41.85 |
| MMCM                    |     0.116 |        1 |         6 |           16.67 |
| DSPs                    |    <0.001 |        1 |       240 |            0.42 |
| I/O                     |     0.016 |       68 |       285 |           23.86 |
| Static Power            |     0.100 |          |           |                 |
| Total                   |     0.241 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.009 |      0.016 |
| Vccaux    |       1.800 |     0.083 |       0.065 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-------------------------------+-----------------+
| Clock                | Domain                        | Constraint (ns) |
+----------------------+-------------------------------+-----------------+
| clk_25m/inst/clk_in1 | I_clk_100M_IBUF_BUFG          |            10.0 |
| clk_out1_clk_25m     | clk_25m/inst/clk_out1_clk_25m |            40.0 |
| clkfbout_clk_25m     | clk_25m/inst/clkfbout_clk_25m |            10.0 |
+----------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |     0.141 |
|   ass_down                                     |    <0.001 |
|   ass_left                                     |    <0.001 |
|   ass_right                                    |    <0.001 |
|   ass_up                                       |    <0.001 |
|   check_inst                                   |    <0.001 |
|   clk_25m                                      |     0.117 |
|     inst                                       |     0.117 |
|   gamectrl_inst                                |    <0.001 |
|     perm_inst                                  |    <0.001 |
|     rand_mv_inst                               |    <0.001 |
|       lfsr_inst                                |    <0.001 |
|     rand_pos_inst                              |    <0.001 |
|       lfsr_inst                                |    <0.001 |
|   imc_inst                                     |     0.001 |
|     img_mem                                    |     0.001 |
|       U0                                       |     0.001 |
|         inst_blk_mem_gen                       |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|             valid.cstr                         |     0.001 |
|               has_mux_b.B                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[17].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[18].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[20].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[21].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[22].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[23].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[24].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[25].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[26].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[27].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[28].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[29].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[30].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[31].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[32].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[33].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[34].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[35].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[36].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[37].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[38].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[39].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[40].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[41].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[42].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[43].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[44].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[45].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[46].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[47].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[48].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[49].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[50].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[51].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[52].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[53].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[54].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[55].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[56].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|   ml_top_inst                                  |     0.003 |
|     counter                                    |    <0.001 |
|     f                                          |    <0.001 |
|     l                                          |    <0.001 |
|     m                                          |     0.002 |
|   pctrl_inst                                   |    <0.001 |
|     ptran_inst                                 |    <0.001 |
|   rx_inst                                      |    <0.001 |
|     tickgen                                    |    <0.001 |
|   sc_inst                                      |     0.001 |
|   vga_inst                                     |    <0.001 |
+------------------------------------------------+-----------+


