{"url": "https://www.ics.uci.edu/~aviral/papers/rISAExplore.html", "content": "<title>rISAExplore</title>\n<body bgcolor=#ffffff>\n<h2> A Design Space Exploration Framework for Reduced Bit-width Instruction Set Architecture (rISA) Design \n</h2>\n  \n<a href=\"http://www.ics.uci.edu/~aviral/papers/rISAExplore.pdf\">\n<img src=\"pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n</a>\n<a href=\"http://www.ics.uci.edu/~aviral/papers/rISAExplore.ppt\">\n<img src=\"ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n</a>\n<i>\n<a href=\"http://www.informatik.uni-trier.de/~ley/db/indices/a-tree/h/Halambi:Ashok.html\"> Ashok Halambi </a>,\n<a href=\"http://www.ics.uci.edu/~aviral\"> Aviral Shrivastava </a>,\n<a href=\"http://www.ics.uci.edu/~partha\"> Partha Biswas </a>,\n<a href=\"http://www.ics.uci.edu/~dutt\"> Nikil Dutt </a>, and\n<a href=\"http://www.ics.uci.edu/~nicolau\"> Alex Nicolau </a>\n</i>\n\n<p>\nCode size is a critical concern in many embedded system applications,\nespecially those using RISC cores. One promising\napproach for reducing code size is to employ a \"dual instruction\nset\", where processor architectures support a normal\n(usually 32 bit) Instruction Set, and a narrow, space efficient\n(usually 16 bit) Instruction Set with a limited set of\nopcodes and access to a limited set of registers. This feature\n(termed rISA) can potentially reduce the code size by up to\n50% with minimal performance degradation. However, contemporary\nprocessors incorporate only a simple rISA feature\nwith severe restrictions on register accessibility. We present\na Compiler-in-the-loop Design Space Exploration framework\nthat is capable of exploring various interesting rISA designs.\nWe also present experimental results using this framework\nand show rISA designs that improve on the code size reduction\nobtained by existing rISA architectures.\n<p>\n\n<b>ISSS 2002: </b><i>Proceedings of the International Symposium on System Synthesis</i>\n<hr>\n\n<table cellpadding=\"2\" cellspacing=\"2\" border=\"0\" width=\"100%\">\n  <tbody>\n    <tr>\n      <td valign=\"left\">\n      Center For Embedded Computer Systems,<br> \n      Department of Information and Computer Science,<br>\n      University of California, Irvine.\n      </td>\n    </tr>\n  </tbody>\n</table>\n", "encoding": "ascii"}