read -sv run_verilog_mid/adder_32b_8_94_e756fef4207892ca255df141c4705268.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_94_e756fef4207892ca255df141c4705268_yosys.v
