<?xml version="1.0" encoding="UTF-8"?>
<?NLS TYPE="org.eclipse.help.toc"?>
<toc label="SystemVerilog Assertions and Functional Coverage" topic="topics/MGCChap_SystemverilogAssertionsFunctionalCoverage_id57bc47ee.html"><topic label="SystemVerilog Assertions and Functional Coverage" href="topics/MGCChap_SystemverilogAssertionsFunctionalCoverage_id57bc47ee.html"><topic label="Design Files for this Lesson" href="topics/Contain_DesignFilesLesson_id1805db7a.html"><topic label="Understanding the Interleaver Design" href="topics/Concept_UnderstandingInterleaverDesign_id30edd0da.html"/></topic><topic label="Running the Simulation without Assertions" href="topics/TaskTop_RunningTheSimulationWithoutAssertions_id6a077481.html"/><topic label="Running the Simulation with Assertions" href="topics/TaskTop_RunningTheSimulationWithAssertions_id834b6c3b.html"/><topic label="Debugging with Assertions" href="topics/TaskTop_DebuggingAssertions_id68f920e1.html"/><topic label="Exploring Functional Coverage" href="topics/TaskTop_ExploringFunctionalCoverage_id91376409.html"/><topic label="Creating Functional Coverage Reports" href="topics/TaskTop_CreatingFunctionalCoverageReports_id8f2710d8.html"/><topic label="Lesson Wrap-Up" href="topics/Concept_LessonWrapUp_id812fc073.html"/></topic><topic label="End-User License Agreement" href="topics/eula1.html"/></toc>