cocci_test_suite() {
	const struct dce_i2c_hw *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 97 */;
	uint8_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 73 */;
	const struct dce_i2c_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 645 */;
	const struct dce_i2c_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 644 */;
	const struct dce_i2c_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 643 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 641 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 639 */;
	struct i2c_command *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 579 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 542 */;
	enum i2c_channel_operation_result cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 518 */;
	struct i2c_request_transaction_data cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 514 */;
	struct i2c_payload *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 510 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 508 */;
	enum gpio_ddc_line cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 392 */;
	enum gpio_result cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 384 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 383 */;
	struct ddc *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 381 */;
	struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 380 */;
	struct dce_i2c_hw *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 379 */;
	struct i2c_request_transaction_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 177 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_i2c_hw.c 147 */;
}
