# vscode_snippets
SystemVerilog
- always_comb
- always_ff async reset
- always_ff sync reset
- always_ff without reset
- array unpacked
- case statement
- FSM signal declaration
- FSM comb state update
- FSM seq state update
- FSM state outputs
- logic r_
- logic [] r_
- logic w_
- logic [] w_
- module AXIS async reset
- module AXIS sync reset
