% =============================================================================

\subsubsection{ISE interface}

% TODO: instruction definition(s)

% -----------------------------------------------------------------------------

\subsubsection{ISE implementation}

\begin{lstlisting}[language=pseudo,style=block]
saes.v2.SubBytes(rs1, rs2, fwd):
  t1.32  = {rs1.8[0], rs2.8[1], rs1.8[2], rs2.8[3]}
  rd.8[i]= SubBytes(t1.8[i], fwd)            for i=0..3

saes.v2.MixColumns(rs1, rs2, fwd):
  t1.32  = {rs1.8[0], rs1.8[1], rs2.8[2], rs2.8[3]}
  rd.8[i]= MixColumn(ROTL32(rs1.32, 8*i), fwd) for i=0..3
\end{lstlisting}

% TODO: micro-architecture diagram

% =============================================================================
