Analysis & Synthesis Status : Successful - Mon Mar 26 18:45:15 2012
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Full Version
Revision Name : TIMENET
Top-level Entity Name : TIMENET
Family : MAX II
Total logic elements : 216
Total pins : 10
Total virtual pins : 0
UFM blocks : 0 / 1 ( 0 % )
