# 1 "arch/arm/boot/dts/r8a7794-silk.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/r8a7794-silk.dts"
# 24 "arch/arm/boot/dts/r8a7794-silk.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/r8a7794.dtsi" 1
# 12 "arch/arm/boot/dts/r8a7794.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a7794-clock.h" 1
# 13 "arch/arm/boot/dts/r8a7794.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 14 "arch/arm/boot/dts/r8a7794.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/r8a7794-sysc.h" 1
# 16 "arch/arm/boot/dts/r8a7794.dtsi" 2

/ {
 compatible = "renesas,r8a7794";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  i2c7 = &i2c7;
  spi0 = &qspi;
  vin0 = &vin0;
  vin1 = &vin1;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0>;
   clock-frequency = <1000000000>;
   clocks = <&z2_clk>;
   power-domains = <&sysc 5>;
   next-level-cache = <&L2_CA7>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <1>;
   clock-frequency = <1000000000>;
   power-domains = <&sysc 6>;
   next-level-cache = <&L2_CA7>;
  };

  L2_CA7: cache-controller-0 {
   compatible = "cache";
   power-domains = <&sysc 21>;
   cache-unified;
   cache-level = <2>;
  };
 };

 gic: interrupt-controller@f1001000 {
  compatible = "arm,gic-400";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;
  reg = <0 0xf1001000 0 0x1000>,
   <0 0xf1002000 0 0x2000>,
   <0 0xf1004000 0 0x2000>,
   <0 0xf1006000 0 0x2000>;
  interrupts = <1 9 ((((1 << (2)) - 1) << 8) | 4)>;
  clocks = <&mstp4_clks 8>;
  clock-names = "clk";
  power-domains = <&sysc 32>;
 };

 gpio0: gpio@e6050000 {
  compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
  reg = <0 0xe6050000 0 0x50>;
  interrupts = <0 4 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 0 32>;
  #interrupt-cells = <2>;
  interrupt-controller;
  clocks = <&mstp9_clks 12>;
  power-domains = <&sysc 32>;
 };

 gpio1: gpio@e6051000 {
  compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
  reg = <0 0xe6051000 0 0x50>;
  interrupts = <0 5 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 32 26>;
  #interrupt-cells = <2>;
  interrupt-controller;
  clocks = <&mstp9_clks 11>;
  power-domains = <&sysc 32>;
 };

 gpio2: gpio@e6052000 {
  compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
  reg = <0 0xe6052000 0 0x50>;
  interrupts = <0 6 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 64 32>;
  #interrupt-cells = <2>;
  interrupt-controller;
  clocks = <&mstp9_clks 10>;
  power-domains = <&sysc 32>;
 };

 gpio3: gpio@e6053000 {
  compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
  reg = <0 0xe6053000 0 0x50>;
  interrupts = <0 7 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 96 32>;
  #interrupt-cells = <2>;
  interrupt-controller;
  clocks = <&mstp9_clks 9>;
  power-domains = <&sysc 32>;
 };

 gpio4: gpio@e6054000 {
  compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
  reg = <0 0xe6054000 0 0x50>;
  interrupts = <0 8 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 128 32>;
  #interrupt-cells = <2>;
  interrupt-controller;
  clocks = <&mstp9_clks 8>;
  power-domains = <&sysc 32>;
 };

 gpio5: gpio@e6055000 {
  compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
  reg = <0 0xe6055000 0 0x50>;
  interrupts = <0 9 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 160 28>;
  #interrupt-cells = <2>;
  interrupt-controller;
  clocks = <&mstp9_clks 7>;
  power-domains = <&sysc 32>;
 };

 gpio6: gpio@e6055400 {
  compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
  reg = <0 0xe6055400 0 0x50>;
  interrupts = <0 10 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 192 26>;
  #interrupt-cells = <2>;
  interrupt-controller;
  clocks = <&mstp9_clks 5>;
  power-domains = <&sysc 32>;
 };

 cmt0: timer@ffca0000 {
  compatible = "renesas,cmt-48-gen2";
  reg = <0 0xffca0000 0 0x1004>;
  interrupts = <0 142 4>,
        <0 143 4>;
  clocks = <&mstp1_clks 24>;
  clock-names = "fck";
  power-domains = <&sysc 32>;

  renesas,channels-mask = <0x60>;

  status = "disabled";
 };

 cmt1: timer@e6130000 {
  compatible = "renesas,cmt-48-gen2";
  reg = <0 0xe6130000 0 0x1004>;
  interrupts = <0 120 4>,
        <0 121 4>,
        <0 122 4>,
        <0 123 4>,
        <0 124 4>,
        <0 125 4>,
        <0 126 4>,
        <0 127 4>;
  clocks = <&mstp3_clks 29>;
  clock-names = "fck";
  power-domains = <&sysc 32>;

  renesas,channels-mask = <0xff>;

  status = "disabled";
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (2)) - 1) << 8) | 8)>;
 };

 irqc0: interrupt-controller@e61c0000 {
  compatible = "renesas,irqc-r8a7794", "renesas,irqc";
  #interrupt-cells = <2>;
  interrupt-controller;
  reg = <0 0xe61c0000 0 0x200>;
  interrupts = <0 0 4>,
        <0 1 4>,
        <0 2 4>,
        <0 3 4>,
        <0 12 4>,
        <0 13 4>,
        <0 14 4>,
        <0 15 4>,
        <0 16 4>,
        <0 17 4>;
  clocks = <&mstp4_clks 7>;
  power-domains = <&sysc 32>;
 };

 pfc: pin-controller@e6060000 {
  compatible = "renesas,pfc-r8a7794";
  reg = <0 0xe6060000 0 0x11c>;
 };

 dmac0: dma-controller@e6700000 {
  compatible = "renesas,dmac-r8a7794", "renesas,rcar-dmac";
  reg = <0 0xe6700000 0 0x20000>;
  interrupts = <0 197 4
         0 200 4
         0 201 4
         0 202 4
         0 203 4
         0 204 4
         0 205 4
         0 206 4
         0 207 4
         0 208 4
         0 209 4
         0 210 4
         0 211 4
         0 212 4
         0 213 4
         0 214 4>;
  interrupt-names = "error",
    "ch0", "ch1", "ch2", "ch3",
    "ch4", "ch5", "ch6", "ch7",
    "ch8", "ch9", "ch10", "ch11",
    "ch12", "ch13", "ch14";
  clocks = <&mstp2_clks 19>;
  clock-names = "fck";
  power-domains = <&sysc 32>;
  #dma-cells = <1>;
  dma-channels = <15>;
 };

 dmac1: dma-controller@e6720000 {
  compatible = "renesas,dmac-r8a7794", "renesas,rcar-dmac";
  reg = <0 0xe6720000 0 0x20000>;
  interrupts = <0 220 4
         0 216 4
         0 217 4
         0 218 4
         0 219 4
         0 308 4
         0 309 4
         0 310 4
         0 311 4
         0 312 4
         0 313 4
         0 314 4
         0 315 4
         0 316 4
         0 317 4
         0 318 4>;
  interrupt-names = "error",
    "ch0", "ch1", "ch2", "ch3",
    "ch4", "ch5", "ch6", "ch7",
    "ch8", "ch9", "ch10", "ch11",
    "ch12", "ch13", "ch14";
  clocks = <&mstp2_clks 18>;
  clock-names = "fck";
  power-domains = <&sysc 32>;
  #dma-cells = <1>;
  dma-channels = <15>;
 };

 audma0: dma-controller@ec700000 {
  compatible = "renesas,dmac-r8a7794", "renesas,rcar-dmac";
  reg = <0 0xec700000 0 0x10000>;
  interrupts = <0 346 4
     0 320 4
     0 321 4
     0 322 4
     0 323 4
     0 324 4
     0 325 4
     0 326 4
     0 327 4
     0 328 4
     0 329 4
     0 330 4
     0 331 4
     0 332 4>;
  interrupt-names = "error",
      "ch0", "ch1", "ch2", "ch3", "ch4", "ch5",
      "ch6", "ch7", "ch8", "ch9", "ch10", "ch11",
      "ch12";
  clocks = <&mstp5_clks 2>;
  clock-names = "fck";
  power-domains = <&sysc 32>;
  #dma-cells = <1>;
  dma-channels = <13>;
 };

 scifa0: serial@e6c40000 {
  compatible = "renesas,scifa-r8a7794",
        "renesas,rcar-gen2-scifa", "renesas,scifa";
  reg = <0 0xe6c40000 0 64>;
  interrupts = <0 144 4>;
  clocks = <&mstp2_clks 4>;
  clock-names = "fck";
  dmas = <&dmac0 0x21>, <&dmac0 0x22>,
         <&dmac1 0x21>, <&dmac1 0x22>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scifa1: serial@e6c50000 {
  compatible = "renesas,scifa-r8a7794",
        "renesas,rcar-gen2-scifa", "renesas,scifa";
  reg = <0 0xe6c50000 0 64>;
  interrupts = <0 145 4>;
  clocks = <&mstp2_clks 3>;
  clock-names = "fck";
  dmas = <&dmac0 0x25>, <&dmac0 0x26>,
         <&dmac1 0x25>, <&dmac1 0x26>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scifa2: serial@e6c60000 {
  compatible = "renesas,scifa-r8a7794",
        "renesas,rcar-gen2-scifa", "renesas,scifa";
  reg = <0 0xe6c60000 0 64>;
  interrupts = <0 151 4>;
  clocks = <&mstp2_clks 2>;
  clock-names = "fck";
  dmas = <&dmac0 0x27>, <&dmac0 0x28>,
         <&dmac1 0x27>, <&dmac1 0x28>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scifa3: serial@e6c70000 {
  compatible = "renesas,scifa-r8a7794",
        "renesas,rcar-gen2-scifa", "renesas,scifa";
  reg = <0 0xe6c70000 0 64>;
  interrupts = <0 29 4>;
  clocks = <&mstp11_clks 6>;
  clock-names = "fck";
  dmas = <&dmac0 0x1b>, <&dmac0 0x1c>,
         <&dmac1 0x1b>, <&dmac1 0x1c>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scifa4: serial@e6c78000 {
  compatible = "renesas,scifa-r8a7794",
        "renesas,rcar-gen2-scifa", "renesas,scifa";
  reg = <0 0xe6c78000 0 64>;
  interrupts = <0 30 4>;
  clocks = <&mstp11_clks 7>;
  clock-names = "fck";
  dmas = <&dmac0 0x1f>, <&dmac0 0x20>,
         <&dmac1 0x1f>, <&dmac1 0x20>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scifa5: serial@e6c80000 {
  compatible = "renesas,scifa-r8a7794",
        "renesas,rcar-gen2-scifa", "renesas,scifa";
  reg = <0 0xe6c80000 0 64>;
  interrupts = <0 31 4>;
  clocks = <&mstp11_clks 8>;
  clock-names = "fck";
  dmas = <&dmac0 0x23>, <&dmac0 0x24>,
         <&dmac1 0x23>, <&dmac1 0x24>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scifb0: serial@e6c20000 {
  compatible = "renesas,scifb-r8a7794",
        "renesas,rcar-gen2-scifb", "renesas,scifb";
  reg = <0 0xe6c20000 0 0x100>;
  interrupts = <0 148 4>;
  clocks = <&mstp2_clks 6>;
  clock-names = "fck";
  dmas = <&dmac0 0x3d>, <&dmac0 0x3e>,
         <&dmac1 0x3d>, <&dmac1 0x3e>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scifb1: serial@e6c30000 {
  compatible = "renesas,scifb-r8a7794",
        "renesas,rcar-gen2-scifb", "renesas,scifb";
  reg = <0 0xe6c30000 0 0x100>;
  interrupts = <0 149 4>;
  clocks = <&mstp2_clks 7>;
  clock-names = "fck";
  dmas = <&dmac0 0x19>, <&dmac0 0x1a>,
         <&dmac1 0x19>, <&dmac1 0x1a>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scifb2: serial@e6ce0000 {
  compatible = "renesas,scifb-r8a7794",
        "renesas,rcar-gen2-scifb", "renesas,scifb";
  reg = <0 0xe6ce0000 0 0x100>;
  interrupts = <0 150 4>;
  clocks = <&mstp2_clks 16>;
  clock-names = "fck";
  dmas = <&dmac0 0x1d>, <&dmac0 0x1e>,
         <&dmac1 0x1d>, <&dmac1 0x1e>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif0: serial@e6e60000 {
  compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
        "renesas,scif";
  reg = <0 0xe6e60000 0 64>;
  interrupts = <0 152 4>;
  clocks = <&mstp7_clks 21>, <&zs_clk>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  dmas = <&dmac0 0x29>, <&dmac0 0x2a>,
         <&dmac1 0x29>, <&dmac1 0x2a>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif1: serial@e6e68000 {
  compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
        "renesas,scif";
  reg = <0 0xe6e68000 0 64>;
  interrupts = <0 153 4>;
  clocks = <&mstp7_clks 20>, <&zs_clk>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  dmas = <&dmac0 0x2d>, <&dmac0 0x2e>,
         <&dmac1 0x2d>, <&dmac1 0x2e>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif2: serial@e6e58000 {
  compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
        "renesas,scif";
  reg = <0 0xe6e58000 0 64>;
  interrupts = <0 22 4>;
  clocks = <&mstp7_clks 19>, <&zs_clk>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  dmas = <&dmac0 0x2b>, <&dmac0 0x2c>,
         <&dmac1 0x2b>, <&dmac1 0x2c>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif3: serial@e6ea8000 {
  compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
        "renesas,scif";
  reg = <0 0xe6ea8000 0 64>;
  interrupts = <0 23 4>;
  clocks = <&mstp7_clks 18>, <&zs_clk>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  dmas = <&dmac0 0x2f>, <&dmac0 0x30>,
         <&dmac1 0x2f>, <&dmac1 0x30>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif4: serial@e6ee0000 {
  compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
        "renesas,scif";
  reg = <0 0xe6ee0000 0 64>;
  interrupts = <0 24 4>;
  clocks = <&mstp7_clks 15>, <&zs_clk>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  dmas = <&dmac0 0xfb>, <&dmac0 0xfc>,
         <&dmac1 0xfb>, <&dmac1 0xfc>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif5: serial@e6ee8000 {
  compatible = "renesas,scif-r8a7794", "renesas,rcar-gen2-scif",
        "renesas,scif";
  reg = <0 0xe6ee8000 0 64>;
  interrupts = <0 25 4>;
  clocks = <&mstp7_clks 14>, <&zs_clk>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  dmas = <&dmac0 0xfd>, <&dmac0 0xfe>,
         <&dmac1 0xfd>, <&dmac1 0xfe>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 hscif0: serial@e62c0000 {
  compatible = "renesas,hscif-r8a7794",
        "renesas,rcar-gen2-hscif", "renesas,hscif";
  reg = <0 0xe62c0000 0 96>;
  interrupts = <0 154 4>;
  clocks = <&mstp7_clks 17>, <&zs_clk>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  dmas = <&dmac0 0x39>, <&dmac0 0x3a>,
         <&dmac1 0x39>, <&dmac1 0x3a>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 hscif1: serial@e62c8000 {
  compatible = "renesas,hscif-r8a7794",
        "renesas,rcar-gen2-hscif", "renesas,hscif";
  reg = <0 0xe62c8000 0 96>;
  interrupts = <0 155 4>;
  clocks = <&mstp7_clks 16>, <&zs_clk>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  dmas = <&dmac0 0x4d>, <&dmac0 0x4e>,
         <&dmac1 0x4d>, <&dmac1 0x4e>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 hscif2: serial@e62d0000 {
  compatible = "renesas,hscif-r8a7794",
        "renesas,rcar-gen2-hscif", "renesas,hscif";
  reg = <0 0xe62d0000 0 96>;
  interrupts = <0 21 4>;
  clocks = <&mstp7_clks 13>, <&zs_clk>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  dmas = <&dmac0 0x3b>, <&dmac0 0x3c>,
         <&dmac1 0x3b>, <&dmac1 0x3c>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 icram0: sram@e63a0000 {
  compatible = "mmio-sram";
  reg = <0 0xe63a0000 0 0x12000>;
 };

 icram1: sram@e63c0000 {
  compatible = "mmio-sram";
  reg = <0 0xe63c0000 0 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0xe63c0000 0x1000>;

  smp-sram@0 {
   compatible = "renesas,smp-sram";
   reg = <0 0x10>;
  };
 };

 ether: ethernet@ee700000 {
  compatible = "renesas,ether-r8a7794";
  reg = <0 0xee700000 0 0x400>;
  interrupts = <0 162 4>;
  clocks = <&mstp8_clks 13>;
  power-domains = <&sysc 32>;
  phy-mode = "rmii";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 avb: ethernet@e6800000 {
  compatible = "renesas,etheravb-r8a7794",
        "renesas,etheravb-rcar-gen2";
  reg = <0 0xe6800000 0 0x800>, <0 0xee0e8000 0 0x4000>;
  interrupts = <0 163 4>;
  clocks = <&mstp8_clks 12>;
  power-domains = <&sysc 32>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };


 i2c0: i2c@e6508000 {
  compatible = "renesas,i2c-r8a7794", "renesas,rcar-gen2-i2c";
  reg = <0 0xe6508000 0 0x40>;
  interrupts = <0 287 4>;
  clocks = <&mstp9_clks 31>;
  power-domains = <&sysc 32>;
  #address-cells = <1>;
  #size-cells = <0>;
  i2c-scl-internal-delay-ns = <6>;
  status = "disabled";
 };

 i2c1: i2c@e6518000 {
  compatible = "renesas,i2c-r8a7794", "renesas,rcar-gen2-i2c";
  reg = <0 0xe6518000 0 0x40>;
  interrupts = <0 288 4>;
  clocks = <&mstp9_clks 30>;
  power-domains = <&sysc 32>;
  #address-cells = <1>;
  #size-cells = <0>;
  i2c-scl-internal-delay-ns = <6>;
  status = "disabled";
 };

 i2c2: i2c@e6530000 {
  compatible = "renesas,i2c-r8a7794", "renesas,rcar-gen2-i2c";
  reg = <0 0xe6530000 0 0x40>;
  interrupts = <0 286 4>;
  clocks = <&mstp9_clks 29>;
  power-domains = <&sysc 32>;
  #address-cells = <1>;
  #size-cells = <0>;
  i2c-scl-internal-delay-ns = <6>;
  status = "disabled";
 };

 i2c3: i2c@e6540000 {
  compatible = "renesas,i2c-r8a7794", "renesas,rcar-gen2-i2c";
  reg = <0 0xe6540000 0 0x40>;
  interrupts = <0 290 4>;
  clocks = <&mstp9_clks 28>;
  power-domains = <&sysc 32>;
  #address-cells = <1>;
  #size-cells = <0>;
  i2c-scl-internal-delay-ns = <6>;
  status = "disabled";
 };

 i2c4: i2c@e6520000 {
  compatible = "renesas,i2c-r8a7794", "renesas,rcar-gen2-i2c";
  reg = <0 0xe6520000 0 0x40>;
  interrupts = <0 19 4>;
  clocks = <&mstp9_clks 27>;
  power-domains = <&sysc 32>;
  #address-cells = <1>;
  #size-cells = <0>;
  i2c-scl-internal-delay-ns = <6>;
  status = "disabled";
 };

 i2c5: i2c@e6528000 {
  compatible = "renesas,i2c-r8a7794", "renesas,rcar-gen2-i2c";
  reg = <0 0xe6528000 0 0x40>;
  interrupts = <0 20 4>;
  clocks = <&mstp9_clks 25>;
  power-domains = <&sysc 32>;
  #address-cells = <1>;
  #size-cells = <0>;
  i2c-scl-internal-delay-ns = <6>;
  status = "disabled";
 };

 i2c6: i2c@e6500000 {
  compatible = "renesas,iic-r8a7794", "renesas,rcar-gen2-iic",
        "renesas,rmobile-iic";
  reg = <0 0xe6500000 0 0x425>;
  interrupts = <0 174 4>;
  clocks = <&mstp3_clks 18>;
  dmas = <&dmac0 0x61>, <&dmac0 0x62>,
         <&dmac1 0x61>, <&dmac1 0x62>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c7: i2c@e6510000 {
  compatible = "renesas,iic-r8a7794", "renesas,rcar-gen2-iic",
        "renesas,rmobile-iic";
  reg = <0 0xe6510000 0 0x425>;
  interrupts = <0 175 4>;
  clocks = <&mstp3_clks 23>;
  dmas = <&dmac0 0x65>, <&dmac0 0x66>,
         <&dmac1 0x65>, <&dmac1 0x66>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 mmcif0: mmc@ee200000 {
  compatible = "renesas,mmcif-r8a7794", "renesas,sh-mmcif";
  reg = <0 0xee200000 0 0x80>;
  interrupts = <0 169 4>;
  clocks = <&mstp3_clks 15>;
  dmas = <&dmac0 0xd1>, <&dmac0 0xd2>,
         <&dmac1 0xd1>, <&dmac1 0xd2>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  reg-io-width = <4>;
  status = "disabled";
 };

 sdhi0: sd@ee100000 {
  compatible = "renesas,sdhi-r8a7794";
  reg = <0 0xee100000 0 0x328>;
  interrupts = <0 165 4>;
  clocks = <&mstp3_clks 14>;
  dmas = <&dmac0 0xcd>, <&dmac0 0xce>,
         <&dmac1 0xcd>, <&dmac1 0xce>;
  dma-names = "tx", "rx", "tx", "rx";
  max-frequency = <195000000>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 sdhi1: sd@ee140000 {
  compatible = "renesas,sdhi-r8a7794";
  reg = <0 0xee140000 0 0x100>;
  interrupts = <0 167 4>;
  clocks = <&mstp3_clks 12>;
  dmas = <&dmac0 0xc1>, <&dmac0 0xc2>,
         <&dmac1 0xc1>, <&dmac1 0xc2>;
  dma-names = "tx", "rx", "tx", "rx";
  max-frequency = <97500000>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 sdhi2: sd@ee160000 {
  compatible = "renesas,sdhi-r8a7794";
  reg = <0 0xee160000 0 0x100>;
  interrupts = <0 168 4>;
  clocks = <&mstp3_clks 11>;
  dmas = <&dmac0 0xd3>, <&dmac0 0xd4>,
         <&dmac1 0xd3>, <&dmac1 0xd4>;
  dma-names = "tx", "rx", "tx", "rx";
  max-frequency = <97500000>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 qspi: spi@e6b10000 {
  compatible = "renesas,qspi-r8a7794", "renesas,qspi";
  reg = <0 0xe6b10000 0 0x2c>;
  interrupts = <0 184 4>;
  clocks = <&mstp9_clks 17>;
  dmas = <&dmac0 0x17>, <&dmac0 0x18>,
         <&dmac1 0x17>, <&dmac1 0x18>;
  dma-names = "tx", "rx", "tx", "rx";
  power-domains = <&sysc 32>;
  num-cs = <1>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 vin0: video@e6ef0000 {
  compatible = "renesas,vin-r8a7794", "renesas,rcar-gen2-vin";
  reg = <0 0xe6ef0000 0 0x1000>;
  interrupts = <0 188 4>;
  clocks = <&mstp8_clks 11>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 vin1: video@e6ef1000 {
  compatible = "renesas,vin-r8a7794", "renesas,rcar-gen2-vin";
  reg = <0 0xe6ef1000 0 0x1000>;
  interrupts = <0 189 4>;
  clocks = <&mstp8_clks 10>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 pci0: pci@ee090000 {
  compatible = "renesas,pci-r8a7794", "renesas,pci-rcar-gen2";
  device_type = "pci";
  reg = <0 0xee090000 0 0xc00>,
        <0 0xee080000 0 0x1100>;
  interrupts = <0 108 4>;
  clocks = <&mstp7_clks 3>;
  power-domains = <&sysc 32>;
  status = "disabled";

  bus-range = <0 0>;
  #address-cells = <3>;
  #size-cells = <2>;
  #interrupt-cells = <1>;
  ranges = <0x02000000 0 0xee080000 0 0xee080000 0 0x00010000>;
  interrupt-map-mask = <0xff00 0 0 0x7>;
  interrupt-map = <0x0000 0 0 1 &gic 0 108 4
     0x0800 0 0 1 &gic 0 108 4
     0x1000 0 0 2 &gic 0 108 4>;

  usb@1,0 {
   reg = <0x800 0 0 0 0>;
   phys = <&usb0 0>;
   phy-names = "usb";
  };

  usb@2,0 {
   reg = <0x1000 0 0 0 0>;
   phys = <&usb0 0>;
   phy-names = "usb";
  };
 };

 pci1: pci@ee0d0000 {
  compatible = "renesas,pci-r8a7794", "renesas,pci-rcar-gen2";
  device_type = "pci";
  reg = <0 0xee0d0000 0 0xc00>,
        <0 0xee0c0000 0 0x1100>;
  interrupts = <0 113 4>;
  clocks = <&mstp7_clks 3>;
  power-domains = <&sysc 32>;
  status = "disabled";

  bus-range = <1 1>;
  #address-cells = <3>;
  #size-cells = <2>;
  #interrupt-cells = <1>;
  ranges = <0x02000000 0 0xee0c0000 0 0xee0c0000 0 0x00010000>;
  interrupt-map-mask = <0xff00 0 0 0x7>;
  interrupt-map = <0x0000 0 0 1 &gic 0 113 4
     0x0800 0 0 1 &gic 0 113 4
     0x1000 0 0 2 &gic 0 113 4>;

  usb@1,0 {
   reg = <0x10800 0 0 0 0>;
   phys = <&usb2 0>;
   phy-names = "usb";
  };

  usb@2,0 {
   reg = <0x11000 0 0 0 0>;
   phys = <&usb2 0>;
   phy-names = "usb";
  };
 };

 hsusb: usb@e6590000 {
  compatible = "renesas,usbhs-r8a7794", "renesas,rcar-gen2-usbhs";
  reg = <0 0xe6590000 0 0x100>;
  interrupts = <0 107 4>;
  clocks = <&mstp7_clks 4>;
  power-domains = <&sysc 32>;
  renesas,buswait = <4>;
  phys = <&usb0 1>;
  phy-names = "usb";
  status = "disabled";
 };

 usbphy: usb-phy@e6590100 {
  compatible = "renesas,usb-phy-r8a7794",
        "renesas,rcar-gen2-usb-phy";
  reg = <0 0xe6590100 0 0x100>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&mstp7_clks 4>;
  clock-names = "usbhs";
  power-domains = <&sysc 32>;
  status = "disabled";

  usb0: usb-channel@0 {
   reg = <0>;
   #phy-cells = <1>;
  };
  usb2: usb-channel@2 {
   reg = <2>;
   #phy-cells = <1>;
  };
 };

 vsp1@fe928000 {
  compatible = "renesas,vsp1";
  reg = <0 0xfe928000 0 0x8000>;
  interrupts = <0 267 4>;
  clocks = <&mstp1_clks 31>;
  power-domains = <&sysc 32>;
 };

 vsp1@fe930000 {
  compatible = "renesas,vsp1";
  reg = <0 0xfe930000 0 0x8000>;
  interrupts = <0 246 4>;
  clocks = <&mstp1_clks 28>;
  power-domains = <&sysc 32>;
 };

 du: display@feb00000 {
  compatible = "renesas,du-r8a7794";
  reg = <0 0xfeb00000 0 0x40000>;
  reg-names = "du";
  interrupts = <0 256 4>,
        <0 268 4>;
  clocks = <&mstp7_clks 24>,
    <&mstp7_clks 23>;
  clock-names = "du.0", "du.1";
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    du_out_rgb0: endpoint {
    };
   };
   port@1 {
    reg = <1>;
    du_out_rgb1: endpoint {
    };
   };
  };
 };

 can0: can@e6e80000 {
  compatible = "renesas,can-r8a7794", "renesas,rcar-gen2-can";
  reg = <0 0xe6e80000 0 0x1000>;
  interrupts = <0 186 4>;
  clocks = <&mstp9_clks 16>,
    <&cpg_clocks 8>, <&can_clk>;
  clock-names = "clkp1", "clkp2", "can_clk";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 can1: can@e6e88000 {
  compatible = "renesas,can-r8a7794", "renesas,rcar-gen2-can";
  reg = <0 0xe6e88000 0 0x1000>;
  interrupts = <0 187 4>;
  clocks = <&mstp9_clks 15>,
    <&cpg_clocks 8>, <&can_clk>;
  clock-names = "clkp1", "clkp2", "can_clk";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 clocks {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  extal_clk: extal {
   compatible = "fixed-clock";
   #clock-cells = <0>;

   clock-frequency = <0>;
  };


  usb_extal_clk: usb_extal {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <48000000>;
  };


  can_clk: can {
   compatible = "fixed-clock";
   #clock-cells = <0>;

   clock-frequency = <0>;
  };


  scif_clk: scif {
   compatible = "fixed-clock";
   #clock-cells = <0>;

   clock-frequency = <0>;
  };






  audio_clka: audio_clka {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };
  audio_clkb: audio_clkb {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };
  audio_clkc: audio_clkc {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };


  cpg_clocks: cpg_clocks@e6150000 {
   compatible = "renesas,r8a7794-cpg-clocks",
         "renesas,rcar-gen2-cpg-clocks";
   reg = <0 0xe6150000 0 0x1000>;
   clocks = <&extal_clk &usb_extal_clk>;
   #clock-cells = <1>;
   clock-output-names = "main", "pll0", "pll1", "pll3",
          "lb", "qspi", "sdh", "sd0", "rcan";
   #power-domain-cells = <0>;
  };

  sd2_clk: sd2@e6150078 {
   compatible = "renesas,r8a7794-div6-clock", "renesas,cpg-div6-clock";
   reg = <0 0xe6150078 0 4>;
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
  };
  sd3_clk: sd3@e615026c {
   compatible = "renesas,r8a7794-div6-clock", "renesas,cpg-div6-clock";
   reg = <0 0xe615026c 0 4>;
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
  };
  mmc0_clk: mmc0@e6150240 {
   compatible = "renesas,r8a7794-div6-clock", "renesas,cpg-div6-clock";
   reg = <0 0xe6150240 0 4>;
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
  };


  pll1_div2_clk: pll1_div2 {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <2>;
   clock-mult = <1>;
  };
  z2_clk: z2 {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 1>;
   #clock-cells = <0>;
   clock-div = <1>;
   clock-mult = <1>;
  };
  zg_clk: zg {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <6>;
   clock-mult = <1>;
  };
  zx_clk: zx {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <3>;
   clock-mult = <1>;
  };
  zs_clk: zs {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <6>;
   clock-mult = <1>;
  };
  hp_clk: hp {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <12>;
   clock-mult = <1>;
  };
  i_clk: i {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <2>;
   clock-mult = <1>;
  };
  b_clk: b {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <12>;
   clock-mult = <1>;
  };
  p_clk: p {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <24>;
   clock-mult = <1>;
  };
  cl_clk: cl {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <48>;
   clock-mult = <1>;
  };
  m2_clk: m2 {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <8>;
   clock-mult = <1>;
  };
  rclk_clk: rclk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <(48 * 1024)>;
   clock-mult = <1>;
  };
  oscclk_clk: oscclk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <(12 * 1024)>;
   clock-mult = <1>;
  };
  zb3_clk: zb3 {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 3>;
   #clock-cells = <0>;
   clock-div = <4>;
   clock-mult = <1>;
  };
  zb3d2_clk: zb3d2 {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 3>;
   #clock-cells = <0>;
   clock-div = <8>;
   clock-mult = <1>;
  };
  ddr_clk: ddr {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 3>;
   #clock-cells = <0>;
   clock-div = <8>;
   clock-mult = <1>;
  };
  mp_clk: mp {
   compatible = "fixed-factor-clock";
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
   clock-div = <15>;
   clock-mult = <1>;
  };
  cp_clk: cp {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <48>;
   clock-mult = <1>;
  };

  acp_clk: acp {
   compatible = "fixed-factor-clock";
   clocks = <&extal_clk>;
   #clock-cells = <0>;
   clock-div = <2>;
   clock-mult = <1>;
  };


  mstp0_clks: mstp0_clks@e6150130 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150130 0 4>, <0 0xe6150030 0 4>;
   clocks = <&mp_clk>;
   #clock-cells = <1>;
   clock-indices = <0>;
   clock-output-names = "msiof0";
  };
  mstp1_clks: mstp1_clks@e6150134 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150134 0 4>, <0 0xe6150038 0 4>;
   clocks = <&zs_clk>, <&zs_clk>, <&p_clk>, <&zg_clk>, <&zs_clk>,
     <&zs_clk>, <&p_clk>, <&p_clk>, <&rclk_clk>, <&cp_clk>,
     <&zs_clk>, <&zs_clk>;
   #clock-cells = <1>;
   clock-indices = <
    1 3 11
    12 15 19
    21 22 24
    25 28 31
   >;
   clock-output-names =
    "vcp0", "vpc0", "tmu1", "3dg", "2ddmac", "fdp1-0",
    "tmu3", "tmu2", "cmt0", "tmu0", "vsp1-du0", "vsps";
  };
  mstp2_clks: mstp2_clks@e6150138 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150138 0 4>, <0 0xe6150040 0 4>;
   clocks = <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>,
     <&mp_clk>, <&mp_clk>, <&mp_clk>,
     <&zs_clk>, <&zs_clk>;
   #clock-cells = <1>;
   clock-indices = <
    2 3 4
    5 6 7
    8 16
    18 19
   >;
   clock-output-names =
    "scifa2", "scifa1", "scifa0", "msiof2", "scifb0",
    "scifb1", "msiof1", "scifb2",
    "sys-dmac1", "sys-dmac0";
  };
  mstp3_clks: mstp3_clks@e615013c {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
   clocks = <&sd3_clk>, <&sd2_clk>, <&cpg_clocks 7>,
     <&mmc0_clk>, <&hp_clk>, <&hp_clk>, <&rclk_clk>,
     <&hp_clk>, <&hp_clk>;
   #clock-cells = <1>;
   clock-indices = <
           11 12 14
    15 18
    23 29
    30 31
   >;
   clock-output-names =
           "sdhi2", "sdhi1", "sdhi0",
    "mmcif0", "i2c6", "i2c7",
    "cmt1", "usbdmac0", "usbdmac1";
  };
  mstp4_clks: mstp4_clks@e6150140 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150140 0 4>, <0 0xe615004c 0 4>;
   clocks = <&cp_clk>, <&zs_clk>;
   #clock-cells = <1>;
   clock-indices = <7 8>;
   clock-output-names = "irqc", "intc-sys";
  };
  mstp5_clks: mstp5_clks@e6150144 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150144 0 4>, <0 0xe615003c 0 4>;
   clocks = <&hp_clk>, <&p_clk>;
   #clock-cells = <1>;
   clock-indices = <2
      23>;
   clock-output-names = "audmac0", "pwm";
  };
  mstp7_clks: mstp7_clks@e615014c {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>;
   clocks = <&mp_clk>, <&hp_clk>,
     <&zs_clk>, <&p_clk>, <&p_clk>, <&zs_clk>,
     <&zs_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
     <&zx_clk>, <&zx_clk>;
   #clock-cells = <1>;
   clock-indices = <
    3 4
    13 14
    15 16 17
    18 19 20
    21
    23 24
   >;
   clock-output-names =
    "ehci", "hsusb",
    "hscif2", "scif5", "scif4", "hscif1", "hscif0",
    "scif3", "scif2", "scif1", "scif0",
    "du1", "du0";
  };
  mstp8_clks: mstp8_clks@e6150990 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
   clocks = <&zg_clk>, <&zg_clk>, <&hp_clk>, <&p_clk>;
   #clock-cells = <1>;
   clock-indices = <
    10 11
    12 13
   >;
   clock-output-names =
    "vin1", "vin0", "etheravb", "ether";
  };
  mstp9_clks: mstp9_clks@e6150994 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
   clocks = <&cp_clk>, <&cp_clk>, <&cp_clk>, <&cp_clk>,
     <&cp_clk>, <&cp_clk>, <&cp_clk>, <&p_clk>,
     <&p_clk>, <&cpg_clocks 5>,
     <&hp_clk>, <&hp_clk>, <&hp_clk>, <&hp_clk>,
     <&hp_clk>, <&hp_clk>;
   #clock-cells = <1>;
   clock-indices = <5 7
      8 9
      10 11
      12 15
      16 17
      25 27
      28 29
      30 31>;
   clock-output-names =
    "gpio6", "gpio5", "gpio4", "gpio3", "gpio2",
    "gpio1", "gpio0", "rcan1", "rcan0", "qspi_mod",
    "i2c5", "i2c4", "i2c3", "i2c2", "i2c1", "i2c0";
  };
  mstp10_clks: mstp10_clks@e6150998 {
   compatible = "renesas,r8a7794-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150998 0 4>, <0 0xe61509a8 0 4>;
   clocks = <&p_clk>,
     <&mstp10_clks 5>,
     <&mstp10_clks 5>,
     <&mstp10_clks 5>,
     <&mstp10_clks 5>,
     <&mstp10_clks 5>,
     <&mstp10_clks 5>,
     <&mstp10_clks 5>,
     <&mstp10_clks 5>,
     <&mstp10_clks 5>,
     <&mstp10_clks 5>,
     <&p_clk>,
     <&mstp10_clks 17>,
     <&mstp10_clks 17>,
     <&mstp10_clks 17>,
     <&mstp10_clks 17>,
     <&mstp10_clks 17>,
     <&mstp10_clks 17>,
     <&mstp10_clks 17>,
     <&mstp10_clks 17>,
     <&mstp10_clks 17>,
     <&mstp10_clks 17>;
   #clock-cells = <1>;
   clock-indices = <5
      6 7
      8 9
      10 11
      12 13
      14 15
      17
      18
      19
      20
      21
      25
      26
      27
      28
      29
      30>;
   clock-output-names = "ssi-all", "ssi9", "ssi8", "ssi7",
          "ssi6", "ssi5", "ssi4", "ssi3",
          "ssi2", "ssi1", "ssi0",
          "scu-all", "scu-dvc1", "scu-dvc0",
          "scu-ctu1-mix1", "scu-ctu0-mix0",
          "scu-src6", "scu-src5", "scu-src4",
          "scu-src3", "scu-src2", "scu-src1";
  };
  mstp11_clks: mstp11_clks@e615099c {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe615099c 0 4>, <0 0xe61509ac 0 4>;
   clocks = <&mp_clk>, <&mp_clk>, <&mp_clk>;
   #clock-cells = <1>;
   clock-indices = <
    6 7 8
   >;
   clock-output-names = "scifa3", "scifa4", "scifa5";
  };
 };

 rst: reset-controller@e6160000 {
  compatible = "renesas,r8a7794-rst";
  reg = <0 0xe6160000 0 0x0100>;
 };

 prr: chipid@ff000044 {
  compatible = "renesas,prr";
  reg = <0 0xff000044 0 4>;
 };

 sysc: system-controller@e6180000 {
  compatible = "renesas,r8a7794-sysc";
  reg = <0 0xe6180000 0 0x0200>;
  #power-domain-cells = <1>;
 };

 ipmmu_sy0: mmu@e6280000 {
  compatible = "renesas,ipmmu-r8a7794", "renesas,ipmmu-vmsa";
  reg = <0 0xe6280000 0 0x1000>;
  interrupts = <0 223 4>,
        <0 224 4>;
  #iommu-cells = <1>;
  status = "disabled";
 };

 ipmmu_sy1: mmu@e6290000 {
  compatible = "renesas,ipmmu-r8a7794", "renesas,ipmmu-vmsa";
  reg = <0 0xe6290000 0 0x1000>;
  interrupts = <0 225 4>;
  #iommu-cells = <1>;
  status = "disabled";
 };

 ipmmu_ds: mmu@e6740000 {
  compatible = "renesas,ipmmu-r8a7794", "renesas,ipmmu-vmsa";
  reg = <0 0xe6740000 0 0x1000>;
  interrupts = <0 198 4>,
        <0 199 4>;
  #iommu-cells = <1>;
  status = "disabled";
 };

 ipmmu_mp: mmu@ec680000 {
  compatible = "renesas,ipmmu-r8a7794", "renesas,ipmmu-vmsa";
  reg = <0 0xec680000 0 0x1000>;
  interrupts = <0 226 4>;
  #iommu-cells = <1>;
  status = "disabled";
 };

 ipmmu_mx: mmu@fe951000 {
  compatible = "renesas,ipmmu-r8a7794", "renesas,ipmmu-vmsa";
  reg = <0 0xfe951000 0 0x1000>;
  interrupts = <0 222 4>,
        <0 221 4>;
  #iommu-cells = <1>;
  status = "disabled";
 };

 ipmmu_gp: mmu@e62a0000 {
  compatible = "renesas,ipmmu-r8a7794", "renesas,ipmmu-vmsa";
  reg = <0 0xe62a0000 0 0x1000>;
  interrupts = <0 260 4>,
        <0 261 4>;
  #iommu-cells = <1>;
  status = "disabled";
 };

 rcar_sound: sound@ec500000 {






  compatible = "renesas,rcar_sound-r8a7794",
        "renesas,rcar_sound-gen2";
  reg = <0 0xec500000 0 0x1000>,
   <0 0xec5a0000 0 0x100>,
   <0 0xec540000 0 0x1000>,
   <0 0xec541000 0 0x280>,
   <0 0xec740000 0 0x200>;
  reg-names = "scu", "adg", "ssiu", "ssi", "audmapp";

  clocks = <&mstp10_clks 5>,
    <&mstp10_clks 6>,
    <&mstp10_clks 7>,
    <&mstp10_clks 8>,
    <&mstp10_clks 9>,
    <&mstp10_clks 10>,
    <&mstp10_clks 11>,
    <&mstp10_clks 12>,
    <&mstp10_clks 13>,
    <&mstp10_clks 14>,
    <&mstp10_clks 15>,
    <&mstp10_clks 25>,
    <&mstp10_clks 26>,
    <&mstp10_clks 27>,
    <&mstp10_clks 28>,
    <&mstp10_clks 29>,
    <&mstp10_clks 30>,
    <&mstp10_clks 21>,
    <&mstp10_clks 20>,
    <&mstp10_clks 21>,
    <&mstp10_clks 20>,
    <&mstp10_clks 19>,
    <&mstp10_clks 18>,
    <&audio_clka>, <&audio_clkb>, <&audio_clkc>,
    <&m2_clk>;
  clock-names = "ssi-all",
         "ssi.9", "ssi.8", "ssi.7", "ssi.6", "ssi.5",
         "ssi.4", "ssi.3", "ssi.2", "ssi.1", "ssi.0",
         "src.6", "src.5", "src.4", "src.3", "src.2",
         "src.1",
         "ctu.0", "ctu.1",
         "mix.0", "mix.1",
         "dvc.0", "dvc.1",
         "clk_a", "clk_b", "clk_c", "clk_i";
  power-domains = <&sysc 32>;

  status = "disabled";

  rcar_sound,dvc {
   dvc0: dvc-0 {
    dmas = <&audma0 0xbc>;
    dma-names = "tx";
   };
   dvc1: dvc-1 {
    dmas = <&audma0 0xbe>;
    dma-names = "tx";
   };
  };

  rcar_sound,mix {
   mix0: mix-0 { };
   mix1: mix-1 { };
  };

  rcar_sound,ctu {
   ctu00: ctu-0 { };
   ctu01: ctu-1 { };
   ctu02: ctu-2 { };
   ctu03: ctu-3 { };
   ctu10: ctu-4 { };
   ctu11: ctu-5 { };
   ctu12: ctu-6 { };
   ctu13: ctu-7 { };
  };

  rcar_sound,src {
   src-0 {
    status = "disabled";
   };
   src1: src-1 {
    interrupts = <0 353 4>;
    dmas = <&audma0 0x87>, <&audma0 0x9c>;
    dma-names = "rx", "tx";
   };
   src2: src-2 {
    interrupts = <0 354 4>;
    dmas = <&audma0 0x89>, <&audma0 0x9e>;
    dma-names = "rx", "tx";
   };
   src3: src-3 {
    interrupts = <0 355 4>;
    dmas = <&audma0 0x8b>, <&audma0 0xa0>;
    dma-names = "rx", "tx";
   };
   src4: src-4 {
    interrupts = <0 356 4>;
    dmas = <&audma0 0x8d>, <&audma0 0xb0>;
    dma-names = "rx", "tx";
   };
   src5: src-5 {
    interrupts = <0 357 4>;
    dmas = <&audma0 0x8f>, <&audma0 0xb2>;
    dma-names = "rx", "tx";
   };
   src6: src-6 {
    interrupts = <0 358 4>;
    dmas = <&audma0 0x91>, <&audma0 0xb4>;
    dma-names = "rx", "tx";
   };
  };

  rcar_sound,ssi {
   ssi0: ssi-0 {
    interrupts = <0 370 4>;
    dmas = <&audma0 0x01>, <&audma0 0x02>,
           <&audma0 0x15>, <&audma0 0x16>;
    dma-names = "rx", "tx", "rxu", "txu";
   };
   ssi1: ssi-1 {
    interrupts = <0 371 4>;
    dmas = <&audma0 0x03>, <&audma0 0x04>,
           <&audma0 0x49>, <&audma0 0x4a>;
    dma-names = "rx", "tx", "rxu", "txu";
   };
   ssi2: ssi-2 {
    interrupts = <0 372 4>;
    dmas = <&audma0 0x05>, <&audma0 0x06>,
           <&audma0 0x63>, <&audma0 0x64>;
    dma-names = "rx", "tx", "rxu", "txu";
   };
   ssi3: ssi-3 {
    interrupts = <0 373 4>;
    dmas = <&audma0 0x07>, <&audma0 0x08>,
           <&audma0 0x6f>, <&audma0 0x70>;
    dma-names = "rx", "tx", "rxu", "txu";
   };
   ssi4: ssi-4 {
    interrupts = <0 374 4>;
    dmas = <&audma0 0x09>, <&audma0 0x0a>,
           <&audma0 0x71>, <&audma0 0x72>;
    dma-names = "rx", "tx", "rxu", "txu";
   };
   ssi5: ssi-5 {
    interrupts = <0 375 4>;
    dmas = <&audma0 0x0b>, <&audma0 0x0c>,
           <&audma0 0x73>, <&audma0 0x74>;
    dma-names = "rx", "tx", "rxu", "txu";
   };
   ssi6: ssi-6 {
    interrupts = <0 376 4>;
    dmas = <&audma0 0x0d>, <&audma0 0x0e>,
           <&audma0 0x75>, <&audma0 0x76>;
    dma-names = "rx", "tx", "rxu", "txu";
   };
   ssi7: ssi-7 {
    interrupts = <0 377 4>;
    dmas = <&audma0 0x0f>, <&audma0 0x10>,
           <&audma0 0x79>, <&audma0 0x7a>;
    dma-names = "rx", "tx", "rxu", "txu";
   };
   ssi8: ssi-8 {
    interrupts = <0 378 4>;
    dmas = <&audma0 0x11>, <&audma0 0x12>,
           <&audma0 0x7b>, <&audma0 0x7c>;
    dma-names = "rx", "tx", "rxu", "txu";
   };
   ssi9: ssi-9 {
    interrupts = <0 379 4>;
    dmas = <&audma0 0x13>, <&audma0 0x14>,
           <&audma0 0x7d>, <&audma0 0x7e>;
    dma-names = "rx", "tx", "rxu", "txu";
   };
  };
 };
};
# 26 "arch/arm/boot/dts/r8a7794-silk.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 27 "arch/arm/boot/dts/r8a7794-silk.dts" 2

/ {
 model = "SILK";
 compatible = "renesas,silk", "renesas,r8a7794";

 aliases {
  serial0 = &scif2;
 };

 chosen {
  bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
  stdout-path = "serial0:115200n8";
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x40000000>;
 };

 d3_3v: regulator-d3-3v {
  compatible = "regulator-fixed";
  regulator-name = "D3.3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
 };

 vcc_sdhi1: regulator-vcc-sdhi1 {
  compatible = "regulator-fixed";

  regulator-name = "SDHI1 Vcc";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&gpio4 26 0>;
  enable-active-high;
 };

 vccq_sdhi1: regulator-vccq-sdhi1 {
  compatible = "regulator-gpio";

  regulator-name = "SDHI1 VccQ";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;

  gpios = <&gpio4 29 0>;
  gpios-states = <1>;
  states = <3300000 1
     1800000 0>;
 };

 vga-encoder {
  compatible = "adi,adv7123";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    adv7123_in: endpoint {
     remote-endpoint = <&du_out_rgb1>;
    };
   };
   port@1 {
    reg = <1>;
    adv7123_out: endpoint {
     remote-endpoint = <&vga_in>;
    };
   };
  };
 };

 hdmi-out {
  compatible = "hdmi-connector";
  type = "a";

  port {
   hdmi_con: endpoint {
    remote-endpoint = <&adv7511_out>;
   };
  };
 };

 vga {
  compatible = "vga-connector";

  port {
   vga_in: endpoint {
    remote-endpoint = <&adv7123_out>;
   };
  };
 };

 x2_clk: x2-clock {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <148500000>;
 };

 x3_clk: x3-clock {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <74250000>;
 };

 x9_clk: audio_clock {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <12288000>;
 };

 sound {
  compatible = "simple-audio-card";

  simple-audio-card,format = "left_j";
  simple-audio-card,bitclock-master = <&soundcodec>;
  simple-audio-card,frame-master = <&soundcodec>;

  simple-audio-card,cpu {
   sound-dai = <&rcar_sound>;
  };

  soundcodec: simple-audio-card,codec {
   sound-dai = <&ak4643>;
   clocks = <&x9_clk>;
  };
 };
};

&extal_clk {
 clock-frequency = <20000000>;
};

&pfc {
 pinctrl-0 = <&scif_clk_pins>;
 pinctrl-names = "default";

 scif2_pins: scif2 {
  groups = "scif2_data";
  function = "scif2";
 };

 scif_clk_pins: scif_clk {
  groups = "scif_clk";
  function = "scif_clk";
 };

 ether_pins: ether {
  groups = "eth_link", "eth_mdio", "eth_rmii";
  function = "eth";
 };

 phy1_pins: phy1 {
  groups = "intc_irq8";
  function = "intc";
 };

 i2c1_pins: i2c1 {
  groups = "i2c1";
  function = "i2c1";
 };

 mmcif0_pins: mmcif0 {
  groups = "mmc_data8", "mmc_ctrl";
  function = "mmc";
 };

 sdhi1_pins: sd1 {
  groups = "sdhi1_data4", "sdhi1_ctrl";
  function = "sdhi1";
 };

 qspi_pins: qspi {
  groups = "qspi_ctrl", "qspi_data4";
  function = "qspi";
 };

 vin0_pins: vin0 {
  groups = "vin0_data8", "vin0_clk";
  function = "vin0";
 };

 usb0_pins: usb0 {
  groups = "usb0";
  function = "usb0";
 };

 usb1_pins: usb1 {
  groups = "usb1";
  function = "usb1";
 };

 du0_pins: du0 {
  groups = "du0_rgb888", "du0_sync", "du0_disp", "du0_clk0_out";
  function = "du0";
 };

 du1_pins: du1 {
  groups = "du1_rgb666", "du1_sync", "du1_disp", "du1_clk0_out";
  function = "du1";
 };

 ssi_pins: sound {
  groups = "ssi0129_ctrl", "ssi0_data", "ssi1_data";
  function = "ssi";
 };

 audio_clk_pins: audio_clk {
  groups = "audio_clkc";
  function = "audio_clk";
 };
};

&scif2 {
 pinctrl-0 = <&scif2_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&scif_clk {
 clock-frequency = <14745600>;
};

&ether {
 pinctrl-0 = <&ether_pins &phy1_pins>;
 pinctrl-names = "default";

 phy-handle = <&phy1>;
 renesas,ether-link-active-low;
 status = "okay";

 phy1: ethernet-phy@1 {
  reg = <1>;
  interrupt-parent = <&irqc0>;
  interrupts = <8 8>;
  micrel,led-mode = <1>;
 };
};

&i2c1 {
 pinctrl-0 = <&i2c1_pins>;
 pinctrl-names = "default";

 status = "okay";
 clock-frequency = <400000>;

 ak4643: codec@12 {
  compatible = "asahi-kasei,ak4643";
  #sound-dai-cells = <0>;
  reg = <0x12>;
 };

 composite-in@20 {
  compatible = "adi,adv7180";
  reg = <0x20>;
  remote = <&vin0>;

  port {
   adv7180: endpoint {
    bus-width = <8>;
    remote-endpoint = <&vin0ep>;
   };
  };
 };

 hdmi@39 {
  compatible = "adi,adv7511w";
  reg = <0x39>;
  interrupt-parent = <&gpio5>;
  interrupts = <23 8>;

  adi,input-depth = <8>;
  adi,input-colorspace = "rgb";
  adi,input-clock = "1x";
  adi,input-style = <1>;
  adi,input-justification = "evenly";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    adv7511_in: endpoint {
     remote-endpoint = <&du_out_rgb0>;
    };
   };

   port@1 {
    reg = <1>;
    adv7511_out: endpoint {
     remote-endpoint = <&hdmi_con>;
    };
   };
  };
 };
};

&mmcif0 {
 pinctrl-0 = <&mmcif0_pins>;
 pinctrl-names = "default";

 vmmc-supply = <&d3_3v>;
 vqmmc-supply = <&d3_3v>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&sdhi1 {
 pinctrl-0 = <&sdhi1_pins>;
 pinctrl-names = "default";

 vmmc-supply = <&vcc_sdhi1>;
 vqmmc-supply = <&vccq_sdhi1>;
 cd-gpios = <&gpio6 14 1>;
 status = "okay";
};

&qspi {
 pinctrl-0 = <&qspi_pins>;
 pinctrl-names = "default";

 status = "okay";

 flash@0 {
  compatible = "spansion,s25fl512s", "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <30000000>;
  spi-tx-bus-width = <4>;
  spi-rx-bus-width = <4>;
  spi-cpol;
  spi-cpha;
  m25p,fast-read;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "loader";
    reg = <0x00000000 0x00040000>;
    read-only;
   };
   partition@40000 {
    label = "user";
    reg = <0x00040000 0x00400000>;
    read-only;
   };
   partition@440000 {
    label = "flash";
    reg = <0x00440000 0x03bc0000>;
   };
  };
 };
};


&vin0 {
 status = "okay";
 pinctrl-0 = <&vin0_pins>;
 pinctrl-names = "default";

 port {
  #address-cells = <1>;
  #size-cells = <0>;

  vin0ep: endpoint {
   remote-endpoint = <&adv7180>;
   bus-width = <8>;
  };
 };
};

&pci0 {
 status = "okay";
 pinctrl-0 = <&usb0_pins>;
 pinctrl-names = "default";
};

&pci1 {
 status = "okay";
 pinctrl-0 = <&usb1_pins>;
 pinctrl-names = "default";
};

&usbphy {
 status = "okay";
};

&du {
 pinctrl-0 = <&du0_pins &du1_pins>;
 pinctrl-names = "default";
 status = "okay";

 clocks = <&mstp7_clks 24>,
   <&mstp7_clks 23>,
   <&x2_clk>, <&x3_clk>;
 clock-names = "du.0", "du.1", "dclkin.0", "dclkin.1";

 ports {
  port@0 {
   endpoint {
    remote-endpoint = <&adv7511_in>;
   };
  };
  port@1 {
   endpoint {
    remote-endpoint = <&adv7123_in>;
   };
  };
 };
};

&rcar_sound {
 pinctrl-0 = <&ssi_pins &audio_clk_pins>;
 pinctrl-names = "default";
 status = "okay";


 #sound-dai-cells = <0>;

 rcar_sound,dai {
  dai0 {
   playback = <&ssi0>;
   capture = <&ssi1>;
  };
 };
};

&ssi1 {
 shared-pin;
};
