
grid_toplevel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c23c  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005bc  20000000  0000c23c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000205bc  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000205bc  2**0
                  CONTENTS
  4 .bss          00002d10  200005c0  0000c800  000205c0  2**4
                  ALLOC
  5 .stack        00010000  200032d0  0000f510  000205c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000205bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000205ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   0007f6b9  00000000  00000000  00020643  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000a907  00000000  00000000  0009fcfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00029a05  00000000  00000000  000aa603  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001fa0  00000000  00000000  000d4008  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00002de0  00000000  00000000  000d5fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00043409  00000000  00000000  000d8d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00036c6f  00000000  00000000  0011c191  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00118b74  00000000  00000000  00152e00  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00005ac8  00000000  00000000  0026b974  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	d0 32 01 20 e9 02 00 00 e5 02 00 00 e5 02 00 00     .2. ............
      10:	e5 02 00 00 e5 02 00 00 e5 02 00 00 00 00 00 00     ................
	...
      2c:	e5 02 00 00 e5 02 00 00 00 00 00 00 e5 02 00 00     ................
      3c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      4c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      5c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      6c:	8d 5f 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ._..............
      7c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      8c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      9c:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
      ac:	e5 02 00 00 e5 02 00 00 55 5c 00 00 69 5c 00 00     ........U\..i\..
      bc:	8d 5a 00 00 99 5a 00 00 a5 5a 00 00 b1 5a 00 00     .Z...Z...Z...Z..
      cc:	bd 5a 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     .Z..............
      dc:	e5 02 00 00 e5 02 00 00 e5 02 00 00 00 00 00 00     ................
	...
      f4:	c1 5d 00 00 8d 69 00 00 a1 69 00 00 b5 69 00 00     .]...i...i...i..
     104:	c9 69 00 00 dd 69 00 00 f1 69 00 00 05 6a 00 00     .i...i...i...j..
     114:	19 6a 00 00 2d 6a 00 00 41 6a 00 00 55 6a 00 00     .j..-j..Aj..Uj..
     124:	69 6a 00 00 7d 6a 00 00 91 6a 00 00 a5 6a 00 00     ij..}j...j...j..
     134:	b9 6a 00 00 cd 6a 00 00 e1 6a 00 00 f5 6a 00 00     .j...j...j...j..
     144:	09 6b 00 00 1d 6b 00 00 31 6b 00 00 45 6b 00 00     .k...k..1k..Ek..
     154:	59 6b 00 00 6d 6b 00 00 81 6b 00 00 95 6b 00 00     Yk..mk...k...k..
     164:	a9 6b 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     .k..............
     174:	e5 02 00 00 00 00 00 00 00 00 00 00 7d 8a 00 00     ............}...
     184:	89 8a 00 00 95 8a 00 00 a1 8a 00 00 00 00 00 00     ................
     194:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1a4:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1b4:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1c4:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1d4:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     1e4:	e5 02 00 00 e5 02 00 00 91 77 00 00 a5 77 00 00     .........w...w..
     1f4:	b9 77 00 00 cd 77 00 00 e5 02 00 00 e5 02 00 00     .w...w..........
     204:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     214:	e5 02 00 00 21 57 00 00 35 57 00 00 49 57 00 00     ....!W..5W..IW..
     224:	5d 57 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ]W..............
     234:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     244:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................
     254:	e5 02 00 00 e5 02 00 00 e5 02 00 00 e5 02 00 00     ................

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200005c0 	.word	0x200005c0
     280:	00000000 	.word	0x00000000
     284:	0000c23c 	.word	0x0000c23c

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	0000c23c 	.word	0x0000c23c
     2c4:	200005c4 	.word	0x200005c4
     2c8:	0000c23c 	.word	0x0000c23c
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b02      	ldr	r3, [pc, #8]	; (2dc <atmel_start_init+0xc>)
     2d4:	4798      	blx	r3
	
	

	usb_init();
     2d6:	4b02      	ldr	r3, [pc, #8]	; (2e0 <atmel_start_init+0x10>)
     2d8:	4798      	blx	r3
     2da:	bd08      	pop	{r3, pc}
     2dc:	00000c15 	.word	0x00000c15
     2e0:	0000a899 	.word	0x0000a899

000002e4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     2e4:	e7fe      	b.n	2e4 <Dummy_Handler>
	...

000002e8 <Reset_Handler>:
{
     2e8:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     2ea:	4b1c      	ldr	r3, [pc, #112]	; (35c <Reset_Handler+0x74>)
     2ec:	4a1c      	ldr	r2, [pc, #112]	; (360 <Reset_Handler+0x78>)
     2ee:	429a      	cmp	r2, r3
     2f0:	d010      	beq.n	314 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     2f2:	4b1c      	ldr	r3, [pc, #112]	; (364 <Reset_Handler+0x7c>)
     2f4:	4a19      	ldr	r2, [pc, #100]	; (35c <Reset_Handler+0x74>)
     2f6:	429a      	cmp	r2, r3
     2f8:	d20c      	bcs.n	314 <Reset_Handler+0x2c>
     2fa:	3b01      	subs	r3, #1
     2fc:	1a9b      	subs	r3, r3, r2
     2fe:	f023 0303 	bic.w	r3, r3, #3
     302:	3304      	adds	r3, #4
     304:	4413      	add	r3, r2
     306:	4916      	ldr	r1, [pc, #88]	; (360 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
     308:	f851 0b04 	ldr.w	r0, [r1], #4
     30c:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     310:	429a      	cmp	r2, r3
     312:	d1f9      	bne.n	308 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     314:	4b14      	ldr	r3, [pc, #80]	; (368 <Reset_Handler+0x80>)
     316:	4a15      	ldr	r2, [pc, #84]	; (36c <Reset_Handler+0x84>)
     318:	429a      	cmp	r2, r3
     31a:	d20a      	bcs.n	332 <Reset_Handler+0x4a>
     31c:	3b01      	subs	r3, #1
     31e:	1a9b      	subs	r3, r3, r2
     320:	f023 0303 	bic.w	r3, r3, #3
     324:	3304      	adds	r3, #4
     326:	4413      	add	r3, r2
                *pDest++ = 0;
     328:	2100      	movs	r1, #0
     32a:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     32e:	4293      	cmp	r3, r2
     330:	d1fb      	bne.n	32a <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     332:	4b0f      	ldr	r3, [pc, #60]	; (370 <Reset_Handler+0x88>)
     334:	4a0f      	ldr	r2, [pc, #60]	; (374 <Reset_Handler+0x8c>)
     336:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     33a:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     33c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     340:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     344:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     348:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     34c:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     350:	4b09      	ldr	r3, [pc, #36]	; (378 <Reset_Handler+0x90>)
     352:	4798      	blx	r3
        main();
     354:	4b09      	ldr	r3, [pc, #36]	; (37c <Reset_Handler+0x94>)
     356:	4798      	blx	r3
     358:	e7fe      	b.n	358 <Reset_Handler+0x70>
     35a:	bf00      	nop
     35c:	20000000 	.word	0x20000000
     360:	0000c23c 	.word	0x0000c23c
     364:	200005bc 	.word	0x200005bc
     368:	200032d0 	.word	0x200032d0
     36c:	200005c0 	.word	0x200005c0
     370:	e000ed00 	.word	0xe000ed00
     374:	00000000 	.word	0x00000000
     378:	0000b079 	.word	0x0000b079
     37c:	00009055 	.word	0x00009055

00000380 <ADC_0_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_0_init(void)
{
     380:	b5f0      	push	{r4, r5, r6, r7, lr}
     382:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     384:	4a1b      	ldr	r2, [pc, #108]	; (3f4 <ADC_0_init+0x74>)
     386:	6a13      	ldr	r3, [r2, #32]
     388:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     38c:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     38e:	2241      	movs	r2, #65	; 0x41
     390:	4b19      	ldr	r3, [pc, #100]	; (3f8 <ADC_0_init+0x78>)
     392:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
     396:	4e19      	ldr	r6, [pc, #100]	; (3fc <ADC_0_init+0x7c>)
     398:	4d19      	ldr	r5, [pc, #100]	; (400 <ADC_0_init+0x80>)
     39a:	2400      	movs	r4, #0
     39c:	9402      	str	r4, [sp, #8]
     39e:	4b19      	ldr	r3, [pc, #100]	; (404 <ADC_0_init+0x84>)
     3a0:	9301      	str	r3, [sp, #4]
     3a2:	2301      	movs	r3, #1
     3a4:	9300      	str	r3, [sp, #0]
     3a6:	4623      	mov	r3, r4
     3a8:	4632      	mov	r2, r6
     3aa:	4917      	ldr	r1, [pc, #92]	; (408 <ADC_0_init+0x88>)
     3ac:	4628      	mov	r0, r5
     3ae:	4f17      	ldr	r7, [pc, #92]	; (40c <ADC_0_init+0x8c>)
     3b0:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
     3b2:	2310      	movs	r3, #16
     3b4:	1d32      	adds	r2, r6, #4
     3b6:	4621      	mov	r1, r4
     3b8:	4628      	mov	r0, r5
     3ba:	4c15      	ldr	r4, [pc, #84]	; (410 <ADC_0_init+0x90>)
     3bc:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     3be:	4b15      	ldr	r3, [pc, #84]	; (414 <ADC_0_init+0x94>)
     3c0:	2280      	movs	r2, #128	; 0x80
     3c2:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     3c4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     3c8:	629a      	str	r2, [r3, #40]	; 0x28
     3ca:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     3ce:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3d0:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     3d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3d8:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3e0:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3e4:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     3e8:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3ec:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
     3f0:	b005      	add	sp, #20
     3f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3f4:	40000800 	.word	0x40000800
     3f8:	40001c00 	.word	0x40001c00
     3fc:	200005dc 	.word	0x200005dc
     400:	20001008 	.word	0x20001008
     404:	20001100 	.word	0x20001100
     408:	43001c00 	.word	0x43001c00
     40c:	00003d29 	.word	0x00003d29
     410:	00003dcd 	.word	0x00003dcd
     414:	41008000 	.word	0x41008000

00000418 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_1_init(void)
{
     418:	b5f0      	push	{r4, r5, r6, r7, lr}
     41a:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
     41c:	4a1e      	ldr	r2, [pc, #120]	; (498 <ADC_1_init+0x80>)
     41e:	6a13      	ldr	r3, [r2, #32]
     420:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     424:	6213      	str	r3, [r2, #32]
     426:	2241      	movs	r2, #65	; 0x41
     428:	4b1c      	ldr	r3, [pc, #112]	; (49c <ADC_1_init+0x84>)
     42a:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
     42e:	4e1c      	ldr	r6, [pc, #112]	; (4a0 <ADC_1_init+0x88>)
     430:	4d1c      	ldr	r5, [pc, #112]	; (4a4 <ADC_1_init+0x8c>)
     432:	2400      	movs	r4, #0
     434:	9402      	str	r4, [sp, #8]
     436:	4b1c      	ldr	r3, [pc, #112]	; (4a8 <ADC_1_init+0x90>)
     438:	9301      	str	r3, [sp, #4]
     43a:	2301      	movs	r3, #1
     43c:	9300      	str	r3, [sp, #0]
     43e:	4623      	mov	r3, r4
     440:	f106 0214 	add.w	r2, r6, #20
     444:	4919      	ldr	r1, [pc, #100]	; (4ac <ADC_1_init+0x94>)
     446:	4628      	mov	r0, r5
     448:	4f19      	ldr	r7, [pc, #100]	; (4b0 <ADC_1_init+0x98>)
     44a:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
     44c:	2310      	movs	r3, #16
     44e:	f106 0218 	add.w	r2, r6, #24
     452:	4621      	mov	r1, r4
     454:	4628      	mov	r0, r5
     456:	4c17      	ldr	r4, [pc, #92]	; (4b4 <ADC_1_init+0x9c>)
     458:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     45a:	4b17      	ldr	r3, [pc, #92]	; (4b8 <ADC_1_init+0xa0>)
     45c:	2204      	movs	r2, #4
     45e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     462:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     466:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     46a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     46e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     472:	f893 2142 	ldrb.w	r2, [r3, #322]	; 0x142
	tmp &= ~PORT_PINCFG_PMUXEN;
     476:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     47a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     47e:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     482:	f893 2131 	ldrb.w	r2, [r3, #305]	; 0x131
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     486:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     48a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     48e:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
     492:	b005      	add	sp, #20
     494:	bdf0      	pop	{r4, r5, r6, r7, pc}
     496:	bf00      	nop
     498:	40000800 	.word	0x40000800
     49c:	40001c00 	.word	0x40001c00
     4a0:	200005dc 	.word	0x200005dc
     4a4:	200011d8 	.word	0x200011d8
     4a8:	20000f60 	.word	0x20000f60
     4ac:	43002000 	.word	0x43002000
     4b0:	00003d29 	.word	0x00003d29
     4b4:	00003dcd 	.word	0x00003dcd
     4b8:	41008000 	.word	0x41008000

000004bc <CRC_0_init>:
 * \brief CRC initialization function
 *
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
     4bc:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     4be:	4a05      	ldr	r2, [pc, #20]	; (4d4 <CRC_0_init+0x18>)
     4c0:	6993      	ldr	r3, [r2, #24]
     4c2:	f043 0302 	orr.w	r3, r3, #2
     4c6:	6193      	str	r3, [r2, #24]
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
     4c8:	4903      	ldr	r1, [pc, #12]	; (4d8 <CRC_0_init+0x1c>)
     4ca:	4804      	ldr	r0, [pc, #16]	; (4dc <CRC_0_init+0x20>)
     4cc:	4b04      	ldr	r3, [pc, #16]	; (4e0 <CRC_0_init+0x24>)
     4ce:	4798      	blx	r3
     4d0:	bd08      	pop	{r3, pc}
     4d2:	bf00      	nop
     4d4:	40000800 	.word	0x40000800
     4d8:	41002000 	.word	0x41002000
     4dc:	20000f5c 	.word	0x20000f5c
     4e0:	00004069 	.word	0x00004069

000004e4 <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
     4e4:	b508      	push	{r3, lr}
     4e6:	4b09      	ldr	r3, [pc, #36]	; (50c <EVENT_SYSTEM_0_init+0x28>)
     4e8:	2240      	movs	r2, #64	; 0x40
     4ea:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
     4ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
     4f2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
     4f6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
     4fa:	4a05      	ldr	r2, [pc, #20]	; (510 <EVENT_SYSTEM_0_init+0x2c>)
     4fc:	6993      	ldr	r3, [r2, #24]
     4fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     502:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
     504:	4b03      	ldr	r3, [pc, #12]	; (514 <EVENT_SYSTEM_0_init+0x30>)
     506:	4798      	blx	r3
     508:	bd08      	pop	{r3, pc}
     50a:	bf00      	nop
     50c:	40001c00 	.word	0x40001c00
     510:	40000800 	.word	0x40000800
     514:	000040ed 	.word	0x000040ed

00000518 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     518:	4a02      	ldr	r2, [pc, #8]	; (524 <FLASH_0_CLOCK_init+0xc>)
     51a:	6913      	ldr	r3, [r2, #16]
     51c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     520:	6113      	str	r3, [r2, #16]
     522:	4770      	bx	lr
     524:	40000800 	.word	0x40000800

00000528 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
     528:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     52a:	4b03      	ldr	r3, [pc, #12]	; (538 <FLASH_0_init+0x10>)
     52c:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     52e:	4903      	ldr	r1, [pc, #12]	; (53c <FLASH_0_init+0x14>)
     530:	4803      	ldr	r0, [pc, #12]	; (540 <FLASH_0_init+0x18>)
     532:	4b04      	ldr	r3, [pc, #16]	; (544 <FLASH_0_init+0x1c>)
     534:	4798      	blx	r3
     536:	bd08      	pop	{r3, pc}
     538:	00000519 	.word	0x00000519
     53c:	41004000 	.word	0x41004000
     540:	20000f40 	.word	0x20000f40
     544:	0000410d 	.word	0x0000410d

00000548 <USART_EAST_CLOCK_init>:
     548:	4b06      	ldr	r3, [pc, #24]	; (564 <USART_EAST_CLOCK_init+0x1c>)
     54a:	2241      	movs	r2, #65	; 0x41
     54c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     550:	2242      	movs	r2, #66	; 0x42
     552:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     556:	4a04      	ldr	r2, [pc, #16]	; (568 <USART_EAST_CLOCK_init+0x20>)
     558:	6953      	ldr	r3, [r2, #20]
     55a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     55e:	6153      	str	r3, [r2, #20]
     560:	4770      	bx	lr
     562:	bf00      	nop
     564:	40001c00 	.word	0x40001c00
     568:	40000800 	.word	0x40000800

0000056c <USART_EAST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     56c:	4b10      	ldr	r3, [pc, #64]	; (5b0 <USART_EAST_PORT_init+0x44>)
     56e:	f893 2151 	ldrb.w	r2, [r3, #337]	; 0x151
	tmp &= ~PORT_PINCFG_PMUXEN;
     572:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     576:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     57a:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     57e:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     582:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     586:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     58a:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     58e:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
	tmp &= ~PORT_PINCFG_PMUXEN;
     592:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     596:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     59a:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     59e:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     5a2:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     5a6:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5aa:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
     5ae:	4770      	bx	lr
     5b0:	41008000 	.word	0x41008000

000005b4 <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
     5b4:	b510      	push	{r4, lr}
     5b6:	b082      	sub	sp, #8
	USART_EAST_CLOCK_init();
     5b8:	4b06      	ldr	r3, [pc, #24]	; (5d4 <USART_EAST_init+0x20>)
     5ba:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
     5bc:	2300      	movs	r3, #0
     5be:	9300      	str	r3, [sp, #0]
     5c0:	2310      	movs	r3, #16
     5c2:	4a05      	ldr	r2, [pc, #20]	; (5d8 <USART_EAST_init+0x24>)
     5c4:	4905      	ldr	r1, [pc, #20]	; (5dc <USART_EAST_init+0x28>)
     5c6:	4806      	ldr	r0, [pc, #24]	; (5e0 <USART_EAST_init+0x2c>)
     5c8:	4c06      	ldr	r4, [pc, #24]	; (5e4 <USART_EAST_init+0x30>)
     5ca:	47a0      	blx	r4
	USART_EAST_PORT_init();
     5cc:	4b06      	ldr	r3, [pc, #24]	; (5e8 <USART_EAST_init+0x34>)
     5ce:	4798      	blx	r3
}
     5d0:	b002      	add	sp, #8
     5d2:	bd10      	pop	{r4, pc}
     5d4:	00000549 	.word	0x00000549
     5d8:	20000604 	.word	0x20000604
     5dc:	40003000 	.word	0x40003000
     5e0:	20001034 	.word	0x20001034
     5e4:	00004afd 	.word	0x00004afd
     5e8:	0000056d 	.word	0x0000056d

000005ec <USART_NORTH_CLOCK_init>:
     5ec:	4b06      	ldr	r3, [pc, #24]	; (608 <USART_NORTH_CLOCK_init+0x1c>)
     5ee:	2241      	movs	r2, #65	; 0x41
     5f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
     5f4:	2242      	movs	r2, #66	; 0x42
     5f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
     5fa:	4a04      	ldr	r2, [pc, #16]	; (60c <USART_NORTH_CLOCK_init+0x20>)
     5fc:	6953      	ldr	r3, [r2, #20]
     5fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     602:	6153      	str	r3, [r2, #20]
     604:	4770      	bx	lr
     606:	bf00      	nop
     608:	40001c00 	.word	0x40001c00
     60c:	40000800 	.word	0x40000800

00000610 <USART_NORTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     610:	4b10      	ldr	r3, [pc, #64]	; (654 <USART_NORTH_PORT_init+0x44>)
     612:	f893 215b 	ldrb.w	r2, [r3, #347]	; 0x15b
	tmp &= ~PORT_PINCFG_PMUXEN;
     616:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     61a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     61e:	f883 215b 	strb.w	r2, [r3, #347]	; 0x15b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     622:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     626:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     62a:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     62e:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     632:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
	tmp &= ~PORT_PINCFG_PMUXEN;
     636:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     63a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     63e:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     642:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     646:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     64a:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     64e:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
     652:	4770      	bx	lr
     654:	41008000 	.word	0x41008000

00000658 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
     658:	b510      	push	{r4, lr}
     65a:	b082      	sub	sp, #8
	USART_NORTH_CLOCK_init();
     65c:	4b06      	ldr	r3, [pc, #24]	; (678 <USART_NORTH_init+0x20>)
     65e:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
     660:	2300      	movs	r3, #0
     662:	9300      	str	r3, [sp, #0]
     664:	2310      	movs	r3, #16
     666:	4a05      	ldr	r2, [pc, #20]	; (67c <USART_NORTH_init+0x24>)
     668:	4905      	ldr	r1, [pc, #20]	; (680 <USART_NORTH_init+0x28>)
     66a:	4806      	ldr	r0, [pc, #24]	; (684 <USART_NORTH_init+0x2c>)
     66c:	4c06      	ldr	r4, [pc, #24]	; (688 <USART_NORTH_init+0x30>)
     66e:	47a0      	blx	r4
	USART_NORTH_PORT_init();
     670:	4b06      	ldr	r3, [pc, #24]	; (68c <USART_NORTH_init+0x34>)
     672:	4798      	blx	r3
}
     674:	b002      	add	sp, #8
     676:	bd10      	pop	{r4, pc}
     678:	000005ed 	.word	0x000005ed
     67c:	20000614 	.word	0x20000614
     680:	40003400 	.word	0x40003400
     684:	20001084 	.word	0x20001084
     688:	00004afd 	.word	0x00004afd
     68c:	00000611 	.word	0x00000611

00000690 <GRID_AUX_CLOCK_init>:
     690:	4b06      	ldr	r3, [pc, #24]	; (6ac <GRID_AUX_CLOCK_init+0x1c>)
     692:	2241      	movs	r2, #65	; 0x41
     694:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     698:	2242      	movs	r2, #66	; 0x42
     69a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     69e:	4a04      	ldr	r2, [pc, #16]	; (6b0 <GRID_AUX_CLOCK_init+0x20>)
     6a0:	6993      	ldr	r3, [r2, #24]
     6a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     6a6:	6193      	str	r3, [r2, #24]
     6a8:	4770      	bx	lr
     6aa:	bf00      	nop
     6ac:	40001c00 	.word	0x40001c00
     6b0:	40000800 	.word	0x40000800

000006b4 <GRID_AUX_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     6b4:	4b10      	ldr	r3, [pc, #64]	; (6f8 <GRID_AUX_PORT_init+0x44>)
     6b6:	f893 20d9 	ldrb.w	r2, [r3, #217]	; 0xd9
	tmp &= ~PORT_PINCFG_PMUXEN;
     6ba:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6be:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     6c2:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6c6:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     6ca:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     6ce:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6d2:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     6d6:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
	tmp &= ~PORT_PINCFG_PMUXEN;
     6da:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6de:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     6e2:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6e6:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     6ea:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     6ee:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6f2:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
     6f6:	4770      	bx	lr
     6f8:	41008000 	.word	0x41008000

000006fc <GRID_AUX_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void GRID_AUX_init(void)
{
     6fc:	b510      	push	{r4, lr}
     6fe:	b082      	sub	sp, #8
	GRID_AUX_CLOCK_init();
     700:	4b06      	ldr	r3, [pc, #24]	; (71c <GRID_AUX_init+0x20>)
     702:	4798      	blx	r3
	usart_async_init(&GRID_AUX, SERCOM2, GRID_AUX_buffer, GRID_AUX_BUFFER_SIZE, (void *)NULL);
     704:	2300      	movs	r3, #0
     706:	9300      	str	r3, [sp, #0]
     708:	2310      	movs	r3, #16
     70a:	4a05      	ldr	r2, [pc, #20]	; (720 <GRID_AUX_init+0x24>)
     70c:	4905      	ldr	r1, [pc, #20]	; (724 <GRID_AUX_init+0x28>)
     70e:	4806      	ldr	r0, [pc, #24]	; (728 <GRID_AUX_init+0x2c>)
     710:	4c06      	ldr	r4, [pc, #24]	; (72c <GRID_AUX_init+0x30>)
     712:	47a0      	blx	r4
	GRID_AUX_PORT_init();
     714:	4b06      	ldr	r3, [pc, #24]	; (730 <GRID_AUX_init+0x34>)
     716:	4798      	blx	r3
}
     718:	b002      	add	sp, #8
     71a:	bd10      	pop	{r4, pc}
     71c:	00000691 	.word	0x00000691
     720:	20000624 	.word	0x20000624
     724:	41012000 	.word	0x41012000
     728:	20000fb8 	.word	0x20000fb8
     72c:	00004afd 	.word	0x00004afd
     730:	000006b5 	.word	0x000006b5

00000734 <UI_SPI_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     734:	4b2b      	ldr	r3, [pc, #172]	; (7e4 <UI_SPI_PORT_init+0xb0>)
     736:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     73a:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     73e:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     742:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
     746:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     74a:	4a27      	ldr	r2, [pc, #156]	; (7e8 <UI_SPI_PORT_init+0xb4>)
     74c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     750:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
	tmp &= ~PORT_PINCFG_PMUXEN;
     754:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     758:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     75c:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     760:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     764:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     768:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     76c:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     770:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     774:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     778:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     77c:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     780:	4a1a      	ldr	r2, [pc, #104]	; (7ec <UI_SPI_PORT_init+0xb8>)
     782:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     786:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
	tmp &= ~PORT_PINCFG_PMUXEN;
     78a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     78e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     792:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     796:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     79a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     79e:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     7a2:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     7a6:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     7a8:	4a11      	ldr	r2, [pc, #68]	; (7f0 <UI_SPI_PORT_init+0xbc>)
     7aa:	629a      	str	r2, [r3, #40]	; 0x28
     7ac:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
     7b0:	3210      	adds	r2, #16
     7b2:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     7b4:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
     7b8:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     7bc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7c0:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     7c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7c8:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7cc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7d0:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     7d4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     7d8:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     7dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     7e0:	4770      	bx	lr
     7e2:	bf00      	nop
     7e4:	41008000 	.word	0x41008000
     7e8:	c0000010 	.word	0xc0000010
     7ec:	c0000020 	.word	0xc0000020
     7f0:	40020000 	.word	0x40020000

000007f4 <UI_SPI_CLOCK_init>:
     7f4:	4b06      	ldr	r3, [pc, #24]	; (810 <UI_SPI_CLOCK_init+0x1c>)
     7f6:	2241      	movs	r2, #65	; 0x41
     7f8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     7fc:	2243      	movs	r2, #67	; 0x43
     7fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     802:	4a04      	ldr	r2, [pc, #16]	; (814 <UI_SPI_CLOCK_init+0x20>)
     804:	6993      	ldr	r3, [r2, #24]
     806:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     80a:	6193      	str	r3, [r2, #24]
     80c:	4770      	bx	lr
     80e:	bf00      	nop
     810:	40001c00 	.word	0x40001c00
     814:	40000800 	.word	0x40000800

00000818 <UI_SPI_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void UI_SPI_init(void)
{
     818:	b508      	push	{r3, lr}
	UI_SPI_CLOCK_init();
     81a:	4b04      	ldr	r3, [pc, #16]	; (82c <UI_SPI_init+0x14>)
     81c:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
     81e:	4904      	ldr	r1, [pc, #16]	; (830 <UI_SPI_init+0x18>)
     820:	4804      	ldr	r0, [pc, #16]	; (834 <UI_SPI_init+0x1c>)
     822:	4b05      	ldr	r3, [pc, #20]	; (838 <UI_SPI_init+0x20>)
     824:	4798      	blx	r3
	UI_SPI_PORT_init();
     826:	4b05      	ldr	r3, [pc, #20]	; (83c <UI_SPI_init+0x24>)
     828:	4798      	blx	r3
     82a:	bd08      	pop	{r3, pc}
     82c:	000007f5 	.word	0x000007f5
     830:	41014000 	.word	0x41014000
     834:	20000eb8 	.word	0x20000eb8
     838:	00004449 	.word	0x00004449
     83c:	00000735 	.word	0x00000735

00000840 <USART_WEST_CLOCK_init>:
     840:	4b06      	ldr	r3, [pc, #24]	; (85c <USART_WEST_CLOCK_init+0x1c>)
     842:	2241      	movs	r2, #65	; 0x41
     844:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     848:	2242      	movs	r2, #66	; 0x42
     84a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     84e:	4a04      	ldr	r2, [pc, #16]	; (860 <USART_WEST_CLOCK_init+0x20>)
     850:	6a13      	ldr	r3, [r2, #32]
     852:	f043 0301 	orr.w	r3, r3, #1
     856:	6213      	str	r3, [r2, #32]
     858:	4770      	bx	lr
     85a:	bf00      	nop
     85c:	40001c00 	.word	0x40001c00
     860:	40000800 	.word	0x40000800

00000864 <USART_WEST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     864:	4b10      	ldr	r3, [pc, #64]	; (8a8 <USART_WEST_PORT_init+0x44>)
     866:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     86a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     86e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     872:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     876:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     87a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     87e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     882:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     886:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     88a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     88e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     892:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     896:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     89a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     89e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8a2:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     8a6:	4770      	bx	lr
     8a8:	41008000 	.word	0x41008000

000008ac <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
     8ac:	b510      	push	{r4, lr}
     8ae:	b082      	sub	sp, #8
	USART_WEST_CLOCK_init();
     8b0:	4b07      	ldr	r3, [pc, #28]	; (8d0 <USART_WEST_init+0x24>)
     8b2:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
     8b4:	2300      	movs	r3, #0
     8b6:	9300      	str	r3, [sp, #0]
     8b8:	2310      	movs	r3, #16
     8ba:	4a06      	ldr	r2, [pc, #24]	; (8d4 <USART_WEST_init+0x28>)
     8bc:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     8c0:	4805      	ldr	r0, [pc, #20]	; (8d8 <USART_WEST_init+0x2c>)
     8c2:	4c06      	ldr	r4, [pc, #24]	; (8dc <USART_WEST_init+0x30>)
     8c4:	47a0      	blx	r4
	USART_WEST_PORT_init();
     8c6:	4b06      	ldr	r3, [pc, #24]	; (8e0 <USART_WEST_init+0x34>)
     8c8:	4798      	blx	r3
}
     8ca:	b002      	add	sp, #8
     8cc:	bd10      	pop	{r4, pc}
     8ce:	bf00      	nop
     8d0:	00000841 	.word	0x00000841
     8d4:	20000634 	.word	0x20000634
     8d8:	20001138 	.word	0x20001138
     8dc:	00004afd 	.word	0x00004afd
     8e0:	00000865 	.word	0x00000865

000008e4 <SYS_I2C_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     8e4:	4b16      	ldr	r3, [pc, #88]	; (940 <SYS_I2C_PORT_init+0x5c>)
     8e6:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
     8ea:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     8ee:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8f2:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
     8f6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     8fa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8fe:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     902:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     906:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     90a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     90e:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     912:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
     916:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     91a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     91e:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
     922:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     926:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     92a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     92e:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     932:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     936:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     93a:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
     93e:	4770      	bx	lr
     940:	41008000 	.word	0x41008000

00000944 <SYS_I2C_CLOCK_init>:
     944:	4b06      	ldr	r3, [pc, #24]	; (960 <SYS_I2C_CLOCK_init+0x1c>)
     946:	2241      	movs	r2, #65	; 0x41
     948:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
     94c:	2242      	movs	r2, #66	; 0x42
     94e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     952:	4a04      	ldr	r2, [pc, #16]	; (964 <SYS_I2C_CLOCK_init+0x20>)
     954:	6a13      	ldr	r3, [r2, #32]
     956:	f043 0302 	orr.w	r3, r3, #2
     95a:	6213      	str	r3, [r2, #32]
     95c:	4770      	bx	lr
     95e:	bf00      	nop
     960:	40001c00 	.word	0x40001c00
     964:	40000800 	.word	0x40000800

00000968 <SYS_I2C_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SYS_I2C_init(void)
{
     968:	b508      	push	{r3, lr}
	SYS_I2C_CLOCK_init();
     96a:	4b04      	ldr	r3, [pc, #16]	; (97c <SYS_I2C_init+0x14>)
     96c:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
     96e:	4904      	ldr	r1, [pc, #16]	; (980 <SYS_I2C_init+0x18>)
     970:	4804      	ldr	r0, [pc, #16]	; (984 <SYS_I2C_init+0x1c>)
     972:	4b05      	ldr	r3, [pc, #20]	; (988 <SYS_I2C_init+0x20>)
     974:	4798      	blx	r3
	SYS_I2C_PORT_init();
     976:	4b05      	ldr	r3, [pc, #20]	; (98c <SYS_I2C_init+0x24>)
     978:	4798      	blx	r3
     97a:	bd08      	pop	{r3, pc}
     97c:	00000945 	.word	0x00000945
     980:	43000400 	.word	0x43000400
     984:	20000f78 	.word	0x20000f78
     988:	000041ed 	.word	0x000041ed
     98c:	000008e5 	.word	0x000008e5

00000990 <USART_SOUTH_CLOCK_init>:
     990:	4b06      	ldr	r3, [pc, #24]	; (9ac <USART_SOUTH_CLOCK_init+0x1c>)
     992:	2241      	movs	r2, #65	; 0x41
     994:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
     998:	2242      	movs	r2, #66	; 0x42
     99a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
     99e:	4a04      	ldr	r2, [pc, #16]	; (9b0 <USART_SOUTH_CLOCK_init+0x20>)
     9a0:	6a13      	ldr	r3, [r2, #32]
     9a2:	f043 0304 	orr.w	r3, r3, #4
     9a6:	6213      	str	r3, [r2, #32]
     9a8:	4770      	bx	lr
     9aa:	bf00      	nop
     9ac:	40001c00 	.word	0x40001c00
     9b0:	40000800 	.word	0x40000800

000009b4 <USART_SOUTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     9b4:	4b10      	ldr	r3, [pc, #64]	; (9f8 <USART_SOUTH_PORT_init+0x44>)
     9b6:	f893 214d 	ldrb.w	r2, [r3, #333]	; 0x14d
	tmp &= ~PORT_PINCFG_PMUXEN;
     9ba:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     9be:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     9c2:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     9c6:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     9ca:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     9ce:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     9d2:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     9d6:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
	tmp &= ~PORT_PINCFG_PMUXEN;
     9da:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     9de:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     9e2:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     9e6:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     9ea:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     9ee:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     9f2:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
     9f6:	4770      	bx	lr
     9f8:	41008000 	.word	0x41008000

000009fc <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
     9fc:	b510      	push	{r4, lr}
     9fe:	b082      	sub	sp, #8
	USART_SOUTH_CLOCK_init();
     a00:	4b06      	ldr	r3, [pc, #24]	; (a1c <USART_SOUTH_init+0x20>)
     a02:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
     a04:	2300      	movs	r3, #0
     a06:	9300      	str	r3, [sp, #0]
     a08:	2310      	movs	r3, #16
     a0a:	4a05      	ldr	r2, [pc, #20]	; (a20 <USART_SOUTH_init+0x24>)
     a0c:	4905      	ldr	r1, [pc, #20]	; (a24 <USART_SOUTH_init+0x28>)
     a0e:	4806      	ldr	r0, [pc, #24]	; (a28 <USART_SOUTH_init+0x2c>)
     a10:	4c06      	ldr	r4, [pc, #24]	; (a2c <USART_SOUTH_init+0x30>)
     a12:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
     a14:	4b06      	ldr	r3, [pc, #24]	; (a30 <USART_SOUTH_init+0x34>)
     a16:	4798      	blx	r3
}
     a18:	b002      	add	sp, #8
     a1a:	bd10      	pop	{r4, pc}
     a1c:	00000991 	.word	0x00000991
     a20:	20000644 	.word	0x20000644
     a24:	43000800 	.word	0x43000800
     a28:	20001188 	.word	0x20001188
     a2c:	00004afd 	.word	0x00004afd
     a30:	000009b5 	.word	0x000009b5

00000a34 <GRID_LED_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a34:	4b29      	ldr	r3, [pc, #164]	; (adc <GRID_LED_PORT_init+0xa8>)
     a36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     a3a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a42:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     a46:	4926      	ldr	r1, [pc, #152]	; (ae0 <GRID_LED_PORT_init+0xac>)
     a48:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a4c:	f893 10de 	ldrb.w	r1, [r3, #222]	; 0xde
	tmp &= ~PORT_PINCFG_PMUXEN;
     a50:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a54:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a58:	f883 10de 	strb.w	r1, [r3, #222]	; 0xde
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a5c:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     a60:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a64:	f041 0102 	orr.w	r1, r1, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a68:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a6c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
     a70:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a74:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a78:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     a7c:	4919      	ldr	r1, [pc, #100]	; (ae4 <GRID_LED_PORT_init+0xb0>)
     a7e:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a82:	f893 10df 	ldrb.w	r1, [r3, #223]	; 0xdf
	tmp &= ~PORT_PINCFG_PMUXEN;
     a86:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a8a:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a8e:	f883 10df 	strb.w	r1, [r3, #223]	; 0xdf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a92:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a96:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a9a:	f041 0120 	orr.w	r1, r1, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a9e:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     aa2:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     aa4:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     aa8:	629a      	str	r2, [r3, #40]	; 0x28
     aaa:	4a0f      	ldr	r2, [pc, #60]	; (ae8 <GRID_LED_PORT_init+0xb4>)
     aac:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     aae:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
     ab2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     ab6:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     aba:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
	tmp &= ~PORT_PINCFG_PMUXEN;
     abe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ac2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ac6:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     aca:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     ace:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     ad2:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ad6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
     ada:	4770      	bx	lr
     adc:	41008000 	.word	0x41008000
     ae0:	c0004000 	.word	0xc0004000
     ae4:	c0008000 	.word	0xc0008000
     ae8:	c0024000 	.word	0xc0024000

00000aec <GRID_LED_CLOCK_init>:
     aec:	4b06      	ldr	r3, [pc, #24]	; (b08 <GRID_LED_CLOCK_init+0x1c>)
     aee:	2241      	movs	r2, #65	; 0x41
     af0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
     af4:	2242      	movs	r2, #66	; 0x42
     af6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
     afa:	4a04      	ldr	r2, [pc, #16]	; (b0c <GRID_LED_CLOCK_init+0x20>)
     afc:	6a13      	ldr	r3, [r2, #32]
     afe:	f043 0308 	orr.w	r3, r3, #8
     b02:	6213      	str	r3, [r2, #32]
     b04:	4770      	bx	lr
     b06:	bf00      	nop
     b08:	40001c00 	.word	0x40001c00
     b0c:	40000800 	.word	0x40000800

00000b10 <GRID_LED_init>:

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}

void GRID_LED_init(void)
{
     b10:	b508      	push	{r3, lr}
	GRID_LED_CLOCK_init();
     b12:	4b04      	ldr	r3, [pc, #16]	; (b24 <GRID_LED_init+0x14>)
     b14:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
     b16:	4904      	ldr	r1, [pc, #16]	; (b28 <GRID_LED_init+0x18>)
     b18:	4804      	ldr	r0, [pc, #16]	; (b2c <GRID_LED_init+0x1c>)
     b1a:	4b05      	ldr	r3, [pc, #20]	; (b30 <GRID_LED_init+0x20>)
     b1c:	4798      	blx	r3
	GRID_LED_PORT_init();
     b1e:	4b05      	ldr	r3, [pc, #20]	; (b34 <GRID_LED_init+0x24>)
     b20:	4798      	blx	r3
     b22:	bd08      	pop	{r3, pc}
     b24:	00000aed 	.word	0x00000aed
     b28:	43000c00 	.word	0x43000c00
     b2c:	200010d4 	.word	0x200010d4
     b30:	00004671 	.word	0x00004671
     b34:	00000a35 	.word	0x00000a35

00000b38 <delay_driver_init>:
}

void delay_driver_init(void)
{
     b38:	b508      	push	{r3, lr}
	delay_init(SysTick);
     b3a:	4802      	ldr	r0, [pc, #8]	; (b44 <delay_driver_init+0xc>)
     b3c:	4b02      	ldr	r3, [pc, #8]	; (b48 <delay_driver_init+0x10>)
     b3e:	4798      	blx	r3
     b40:	bd08      	pop	{r3, pc}
     b42:	bf00      	nop
     b44:	e000e010 	.word	0xe000e010
     b48:	00004099 	.word	0x00004099

00000b4c <USB_DEVICE_INSTANCE_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b4c:	4b1e      	ldr	r3, [pc, #120]	; (bc8 <USB_DEVICE_INSTANCE_PORT_init+0x7c>)
     b4e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     b52:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b54:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     b58:	6299      	str	r1, [r3, #40]	; 0x28
     b5a:	481c      	ldr	r0, [pc, #112]	; (bcc <USB_DEVICE_INSTANCE_PORT_init+0x80>)
     b5c:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b5e:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     b60:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     b64:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     b68:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b6c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     b70:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b74:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b78:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b7c:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     b80:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     b84:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     b90:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b92:	6299      	str	r1, [r3, #40]	; 0x28
     b94:	490e      	ldr	r1, [pc, #56]	; (bd0 <USB_DEVICE_INSTANCE_PORT_init+0x84>)
     b96:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b98:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     b9a:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     b9e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     ba2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ba6:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     baa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     bae:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bb2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     bb6:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     bba:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     bbe:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     bc6:	4770      	bx	lr
     bc8:	41008000 	.word	0x41008000
     bcc:	c0000100 	.word	0xc0000100
     bd0:	c0000200 	.word	0xc0000200

00000bd4 <USB_DEVICE_INSTANCE_CLOCK_init>:
     bd4:	2241      	movs	r2, #65	; 0x41
     bd6:	4b07      	ldr	r3, [pc, #28]	; (bf4 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
     bd8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     bdc:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     be0:	691a      	ldr	r2, [r3, #16]
     be2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     be6:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     be8:	699a      	ldr	r2, [r3, #24]
     bea:	f042 0201 	orr.w	r2, r2, #1
     bee:	619a      	str	r2, [r3, #24]
     bf0:	4770      	bx	lr
     bf2:	bf00      	nop
     bf4:	40001c00 	.word	0x40001c00

00000bf8 <USB_DEVICE_INSTANCE_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_DEVICE_INSTANCE_init(void)
{
     bf8:	b508      	push	{r3, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
     bfa:	4b03      	ldr	r3, [pc, #12]	; (c08 <USB_DEVICE_INSTANCE_init+0x10>)
     bfc:	4798      	blx	r3
	usb_d_init();
     bfe:	4b03      	ldr	r3, [pc, #12]	; (c0c <USB_DEVICE_INSTANCE_init+0x14>)
     c00:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
     c02:	4b03      	ldr	r3, [pc, #12]	; (c10 <USB_DEVICE_INSTANCE_init+0x18>)
     c04:	4798      	blx	r3
     c06:	bd08      	pop	{r3, pc}
     c08:	00000bd5 	.word	0x00000bd5
     c0c:	00004ea9 	.word	0x00004ea9
     c10:	00000b4d 	.word	0x00000b4d

00000c14 <system_init>:
}

void system_init(void)
{
     c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     c18:	4ba1      	ldr	r3, [pc, #644]	; (ea0 <system_init+0x28c>)
     c1a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c1c:	4ba1      	ldr	r3, [pc, #644]	; (ea4 <system_init+0x290>)
     c1e:	2220      	movs	r2, #32
     c20:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c22:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c24:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     c28:	629a      	str	r2, [r3, #40]	; 0x28
     c2a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     c2e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c30:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     c34:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c38:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c3c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
     c40:	6058      	str	r0, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c42:	4e99      	ldr	r6, [pc, #612]	; (ea8 <system_init+0x294>)
     c44:	629e      	str	r6, [r3, #40]	; 0x28
     c46:	4999      	ldr	r1, [pc, #612]	; (eac <system_init+0x298>)
     c48:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c4a:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
     c4e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     c52:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c56:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
     c5a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c5e:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c62:	2180      	movs	r1, #128	; 0x80
     c64:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c68:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     c6c:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     c70:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     c74:	4d8e      	ldr	r5, [pc, #568]	; (eb0 <system_init+0x29c>)
     c76:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c7a:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
     c7e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     c82:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c86:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     c8a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c8e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     c96:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c9a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c9e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     ca2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     ca6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     caa:	f893 10cd 	ldrb.w	r1, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     cae:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     cb2:	f883 10cd 	strb.w	r1, [r3, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     cb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     cba:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     cbe:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     cc2:	f04f 2740 	mov.w	r7, #1073758208	; 0x40004000
     cc6:	f8c3 70a8 	str.w	r7, [r3, #168]	; 0xa8
     cca:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     cce:	f893 40ce 	ldrb.w	r4, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     cd2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     cd6:	f883 40ce 	strb.w	r4, [r3, #206]	; 0xce
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     cda:	f44f 4400 	mov.w	r4, #32768	; 0x8000
     cde:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ce2:	4c74      	ldr	r4, [pc, #464]	; (eb4 <system_init+0x2a0>)
     ce4:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     ce8:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     cec:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
     cf0:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     cf4:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     cf8:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     cfc:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d00:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     d04:	f44f 6400 	mov.w	r4, #2048	; 0x800
     d08:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d0c:	f8df e22c 	ldr.w	lr, [pc, #556]	; f3c <system_init+0x328>
     d10:	f8c3 e128 	str.w	lr, [r3, #296]	; 0x128
     d14:	f8c3 5128 	str.w	r5, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     d18:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     d1c:	f893 514b 	ldrb.w	r5, [r3, #331]	; 0x14b
     d20:	f045 0504 	orr.w	r5, r5, #4
     d24:	f883 514b 	strb.w	r5, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     d28:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d2c:	f893 414b 	ldrb.w	r4, [r3, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
     d30:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d34:	f883 414b 	strb.w	r4, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d38:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d3c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d40:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
     d44:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d48:	f893 214e 	ldrb.w	r2, [r3, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
     d4c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d50:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     d54:	f44f 2280 	mov.w	r2, #262144	; 0x40000
     d58:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d5c:	f8c3 6128 	str.w	r6, [r3, #296]	; 0x128
     d60:	4a55      	ldr	r2, [pc, #340]	; (eb8 <system_init+0x2a4>)
     d62:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d66:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
     d6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d6e:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d72:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
	tmp &= ~PORT_PINCFG_PMUXEN;
     d76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d7a:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d7e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
     d82:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d86:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     d8e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     d92:	494a      	ldr	r1, [pc, #296]	; (ebc <system_init+0x2a8>)
     d94:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d98:	f893 1153 	ldrb.w	r1, [r3, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
     d9c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     da0:	f883 1153 	strb.w	r1, [r3, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     da4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     da8:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     dac:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     db0:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     db4:	4942      	ldr	r1, [pc, #264]	; (ec0 <system_init+0x2ac>)
     db6:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     dba:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
     dbe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     dc2:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     dc6:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     dca:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     dce:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     dd2:	4a3c      	ldr	r2, [pc, #240]	; (ec4 <system_init+0x2b0>)
     dd4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     dd8:	f893 2155 	ldrb.w	r2, [r3, #341]	; 0x155
	tmp &= ~PORT_PINCFG_PMUXEN;
     ddc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     de0:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);




	ADC_0_init();
     de4:	4b38      	ldr	r3, [pc, #224]	; (ec8 <system_init+0x2b4>)
     de6:	4798      	blx	r3
	ADC_1_init();
     de8:	4b38      	ldr	r3, [pc, #224]	; (ecc <system_init+0x2b8>)
     dea:	4798      	blx	r3

	CRC_0_init();
     dec:	4b38      	ldr	r3, [pc, #224]	; (ed0 <system_init+0x2bc>)
     dee:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
     df0:	4b38      	ldr	r3, [pc, #224]	; (ed4 <system_init+0x2c0>)
     df2:	4798      	blx	r3

	FLASH_0_init();
     df4:	4b38      	ldr	r3, [pc, #224]	; (ed8 <system_init+0x2c4>)
     df6:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
     df8:	4c38      	ldr	r4, [pc, #224]	; (edc <system_init+0x2c8>)
     dfa:	6963      	ldr	r3, [r4, #20]
     dfc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     e00:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
     e02:	4b37      	ldr	r3, [pc, #220]	; (ee0 <system_init+0x2cc>)
     e04:	4798      	blx	r3
     e06:	4602      	mov	r2, r0
     e08:	4936      	ldr	r1, [pc, #216]	; (ee4 <system_init+0x2d0>)
     e0a:	4837      	ldr	r0, [pc, #220]	; (ee8 <system_init+0x2d4>)
     e0c:	4d37      	ldr	r5, [pc, #220]	; (eec <system_init+0x2d8>)
     e0e:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
     e10:	4b37      	ldr	r3, [pc, #220]	; (ef0 <system_init+0x2dc>)
     e12:	4798      	blx	r3
	USART_NORTH_init();
     e14:	4b37      	ldr	r3, [pc, #220]	; (ef4 <system_init+0x2e0>)
     e16:	4798      	blx	r3
	GRID_AUX_init();
     e18:	4b37      	ldr	r3, [pc, #220]	; (ef8 <system_init+0x2e4>)
     e1a:	4798      	blx	r3

	UI_SPI_init();
     e1c:	4b37      	ldr	r3, [pc, #220]	; (efc <system_init+0x2e8>)
     e1e:	4798      	blx	r3
	USART_WEST_init();
     e20:	4b37      	ldr	r3, [pc, #220]	; (f00 <system_init+0x2ec>)
     e22:	4798      	blx	r3

	SYS_I2C_init();
     e24:	4b37      	ldr	r3, [pc, #220]	; (f04 <system_init+0x2f0>)
     e26:	4798      	blx	r3
	USART_SOUTH_init();
     e28:	4b37      	ldr	r3, [pc, #220]	; (f08 <system_init+0x2f4>)
     e2a:	4798      	blx	r3

	GRID_LED_init();
     e2c:	4b37      	ldr	r3, [pc, #220]	; (f0c <system_init+0x2f8>)
     e2e:	4798      	blx	r3

	delay_driver_init();
     e30:	4b37      	ldr	r3, [pc, #220]	; (f10 <system_init+0x2fc>)
     e32:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     e34:	6963      	ldr	r3, [r4, #20]
     e36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     e3a:	6163      	str	r3, [r4, #20]
     e3c:	f5a7 5710 	sub.w	r7, r7, #9216	; 0x2400
     e40:	f04f 0840 	mov.w	r8, #64	; 0x40
     e44:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
     e48:	4e32      	ldr	r6, [pc, #200]	; (f14 <system_init+0x300>)
     e4a:	47b0      	blx	r6
     e4c:	4602      	mov	r2, r0
     e4e:	4932      	ldr	r1, [pc, #200]	; (f18 <system_init+0x304>)
     e50:	4832      	ldr	r0, [pc, #200]	; (f1c <system_init+0x308>)
     e52:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
     e54:	6963      	ldr	r3, [r4, #20]
     e56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
     e5a:	6163      	str	r3, [r4, #20]
     e5c:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
     e60:	47b0      	blx	r6
     e62:	4602      	mov	r2, r0
     e64:	492e      	ldr	r1, [pc, #184]	; (f20 <system_init+0x30c>)
     e66:	482f      	ldr	r0, [pc, #188]	; (f24 <system_init+0x310>)
     e68:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
     e6a:	69a3      	ldr	r3, [r4, #24]
     e6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     e70:	61a3      	str	r3, [r4, #24]
     e72:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
     e76:	47b0      	blx	r6
     e78:	4602      	mov	r2, r0
     e7a:	492b      	ldr	r1, [pc, #172]	; (f28 <system_init+0x314>)
     e7c:	482b      	ldr	r0, [pc, #172]	; (f2c <system_init+0x318>)
     e7e:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
     e80:	69a3      	ldr	r3, [r4, #24]
     e82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     e86:	61a3      	str	r3, [r4, #24]
     e88:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
     e8c:	47b0      	blx	r6
     e8e:	4602      	mov	r2, r0
     e90:	4927      	ldr	r1, [pc, #156]	; (f30 <system_init+0x31c>)
     e92:	4828      	ldr	r0, [pc, #160]	; (f34 <system_init+0x320>)
     e94:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	USB_DEVICE_INSTANCE_init();
     e96:	4b28      	ldr	r3, [pc, #160]	; (f38 <system_init+0x324>)
     e98:	4798      	blx	r3
     e9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     e9e:	bf00      	nop
     ea0:	000057a1 	.word	0x000057a1
     ea4:	41008000 	.word	0x41008000
     ea8:	40020000 	.word	0x40020000
     eac:	c0020020 	.word	0xc0020020
     eb0:	c0020000 	.word	0xc0020000
     eb4:	40028000 	.word	0x40028000
     eb8:	c0020004 	.word	0xc0020004
     ebc:	c0000008 	.word	0xc0000008
     ec0:	c0000010 	.word	0xc0000010
     ec4:	c0000020 	.word	0xc0000020
     ec8:	00000381 	.word	0x00000381
     ecc:	00000419 	.word	0x00000419
     ed0:	000004bd 	.word	0x000004bd
     ed4:	000004e5 	.word	0x000004e5
     ed8:	00000529 	.word	0x00000529
     edc:	40000800 	.word	0x40000800
     ee0:	00005f85 	.word	0x00005f85
     ee4:	40002400 	.word	0x40002400
     ee8:	20000f00 	.word	0x20000f00
     eec:	00004819 	.word	0x00004819
     ef0:	000005b5 	.word	0x000005b5
     ef4:	00000659 	.word	0x00000659
     ef8:	000006fd 	.word	0x000006fd
     efc:	00000819 	.word	0x00000819
     f00:	000008ad 	.word	0x000008ad
     f04:	00000969 	.word	0x00000969
     f08:	000009fd 	.word	0x000009fd
     f0c:	00000b11 	.word	0x00000b11
     f10:	00000b39 	.word	0x00000b39
     f14:	00007789 	.word	0x00007789
     f18:	40003800 	.word	0x40003800
     f1c:	20001224 	.word	0x20001224
     f20:	40003c00 	.word	0x40003c00
     f24:	20001118 	.word	0x20001118
     f28:	4101a000 	.word	0x4101a000
     f2c:	20000f20 	.word	0x20000f20
     f30:	4101c000 	.word	0x4101c000
     f34:	20001204 	.word	0x20001204
     f38:	00000bf9 	.word	0x00000bf9
     f3c:	40020800 	.word	0x40020800

00000f40 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
     f40:	b538      	push	{r3, r4, r5, lr}
     f42:	4604      	mov	r4, r0
     f44:	460d      	mov	r5, r1
	
	instance->buffer_depth = buffer_depth;
     f46:	7101      	strb	r1, [r0, #4]
	
	instance->result_format = result_format;
     f48:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
     f4a:	7183      	strb	r3, [r0, #6]
	
	instance->result_average = 0;
     f4c:	2300      	movs	r3, #0
     f4e:	8143      	strh	r3, [r0, #10]
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
     f50:	0048      	lsls	r0, r1, #1
     f52:	4b09      	ldr	r3, [pc, #36]	; (f78 <grid_ain_channel_init+0x38>)
     f54:	4798      	blx	r3
     f56:	6020      	str	r0, [r4, #0]
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
     f58:	b14d      	cbz	r5, f6e <grid_ain_channel_init+0x2e>
     f5a:	2300      	movs	r3, #0
		instance->buffer[i] = 0;
     f5c:	4619      	mov	r1, r3
     f5e:	6822      	ldr	r2, [r4, #0]
     f60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
     f64:	3301      	adds	r3, #1
     f66:	b2db      	uxtb	r3, r3
     f68:	7922      	ldrb	r2, [r4, #4]
     f6a:	429a      	cmp	r2, r3
     f6c:	d8f7      	bhi.n	f5e <grid_ain_channel_init+0x1e>
	}
	
	instance->result_changed = 0;
     f6e:	2000      	movs	r0, #0
     f70:	81a0      	strh	r0, [r4, #12]
	instance->result_value = 0;
     f72:	8120      	strh	r0, [r4, #8]
		
	return 0;
}
     f74:	bd38      	pop	{r3, r4, r5, pc}
     f76:	bf00      	nop
     f78:	0000b0c1 	.word	0x0000b0c1

00000f7c <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
     f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     f80:	4605      	mov	r5, r0
     f82:	4689      	mov	r9, r1
     f84:	4617      	mov	r7, r2
     f86:	4698      	mov	r8, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
     f88:	0100      	lsls	r0, r0, #4
     f8a:	4b0c      	ldr	r3, [pc, #48]	; (fbc <grid_ain_init+0x40>)
     f8c:	4798      	blx	r3
     f8e:	4b0c      	ldr	r3, [pc, #48]	; (fc0 <grid_ain_init+0x44>)
     f90:	6018      	str	r0, [r3, #0]

	for (uint8_t i=0; i<length; i++){
     f92:	b185      	cbz	r5, fb6 <grid_ain_init+0x3a>
     f94:	3d01      	subs	r5, #1
     f96:	b2ed      	uxtb	r5, r5
     f98:	3501      	adds	r5, #1
     f9a:	012d      	lsls	r5, r5, #4
     f9c:	2400      	movs	r4, #0
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
     f9e:	469a      	mov	sl, r3
     fa0:	4e08      	ldr	r6, [pc, #32]	; (fc4 <grid_ain_init+0x48>)
     fa2:	4643      	mov	r3, r8
     fa4:	463a      	mov	r2, r7
     fa6:	4649      	mov	r1, r9
     fa8:	f8da 0000 	ldr.w	r0, [sl]
     fac:	4420      	add	r0, r4
     fae:	47b0      	blx	r6
     fb0:	3410      	adds	r4, #16
	for (uint8_t i=0; i<length; i++){
     fb2:	42ac      	cmp	r4, r5
     fb4:	d1f5      	bne.n	fa2 <grid_ain_init+0x26>
	}

	return 0;
}
     fb6:	2000      	movs	r0, #0
     fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     fbc:	0000b0c1 	.word	0x0000b0c1
     fc0:	2000158c 	.word	0x2000158c
     fc4:	00000f41 	.word	0x00000f41

00000fc8 <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
     fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
     fcc:	0100      	lsls	r0, r0, #4
     fce:	4b3c      	ldr	r3, [pc, #240]	; (10c0 <grid_ain_add_sample+0xf8>)
     fd0:	f8d3 a000 	ldr.w	sl, [r3]
     fd4:	eb0a 0c00 	add.w	ip, sl, r0
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
     fd8:	f89c 6004 	ldrb.w	r6, [ip, #4]
     fdc:	2e00      	cmp	r6, #0
     fde:	d05b      	beq.n	1098 <grid_ain_add_sample+0xd0>
     fe0:	f85a 5000 	ldr.w	r5, [sl, r0]
     fe4:	3d02      	subs	r5, #2
	
		uint16_t current = instance->buffer[i];
     fe6:	2200      	movs	r2, #0
     fe8:	4690      	mov	r8, r2
     fea:	4691      	mov	r9, r2
     fec:	4696      	mov	lr, r2
     fee:	f64f 77ff 	movw	r7, #65535	; 0xffff
     ff2:	4614      	mov	r4, r2
     ff4:	fa5f fb82 	uxtb.w	fp, r2
     ff8:	f835 3f02 	ldrh.w	r3, [r5, #2]!
		
		sum += current;
     ffc:	441c      	add	r4, r3
		
		if (current > maximum){
     ffe:	4573      	cmp	r3, lr
    1000:	bf84      	itt	hi
    1002:	46d8      	movhi	r8, fp
			maximum = current;
    1004:	469e      	movhi	lr, r3
			maximum_index = i;
		}
		
		if (current < minimum){
    1006:	42bb      	cmp	r3, r7
    1008:	bf3c      	itt	cc
    100a:	46d9      	movcc	r9, fp
			minimum = current;
    100c:	461f      	movcc	r7, r3
    100e:	3201      	adds	r2, #1
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    1010:	b2d3      	uxtb	r3, r2
    1012:	42b3      	cmp	r3, r6
    1014:	d3ee      	bcc.n	ff4 <grid_ain_add_sample+0x2c>
			minimum_index = i;
		}
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
    1016:	fbb4 f6f6 	udiv	r6, r4, r6
	
	if (value>average){		
    101a:	b2b6      	uxth	r6, r6
    101c:	428e      	cmp	r6, r1
    101e:	d23f      	bcs.n	10a0 <grid_ain_add_sample+0xd8>
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    1020:	f85a 3000 	ldr.w	r3, [sl, r0]
    1024:	440c      	add	r4, r1
    1026:	f833 2019 	ldrh.w	r2, [r3, r9, lsl #1]
    102a:	1aa4      	subs	r4, r4, r2
		instance->buffer[minimum_index] = value;		
    102c:	f823 1019 	strh.w	r1, [r3, r9, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
		instance->buffer[maximum_index] = value;
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    1030:	f89c 3004 	ldrb.w	r3, [ip, #4]
    1034:	fbb4 f4f3 	udiv	r4, r4, r3
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    1038:	f89c 3006 	ldrb.w	r3, [ip, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    103c:	f89c 5005 	ldrb.w	r5, [ip, #5]
	
	
	uint16_t downsampled = average>>downscale_factor;
    1040:	b2a6      	uxth	r6, r4
	uint8_t downscale_factor = (16-instance->result_resolution);
    1042:	f1c3 0010 	rsb	r0, r3, #16
	uint16_t downsampled = average>>downscale_factor;
    1046:	b2c0      	uxtb	r0, r0
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    1048:	1aeb      	subs	r3, r5, r3
	uint16_t upscaled    = downsampled<<upscale_factor;
    104a:	b2d9      	uxtb	r1, r3
	uint16_t downsampled = average>>downscale_factor;
    104c:	fa46 f300 	asr.w	r3, r6, r0
	uint16_t upscaled    = downsampled<<upscale_factor;
    1050:	b29b      	uxth	r3, r3
    1052:	408b      	lsls	r3, r1
    1054:	b29f      	uxth	r7, r3
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    1056:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    105a:	1b92      	subs	r2, r2, r6
    105c:	2a00      	cmp	r2, #0
    105e:	bfb8      	it	lt
    1060:	4252      	neglt	r2, r2
    1062:	2601      	movs	r6, #1
    1064:	fa06 f000 	lsl.w	r0, r6, r0
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    1068:	f8bc 6008 	ldrh.w	r6, [ip, #8]
    106c:	42be      	cmp	r6, r7
    106e:	d020      	beq.n	10b2 <grid_ain_add_sample+0xea>
    1070:	4282      	cmp	r2, r0
    1072:	dc08      	bgt.n	1086 <grid_ain_add_sample+0xbe>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    1074:	2201      	movs	r2, #1
    1076:	fa02 f505 	lsl.w	r5, r2, r5
    107a:	fa02 f101 	lsl.w	r1, r2, r1
    107e:	1a69      	subs	r1, r5, r1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    1080:	428f      	cmp	r7, r1
    1082:	d000      	beq.n	1086 <grid_ain_add_sample+0xbe>
    1084:	b9c7      	cbnz	r7, 10b8 <grid_ain_add_sample+0xf0>
	average = sum/instance->buffer_depth;
    1086:	f8ac 400a 	strh.w	r4, [ip, #10]
		
		instance->result_average = average;
		instance->result_value = upscaled;
    108a:	f8ac 7008 	strh.w	r7, [ip, #8]
		instance->result_changed = 1;
    108e:	2001      	movs	r0, #1
    1090:	f8ac 000c 	strh.w	r0, [ip, #12]
		return 1;
    1094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t maximum_index = 0;
    1098:	46b0      	mov	r8, r6
	uint8_t minimum_index = 0;
    109a:	46b1      	mov	r9, r6
	uint32_t sum = 0;
    109c:	2400      	movs	r4, #0
    109e:	e7ba      	b.n	1016 <grid_ain_add_sample+0x4e>
		sum = sum - instance->buffer[maximum_index] + value;
    10a0:	f85a 3000 	ldr.w	r3, [sl, r0]
    10a4:	440c      	add	r4, r1
    10a6:	f833 2018 	ldrh.w	r2, [r3, r8, lsl #1]
    10aa:	1aa4      	subs	r4, r4, r2
		instance->buffer[maximum_index] = value;
    10ac:	f823 1018 	strh.w	r1, [r3, r8, lsl #1]
    10b0:	e7be      	b.n	1030 <grid_ain_add_sample+0x68>
	}else{		
		return 0;
    10b2:	2000      	movs	r0, #0
    10b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    10b8:	2000      	movs	r0, #0
	}
	
}
    10ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    10be:	bf00      	nop
    10c0:	2000158c 	.word	0x2000158c

000010c4 <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    10c4:	4b02      	ldr	r3, [pc, #8]	; (10d0 <grid_ain_get_changed+0xc>)
    10c6:	681b      	ldr	r3, [r3, #0]
    10c8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    10cc:	7b00      	ldrb	r0, [r0, #12]
    10ce:	4770      	bx	lr
    10d0:	2000158c 	.word	0x2000158c

000010d4 <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    10d4:	4b09      	ldr	r3, [pc, #36]	; (10fc <grid_ain_get_average+0x28>)
    10d6:	681b      	ldr	r3, [r3, #0]
    10d8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	instance->result_changed = 0;
    10dc:	2300      	movs	r3, #0
    10de:	8183      	strh	r3, [r0, #12]
	
	if (resolution>6 && resolution<15){
    10e0:	1fcb      	subs	r3, r1, #7
    10e2:	b2db      	uxtb	r3, r3
    10e4:	2b07      	cmp	r3, #7
    10e6:	d806      	bhi.n	10f6 <grid_ain_get_average+0x22>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    10e8:	8903      	ldrh	r3, [r0, #8]
    10ea:	7940      	ldrb	r0, [r0, #5]
    10ec:	1a40      	subs	r0, r0, r1
    10ee:	fa43 f000 	asr.w	r0, r3, r0
		
	}
	else{
		return 0;
	}
}
    10f2:	b280      	uxth	r0, r0
    10f4:	4770      	bx	lr
    10f6:	2000      	movs	r0, #0
    10f8:	e7fb      	b.n	10f2 <grid_ain_get_average+0x1e>
    10fa:	bf00      	nop
    10fc:	2000158c 	.word	0x2000158c

00001100 <grid_buffer_init>:
// PORTS




uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
    1100:	b538      	push	{r3, r4, r5, lr}
    1102:	4604      	mov	r4, r0
    1104:	460d      	mov	r5, r1
	
	buf->buffer_length = length;
    1106:	8001      	strh	r1, [r0, #0]
	
	buf->read_length   = 0;
    1108:	2300      	movs	r3, #0
    110a:	81c3      	strh	r3, [r0, #14]
	
	buf->read_start    = 0;
    110c:	8103      	strh	r3, [r0, #8]
	buf->read_stop     = 0;
    110e:	8143      	strh	r3, [r0, #10]
	buf->read_active   = 0;
    1110:	8183      	strh	r3, [r0, #12]
	
	buf->write_start    = 0;
    1112:	8203      	strh	r3, [r0, #16]
	buf->write_stop     = 0;
    1114:	8243      	strh	r3, [r0, #18]
	buf->write_active   = 0;
    1116:	8283      	strh	r3, [r0, #20]
	

	buf->buffer_storage = (uint8_t*) malloc(sizeof(uint8_t)*buf->buffer_length);
    1118:	4608      	mov	r0, r1
    111a:	4b08      	ldr	r3, [pc, #32]	; (113c <grid_buffer_init+0x3c>)
    111c:	4798      	blx	r3
    111e:	6060      	str	r0, [r4, #4]
	
	while (buf->buffer_storage == NULL){
    1120:	b900      	cbnz	r0, 1124 <grid_buffer_init+0x24>
    1122:	e7fe      	b.n	1122 <grid_buffer_init+0x22>
		// TRAP: MALLOC FAILED
	}

	for (uint16_t i=0; i<buf->buffer_length; i++){
    1124:	b145      	cbz	r5, 1138 <grid_buffer_init+0x38>
    1126:	2300      	movs	r3, #0
		buf->buffer_storage[i] = 0;
    1128:	4619      	mov	r1, r3
    112a:	6862      	ldr	r2, [r4, #4]
    112c:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i=0; i<buf->buffer_length; i++){
    112e:	3301      	adds	r3, #1
    1130:	b29b      	uxth	r3, r3
    1132:	8822      	ldrh	r2, [r4, #0]
    1134:	429a      	cmp	r2, r3
    1136:	d8f8      	bhi.n	112a <grid_buffer_init+0x2a>
	}
	
	return 1;
	
}
    1138:	2001      	movs	r0, #1
    113a:	bd38      	pop	{r3, r4, r5, pc}
    113c:	0000b0c1 	.word	0x0000b0c1

00001140 <grid_buffer_write_size>:
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1140:	8903      	ldrh	r3, [r0, #8]
    1142:	8a02      	ldrh	r2, [r0, #16]
    1144:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    1146:	bf8f      	iteee	hi
    1148:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    114a:	8800      	ldrhls	r0, [r0, #0]
    114c:	18c0      	addls	r0, r0, r3
    114e:	1a80      	subls	r0, r0, r2
    1150:	b280      	uxth	r0, r0

	return space;

	
	
}
    1152:	4770      	bx	lr

00001154 <grid_buffer_write_init>:


uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    1154:	b410      	push	{r4}
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1156:	8903      	ldrh	r3, [r0, #8]
    1158:	8a02      	ldrh	r2, [r0, #16]
    115a:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    115c:	bf9c      	itt	ls
    115e:	8804      	ldrhls	r4, [r0, #0]
    1160:	191b      	addls	r3, r3, r4
    1162:	1a9b      	subs	r3, r3, r2
    1164:	b29b      	uxth	r3, r3
	}
	
	
	
	if (space>length){
    1166:	428b      	cmp	r3, r1
    1168:	d90a      	bls.n	1180 <grid_buffer_write_init+0x2c>
		
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    116a:	440a      	add	r2, r1
    116c:	8804      	ldrh	r4, [r0, #0]
    116e:	fb92 f3f4 	sdiv	r3, r2, r4
    1172:	fb04 2213 	mls	r2, r4, r3, r2
    1176:	8242      	strh	r2, [r0, #18]
		
		return length;
    1178:	4608      	mov	r0, r1
	else{
		return 0; // failed
	}
	
	
}
    117a:	f85d 4b04 	ldr.w	r4, [sp], #4
    117e:	4770      	bx	lr
		return 0; // failed
    1180:	2000      	movs	r0, #0
    1182:	e7fa      	b.n	117a <grid_buffer_write_init+0x26>

00001184 <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    1184:	8a83      	ldrh	r3, [r0, #20]
    1186:	6842      	ldr	r2, [r0, #4]
    1188:	54d1      	strb	r1, [r2, r3]
		
	buf->write_active++;
    118a:	8a83      	ldrh	r3, [r0, #20]
    118c:	3301      	adds	r3, #1
	buf->write_active %= buf->buffer_length;
    118e:	b29b      	uxth	r3, r3
    1190:	8801      	ldrh	r1, [r0, #0]
    1192:	fbb3 f2f1 	udiv	r2, r3, r1
    1196:	fb01 3312 	mls	r3, r1, r2, r3
    119a:	8283      	strh	r3, [r0, #20]
		
	return 1;
		

}
    119c:	2001      	movs	r0, #1
    119e:	4770      	bx	lr

000011a0 <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    11a0:	8a83      	ldrh	r3, [r0, #20]
    11a2:	8a42      	ldrh	r2, [r0, #18]
    11a4:	429a      	cmp	r2, r3
    11a6:	d000      	beq.n	11aa <grid_buffer_write_acknowledge+0xa>
    11a8:	e7fe      	b.n	11a8 <grid_buffer_write_acknowledge+0x8>
		
		
		buf->write_start = buf->write_active;
    11aa:	8203      	strh	r3, [r0, #16]
			//TRAP xx
		}
	}
	
	
}
    11ac:	2001      	movs	r0, #1
    11ae:	4770      	bx	lr

000011b0 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    11b0:	8983      	ldrh	r3, [r0, #12]
    11b2:	8942      	ldrh	r2, [r0, #10]
    11b4:	429a      	cmp	r2, r3
    11b6:	d000      	beq.n	11ba <grid_buffer_read_size+0xa>
    11b8:	e7fe      	b.n	11b8 <grid_buffer_read_size+0x8>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    11ba:	8902      	ldrh	r2, [r0, #8]
    11bc:	429a      	cmp	r2, r3
    11be:	d000      	beq.n	11c2 <grid_buffer_read_size+0x12>
    11c0:	e7fe      	b.n	11c0 <grid_buffer_read_size+0x10>
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    11c2:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    11c4:	8a05      	ldrh	r5, [r0, #16]
    11c6:	42ab      	cmp	r3, r5
    11c8:	d025      	beq.n	1216 <grid_buffer_read_size+0x66>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    11ca:	8804      	ldrh	r4, [r0, #0]
    11cc:	b1fc      	cbz	r4, 120e <grid_buffer_read_size+0x5e>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    11ce:	4626      	mov	r6, r4
    11d0:	fb93 f2f4 	sdiv	r2, r3, r4
    11d4:	fb04 3212 	mls	r2, r4, r2, r3
		
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;
    11d8:	b291      	uxth	r1, r2
    11da:	428d      	cmp	r5, r1
    11dc:	d01d      	beq.n	121a <grid_buffer_read_size+0x6a>
		
		if (buf->buffer_storage[index] == '\n'){
    11de:	6840      	ldr	r0, [r0, #4]
    11e0:	5c42      	ldrb	r2, [r0, r1]
    11e2:	2a0a      	cmp	r2, #10
    11e4:	d114      	bne.n	1210 <grid_buffer_read_size+0x60>
    11e6:	2300      	movs	r3, #0
						
			return i+1; // packet length
    11e8:	3301      	adds	r3, #1
    11ea:	b298      	uxth	r0, r3
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    11ec:	bcf0      	pop	{r4, r5, r6, r7}
    11ee:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    11f0:	fb92 f1f6 	sdiv	r1, r2, r6
    11f4:	fb06 2111 	mls	r1, r6, r1, r2
		if (index == buf->write_start) return 0;
    11f8:	b28f      	uxth	r7, r1
    11fa:	42bd      	cmp	r5, r7
    11fc:	d00f      	beq.n	121e <grid_buffer_read_size+0x6e>
    11fe:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    1200:	5dc1      	ldrb	r1, [r0, r7]
    1202:	290a      	cmp	r1, #10
    1204:	d0f0      	beq.n	11e8 <grid_buffer_read_size+0x38>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    1206:	3301      	adds	r3, #1
    1208:	b29b      	uxth	r3, r3
    120a:	42a3      	cmp	r3, r4
    120c:	d1f0      	bne.n	11f0 <grid_buffer_read_size+0x40>
    120e:	e7fe      	b.n	120e <grid_buffer_read_size+0x5e>
    1210:	1c5a      	adds	r2, r3, #1
		if (buf->buffer_storage[index] == '\n'){
    1212:	2300      	movs	r3, #0
    1214:	e7f7      	b.n	1206 <grid_buffer_read_size+0x56>
		return 0;
    1216:	2000      	movs	r0, #0
    1218:	e7e8      	b.n	11ec <grid_buffer_read_size+0x3c>
		if (index == buf->write_start) return 0;
    121a:	2000      	movs	r0, #0
    121c:	e7e6      	b.n	11ec <grid_buffer_read_size+0x3c>
    121e:	2000      	movs	r0, #0
    1220:	e7e4      	b.n	11ec <grid_buffer_read_size+0x3c>

00001222 <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    1222:	8982      	ldrh	r2, [r0, #12]
    1224:	8943      	ldrh	r3, [r0, #10]
    1226:	4293      	cmp	r3, r2
    1228:	d000      	beq.n	122c <grid_buffer_read_init+0xa>
    122a:	e7fe      	b.n	122a <grid_buffer_read_init+0x8>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    122c:	8903      	ldrh	r3, [r0, #8]
    122e:	4293      	cmp	r3, r2
    1230:	d000      	beq.n	1234 <grid_buffer_read_init+0x12>
    1232:	e7fe      	b.n	1232 <grid_buffer_read_init+0x10>
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    1234:	b5f0      	push	{r4, r5, r6, r7, lr}
		while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    1236:	8a05      	ldrh	r5, [r0, #16]
    1238:	42aa      	cmp	r2, r5
    123a:	d031      	beq.n	12a0 <grid_buffer_read_init+0x7e>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    123c:	8804      	ldrh	r4, [r0, #0]
    123e:	b35c      	cbz	r4, 1298 <grid_buffer_read_init+0x76>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1240:	4626      	mov	r6, r4
    1242:	fb92 f3f4 	sdiv	r3, r2, r4
    1246:	fb04 2313 	mls	r3, r4, r3, r2
			
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;	
    124a:	b299      	uxth	r1, r3
    124c:	428d      	cmp	r5, r1
    124e:	d029      	beq.n	12a4 <grid_buffer_read_init+0x82>
					
		if (buf->buffer_storage[index] == '\n'){
    1250:	6847      	ldr	r7, [r0, #4]
    1252:	460b      	mov	r3, r1
    1254:	5c79      	ldrb	r1, [r7, r1]
    1256:	290a      	cmp	r1, #10
    1258:	d11f      	bne.n	129a <grid_buffer_read_init+0x78>
    125a:	2100      	movs	r1, #0
								
			buf->read_stop = (index+1)%buf->buffer_length;
    125c:	3301      	adds	r3, #1
    125e:	fb93 f2f4 	sdiv	r2, r3, r4
    1262:	fb04 3312 	mls	r3, r4, r2, r3
    1266:	8143      	strh	r3, [r0, #10]
					
			buf->read_length = i+1;
    1268:	1c4b      	adds	r3, r1, #1
    126a:	b29b      	uxth	r3, r3
    126c:	81c3      	strh	r3, [r0, #14]
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    126e:	4618      	mov	r0, r3
    1270:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1272:	fb92 f3f6 	sdiv	r3, r2, r6
    1276:	fb06 2313 	mls	r3, r6, r3, r2
		if (index == buf->write_start) return 0;	
    127a:	fa1f fe83 	uxth.w	lr, r3
    127e:	4575      	cmp	r5, lr
    1280:	d012      	beq.n	12a8 <grid_buffer_read_init+0x86>
    1282:	4673      	mov	r3, lr
    1284:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    1286:	f817 e00e 	ldrb.w	lr, [r7, lr]
    128a:	f1be 0f0a 	cmp.w	lr, #10
    128e:	d0e5      	beq.n	125c <grid_buffer_read_init+0x3a>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    1290:	3101      	adds	r1, #1
    1292:	b289      	uxth	r1, r1
    1294:	42a1      	cmp	r1, r4
    1296:	d1ec      	bne.n	1272 <grid_buffer_read_init+0x50>
    1298:	e7fe      	b.n	1298 <grid_buffer_read_init+0x76>
    129a:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    129c:	2100      	movs	r1, #0
    129e:	e7f7      	b.n	1290 <grid_buffer_read_init+0x6e>
		return 0;
    12a0:	2300      	movs	r3, #0
    12a2:	e7e4      	b.n	126e <grid_buffer_read_init+0x4c>
		if (index == buf->write_start) return 0;	
    12a4:	2300      	movs	r3, #0
    12a6:	e7e2      	b.n	126e <grid_buffer_read_init+0x4c>
    12a8:	2300      	movs	r3, #0
    12aa:	e7e0      	b.n	126e <grid_buffer_read_init+0x4c>

000012ac <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    12ac:	8983      	ldrh	r3, [r0, #12]
    12ae:	8941      	ldrh	r1, [r0, #10]
    12b0:	4299      	cmp	r1, r3
    12b2:	d00e      	beq.n	12d2 <grid_buffer_read_character+0x26>
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    12b4:	b410      	push	{r4}
    12b6:	4602      	mov	r2, r0
		
		uint8_t character = buf->buffer_storage[buf->read_active];
    12b8:	6841      	ldr	r1, [r0, #4]
    12ba:	5cc8      	ldrb	r0, [r1, r3]
		
		buf->read_active++;
    12bc:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    12be:	b29b      	uxth	r3, r3
    12c0:	8814      	ldrh	r4, [r2, #0]
    12c2:	fbb3 f1f4 	udiv	r1, r3, r4
    12c6:	fb04 3311 	mls	r3, r4, r1, r3
    12ca:	8193      	strh	r3, [r2, #12]
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    12cc:	f85d 4b04 	ldr.w	r4, [sp], #4
    12d0:	4770      	bx	lr
    12d2:	e7fe      	b.n	12d2 <grid_buffer_read_character+0x26>

000012d4 <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    12d4:	8983      	ldrh	r3, [r0, #12]
    12d6:	8942      	ldrh	r2, [r0, #10]
    12d8:	429a      	cmp	r2, r3
    12da:	d000      	beq.n	12de <grid_buffer_read_acknowledge+0xa>
    12dc:	e7fe      	b.n	12dc <grid_buffer_read_acknowledge+0x8>
		buf->read_start = buf->read_stop;
    12de:	8103      	strh	r3, [r0, #8]
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    12e0:	2001      	movs	r0, #1
    12e2:	4770      	bx	lr

000012e4 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, uint16_t tx_buf_size, uint16_t rx_buf_size, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    12e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    12e8:	4604      	mov	r4, r0
    12ea:	4690      	mov	r8, r2
    12ec:	461f      	mov	r7, r3
    12ee:	f89d 5018 	ldrb.w	r5, [sp, #24]
	
	grid_buffer_init(&por->tx_buffer, tx_buf_size);
    12f2:	f500 7039 	add.w	r0, r0, #740	; 0x2e4
    12f6:	4e33      	ldr	r6, [pc, #204]	; (13c4 <grid_port_init+0xe0>)
    12f8:	47b0      	blx	r6
	grid_buffer_init(&por->rx_buffer, rx_buf_size);
    12fa:	4641      	mov	r1, r8
    12fc:	f504 703f 	add.w	r0, r4, #764	; 0x2fc
    1300:	47b0      	blx	r6
	
	por->cooldown = 0;
    1302:	2300      	movs	r3, #0
    1304:	7023      	strb	r3, [r4, #0]
	
	por->dma_channel = dma;
    1306:	f89d 2020 	ldrb.w	r2, [sp, #32]
    130a:	72a2      	strb	r2, [r4, #10]
	
	por->direction = dir;
    130c:	f89d 201c 	ldrb.w	r2, [sp, #28]
    1310:	7262      	strb	r2, [r4, #9]
	
	por->usart	= usart;
    1312:	6067      	str	r7, [r4, #4]
	por->type		= type;
    1314:	7225      	strb	r5, [r4, #8]
	
	por->tx_double_buffer_status	= 0;
    1316:	81a3      	strh	r3, [r4, #12]
	por->rx_double_buffer_status	= 0;
    1318:	61e3      	str	r3, [r4, #28]
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;		
    131a:	4619      	mov	r1, r3
    131c:	18e2      	adds	r2, r4, r3
    131e:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    1322:	3301      	adds	r3, #1
    1324:	2bc8      	cmp	r3, #200	; 0xc8
    1326:	d1f9      	bne.n	131c <grid_port_init+0x38>
    1328:	2300      	movs	r3, #0
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[i] = 0;
    132a:	4619      	mov	r1, r3
    132c:	18e2      	adds	r2, r4, r3
    132e:	f882 10f0 	strb.w	r1, [r2, #240]	; 0xf0
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    1332:	3301      	adds	r3, #1
    1334:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
    1338:	d1f8      	bne.n	132c <grid_port_init+0x48>
	}
	
	por->partner_fi = 0;
    133a:	2300      	movs	r3, #0
    133c:	f884 3318 	strb.w	r3, [r4, #792]	; 0x318
	
	por->partner_hwcfg = 0;
    1340:	f8c4 3314 	str.w	r3, [r4, #788]	; 0x314
	por->partner_status = 1;
    1344:	2301      	movs	r3, #1
    1346:	f884 331b 	strb.w	r3, [r4, #795]	; 0x31b
	
	
	
	if (type == GRID_PORT_TYPE_USART){	
    134a:	429d      	cmp	r5, r3
    134c:	d004      	beq.n	1358 <grid_port_init+0x74>
			por->dy = 0;
		}
		
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    134e:	2301      	movs	r3, #1
    1350:	f884 331b 	strb.w	r3, [r4, #795]	; 0x31b
    1354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		por->partner_status = 0;
    1358:	2300      	movs	r3, #0
    135a:	f884 331b 	strb.w	r3, [r4, #795]	; 0x31b
		por->partner_fi = 0;
    135e:	f884 3318 	strb.w	r3, [r4, #792]	; 0x318
		if (por->direction == GRID_MSG_NORTH){
    1362:	7a63      	ldrb	r3, [r4, #9]
    1364:	b2db      	uxtb	r3, r3
    1366:	2b11      	cmp	r3, #17
    1368:	d013      	beq.n	1392 <grid_port_init+0xae>
		else if (por->direction == GRID_MSG_EAST){
    136a:	7a63      	ldrb	r3, [r4, #9]
    136c:	b2db      	uxtb	r3, r3
    136e:	2b12      	cmp	r3, #18
    1370:	d017      	beq.n	13a2 <grid_port_init+0xbe>
		else if (por->direction == GRID_MSG_SOUTH){
    1372:	7a63      	ldrb	r3, [r4, #9]
    1374:	b2db      	uxtb	r3, r3
    1376:	2b13      	cmp	r3, #19
    1378:	d01b      	beq.n	13b2 <grid_port_init+0xce>
		else if (por->direction == GRID_MSG_WEST){
    137a:	7a63      	ldrb	r3, [r4, #9]
    137c:	b2db      	uxtb	r3, r3
    137e:	2b14      	cmp	r3, #20
    1380:	d1e8      	bne.n	1354 <grid_port_init+0x70>
			por->dx = -1;
    1382:	23ff      	movs	r3, #255	; 0xff
    1384:	f884 3319 	strb.w	r3, [r4, #793]	; 0x319
			por->dy = 0;
    1388:	2300      	movs	r3, #0
    138a:	f884 331a 	strb.w	r3, [r4, #794]	; 0x31a
    138e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 0;
    1392:	2300      	movs	r3, #0
    1394:	f884 3319 	strb.w	r3, [r4, #793]	; 0x319
			por->dy = 1;
    1398:	2301      	movs	r3, #1
    139a:	f884 331a 	strb.w	r3, [r4, #794]	; 0x31a
    139e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 1;
    13a2:	2301      	movs	r3, #1
    13a4:	f884 3319 	strb.w	r3, [r4, #793]	; 0x319
			por->dy = 0;
    13a8:	2300      	movs	r3, #0
    13aa:	f884 331a 	strb.w	r3, [r4, #794]	; 0x31a
    13ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 0;
    13b2:	2300      	movs	r3, #0
    13b4:	f884 3319 	strb.w	r3, [r4, #793]	; 0x319
			por->dy = -1;
    13b8:	23ff      	movs	r3, #255	; 0xff
    13ba:	f884 331a 	strb.w	r3, [r4, #794]	; 0x31a
    13be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    13c2:	bf00      	nop
    13c4:	00001101 	.word	0x00001101

000013c8 <grid_port_init_all>:
	}
	
}

void grid_port_init_all(void){
    13c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    13cc:	b084      	sub	sp, #16
	
	grid_port_init(&GRID_PORT_N, GRID_BUFFER_TX_SIZE*4, GRID_BUFFER_RX_SIZE*4, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_MSG_NORTH ,0);
    13ce:	2600      	movs	r6, #0
    13d0:	9602      	str	r6, [sp, #8]
    13d2:	2311      	movs	r3, #17
    13d4:	9301      	str	r3, [sp, #4]
    13d6:	2401      	movs	r4, #1
    13d8:	9400      	str	r4, [sp, #0]
    13da:	4b25      	ldr	r3, [pc, #148]	; (1470 <grid_port_init_all+0xa8>)
    13dc:	f44f 7248 	mov.w	r2, #800	; 0x320
    13e0:	4611      	mov	r1, r2
    13e2:	4824      	ldr	r0, [pc, #144]	; (1474 <grid_port_init_all+0xac>)
    13e4:	4d24      	ldr	r5, [pc, #144]	; (1478 <grid_port_init_all+0xb0>)
    13e6:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_E, GRID_BUFFER_TX_SIZE*4, GRID_BUFFER_RX_SIZE*4, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_MSG_EAST  ,1);
    13e8:	9402      	str	r4, [sp, #8]
    13ea:	2312      	movs	r3, #18
    13ec:	9301      	str	r3, [sp, #4]
    13ee:	9400      	str	r4, [sp, #0]
    13f0:	4b22      	ldr	r3, [pc, #136]	; (147c <grid_port_init_all+0xb4>)
    13f2:	f44f 7248 	mov.w	r2, #800	; 0x320
    13f6:	4611      	mov	r1, r2
    13f8:	4821      	ldr	r0, [pc, #132]	; (1480 <grid_port_init_all+0xb8>)
    13fa:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_S, GRID_BUFFER_TX_SIZE*4, GRID_BUFFER_RX_SIZE*4, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_MSG_SOUTH ,2);
    13fc:	f04f 0902 	mov.w	r9, #2
    1400:	f8cd 9008 	str.w	r9, [sp, #8]
    1404:	2313      	movs	r3, #19
    1406:	9301      	str	r3, [sp, #4]
    1408:	9400      	str	r4, [sp, #0]
    140a:	4b1e      	ldr	r3, [pc, #120]	; (1484 <grid_port_init_all+0xbc>)
    140c:	f44f 7248 	mov.w	r2, #800	; 0x320
    1410:	4611      	mov	r1, r2
    1412:	481d      	ldr	r0, [pc, #116]	; (1488 <grid_port_init_all+0xc0>)
    1414:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_W, GRID_BUFFER_TX_SIZE*4, GRID_BUFFER_RX_SIZE*4, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_MSG_WEST  ,3);
    1416:	2703      	movs	r7, #3
    1418:	9702      	str	r7, [sp, #8]
    141a:	2314      	movs	r3, #20
    141c:	9301      	str	r3, [sp, #4]
    141e:	9400      	str	r4, [sp, #0]
    1420:	4b1a      	ldr	r3, [pc, #104]	; (148c <grid_port_init_all+0xc4>)
    1422:	f44f 7248 	mov.w	r2, #800	; 0x320
    1426:	4611      	mov	r1, r2
    1428:	4819      	ldr	r0, [pc, #100]	; (1490 <grid_port_init_all+0xc8>)
    142a:	47a8      	blx	r5
	
	grid_port_init(&GRID_PORT_U, GRID_BUFFER_TX_SIZE*4, GRID_BUFFER_RX_SIZE*4, NULL, GRID_PORT_TYPE_UI, 0, -1);
    142c:	f8df 8068 	ldr.w	r8, [pc, #104]	; 1498 <grid_port_init_all+0xd0>
    1430:	f04f 0aff 	mov.w	sl, #255	; 0xff
    1434:	f8cd a008 	str.w	sl, [sp, #8]
    1438:	9601      	str	r6, [sp, #4]
    143a:	9700      	str	r7, [sp, #0]
    143c:	4633      	mov	r3, r6
    143e:	f44f 7248 	mov.w	r2, #800	; 0x320
    1442:	4611      	mov	r1, r2
    1444:	4640      	mov	r0, r8
    1446:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_H, GRID_BUFFER_TX_SIZE*4, GRID_BUFFER_RX_SIZE*4, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    1448:	4f12      	ldr	r7, [pc, #72]	; (1494 <grid_port_init_all+0xcc>)
    144a:	f8cd a008 	str.w	sl, [sp, #8]
    144e:	9601      	str	r6, [sp, #4]
    1450:	f8cd 9000 	str.w	r9, [sp]
    1454:	4633      	mov	r3, r6
    1456:	f44f 7248 	mov.w	r2, #800	; 0x320
    145a:	4611      	mov	r1, r2
    145c:	4638      	mov	r0, r7
    145e:	47a8      	blx	r5
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    1460:	f888 431b 	strb.w	r4, [r8, #795]	; 0x31b
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    1464:	f887 431b 	strb.w	r4, [r7, #795]	; 0x31b
	
	
}
    1468:	b004      	add	sp, #16
    146a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    146e:	bf00      	nop
    1470:	20001084 	.word	0x20001084
    1474:	20001248 	.word	0x20001248
    1478:	000012e5 	.word	0x000012e5
    147c:	20001034 	.word	0x20001034
    1480:	2000285c 	.word	0x2000285c
    1484:	20001188 	.word	0x20001188
    1488:	20002220 	.word	0x20002220
    148c:	20001138 	.word	0x20001138
    1490:	20001ef0 	.word	0x20001ef0
    1494:	20002540 	.word	0x20002540
    1498:	200015a4 	.word	0x200015a4

0000149c <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por){
    149c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    14a0:	b08f      	sub	sp, #60	; 0x3c
    14a2:	af00      	add	r7, sp, #0
    14a4:	6078      	str	r0, [r7, #4]
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    14a6:	f500 793f 	add.w	r9, r0, #764	; 0x2fc
    14aa:	4648      	mov	r0, r9
    14ac:	4b4f      	ldr	r3, [pc, #316]	; (15ec <grid_port_process_inbound+0x150>)
    14ae:	4798      	blx	r3
	
	if (!packet_size){
    14b0:	b920      	cbnz	r0, 14bc <grid_port_process_inbound+0x20>
    14b2:	2000      	movs	r0, #0
		}	

		
	}
		
}
    14b4:	373c      	adds	r7, #60	; 0x3c
    14b6:	46bd      	mov	sp, r7
    14b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    14bc:	4680      	mov	r8, r0
	}else{
    14be:	f8c7 d000 	str.w	sp, [r7]
		port_array_default[0] = &GRID_PORT_N;
    14c2:	4b4b      	ldr	r3, [pc, #300]	; (15f0 <grid_port_process_inbound+0x154>)
    14c4:	60bb      	str	r3, [r7, #8]
		port_array_default[1] = &GRID_PORT_E;
    14c6:	4b4b      	ldr	r3, [pc, #300]	; (15f4 <grid_port_process_inbound+0x158>)
    14c8:	60fb      	str	r3, [r7, #12]
		port_array_default[2] = &GRID_PORT_S;
    14ca:	4b4b      	ldr	r3, [pc, #300]	; (15f8 <grid_port_process_inbound+0x15c>)
    14cc:	613b      	str	r3, [r7, #16]
		port_array_default[3] = &GRID_PORT_W;
    14ce:	4b4b      	ldr	r3, [pc, #300]	; (15fc <grid_port_process_inbound+0x160>)
    14d0:	617b      	str	r3, [r7, #20]
		port_array_default[4] = &GRID_PORT_U;
    14d2:	4b4b      	ldr	r3, [pc, #300]	; (1600 <grid_port_process_inbound+0x164>)
    14d4:	61bb      	str	r3, [r7, #24]
		port_array_default[5] = &GRID_PORT_H;
    14d6:	4b4b      	ldr	r3, [pc, #300]	; (1604 <grid_port_process_inbound+0x168>)
    14d8:	61fb      	str	r3, [r7, #28]
    14da:	f107 0308 	add.w	r3, r7, #8
    14de:	f107 0120 	add.w	r1, r7, #32
		uint8_t j=0;
    14e2:	2600      	movs	r6, #0
    14e4:	e001      	b.n	14ea <grid_port_process_inbound+0x4e>
		for(uint8_t i=0; i<port_count; i++){
    14e6:	428b      	cmp	r3, r1
    14e8:	d00e      	beq.n	1508 <grid_port_process_inbound+0x6c>
			if (port_array_default[i]->partner_status != 0){
    14ea:	f853 2b04 	ldr.w	r2, [r3], #4
    14ee:	f892 031b 	ldrb.w	r0, [r2, #795]	; 0x31b
    14f2:	2800      	cmp	r0, #0
    14f4:	d0f7      	beq.n	14e6 <grid_port_process_inbound+0x4a>
				port_array[j] = port_array_default[i];
    14f6:	f107 0038 	add.w	r0, r7, #56	; 0x38
    14fa:	eb00 0086 	add.w	r0, r0, r6, lsl #2
    14fe:	f840 2c18 	str.w	r2, [r0, #-24]
				j++;
    1502:	3601      	adds	r6, #1
    1504:	b2f6      	uxtb	r6, r6
    1506:	e7ee      	b.n	14e6 <grid_port_process_inbound+0x4a>
		for (uint8_t i=0; i<port_count; i++)
    1508:	2e00      	cmp	r6, #0
    150a:	d05d      	beq.n	15c8 <grid_port_process_inbound+0x12c>
    150c:	f107 0a20 	add.w	sl, r7, #32
    1510:	1e74      	subs	r4, r6, #1
    1512:	b2e4      	uxtb	r4, r4
    1514:	3401      	adds	r4, #1
    1516:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
    151a:	4655      	mov	r5, sl
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    151c:	f8df b0fc 	ldr.w	fp, [pc, #252]	; 161c <grid_port_process_inbound+0x180>
    1520:	e001      	b.n	1526 <grid_port_process_inbound+0x8a>
		for (uint8_t i=0; i<port_count; i++)
    1522:	42a5      	cmp	r5, r4
    1524:	d00c      	beq.n	1540 <grid_port_process_inbound+0xa4>
			if (port_array[i] != por){
    1526:	f855 0b04 	ldr.w	r0, [r5], #4
    152a:	687b      	ldr	r3, [r7, #4]
    152c:	4283      	cmp	r3, r0
    152e:	d0f8      	beq.n	1522 <grid_port_process_inbound+0x86>
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    1530:	f500 7039 	add.w	r0, r0, #740	; 0x2e4
    1534:	47d8      	blx	fp
    1536:	4580      	cmp	r8, r0
    1538:	d9f3      	bls.n	1522 <grid_port_process_inbound+0x86>
    153a:	f8d7 d000 	ldr.w	sp, [r7]
    153e:	e7b8      	b.n	14b2 <grid_port_process_inbound+0x16>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    1540:	4648      	mov	r0, r9
    1542:	4b31      	ldr	r3, [pc, #196]	; (1608 <grid_port_process_inbound+0x16c>)
    1544:	4798      	blx	r3
    1546:	4580      	cmp	r8, r0
    1548:	d000      	beq.n	154c <grid_port_process_inbound+0xb0>
    154a:	e7fe      	b.n	154a <grid_port_process_inbound+0xae>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    154c:	4c2f      	ldr	r4, [pc, #188]	; (160c <grid_port_process_inbound+0x170>)
    154e:	e001      	b.n	1554 <grid_port_process_inbound+0xb8>
		for (uint8_t i=0; i<port_count; i++)
    1550:	45aa      	cmp	sl, r5
    1552:	d03e      	beq.n	15d2 <grid_port_process_inbound+0x136>
			if (port_array[i] != por){
    1554:	f85a 0b04 	ldr.w	r0, [sl], #4
    1558:	687b      	ldr	r3, [r7, #4]
    155a:	4283      	cmp	r3, r0
    155c:	d0f8      	beq.n	1550 <grid_port_process_inbound+0xb4>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    155e:	4641      	mov	r1, r8
    1560:	f500 7039 	add.w	r0, r0, #740	; 0x2e4
    1564:	47a0      	blx	r4
    1566:	e7f3      	b.n	1550 <grid_port_process_inbound+0xb4>
			for (uint8_t i=0; i<port_count; i++){
    1568:	42a5      	cmp	r5, r4
    156a:	d009      	beq.n	1580 <grid_port_process_inbound+0xe4>
				if (port_array[i] != por){
    156c:	f854 0b04 	ldr.w	r0, [r4], #4
    1570:	687b      	ldr	r3, [r7, #4]
    1572:	4283      	cmp	r3, r0
    1574:	d0f8      	beq.n	1568 <grid_port_process_inbound+0xcc>
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    1576:	6839      	ldr	r1, [r7, #0]
    1578:	f500 7039 	add.w	r0, r0, #740	; 0x2e4
    157c:	47d8      	blx	fp
    157e:	e7f3      	b.n	1568 <grid_port_process_inbound+0xcc>
    1580:	f10a 0a01 	add.w	sl, sl, #1
		for (uint16_t j=0; j<packet_size; j++)
    1584:	fa1f f38a 	uxth.w	r3, sl
    1588:	4543      	cmp	r3, r8
    158a:	d208      	bcs.n	159e <grid_port_process_inbound+0x102>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    158c:	4648      	mov	r0, r9
    158e:	4b20      	ldr	r3, [pc, #128]	; (1610 <grid_port_process_inbound+0x174>)
    1590:	4798      	blx	r3
    1592:	6038      	str	r0, [r7, #0]
			for (uint8_t i=0; i<port_count; i++){
    1594:	2e00      	cmp	r6, #0
    1596:	d0f3      	beq.n	1580 <grid_port_process_inbound+0xe4>
    1598:	f107 0420 	add.w	r4, r7, #32
    159c:	e7e6      	b.n	156c <grid_port_process_inbound+0xd0>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    159e:	4648      	mov	r0, r9
    15a0:	4b1c      	ldr	r3, [pc, #112]	; (1614 <grid_port_process_inbound+0x178>)
    15a2:	4798      	blx	r3
		for (uint8_t i=0; i<port_count; i++)
    15a4:	2e00      	cmp	r6, #0
    15a6:	d085      	beq.n	14b4 <grid_port_process_inbound+0x18>
    15a8:	f107 0420 	add.w	r4, r7, #32
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    15ac:	4e1a      	ldr	r6, [pc, #104]	; (1618 <grid_port_process_inbound+0x17c>)
    15ae:	e002      	b.n	15b6 <grid_port_process_inbound+0x11a>
		for (uint8_t i=0; i<port_count; i++)
    15b0:	42a5      	cmp	r5, r4
    15b2:	f43f af7f 	beq.w	14b4 <grid_port_process_inbound+0x18>
			if (port_array[i] != por){
    15b6:	f854 0b04 	ldr.w	r0, [r4], #4
    15ba:	687b      	ldr	r3, [r7, #4]
    15bc:	4283      	cmp	r3, r0
    15be:	d0f7      	beq.n	15b0 <grid_port_process_inbound+0x114>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    15c0:	f500 7039 	add.w	r0, r0, #740	; 0x2e4
    15c4:	47b0      	blx	r6
    15c6:	e7f3      	b.n	15b0 <grid_port_process_inbound+0x114>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    15c8:	4648      	mov	r0, r9
    15ca:	4b0f      	ldr	r3, [pc, #60]	; (1608 <grid_port_process_inbound+0x16c>)
    15cc:	4798      	blx	r3
    15ce:	4540      	cmp	r0, r8
    15d0:	d1bb      	bne.n	154a <grid_port_process_inbound+0xae>
    15d2:	1e75      	subs	r5, r6, #1
    15d4:	b2ed      	uxtb	r5, r5
    15d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
    15da:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    15de:	3d14      	subs	r5, #20
		for (uint8_t i=0; i<port_count; i++)
    15e0:	f04f 0a00 	mov.w	sl, #0
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    15e4:	f8df b038 	ldr.w	fp, [pc, #56]	; 1620 <grid_port_process_inbound+0x184>
    15e8:	e7d0      	b.n	158c <grid_port_process_inbound+0xf0>
    15ea:	bf00      	nop
    15ec:	000011b1 	.word	0x000011b1
    15f0:	20001248 	.word	0x20001248
    15f4:	2000285c 	.word	0x2000285c
    15f8:	20002220 	.word	0x20002220
    15fc:	20001ef0 	.word	0x20001ef0
    1600:	200015a4 	.word	0x200015a4
    1604:	20002540 	.word	0x20002540
    1608:	00001223 	.word	0x00001223
    160c:	00001155 	.word	0x00001155
    1610:	000012ad 	.word	0x000012ad
    1614:	000012d5 	.word	0x000012d5
    1618:	000011a1 	.word	0x000011a1
    161c:	00001141 	.word	0x00001141
    1620:	00001185 	.word	0x00001185

00001624 <grid_port_process_outbound_usb>:

volatile uint8_t temp[500];

volatile uint8_t usb_debug[10];

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    1624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1628:	b09b      	sub	sp, #108	; 0x6c
    162a:	af06      	add	r7, sp, #24
    162c:	6438      	str	r0, [r7, #64]	; 0x40
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    162e:	f500 7639 	add.w	r6, r0, #740	; 0x2e4
    1632:	4630      	mov	r0, r6
    1634:	4b89      	ldr	r3, [pc, #548]	; (185c <grid_port_process_outbound_usb+0x238>)
    1636:	4798      	blx	r3
	
	if (!length){		
    1638:	b918      	cbnz	r0, 1642 <grid_port_process_outbound_usb+0x1e>
				
		
	}
	
	
}
    163a:	3754      	adds	r7, #84	; 0x54
    163c:	46bd      	mov	sp, r7
    163e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1642:	4604      	mov	r4, r0
		grid_buffer_read_init(&por->tx_buffer);
    1644:	4630      	mov	r0, r6
    1646:	4b86      	ldr	r3, [pc, #536]	; (1860 <grid_port_process_outbound_usb+0x23c>)
    1648:	4798      	blx	r3
    164a:	2500      	movs	r5, #0
			temp[i] = grid_buffer_read_character(&por->tx_buffer);
    164c:	f8df 924c 	ldr.w	r9, [pc, #588]	; 189c <grid_port_process_outbound_usb+0x278>
    1650:	f8df 8214 	ldr.w	r8, [pc, #532]	; 1868 <grid_port_process_outbound_usb+0x244>
    1654:	4630      	mov	r0, r6
    1656:	47c8      	blx	r9
    1658:	f808 0005 	strb.w	r0, [r8, r5]
		for (uint8_t i = 0; i<length; i++){
    165c:	3501      	adds	r5, #1
    165e:	b2ed      	uxtb	r5, r5
    1660:	b2ab      	uxth	r3, r5
    1662:	429c      	cmp	r4, r3
    1664:	d8f6      	bhi.n	1654 <grid_port_process_outbound_usb+0x30>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    1666:	4630      	mov	r0, r6
    1668:	4b7e      	ldr	r3, [pc, #504]	; (1864 <grid_port_process_outbound_usb+0x240>)
    166a:	4798      	blx	r3
		uint8_t id = grid_msg_get_id(temp);		
    166c:	4d7e      	ldr	r5, [pc, #504]	; (1868 <grid_port_process_outbound_usb+0x244>)
    166e:	4628      	mov	r0, r5
    1670:	4b7e      	ldr	r3, [pc, #504]	; (186c <grid_port_process_outbound_usb+0x248>)
    1672:	4798      	blx	r3
    1674:	63b8      	str	r0, [r7, #56]	; 0x38
		int8_t dx = grid_msg_get_dx(temp) - GRID_SYS_DEFAULT_POSITION;
    1676:	4628      	mov	r0, r5
    1678:	4b7d      	ldr	r3, [pc, #500]	; (1870 <grid_port_process_outbound_usb+0x24c>)
    167a:	4798      	blx	r3
    167c:	387f      	subs	r0, #127	; 0x7f
    167e:	b243      	sxtb	r3, r0
    1680:	627b      	str	r3, [r7, #36]	; 0x24
		int8_t dy = grid_msg_get_dy(temp) - GRID_SYS_DEFAULT_POSITION;		
    1682:	4628      	mov	r0, r5
    1684:	4b7b      	ldr	r3, [pc, #492]	; (1874 <grid_port_process_outbound_usb+0x250>)
    1686:	4798      	blx	r3
    1688:	387f      	subs	r0, #127	; 0x7f
    168a:	b242      	sxtb	r2, r0
    168c:	617a      	str	r2, [r7, #20]
		uint8_t age = grid_msg_get_age(temp);
    168e:	4628      	mov	r0, r5
    1690:	4b79      	ldr	r3, [pc, #484]	; (1878 <grid_port_process_outbound_usb+0x254>)
    1692:	4798      	blx	r3
    1694:	6378      	str	r0, [r7, #52]	; 0x34
		uint8_t error_flag = 0;
    1696:	2600      	movs	r6, #0
    1698:	f887 604f 	strb.w	r6, [r7, #79]	; 0x4f
					midi_channel = (256-dy)%16;
    169c:	697a      	ldr	r2, [r7, #20]
    169e:	633a      	str	r2, [r7, #48]	; 0x30
    16a0:	f5c2 7380 	rsb	r3, r2, #256	; 0x100
    16a4:	1af2      	subs	r2, r6, r3
    16a6:	f003 030f 	and.w	r3, r3, #15
    16aa:	f002 020f 	and.w	r2, r2, #15
    16ae:	bf58      	it	pl
    16b0:	4253      	negpl	r3, r2
    16b2:	b2da      	uxtb	r2, r3
    16b4:	61fa      	str	r2, [r7, #28]
					midi_param1  = (64+midi_param1 + 16*dx)%128;
    16b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    16b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    16ba:	011b      	lsls	r3, r3, #4
    16bc:	61bb      	str	r3, [r7, #24]
    16be:	623a      	str	r2, [r7, #32]
    16c0:	1e63      	subs	r3, r4, #1
    16c2:	b29b      	uxth	r3, r3
    16c4:	f103 0a01 	add.w	sl, r3, #1
    16c8:	46b3      	mov	fp, r6
    16ca:	647e      	str	r6, [r7, #68]	; 0x44
			if (temp[i] == GRID_MSG_START_OF_TEXT){
    16cc:	46a9      	mov	r9, r5
    16ce:	e006      	b.n	16de <grid_port_process_outbound_usb+0xba>
				current_start = i;
    16d0:	fa5f f68b 	uxtb.w	r6, fp
    16d4:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t i=0; i<length; i++){
    16d8:	45d3      	cmp	fp, sl
    16da:	f000 816f 	beq.w	19bc <grid_port_process_outbound_usb+0x398>
			if (temp[i] == GRID_MSG_START_OF_TEXT){
    16de:	f819 300b 	ldrb.w	r3, [r9, fp]
    16e2:	b2db      	uxtb	r3, r3
    16e4:	2b02      	cmp	r3, #2
    16e6:	d0f3      	beq.n	16d0 <grid_port_process_outbound_usb+0xac>
			else if (temp[i] == GRID_MSG_END_OF_TEXT && current_start!=0){
    16e8:	f819 300b 	ldrb.w	r3, [r9, fp]
    16ec:	b2db      	uxtb	r3, r3
    16ee:	2b03      	cmp	r3, #3
    16f0:	d1f0      	bne.n	16d4 <grid_port_process_outbound_usb+0xb0>
    16f2:	2e00      	cmp	r6, #0
    16f4:	d0ee      	beq.n	16d4 <grid_port_process_outbound_usb+0xb0>
				uint8_t msg_protocol = grid_sys_read_hex_string_value(&temp[current_start+1], 2, &error_flag);			
    16f6:	4634      	mov	r4, r6
    16f8:	1c70      	adds	r0, r6, #1
    16fa:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    16fe:	2102      	movs	r1, #2
    1700:	4448      	add	r0, r9
    1702:	4b5e      	ldr	r3, [pc, #376]	; (187c <grid_port_process_outbound_usb+0x258>)
    1704:	4798      	blx	r3
				if (msg_protocol == GRID_MSG_PROTOCOL_MIDI){
    1706:	f010 05ff 	ands.w	r5, r0, #255	; 0xff
    170a:	d01b      	beq.n	1744 <grid_port_process_outbound_usb+0x120>
				else if (msg_protocol == GRID_MSG_PROTOCOL_LED){
    170c:	2d03      	cmp	r5, #3
    170e:	d06f      	beq.n	17f0 <grid_port_process_outbound_usb+0x1cc>
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
    1710:	2d01      	cmp	r5, #1
    1712:	f000 80c5 	beq.w	18a0 <grid_port_process_outbound_usb+0x27c>
				else if (msg_protocol == GRID_MSG_PROTOCOL_MOUSE){
    1716:	2d02      	cmp	r5, #2
    1718:	f000 814e 	beq.w	19b8 <grid_port_process_outbound_usb+0x394>
					sprintf(&por->tx_double_buffer[output_cursor], "[UNKNOWN] -> Protocol: %d\n", msg_protocol);
    171c:	6c7d      	ldr	r5, [r7, #68]	; 0x44
    171e:	f105 0428 	add.w	r4, r5, #40	; 0x28
    1722:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1724:	441c      	add	r4, r3
    1726:	b2c2      	uxtb	r2, r0
    1728:	4955      	ldr	r1, [pc, #340]	; (1880 <grid_port_process_outbound_usb+0x25c>)
    172a:	4620      	mov	r0, r4
    172c:	4b55      	ldr	r3, [pc, #340]	; (1884 <grid_port_process_outbound_usb+0x260>)
    172e:	4798      	blx	r3
					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1730:	4620      	mov	r0, r4
    1732:	4b55      	ldr	r3, [pc, #340]	; (1888 <grid_port_process_outbound_usb+0x264>)
    1734:	4798      	blx	r3
    1736:	eb05 0800 	add.w	r8, r5, r0
    173a:	fa5f f388 	uxtb.w	r3, r8
    173e:	647b      	str	r3, [r7, #68]	; 0x44
				current_start = 0;
    1740:	2600      	movs	r6, #0
    1742:	e7c7      	b.n	16d4 <grid_port_process_outbound_usb+0xb0>
					uint8_t midi_channel = grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1744:	1cf0      	adds	r0, r6, #3
    1746:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    174a:	2102      	movs	r1, #2
    174c:	4448      	add	r0, r9
    174e:	4b4b      	ldr	r3, [pc, #300]	; (187c <grid_port_process_outbound_usb+0x258>)
    1750:	4798      	blx	r3
					uint8_t midi_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1752:	1d70      	adds	r0, r6, #5
    1754:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1758:	2102      	movs	r1, #2
    175a:	4448      	add	r0, r9
    175c:	4b47      	ldr	r3, [pc, #284]	; (187c <grid_port_process_outbound_usb+0x258>)
    175e:	4798      	blx	r3
    1760:	fa5f f880 	uxtb.w	r8, r0
					uint8_t midi_param1  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1764:	1df0      	adds	r0, r6, #7
    1766:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    176a:	2102      	movs	r1, #2
    176c:	4448      	add	r0, r9
    176e:	4b43      	ldr	r3, [pc, #268]	; (187c <grid_port_process_outbound_usb+0x258>)
    1770:	4798      	blx	r3
    1772:	4604      	mov	r4, r0
					uint8_t midi_param2  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
    1774:	f106 0009 	add.w	r0, r6, #9
    1778:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    177c:	2102      	movs	r1, #2
    177e:	4448      	add	r0, r9
    1780:	4b3e      	ldr	r3, [pc, #248]	; (187c <grid_port_process_outbound_usb+0x258>)
    1782:	4798      	blx	r3
					sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [MIDI] Ch: %d  Cmd: %d  Param1: %d  Param2: %d\n",					
    1784:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1786:	3328      	adds	r3, #40	; 0x28
    1788:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    178a:	441a      	add	r2, r3
    178c:	4616      	mov	r6, r2
					midi_param1  = (64+midi_param1 + 16*dx)%128;
    178e:	b2e4      	uxtb	r4, r4
    1790:	3440      	adds	r4, #64	; 0x40
    1792:	69b9      	ldr	r1, [r7, #24]
    1794:	440c      	add	r4, r1
    1796:	4263      	negs	r3, r4
    1798:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    179c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    17a0:	bf58      	it	pl
    17a2:	425c      	negpl	r4, r3
    17a4:	b2e4      	uxtb	r4, r4
    17a6:	b2c3      	uxtb	r3, r0
					sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [MIDI] Ch: %d  Cmd: %d  Param1: %d  Param2: %d\n",					
    17a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    17aa:	9305      	str	r3, [sp, #20]
    17ac:	9404      	str	r4, [sp, #16]
    17ae:	f8cd 800c 	str.w	r8, [sp, #12]
    17b2:	6a39      	ldr	r1, [r7, #32]
    17b4:	9102      	str	r1, [sp, #8]
    17b6:	6b79      	ldr	r1, [r7, #52]	; 0x34
    17b8:	9101      	str	r1, [sp, #4]
    17ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
    17bc:	9100      	str	r1, [sp, #0]
    17be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    17c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
    17c2:	4932      	ldr	r1, [pc, #200]	; (188c <grid_port_process_outbound_usb+0x268>)
    17c4:	62be      	str	r6, [r7, #40]	; 0x28
    17c6:	4630      	mov	r0, r6
    17c8:	4e2e      	ldr	r6, [pc, #184]	; (1884 <grid_port_process_outbound_usb+0x260>)
    17ca:	47b0      	blx	r6
					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    17cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    17ce:	4b2e      	ldr	r3, [pc, #184]	; (1888 <grid_port_process_outbound_usb+0x264>)
    17d0:	4798      	blx	r3
    17d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    17d4:	4418      	add	r0, r3
    17d6:	b2c3      	uxtb	r3, r0
    17d8:	647b      	str	r3, [r7, #68]	; 0x44
					audiodf_midi_xfer_packet(midi_command>>4, midi_command|midi_channel, midi_param1, midi_param2);	
    17da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    17dc:	4622      	mov	r2, r4
    17de:	69f9      	ldr	r1, [r7, #28]
    17e0:	ea48 0101 	orr.w	r1, r8, r1
    17e4:	ea4f 1018 	mov.w	r0, r8, lsr #4
    17e8:	4c29      	ldr	r4, [pc, #164]	; (1890 <grid_port_process_outbound_usb+0x26c>)
    17ea:	47a0      	blx	r4
				current_start = 0;
    17ec:	462e      	mov	r6, r5
    17ee:	e771      	b.n	16d4 <grid_port_process_outbound_usb+0xb0>
					if (dx == 0 && dy == 0){
    17f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    17f2:	2b00      	cmp	r3, #0
    17f4:	f040 80de 	bne.w	19b4 <grid_port_process_outbound_usb+0x390>
    17f8:	697b      	ldr	r3, [r7, #20]
    17fa:	b10b      	cbz	r3, 1800 <grid_port_process_outbound_usb+0x1dc>
				current_start = 0;
    17fc:	2600      	movs	r6, #0
    17fe:	e769      	b.n	16d4 <grid_port_process_outbound_usb+0xb0>
						uint8_t led_layer = grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1800:	1cf0      	adds	r0, r6, #3
    1802:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1806:	2102      	movs	r1, #2
    1808:	4448      	add	r0, r9
    180a:	4b1c      	ldr	r3, [pc, #112]	; (187c <grid_port_process_outbound_usb+0x258>)
    180c:	4798      	blx	r3
    180e:	4606      	mov	r6, r0
						uint8_t led_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1810:	1d60      	adds	r0, r4, #5
    1812:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1816:	2102      	movs	r1, #2
    1818:	4448      	add	r0, r9
    181a:	4b18      	ldr	r3, [pc, #96]	; (187c <grid_port_process_outbound_usb+0x258>)
    181c:	4798      	blx	r3
    181e:	4605      	mov	r5, r0
						uint8_t led_number  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1820:	1de0      	adds	r0, r4, #7
    1822:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1826:	2102      	movs	r1, #2
    1828:	4448      	add	r0, r9
    182a:	4b14      	ldr	r3, [pc, #80]	; (187c <grid_port_process_outbound_usb+0x258>)
    182c:	4798      	blx	r3
    182e:	4680      	mov	r8, r0
						uint8_t led_value  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
    1830:	f104 0009 	add.w	r0, r4, #9
    1834:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1838:	2102      	movs	r1, #2
    183a:	4448      	add	r0, r9
    183c:	4b0f      	ldr	r3, [pc, #60]	; (187c <grid_port_process_outbound_usb+0x258>)
    183e:	4798      	blx	r3
						if (led_command == GRID_MSG_COMMAND_LED_SET_PHASE){
    1840:	b2ed      	uxtb	r5, r5
    1842:	2d63      	cmp	r5, #99	; 0x63
    1844:	d001      	beq.n	184a <grid_port_process_outbound_usb+0x226>
				current_start = 0;
    1846:	2600      	movs	r6, #0
    1848:	e744      	b.n	16d4 <grid_port_process_outbound_usb+0xb0>
							grid_led_set_phase(&grid_led_state, led_number, led_layer, led_value);
    184a:	b2c3      	uxtb	r3, r0
    184c:	b2f2      	uxtb	r2, r6
    184e:	fa5f f188 	uxtb.w	r1, r8
    1852:	4810      	ldr	r0, [pc, #64]	; (1894 <grid_port_process_outbound_usb+0x270>)
    1854:	4c10      	ldr	r4, [pc, #64]	; (1898 <grid_port_process_outbound_usb+0x274>)
    1856:	47a0      	blx	r4
				current_start = 0;
    1858:	2600      	movs	r6, #0
    185a:	e73b      	b.n	16d4 <grid_port_process_outbound_usb+0xb0>
    185c:	000011b1 	.word	0x000011b1
    1860:	00001223 	.word	0x00001223
    1864:	000012d5 	.word	0x000012d5
    1868:	20002bac 	.word	0x20002bac
    186c:	0000387d 	.word	0x0000387d
    1870:	0000389d 	.word	0x0000389d
    1874:	000038bd 	.word	0x000038bd
    1878:	000038dd 	.word	0x000038dd
    187c:	000036e5 	.word	0x000036e5
    1880:	0000bad4 	.word	0x0000bad4
    1884:	0000b2e5 	.word	0x0000b2e5
    1888:	0000b32d 	.word	0x0000b32d
    188c:	0000ba44 	.word	0x0000ba44
    1890:	00009f19 	.word	0x00009f19
    1894:	20002b7c 	.word	0x20002b7c
    1898:	00001c35 	.word	0x00001c35
    189c:	000012ad 	.word	0x000012ad
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
    18a0:	f8c7 d010 	str.w	sp, [r7, #16]
					uint8_t key_array_length = (current_stop-current_start-3)/6;
    18a4:	fa5f f38b 	uxtb.w	r3, fp
    18a8:	1b9b      	subs	r3, r3, r6
    18aa:	3b03      	subs	r3, #3
    18ac:	4a46      	ldr	r2, [pc, #280]	; (19c8 <grid_port_process_outbound_usb+0x3a4>)
    18ae:	fb82 1203 	smull	r1, r2, r2, r3
    18b2:	eba2 73e3 	sub.w	r3, r2, r3, asr #31
    18b6:	b2db      	uxtb	r3, r3
    18b8:	4619      	mov	r1, r3
    18ba:	60fb      	str	r3, [r7, #12]
 					struct hiddf_kb_key_descriptors key_array[key_array_length];
    18bc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    18c0:	3307      	adds	r3, #7
    18c2:	f023 0307 	bic.w	r3, r3, #7
    18c6:	ebad 0d03 	sub.w	sp, sp, r3
    18ca:	ab06      	add	r3, sp, #24
    18cc:	461a      	mov	r2, r3
    18ce:	60bb      	str	r3, [r7, #8]
					for(uint8_t j=0; j<key_array_length; j++){
    18d0:	2900      	cmp	r1, #0
    18d2:	d064      	beq.n	199e <grid_port_process_outbound_usb+0x37a>
    18d4:	3403      	adds	r4, #3
    18d6:	eb04 0809 	add.w	r8, r4, r9
    18da:	1e4b      	subs	r3, r1, #1
    18dc:	b2db      	uxtb	r3, r3
    18de:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    18e2:	3609      	adds	r6, #9
    18e4:	eb06 0343 	add.w	r3, r6, r3, lsl #1
    18e8:	444b      	add	r3, r9
    18ea:	62bb      	str	r3, [r7, #40]	; 0x28
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [KEYBOARD] Key: %d Mod: %d Cmd: %d\nHWCFG: %08x\n", 
    18ec:	63fa      	str	r2, [r7, #60]	; 0x3c
    18ee:	f8c7 b004 	str.w	fp, [r7, #4]
    18f2:	f8d7 b044 	ldr.w	fp, [r7, #68]	; 0x44
    18f6:	f8c7 a000 	str.w	sl, [r7]
						uint8_t keyboard_command	= grid_sys_read_hex_string_value(&temp[current_start+3+6*j], 2, &error_flag);
    18fa:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    18fe:	2102      	movs	r1, #2
    1900:	4640      	mov	r0, r8
    1902:	4b32      	ldr	r3, [pc, #200]	; (19cc <grid_port_process_outbound_usb+0x3a8>)
    1904:	4798      	blx	r3
    1906:	4604      	mov	r4, r0
						uint8_t keyboard_modifier	= grid_sys_read_hex_string_value(&temp[current_start+5+6*j], 2, &error_flag);
    1908:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    190c:	2102      	movs	r1, #2
    190e:	eb08 0001 	add.w	r0, r8, r1
    1912:	4b2e      	ldr	r3, [pc, #184]	; (19cc <grid_port_process_outbound_usb+0x3a8>)
    1914:	4798      	blx	r3
    1916:	4605      	mov	r5, r0
						uint8_t keyboard_key		= grid_sys_read_hex_string_value(&temp[current_start+7+6*j], 2, &error_flag);
    1918:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    191c:	2102      	movs	r1, #2
    191e:	f108 0004 	add.w	r0, r8, #4
    1922:	4b2a      	ldr	r3, [pc, #168]	; (19cc <grid_port_process_outbound_usb+0x3a8>)
    1924:	4798      	blx	r3
    1926:	4606      	mov	r6, r0
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [KEYBOARD] Key: %d Mod: %d Cmd: %d\nHWCFG: %08x\n", 
    1928:	f10b 0a28 	add.w	sl, fp, #40	; 0x28
    192c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    192e:	449a      	add	sl, r3
    1930:	4b27      	ldr	r3, [pc, #156]	; (19d0 <grid_port_process_outbound_usb+0x3ac>)
    1932:	4798      	blx	r3
    1934:	9005      	str	r0, [sp, #20]
    1936:	b2e4      	uxtb	r4, r4
    1938:	9404      	str	r4, [sp, #16]
    193a:	b2ed      	uxtb	r5, r5
    193c:	9503      	str	r5, [sp, #12]
    193e:	647e      	str	r6, [r7, #68]	; 0x44
    1940:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    1944:	9302      	str	r3, [sp, #8]
    1946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1948:	9301      	str	r3, [sp, #4]
    194a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    194c:	9300      	str	r3, [sp, #0]
    194e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1950:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1952:	4920      	ldr	r1, [pc, #128]	; (19d4 <grid_port_process_outbound_usb+0x3b0>)
    1954:	4650      	mov	r0, sl
    1956:	4e20      	ldr	r6, [pc, #128]	; (19d8 <grid_port_process_outbound_usb+0x3b4>)
    1958:	47b0      	blx	r6
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);
    195a:	4650      	mov	r0, sl
    195c:	4b1f      	ldr	r3, [pc, #124]	; (19dc <grid_port_process_outbound_usb+0x3b8>)
    195e:	4798      	blx	r3
    1960:	4483      	add	fp, r0
    1962:	fa5f fb8b 	uxtb.w	fp, fp
						uint8_t keyboard_key		= grid_sys_read_hex_string_value(&temp[current_start+7+6*j], 2, &error_flag);
    1966:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    196a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    196c:	700b      	strb	r3, [r1, #0]
						struct hiddf_kb_key_descriptors current_key = {keyboard_key, keyboard_modifier == GRID_MSG_PROTOCOL_KEYBOARD_PARAMETER_MODIFIER, keyboard_command == GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN};
    196e:	2d82      	cmp	r5, #130	; 0x82
    1970:	bf14      	ite	ne
    1972:	2500      	movne	r5, #0
    1974:	2501      	moveq	r5, #1
						key_array[j] = current_key;
    1976:	460b      	mov	r3, r1
    1978:	704d      	strb	r5, [r1, #1]
						struct hiddf_kb_key_descriptors current_key = {keyboard_key, keyboard_modifier == GRID_MSG_PROTOCOL_KEYBOARD_PARAMETER_MODIFIER, keyboard_command == GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN};
    197a:	2c80      	cmp	r4, #128	; 0x80
    197c:	bf14      	ite	ne
    197e:	2400      	movne	r4, #0
    1980:	2401      	moveq	r4, #1
    1982:	708c      	strb	r4, [r1, #2]
    1984:	f108 0806 	add.w	r8, r8, #6
    1988:	3303      	adds	r3, #3
    198a:	63fb      	str	r3, [r7, #60]	; 0x3c
					for(uint8_t j=0; j<key_array_length; j++){
    198c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    198e:	4598      	cmp	r8, r3
    1990:	d1b3      	bne.n	18fa <grid_port_process_outbound_usb+0x2d6>
    1992:	f8c7 b044 	str.w	fp, [r7, #68]	; 0x44
    1996:	f8d7 b004 	ldr.w	fp, [r7, #4]
    199a:	f8d7 a000 	ldr.w	sl, [r7]
					usb_debug[1] = hiddf_keyboard_keys_state_change(key_array, key_array_length);
    199e:	68f9      	ldr	r1, [r7, #12]
    19a0:	68b8      	ldr	r0, [r7, #8]
    19a2:	4b0f      	ldr	r3, [pc, #60]	; (19e0 <grid_port_process_outbound_usb+0x3bc>)
    19a4:	4798      	blx	r3
    19a6:	b2c0      	uxtb	r0, r0
    19a8:	4b0e      	ldr	r3, [pc, #56]	; (19e4 <grid_port_process_outbound_usb+0x3c0>)
    19aa:	7058      	strb	r0, [r3, #1]
    19ac:	f8d7 d010 	ldr.w	sp, [r7, #16]
				current_start = 0;
    19b0:	2600      	movs	r6, #0
    19b2:	e68f      	b.n	16d4 <grid_port_process_outbound_usb+0xb0>
    19b4:	2600      	movs	r6, #0
    19b6:	e68d      	b.n	16d4 <grid_port_process_outbound_usb+0xb0>
    19b8:	2600      	movs	r6, #0
    19ba:	e68b      	b.n	16d4 <grid_port_process_outbound_usb+0xb0>
		cdcdf_acm_write(por->tx_double_buffer, output_cursor);
    19bc:	6c79      	ldr	r1, [r7, #68]	; 0x44
    19be:	6c38      	ldr	r0, [r7, #64]	; 0x40
    19c0:	3028      	adds	r0, #40	; 0x28
    19c2:	4b09      	ldr	r3, [pc, #36]	; (19e8 <grid_port_process_outbound_usb+0x3c4>)
    19c4:	4798      	blx	r3
}
    19c6:	e638      	b.n	163a <grid_port_process_outbound_usb+0x16>
    19c8:	2aaaaaab 	.word	0x2aaaaaab
    19cc:	000036e5 	.word	0x000036e5
    19d0:	0000375d 	.word	0x0000375d
    19d4:	0000ba8c 	.word	0x0000ba8c
    19d8:	0000b2e5 	.word	0x0000b2e5
    19dc:	0000b32d 	.word	0x0000b32d
    19e0:	00009995 	.word	0x00009995
    19e4:	20002da0 	.word	0x20002da0
    19e8:	00009755 	.word	0x00009755

000019ec <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    19ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	// DUMMY HANDLER, DOES NOT DO ANYTHING  !!!!!!!!!!!!!!
	
	uint16_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    19ee:	f500 7539 	add.w	r5, r0, #740	; 0x2e4
    19f2:	4628      	mov	r0, r5
    19f4:	4b0a      	ldr	r3, [pc, #40]	; (1a20 <grid_port_process_outbound_ui+0x34>)
    19f6:	4798      	blx	r3
	
	if (!packet_size){
    19f8:	b900      	cbnz	r0, 19fc <grid_port_process_outbound_ui+0x10>
		grid_buffer_read_acknowledge(&por->tx_buffer);
		
	}
	
	
}
    19fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    19fc:	4606      	mov	r6, r0
		grid_buffer_read_init(&por->tx_buffer);
    19fe:	4628      	mov	r0, r5
    1a00:	4b08      	ldr	r3, [pc, #32]	; (1a24 <grid_port_process_outbound_ui+0x38>)
    1a02:	4798      	blx	r3
    1a04:	2400      	movs	r4, #0
			uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    1a06:	4f08      	ldr	r7, [pc, #32]	; (1a28 <grid_port_process_outbound_ui+0x3c>)
    1a08:	4628      	mov	r0, r5
    1a0a:	47b8      	blx	r7
		for (uint8_t i = 0; i<packet_size; i++){
    1a0c:	3401      	adds	r4, #1
    1a0e:	b2e4      	uxtb	r4, r4
    1a10:	b2a3      	uxth	r3, r4
    1a12:	429e      	cmp	r6, r3
    1a14:	d8f8      	bhi.n	1a08 <grid_port_process_outbound_ui+0x1c>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    1a16:	4628      	mov	r0, r5
    1a18:	4b04      	ldr	r3, [pc, #16]	; (1a2c <grid_port_process_outbound_ui+0x40>)
    1a1a:	4798      	blx	r3
}
    1a1c:	e7ed      	b.n	19fa <grid_port_process_outbound_ui+0xe>
    1a1e:	bf00      	nop
    1a20:	000011b1 	.word	0x000011b1
    1a24:	00001223 	.word	0x00001223
    1a28:	000012ad 	.word	0x000012ad
    1a2c:	000012d5 	.word	0x000012d5

00001a30 <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    1a30:	8983      	ldrh	r3, [r0, #12]
    1a32:	b103      	cbz	r3, 1a36 <grid_port_process_outbound_usart+0x6>
    1a34:	4770      	bx	lr
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    1a36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1a3a:	4605      	mov	r5, r0
		
		uint16_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    1a3c:	f500 7639 	add.w	r6, r0, #740	; 0x2e4
    1a40:	4630      	mov	r0, r6
    1a42:	4b10      	ldr	r3, [pc, #64]	; (1a84 <grid_port_process_outbound_usart+0x54>)
    1a44:	4798      	blx	r3
		
		if (!packet_size){
    1a46:	4607      	mov	r7, r0
    1a48:	b908      	cbnz	r0, 1a4e <grid_port_process_outbound_usart+0x1e>
			
		}
		
	}
	
}
    1a4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			grid_buffer_read_init(&por->tx_buffer);
    1a4e:	4630      	mov	r0, r6
    1a50:	4b0d      	ldr	r3, [pc, #52]	; (1a88 <grid_port_process_outbound_usart+0x58>)
    1a52:	4798      	blx	r3
			por->tx_double_buffer_status = packet_size;
    1a54:	81af      	strh	r7, [r5, #12]
    1a56:	2400      	movs	r4, #0
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    1a58:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1a94 <grid_port_process_outbound_usart+0x64>
    1a5c:	4630      	mov	r0, r6
    1a5e:	47c0      	blx	r8
				por->tx_double_buffer[i] = character;
    1a60:	192b      	adds	r3, r5, r4
    1a62:	f883 0028 	strb.w	r0, [r3, #40]	; 0x28
			for (uint8_t i = 0; i<packet_size; i++){
    1a66:	3401      	adds	r4, #1
    1a68:	b2e4      	uxtb	r4, r4
    1a6a:	b2a3      	uxth	r3, r4
    1a6c:	429f      	cmp	r7, r3
    1a6e:	d8f5      	bhi.n	1a5c <grid_port_process_outbound_usart+0x2c>
			grid_buffer_read_acknowledge(&por->tx_buffer);
    1a70:	4630      	mov	r0, r6
    1a72:	4b06      	ldr	r3, [pc, #24]	; (1a8c <grid_port_process_outbound_usart+0x5c>)
    1a74:	4798      	blx	r3
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    1a76:	89aa      	ldrh	r2, [r5, #12]
    1a78:	f105 0128 	add.w	r1, r5, #40	; 0x28
    1a7c:	6868      	ldr	r0, [r5, #4]
    1a7e:	4b04      	ldr	r3, [pc, #16]	; (1a90 <grid_port_process_outbound_usart+0x60>)
    1a80:	4798      	blx	r3
}
    1a82:	e7e2      	b.n	1a4a <grid_port_process_outbound_usart+0x1a>
    1a84:	000011b1 	.word	0x000011b1
    1a88:	00001223 	.word	0x00001223
    1a8c:	000012d5 	.word	0x000012d5
    1a90:	00004259 	.word	0x00004259
    1a94:	000012ad 	.word	0x000012ad

00001a98 <grid_led_hardware_transfer_complete_cb>:


static void grid_led_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    1a98:	2201      	movs	r2, #1
    1a9a:	4b01      	ldr	r3, [pc, #4]	; (1aa0 <grid_led_hardware_transfer_complete_cb+0x8>)
    1a9c:	701a      	strb	r2, [r3, #0]
    1a9e:	4770      	bx	lr
    1aa0:	20001244 	.word	0x20001244

00001aa4 <grid_led_set_color>:
uint8_t grid_led_set_color(struct grid_led_model* mod, uint32_t led_index, uint8_t led_r, uint8_t led_g, uint8_t led_b){
    1aa4:	b430      	push	{r4, r5}
	if (led_index<mod->led_number){
    1aa6:	7844      	ldrb	r4, [r0, #1]
    1aa8:	428c      	cmp	r4, r1
    1aaa:	d802      	bhi.n	1ab2 <grid_led_set_color+0xe>
		return -1;		
    1aac:	20ff      	movs	r0, #255	; 0xff
}
    1aae:	bc30      	pop	{r4, r5}
    1ab0:	4770      	bx	lr
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    1ab2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    1ab6:	0089      	lsls	r1, r1, #2
    1ab8:	4c09      	ldr	r4, [pc, #36]	; (1ae0 <grid_led_set_color+0x3c>)
    1aba:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    1abe:	68c3      	ldr	r3, [r0, #12]
    1ac0:	505d      	str	r5, [r3, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    1ac2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    1ac6:	68c3      	ldr	r3, [r0, #12]
    1ac8:	440b      	add	r3, r1
    1aca:	605a      	str	r2, [r3, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    1acc:	f89d 3008 	ldrb.w	r3, [sp, #8]
    1ad0:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    1ad4:	68c3      	ldr	r3, [r0, #12]
    1ad6:	4419      	add	r1, r3
    1ad8:	608a      	str	r2, [r1, #8]
		return 0;
    1ada:	2000      	movs	r0, #0
    1adc:	e7e7      	b.n	1aae <grid_led_set_color+0xa>
    1ade:	bf00      	nop
    1ae0:	20001ae0 	.word	0x20001ae0

00001ae4 <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    1ae4:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    1ae6:	4c06      	ldr	r4, [pc, #24]	; (1b00 <grid_led_hardware_init+0x1c>)
    1ae8:	f100 0114 	add.w	r1, r0, #20
    1aec:	4620      	mov	r0, r4
    1aee:	4b05      	ldr	r3, [pc, #20]	; (1b04 <grid_led_hardware_init+0x20>)
    1af0:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_hardware_transfer_complete_cb);
    1af2:	4a05      	ldr	r2, [pc, #20]	; (1b08 <grid_led_hardware_init+0x24>)
    1af4:	2100      	movs	r1, #0
    1af6:	4620      	mov	r0, r4
    1af8:	4b04      	ldr	r3, [pc, #16]	; (1b0c <grid_led_hardware_init+0x28>)
    1afa:	4798      	blx	r3
    1afc:	bd10      	pop	{r4, pc}
    1afe:	bf00      	nop
    1b00:	200010d4 	.word	0x200010d4
    1b04:	00004715 	.word	0x00004715
    1b08:	00001a99 	.word	0x00001a99
    1b0c:	000046e5 	.word	0x000046e5

00001b10 <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    1b10:	7840      	ldrb	r0, [r0, #1]
    1b12:	4770      	bx	lr

00001b14 <grid_led_tick>:

void grid_led_tick(struct grid_led_model* mod){
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    1b14:	7843      	ldrb	r3, [r0, #1]
    1b16:	b1f3      	cbz	r3, 1b56 <grid_led_tick+0x42>
void grid_led_tick(struct grid_led_model* mod){
    1b18:	b410      	push	{r4}
	for (uint8_t j=0; j<mod->led_number; j++){
    1b1a:	2300      	movs	r3, #0
					
		for(uint8_t i=0; i<2; i++){
			uint8_t layer = i;
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    1b1c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    1b20:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    1b24:	6902      	ldr	r2, [r0, #16]
    1b26:	440a      	add	r2, r1
    1b28:	7ad1      	ldrb	r1, [r2, #11]
    1b2a:	7b14      	ldrb	r4, [r2, #12]
    1b2c:	4421      	add	r1, r4
    1b2e:	72d1      	strb	r1, [r2, #11]
    1b30:	7842      	ldrb	r2, [r0, #1]
    1b32:	441a      	add	r2, r3
    1b34:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1b38:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1b3c:	6901      	ldr	r1, [r0, #16]
    1b3e:	440a      	add	r2, r1
    1b40:	7ad1      	ldrb	r1, [r2, #11]
    1b42:	7b14      	ldrb	r4, [r2, #12]
    1b44:	4421      	add	r1, r4
    1b46:	72d1      	strb	r1, [r2, #11]
	for (uint8_t j=0; j<mod->led_number; j++){
    1b48:	3301      	adds	r3, #1
    1b4a:	b2db      	uxtb	r3, r3
    1b4c:	7842      	ldrb	r2, [r0, #1]
    1b4e:	429a      	cmp	r2, r3
    1b50:	d8e4      	bhi.n	1b1c <grid_led_tick+0x8>
		}	
	}
	/** END */
	
}
    1b52:	f85d 4b04 	ldr.w	r4, [sp], #4
    1b56:	4770      	bx	lr

00001b58 <grid_led_set_min>:


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    1b58:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    1b5a:	7844      	ldrb	r4, [r0, #1]
    1b5c:	fb02 1404 	mla	r4, r2, r4, r1
    1b60:	6905      	ldr	r5, [r0, #16]
    1b62:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    1b66:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    1b6a:	552b      	strb	r3, [r5, r4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    1b6c:	7843      	ldrb	r3, [r0, #1]
    1b6e:	fb02 1303 	mla	r3, r2, r3, r1
    1b72:	6904      	ldr	r4, [r0, #16]
    1b74:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    1b78:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    1b7c:	4423      	add	r3, r4
    1b7e:	f89d 400c 	ldrb.w	r4, [sp, #12]
    1b82:	705c      	strb	r4, [r3, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    1b84:	7843      	ldrb	r3, [r0, #1]
    1b86:	fb02 1203 	mla	r2, r2, r3, r1
    1b8a:	6903      	ldr	r3, [r0, #16]
    1b8c:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1b90:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1b94:	441a      	add	r2, r3
    1b96:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1b9a:	7093      	strb	r3, [r2, #2]
}
    1b9c:	bc70      	pop	{r4, r5, r6}
    1b9e:	4770      	bx	lr

00001ba0 <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    1ba0:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    1ba2:	7844      	ldrb	r4, [r0, #1]
    1ba4:	fb02 1404 	mla	r4, r2, r4, r1
    1ba8:	6905      	ldr	r5, [r0, #16]
    1baa:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    1bae:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    1bb2:	442c      	add	r4, r5
    1bb4:	70e3      	strb	r3, [r4, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    1bb6:	7843      	ldrb	r3, [r0, #1]
    1bb8:	fb02 1303 	mla	r3, r2, r3, r1
    1bbc:	6904      	ldr	r4, [r0, #16]
    1bbe:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    1bc2:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    1bc6:	4423      	add	r3, r4
    1bc8:	f89d 400c 	ldrb.w	r4, [sp, #12]
    1bcc:	711c      	strb	r4, [r3, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    1bce:	7843      	ldrb	r3, [r0, #1]
    1bd0:	fb02 1203 	mla	r2, r2, r3, r1
    1bd4:	6903      	ldr	r3, [r0, #16]
    1bd6:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1bda:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1bde:	441a      	add	r2, r3
    1be0:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1be4:	7153      	strb	r3, [r2, #5]
}
    1be6:	bc70      	pop	{r4, r5, r6}
    1be8:	4770      	bx	lr

00001bea <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    1bea:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    1bec:	7844      	ldrb	r4, [r0, #1]
    1bee:	fb02 1404 	mla	r4, r2, r4, r1
    1bf2:	6905      	ldr	r5, [r0, #16]
    1bf4:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    1bf8:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    1bfc:	442c      	add	r4, r5
    1bfe:	71a3      	strb	r3, [r4, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    1c00:	7843      	ldrb	r3, [r0, #1]
    1c02:	fb02 1303 	mla	r3, r2, r3, r1
    1c06:	6904      	ldr	r4, [r0, #16]
    1c08:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    1c0c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    1c10:	4423      	add	r3, r4
    1c12:	f89d 400c 	ldrb.w	r4, [sp, #12]
    1c16:	71dc      	strb	r4, [r3, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    1c18:	7843      	ldrb	r3, [r0, #1]
    1c1a:	fb02 1203 	mla	r2, r2, r3, r1
    1c1e:	6903      	ldr	r3, [r0, #16]
    1c20:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1c24:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1c28:	441a      	add	r2, r3
    1c2a:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1c2e:	7213      	strb	r3, [r2, #8]
}
    1c30:	bc70      	pop	{r4, r5, r6}
    1c32:	4770      	bx	lr

00001c34 <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    1c34:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    1c36:	7844      	ldrb	r4, [r0, #1]
    1c38:	fb02 1204 	mla	r2, r2, r4, r1
    1c3c:	6901      	ldr	r1, [r0, #16]
    1c3e:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    1c42:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    1c46:	440a      	add	r2, r1
    1c48:	72d3      	strb	r3, [r2, #11]
}
    1c4a:	f85d 4b04 	ldr.w	r4, [sp], #4
    1c4e:	4770      	bx	lr

00001c50 <grid_led_set_frequency>:

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    1c50:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    1c52:	7844      	ldrb	r4, [r0, #1]
    1c54:	fb02 1204 	mla	r2, r2, r4, r1
    1c58:	6901      	ldr	r1, [r0, #16]
    1c5a:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    1c5e:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    1c62:	440a      	add	r2, r1
    1c64:	7313      	strb	r3, [r2, #12]
}
    1c66:	f85d 4b04 	ldr.w	r4, [sp], #4
    1c6a:	4770      	bx	lr

00001c6c <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    1c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1c70:	b083      	sub	sp, #12
    1c72:	4604      	mov	r4, r0
	mod->led_number = length;
    1c74:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    1c76:	b2cd      	uxtb	r5, r1
    1c78:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    1c7c:	0080      	lsls	r0, r0, #2
    1c7e:	3090      	adds	r0, #144	; 0x90
    1c80:	6060      	str	r0, [r4, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    1c82:	4f3e      	ldr	r7, [pc, #248]	; (1d7c <grid_led_buffer_init+0x110>)
    1c84:	47b8      	blx	r7
    1c86:	4606      	mov	r6, r0
    1c88:	60a0      	str	r0, [r4, #8]
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    1c8a:	f100 0390 	add.w	r3, r0, #144	; 0x90
    1c8e:	60e3      	str	r3, [r4, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * led_smart_buffer_layer_number * sizeof(struct LED_layer));
    1c90:	201a      	movs	r0, #26
    1c92:	fb00 f005 	mul.w	r0, r0, r5
    1c96:	47b8      	blx	r7
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    1c98:	2e00      	cmp	r6, #0
    1c9a:	d06e      	beq.n	1d7a <grid_led_buffer_init+0x10e>
    1c9c:	2800      	cmp	r0, #0
    1c9e:	d06c      	beq.n	1d7a <grid_led_buffer_init+0x10e>
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * led_smart_buffer_layer_number * sizeof(struct LED_layer));
    1ca0:	6120      	str	r0, [r4, #16]
    1ca2:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    1ca4:	4619      	mov	r1, r3
    1ca6:	68a2      	ldr	r2, [r4, #8]
    1ca8:	54d1      	strb	r1, [r2, r3]
    1caa:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    1cac:	2b90      	cmp	r3, #144	; 0x90
    1cae:	d1fa      	bne.n	1ca6 <grid_led_buffer_init+0x3a>
	for (uint32_t i = 0; i<mod->led_number; i++){
    1cb0:	7863      	ldrb	r3, [r4, #1]
    1cb2:	2b00      	cmp	r3, #0
    1cb4:	d05e      	beq.n	1d74 <grid_led_buffer_init+0x108>
    1cb6:	2500      	movs	r5, #0
		grid_led_set_color(mod,i,0,0,0);
    1cb8:	462e      	mov	r6, r5
    1cba:	4f31      	ldr	r7, [pc, #196]	; (1d80 <grid_led_buffer_init+0x114>)
    1cbc:	9600      	str	r6, [sp, #0]
    1cbe:	4633      	mov	r3, r6
    1cc0:	4632      	mov	r2, r6
    1cc2:	4629      	mov	r1, r5
    1cc4:	4620      	mov	r0, r4
    1cc6:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    1cc8:	3501      	adds	r5, #1
    1cca:	7863      	ldrb	r3, [r4, #1]
    1ccc:	42ab      	cmp	r3, r5
    1cce:	d8f5      	bhi.n	1cbc <grid_led_buffer_init+0x50>
	for(uint8_t i = 0; i<mod->led_number; i++){
    1cd0:	2b00      	cmp	r3, #0
    1cd2:	d04f      	beq.n	1d74 <grid_led_buffer_init+0x108>
    1cd4:	2600      	movs	r6, #0
		grid_led_set_min(mod,i, 0, 0x00, 0x00, 0x00);
    1cd6:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 1d88 <grid_led_buffer_init+0x11c>
		grid_led_set_mid(mod,i, 0, 0x00, 0x7F, 0x00);
    1cda:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 1d8c <grid_led_buffer_init+0x120>
		grid_led_set_min(mod,i, 0, 0x00, 0x00, 0x00);
    1cde:	2500      	movs	r5, #0
    1ce0:	9501      	str	r5, [sp, #4]
    1ce2:	9500      	str	r5, [sp, #0]
    1ce4:	462b      	mov	r3, r5
    1ce6:	462a      	mov	r2, r5
    1ce8:	4631      	mov	r1, r6
    1cea:	4620      	mov	r0, r4
    1cec:	47d8      	blx	fp
		grid_led_set_mid(mod,i, 0, 0x00, 0x7F, 0x00);
    1cee:	9501      	str	r5, [sp, #4]
    1cf0:	237f      	movs	r3, #127	; 0x7f
    1cf2:	9300      	str	r3, [sp, #0]
    1cf4:	462b      	mov	r3, r5
    1cf6:	462a      	mov	r2, r5
    1cf8:	4631      	mov	r1, r6
    1cfa:	4620      	mov	r0, r4
    1cfc:	47d0      	blx	sl
		grid_led_set_max(mod,i, 0, 0x00, 0xFF, 0x00);
    1cfe:	9501      	str	r5, [sp, #4]
    1d00:	23ff      	movs	r3, #255	; 0xff
    1d02:	9300      	str	r3, [sp, #0]
    1d04:	462b      	mov	r3, r5
    1d06:	462a      	mov	r2, r5
    1d08:	4631      	mov	r1, r6
    1d0a:	4620      	mov	r0, r4
    1d0c:	f8df 9080 	ldr.w	r9, [pc, #128]	; 1d90 <grid_led_buffer_init+0x124>
    1d10:	47c8      	blx	r9
		grid_led_set_frequency(mod,i, 0, 0);
    1d12:	462b      	mov	r3, r5
    1d14:	462a      	mov	r2, r5
    1d16:	4631      	mov	r1, r6
    1d18:	4620      	mov	r0, r4
    1d1a:	f8df 8078 	ldr.w	r8, [pc, #120]	; 1d94 <grid_led_buffer_init+0x128>
    1d1e:	47c0      	blx	r8
		grid_led_set_phase(mod,i, 0, 0);
    1d20:	462b      	mov	r3, r5
    1d22:	462a      	mov	r2, r5
    1d24:	4631      	mov	r1, r6
    1d26:	4620      	mov	r0, r4
    1d28:	4f16      	ldr	r7, [pc, #88]	; (1d84 <grid_led_buffer_init+0x118>)
    1d2a:	47b8      	blx	r7
		grid_led_set_min(mod,i, 1, 0x00, 0x00, 0x00);
    1d2c:	9501      	str	r5, [sp, #4]
    1d2e:	9500      	str	r5, [sp, #0]
    1d30:	462b      	mov	r3, r5
    1d32:	2201      	movs	r2, #1
    1d34:	4631      	mov	r1, r6
    1d36:	4620      	mov	r0, r4
    1d38:	47d8      	blx	fp
		grid_led_set_mid(mod,i, 1, 0x00, 0x00, 0x00);
    1d3a:	9501      	str	r5, [sp, #4]
    1d3c:	9500      	str	r5, [sp, #0]
    1d3e:	462b      	mov	r3, r5
    1d40:	2201      	movs	r2, #1
    1d42:	4631      	mov	r1, r6
    1d44:	4620      	mov	r0, r4
    1d46:	47d0      	blx	sl
		grid_led_set_max(mod,i, 1, 0x00, 0x00, 0x00);
    1d48:	9501      	str	r5, [sp, #4]
    1d4a:	9500      	str	r5, [sp, #0]
    1d4c:	462b      	mov	r3, r5
    1d4e:	2201      	movs	r2, #1
    1d50:	4631      	mov	r1, r6
    1d52:	4620      	mov	r0, r4
    1d54:	47c8      	blx	r9
		grid_led_set_frequency(mod,i, 1, 0);
    1d56:	462b      	mov	r3, r5
    1d58:	2201      	movs	r2, #1
    1d5a:	4631      	mov	r1, r6
    1d5c:	4620      	mov	r0, r4
    1d5e:	47c0      	blx	r8
		grid_led_set_phase(mod, i, 1, 0);
    1d60:	462b      	mov	r3, r5
    1d62:	2201      	movs	r2, #1
    1d64:	4631      	mov	r1, r6
    1d66:	4620      	mov	r0, r4
    1d68:	47b8      	blx	r7
	for(uint8_t i = 0; i<mod->led_number; i++){
    1d6a:	3601      	adds	r6, #1
    1d6c:	b2f6      	uxtb	r6, r6
    1d6e:	7863      	ldrb	r3, [r4, #1]
    1d70:	42b3      	cmp	r3, r6
    1d72:	d8b4      	bhi.n	1cde <grid_led_buffer_init+0x72>
}
    1d74:	b003      	add	sp, #12
    1d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1d7a:	e7fe      	b.n	1d7a <grid_led_buffer_init+0x10e>
    1d7c:	0000b0c1 	.word	0x0000b0c1
    1d80:	00001aa5 	.word	0x00001aa5
    1d84:	00001c35 	.word	0x00001c35
    1d88:	00001b59 	.word	0x00001b59
    1d8c:	00001ba1 	.word	0x00001ba1
    1d90:	00001beb 	.word	0x00001beb
    1d94:	00001c51 	.word	0x00001c51

00001d98 <grid_led_init>:
uint8_t grid_led_init(struct grid_led_model* mod, uint8_t num){
    1d98:	b570      	push	{r4, r5, r6, lr}
    1d9a:	4604      	mov	r4, r0
    1d9c:	4e29      	ldr	r6, [pc, #164]	; (1e44 <grid_led_init+0xac>)
    1d9e:	2200      	movs	r2, #0
    1da0:	b293      	uxth	r3, r2
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    1da2:	f003 0001 	and.w	r0, r3, #1
    1da6:	2800      	cmp	r0, #0
    1da8:	bf14      	ite	ne
    1daa:	f04f 6060 	movne.w	r0, #234881024	; 0xe000000
    1dae:	f04f 6000 	moveq.w	r0, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    1db2:	f3c3 0540 	ubfx	r5, r3, #1, #1
    1db6:	2d00      	cmp	r5, #0
    1db8:	bf14      	ite	ne
    1dba:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
    1dbe:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    1dc2:	4305      	orrs	r5, r0
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    1dc4:	f3c3 0080 	ubfx	r0, r3, #2, #1
    1dc8:	2800      	cmp	r0, #0
    1dca:	bf14      	ite	ne
    1dcc:	f44f 2060 	movne.w	r0, #917504	; 0xe0000
    1dd0:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
    1dd4:	4328      	orrs	r0, r5
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    1dd6:	f3c3 05c0 	ubfx	r5, r3, #3, #1
    1dda:	2d00      	cmp	r5, #0
    1ddc:	bf14      	ite	ne
    1dde:	f44f 0560 	movne.w	r5, #14680064	; 0xe00000
    1de2:	f44f 0500 	moveq.w	r5, #8388608	; 0x800000
    1de6:	4328      	orrs	r0, r5
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    1de8:	f3c3 1500 	ubfx	r5, r3, #4, #1
    1dec:	2d00      	cmp	r5, #0
    1dee:	bf14      	ite	ne
    1df0:	f44f 6560 	movne.w	r5, #3584	; 0xe00
    1df4:	f44f 6500 	moveq.w	r5, #2048	; 0x800
    1df8:	4305      	orrs	r5, r0
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    1dfa:	f3c3 1040 	ubfx	r0, r3, #5, #1
    1dfe:	2800      	cmp	r0, #0
    1e00:	bf14      	ite	ne
    1e02:	f44f 4060 	movne.w	r0, #57344	; 0xe000
    1e06:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
    1e0a:	4305      	orrs	r5, r0
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    1e0c:	f3c3 1080 	ubfx	r0, r3, #6, #1
    1e10:	2800      	cmp	r0, #0
    1e12:	bf14      	ite	ne
    1e14:	200e      	movne	r0, #14
    1e16:	2008      	moveq	r0, #8
    1e18:	4328      	orrs	r0, r5
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    1e1a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    1e1e:	2b00      	cmp	r3, #0
    1e20:	bf14      	ite	ne
    1e22:	23e0      	movne	r3, #224	; 0xe0
    1e24:	2380      	moveq	r3, #128	; 0x80
    1e26:	4303      	orrs	r3, r0
		grid_led_color_code[i] = temp;
    1e28:	f846 3f04 	str.w	r3, [r6, #4]!
    1e2c:	3201      	adds	r2, #1
	for(uint16_t i=0; i<256; i++){
    1e2e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    1e32:	d1b5      	bne.n	1da0 <grid_led_init+0x8>
	grid_led_buffer_init(mod, num);		
    1e34:	4620      	mov	r0, r4
    1e36:	4b04      	ldr	r3, [pc, #16]	; (1e48 <grid_led_init+0xb0>)
    1e38:	4798      	blx	r3
	grid_led_hardware_init(mod);
    1e3a:	4620      	mov	r0, r4
    1e3c:	4b03      	ldr	r3, [pc, #12]	; (1e4c <grid_led_init+0xb4>)
    1e3e:	4798      	blx	r3
}
    1e40:	2000      	movs	r0, #0
    1e42:	bd70      	pop	{r4, r5, r6, pc}
    1e44:	20001adc 	.word	0x20001adc
    1e48:	00001c6d 	.word	0x00001c6d
    1e4c:	00001ae5 	.word	0x00001ae5

00001e50 <grid_led_render>:


void grid_led_render(struct grid_led_model* mod, uint32_t num){
    1e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1e54:	b083      	sub	sp, #12
    1e56:	f890 c001 	ldrb.w	ip, [r0, #1]
    1e5a:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
    1e5e:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
    1e62:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    1e66:	eb01 0384 	add.w	r3, r1, r4, lsl #2
    1e6a:	6904      	ldr	r4, [r0, #16]
    1e6c:	441c      	add	r4, r3
	// RENDER & SUM ALL LAYERS PER LED
	for (uint8_t i = 0; i<2; i++){
		
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    1e6e:	2702      	movs	r7, #2
	uint32_t mix_b = 0;
    1e70:	f04f 0e00 	mov.w	lr, #0
	uint32_t mix_g = 0;
    1e74:	4673      	mov	r3, lr
	uint32_t mix_r = 0;
    1e76:	4672      	mov	r2, lr
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    1e78:	f8df 8084 	ldr.w	r8, [pc, #132]	; 1f00 <grid_led_render+0xb0>
    1e7c:	7ae6      	ldrb	r6, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    1e7e:	f818 9006 	ldrb.w	r9, [r8, r6]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    1e82:	4446      	add	r6, r8
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    1e84:	f896 5100 	ldrb.w	r5, [r6, #256]	; 0x100
    1e88:	f896 6200 	ldrb.w	r6, [r6, #512]	; 0x200
    1e8c:	f894 a000 	ldrb.w	sl, [r4]
    1e90:	f894 b003 	ldrb.w	fp, [r4, #3]
    1e94:	fb05 fb0b 	mul.w	fp, r5, fp
    1e98:	fb09 bb0a 	mla	fp, r9, sl, fp
    1e9c:	f894 a006 	ldrb.w	sl, [r4, #6]
    1ea0:	fb06 ba0a 	mla	sl, r6, sl, fp
    1ea4:	4452      	add	r2, sl
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    1ea6:	f894 a001 	ldrb.w	sl, [r4, #1]
    1eaa:	f894 b004 	ldrb.w	fp, [r4, #4]
    1eae:	fb05 fb0b 	mul.w	fp, r5, fp
    1eb2:	fb09 bb0a 	mla	fp, r9, sl, fp
    1eb6:	f894 a007 	ldrb.w	sl, [r4, #7]
    1eba:	fb06 ba0a 	mla	sl, r6, sl, fp
    1ebe:	4453      	add	r3, sl
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    1ec0:	f894 a002 	ldrb.w	sl, [r4, #2]
    1ec4:	f894 b005 	ldrb.w	fp, [r4, #5]
    1ec8:	fb05 f50b 	mul.w	r5, r5, fp
    1ecc:	fb09 590a 	mla	r9, r9, sl, r5
    1ed0:	7a25      	ldrb	r5, [r4, #8]
    1ed2:	fb06 9505 	mla	r5, r6, r5, r9
    1ed6:	44ae      	add	lr, r5
    1ed8:	3f01      	subs	r7, #1
    1eda:	4464      	add	r4, ip
	for (uint8_t i = 0; i<2; i++){
    1edc:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    1ee0:	d1cc      	bne.n	1e7c <grid_led_render+0x2c>

mix_r = (mix_r)/2/256;
mix_g = (mix_g)/2/256;
mix_b = (mix_b)/2/256;
				
	grid_led_set_color(mod, num, mix_r, mix_g, mix_b);
    1ee2:	f3ce 2447 	ubfx	r4, lr, #9, #8
    1ee6:	9400      	str	r4, [sp, #0]
    1ee8:	f3c3 2347 	ubfx	r3, r3, #9, #8
    1eec:	f3c2 2247 	ubfx	r2, r2, #9, #8
    1ef0:	4c02      	ldr	r4, [pc, #8]	; (1efc <grid_led_render+0xac>)
    1ef2:	47a0      	blx	r4
	
}
    1ef4:	b003      	add	sp, #12
    1ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1efa:	bf00      	nop
    1efc:	00001aa5 	.word	0x00001aa5
    1f00:	20000000 	.word	0x20000000

00001f04 <grid_led_render_all>:


void grid_led_render_all(struct grid_led_model* mod){
	
	for (uint32_t i=0; i<mod->led_number; i++){
    1f04:	7843      	ldrb	r3, [r0, #1]
    1f06:	b15b      	cbz	r3, 1f20 <grid_led_render_all+0x1c>
void grid_led_render_all(struct grid_led_model* mod){
    1f08:	b570      	push	{r4, r5, r6, lr}
    1f0a:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    1f0c:	2400      	movs	r4, #0
		
		grid_led_render(mod, i);
    1f0e:	4e05      	ldr	r6, [pc, #20]	; (1f24 <grid_led_render_all+0x20>)
    1f10:	4621      	mov	r1, r4
    1f12:	4628      	mov	r0, r5
    1f14:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    1f16:	3401      	adds	r4, #1
    1f18:	786b      	ldrb	r3, [r5, #1]
    1f1a:	42a3      	cmp	r3, r4
    1f1c:	d8f8      	bhi.n	1f10 <grid_led_render_all+0xc>
    1f1e:	bd70      	pop	{r4, r5, r6, pc}
    1f20:	4770      	bx	lr
    1f22:	bf00      	nop
    1f24:	00001e51 	.word	0x00001e51

00001f28 <grid_led_hardware_start_transfer_blocking>:
	}
	
}


void grid_led_hardware_start_transfer_blocking(struct grid_led_model* mod){
    1f28:	b510      	push	{r4, lr}
    1f2a:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    1f2c:	2200      	movs	r2, #0
    1f2e:	4b08      	ldr	r3, [pc, #32]	; (1f50 <grid_led_hardware_start_transfer_blocking+0x28>)
    1f30:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    1f32:	4808      	ldr	r0, [pc, #32]	; (1f54 <grid_led_hardware_start_transfer_blocking+0x2c>)
    1f34:	4b08      	ldr	r3, [pc, #32]	; (1f58 <grid_led_hardware_start_transfer_blocking+0x30>)
    1f36:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_get_frame_buffer_pointer(mod), grid_led_get_frame_buffer_size(mod));
    1f38:	88a2      	ldrh	r2, [r4, #4]
    1f3a:	68a1      	ldr	r1, [r4, #8]
    1f3c:	6960      	ldr	r0, [r4, #20]
    1f3e:	4b07      	ldr	r3, [pc, #28]	; (1f5c <grid_led_hardware_start_transfer_blocking+0x34>)
    1f40:	4798      	blx	r3
	while(grid_led_hardware_transfer_done!=1){
    1f42:	4a03      	ldr	r2, [pc, #12]	; (1f50 <grid_led_hardware_start_transfer_blocking+0x28>)
    1f44:	7813      	ldrb	r3, [r2, #0]
    1f46:	b2db      	uxtb	r3, r3
    1f48:	2b01      	cmp	r3, #1
    1f4a:	d1fb      	bne.n	1f44 <grid_led_hardware_start_transfer_blocking+0x1c>
			
	}
	
}
    1f4c:	bd10      	pop	{r4, pc}
    1f4e:	bf00      	nop
    1f50:	20001244 	.word	0x20001244
    1f54:	200010d4 	.word	0x200010d4
    1f58:	000046bd 	.word	0x000046bd
    1f5c:	00004259 	.word	0x00004259

00001f60 <grid_led_hardware_start_transfer>:

void grid_led_hardware_start_transfer (struct grid_led_model* mod){
    1f60:	b510      	push	{r4, lr}
    1f62:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    1f64:	2200      	movs	r2, #0
    1f66:	4b05      	ldr	r3, [pc, #20]	; (1f7c <grid_led_hardware_start_transfer+0x1c>)
    1f68:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    1f6a:	4805      	ldr	r0, [pc, #20]	; (1f80 <grid_led_hardware_start_transfer+0x20>)
    1f6c:	4b05      	ldr	r3, [pc, #20]	; (1f84 <grid_led_hardware_start_transfer+0x24>)
    1f6e:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_get_frame_buffer_pointer(mod), grid_led_get_frame_buffer_size(mod));
    1f70:	88a2      	ldrh	r2, [r4, #4]
    1f72:	68a1      	ldr	r1, [r4, #8]
    1f74:	6960      	ldr	r0, [r4, #20]
    1f76:	4b04      	ldr	r3, [pc, #16]	; (1f88 <grid_led_hardware_start_transfer+0x28>)
    1f78:	4798      	blx	r3
    1f7a:	bd10      	pop	{r4, pc}
    1f7c:	20001244 	.word	0x20001244
    1f80:	200010d4 	.word	0x200010d4
    1f84:	000046bd 	.word	0x000046bd
    1f88:	00004259 	.word	0x00004259

00001f8c <grid_led_hardware_is_transfer_completed>:
}

uint8_t grid_led_hardware_is_transfer_completed(struct grid_led_model* mod){
	

	return grid_led_hardware_transfer_done;
    1f8c:	4b01      	ldr	r3, [pc, #4]	; (1f94 <grid_led_hardware_is_transfer_completed+0x8>)
    1f8e:	7818      	ldrb	r0, [r3, #0]
	
    1f90:	4770      	bx	lr
    1f92:	bf00      	nop
    1f94:	20001244 	.word	0x20001244

00001f98 <grid_module_init_animation>:
// Define all of the peripheral interrupt callbacks
	



void grid_module_init_animation(struct grid_led_model* mod){
    1f98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1f9c:	b083      	sub	sp, #12
    1f9e:	4607      	mov	r7, r0
	

	
	for (uint8_t i = 0; i<255; i++){
    1fa0:	2500      	movs	r5, #0
		uint8_t color_b   = i;
			
				
		for (uint8_t i=0; i<mod->led_number; i++){
			//grid_led_set_color(i, 0, 255, 0);
			grid_led_set_color(&grid_led_state, i, color_r, color_g, color_b);
    1fa2:	f8df 804c 	ldr.w	r8, [pc, #76]	; 1ff0 <grid_module_init_animation+0x58>
    1fa6:	4e10      	ldr	r6, [pc, #64]	; (1fe8 <grid_module_init_animation+0x50>)
				
				
		}
			
			
		grid_led_hardware_start_transfer_blocking(&grid_led_state);
    1fa8:	f8df 9048 	ldr.w	r9, [pc, #72]	; 1ff4 <grid_module_init_animation+0x5c>
    1fac:	e013      	b.n	1fd6 <grid_module_init_animation+0x3e>
			grid_led_set_color(&grid_led_state, i, color_r, color_g, color_b);
    1fae:	9500      	str	r5, [sp, #0]
    1fb0:	462b      	mov	r3, r5
    1fb2:	462a      	mov	r2, r5
    1fb4:	4621      	mov	r1, r4
    1fb6:	4640      	mov	r0, r8
    1fb8:	47b0      	blx	r6
		for (uint8_t i=0; i<mod->led_number; i++){
    1fba:	3401      	adds	r4, #1
    1fbc:	b2e4      	uxtb	r4, r4
    1fbe:	787b      	ldrb	r3, [r7, #1]
    1fc0:	42a3      	cmp	r3, r4
    1fc2:	d8f4      	bhi.n	1fae <grid_module_init_animation+0x16>
		grid_led_hardware_start_transfer_blocking(&grid_led_state);
    1fc4:	4640      	mov	r0, r8
    1fc6:	47c8      	blx	r9
			
			

				
		delay_ms(1);
    1fc8:	2001      	movs	r0, #1
    1fca:	4b08      	ldr	r3, [pc, #32]	; (1fec <grid_module_init_animation+0x54>)
    1fcc:	4798      	blx	r3
	for (uint8_t i = 0; i<255; i++){
    1fce:	3501      	adds	r5, #1
    1fd0:	b2ed      	uxtb	r5, r5
    1fd2:	2dff      	cmp	r5, #255	; 0xff
    1fd4:	d004      	beq.n	1fe0 <grid_module_init_animation+0x48>
		for (uint8_t i=0; i<mod->led_number; i++){
    1fd6:	787b      	ldrb	r3, [r7, #1]
    1fd8:	2400      	movs	r4, #0
    1fda:	2b00      	cmp	r3, #0
    1fdc:	d1e7      	bne.n	1fae <grid_module_init_animation+0x16>
    1fde:	e7f1      	b.n	1fc4 <grid_module_init_animation+0x2c>
	

	

	
}
    1fe0:	b003      	add	sp, #12
    1fe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    1fe6:	bf00      	nop
    1fe8:	00001aa5 	.word	0x00001aa5
    1fec:	000040cd 	.word	0x000040cd
    1ff0:	20002b7c 	.word	0x20002b7c
    1ff4:	00001f29 	.word	0x00001f29

00001ff8 <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    1ff8:	b508      	push	{r3, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1ffa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1ffe:	4b14      	ldr	r3, [pc, #80]	; (2050 <grid_module_common_init+0x58>)
    2000:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	//enable pwr!
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_P16_RevB){					
    2004:	4b13      	ldr	r3, [pc, #76]	; (2054 <grid_module_common_init+0x5c>)
    2006:	4798      	blx	r3
    2008:	b190      	cbz	r0, 2030 <grid_module_common_init+0x38>
		grid_module_po16_revb_init(&grid_ui_state);	
	}	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_B16_RevB){	
    200a:	4b12      	ldr	r3, [pc, #72]	; (2054 <grid_module_common_init+0x5c>)
    200c:	4798      	blx	r3
    200e:	2880      	cmp	r0, #128	; 0x80
    2010:	d012      	beq.n	2038 <grid_module_common_init+0x40>
		grid_module_bu16_revb_init(&grid_ui_state);
	
	}	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){						
    2012:	4b10      	ldr	r3, [pc, #64]	; (2054 <grid_module_common_init+0x5c>)
    2014:	4798      	blx	r3
    2016:	2840      	cmp	r0, #64	; 0x40
    2018:	d012      	beq.n	2040 <grid_module_common_init+0x48>
		grid_module_pbf4_reva_init(&grid_ui_state);			
	}
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){	
    201a:	4b0e      	ldr	r3, [pc, #56]	; (2054 <grid_module_common_init+0x5c>)
    201c:	4798      	blx	r3
    201e:	28c0      	cmp	r0, #192	; 0xc0
    2020:	d012      	beq.n	2048 <grid_module_common_init+0x50>
	}	
	

	

	grid_port_init_all();
    2022:	4b0d      	ldr	r3, [pc, #52]	; (2058 <grid_module_common_init+0x60>)
    2024:	4798      	blx	r3
	grid_sys_uart_init();
    2026:	4b0d      	ldr	r3, [pc, #52]	; (205c <grid_module_common_init+0x64>)
    2028:	4798      	blx	r3
	grid_rx_dma_init();
    202a:	4b0d      	ldr	r3, [pc, #52]	; (2060 <grid_module_common_init+0x68>)
    202c:	4798      	blx	r3
    202e:	bd08      	pop	{r3, pc}
		grid_module_po16_revb_init(&grid_ui_state);	
    2030:	480c      	ldr	r0, [pc, #48]	; (2064 <grid_module_common_init+0x6c>)
    2032:	4b0d      	ldr	r3, [pc, #52]	; (2068 <grid_module_common_init+0x70>)
    2034:	4798      	blx	r3
    2036:	e7e8      	b.n	200a <grid_module_common_init+0x12>
		grid_module_bu16_revb_init(&grid_ui_state);
    2038:	480a      	ldr	r0, [pc, #40]	; (2064 <grid_module_common_init+0x6c>)
    203a:	4b0c      	ldr	r3, [pc, #48]	; (206c <grid_module_common_init+0x74>)
    203c:	4798      	blx	r3
    203e:	e7e8      	b.n	2012 <grid_module_common_init+0x1a>
		grid_module_pbf4_reva_init(&grid_ui_state);			
    2040:	4808      	ldr	r0, [pc, #32]	; (2064 <grid_module_common_init+0x6c>)
    2042:	4b0b      	ldr	r3, [pc, #44]	; (2070 <grid_module_common_init+0x78>)
    2044:	4798      	blx	r3
    2046:	e7e8      	b.n	201a <grid_module_common_init+0x22>
		grid_module_en16_reva_init(&grid_ui_state);
    2048:	4806      	ldr	r0, [pc, #24]	; (2064 <grid_module_common_init+0x6c>)
    204a:	4b0a      	ldr	r3, [pc, #40]	; (2074 <grid_module_common_init+0x7c>)
    204c:	4798      	blx	r3
    204e:	e7e8      	b.n	2022 <grid_module_common_init+0x2a>
    2050:	41008000 	.word	0x41008000
    2054:	0000375d 	.word	0x0000375d
    2058:	000013c9 	.word	0x000013c9
    205c:	00003451 	.word	0x00003451
    2060:	000035b9 	.word	0x000035b9
    2064:	200018c0 	.word	0x200018c0
    2068:	0000320d 	.word	0x0000320d
    206c:	0000234d 	.word	0x0000234d
    2070:	00002df9 	.word	0x00002df9
    2074:	00002861 	.word	0x00002861

00002078 <grid_module_bu16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_bu16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_bu16_revb_mux = 0;
volatile uint8_t grid_module_bu16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_bu16_revb_hardware_start_transfer(void){
    2078:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    207a:	4803      	ldr	r0, [pc, #12]	; (2088 <grid_module_bu16_revb_hardware_start_transfer+0x10>)
    207c:	4c03      	ldr	r4, [pc, #12]	; (208c <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    207e:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    2080:	4803      	ldr	r0, [pc, #12]	; (2090 <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    2082:	47a0      	blx	r4
    2084:	bd10      	pop	{r4, pc}
    2086:	bf00      	nop
    2088:	20001008 	.word	0x20001008
    208c:	00004025 	.word	0x00004025
    2090:	200011d8 	.word	0x200011d8

00002094 <grid_module_bu16_revb_hardware_transfer_complete_cb>:

}

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    2094:	4b90      	ldr	r3, [pc, #576]	; (22d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x244>)
    2096:	781b      	ldrb	r3, [r3, #0]
    2098:	b92b      	cbnz	r3, 20a6 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x12>
		grid_module_bu16_revb_hardware_transfer_complete++;
    209a:	4a8f      	ldr	r2, [pc, #572]	; (22d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x244>)
    209c:	7813      	ldrb	r3, [r2, #0]
    209e:	3301      	adds	r3, #1
    20a0:	b2db      	uxtb	r3, r3
    20a2:	7013      	strb	r3, [r2, #0]
    20a4:	4770      	bx	lr
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    20a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    20aa:	b087      	sub	sp, #28
	/* Read mapmode state*/
	
	
	struct grid_ui_model* mod = &grid_ui_state;
	
	CRITICAL_SECTION_ENTER()
    20ac:	a801      	add	r0, sp, #4
    20ae:	4c8b      	ldr	r4, [pc, #556]	; (22dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x248>)
    20b0:	47a0      	blx	r4
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    20b2:	a804      	add	r0, sp, #16
    20b4:	47a0      	blx	r4
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    20b6:	4b8a      	ldr	r3, [pc, #552]	; (22e0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x24c>)
    20b8:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    20bc:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    20c0:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    20c4:	4054      	eors	r4, r2
    20c6:	400c      	ands	r4, r1
    20c8:	4054      	eors	r4, r2

	CRITICAL_SECTION_LEAVE();
    20ca:	a804      	add	r0, sp, #16
    20cc:	4b85      	ldr	r3, [pc, #532]	; (22e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x250>)
    20ce:	4798      	blx	r3

	uint8_t report_index = 0;

	uint8_t mapmode_value = gpio_get_pin_level(MAP_MODE);

	if (mapmode_value != mod->report_array[report_index].helper[0]){
    20d0:	4b85      	ldr	r3, [pc, #532]	; (22e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x254>)
    20d2:	685b      	ldr	r3, [r3, #4]
    20d4:	68db      	ldr	r3, [r3, #12]
    20d6:	781a      	ldrb	r2, [r3, #0]
    20d8:	f3c4 24c0 	ubfx	r4, r4, #11, #1
    20dc:	4294      	cmp	r4, r2
    20de:	d010      	beq.n	2102 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x6e>
		
		uint8_t command;
		
		if (mod->report_array[report_index].helper[0] == 0){
    20e0:	2a00      	cmp	r2, #0
    20e2:	f040 80f4 	bne.w	22ce <grid_module_bu16_revb_hardware_transfer_complete_cb+0x23a>
			
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN;
			mod->report_array[report_index].helper[0] = 1;
    20e6:	2201      	movs	r2, #1
    20e8:	701a      	strb	r2, [r3, #0]
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN;
    20ea:	2280      	movs	r2, #128	; 0x80
			mod->report_array[report_index].helper[0] = 0;
		}
		
		
		
		grid_sys_write_hex_string_value(&mod->report_array[report_index].payload[3], 2, command);
    20ec:	4c7e      	ldr	r4, [pc, #504]	; (22e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x254>)
    20ee:	6863      	ldr	r3, [r4, #4]
    20f0:	6858      	ldr	r0, [r3, #4]
    20f2:	2102      	movs	r1, #2
    20f4:	3003      	adds	r0, #3
    20f6:	4b7d      	ldr	r3, [pc, #500]	; (22ec <grid_module_bu16_revb_hardware_transfer_complete_cb+0x258>)
    20f8:	4798      	blx	r3
		
		grid_ui_report_set_changed_flag(mod, report_index);
    20fa:	2100      	movs	r1, #0
    20fc:	4620      	mov	r0, r4
    20fe:	4b7c      	ldr	r3, [pc, #496]	; (22f0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x25c>)
    2100:	4798      	blx	r3
	}

	CRITICAL_SECTION_LEAVE()
    2102:	a801      	add	r0, sp, #4
    2104:	4b77      	ldr	r3, [pc, #476]	; (22e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x250>)
    2106:	4798      	blx	r3


	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    2108:	2300      	movs	r3, #0
    210a:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint16_t adcresult_1 = 0;
    210e:	f8ad 3014 	strh.w	r3, [sp, #20]
	
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    2112:	4b71      	ldr	r3, [pc, #452]	; (22d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x244>)
    2114:	785a      	ldrb	r2, [r3, #1]
    2116:	3208      	adds	r2, #8
    2118:	4876      	ldr	r0, [pc, #472]	; (22f4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x260>)
    211a:	5c85      	ldrb	r5, [r0, r2]
    211c:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    211e:	785a      	ldrb	r2, [r3, #1]
    2120:	b2d2      	uxtb	r2, r2
    2122:	5c84      	ldrb	r4, [r0, r2]
    2124:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_bu16_revb_mux++;
    2126:	785a      	ldrb	r2, [r3, #1]
    2128:	3201      	adds	r2, #1
    212a:	b2d2      	uxtb	r2, r2
    212c:	705a      	strb	r2, [r3, #1]
	grid_module_bu16_revb_mux%=8;
    212e:	785a      	ldrb	r2, [r3, #1]
    2130:	f002 0207 	and.w	r2, r2, #7
    2134:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    2136:	785b      	ldrb	r3, [r3, #1]
	if (level) {
    2138:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    213c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2140:	4b67      	ldr	r3, [pc, #412]	; (22e0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x24c>)
    2142:	bf14      	ite	ne
    2144:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2148:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    214c:	4b62      	ldr	r3, [pc, #392]	; (22d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x244>)
    214e:	785b      	ldrb	r3, [r3, #1]
    2150:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2154:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2158:	4b61      	ldr	r3, [pc, #388]	; (22e0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x24c>)
    215a:	bf14      	ite	ne
    215c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2160:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    2164:	4b5c      	ldr	r3, [pc, #368]	; (22d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x244>)
    2166:	785b      	ldrb	r3, [r3, #1]
    2168:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    216c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2170:	4b5b      	ldr	r3, [pc, #364]	; (22e0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x24c>)
    2172:	bf14      	ite	ne
    2174:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2178:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    217c:	2302      	movs	r3, #2
    217e:	f10d 0216 	add.w	r2, sp, #22
    2182:	2100      	movs	r1, #0
    2184:	485c      	ldr	r0, [pc, #368]	; (22f8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x264>)
    2186:	4e5d      	ldr	r6, [pc, #372]	; (22fc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x268>)
    2188:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    218a:	2302      	movs	r3, #2
    218c:	aa05      	add	r2, sp, #20
    218e:	2100      	movs	r1, #0
    2190:	485b      	ldr	r0, [pc, #364]	; (2300 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x26c>)
    2192:	47b0      	blx	r6
	

	
	if (adcresult_0>10000){
    2194:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    2198:	f242 7310 	movw	r3, #10000	; 0x2710
    219c:	429a      	cmp	r2, r3
		adcresult_0 = 0;
    219e:	bf8c      	ite	hi
    21a0:	2300      	movhi	r3, #0
	}
	else{
		adcresult_0 = 127;
    21a2:	237f      	movls	r3, #127	; 0x7f
    21a4:	f8ad 3016 	strh.w	r3, [sp, #22]
	}
	
	if (adcresult_1>10000){
    21a8:	f8bd 2014 	ldrh.w	r2, [sp, #20]
    21ac:	f242 7310 	movw	r3, #10000	; 0x2710
    21b0:	429a      	cmp	r2, r3
		adcresult_1 = 0;
    21b2:	bf8c      	ite	hi
    21b4:	2300      	movhi	r3, #0
	}
	else{
		adcresult_1 = 127;
    21b6:	237f      	movls	r3, #127	; 0x7f
    21b8:	f8ad 3014 	strh.w	r3, [sp, #20]
	}
	
	CRITICAL_SECTION_ENTER()
    21bc:	a802      	add	r0, sp, #8
    21be:	4b47      	ldr	r3, [pc, #284]	; (22dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x248>)
    21c0:	4798      	blx	r3

	if (adcresult_0 != mod->report_array[adc_index_0+1].helper[0]){
    21c2:	1c6e      	adds	r6, r5, #1
    21c4:	0136      	lsls	r6, r6, #4
    21c6:	4b48      	ldr	r3, [pc, #288]	; (22e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x254>)
    21c8:	685b      	ldr	r3, [r3, #4]
    21ca:	4433      	add	r3, r6
    21cc:	68da      	ldr	r2, [r3, #12]
    21ce:	7812      	ldrb	r2, [r2, #0]
    21d0:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    21d4:	4291      	cmp	r1, r2
    21d6:	d02f      	beq.n	2238 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1a4>
			velocity = 127;
		}
		else{
			
			command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
			velocity = 0;
    21d8:	2a00      	cmp	r2, #0
    21da:	bf0c      	ite	eq
    21dc:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    21e0:	f04f 0900 	movne.w	r9, #0
		}
		
		uint8_t actuator = 2*velocity;
		
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1].payload[5], 2, command);
    21e4:	6858      	ldr	r0, [r3, #4]
    21e6:	bf0c      	ite	eq
    21e8:	2290      	moveq	r2, #144	; 0x90
    21ea:	2280      	movne	r2, #128	; 0x80
    21ec:	2102      	movs	r1, #2
    21ee:	3005      	adds	r0, #5
    21f0:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 22ec <grid_module_bu16_revb_hardware_transfer_complete_cb+0x258>
    21f4:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1].payload[7], 2, adc_index_0);
    21f6:	4f3c      	ldr	r7, [pc, #240]	; (22e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x254>)
    21f8:	687b      	ldr	r3, [r7, #4]
    21fa:	4433      	add	r3, r6
    21fc:	6858      	ldr	r0, [r3, #4]
    21fe:	462a      	mov	r2, r5
    2200:	2102      	movs	r1, #2
    2202:	3007      	adds	r0, #7
    2204:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1].payload[9], 2, velocity);
    2206:	687b      	ldr	r3, [r7, #4]
    2208:	4433      	add	r3, r6
    220a:	6858      	ldr	r0, [r3, #4]
    220c:	464a      	mov	r2, r9
    220e:	2102      	movs	r1, #2
    2210:	3009      	adds	r0, #9
    2212:	47c0      	blx	r8
		
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1].payload[21], 2, actuator);
    2214:	687b      	ldr	r3, [r7, #4]
    2216:	4433      	add	r3, r6
    2218:	6858      	ldr	r0, [r3, #4]
    221a:	ea4f 0249 	mov.w	r2, r9, lsl #1
    221e:	2102      	movs	r1, #2
    2220:	3015      	adds	r0, #21
    2222:	47c0      	blx	r8
		mod->report_array[adc_index_0+1].helper[0] = velocity;
    2224:	687b      	ldr	r3, [r7, #4]
    2226:	441e      	add	r6, r3
    2228:	68f3      	ldr	r3, [r6, #12]
    222a:	f883 9000 	strb.w	r9, [r3]
		
		grid_ui_report_set_changed_flag(mod, adc_index_0+1);
    222e:	1c69      	adds	r1, r5, #1
    2230:	b2c9      	uxtb	r1, r1
    2232:	4638      	mov	r0, r7
    2234:	4b2e      	ldr	r3, [pc, #184]	; (22f0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x25c>)
    2236:	4798      	blx	r3
	}
	
	CRITICAL_SECTION_LEAVE()
    2238:	a802      	add	r0, sp, #8
    223a:	4b2a      	ldr	r3, [pc, #168]	; (22e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x250>)
    223c:	4798      	blx	r3
	
	
	CRITICAL_SECTION_ENTER()
    223e:	a803      	add	r0, sp, #12
    2240:	4b26      	ldr	r3, [pc, #152]	; (22dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x248>)
    2242:	4798      	blx	r3

	if (adcresult_1 != mod->report_array[adc_index_1+1].helper[0]){
    2244:	1c65      	adds	r5, r4, #1
    2246:	012d      	lsls	r5, r5, #4
    2248:	4b27      	ldr	r3, [pc, #156]	; (22e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x254>)
    224a:	685b      	ldr	r3, [r3, #4]
    224c:	442b      	add	r3, r5
    224e:	68da      	ldr	r2, [r3, #12]
    2250:	7812      	ldrb	r2, [r2, #0]
    2252:	f8bd 1014 	ldrh.w	r1, [sp, #20]
    2256:	4291      	cmp	r1, r2
    2258:	d02e      	beq.n	22b8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x224>
			velocity = 127;
		}
		else{
			
			command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
			velocity = 0;
    225a:	2a00      	cmp	r2, #0
    225c:	bf0c      	ite	eq
    225e:	f04f 087f 	moveq.w	r8, #127	; 0x7f
    2262:	f04f 0800 	movne.w	r8, #0
		}
		
		uint8_t actuator = 2*velocity;
		
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1].payload[5], 2, command);
    2266:	6858      	ldr	r0, [r3, #4]
    2268:	bf0c      	ite	eq
    226a:	2290      	moveq	r2, #144	; 0x90
    226c:	2280      	movne	r2, #128	; 0x80
    226e:	2102      	movs	r1, #2
    2270:	3005      	adds	r0, #5
    2272:	4f1e      	ldr	r7, [pc, #120]	; (22ec <grid_module_bu16_revb_hardware_transfer_complete_cb+0x258>)
    2274:	47b8      	blx	r7
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1].payload[7], 2, adc_index_1);
    2276:	4e1c      	ldr	r6, [pc, #112]	; (22e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x254>)
    2278:	6873      	ldr	r3, [r6, #4]
    227a:	442b      	add	r3, r5
    227c:	6858      	ldr	r0, [r3, #4]
    227e:	4622      	mov	r2, r4
    2280:	2102      	movs	r1, #2
    2282:	3007      	adds	r0, #7
    2284:	47b8      	blx	r7
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1].payload[9], 2, velocity);
    2286:	6873      	ldr	r3, [r6, #4]
    2288:	442b      	add	r3, r5
    228a:	6858      	ldr	r0, [r3, #4]
    228c:	4642      	mov	r2, r8
    228e:	2102      	movs	r1, #2
    2290:	3009      	adds	r0, #9
    2292:	47b8      	blx	r7
		
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1].payload[21], 2, actuator);
    2294:	6873      	ldr	r3, [r6, #4]
    2296:	442b      	add	r3, r5
    2298:	6858      	ldr	r0, [r3, #4]
    229a:	ea4f 0248 	mov.w	r2, r8, lsl #1
    229e:	2102      	movs	r1, #2
    22a0:	3015      	adds	r0, #21
    22a2:	47b8      	blx	r7
		
		mod->report_array[adc_index_1+1].helper[0] = velocity;
    22a4:	6873      	ldr	r3, [r6, #4]
    22a6:	441d      	add	r5, r3
    22a8:	68eb      	ldr	r3, [r5, #12]
    22aa:	f883 8000 	strb.w	r8, [r3]
		
		grid_ui_report_set_changed_flag(mod, adc_index_1+1);
    22ae:	1c61      	adds	r1, r4, #1
    22b0:	b2c9      	uxtb	r1, r1
    22b2:	4630      	mov	r0, r6
    22b4:	4b0e      	ldr	r3, [pc, #56]	; (22f0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x25c>)
    22b6:	4798      	blx	r3
	}
	
	CRITICAL_SECTION_LEAVE()
    22b8:	a803      	add	r0, sp, #12
    22ba:	4b0a      	ldr	r3, [pc, #40]	; (22e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x250>)
    22bc:	4798      	blx	r3
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    22be:	2200      	movs	r2, #0
    22c0:	4b05      	ldr	r3, [pc, #20]	; (22d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x244>)
    22c2:	701a      	strb	r2, [r3, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    22c4:	4b0f      	ldr	r3, [pc, #60]	; (2304 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x270>)
    22c6:	4798      	blx	r3
}
    22c8:	b007      	add	sp, #28
    22ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mod->report_array[report_index].helper[0] = 0;
    22ce:	2200      	movs	r2, #0
    22d0:	701a      	strb	r2, [r3, #0]
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYUP;
    22d2:	2281      	movs	r2, #129	; 0x81
    22d4:	e70a      	b.n	20ec <grid_module_bu16_revb_hardware_transfer_complete_cb+0x58>
    22d6:	bf00      	nop
    22d8:	20000654 	.word	0x20000654
    22dc:	0000404d 	.word	0x0000404d
    22e0:	41008000 	.word	0x41008000
    22e4:	0000405b 	.word	0x0000405b
    22e8:	200018c0 	.word	0x200018c0
    22ec:	00003725 	.word	0x00003725
    22f0:	00003b2b 	.word	0x00003b2b
    22f4:	20000300 	.word	0x20000300
    22f8:	20001008 	.word	0x20001008
    22fc:	00003f45 	.word	0x00003f45
    2300:	200011d8 	.word	0x200011d8
    2304:	00002079 	.word	0x00002079

00002308 <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    2308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    230a:	4f0b      	ldr	r7, [pc, #44]	; (2338 <grid_module_bu16_revb_hardware_init+0x30>)
    230c:	4c0b      	ldr	r4, [pc, #44]	; (233c <grid_module_bu16_revb_hardware_init+0x34>)
    230e:	463b      	mov	r3, r7
    2310:	2200      	movs	r2, #0
    2312:	4611      	mov	r1, r2
    2314:	4620      	mov	r0, r4
    2316:	4e0a      	ldr	r6, [pc, #40]	; (2340 <grid_module_bu16_revb_hardware_init+0x38>)
    2318:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    231a:	4d0a      	ldr	r5, [pc, #40]	; (2344 <grid_module_bu16_revb_hardware_init+0x3c>)
    231c:	463b      	mov	r3, r7
    231e:	2200      	movs	r2, #0
    2320:	4611      	mov	r1, r2
    2322:	4628      	mov	r0, r5
    2324:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    2326:	2100      	movs	r1, #0
    2328:	4620      	mov	r0, r4
    232a:	4c07      	ldr	r4, [pc, #28]	; (2348 <grid_module_bu16_revb_hardware_init+0x40>)
    232c:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    232e:	2100      	movs	r1, #0
    2330:	4628      	mov	r0, r5
    2332:	47a0      	blx	r4
    2334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2336:	bf00      	nop
    2338:	00002095 	.word	0x00002095
    233c:	20001008 	.word	0x20001008
    2340:	00003ec5 	.word	0x00003ec5
    2344:	200011d8 	.word	0x200011d8
    2348:	00003e85 	.word	0x00003e85

0000234c <grid_module_bu16_revb_init>:

}



void grid_module_bu16_revb_init(struct grid_ui_model* mod){
    234c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2350:	b09b      	sub	sp, #108	; 0x6c
    2352:	4682      	mov	sl, r0

	grid_led_init(&grid_led_state, 16);
    2354:	2110      	movs	r1, #16
    2356:	483b      	ldr	r0, [pc, #236]	; (2444 <grid_module_bu16_revb_init+0xf8>)
    2358:	4b3b      	ldr	r3, [pc, #236]	; (2448 <grid_module_bu16_revb_init+0xfc>)
    235a:	4798      	blx	r3
	grid_ui_model_init(mod, 17);
    235c:	2111      	movs	r1, #17
    235e:	4650      	mov	r0, sl
    2360:	4b3a      	ldr	r3, [pc, #232]	; (244c <grid_module_bu16_revb_init+0x100>)
    2362:	4798      	blx	r3

 	
	if (mod->report_array == NULL)	{
    2364:	f8da 3004 	ldr.w	r3, [sl, #4]
    2368:	2b00      	cmp	r3, #0
    236a:	d067      	beq.n	243c <grid_module_bu16_revb_init+0xf0>
    236c:	2501      	movs	r5, #1
    236e:	2400      	movs	r4, #0
			);
			
		}
		else{
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    2370:	f8df b0fc 	ldr.w	fp, [pc, #252]	; 2470 <grid_module_bu16_revb_init+0x124>

			);
			
		}
		
		uint8_t payload_length = strlen(payload_template);
    2374:	4f36      	ldr	r7, [pc, #216]	; (2450 <grid_module_bu16_revb_init+0x104>)
    2376:	e028      	b.n	23ca <grid_module_bu16_revb_init+0x7e>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c",
    2378:	2303      	movs	r3, #3
    237a:	9303      	str	r3, [sp, #12]
    237c:	2313      	movs	r3, #19
    237e:	9302      	str	r3, [sp, #8]
    2380:	2383      	movs	r3, #131	; 0x83
    2382:	9301      	str	r3, [sp, #4]
    2384:	2380      	movs	r3, #128	; 0x80
    2386:	9300      	str	r3, [sp, #0]
    2388:	2301      	movs	r3, #1
    238a:	2202      	movs	r2, #2
    238c:	4931      	ldr	r1, [pc, #196]	; (2454 <grid_module_bu16_revb_init+0x108>)
    238e:	a812      	add	r0, sp, #72	; 0x48
    2390:	47d8      	blx	fp
		uint8_t payload_length = strlen(payload_template);
    2392:	a812      	add	r0, sp, #72	; 0x48
    2394:	47b8      	blx	r7
    2396:	4680      	mov	r8, r0

		uint8_t helper_template[20];
		sprintf(helper_template, "00"); // LASTVALUE
    2398:	ae0d      	add	r6, sp, #52	; 0x34
    239a:	4b2f      	ldr	r3, [pc, #188]	; (2458 <grid_module_bu16_revb_init+0x10c>)
    239c:	681b      	ldr	r3, [r3, #0]
    239e:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    23a2:	0c1b      	lsrs	r3, r3, #16
    23a4:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
		
		uint8_t helper_length = strlen(helper_template);
    23a8:	4630      	mov	r0, r6
    23aa:	47b8      	blx	r7
		uint8_t error = grid_ui_report_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    23ac:	b2c0      	uxtb	r0, r0
    23ae:	9001      	str	r0, [sp, #4]
    23b0:	9600      	str	r6, [sp, #0]
    23b2:	fa5f f388 	uxtb.w	r3, r8
    23b6:	aa12      	add	r2, sp, #72	; 0x48
    23b8:	2100      	movs	r1, #0
    23ba:	4650      	mov	r0, sl
    23bc:	4e27      	ldr	r6, [pc, #156]	; (245c <grid_module_bu16_revb_init+0x110>)
    23be:	47b0      	blx	r6
		
		if (error != 0){
    23c0:	2800      	cmp	r0, #0
    23c2:	d13b      	bne.n	243c <grid_module_bu16_revb_init+0xf0>
    23c4:	3401      	adds	r4, #1
    23c6:	3501      	adds	r5, #1
    23c8:	b2ed      	uxtb	r5, r5
		if (i == 0){
    23ca:	f014 08ff 	ands.w	r8, r4, #255	; 0xff
    23ce:	d0d3      	beq.n	2378 <grid_module_bu16_revb_init+0x2c>
    23d0:	1e60      	subs	r0, r4, #1
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    23d2:	2103      	movs	r1, #3
    23d4:	910b      	str	r1, [sp, #44]	; 0x2c
    23d6:	2300      	movs	r3, #0
    23d8:	930a      	str	r3, [sp, #40]	; 0x28
    23da:	9009      	str	r0, [sp, #36]	; 0x24
    23dc:	2263      	movs	r2, #99	; 0x63
    23de:	9208      	str	r2, [sp, #32]
    23e0:	9307      	str	r3, [sp, #28]
    23e2:	9106      	str	r1, [sp, #24]
    23e4:	2202      	movs	r2, #2
    23e6:	9205      	str	r2, [sp, #20]
    23e8:	9104      	str	r1, [sp, #16]
    23ea:	9303      	str	r3, [sp, #12]
    23ec:	9002      	str	r0, [sp, #8]
    23ee:	2190      	movs	r1, #144	; 0x90
    23f0:	9101      	str	r1, [sp, #4]
    23f2:	9300      	str	r3, [sp, #0]
    23f4:	491a      	ldr	r1, [pc, #104]	; (2460 <grid_module_bu16_revb_init+0x114>)
    23f6:	a812      	add	r0, sp, #72	; 0x48
    23f8:	47d8      	blx	fp
		uint8_t payload_length = strlen(payload_template);
    23fa:	a812      	add	r0, sp, #72	; 0x48
    23fc:	47b8      	blx	r7
    23fe:	4681      	mov	r9, r0
		sprintf(helper_template, "00"); // LASTVALUE
    2400:	ae0d      	add	r6, sp, #52	; 0x34
    2402:	4b15      	ldr	r3, [pc, #84]	; (2458 <grid_module_bu16_revb_init+0x10c>)
    2404:	681b      	ldr	r3, [r3, #0]
    2406:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    240a:	0c1b      	lsrs	r3, r3, #16
    240c:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
		uint8_t helper_length = strlen(helper_template);
    2410:	4630      	mov	r0, r6
    2412:	47b8      	blx	r7
		uint8_t error = grid_ui_report_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    2414:	b2c0      	uxtb	r0, r0
    2416:	9001      	str	r0, [sp, #4]
    2418:	9600      	str	r6, [sp, #0]
    241a:	fa5f f389 	uxtb.w	r3, r9
    241e:	aa12      	add	r2, sp, #72	; 0x48
    2420:	4641      	mov	r1, r8
    2422:	4650      	mov	r0, sl
    2424:	4e0d      	ldr	r6, [pc, #52]	; (245c <grid_module_bu16_revb_init+0x110>)
    2426:	47b0      	blx	r6
		if (error != 0){
    2428:	b940      	cbnz	r0, 243c <grid_module_bu16_revb_init+0xf0>
	for(uint8_t i=0; i<17; i++){
    242a:	2d10      	cmp	r5, #16
    242c:	d9ca      	bls.n	23c4 <grid_module_bu16_revb_init+0x78>
			
		}

	}
			
	grid_module_bu16_revb_hardware_init();
    242e:	4b0d      	ldr	r3, [pc, #52]	; (2464 <grid_module_bu16_revb_init+0x118>)
    2430:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();
    2432:	4b0d      	ldr	r3, [pc, #52]	; (2468 <grid_module_bu16_revb_init+0x11c>)
    2434:	4798      	blx	r3


	grid_module_init_animation(&grid_led_state);
    2436:	4803      	ldr	r0, [pc, #12]	; (2444 <grid_module_bu16_revb_init+0xf8>)
    2438:	4b0c      	ldr	r3, [pc, #48]	; (246c <grid_module_bu16_revb_init+0x120>)
    243a:	4798      	blx	r3
	
	
};
    243c:	b01b      	add	sp, #108	; 0x6c
    243e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2442:	bf00      	nop
    2444:	20002b7c 	.word	0x20002b7c
    2448:	00001d99 	.word	0x00001d99
    244c:	00003a4d 	.word	0x00003a4d
    2450:	0000b32d 	.word	0x0000b32d
    2454:	0000baf0 	.word	0x0000baf0
    2458:	0000bb08 	.word	0x0000bb08
    245c:	00003a65 	.word	0x00003a65
    2460:	0000bb0c 	.word	0x0000bb0c
    2464:	00002309 	.word	0x00002309
    2468:	00002079 	.word	0x00002079
    246c:	00001f99 	.word	0x00001f99
    2470:	0000b2e5 	.word	0x0000b2e5

00002474 <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    2474:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2476:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    247a:	4b06      	ldr	r3, [pc, #24]	; (2494 <grid_module_en16_reva_hardware_start_transfer+0x20>)
    247c:	619a      	str	r2, [r3, #24]
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    247e:	4c06      	ldr	r4, [pc, #24]	; (2498 <grid_module_en16_reva_hardware_start_transfer+0x24>)
    2480:	4620      	mov	r0, r4
    2482:	4b06      	ldr	r3, [pc, #24]	; (249c <grid_module_en16_reva_hardware_start_transfer+0x28>)
    2484:	4798      	blx	r3

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    2486:	2308      	movs	r3, #8
    2488:	4a05      	ldr	r2, [pc, #20]	; (24a0 <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    248a:	4906      	ldr	r1, [pc, #24]	; (24a4 <grid_module_en16_reva_hardware_start_transfer+0x30>)
    248c:	4620      	mov	r0, r4
    248e:	4c06      	ldr	r4, [pc, #24]	; (24a8 <grid_module_en16_reva_hardware_start_transfer+0x34>)
    2490:	47a0      	blx	r4
    2492:	bd10      	pop	{r4, pc}
    2494:	41008000 	.word	0x41008000
    2498:	20000eb8 	.word	0x20000eb8
    249c:	000044cd 	.word	0x000044cd
    24a0:	20001594 	.word	0x20001594
    24a4:	20000310 	.word	0x20000310
    24a8:	00004531 	.word	0x00004531
    24ac:	00000000 	.word	0x00000000

000024b0 <grid_module_en16_reva_hardware_transfer_complete_cb>:

}

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    24b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    24b4:	ed2d 8b04 	vpush	{d8-d9}
    24b8:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    24ba:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    24be:	4b28      	ldr	r3, [pc, #160]	; (2560 <grid_module_en16_reva_hardware_transfer_complete_cb+0xb0>)
    24c0:	615a      	str	r2, [r3, #20]
    24c2:	4d28      	ldr	r5, [pc, #160]	; (2564 <grid_module_en16_reva_hardware_transfer_complete_cb+0xb4>)
    24c4:	2700      	movs	r7, #0
				if (elapsed_time<20){
					elapsed_time = 20;
				}
			
				
				uint8_t velocityfactor = (160000-elapsed_time*elapsed_time)/40000.0 + 1;
    24c6:	ed9f 9b22 	vldr	d9, [pc, #136]	; 2550 <grid_module_en16_reva_hardware_transfer_complete_cb+0xa0>
    24ca:	ed9f 8b23 	vldr	d8, [pc, #140]	; 2558 <grid_module_en16_reva_hardware_transfer_complete_cb+0xa8>
    24ce:	e061      	b.n	2594 <grid_module_en16_reva_hardware_transfer_complete_cb+0xe4>
				if (0 == grid_ui_report_get_changed_flag(mod, UI_ENCODER_LOOKUP[i]+1+16)){
					value = 64; //CENTER
					mod->report_array[UI_ENCODER_LOOKUP[i]+1+16].helper[0] = 0;
				}
				else{
					value = mod->report_array[UI_ENCODER_LOOKUP[i]+1+16].helper[0];
    24d0:	f898 2000 	ldrb.w	r2, [r8]
    24d4:	4b24      	ldr	r3, [pc, #144]	; (2568 <grid_module_en16_reva_hardware_transfer_complete_cb+0xb8>)
    24d6:	685b      	ldr	r3, [r3, #4]
    24d8:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    24dc:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
    24e0:	781b      	ldrb	r3, [r3, #0]
    24e2:	e123      	b.n	272c <grid_module_en16_reva_hardware_transfer_complete_cb+0x27c>
	CRITICAL_SECTION_ENTER();
    24e4:	a801      	add	r0, sp, #4
    24e6:	4b21      	ldr	r3, [pc, #132]	; (256c <grid_module_en16_reva_hardware_transfer_complete_cb+0xbc>)
    24e8:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    24ea:	4b1d      	ldr	r3, [pc, #116]	; (2560 <grid_module_en16_reva_hardware_transfer_complete_cb+0xb0>)
    24ec:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    24f0:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    24f4:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    24f8:	4054      	eors	r4, r2
    24fa:	400c      	ands	r4, r1
    24fc:	4054      	eors	r4, r2
	CRITICAL_SECTION_LEAVE();
    24fe:	a801      	add	r0, sp, #4
    2500:	4b1b      	ldr	r3, [pc, #108]	; (2570 <grid_module_en16_reva_hardware_transfer_complete_cb+0xc0>)
    2502:	4798      	blx	r3

	uint8_t report_index = 0;

	uint8_t mapmode_value = gpio_get_pin_level(MAP_MODE);

	if (mapmode_value != mod->report_array[report_index].helper[0]){
    2504:	4b18      	ldr	r3, [pc, #96]	; (2568 <grid_module_en16_reva_hardware_transfer_complete_cb+0xb8>)
    2506:	685b      	ldr	r3, [r3, #4]
    2508:	68da      	ldr	r2, [r3, #12]
    250a:	7813      	ldrb	r3, [r2, #0]
    250c:	f3c4 24c0 	ubfx	r4, r4, #11, #1
    2510:	429c      	cmp	r4, r3
    2512:	d00e      	beq.n	2532 <grid_module_en16_reva_hardware_transfer_complete_cb+0x82>
		
		uint8_t command;
		
		if (mod->report_array[report_index].helper[0] == 0){
    2514:	b9bb      	cbnz	r3, 2546 <grid_module_en16_reva_hardware_transfer_complete_cb+0x96>
			
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYUP;
			mod->report_array[report_index].helper[0] = 1;
    2516:	2301      	movs	r3, #1
    2518:	7013      	strb	r3, [r2, #0]
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYUP;
    251a:	2281      	movs	r2, #129	; 0x81
			mod->report_array[report_index].helper[0] = 0;
		}
		
		
		
		grid_sys_write_hex_string_value(&mod->report_array[report_index].payload[3], 2, command);
    251c:	4c12      	ldr	r4, [pc, #72]	; (2568 <grid_module_en16_reva_hardware_transfer_complete_cb+0xb8>)
    251e:	6863      	ldr	r3, [r4, #4]
    2520:	6858      	ldr	r0, [r3, #4]
    2522:	2102      	movs	r1, #2
    2524:	3003      	adds	r0, #3
    2526:	4b13      	ldr	r3, [pc, #76]	; (2574 <grid_module_en16_reva_hardware_transfer_complete_cb+0xc4>)
    2528:	4798      	blx	r3
		
		grid_ui_report_set_changed_flag(mod, report_index);
    252a:	2100      	movs	r1, #0
    252c:	4620      	mov	r0, r4
    252e:	4b12      	ldr	r3, [pc, #72]	; (2578 <grid_module_en16_reva_hardware_transfer_complete_cb+0xc8>)
    2530:	4798      	blx	r3
	//CRITICAL_SECTION_LEAVE()




	grid_module_en16_reva_hardware_transfer_complete = 0;
    2532:	2200      	movs	r2, #0
    2534:	4b11      	ldr	r3, [pc, #68]	; (257c <grid_module_en16_reva_hardware_transfer_complete_cb+0xcc>)
    2536:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    2538:	4b11      	ldr	r3, [pc, #68]	; (2580 <grid_module_en16_reva_hardware_transfer_complete_cb+0xd0>)
    253a:	4798      	blx	r3
}
    253c:	b003      	add	sp, #12
    253e:	ecbd 8b04 	vpop	{d8-d9}
    2542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			mod->report_array[report_index].helper[0] = 0;
    2546:	2300      	movs	r3, #0
    2548:	7013      	strb	r3, [r2, #0]
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN;
    254a:	2280      	movs	r2, #128	; 0x80
    254c:	e7e6      	b.n	251c <grid_module_en16_reva_hardware_transfer_complete_cb+0x6c>
    254e:	bf00      	nop
    2550:	00000000 	.word	0x00000000
    2554:	40e38800 	.word	0x40e38800
    2558:	00000000 	.word	0x00000000
    255c:	3ff00000 	.word	0x3ff00000
    2560:	41008000 	.word	0x41008000
    2564:	20000320 	.word	0x20000320
    2568:	200018c0 	.word	0x200018c0
    256c:	0000404d 	.word	0x0000404d
    2570:	0000405b 	.word	0x0000405b
    2574:	00003725 	.word	0x00003725
    2578:	00003b2b 	.word	0x00003b2b
    257c:	20002ba8 	.word	0x20002ba8
    2580:	00002475 	.word	0x00002475
			grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].phase_b_previous = b_now;
    2584:	4a92      	ldr	r2, [pc, #584]	; (27d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x320>)
    2586:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    258a:	739c      	strb	r4, [r3, #14]
    258c:	3701      	adds	r7, #1
    258e:	3501      	adds	r5, #1
	for (uint8_t i=0; i<16; i++){
    2590:	2f10      	cmp	r7, #16
    2592:	d0a7      	beq.n	24e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x34>
    2594:	b2f9      	uxtb	r1, r7
		uint8_t new_value = (UI_SPI_RX_BUFFER[i/2]>>(4*(i%2)))&0x0F;
    2596:	084b      	lsrs	r3, r1, #1
    2598:	4a8e      	ldr	r2, [pc, #568]	; (27d4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x324>)
    259a:	5cd3      	ldrb	r3, [r2, r3]
    259c:	f001 0201 	and.w	r2, r1, #1
    25a0:	0092      	lsls	r2, r2, #2
    25a2:	4113      	asrs	r3, r2
    25a4:	b2db      	uxtb	r3, r3
    25a6:	f003 060f 	and.w	r6, r3, #15
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[i];
    25aa:	4a8b      	ldr	r2, [pc, #556]	; (27d8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x328>)
    25ac:	5dd2      	ldrb	r2, [r2, r7]
    25ae:	b2d2      	uxtb	r2, r2
		if (old_value != new_value){
    25b0:	4296      	cmp	r6, r2
    25b2:	d0eb      	beq.n	258c <grid_module_en16_reva_hardware_transfer_complete_cb+0xdc>
			UI_SPI_DEBUG = i;
    25b4:	4a89      	ldr	r2, [pc, #548]	; (27dc <grid_module_en16_reva_hardware_transfer_complete_cb+0x32c>)
    25b6:	7011      	strb	r1, [r2, #0]
			uint8_t button_value = new_value>>2;
    25b8:	08b1      	lsrs	r1, r6, #2
			uint8_t phase_a = (new_value>>1)&1;
    25ba:	f3c6 0640 	ubfx	r6, r6, #1, #1
			uint8_t phase_b = (new_value)&1;
    25be:	f003 0401 	and.w	r4, r3, #1
    25c2:	46a8      	mov	r8, r5
			if (button_value != grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].button_value){
    25c4:	782b      	ldrb	r3, [r5, #0]
    25c6:	4a82      	ldr	r2, [pc, #520]	; (27d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x320>)
    25c8:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    25cc:	7852      	ldrb	r2, [r2, #1]
    25ce:	428a      	cmp	r2, r1
    25d0:	d049      	beq.n	2666 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b6>
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].button_changed = 1;
    25d2:	4a7f      	ldr	r2, [pc, #508]	; (27d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x320>)
    25d4:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    25d8:	2001      	movs	r0, #1
    25da:	7090      	strb	r0, [r2, #2]
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].button_value = new_value>>2;
    25dc:	7051      	strb	r1, [r2, #1]
				if (mod->report_array[UI_ENCODER_LOOKUP[i]+1].helper[0] == 0){
    25de:	4403      	add	r3, r0
    25e0:	4a7f      	ldr	r2, [pc, #508]	; (27e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x330>)
    25e2:	6852      	ldr	r2, [r2, #4]
    25e4:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    25e8:	68da      	ldr	r2, [r3, #12]
    25ea:	7812      	ldrb	r2, [r2, #0]
					velocity = 0;
    25ec:	2a00      	cmp	r2, #0
    25ee:	bf0c      	ite	eq
    25f0:	f04f 0b7f 	moveq.w	fp, #127	; 0x7f
    25f4:	f04f 0b00 	movne.w	fp, #0
				grid_sys_write_hex_string_value(&mod->report_array[UI_ENCODER_LOOKUP[i]+1].payload[5], 2, command);
    25f8:	6858      	ldr	r0, [r3, #4]
    25fa:	bf0c      	ite	eq
    25fc:	2290      	moveq	r2, #144	; 0x90
    25fe:	2280      	movne	r2, #128	; 0x80
    2600:	2102      	movs	r1, #2
    2602:	3005      	adds	r0, #5
    2604:	f8df a200 	ldr.w	sl, [pc, #512]	; 2808 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>
    2608:	47d0      	blx	sl
				grid_sys_write_hex_string_value(&mod->report_array[UI_ENCODER_LOOKUP[i]+1].payload[7], 2, UI_ENCODER_LOOKUP[i]);
    260a:	782a      	ldrb	r2, [r5, #0]
    260c:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 27e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x330>
    2610:	f8d9 3004 	ldr.w	r3, [r9, #4]
    2614:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2618:	6958      	ldr	r0, [r3, #20]
    261a:	2102      	movs	r1, #2
    261c:	3007      	adds	r0, #7
    261e:	47d0      	blx	sl
				grid_sys_write_hex_string_value(&mod->report_array[UI_ENCODER_LOOKUP[i]+1].payload[9], 2, velocity);
    2620:	782a      	ldrb	r2, [r5, #0]
    2622:	f8d9 3004 	ldr.w	r3, [r9, #4]
    2626:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    262a:	6958      	ldr	r0, [r3, #20]
    262c:	465a      	mov	r2, fp
    262e:	2102      	movs	r1, #2
    2630:	3009      	adds	r0, #9
    2632:	47d0      	blx	sl
				grid_sys_write_hex_string_value(&mod->report_array[UI_ENCODER_LOOKUP[i]+1].payload[21], 2, actuator);
    2634:	782a      	ldrb	r2, [r5, #0]
    2636:	f8d9 3004 	ldr.w	r3, [r9, #4]
    263a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    263e:	6958      	ldr	r0, [r3, #20]
    2640:	ea4f 024b 	mov.w	r2, fp, lsl #1
    2644:	2102      	movs	r1, #2
    2646:	3015      	adds	r0, #21
    2648:	47d0      	blx	sl
				mod->report_array[UI_ENCODER_LOOKUP[i]+1].helper[0] = velocity;
    264a:	782a      	ldrb	r2, [r5, #0]
    264c:	f8d9 3004 	ldr.w	r3, [r9, #4]
    2650:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2654:	69db      	ldr	r3, [r3, #28]
    2656:	f883 b000 	strb.w	fp, [r3]
				grid_ui_report_set_changed_flag(mod, UI_ENCODER_LOOKUP[i]+1);
    265a:	7829      	ldrb	r1, [r5, #0]
    265c:	3101      	adds	r1, #1
    265e:	b2c9      	uxtb	r1, r1
    2660:	4648      	mov	r0, r9
    2662:	4b60      	ldr	r3, [pc, #384]	; (27e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x334>)
    2664:	4798      	blx	r3
			uint8_t a_prev = grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].phase_a_previous;
    2666:	f898 3000 	ldrb.w	r3, [r8]
    266a:	3301      	adds	r3, #1
    266c:	4a58      	ldr	r2, [pc, #352]	; (27d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x320>)
    266e:	eb02 1203 	add.w	r2, r2, r3, lsl #4
			if (a_now != a_prev){
    2672:	7b52      	ldrb	r2, [r2, #13]
    2674:	42b2      	cmp	r2, r6
    2676:	d085      	beq.n	2584 <grid_module_en16_reva_hardware_transfer_complete_cb+0xd4>
					delta = +1;
    2678:	42a6      	cmp	r6, r4
    267a:	bf14      	ite	ne
    267c:	f04f 39ff 	movne.w	r9, #4294967295
    2680:	f04f 0901 	moveq.w	r9, #1
			grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].phase_a_previous = a_now;
    2684:	4a52      	ldr	r2, [pc, #328]	; (27d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x320>)
    2686:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    268a:	735e      	strb	r6, [r3, #13]
			grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].phase_b_previous = b_now;
    268c:	739c      	strb	r4, [r3, #14]
				volatile uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].last_real_time);
    268e:	6899      	ldr	r1, [r3, #8]
    2690:	4855      	ldr	r0, [pc, #340]	; (27e8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x338>)
    2692:	4b56      	ldr	r3, [pc, #344]	; (27ec <grid_module_en16_reva_hardware_transfer_complete_cb+0x33c>)
    2694:	4798      	blx	r3
    2696:	9000      	str	r0, [sp, #0]
				if (elapsed_time>400){
    2698:	9b00      	ldr	r3, [sp, #0]
    269a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
					elapsed_time = 400;
    269e:	bf84      	itt	hi
    26a0:	f44f 73c8 	movhi.w	r3, #400	; 0x190
    26a4:	9300      	strhi	r3, [sp, #0]
				if (elapsed_time<20){
    26a6:	9b00      	ldr	r3, [sp, #0]
    26a8:	2b13      	cmp	r3, #19
					elapsed_time = 20;
    26aa:	bf9c      	itt	ls
    26ac:	2314      	movls	r3, #20
    26ae:	9300      	strls	r3, [sp, #0]
				uint8_t velocityfactor = (160000-elapsed_time*elapsed_time)/40000.0 + 1;
    26b0:	9b00      	ldr	r3, [sp, #0]
    26b2:	9800      	ldr	r0, [sp, #0]
    26b4:	fb00 f003 	mul.w	r0, r0, r3
    26b8:	f5c0 301c 	rsb	r0, r0, #159744	; 0x27000
    26bc:	f500 7080 	add.w	r0, r0, #256	; 0x100
    26c0:	4b4b      	ldr	r3, [pc, #300]	; (27f0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x340>)
    26c2:	4798      	blx	r3
    26c4:	ec53 2b19 	vmov	r2, r3, d9
    26c8:	4c4a      	ldr	r4, [pc, #296]	; (27f4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x344>)
    26ca:	47a0      	blx	r4
    26cc:	ec53 2b18 	vmov	r2, r3, d8
    26d0:	4c49      	ldr	r4, [pc, #292]	; (27f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x348>)
    26d2:	47a0      	blx	r4
    26d4:	4b49      	ldr	r3, [pc, #292]	; (27fc <grid_module_en16_reva_hardware_transfer_complete_cb+0x34c>)
    26d6:	4798      	blx	r3
    26d8:	b2c4      	uxtb	r4, r0
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    26da:	f898 6000 	ldrb.w	r6, [r8]
    26de:	3601      	adds	r6, #1
    26e0:	4841      	ldr	r0, [pc, #260]	; (27e8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x338>)
    26e2:	4b47      	ldr	r3, [pc, #284]	; (2800 <grid_module_en16_reva_hardware_transfer_complete_cb+0x350>)
    26e4:	4798      	blx	r3
    26e6:	4b3a      	ldr	r3, [pc, #232]	; (27d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x320>)
    26e8:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    26ec:	60b0      	str	r0, [r6, #8]
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].rotation_value += delta;
    26ee:	f898 1000 	ldrb.w	r1, [r8]
    26f2:	1c4a      	adds	r2, r1, #1
    26f4:	fa5f f989 	uxtb.w	r9, r9
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].rotation_value %= 128;
    26f8:	eb03 1302 	add.w	r3, r3, r2, lsl #4
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].rotation_value += delta;
    26fc:	78da      	ldrb	r2, [r3, #3]
    26fe:	444a      	add	r2, r9
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].rotation_value %= 128;
    2700:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    2704:	70da      	strb	r2, [r3, #3]
				if (0 == grid_ui_report_get_changed_flag(mod, UI_ENCODER_LOOKUP[i]+1+16)){
    2706:	3111      	adds	r1, #17
    2708:	b2c9      	uxtb	r1, r1
    270a:	4835      	ldr	r0, [pc, #212]	; (27e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x330>)
    270c:	4b3d      	ldr	r3, [pc, #244]	; (2804 <grid_module_en16_reva_hardware_transfer_complete_cb+0x354>)
    270e:	4798      	blx	r3
    2710:	2800      	cmp	r0, #0
    2712:	f47f aedd 	bne.w	24d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x20>
					mod->report_array[UI_ENCODER_LOOKUP[i]+1+16].helper[0] = 0;
    2716:	f898 2000 	ldrb.w	r2, [r8]
    271a:	4b31      	ldr	r3, [pc, #196]	; (27e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x330>)
    271c:	685b      	ldr	r3, [r3, #4]
    271e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2722:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
    2726:	2200      	movs	r2, #0
    2728:	701a      	strb	r2, [r3, #0]
					value = 64; //CENTER
    272a:	2340      	movs	r3, #64	; 0x40
				value +=  delta*velocityfactor;
    272c:	fb04 3909 	mla	r9, r4, r9, r3
    2730:	fa5f f989 	uxtb.w	r9, r9
				uint8_t actuator = 2*grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].rotation_value;
    2734:	f898 2000 	ldrb.w	r2, [r8]
				if (value != mod->report_array[UI_ENCODER_LOOKUP[i]+1+16].helper[0]){
    2738:	f102 0111 	add.w	r1, r2, #17
    273c:	4b28      	ldr	r3, [pc, #160]	; (27e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x330>)
    273e:	685b      	ldr	r3, [r3, #4]
    2740:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    2744:	68d9      	ldr	r1, [r3, #12]
    2746:	7809      	ldrb	r1, [r1, #0]
    2748:	4549      	cmp	r1, r9
    274a:	f43f af1f 	beq.w	258c <grid_module_en16_reva_hardware_transfer_complete_cb+0xdc>
				uint8_t actuator = 2*grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].rotation_value;
    274e:	4920      	ldr	r1, [pc, #128]	; (27d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x320>)
    2750:	eb01 1202 	add.w	r2, r1, r2, lsl #4
    2754:	f892 a013 	ldrb.w	sl, [r2, #19]
					grid_sys_write_hex_string_value(&mod->report_array[UI_ENCODER_LOOKUP[i]+1+16].payload[5], 2, command);
    2758:	6858      	ldr	r0, [r3, #4]
    275a:	22b0      	movs	r2, #176	; 0xb0
    275c:	2102      	movs	r1, #2
    275e:	3005      	adds	r0, #5
    2760:	4e29      	ldr	r6, [pc, #164]	; (2808 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>)
    2762:	47b0      	blx	r6
					grid_sys_write_hex_string_value(&mod->report_array[UI_ENCODER_LOOKUP[i]+1+16].payload[7], 2, UI_ENCODER_LOOKUP[i]);
    2764:	f898 2000 	ldrb.w	r2, [r8]
    2768:	4c1d      	ldr	r4, [pc, #116]	; (27e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x330>)
    276a:	6863      	ldr	r3, [r4, #4]
    276c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2770:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    2774:	2102      	movs	r1, #2
    2776:	3007      	adds	r0, #7
    2778:	47b0      	blx	r6
					grid_sys_write_hex_string_value(&mod->report_array[UI_ENCODER_LOOKUP[i]+1+16].payload[9], 2, value);
    277a:	f898 2000 	ldrb.w	r2, [r8]
    277e:	6863      	ldr	r3, [r4, #4]
    2780:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2784:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    2788:	464a      	mov	r2, r9
    278a:	2102      	movs	r1, #2
    278c:	3009      	adds	r0, #9
    278e:	47b0      	blx	r6
				uint8_t actuator = 2*grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].rotation_value;
    2790:	ea4f 024a 	mov.w	r2, sl, lsl #1
					grid_sys_write_hex_string_value(&mod->report_array[UI_ENCODER_LOOKUP[i]+1+16].payload[21], 2, actuator); // LED
    2794:	f898 1000 	ldrb.w	r1, [r8]
    2798:	6863      	ldr	r3, [r4, #4]
    279a:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    279e:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    27a2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    27a6:	2102      	movs	r1, #2
    27a8:	3015      	adds	r0, #21
    27aa:	47b0      	blx	r6
					mod->report_array[UI_ENCODER_LOOKUP[i]+1+16].helper[0] = value;
    27ac:	f898 2000 	ldrb.w	r2, [r8]
    27b0:	6863      	ldr	r3, [r4, #4]
    27b2:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    27b6:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
    27ba:	f883 9000 	strb.w	r9, [r3]
					grid_ui_report_set_changed_flag(mod, UI_ENCODER_LOOKUP[i]+1+16);
    27be:	f898 1000 	ldrb.w	r1, [r8]
    27c2:	3111      	adds	r1, #17
    27c4:	b2c9      	uxtb	r1, r1
    27c6:	4620      	mov	r0, r4
    27c8:	4b06      	ldr	r3, [pc, #24]	; (27e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x334>)
    27ca:	4798      	blx	r3
    27cc:	e6de      	b.n	258c <grid_module_en16_reva_hardware_transfer_complete_cb+0xdc>
    27ce:	bf00      	nop
    27d0:	20002dac 	.word	0x20002dac
    27d4:	20001594 	.word	0x20001594
    27d8:	2000157c 	.word	0x2000157c
    27dc:	20001564 	.word	0x20001564
    27e0:	200018c0 	.word	0x200018c0
    27e4:	00003b2b 	.word	0x00003b2b
    27e8:	200018cc 	.word	0x200018cc
    27ec:	00003629 	.word	0x00003629
    27f0:	0000ab29 	.word	0x0000ab29
    27f4:	0000ae69 	.word	0x0000ae69
    27f8:	0000a8b1 	.word	0x0000a8b1
    27fc:	0000b039 	.word	0x0000b039
    2800:	00003625 	.word	0x00003625
    2804:	00003b23 	.word	0x00003b23
    2808:	00003725 	.word	0x00003725

0000280c <grid_module_en16_reva_hardware_init>:

void grid_module_en16_reva_hardware_init(void){
    280c:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    280e:	4b0c      	ldr	r3, [pc, #48]	; (2840 <grid_module_en16_reva_hardware_init+0x34>)
    2810:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2814:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    2816:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    2818:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    281c:	629a      	str	r2, [r3, #40]	; 0x28
    281e:	4a09      	ldr	r2, [pc, #36]	; (2844 <grid_module_en16_reva_hardware_init+0x38>)
    2820:	629a      	str	r2, [r3, #40]	; 0x28
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    2822:	4c09      	ldr	r4, [pc, #36]	; (2848 <grid_module_en16_reva_hardware_init+0x3c>)
    2824:	2103      	movs	r1, #3
    2826:	4620      	mov	r0, r4
    2828:	4b08      	ldr	r3, [pc, #32]	; (284c <grid_module_en16_reva_hardware_init+0x40>)
    282a:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    282c:	4908      	ldr	r1, [pc, #32]	; (2850 <grid_module_en16_reva_hardware_init+0x44>)
    282e:	4620      	mov	r0, r4
    2830:	4b08      	ldr	r3, [pc, #32]	; (2854 <grid_module_en16_reva_hardware_init+0x48>)
    2832:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    2834:	4a08      	ldr	r2, [pc, #32]	; (2858 <grid_module_en16_reva_hardware_init+0x4c>)
    2836:	2100      	movs	r1, #0
    2838:	4620      	mov	r0, r4
    283a:	4b08      	ldr	r3, [pc, #32]	; (285c <grid_module_en16_reva_hardware_init+0x50>)
    283c:	4798      	blx	r3
    283e:	bd10      	pop	{r4, pc}
    2840:	41008000 	.word	0x41008000
    2844:	c0000020 	.word	0xc0000020
    2848:	20000eb8 	.word	0x20000eb8
    284c:	000044f5 	.word	0x000044f5
    2850:	20001578 	.word	0x20001578
    2854:	000045dd 	.word	0x000045dd
    2858:	000024b1 	.word	0x000024b1
    285c:	00004599 	.word	0x00004599

00002860 <grid_module_en16_reva_init>:


}

void grid_module_en16_reva_init(struct grid_ui_model* mod){
    2860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2864:	b09d      	sub	sp, #116	; 0x74
    2866:	4604      	mov	r4, r0
    2868:	900d      	str	r0, [sp, #52]	; 0x34
	
	mod->report_length = 1+16+16;
    286a:	2321      	movs	r3, #33	; 0x21
    286c:	7003      	strb	r3, [r0, #0]
	mod->report_array = malloc(mod->report_length*sizeof(struct grid_ui_report));
    286e:	f44f 7004 	mov.w	r0, #528	; 0x210
    2872:	4b4a      	ldr	r3, [pc, #296]	; (299c <grid_module_en16_reva_init+0x13c>)
    2874:	4798      	blx	r3
    2876:	6060      	str	r0, [r4, #4]
    2878:	2501      	movs	r5, #1
    287a:	2400      	movs	r4, #0
			);
				
		}

		
		uint8_t payload_length = strlen(payload_template);
    287c:	f8df 8144 	ldr.w	r8, [pc, #324]	; 29c4 <grid_module_en16_reva_init+0x164>

		uint8_t helper_template[20];
		sprintf(helper_template, "00"); // LASTVALUE
    2880:	f8df b144 	ldr.w	fp, [pc, #324]	; 29c8 <grid_module_en16_reva_init+0x168>
		
		uint8_t helper_length = strlen(helper_template);

		grid_ui_report_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    2884:	f8df a144 	ldr.w	sl, [pc, #324]	; 29cc <grid_module_en16_reva_init+0x16c>
    2888:	e055      	b.n	2936 <grid_module_en16_reva_init+0xd6>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c%",
    288a:	2303      	movs	r3, #3
    288c:	9303      	str	r3, [sp, #12]
    288e:	2339      	movs	r3, #57	; 0x39
    2890:	9302      	str	r3, [sp, #8]
    2892:	2383      	movs	r3, #131	; 0x83
    2894:	9301      	str	r3, [sp, #4]
    2896:	2380      	movs	r3, #128	; 0x80
    2898:	9300      	str	r3, [sp, #0]
    289a:	2301      	movs	r3, #1
    289c:	2202      	movs	r2, #2
    289e:	4940      	ldr	r1, [pc, #256]	; (29a0 <grid_module_en16_reva_init+0x140>)
    28a0:	a814      	add	r0, sp, #80	; 0x50
    28a2:	4e40      	ldr	r6, [pc, #256]	; (29a4 <grid_module_en16_reva_init+0x144>)
    28a4:	47b0      	blx	r6
		uint8_t payload_length = strlen(payload_template);
    28a6:	a814      	add	r0, sp, #80	; 0x50
    28a8:	47c0      	blx	r8
    28aa:	4607      	mov	r7, r0
		sprintf(helper_template, "00"); // LASTVALUE
    28ac:	ae0f      	add	r6, sp, #60	; 0x3c
    28ae:	f8db 3000 	ldr.w	r3, [fp]
    28b2:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
    28b6:	0c1b      	lsrs	r3, r3, #16
    28b8:	f88d 303e 	strb.w	r3, [sp, #62]	; 0x3e
		uint8_t helper_length = strlen(helper_template);
    28bc:	4630      	mov	r0, r6
    28be:	47c0      	blx	r8
		grid_ui_report_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    28c0:	b2c0      	uxtb	r0, r0
    28c2:	9001      	str	r0, [sp, #4]
    28c4:	9600      	str	r6, [sp, #0]
    28c6:	b2fb      	uxtb	r3, r7
    28c8:	aa14      	add	r2, sp, #80	; 0x50
    28ca:	2100      	movs	r1, #0
    28cc:	980d      	ldr	r0, [sp, #52]	; 0x34
    28ce:	47d0      	blx	sl
    28d0:	e02e      	b.n	2930 <grid_module_en16_reva_init+0xd0>
    28d2:	f1a4 0011 	sub.w	r0, r4, #17
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    28d6:	2103      	movs	r1, #3
    28d8:	910b      	str	r1, [sp, #44]	; 0x2c
    28da:	2300      	movs	r3, #0
    28dc:	930a      	str	r3, [sp, #40]	; 0x28
    28de:	9009      	str	r0, [sp, #36]	; 0x24
    28e0:	2263      	movs	r2, #99	; 0x63
    28e2:	9208      	str	r2, [sp, #32]
    28e4:	9307      	str	r3, [sp, #28]
    28e6:	9106      	str	r1, [sp, #24]
    28e8:	2202      	movs	r2, #2
    28ea:	9205      	str	r2, [sp, #20]
    28ec:	9104      	str	r1, [sp, #16]
    28ee:	9303      	str	r3, [sp, #12]
    28f0:	9002      	str	r0, [sp, #8]
    28f2:	21b0      	movs	r1, #176	; 0xb0
    28f4:	9101      	str	r1, [sp, #4]
    28f6:	9300      	str	r3, [sp, #0]
    28f8:	492b      	ldr	r1, [pc, #172]	; (29a8 <grid_module_en16_reva_init+0x148>)
    28fa:	a814      	add	r0, sp, #80	; 0x50
    28fc:	4f29      	ldr	r7, [pc, #164]	; (29a4 <grid_module_en16_reva_init+0x144>)
    28fe:	47b8      	blx	r7
		uint8_t payload_length = strlen(payload_template);
    2900:	a814      	add	r0, sp, #80	; 0x50
    2902:	47c0      	blx	r8
    2904:	4681      	mov	r9, r0
		sprintf(helper_template, "00"); // LASTVALUE
    2906:	af0f      	add	r7, sp, #60	; 0x3c
    2908:	f8db 3000 	ldr.w	r3, [fp]
    290c:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
    2910:	0c1b      	lsrs	r3, r3, #16
    2912:	f88d 303e 	strb.w	r3, [sp, #62]	; 0x3e
		uint8_t helper_length = strlen(helper_template);
    2916:	4638      	mov	r0, r7
    2918:	47c0      	blx	r8
		grid_ui_report_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    291a:	b2c0      	uxtb	r0, r0
    291c:	9001      	str	r0, [sp, #4]
    291e:	9700      	str	r7, [sp, #0]
    2920:	fa5f f389 	uxtb.w	r3, r9
    2924:	aa14      	add	r2, sp, #80	; 0x50
    2926:	4631      	mov	r1, r6
    2928:	980d      	ldr	r0, [sp, #52]	; 0x34
    292a:	47d0      	blx	sl
	for(uint8_t i=0; i<1+16+16; i++){
    292c:	2d20      	cmp	r5, #32
    292e:	d81e      	bhi.n	296e <grid_module_en16_reva_init+0x10e>
    2930:	3401      	adds	r4, #1
    2932:	3501      	adds	r5, #1
    2934:	b2ed      	uxtb	r5, r5
		if (i == 0){
    2936:	f014 06ff 	ands.w	r6, r4, #255	; 0xff
    293a:	d0a6      	beq.n	288a <grid_module_en16_reva_init+0x2a>
		else if (i<1+16){
    293c:	2e10      	cmp	r6, #16
    293e:	d8c8      	bhi.n	28d2 <grid_module_en16_reva_init+0x72>
    2940:	1e60      	subs	r0, r4, #1
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    2942:	2103      	movs	r1, #3
    2944:	910b      	str	r1, [sp, #44]	; 0x2c
    2946:	2300      	movs	r3, #0
    2948:	930a      	str	r3, [sp, #40]	; 0x28
    294a:	9009      	str	r0, [sp, #36]	; 0x24
    294c:	2263      	movs	r2, #99	; 0x63
    294e:	9208      	str	r2, [sp, #32]
    2950:	9307      	str	r3, [sp, #28]
    2952:	9106      	str	r1, [sp, #24]
    2954:	2202      	movs	r2, #2
    2956:	9205      	str	r2, [sp, #20]
    2958:	9104      	str	r1, [sp, #16]
    295a:	9303      	str	r3, [sp, #12]
    295c:	9002      	str	r0, [sp, #8]
    295e:	2190      	movs	r1, #144	; 0x90
    2960:	9101      	str	r1, [sp, #4]
    2962:	9300      	str	r3, [sp, #0]
    2964:	4910      	ldr	r1, [pc, #64]	; (29a8 <grid_module_en16_reva_init+0x148>)
    2966:	a814      	add	r0, sp, #80	; 0x50
    2968:	4f0e      	ldr	r7, [pc, #56]	; (29a4 <grid_module_en16_reva_init+0x144>)
    296a:	47b8      	blx	r7
    296c:	e7c8      	b.n	2900 <grid_module_en16_reva_init+0xa0>
    296e:	2300      	movs	r3, #0
		
	}

	for (uint8_t i = 0; i<16; i++)
	{
		grid_ui_encoder_array[i].controller_number = i;
    2970:	490e      	ldr	r1, [pc, #56]	; (29ac <grid_module_en16_reva_init+0x14c>)
    2972:	011a      	lsls	r2, r3, #4
    2974:	5453      	strb	r3, [r2, r1]
    2976:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<16; i++)
    2978:	2b10      	cmp	r3, #16
    297a:	d1fa      	bne.n	2972 <grid_module_en16_reva_init+0x112>
	}
	
	
	grid_led_init(&grid_led_state, 16);
    297c:	4c0c      	ldr	r4, [pc, #48]	; (29b0 <grid_module_en16_reva_init+0x150>)
    297e:	2110      	movs	r1, #16
    2980:	4620      	mov	r0, r4
    2982:	4b0c      	ldr	r3, [pc, #48]	; (29b4 <grid_module_en16_reva_init+0x154>)
    2984:	4798      	blx	r3
	grid_module_init_animation(&grid_led_state);
    2986:	4620      	mov	r0, r4
    2988:	4b0b      	ldr	r3, [pc, #44]	; (29b8 <grid_module_en16_reva_init+0x158>)
    298a:	4798      	blx	r3
	
		
	grid_module_en16_reva_hardware_init();	
    298c:	4b0b      	ldr	r3, [pc, #44]	; (29bc <grid_module_en16_reva_init+0x15c>)
    298e:	4798      	blx	r3
	grid_module_en16_reva_hardware_start_transfer();
    2990:	4b0b      	ldr	r3, [pc, #44]	; (29c0 <grid_module_en16_reva_init+0x160>)
    2992:	4798      	blx	r3

	
}
    2994:	b01d      	add	sp, #116	; 0x74
    2996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    299a:	bf00      	nop
    299c:	0000b0c1 	.word	0x0000b0c1
    29a0:	0000bb40 	.word	0x0000bb40
    29a4:	0000b2e5 	.word	0x0000b2e5
    29a8:	0000bb0c 	.word	0x0000bb0c
    29ac:	20002dac 	.word	0x20002dac
    29b0:	20002b7c 	.word	0x20002b7c
    29b4:	00001d99 	.word	0x00001d99
    29b8:	00001f99 	.word	0x00001f99
    29bc:	0000280d 	.word	0x0000280d
    29c0:	00002475 	.word	0x00002475
    29c4:	0000b32d 	.word	0x0000b32d
    29c8:	0000bb08 	.word	0x0000bb08
    29cc:	00003a65 	.word	0x00003a65

000029d0 <grid_module_pbf4_reva_hardware_start_transfer>:

volatile uint8_t grid_module_pbf4_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_pbf4_revb_mux =0;
volatile uint8_t grid_module_pbf4_reva_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    29d0:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    29d2:	4803      	ldr	r0, [pc, #12]	; (29e0 <grid_module_pbf4_reva_hardware_start_transfer+0x10>)
    29d4:	4c03      	ldr	r4, [pc, #12]	; (29e4 <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    29d6:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    29d8:	4803      	ldr	r0, [pc, #12]	; (29e8 <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    29da:	47a0      	blx	r4
    29dc:	bd10      	pop	{r4, pc}
    29de:	bf00      	nop
    29e0:	20001008 	.word	0x20001008
    29e4:	00004025 	.word	0x00004025
    29e8:	200011d8 	.word	0x200011d8
    29ec:	00000000 	.word	0x00000000

000029f0 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:
	
}

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    29f0:	4ba1      	ldr	r3, [pc, #644]	; (2c78 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x288>)
    29f2:	781b      	ldrb	r3, [r3, #0]
    29f4:	b92b      	cbnz	r3, 2a02 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x12>
		grid_module_pbf4_reva_hardware_transfer_complete++;
    29f6:	4aa0      	ldr	r2, [pc, #640]	; (2c78 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x288>)
    29f8:	7813      	ldrb	r3, [r2, #0]
    29fa:	3301      	adds	r3, #1
    29fc:	b2db      	uxtb	r3, r3
    29fe:	7013      	strb	r3, [r2, #0]
    2a00:	4770      	bx	lr
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    2a02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2a06:	b083      	sub	sp, #12
	CRITICAL_SECTION_ENTER();
    2a08:	4668      	mov	r0, sp
    2a0a:	4b9c      	ldr	r3, [pc, #624]	; (2c7c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x28c>)
    2a0c:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    2a0e:	4b9c      	ldr	r3, [pc, #624]	; (2c80 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x290>)
    2a10:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    2a14:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    2a18:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    2a1c:	4054      	eors	r4, r2
    2a1e:	400c      	ands	r4, r1
    2a20:	4054      	eors	r4, r2
	CRITICAL_SECTION_LEAVE();
    2a22:	4668      	mov	r0, sp
    2a24:	4b97      	ldr	r3, [pc, #604]	; (2c84 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x294>)
    2a26:	4798      	blx	r3

	uint8_t report_index = 0;

	uint8_t mapmode_value = gpio_get_pin_level(MAP_MODE);

	if (mapmode_value != mod->report_array[report_index].helper[0]){
    2a28:	4b97      	ldr	r3, [pc, #604]	; (2c88 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x298>)
    2a2a:	685b      	ldr	r3, [r3, #4]
    2a2c:	68db      	ldr	r3, [r3, #12]
    2a2e:	781a      	ldrb	r2, [r3, #0]
    2a30:	f3c4 24c0 	ubfx	r4, r4, #11, #1
    2a34:	4294      	cmp	r4, r2
    2a36:	d010      	beq.n	2a5a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x6a>
		
		uint8_t command;
		
		if (mod->report_array[report_index].helper[0] == 0){
    2a38:	2a00      	cmp	r2, #0
    2a3a:	f040 8115 	bne.w	2c68 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x278>
			
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN;
			mod->report_array[report_index].helper[0] = 1;
    2a3e:	2201      	movs	r2, #1
    2a40:	701a      	strb	r2, [r3, #0]
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN;
    2a42:	2280      	movs	r2, #128	; 0x80
			mod->report_array[report_index].helper[0] = 0;
		}
		
		
		
		grid_sys_write_hex_string_value(&mod->report_array[report_index].payload[3], 2, command);
    2a44:	4c90      	ldr	r4, [pc, #576]	; (2c88 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x298>)
    2a46:	6863      	ldr	r3, [r4, #4]
    2a48:	6858      	ldr	r0, [r3, #4]
    2a4a:	2102      	movs	r1, #2
    2a4c:	3003      	adds	r0, #3
    2a4e:	4b8f      	ldr	r3, [pc, #572]	; (2c8c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29c>)
    2a50:	4798      	blx	r3
		
		grid_ui_report_set_changed_flag(mod, report_index);
    2a52:	2100      	movs	r1, #0
    2a54:	4620      	mov	r0, r4
    2a56:	4b8e      	ldr	r3, [pc, #568]	; (2c90 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a0>)
    2a58:	4798      	blx	r3


	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    2a5a:	2300      	movs	r3, #0
    2a5c:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    2a60:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    2a64:	4b8b      	ldr	r3, [pc, #556]	; (2c94 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a4>)
    2a66:	781a      	ldrb	r2, [r3, #0]
    2a68:	3208      	adds	r2, #8
    2a6a:	498b      	ldr	r1, [pc, #556]	; (2c98 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a8>)
    2a6c:	5c8e      	ldrb	r6, [r1, r2]
    2a6e:	b2f6      	uxtb	r6, r6
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    2a70:	781a      	ldrb	r2, [r3, #0]
    2a72:	b2d2      	uxtb	r2, r2
    2a74:	5c8d      	ldrb	r5, [r1, r2]
    2a76:	b2ed      	uxtb	r5, r5
	

	
	/* Update the multiplexer */
	
	grid_module_pbf4_reva_mux++;
    2a78:	781a      	ldrb	r2, [r3, #0]
    2a7a:	3201      	adds	r2, #1
    2a7c:	b2d2      	uxtb	r2, r2
    2a7e:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    2a80:	781a      	ldrb	r2, [r3, #0]
    2a82:	f002 0207 	and.w	r2, r2, #7
    2a86:	701a      	strb	r2, [r3, #0]
	
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    2a88:	781b      	ldrb	r3, [r3, #0]
	if (level) {
    2a8a:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2a8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2a92:	4b7b      	ldr	r3, [pc, #492]	; (2c80 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x290>)
    2a94:	bf14      	ite	ne
    2a96:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2a9a:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    2a9e:	4b7d      	ldr	r3, [pc, #500]	; (2c94 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a4>)
    2aa0:	781b      	ldrb	r3, [r3, #0]
    2aa2:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2aa6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2aaa:	4b75      	ldr	r3, [pc, #468]	; (2c80 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x290>)
    2aac:	bf14      	ite	ne
    2aae:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2ab2:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    2ab6:	4b77      	ldr	r3, [pc, #476]	; (2c94 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a4>)
    2ab8:	781b      	ldrb	r3, [r3, #0]
    2aba:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2abe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2ac2:	4b6f      	ldr	r3, [pc, #444]	; (2c80 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x290>)
    2ac4:	bf14      	ite	ne
    2ac6:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2aca:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    2ace:	2302      	movs	r3, #2
    2ad0:	f10d 0206 	add.w	r2, sp, #6
    2ad4:	2100      	movs	r1, #0
    2ad6:	4871      	ldr	r0, [pc, #452]	; (2c9c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ac>)
    2ad8:	4c71      	ldr	r4, [pc, #452]	; (2ca0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b0>)
    2ada:	47a0      	blx	r4
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    2adc:	2302      	movs	r3, #2
    2ade:	aa01      	add	r2, sp, #4
    2ae0:	2100      	movs	r1, #0
    2ae2:	4870      	ldr	r0, [pc, #448]	; (2ca4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b4>)
    2ae4:	47a0      	blx	r4
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;
    2ae6:	f8df b1c4 	ldr.w	fp, [pc, #452]	; 2cac <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2bc>
    2aea:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    2aee:	47d8      	blx	fp
    2af0:	f8df a1bc 	ldr.w	sl, [pc, #444]	; 2cb0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>
    2af4:	a35e      	add	r3, pc, #376	; (adr r3, 2c70 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x280>)
    2af6:	e9d3 2300 	ldrd	r2, r3, [r3]
    2afa:	47d0      	blx	sl
    2afc:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 2cb4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c4>
    2b00:	47c8      	blx	r9
    2b02:	f64f 74ff 	movw	r4, #65535	; 0xffff
    2b06:	42a0      	cmp	r0, r4
    2b08:	bf28      	it	cs
    2b0a:	4620      	movcs	r0, r4
    2b0c:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    2b0e:	fa1f f880 	uxth.w	r8, r0
    2b12:	f8ad 8006 	strh.w	r8, [sp, #6]
	
	uint32_t input_1 = adcresult_1*1.03;
    2b16:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    2b1a:	47d8      	blx	fp
    2b1c:	a354      	add	r3, pc, #336	; (adr r3, 2c70 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x280>)
    2b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
    2b22:	47d0      	blx	sl
    2b24:	47c8      	blx	r9
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    2b26:	42a0      	cmp	r0, r4
    2b28:	bf28      	it	cs
    2b2a:	4620      	movcs	r0, r4
    2b2c:	b280      	uxth	r0, r0
    2b2e:	f8ad 0004 	strh.w	r0, [sp, #4]


	if (adc_index_1 == 8 || adc_index_1 == 9){
    2b32:	f1a5 0308 	sub.w	r3, r5, #8
    2b36:	b2db      	uxtb	r3, r3
    2b38:	2b01      	cmp	r3, #1
    2b3a:	f240 808d 	bls.w	2c58 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x268>
		
	}
	else if (adc_index_0 > 13){ // BUTTON
    2b3e:	2e0d      	cmp	r6, #13
    2b40:	f240 80ba 	bls.w	2cb8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>
		
		if (adcresult_0>10000){
    2b44:	f242 7310 	movw	r3, #10000	; 0x2710
    2b48:	4598      	cmp	r8, r3
			adcresult_0 = 0;
    2b4a:	bf8c      	ite	hi
    2b4c:	2300      	movhi	r3, #0
		}
		else{
			adcresult_0 = 127;
    2b4e:	237f      	movls	r3, #127	; 0x7f
    2b50:	f8ad 3006 	strh.w	r3, [sp, #6]
		}
			
		if (adcresult_1>10000){
    2b54:	f242 7310 	movw	r3, #10000	; 0x2710
    2b58:	4298      	cmp	r0, r3
			adcresult_1 = 0;
    2b5a:	bf8c      	ite	hi
    2b5c:	2300      	movhi	r3, #0
		}
		else{
			adcresult_1 = 127;
    2b5e:	237f      	movls	r3, #127	; 0x7f
    2b60:	f8ad 3004 	strh.w	r3, [sp, #4]
		}
		
		
		//CRITICAL_SECTION_ENTER()

		if (adcresult_0 != mod->report_array[adc_index_0+1-4].helper[0]){
    2b64:	f106 5480 	add.w	r4, r6, #268435456	; 0x10000000
    2b68:	3c03      	subs	r4, #3
    2b6a:	0124      	lsls	r4, r4, #4
    2b6c:	4b46      	ldr	r3, [pc, #280]	; (2c88 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x298>)
    2b6e:	685b      	ldr	r3, [r3, #4]
    2b70:	4423      	add	r3, r4
    2b72:	68da      	ldr	r2, [r3, #12]
    2b74:	7812      	ldrb	r2, [r2, #0]
    2b76:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    2b7a:	4291      	cmp	r1, r2
    2b7c:	d02f      	beq.n	2bde <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ee>
				velocity = 127;
			}
			else{
				
				command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
				velocity = 0;
    2b7e:	2a00      	cmp	r2, #0
    2b80:	bf0c      	ite	eq
    2b82:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    2b86:	f04f 0900 	movne.w	r9, #0
			}
			
			uint8_t actuator = 2*velocity;
			
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1-4].payload[5], 2, command);
    2b8a:	6858      	ldr	r0, [r3, #4]
    2b8c:	bf0c      	ite	eq
    2b8e:	2290      	moveq	r2, #144	; 0x90
    2b90:	2280      	movne	r2, #128	; 0x80
    2b92:	2102      	movs	r1, #2
    2b94:	3005      	adds	r0, #5
    2b96:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 2c8c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29c>
    2b9a:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1-4].payload[7], 2, adc_index_0);
    2b9c:	4f3a      	ldr	r7, [pc, #232]	; (2c88 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x298>)
    2b9e:	687b      	ldr	r3, [r7, #4]
    2ba0:	4423      	add	r3, r4
    2ba2:	6858      	ldr	r0, [r3, #4]
    2ba4:	4632      	mov	r2, r6
    2ba6:	2102      	movs	r1, #2
    2ba8:	3007      	adds	r0, #7
    2baa:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1-4].payload[9], 2, velocity);
    2bac:	687b      	ldr	r3, [r7, #4]
    2bae:	4423      	add	r3, r4
    2bb0:	6858      	ldr	r0, [r3, #4]
    2bb2:	464a      	mov	r2, r9
    2bb4:	2102      	movs	r1, #2
    2bb6:	3009      	adds	r0, #9
    2bb8:	47c0      	blx	r8
			
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1-4].payload[21], 2, actuator);
    2bba:	687b      	ldr	r3, [r7, #4]
    2bbc:	4423      	add	r3, r4
    2bbe:	6858      	ldr	r0, [r3, #4]
    2bc0:	ea4f 0249 	mov.w	r2, r9, lsl #1
    2bc4:	2102      	movs	r1, #2
    2bc6:	3015      	adds	r0, #21
    2bc8:	47c0      	blx	r8
			mod->report_array[adc_index_0+1-4].helper[0] = velocity;
    2bca:	687b      	ldr	r3, [r7, #4]
    2bcc:	441c      	add	r4, r3
    2bce:	68e3      	ldr	r3, [r4, #12]
    2bd0:	f883 9000 	strb.w	r9, [r3]
			
			grid_ui_report_set_changed_flag(mod, adc_index_0+1-4);
    2bd4:	1ef1      	subs	r1, r6, #3
    2bd6:	b2c9      	uxtb	r1, r1
    2bd8:	4638      	mov	r0, r7
    2bda:	4b2d      	ldr	r3, [pc, #180]	; (2c90 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a0>)
    2bdc:	4798      	blx	r3
		
		//CRITICAL_SECTION_LEAVE()
		
		//CRITICAL_SECTION_ENTER()

		if (adcresult_1 != mod->report_array[adc_index_1+1-4].helper[0]){
    2bde:	f105 5480 	add.w	r4, r5, #268435456	; 0x10000000
    2be2:	3c03      	subs	r4, #3
    2be4:	0124      	lsls	r4, r4, #4
    2be6:	4b28      	ldr	r3, [pc, #160]	; (2c88 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x298>)
    2be8:	685b      	ldr	r3, [r3, #4]
    2bea:	4423      	add	r3, r4
    2bec:	68da      	ldr	r2, [r3, #12]
    2bee:	7812      	ldrb	r2, [r2, #0]
    2bf0:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2bf4:	4291      	cmp	r1, r2
    2bf6:	d02f      	beq.n	2c58 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x268>
				velocity = 127;
			}
			else{
				
				command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
				velocity = 0;
    2bf8:	2a00      	cmp	r2, #0
    2bfa:	bf0c      	ite	eq
    2bfc:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    2c00:	f04f 0900 	movne.w	r9, #0
			}
			
			uint8_t actuator = 2*velocity;
			
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1-4].payload[5], 2, command);
    2c04:	6858      	ldr	r0, [r3, #4]
    2c06:	bf0c      	ite	eq
    2c08:	2290      	moveq	r2, #144	; 0x90
    2c0a:	2280      	movne	r2, #128	; 0x80
    2c0c:	2102      	movs	r1, #2
    2c0e:	3005      	adds	r0, #5
    2c10:	f8df 8078 	ldr.w	r8, [pc, #120]	; 2c8c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29c>
    2c14:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1-4].payload[7], 2, adc_index_0);
    2c16:	4f1c      	ldr	r7, [pc, #112]	; (2c88 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x298>)
    2c18:	687b      	ldr	r3, [r7, #4]
    2c1a:	4423      	add	r3, r4
    2c1c:	6858      	ldr	r0, [r3, #4]
    2c1e:	4632      	mov	r2, r6
    2c20:	2102      	movs	r1, #2
    2c22:	3007      	adds	r0, #7
    2c24:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1-4].payload[9], 2, velocity);
    2c26:	687b      	ldr	r3, [r7, #4]
    2c28:	4423      	add	r3, r4
    2c2a:	6858      	ldr	r0, [r3, #4]
    2c2c:	464a      	mov	r2, r9
    2c2e:	2102      	movs	r1, #2
    2c30:	3009      	adds	r0, #9
    2c32:	47c0      	blx	r8
			
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1-4].payload[21], 2, actuator);
    2c34:	687b      	ldr	r3, [r7, #4]
    2c36:	4423      	add	r3, r4
    2c38:	6858      	ldr	r0, [r3, #4]
    2c3a:	ea4f 0249 	mov.w	r2, r9, lsl #1
    2c3e:	2102      	movs	r1, #2
    2c40:	3015      	adds	r0, #21
    2c42:	47c0      	blx	r8
			mod->report_array[adc_index_1+1-4].helper[0] = velocity;
    2c44:	687b      	ldr	r3, [r7, #4]
    2c46:	441c      	add	r4, r3
    2c48:	68e3      	ldr	r3, [r4, #12]
    2c4a:	f883 9000 	strb.w	r9, [r3]
			
			grid_ui_report_set_changed_flag(mod, adc_index_1+1-4);
    2c4e:	1ee9      	subs	r1, r5, #3
    2c50:	b2c9      	uxtb	r1, r1
    2c52:	4638      	mov	r0, r7
    2c54:	4b0e      	ldr	r3, [pc, #56]	; (2c90 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a0>)
    2c56:	4798      	blx	r3
	
	
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    2c58:	2200      	movs	r2, #0
    2c5a:	4b07      	ldr	r3, [pc, #28]	; (2c78 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x288>)
    2c5c:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    2c5e:	4b12      	ldr	r3, [pc, #72]	; (2ca8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b8>)
    2c60:	4798      	blx	r3
}
    2c62:	b003      	add	sp, #12
    2c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			mod->report_array[report_index].helper[0] = 0;
    2c68:	2200      	movs	r2, #0
    2c6a:	701a      	strb	r2, [r3, #0]
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYUP;
    2c6c:	2281      	movs	r2, #129	; 0x81
    2c6e:	e6e9      	b.n	2a44 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x54>
    2c70:	47ae147b 	.word	0x47ae147b
    2c74:	3ff07ae1 	.word	0x3ff07ae1
    2c78:	20001590 	.word	0x20001590
    2c7c:	0000404d 	.word	0x0000404d
    2c80:	41008000 	.word	0x41008000
    2c84:	0000405b 	.word	0x0000405b
    2c88:	200018c0 	.word	0x200018c0
    2c8c:	00003725 	.word	0x00003725
    2c90:	00003b2b 	.word	0x00003b2b
    2c94:	20002b78 	.word	0x20002b78
    2c98:	20000334 	.word	0x20000334
    2c9c:	20001008 	.word	0x20001008
    2ca0:	00003f45 	.word	0x00003f45
    2ca4:	200011d8 	.word	0x200011d8
    2ca8:	000029d1 	.word	0x000029d1
    2cac:	0000ab49 	.word	0x0000ab49
    2cb0:	0000ac15 	.word	0x0000ac15
    2cb4:	0000b039 	.word	0x0000b039
		if (adc_index_1 == 0 || adc_index_1 == 1){
    2cb8:	2d01      	cmp	r5, #1
    2cba:	d937      	bls.n	2d2c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x33c>
			grid_ain_add_sample(adc_index_0, adcresult_0);
    2cbc:	b2b9      	uxth	r1, r7
    2cbe:	4630      	mov	r0, r6
    2cc0:	4c36      	ldr	r4, [pc, #216]	; (2d9c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3ac>)
    2cc2:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, adcresult_1);
    2cc4:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2cc8:	4628      	mov	r0, r5
    2cca:	47a0      	blx	r4
		if (grid_ain_get_changed(adc_index_0)){
    2ccc:	4630      	mov	r0, r6
    2cce:	4b34      	ldr	r3, [pc, #208]	; (2da0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3b0>)
    2cd0:	4798      	blx	r3
    2cd2:	2800      	cmp	r0, #0
    2cd4:	d139      	bne.n	2d4a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x35a>
		if (grid_ain_get_changed(adc_index_1)){
    2cd6:	4628      	mov	r0, r5
    2cd8:	4b31      	ldr	r3, [pc, #196]	; (2da0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3b0>)
    2cda:	4798      	blx	r3
    2cdc:	2800      	cmp	r0, #0
    2cde:	d0bb      	beq.n	2c58 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x268>
			uint8_t value = grid_ain_get_average(adc_index_1, 7);
    2ce0:	2107      	movs	r1, #7
    2ce2:	4628      	mov	r0, r5
    2ce4:	4b2f      	ldr	r3, [pc, #188]	; (2da4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3b4>)
    2ce6:	4798      	blx	r3
    2ce8:	4606      	mov	r6, r0
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1].payload[7], 2, adc_index_1);
    2cea:	1c6f      	adds	r7, r5, #1
    2cec:	ea4f 1807 	mov.w	r8, r7, lsl #4
    2cf0:	4c2d      	ldr	r4, [pc, #180]	; (2da8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3b8>)
    2cf2:	6863      	ldr	r3, [r4, #4]
    2cf4:	4443      	add	r3, r8
    2cf6:	6858      	ldr	r0, [r3, #4]
    2cf8:	462a      	mov	r2, r5
    2cfa:	2102      	movs	r1, #2
    2cfc:	3007      	adds	r0, #7
    2cfe:	4d2b      	ldr	r5, [pc, #172]	; (2dac <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3bc>)
    2d00:	47a8      	blx	r5
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1].payload[9], 2, value);
    2d02:	6863      	ldr	r3, [r4, #4]
    2d04:	4443      	add	r3, r8
    2d06:	6858      	ldr	r0, [r3, #4]
    2d08:	b2f2      	uxtb	r2, r6
    2d0a:	2102      	movs	r1, #2
    2d0c:	3009      	adds	r0, #9
    2d0e:	47a8      	blx	r5
			uint8_t actuator = 2*value;
    2d10:	0072      	lsls	r2, r6, #1
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1].payload[21], 2, actuator);
    2d12:	6863      	ldr	r3, [r4, #4]
    2d14:	4443      	add	r3, r8
    2d16:	6858      	ldr	r0, [r3, #4]
    2d18:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    2d1c:	2102      	movs	r1, #2
    2d1e:	3015      	adds	r0, #21
    2d20:	47a8      	blx	r5
			grid_ui_report_set_changed_flag(mod, adc_index_1+1);
    2d22:	b2f9      	uxtb	r1, r7
    2d24:	4620      	mov	r0, r4
    2d26:	4b22      	ldr	r3, [pc, #136]	; (2db0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3c0>)
    2d28:	4798      	blx	r3
    2d2a:	e795      	b.n	2c58 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x268>
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    2d2c:	b2b9      	uxth	r1, r7
    2d2e:	f64f 78ff 	movw	r8, #65535	; 0xffff
    2d32:	eba8 0101 	sub.w	r1, r8, r1
    2d36:	4630      	mov	r0, r6
    2d38:	4c18      	ldr	r4, [pc, #96]	; (2d9c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3ac>)
    2d3a:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    2d3c:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2d40:	eba8 0101 	sub.w	r1, r8, r1
    2d44:	4628      	mov	r0, r5
    2d46:	47a0      	blx	r4
    2d48:	e7c0      	b.n	2ccc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>
			uint8_t value = grid_ain_get_average(adc_index_0, 7);
    2d4a:	2107      	movs	r1, #7
    2d4c:	4630      	mov	r0, r6
    2d4e:	4b15      	ldr	r3, [pc, #84]	; (2da4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3b4>)
    2d50:	4798      	blx	r3
    2d52:	4607      	mov	r7, r0
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1].payload[7], 2, adc_index_0);
    2d54:	f106 0801 	add.w	r8, r6, #1
    2d58:	ea4f 1908 	mov.w	r9, r8, lsl #4
    2d5c:	4c12      	ldr	r4, [pc, #72]	; (2da8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3b8>)
    2d5e:	6863      	ldr	r3, [r4, #4]
    2d60:	444b      	add	r3, r9
    2d62:	6858      	ldr	r0, [r3, #4]
    2d64:	4632      	mov	r2, r6
    2d66:	2102      	movs	r1, #2
    2d68:	3007      	adds	r0, #7
    2d6a:	4e10      	ldr	r6, [pc, #64]	; (2dac <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3bc>)
    2d6c:	47b0      	blx	r6
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1].payload[9], 2, value);
    2d6e:	6863      	ldr	r3, [r4, #4]
    2d70:	444b      	add	r3, r9
    2d72:	6858      	ldr	r0, [r3, #4]
    2d74:	b2fa      	uxtb	r2, r7
    2d76:	2102      	movs	r1, #2
    2d78:	3009      	adds	r0, #9
    2d7a:	47b0      	blx	r6
			uint8_t actuator = 2*value;
    2d7c:	007a      	lsls	r2, r7, #1
			grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1].payload[21], 2, actuator);
    2d7e:	6863      	ldr	r3, [r4, #4]
    2d80:	444b      	add	r3, r9
    2d82:	6858      	ldr	r0, [r3, #4]
    2d84:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    2d88:	2102      	movs	r1, #2
    2d8a:	3015      	adds	r0, #21
    2d8c:	47b0      	blx	r6
			grid_ui_report_set_changed_flag(mod, adc_index_0+1);
    2d8e:	fa5f f188 	uxtb.w	r1, r8
    2d92:	4620      	mov	r0, r4
    2d94:	4b06      	ldr	r3, [pc, #24]	; (2db0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3c0>)
    2d96:	4798      	blx	r3
    2d98:	e79d      	b.n	2cd6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e6>
    2d9a:	bf00      	nop
    2d9c:	00000fc9 	.word	0x00000fc9
    2da0:	000010c5 	.word	0x000010c5
    2da4:	000010d5 	.word	0x000010d5
    2da8:	200018c0 	.word	0x200018c0
    2dac:	00003725 	.word	0x00003725
    2db0:	00003b2b 	.word	0x00003b2b

00002db4 <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    2db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    2db6:	4f0b      	ldr	r7, [pc, #44]	; (2de4 <grid_module_pbf4_reva_hardware_init+0x30>)
    2db8:	4c0b      	ldr	r4, [pc, #44]	; (2de8 <grid_module_pbf4_reva_hardware_init+0x34>)
    2dba:	463b      	mov	r3, r7
    2dbc:	2200      	movs	r2, #0
    2dbe:	4611      	mov	r1, r2
    2dc0:	4620      	mov	r0, r4
    2dc2:	4e0a      	ldr	r6, [pc, #40]	; (2dec <grid_module_pbf4_reva_hardware_init+0x38>)
    2dc4:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    2dc6:	4d0a      	ldr	r5, [pc, #40]	; (2df0 <grid_module_pbf4_reva_hardware_init+0x3c>)
    2dc8:	463b      	mov	r3, r7
    2dca:	2200      	movs	r2, #0
    2dcc:	4611      	mov	r1, r2
    2dce:	4628      	mov	r0, r5
    2dd0:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    2dd2:	2100      	movs	r1, #0
    2dd4:	4620      	mov	r0, r4
    2dd6:	4c07      	ldr	r4, [pc, #28]	; (2df4 <grid_module_pbf4_reva_hardware_init+0x40>)
    2dd8:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    2dda:	2100      	movs	r1, #0
    2ddc:	4628      	mov	r0, r5
    2dde:	47a0      	blx	r4
    2de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2de2:	bf00      	nop
    2de4:	000029f1 	.word	0x000029f1
    2de8:	20001008 	.word	0x20001008
    2dec:	00003ec5 	.word	0x00003ec5
    2df0:	200011d8 	.word	0x200011d8
    2df4:	00003e85 	.word	0x00003e85

00002df8 <grid_module_pbf4_reva_init>:
}




void grid_module_pbf4_reva_init(struct grid_ui_model* mod){
    2df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2dfc:	b09a      	sub	sp, #104	; 0x68
    2dfe:	4607      	mov	r7, r0
	
	grid_ui_model_init(mod, 13);
    2e00:	210d      	movs	r1, #13
    2e02:	4b35      	ldr	r3, [pc, #212]	; (2ed8 <grid_module_pbf4_reva_init+0xe0>)
    2e04:	4798      	blx	r3
	
	
	// 0 is for mapmode_button
	// 1...16 is for ui_buttons
	for(uint8_t i=0; i<mod->report_length; i++){
    2e06:	783b      	ldrb	r3, [r7, #0]
    2e08:	2b00      	cmp	r3, #0
    2e0a:	d04f      	beq.n	2eac <grid_module_pbf4_reva_init+0xb4>
    2e0c:	2400      	movs	r4, #0
			);
			
		}
		else{ // BUTTONS
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    2e0e:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 2f04 <grid_module_pbf4_reva_init+0x10c>
    2e12:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 2f08 <grid_module_pbf4_reva_init+0x110>
    2e16:	e029      	b.n	2e6c <grid_module_pbf4_reva_init+0x74>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c",
    2e18:	2303      	movs	r3, #3
    2e1a:	9303      	str	r3, [sp, #12]
    2e1c:	2339      	movs	r3, #57	; 0x39
    2e1e:	9302      	str	r3, [sp, #8]
    2e20:	2383      	movs	r3, #131	; 0x83
    2e22:	9301      	str	r3, [sp, #4]
    2e24:	2380      	movs	r3, #128	; 0x80
    2e26:	9300      	str	r3, [sp, #0]
    2e28:	2301      	movs	r3, #1
    2e2a:	2202      	movs	r2, #2
    2e2c:	492b      	ldr	r1, [pc, #172]	; (2edc <grid_module_pbf4_reva_init+0xe4>)
    2e2e:	a812      	add	r0, sp, #72	; 0x48
    2e30:	47c8      	blx	r9
			);
			
		}

		
		uint8_t payload_length = strlen(payload_template);
    2e32:	a812      	add	r0, sp, #72	; 0x48
    2e34:	4e2a      	ldr	r6, [pc, #168]	; (2ee0 <grid_module_pbf4_reva_init+0xe8>)
    2e36:	47b0      	blx	r6
    2e38:	4680      	mov	r8, r0

		uint8_t helper_template[20];
		sprintf(helper_template, "00"); // LASTVALUE
    2e3a:	ad0d      	add	r5, sp, #52	; 0x34
    2e3c:	4b29      	ldr	r3, [pc, #164]	; (2ee4 <grid_module_pbf4_reva_init+0xec>)
    2e3e:	681b      	ldr	r3, [r3, #0]
    2e40:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    2e44:	0c1b      	lsrs	r3, r3, #16
    2e46:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
		
		uint8_t helper_length = strlen(helper_template);
    2e4a:	4628      	mov	r0, r5
    2e4c:	47b0      	blx	r6

		grid_ui_report_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    2e4e:	b2c0      	uxtb	r0, r0
    2e50:	9001      	str	r0, [sp, #4]
    2e52:	9500      	str	r5, [sp, #0]
    2e54:	fa5f f388 	uxtb.w	r3, r8
    2e58:	aa12      	add	r2, sp, #72	; 0x48
    2e5a:	4621      	mov	r1, r4
    2e5c:	4638      	mov	r0, r7
    2e5e:	4d22      	ldr	r5, [pc, #136]	; (2ee8 <grid_module_pbf4_reva_init+0xf0>)
    2e60:	47a8      	blx	r5
	for(uint8_t i=0; i<mod->report_length; i++){
    2e62:	3401      	adds	r4, #1
    2e64:	b2e4      	uxtb	r4, r4
    2e66:	783b      	ldrb	r3, [r7, #0]
    2e68:	42a3      	cmp	r3, r4
    2e6a:	d91f      	bls.n	2eac <grid_module_pbf4_reva_init+0xb4>
		if (i == 0){
    2e6c:	2c00      	cmp	r4, #0
    2e6e:	d0d3      	beq.n	2e18 <grid_module_pbf4_reva_init+0x20>
		else if (i<9){ // PORENTIOMETERS & FADERS
    2e70:	2c08      	cmp	r4, #8
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    2e72:	f104 30ff 	add.w	r0, r4, #4294967295
    2e76:	f04f 0103 	mov.w	r1, #3
    2e7a:	910b      	str	r1, [sp, #44]	; 0x2c
    2e7c:	f04f 0300 	mov.w	r3, #0
    2e80:	930a      	str	r3, [sp, #40]	; 0x28
    2e82:	9009      	str	r0, [sp, #36]	; 0x24
    2e84:	f04f 0263 	mov.w	r2, #99	; 0x63
    2e88:	9208      	str	r2, [sp, #32]
    2e8a:	9307      	str	r3, [sp, #28]
    2e8c:	9106      	str	r1, [sp, #24]
    2e8e:	f04f 0202 	mov.w	r2, #2
    2e92:	9205      	str	r2, [sp, #20]
    2e94:	9104      	str	r1, [sp, #16]
    2e96:	9303      	str	r3, [sp, #12]
    2e98:	9002      	str	r0, [sp, #8]
    2e9a:	bf94      	ite	ls
    2e9c:	21b0      	movls	r1, #176	; 0xb0
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    2e9e:	2190      	movhi	r1, #144	; 0x90
    2ea0:	9101      	str	r1, [sp, #4]
    2ea2:	9300      	str	r3, [sp, #0]
    2ea4:	4651      	mov	r1, sl
    2ea6:	a812      	add	r0, sp, #72	; 0x48
    2ea8:	47c8      	blx	r9
    2eaa:	e7c2      	b.n	2e32 <grid_module_pbf4_reva_init+0x3a>
		
	}
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    2eac:	2307      	movs	r3, #7
    2eae:	220e      	movs	r2, #14
    2eb0:	2105      	movs	r1, #5
    2eb2:	2010      	movs	r0, #16
    2eb4:	4c0d      	ldr	r4, [pc, #52]	; (2eec <grid_module_pbf4_reva_init+0xf4>)
    2eb6:	47a0      	blx	r4

	grid_led_init(&grid_led_state, 12);
    2eb8:	4c0d      	ldr	r4, [pc, #52]	; (2ef0 <grid_module_pbf4_reva_init+0xf8>)
    2eba:	210c      	movs	r1, #12
    2ebc:	4620      	mov	r0, r4
    2ebe:	4b0d      	ldr	r3, [pc, #52]	; (2ef4 <grid_module_pbf4_reva_init+0xfc>)
    2ec0:	4798      	blx	r3
	grid_module_init_animation(&grid_led_state);
    2ec2:	4620      	mov	r0, r4
    2ec4:	4b0c      	ldr	r3, [pc, #48]	; (2ef8 <grid_module_pbf4_reva_init+0x100>)
    2ec6:	4798      	blx	r3
	
	grid_module_pbf4_reva_hardware_init();
    2ec8:	4b0c      	ldr	r3, [pc, #48]	; (2efc <grid_module_pbf4_reva_init+0x104>)
    2eca:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
    2ecc:	4b0c      	ldr	r3, [pc, #48]	; (2f00 <grid_module_pbf4_reva_init+0x108>)
    2ece:	4798      	blx	r3
	
    2ed0:	b01a      	add	sp, #104	; 0x68
    2ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2ed6:	bf00      	nop
    2ed8:	00003a4d 	.word	0x00003a4d
    2edc:	0000baf0 	.word	0x0000baf0
    2ee0:	0000b32d 	.word	0x0000b32d
    2ee4:	0000bb08 	.word	0x0000bb08
    2ee8:	00003a65 	.word	0x00003a65
    2eec:	00000f7d 	.word	0x00000f7d
    2ef0:	20002b7c 	.word	0x20002b7c
    2ef4:	00001d99 	.word	0x00001d99
    2ef8:	00001f99 	.word	0x00001f99
    2efc:	00002db5 	.word	0x00002db5
    2f00:	000029d1 	.word	0x000029d1
    2f04:	0000bb0c 	.word	0x0000bb0c
    2f08:	0000b2e5 	.word	0x0000b2e5

00002f0c <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    2f0c:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    2f0e:	4803      	ldr	r0, [pc, #12]	; (2f1c <grid_module_po16_revb_hardware_start_transfer+0x10>)
    2f10:	4c03      	ldr	r4, [pc, #12]	; (2f20 <grid_module_po16_revb_hardware_start_transfer+0x14>)
    2f12:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    2f14:	4803      	ldr	r0, [pc, #12]	; (2f24 <grid_module_po16_revb_hardware_start_transfer+0x18>)
    2f16:	47a0      	blx	r4
    2f18:	bd10      	pop	{r4, pc}
    2f1a:	bf00      	nop
    2f1c:	20001008 	.word	0x20001008
    2f20:	00004025 	.word	0x00004025
    2f24:	200011d8 	.word	0x200011d8

00002f28 <grid_module_po16_revb_hardware_transfer_complete_cb>:
	
}

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    2f28:	4b95      	ldr	r3, [pc, #596]	; (3180 <grid_module_po16_revb_hardware_transfer_complete_cb+0x258>)
    2f2a:	781b      	ldrb	r3, [r3, #0]
    2f2c:	b92b      	cbnz	r3, 2f3a <grid_module_po16_revb_hardware_transfer_complete_cb+0x12>
		grid_module_po16_revb_hardware_transfer_complete++;
    2f2e:	4a94      	ldr	r2, [pc, #592]	; (3180 <grid_module_po16_revb_hardware_transfer_complete_cb+0x258>)
    2f30:	7813      	ldrb	r3, [r2, #0]
    2f32:	3301      	adds	r3, #1
    2f34:	b2db      	uxtb	r3, r3
    2f36:	7013      	strb	r3, [r2, #0]
    2f38:	4770      	bx	lr
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    2f3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2f3e:	b086      	sub	sp, #24
	/* Read mapmode state*/
	
	
	struct grid_ui_model* mod = &grid_ui_state;
	
	CRITICAL_SECTION_ENTER()
    2f40:	a801      	add	r0, sp, #4
    2f42:	4c90      	ldr	r4, [pc, #576]	; (3184 <grid_module_po16_revb_hardware_transfer_complete_cb+0x25c>)
    2f44:	47a0      	blx	r4
	CRITICAL_SECTION_ENTER();
    2f46:	a804      	add	r0, sp, #16
    2f48:	47a0      	blx	r4
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    2f4a:	4b8f      	ldr	r3, [pc, #572]	; (3188 <grid_module_po16_revb_hardware_transfer_complete_cb+0x260>)
    2f4c:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    2f50:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    2f54:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    2f58:	4054      	eors	r4, r2
    2f5a:	400c      	ands	r4, r1
    2f5c:	4054      	eors	r4, r2
	CRITICAL_SECTION_LEAVE();
    2f5e:	a804      	add	r0, sp, #16
    2f60:	4b8a      	ldr	r3, [pc, #552]	; (318c <grid_module_po16_revb_hardware_transfer_complete_cb+0x264>)
    2f62:	4798      	blx	r3

	uint8_t report_index = 0;

	uint8_t mapmode_value = gpio_get_pin_level(MAP_MODE);

	if (mapmode_value != mod->report_array[report_index].helper[0]){
    2f64:	4b8a      	ldr	r3, [pc, #552]	; (3190 <grid_module_po16_revb_hardware_transfer_complete_cb+0x268>)
    2f66:	685b      	ldr	r3, [r3, #4]
    2f68:	68db      	ldr	r3, [r3, #12]
    2f6a:	781a      	ldrb	r2, [r3, #0]
    2f6c:	f3c4 24c0 	ubfx	r4, r4, #11, #1
    2f70:	4294      	cmp	r4, r2
    2f72:	d010      	beq.n	2f96 <grid_module_po16_revb_hardware_transfer_complete_cb+0x6e>
		
		uint8_t command;
		
		if (mod->report_array[report_index].helper[0] == 0){
    2f74:	2a00      	cmp	r2, #0
    2f76:	f040 809f 	bne.w	30b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x190>
			
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN;
			mod->report_array[report_index].helper[0] = 1;
    2f7a:	2201      	movs	r2, #1
    2f7c:	701a      	strb	r2, [r3, #0]
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN;
    2f7e:	2280      	movs	r2, #128	; 0x80
			mod->report_array[report_index].helper[0] = 0;
		}
		
		
		
		grid_sys_write_hex_string_value(&mod->report_array[report_index].payload[3], 2, command);
    2f80:	4c83      	ldr	r4, [pc, #524]	; (3190 <grid_module_po16_revb_hardware_transfer_complete_cb+0x268>)
    2f82:	6863      	ldr	r3, [r4, #4]
    2f84:	6858      	ldr	r0, [r3, #4]
    2f86:	2102      	movs	r1, #2
    2f88:	3003      	adds	r0, #3
    2f8a:	4b82      	ldr	r3, [pc, #520]	; (3194 <grid_module_po16_revb_hardware_transfer_complete_cb+0x26c>)
    2f8c:	4798      	blx	r3
		
		grid_ui_report_set_changed_flag(mod, report_index);
    2f8e:	2100      	movs	r1, #0
    2f90:	4620      	mov	r0, r4
    2f92:	4b81      	ldr	r3, [pc, #516]	; (3198 <grid_module_po16_revb_hardware_transfer_complete_cb+0x270>)
    2f94:	4798      	blx	r3
	}

	CRITICAL_SECTION_LEAVE()
    2f96:	a801      	add	r0, sp, #4
    2f98:	4b7c      	ldr	r3, [pc, #496]	; (318c <grid_module_po16_revb_hardware_transfer_complete_cb+0x264>)
    2f9a:	4798      	blx	r3


	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    2f9c:	2300      	movs	r3, #0
    2f9e:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint16_t adcresult_1 = 0;
    2fa2:	f8ad 3014 	strh.w	r3, [sp, #20]
	
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    2fa6:	4b76      	ldr	r3, [pc, #472]	; (3180 <grid_module_po16_revb_hardware_transfer_complete_cb+0x258>)
    2fa8:	785a      	ldrb	r2, [r3, #1]
    2faa:	3208      	adds	r2, #8
    2fac:	497b      	ldr	r1, [pc, #492]	; (319c <grid_module_po16_revb_hardware_transfer_complete_cb+0x274>)
    2fae:	5c8d      	ldrb	r5, [r1, r2]
    2fb0:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    2fb2:	785a      	ldrb	r2, [r3, #1]
    2fb4:	b2d2      	uxtb	r2, r2
    2fb6:	5c8c      	ldrb	r4, [r1, r2]
    2fb8:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_po16_revb_mux++;
    2fba:	785a      	ldrb	r2, [r3, #1]
    2fbc:	3201      	adds	r2, #1
    2fbe:	b2d2      	uxtb	r2, r2
    2fc0:	705a      	strb	r2, [r3, #1]
	grid_module_po16_revb_mux%=8;
    2fc2:	785a      	ldrb	r2, [r3, #1]
    2fc4:	f002 0207 	and.w	r2, r2, #7
    2fc8:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    2fca:	785b      	ldrb	r3, [r3, #1]
	if (level) {
    2fcc:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2fd0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2fd4:	4b6c      	ldr	r3, [pc, #432]	; (3188 <grid_module_po16_revb_hardware_transfer_complete_cb+0x260>)
    2fd6:	bf14      	ite	ne
    2fd8:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2fdc:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    2fe0:	4b67      	ldr	r3, [pc, #412]	; (3180 <grid_module_po16_revb_hardware_transfer_complete_cb+0x258>)
    2fe2:	785b      	ldrb	r3, [r3, #1]
    2fe4:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2fe8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2fec:	4b66      	ldr	r3, [pc, #408]	; (3188 <grid_module_po16_revb_hardware_transfer_complete_cb+0x260>)
    2fee:	bf14      	ite	ne
    2ff0:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2ff4:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    2ff8:	4b61      	ldr	r3, [pc, #388]	; (3180 <grid_module_po16_revb_hardware_transfer_complete_cb+0x258>)
    2ffa:	785b      	ldrb	r3, [r3, #1]
    2ffc:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3000:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    3004:	4b60      	ldr	r3, [pc, #384]	; (3188 <grid_module_po16_revb_hardware_transfer_complete_cb+0x260>)
    3006:	bf14      	ite	ne
    3008:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    300c:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    3010:	2302      	movs	r3, #2
    3012:	f10d 0216 	add.w	r2, sp, #22
    3016:	2100      	movs	r1, #0
    3018:	4861      	ldr	r0, [pc, #388]	; (31a0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x278>)
    301a:	4e62      	ldr	r6, [pc, #392]	; (31a4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x27c>)
    301c:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    301e:	2302      	movs	r3, #2
    3020:	aa05      	add	r2, sp, #20
    3022:	2100      	movs	r1, #0
    3024:	4860      	ldr	r0, [pc, #384]	; (31a8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x280>)
    3026:	47b0      	blx	r6
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;	
    3028:	f8df a190 	ldr.w	sl, [pc, #400]	; 31bc <grid_module_po16_revb_hardware_transfer_complete_cb+0x294>
    302c:	f8bd 0016 	ldrh.w	r0, [sp, #22]
    3030:	47d0      	blx	sl
    3032:	f8df 918c 	ldr.w	r9, [pc, #396]	; 31c0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x298>
    3036:	a350      	add	r3, pc, #320	; (adr r3, 3178 <grid_module_po16_revb_hardware_transfer_complete_cb+0x250>)
    3038:	e9d3 2300 	ldrd	r2, r3, [r3]
    303c:	47c8      	blx	r9
    303e:	f8df 8184 	ldr.w	r8, [pc, #388]	; 31c4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x29c>
    3042:	47c0      	blx	r8
    3044:	f64f 76ff 	movw	r6, #65535	; 0xffff
    3048:	42b0      	cmp	r0, r6
    304a:	bf28      	it	cs
    304c:	4630      	movcs	r0, r6
    304e:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    3050:	f8ad 0016 	strh.w	r0, [sp, #22]
	
	uint32_t input_1 = adcresult_1*1.03;	
    3054:	f8bd 0014 	ldrh.w	r0, [sp, #20]
    3058:	47d0      	blx	sl
    305a:	a347      	add	r3, pc, #284	; (adr r3, 3178 <grid_module_po16_revb_hardware_transfer_complete_cb+0x250>)
    305c:	e9d3 2300 	ldrd	r2, r3, [r3]
    3060:	47c8      	blx	r9
    3062:	47c0      	blx	r8
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    3064:	42b0      	cmp	r0, r6
    3066:	bf28      	it	cs
    3068:	4630      	movcs	r0, r6
    306a:	f8ad 0014 	strh.w	r0, [sp, #20]


	grid_ain_add_sample(adc_index_0, adcresult_0);
    306e:	b2b9      	uxth	r1, r7
    3070:	4628      	mov	r0, r5
    3072:	4e4e      	ldr	r6, [pc, #312]	; (31ac <grid_module_po16_revb_hardware_transfer_complete_cb+0x284>)
    3074:	47b0      	blx	r6
	grid_ain_add_sample(adc_index_1, adcresult_1);
    3076:	f8bd 1014 	ldrh.w	r1, [sp, #20]
    307a:	4620      	mov	r0, r4
    307c:	47b0      	blx	r6

	
	CRITICAL_SECTION_ENTER()
    307e:	a802      	add	r0, sp, #8
    3080:	4b40      	ldr	r3, [pc, #256]	; (3184 <grid_module_po16_revb_hardware_transfer_complete_cb+0x25c>)
    3082:	4798      	blx	r3

	if (grid_ain_get_changed(adc_index_0)){
    3084:	4628      	mov	r0, r5
    3086:	4b4a      	ldr	r3, [pc, #296]	; (31b0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x288>)
    3088:	4798      	blx	r3
    308a:	b9c8      	cbnz	r0, 30c0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x198>
		
		grid_ui_report_set_changed_flag(mod, adc_index_0+1);
		mod->report_array[adc_index_0+1].helper[0] = value;
	}
	
	CRITICAL_SECTION_LEAVE()
    308c:	a802      	add	r0, sp, #8
    308e:	4b3f      	ldr	r3, [pc, #252]	; (318c <grid_module_po16_revb_hardware_transfer_complete_cb+0x264>)
    3090:	4798      	blx	r3
	
	
	CRITICAL_SECTION_ENTER()
    3092:	a803      	add	r0, sp, #12
    3094:	4b3b      	ldr	r3, [pc, #236]	; (3184 <grid_module_po16_revb_hardware_transfer_complete_cb+0x25c>)
    3096:	4798      	blx	r3

	if (grid_ain_get_changed(adc_index_1)){
    3098:	4620      	mov	r0, r4
    309a:	4b45      	ldr	r3, [pc, #276]	; (31b0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x288>)
    309c:	4798      	blx	r3
    309e:	2800      	cmp	r0, #0
    30a0:	d13d      	bne.n	311e <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f6>
		
		grid_ui_report_set_changed_flag(mod, adc_index_1+1);
		mod->report_array[adc_index_1+1].helper[0] = value;
	}
	
	CRITICAL_SECTION_LEAVE()
    30a2:	a803      	add	r0, sp, #12
    30a4:	4b39      	ldr	r3, [pc, #228]	; (318c <grid_module_po16_revb_hardware_transfer_complete_cb+0x264>)
    30a6:	4798      	blx	r3
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
    30a8:	2200      	movs	r2, #0
    30aa:	4b35      	ldr	r3, [pc, #212]	; (3180 <grid_module_po16_revb_hardware_transfer_complete_cb+0x258>)
    30ac:	701a      	strb	r2, [r3, #0]
	grid_module_po16_revb_hardware_start_transfer();
    30ae:	4b41      	ldr	r3, [pc, #260]	; (31b4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x28c>)
    30b0:	4798      	blx	r3
}
    30b2:	b006      	add	sp, #24
    30b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			mod->report_array[report_index].helper[0] = 0;
    30b8:	2200      	movs	r2, #0
    30ba:	701a      	strb	r2, [r3, #0]
			command = GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYUP;
    30bc:	2281      	movs	r2, #129	; 0x81
    30be:	e75f      	b.n	2f80 <grid_module_po16_revb_hardware_transfer_complete_cb+0x58>
		uint8_t value = grid_ain_get_average(adc_index_0, 7);	
    30c0:	2107      	movs	r1, #7
    30c2:	4628      	mov	r0, r5
    30c4:	4b3c      	ldr	r3, [pc, #240]	; (31b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x290>)
    30c6:	4798      	blx	r3
    30c8:	fa5f f880 	uxtb.w	r8, r0
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1].payload[7], 2, adc_index_0);
    30cc:	f105 0901 	add.w	r9, r5, #1
    30d0:	ea4f 1709 	mov.w	r7, r9, lsl #4
    30d4:	4e2e      	ldr	r6, [pc, #184]	; (3190 <grid_module_po16_revb_hardware_transfer_complete_cb+0x268>)
    30d6:	6873      	ldr	r3, [r6, #4]
    30d8:	443b      	add	r3, r7
    30da:	6858      	ldr	r0, [r3, #4]
    30dc:	462a      	mov	r2, r5
    30de:	2102      	movs	r1, #2
    30e0:	3007      	adds	r0, #7
    30e2:	4d2c      	ldr	r5, [pc, #176]	; (3194 <grid_module_po16_revb_hardware_transfer_complete_cb+0x26c>)
    30e4:	47a8      	blx	r5
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1].payload[9], 2, value);
    30e6:	6873      	ldr	r3, [r6, #4]
    30e8:	443b      	add	r3, r7
    30ea:	6858      	ldr	r0, [r3, #4]
    30ec:	4642      	mov	r2, r8
    30ee:	2102      	movs	r1, #2
    30f0:	3009      	adds	r0, #9
    30f2:	47a8      	blx	r5
		uint8_t actuator = 2*value;
    30f4:	ea4f 0248 	mov.w	r2, r8, lsl #1
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_0+1].payload[21], 2, actuator);
    30f8:	6873      	ldr	r3, [r6, #4]
    30fa:	443b      	add	r3, r7
    30fc:	6858      	ldr	r0, [r3, #4]
    30fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    3102:	2102      	movs	r1, #2
    3104:	3015      	adds	r0, #21
    3106:	47a8      	blx	r5
		grid_ui_report_set_changed_flag(mod, adc_index_0+1);
    3108:	fa5f f189 	uxtb.w	r1, r9
    310c:	4630      	mov	r0, r6
    310e:	4b22      	ldr	r3, [pc, #136]	; (3198 <grid_module_po16_revb_hardware_transfer_complete_cb+0x270>)
    3110:	4798      	blx	r3
		mod->report_array[adc_index_0+1].helper[0] = value;
    3112:	6873      	ldr	r3, [r6, #4]
    3114:	441f      	add	r7, r3
    3116:	68fb      	ldr	r3, [r7, #12]
    3118:	f883 8000 	strb.w	r8, [r3]
    311c:	e7b6      	b.n	308c <grid_module_po16_revb_hardware_transfer_complete_cb+0x164>
		uint8_t value = grid_ain_get_average(adc_index_1, 7);
    311e:	2107      	movs	r1, #7
    3120:	4620      	mov	r0, r4
    3122:	4b25      	ldr	r3, [pc, #148]	; (31b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x290>)
    3124:	4798      	blx	r3
    3126:	b2c7      	uxtb	r7, r0
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1].payload[7], 2, adc_index_1);
    3128:	f104 0801 	add.w	r8, r4, #1
    312c:	ea4f 1608 	mov.w	r6, r8, lsl #4
    3130:	4d17      	ldr	r5, [pc, #92]	; (3190 <grid_module_po16_revb_hardware_transfer_complete_cb+0x268>)
    3132:	686b      	ldr	r3, [r5, #4]
    3134:	4433      	add	r3, r6
    3136:	6858      	ldr	r0, [r3, #4]
    3138:	4622      	mov	r2, r4
    313a:	2102      	movs	r1, #2
    313c:	3007      	adds	r0, #7
    313e:	4c15      	ldr	r4, [pc, #84]	; (3194 <grid_module_po16_revb_hardware_transfer_complete_cb+0x26c>)
    3140:	47a0      	blx	r4
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1].payload[9], 2, value);
    3142:	686b      	ldr	r3, [r5, #4]
    3144:	4433      	add	r3, r6
    3146:	6858      	ldr	r0, [r3, #4]
    3148:	463a      	mov	r2, r7
    314a:	2102      	movs	r1, #2
    314c:	3009      	adds	r0, #9
    314e:	47a0      	blx	r4
		uint8_t actuator = 2*value;
    3150:	007a      	lsls	r2, r7, #1
		grid_sys_write_hex_string_value(&mod->report_array[adc_index_1+1].payload[21], 2, actuator);
    3152:	686b      	ldr	r3, [r5, #4]
    3154:	4433      	add	r3, r6
    3156:	6858      	ldr	r0, [r3, #4]
    3158:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    315c:	2102      	movs	r1, #2
    315e:	3015      	adds	r0, #21
    3160:	47a0      	blx	r4
		grid_ui_report_set_changed_flag(mod, adc_index_1+1);
    3162:	fa5f f188 	uxtb.w	r1, r8
    3166:	4628      	mov	r0, r5
    3168:	4b0b      	ldr	r3, [pc, #44]	; (3198 <grid_module_po16_revb_hardware_transfer_complete_cb+0x270>)
    316a:	4798      	blx	r3
		mod->report_array[adc_index_1+1].helper[0] = value;
    316c:	686b      	ldr	r3, [r5, #4]
    316e:	441e      	add	r6, r3
    3170:	68f3      	ldr	r3, [r6, #12]
    3172:	701f      	strb	r7, [r3, #0]
    3174:	e795      	b.n	30a2 <grid_module_po16_revb_hardware_transfer_complete_cb+0x17a>
    3176:	bf00      	nop
    3178:	47ae147b 	.word	0x47ae147b
    317c:	3ff07ae1 	.word	0x3ff07ae1
    3180:	20000656 	.word	0x20000656
    3184:	0000404d 	.word	0x0000404d
    3188:	41008000 	.word	0x41008000
    318c:	0000405b 	.word	0x0000405b
    3190:	200018c0 	.word	0x200018c0
    3194:	00003725 	.word	0x00003725
    3198:	00003b2b 	.word	0x00003b2b
    319c:	20000344 	.word	0x20000344
    31a0:	20001008 	.word	0x20001008
    31a4:	00003f45 	.word	0x00003f45
    31a8:	200011d8 	.word	0x200011d8
    31ac:	00000fc9 	.word	0x00000fc9
    31b0:	000010c5 	.word	0x000010c5
    31b4:	00002f0d 	.word	0x00002f0d
    31b8:	000010d5 	.word	0x000010d5
    31bc:	0000ab49 	.word	0x0000ab49
    31c0:	0000ac15 	.word	0x0000ac15
    31c4:	0000b039 	.word	0x0000b039

000031c8 <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    31c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    31ca:	4f0b      	ldr	r7, [pc, #44]	; (31f8 <grid_module_po16_revb_hardware_init+0x30>)
    31cc:	4c0b      	ldr	r4, [pc, #44]	; (31fc <grid_module_po16_revb_hardware_init+0x34>)
    31ce:	463b      	mov	r3, r7
    31d0:	2200      	movs	r2, #0
    31d2:	4611      	mov	r1, r2
    31d4:	4620      	mov	r0, r4
    31d6:	4e0a      	ldr	r6, [pc, #40]	; (3200 <grid_module_po16_revb_hardware_init+0x38>)
    31d8:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    31da:	4d0a      	ldr	r5, [pc, #40]	; (3204 <grid_module_po16_revb_hardware_init+0x3c>)
    31dc:	463b      	mov	r3, r7
    31de:	2200      	movs	r2, #0
    31e0:	4611      	mov	r1, r2
    31e2:	4628      	mov	r0, r5
    31e4:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    31e6:	2100      	movs	r1, #0
    31e8:	4620      	mov	r0, r4
    31ea:	4c07      	ldr	r4, [pc, #28]	; (3208 <grid_module_po16_revb_hardware_init+0x40>)
    31ec:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    31ee:	2100      	movs	r1, #0
    31f0:	4628      	mov	r0, r5
    31f2:	47a0      	blx	r4
    31f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    31f6:	bf00      	nop
    31f8:	00002f29 	.word	0x00002f29
    31fc:	20001008 	.word	0x20001008
    3200:	00003ec5 	.word	0x00003ec5
    3204:	200011d8 	.word	0x200011d8
    3208:	00003e85 	.word	0x00003e85

0000320c <grid_module_po16_revb_init>:
}




void grid_module_po16_revb_init(struct grid_ui_model* mod){
    320c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3210:	b09d      	sub	sp, #116	; 0x74
    3212:	900d      	str	r0, [sp, #52]	; 0x34
	

	grid_ui_model_init(mod, 17);
    3214:	2111      	movs	r1, #17
    3216:	4b3b      	ldr	r3, [pc, #236]	; (3304 <grid_module_po16_revb_init+0xf8>)
    3218:	4798      	blx	r3
    321a:	2501      	movs	r5, #1
    321c:	2400      	movs	r4, #0
			);
			
		}
		else{
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    321e:	f8df b110 	ldr.w	fp, [pc, #272]	; 3330 <grid_module_po16_revb_init+0x124>
    3222:	f8df a110 	ldr.w	sl, [pc, #272]	; 3334 <grid_module_po16_revb_init+0x128>
			);
			
		}

		
		uint8_t payload_length = strlen(payload_template);
    3226:	4f38      	ldr	r7, [pc, #224]	; (3308 <grid_module_po16_revb_init+0xfc>)
    3228:	e026      	b.n	3278 <grid_module_po16_revb_init+0x6c>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c",
    322a:	2303      	movs	r3, #3
    322c:	9303      	str	r3, [sp, #12]
    322e:	2339      	movs	r3, #57	; 0x39
    3230:	9302      	str	r3, [sp, #8]
    3232:	2383      	movs	r3, #131	; 0x83
    3234:	9301      	str	r3, [sp, #4]
    3236:	2380      	movs	r3, #128	; 0x80
    3238:	9300      	str	r3, [sp, #0]
    323a:	2301      	movs	r3, #1
    323c:	2202      	movs	r2, #2
    323e:	4933      	ldr	r1, [pc, #204]	; (330c <grid_module_po16_revb_init+0x100>)
    3240:	a814      	add	r0, sp, #80	; 0x50
    3242:	47d0      	blx	sl
		uint8_t payload_length = strlen(payload_template);
    3244:	a814      	add	r0, sp, #80	; 0x50
    3246:	47b8      	blx	r7
    3248:	4680      	mov	r8, r0

		uint8_t helper_template[20];
		sprintf(helper_template, "00"); // LASTVALUE
    324a:	ae0f      	add	r6, sp, #60	; 0x3c
    324c:	4b30      	ldr	r3, [pc, #192]	; (3310 <grid_module_po16_revb_init+0x104>)
    324e:	681b      	ldr	r3, [r3, #0]
    3250:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
    3254:	0c1b      	lsrs	r3, r3, #16
    3256:	f88d 303e 	strb.w	r3, [sp, #62]	; 0x3e
		
		uint8_t helper_length = strlen(helper_template);
    325a:	4630      	mov	r0, r6
    325c:	47b8      	blx	r7

		grid_ui_report_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    325e:	b2c0      	uxtb	r0, r0
    3260:	9001      	str	r0, [sp, #4]
    3262:	9600      	str	r6, [sp, #0]
    3264:	fa5f f388 	uxtb.w	r3, r8
    3268:	aa14      	add	r2, sp, #80	; 0x50
    326a:	2100      	movs	r1, #0
    326c:	980d      	ldr	r0, [sp, #52]	; 0x34
    326e:	4e29      	ldr	r6, [pc, #164]	; (3314 <grid_module_po16_revb_init+0x108>)
    3270:	47b0      	blx	r6
    3272:	3401      	adds	r4, #1
    3274:	3501      	adds	r5, #1
    3276:	b2ed      	uxtb	r5, r5
		if (i == 0){
    3278:	f014 08ff 	ands.w	r8, r4, #255	; 0xff
    327c:	d0d5      	beq.n	322a <grid_module_po16_revb_init+0x1e>
    327e:	1e60      	subs	r0, r4, #1
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    3280:	2103      	movs	r1, #3
    3282:	910b      	str	r1, [sp, #44]	; 0x2c
    3284:	2300      	movs	r3, #0
    3286:	930a      	str	r3, [sp, #40]	; 0x28
    3288:	9009      	str	r0, [sp, #36]	; 0x24
    328a:	2263      	movs	r2, #99	; 0x63
    328c:	9208      	str	r2, [sp, #32]
    328e:	9307      	str	r3, [sp, #28]
    3290:	9106      	str	r1, [sp, #24]
    3292:	2202      	movs	r2, #2
    3294:	9205      	str	r2, [sp, #20]
    3296:	9104      	str	r1, [sp, #16]
    3298:	9303      	str	r3, [sp, #12]
    329a:	9002      	str	r0, [sp, #8]
    329c:	21b0      	movs	r1, #176	; 0xb0
    329e:	9101      	str	r1, [sp, #4]
    32a0:	9300      	str	r3, [sp, #0]
    32a2:	4659      	mov	r1, fp
    32a4:	a814      	add	r0, sp, #80	; 0x50
    32a6:	47d0      	blx	sl
		uint8_t payload_length = strlen(payload_template);
    32a8:	a814      	add	r0, sp, #80	; 0x50
    32aa:	47b8      	blx	r7
    32ac:	4681      	mov	r9, r0
		sprintf(helper_template, "00"); // LASTVALUE
    32ae:	ae0f      	add	r6, sp, #60	; 0x3c
    32b0:	4b17      	ldr	r3, [pc, #92]	; (3310 <grid_module_po16_revb_init+0x104>)
    32b2:	681b      	ldr	r3, [r3, #0]
    32b4:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
    32b8:	0c1b      	lsrs	r3, r3, #16
    32ba:	f88d 303e 	strb.w	r3, [sp, #62]	; 0x3e
		uint8_t helper_length = strlen(helper_template);
    32be:	4630      	mov	r0, r6
    32c0:	47b8      	blx	r7
		grid_ui_report_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    32c2:	b2c0      	uxtb	r0, r0
    32c4:	9001      	str	r0, [sp, #4]
    32c6:	9600      	str	r6, [sp, #0]
    32c8:	fa5f f389 	uxtb.w	r3, r9
    32cc:	aa14      	add	r2, sp, #80	; 0x50
    32ce:	4641      	mov	r1, r8
    32d0:	980d      	ldr	r0, [sp, #52]	; 0x34
    32d2:	4e10      	ldr	r6, [pc, #64]	; (3314 <grid_module_po16_revb_init+0x108>)
    32d4:	47b0      	blx	r6
	for(uint8_t i=0; i<17; i++){
    32d6:	2d10      	cmp	r5, #16
    32d8:	d9cb      	bls.n	3272 <grid_module_po16_revb_init+0x66>
	

		
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    32da:	2307      	movs	r3, #7
    32dc:	220e      	movs	r2, #14
    32de:	2105      	movs	r1, #5
    32e0:	2010      	movs	r0, #16
    32e2:	4c0d      	ldr	r4, [pc, #52]	; (3318 <grid_module_po16_revb_init+0x10c>)
    32e4:	47a0      	blx	r4

	grid_led_init(&grid_led_state, 16);
    32e6:	4c0d      	ldr	r4, [pc, #52]	; (331c <grid_module_po16_revb_init+0x110>)
    32e8:	2110      	movs	r1, #16
    32ea:	4620      	mov	r0, r4
    32ec:	4b0c      	ldr	r3, [pc, #48]	; (3320 <grid_module_po16_revb_init+0x114>)
    32ee:	4798      	blx	r3

	

	
	
	grid_module_init_animation(&grid_led_state);
    32f0:	4620      	mov	r0, r4
    32f2:	4b0c      	ldr	r3, [pc, #48]	; (3324 <grid_module_po16_revb_init+0x118>)
    32f4:	4798      	blx	r3
	
	
	
	grid_module_po16_revb_hardware_init();
    32f6:	4b0c      	ldr	r3, [pc, #48]	; (3328 <grid_module_po16_revb_init+0x11c>)
    32f8:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
    32fa:	4b0c      	ldr	r3, [pc, #48]	; (332c <grid_module_po16_revb_init+0x120>)
    32fc:	4798      	blx	r3
	
    32fe:	b01d      	add	sp, #116	; 0x74
    3300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3304:	00003a4d 	.word	0x00003a4d
    3308:	0000b32d 	.word	0x0000b32d
    330c:	0000baf0 	.word	0x0000baf0
    3310:	0000bb08 	.word	0x0000bb08
    3314:	00003a65 	.word	0x00003a65
    3318:	00000f7d 	.word	0x00000f7d
    331c:	20002b7c 	.word	0x20002b7c
    3320:	00001d99 	.word	0x00001d99
    3324:	00001f99 	.word	0x00001f99
    3328:	000031c9 	.word	0x000031c9
    332c:	00002f0d 	.word	0x00002f0d
    3330:	0000bb0c 	.word	0x0000bb0c
    3334:	0000b2e5 	.word	0x0000b2e5

00003338 <tx_cb_USART_GRID>:

void tx_cb_USART_GRID(struct grid_port* const por){
	

	
	if(por->tx_double_buffer[1] == GRID_MSG_BROADCAST){
    3338:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
    333c:	2b0f      	cmp	r3, #15
    333e:	d00d      	beq.n	335c <tx_cb_USART_GRID+0x24>
			por->tx_double_buffer[i] = 0;
		}
		
		por->tx_double_buffer_status = 0;
	}
	else if (por->tx_double_buffer[1] == GRID_MSG_DIRECT){
    3340:	2b0e      	cmp	r3, #14
    3342:	d017      	beq.n	3374 <tx_cb_USART_GRID+0x3c>
    3344:	f100 0327 	add.w	r3, r0, #39	; 0x27
    3348:	f100 01ef 	add.w	r1, r0, #239	; 0xef
		por->tx_double_buffer_status = 0;
	}
	else{
		//TRAP
		for(uint8_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
			por->tx_double_buffer[i] = 0;
    334c:	2200      	movs	r2, #0
    334e:	f803 2f01 	strb.w	r2, [r3, #1]!
		for(uint8_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    3352:	428b      	cmp	r3, r1
    3354:	d1fb      	bne.n	334e <tx_cb_USART_GRID+0x16>
		}
		
		por->tx_double_buffer_status = 0;
    3356:	2300      	movs	r3, #0
    3358:	8183      	strh	r3, [r0, #12]
    335a:	4770      	bx	lr
    335c:	f100 0327 	add.w	r3, r0, #39	; 0x27
    3360:	f100 01ef 	add.w	r1, r0, #239	; 0xef
			por->tx_double_buffer[i] = 0;
    3364:	2200      	movs	r2, #0
    3366:	f803 2f01 	strb.w	r2, [r3, #1]!
		for(uint8_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    336a:	428b      	cmp	r3, r1
    336c:	d1fb      	bne.n	3366 <tx_cb_USART_GRID+0x2e>
		por->tx_double_buffer_status = 0;
    336e:	2300      	movs	r3, #0
    3370:	8183      	strh	r3, [r0, #12]
    3372:	4770      	bx	lr
    3374:	f100 0327 	add.w	r3, r0, #39	; 0x27
    3378:	f100 01ef 	add.w	r1, r0, #239	; 0xef
			por->tx_double_buffer[i] = 0;
    337c:	2200      	movs	r2, #0
    337e:	f803 2f01 	strb.w	r2, [r3, #1]!
		for(uint8_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    3382:	428b      	cmp	r3, r1
    3384:	d1fb      	bne.n	337e <tx_cb_USART_GRID+0x46>
		por->tx_double_buffer_status = 0;
    3386:	2300      	movs	r3, #0
    3388:	8183      	strh	r3, [r0, #12]
    338a:	4770      	bx	lr

0000338c <tx_cb_USART_GRID_W>:
{
    338c:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_W);
    338e:	4802      	ldr	r0, [pc, #8]	; (3398 <tx_cb_USART_GRID_W+0xc>)
    3390:	4b02      	ldr	r3, [pc, #8]	; (339c <tx_cb_USART_GRID_W+0x10>)
    3392:	4798      	blx	r3
    3394:	bd08      	pop	{r3, pc}
    3396:	bf00      	nop
    3398:	20001ef0 	.word	0x20001ef0
    339c:	00003339 	.word	0x00003339

000033a0 <tx_cb_USART_GRID_S>:
{
    33a0:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_S);
    33a2:	4802      	ldr	r0, [pc, #8]	; (33ac <tx_cb_USART_GRID_S+0xc>)
    33a4:	4b02      	ldr	r3, [pc, #8]	; (33b0 <tx_cb_USART_GRID_S+0x10>)
    33a6:	4798      	blx	r3
    33a8:	bd08      	pop	{r3, pc}
    33aa:	bf00      	nop
    33ac:	20002220 	.word	0x20002220
    33b0:	00003339 	.word	0x00003339

000033b4 <tx_cb_USART_GRID_E>:
{
    33b4:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_E);
    33b6:	4802      	ldr	r0, [pc, #8]	; (33c0 <tx_cb_USART_GRID_E+0xc>)
    33b8:	4b02      	ldr	r3, [pc, #8]	; (33c4 <tx_cb_USART_GRID_E+0x10>)
    33ba:	4798      	blx	r3
    33bc:	bd08      	pop	{r3, pc}
    33be:	bf00      	nop
    33c0:	2000285c 	.word	0x2000285c
    33c4:	00003339 	.word	0x00003339

000033c8 <tx_cb_USART_GRID_N>:
{
    33c8:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_N);
    33ca:	4802      	ldr	r0, [pc, #8]	; (33d4 <tx_cb_USART_GRID_N+0xc>)
    33cc:	4b02      	ldr	r3, [pc, #8]	; (33d8 <tx_cb_USART_GRID_N+0x10>)
    33ce:	4798      	blx	r3
    33d0:	bd08      	pop	{r3, pc}
    33d2:	bf00      	nop
    33d4:	20001248 	.word	0x20001248
    33d8:	00003339 	.word	0x00003339

000033dc <grid_sys_port_reset_dma>:
#define DMA_NORTH_RX_CHANNEL	0
#define DMA_EAST_RX_CHANNEL		1
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
    33dc:	b508      	push	{r3, lr}
    33de:	7a83      	ldrb	r3, [r0, #10]
    33e0:	011b      	lsls	r3, r3, #4
    33e2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    33e6:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    33ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    33ec:	f022 0202 	bic.w	r2, r2, #2
    33f0:	641a      	str	r2, [r3, #64]	; 0x40
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
	_dma_enable_transaction(por->dma_channel, false);
    33f2:	2100      	movs	r1, #0
    33f4:	7a80      	ldrb	r0, [r0, #10]
    33f6:	4b01      	ldr	r3, [pc, #4]	; (33fc <grid_sys_port_reset_dma+0x20>)
    33f8:	4798      	blx	r3
    33fa:	bd08      	pop	{r3, pc}
    33fc:	00005a39 	.word	0x00005a39

00003400 <dma_transfer_complete_w_cb>:
void dma_transfer_complete_w_cb(struct _dma_resource *resource){
    3400:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    3402:	4802      	ldr	r0, [pc, #8]	; (340c <dma_transfer_complete_w_cb+0xc>)
    3404:	4b02      	ldr	r3, [pc, #8]	; (3410 <dma_transfer_complete_w_cb+0x10>)
    3406:	4798      	blx	r3
    3408:	bd08      	pop	{r3, pc}
    340a:	bf00      	nop
    340c:	20001ef0 	.word	0x20001ef0
    3410:	000033dd 	.word	0x000033dd

00003414 <dma_transfer_complete_s_cb>:
void dma_transfer_complete_s_cb(struct _dma_resource *resource){
    3414:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    3416:	4802      	ldr	r0, [pc, #8]	; (3420 <dma_transfer_complete_s_cb+0xc>)
    3418:	4b02      	ldr	r3, [pc, #8]	; (3424 <dma_transfer_complete_s_cb+0x10>)
    341a:	4798      	blx	r3
    341c:	bd08      	pop	{r3, pc}
    341e:	bf00      	nop
    3420:	20002220 	.word	0x20002220
    3424:	000033dd 	.word	0x000033dd

00003428 <dma_transfer_complete_e_cb>:
void dma_transfer_complete_e_cb(struct _dma_resource *resource){
    3428:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    342a:	4802      	ldr	r0, [pc, #8]	; (3434 <dma_transfer_complete_e_cb+0xc>)
    342c:	4b02      	ldr	r3, [pc, #8]	; (3438 <dma_transfer_complete_e_cb+0x10>)
    342e:	4798      	blx	r3
    3430:	bd08      	pop	{r3, pc}
    3432:	bf00      	nop
    3434:	2000285c 	.word	0x2000285c
    3438:	000033dd 	.word	0x000033dd

0000343c <dma_transfer_complete_n_cb>:
void dma_transfer_complete_n_cb(struct _dma_resource *resource){
    343c:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    343e:	4802      	ldr	r0, [pc, #8]	; (3448 <dma_transfer_complete_n_cb+0xc>)
    3440:	4b02      	ldr	r3, [pc, #8]	; (344c <dma_transfer_complete_n_cb+0x10>)
    3442:	4798      	blx	r3
    3444:	bd08      	pop	{r3, pc}
    3446:	bf00      	nop
    3448:	20001248 	.word	0x20001248
    344c:	000033dd 	.word	0x000033dd

00003450 <grid_sys_uart_init>:

}

void grid_sys_uart_init(){
    3450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3454:	4b2f      	ldr	r3, [pc, #188]	; (3514 <grid_sys_uart_init+0xc4>)
    3456:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    345a:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    345e:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
    3462:	f042 0204 	orr.w	r2, r2, #4
    3466:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    346a:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    346e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    3472:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    3476:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
    347a:	f042 0204 	orr.w	r2, r2, #4
    347e:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3482:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3486:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    348a:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    348e:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
    3492:	f042 0204 	orr.w	r2, r2, #4
    3496:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    349a:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    349e:	f44f 7100 	mov.w	r1, #512	; 0x200
    34a2:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    34a6:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
    34aa:	f042 0204 	orr.w	r2, r2, #4
    34ae:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    34b2:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	


	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    34b6:	f8df 8098 	ldr.w	r8, [pc, #152]	; 3550 <grid_sys_uart_init+0x100>
    34ba:	4a17      	ldr	r2, [pc, #92]	; (3518 <grid_sys_uart_init+0xc8>)
    34bc:	2101      	movs	r1, #1
    34be:	4640      	mov	r0, r8
    34c0:	4c16      	ldr	r4, [pc, #88]	; (351c <grid_sys_uart_init+0xcc>)
    34c2:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    34c4:	4f16      	ldr	r7, [pc, #88]	; (3520 <grid_sys_uart_init+0xd0>)
    34c6:	4a17      	ldr	r2, [pc, #92]	; (3524 <grid_sys_uart_init+0xd4>)
    34c8:	2101      	movs	r1, #1
    34ca:	4638      	mov	r0, r7
    34cc:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    34ce:	4e16      	ldr	r6, [pc, #88]	; (3528 <grid_sys_uart_init+0xd8>)
    34d0:	4a16      	ldr	r2, [pc, #88]	; (352c <grid_sys_uart_init+0xdc>)
    34d2:	2101      	movs	r1, #1
    34d4:	4630      	mov	r0, r6
    34d6:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    34d8:	4d15      	ldr	r5, [pc, #84]	; (3530 <grid_sys_uart_init+0xe0>)
    34da:	4a16      	ldr	r2, [pc, #88]	; (3534 <grid_sys_uart_init+0xe4>)
    34dc:	2101      	movs	r1, #1
    34de:	4628      	mov	r0, r5
    34e0:	47a0      	blx	r4
	//  	usart_async_register_callback(&USART_NORTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_N);
	//  	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
	//  	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
	//  	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);
	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    34e2:	4915      	ldr	r1, [pc, #84]	; (3538 <grid_sys_uart_init+0xe8>)
    34e4:	4640      	mov	r0, r8
    34e6:	4c15      	ldr	r4, [pc, #84]	; (353c <grid_sys_uart_init+0xec>)
    34e8:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    34ea:	4915      	ldr	r1, [pc, #84]	; (3540 <grid_sys_uart_init+0xf0>)
    34ec:	4638      	mov	r0, r7
    34ee:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    34f0:	4914      	ldr	r1, [pc, #80]	; (3544 <grid_sys_uart_init+0xf4>)
    34f2:	4630      	mov	r0, r6
    34f4:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    34f6:	4914      	ldr	r1, [pc, #80]	; (3548 <grid_sys_uart_init+0xf8>)
    34f8:	4628      	mov	r0, r5
    34fa:	47a0      	blx	r4
	
	usart_async_enable(&USART_NORTH);
    34fc:	4640      	mov	r0, r8
    34fe:	4c13      	ldr	r4, [pc, #76]	; (354c <grid_sys_uart_init+0xfc>)
    3500:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    3502:	4638      	mov	r0, r7
    3504:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    3506:	4630      	mov	r0, r6
    3508:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    350a:	4628      	mov	r0, r5
    350c:	47a0      	blx	r4
    350e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3512:	bf00      	nop
    3514:	41008000 	.word	0x41008000
    3518:	000033c9 	.word	0x000033c9
    351c:	00004be1 	.word	0x00004be1
    3520:	20001034 	.word	0x20001034
    3524:	000033b5 	.word	0x000033b5
    3528:	20001188 	.word	0x20001188
    352c:	000033a1 	.word	0x000033a1
    3530:	20001138 	.word	0x20001138
    3534:	0000338d 	.word	0x0000338d
    3538:	200018c8 	.word	0x200018c8
    353c:	00004bb9 	.word	0x00004bb9
    3540:	2000220c 	.word	0x2000220c
    3544:	2000253c 	.word	0x2000253c
    3548:	20002ba4 	.word	0x20002ba4
    354c:	00004b8d 	.word	0x00004b8d
    3550:	20001084 	.word	0x20001084

00003554 <grid_rx_dma_init_one>:



}

void grid_rx_dma_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    3554:	b5f0      	push	{r4, r5, r6, r7, lr}
    3556:	b083      	sub	sp, #12
    3558:	4605      	mov	r5, r0
    355a:	460f      	mov	r7, r1
    355c:	4616      	mov	r6, r2
	
	
	uint8_t dma_rx_channel = por->dma_channel;
    355e:	7a84      	ldrb	r4, [r0, #10]
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    3560:	6843      	ldr	r3, [r0, #4]
    3562:	6a19      	ldr	r1, [r3, #32]
    3564:	3128      	adds	r1, #40	; 0x28
    3566:	4620      	mov	r0, r4
    3568:	4b0d      	ldr	r3, [pc, #52]	; (35a0 <grid_rx_dma_init_one+0x4c>)
    356a:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    356c:	f105 01f0 	add.w	r1, r5, #240	; 0xf0
    3570:	4620      	mov	r0, r4
    3572:	4b0c      	ldr	r3, [pc, #48]	; (35a4 <grid_rx_dma_init_one+0x50>)
    3574:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    3576:	4639      	mov	r1, r7
    3578:	4620      	mov	r0, r4
    357a:	4b0b      	ldr	r3, [pc, #44]	; (35a8 <grid_rx_dma_init_one+0x54>)
    357c:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    357e:	4621      	mov	r1, r4
    3580:	a801      	add	r0, sp, #4
    3582:	4b0a      	ldr	r3, [pc, #40]	; (35ac <grid_rx_dma_init_one+0x58>)
    3584:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    3586:	9b01      	ldr	r3, [sp, #4]
    3588:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    358a:	2201      	movs	r2, #1
    358c:	2100      	movs	r1, #0
    358e:	4620      	mov	r0, r4
    3590:	4b07      	ldr	r3, [pc, #28]	; (35b0 <grid_rx_dma_init_one+0x5c>)
    3592:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    3594:	2100      	movs	r1, #0
    3596:	4620      	mov	r0, r4
    3598:	4b06      	ldr	r3, [pc, #24]	; (35b4 <grid_rx_dma_init_one+0x60>)
    359a:	4798      	blx	r3
	

}
    359c:	b003      	add	sp, #12
    359e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    35a0:	000059b5 	.word	0x000059b5
    35a4:	000059a5 	.word	0x000059a5
    35a8:	000059e1 	.word	0x000059e1
    35ac:	00005a79 	.word	0x00005a79
    35b0:	00005951 	.word	0x00005951
    35b4:	00005a39 	.word	0x00005a39

000035b8 <grid_rx_dma_init>:

void grid_rx_dma_init(){
    35b8:	b510      	push	{r4, lr}
	
	grid_rx_dma_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    35ba:	4a10      	ldr	r2, [pc, #64]	; (35fc <grid_rx_dma_init+0x44>)
    35bc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    35c0:	480f      	ldr	r0, [pc, #60]	; (3600 <grid_rx_dma_init+0x48>)
    35c2:	4c10      	ldr	r4, [pc, #64]	; (3604 <grid_rx_dma_init+0x4c>)
    35c4:	47a0      	blx	r4
	grid_rx_dma_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    35c6:	4a10      	ldr	r2, [pc, #64]	; (3608 <grid_rx_dma_init+0x50>)
    35c8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    35cc:	480f      	ldr	r0, [pc, #60]	; (360c <grid_rx_dma_init+0x54>)
    35ce:	47a0      	blx	r4
	grid_rx_dma_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    35d0:	4a0f      	ldr	r2, [pc, #60]	; (3610 <grid_rx_dma_init+0x58>)
    35d2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    35d6:	480f      	ldr	r0, [pc, #60]	; (3614 <grid_rx_dma_init+0x5c>)
    35d8:	47a0      	blx	r4
	grid_rx_dma_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    35da:	4a0f      	ldr	r2, [pc, #60]	; (3618 <grid_rx_dma_init+0x60>)
    35dc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    35e0:	480e      	ldr	r0, [pc, #56]	; (361c <grid_rx_dma_init+0x64>)
    35e2:	47a0      	blx	r4
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    35e4:	4b0e      	ldr	r3, [pc, #56]	; (3620 <grid_rx_dma_init+0x68>)
    35e6:	2200      	movs	r2, #0
    35e8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    35ec:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    35f0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    35f4:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    35f8:	bd10      	pop	{r4, pc}
    35fa:	bf00      	nop
    35fc:	0000343d 	.word	0x0000343d
    3600:	20001248 	.word	0x20001248
    3604:	00003555 	.word	0x00003555
    3608:	00003429 	.word	0x00003429
    360c:	2000285c 	.word	0x2000285c
    3610:	00003415 	.word	0x00003415
    3614:	20002220 	.word	0x20002220
    3618:	00003401 	.word	0x00003401
    361c:	20001ef0 	.word	0x20001ef0
    3620:	e000e100 	.word	0xe000e100

00003624 <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    3624:	68c0      	ldr	r0, [r0, #12]
    3626:	4770      	bx	lr

00003628 <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t told){
	
	if (mod->realtime>told){
    3628:	68c0      	ldr	r0, [r0, #12]
    362a:	4288      	cmp	r0, r1
		return mod->realtime-told;
    362c:	bf8e      	itee	hi
    362e:	1a40      	subhi	r0, r0, r1
	}
	else{
		return (1<<32)-1 - told + mod->realtime;
    3630:	43c9      	mvnls	r1, r1
    3632:	1840      	addls	r0, r0, r1
	}
	

}
    3634:	4770      	bx	lr

00003636 <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	mod->realtime++;
    3636:	68c3      	ldr	r3, [r0, #12]
    3638:	3301      	adds	r3, #1
    363a:	60c3      	str	r3, [r0, #12]
    363c:	4770      	bx	lr

0000363e <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    363e:	7a00      	ldrb	r0, [r0, #8]
    3640:	4770      	bx	lr

00003642 <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    3642:	2300      	movs	r3, #0
    3644:	7203      	strb	r3, [r0, #8]
    3646:	4770      	bx	lr

00003648 <grid_sys_alert_get_color_intensity>:
	
}

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    3648:	7983      	ldrb	r3, [r0, #6]
    364a:	b123      	cbz	r3, 3656 <grid_sys_alert_get_color_intensity+0xe>
		
		return (125-abs(mod->alert_state/2-125))/2;
	}
	else if (mod->alert_style == 1){ // SQUARE
    364c:	2b01      	cmp	r3, #1
    364e:	d00f      	beq.n	3670 <grid_sys_alert_get_color_intensity+0x28>
		
		return 255*(mod->alert_state/250%2);
	}
	else if (mod->alert_style == 2){ // CONST
    3650:	2b02      	cmp	r3, #2
    3652:	d015      	beq.n	3680 <grid_sys_alert_get_color_intensity+0x38>
		
		return 255*(mod->alert_state>100);
	}
	
	
}
    3654:	4770      	bx	lr
		return (125-abs(mod->alert_state/2-125))/2;
    3656:	8880      	ldrh	r0, [r0, #4]
    3658:	0840      	lsrs	r0, r0, #1
    365a:	387d      	subs	r0, #125	; 0x7d
    365c:	2800      	cmp	r0, #0
    365e:	bfb8      	it	lt
    3660:	4240      	neglt	r0, r0
    3662:	f1c0 007d 	rsb	r0, r0, #125	; 0x7d
    3666:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    366a:	f3c0 0047 	ubfx	r0, r0, #1, #8
    366e:	4770      	bx	lr
		return 255*(mod->alert_state/250%2);
    3670:	8880      	ldrh	r0, [r0, #4]
    3672:	4b06      	ldr	r3, [pc, #24]	; (368c <grid_sys_alert_get_color_intensity+0x44>)
    3674:	fba3 3000 	umull	r3, r0, r3, r0
    3678:	f340 1000 	sbfx	r0, r0, #4, #1
    367c:	b2c0      	uxtb	r0, r0
    367e:	4770      	bx	lr
		return 255*(mod->alert_state>100);
    3680:	8880      	ldrh	r0, [r0, #4]
    3682:	2864      	cmp	r0, #100	; 0x64
    3684:	bf8c      	ite	hi
    3686:	20ff      	movhi	r0, #255	; 0xff
    3688:	2000      	movls	r0, #0
    368a:	4770      	bx	lr
    368c:	10624dd3 	.word	0x10624dd3

00003690 <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    3690:	b410      	push	{r4}
	mod->alert_color_changed = 1;
    3692:	2401      	movs	r4, #1
    3694:	7204      	strb	r4, [r0, #8]
	mod->alert_color_red = red;
    3696:	7001      	strb	r1, [r0, #0]
	mod->alert_color_green = green;
    3698:	7042      	strb	r2, [r0, #1]
	mod->alert_color_blue = blue;
    369a:	7083      	strb	r3, [r0, #2]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    369c:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    36a0:	8083      	strh	r3, [r0, #4]
	mod->alert_style = style;
    36a2:	f89d 3004 	ldrb.w	r3, [sp, #4]
    36a6:	7183      	strb	r3, [r0, #6]
	
}
    36a8:	f85d 4b04 	ldr.w	r4, [sp], #4
    36ac:	4770      	bx	lr

000036ae <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    36ae:	7800      	ldrb	r0, [r0, #0]
    36b0:	4770      	bx	lr

000036b2 <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    36b2:	7840      	ldrb	r0, [r0, #1]
    36b4:	4770      	bx	lr

000036b6 <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    36b6:	7880      	ldrb	r0, [r0, #2]
    36b8:	4770      	bx	lr

000036ba <grid_sys_read_hex_char_value>:




uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
    36ba:	4602      	mov	r2, r0
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    36bc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    36c0:	b2d8      	uxtb	r0, r3
    36c2:	2809      	cmp	r0, #9
    36c4:	d90d      	bls.n	36e2 <grid_sys_read_hex_char_value+0x28>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    36c6:	f1a2 0361 	sub.w	r3, r2, #97	; 0x61
    36ca:	b2db      	uxtb	r3, r3
    36cc:	2b05      	cmp	r3, #5
    36ce:	d903      	bls.n	36d8 <grid_sys_read_hex_char_value+0x1e>
		result = ascii - 97 + 10;
	}
	else{
		// wrong input
		if (error_flag != NULL){
    36d0:	b131      	cbz	r1, 36e0 <grid_sys_read_hex_char_value+0x26>
			*error_flag = ascii;
    36d2:	700a      	strb	r2, [r1, #0]
	uint8_t result = 0;
    36d4:	2000      	movs	r0, #0
    36d6:	4770      	bx	lr
		result = ascii - 97 + 10;
    36d8:	f1a2 0057 	sub.w	r0, r2, #87	; 0x57
    36dc:	b2c0      	uxtb	r0, r0
    36de:	4770      	bx	lr
	uint8_t result = 0;
    36e0:	2000      	movs	r0, #0
		}
	}
	
	return result;	
}
    36e2:	4770      	bx	lr

000036e4 <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    36e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
    36e8:	b1c1      	cbz	r1, 371c <grid_sys_read_hex_string_value+0x38>
    36ea:	4690      	mov	r8, r2
    36ec:	1e45      	subs	r5, r0, #1
    36ee:	1e4b      	subs	r3, r1, #1
    36f0:	009c      	lsls	r4, r3, #2
    36f2:	f101 4780 	add.w	r7, r1, #1073741824	; 0x40000000
    36f6:	3f02      	subs	r7, #2
    36f8:	b2db      	uxtb	r3, r3
    36fa:	1aff      	subs	r7, r7, r3
    36fc:	00bf      	lsls	r7, r7, #2
    36fe:	2600      	movs	r6, #0
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    3700:	f8df 901c 	ldr.w	r9, [pc, #28]	; 3720 <grid_sys_read_hex_string_value+0x3c>
    3704:	4641      	mov	r1, r8
    3706:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    370a:	47c8      	blx	r9
    370c:	40a0      	lsls	r0, r4
    370e:	4406      	add	r6, r0
    3710:	3c04      	subs	r4, #4
	for(uint8_t i=0; i<length; i++){
    3712:	42bc      	cmp	r4, r7
    3714:	d1f6      	bne.n	3704 <grid_sys_read_hex_string_value+0x20>

		
	}

	return result;
}
    3716:	4630      	mov	r0, r6
    3718:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t result  = 0;
    371c:	2600      	movs	r6, #0
	return result;
    371e:	e7fa      	b.n	3716 <grid_sys_read_hex_string_value+0x32>
    3720:	000036bb 	.word	0x000036bb

00003724 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    3724:	b530      	push	{r4, r5, lr}
    3726:	b085      	sub	sp, #20
    3728:	4605      	mov	r5, r0
    372a:	460c      	mov	r4, r1
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    372c:	4909      	ldr	r1, [pc, #36]	; (3754 <grid_sys_write_hex_string_value+0x30>)
    372e:	a801      	add	r0, sp, #4
    3730:	4b09      	ldr	r3, [pc, #36]	; (3758 <grid_sys_write_hex_string_value+0x34>)
    3732:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    3734:	b164      	cbz	r4, 3750 <grid_sys_write_hex_string_value+0x2c>
    3736:	ab04      	add	r3, sp, #16
    3738:	1b1a      	subs	r2, r3, r4
    373a:	3a05      	subs	r2, #5
    373c:	1e6b      	subs	r3, r5, #1
    373e:	1e60      	subs	r0, r4, #1
    3740:	fa55 f080 	uxtab	r0, r5, r0
		start_location[i] = str[8-size+i];	
    3744:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    3748:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint8_t i=0; i<size; i++){	
    374c:	4283      	cmp	r3, r0
    374e:	d1f9      	bne.n	3744 <grid_sys_write_hex_string_value+0x20>
	}

}
    3750:	b005      	add	sp, #20
    3752:	bd30      	pop	{r4, r5, pc}
    3754:	0000bb58 	.word	0x0000bb58
    3758:	0000b2e5 	.word	0x0000b2e5

0000375c <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    375c:	4b34      	ldr	r3, [pc, #208]	; (3830 <grid_sys_get_hwcfg+0xd4>)
    375e:	681b      	ldr	r3, [r3, #0]
    3760:	f1b3 3fff 	cmp.w	r3, #4294967295
    3764:	d002      	beq.n	376c <grid_sys_get_hwcfg+0x10>
	}

	
	return grid_sys_hwfcg;

}
    3766:	4b32      	ldr	r3, [pc, #200]	; (3830 <grid_sys_get_hwcfg+0xd4>)
    3768:	6818      	ldr	r0, [r3, #0]
    376a:	4770      	bx	lr
uint32_t grid_sys_get_hwcfg(){
    376c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3770:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    3772:	4b30      	ldr	r3, [pc, #192]	; (3834 <grid_sys_get_hwcfg+0xd8>)
    3774:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    3778:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    377c:	492e      	ldr	r1, [pc, #184]	; (3838 <grid_sys_get_hwcfg+0xdc>)
    377e:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    3782:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    3786:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    378a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    378e:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    3792:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    3796:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    379a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    379e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    37a2:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    37a6:	4925      	ldr	r1, [pc, #148]	; (383c <grid_sys_get_hwcfg+0xe0>)
    37a8:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    37ac:	f1a1 2180 	sub.w	r1, r1, #2147516416	; 0x80008000
    37b0:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    37b4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		delay_ms(1);
    37b8:	2001      	movs	r0, #1
    37ba:	4b21      	ldr	r3, [pc, #132]	; (3840 <grid_sys_get_hwcfg+0xe4>)
    37bc:	4798      	blx	r3
    37be:	2600      	movs	r6, #0
		uint8_t hwcfg_value = 0;
    37c0:	46b0      	mov	r8, r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    37c2:	4d1c      	ldr	r5, [pc, #112]	; (3834 <grid_sys_get_hwcfg+0xd8>)
    37c4:	f44f 5900 	mov.w	r9, #8192	; 0x2000
			delay_ms(1);
    37c8:	4f1d      	ldr	r7, [pc, #116]	; (3840 <grid_sys_get_hwcfg+0xe4>)
    37ca:	e00c      	b.n	37e6 <grid_sys_get_hwcfg+0x8a>
			if(i!=7){
    37cc:	2e07      	cmp	r6, #7
    37ce:	d027      	beq.n	3820 <grid_sys_get_hwcfg+0xc4>
    37d0:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    37d4:	f8c5 4098 	str.w	r4, [r5, #152]	; 0x98
				delay_ms(1);
    37d8:	2001      	movs	r0, #1
    37da:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    37dc:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
    37e0:	3601      	adds	r6, #1
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    37e2:	2e08      	cmp	r6, #8
    37e4:	d01c      	beq.n	3820 <grid_sys_get_hwcfg+0xc4>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    37e6:	f8c5 9098 	str.w	r9, [r5, #152]	; 0x98
			delay_ms(1);
    37ea:	2001      	movs	r0, #1
    37ec:	47b8      	blx	r7
	CRITICAL_SECTION_ENTER();
    37ee:	a801      	add	r0, sp, #4
    37f0:	4b14      	ldr	r3, [pc, #80]	; (3844 <grid_sys_get_hwcfg+0xe8>)
    37f2:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    37f4:	f8d5 2080 	ldr.w	r2, [r5, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    37f8:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    37fc:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    3800:	405c      	eors	r4, r3
    3802:	4014      	ands	r4, r2
    3804:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    3806:	a801      	add	r0, sp, #4
    3808:	4b0f      	ldr	r3, [pc, #60]	; (3848 <grid_sys_get_hwcfg+0xec>)
    380a:	4798      	blx	r3
			if(gpio_get_pin_level(HWCFG_DATA)){
    380c:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    3810:	d0dc      	beq.n	37cc <grid_sys_get_hwcfg+0x70>
				hwcfg_value |= (1<<i);
    3812:	2301      	movs	r3, #1
    3814:	40b3      	lsls	r3, r6
    3816:	ea43 0808 	orr.w	r8, r3, r8
    381a:	fa5f f888 	uxtb.w	r8, r8
    381e:	e7d5      	b.n	37cc <grid_sys_get_hwcfg+0x70>
		grid_sys_hwfcg = hwcfg_value;
    3820:	4b03      	ldr	r3, [pc, #12]	; (3830 <grid_sys_get_hwcfg+0xd4>)
    3822:	f8c3 8000 	str.w	r8, [r3]
}
    3826:	4b02      	ldr	r3, [pc, #8]	; (3830 <grid_sys_get_hwcfg+0xd4>)
    3828:	6818      	ldr	r0, [r3, #0]
    382a:	b003      	add	sp, #12
    382c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3830:	20000354 	.word	0x20000354
    3834:	41008000 	.word	0x41008000
    3838:	40002000 	.word	0x40002000
    383c:	40028000 	.word	0x40028000
    3840:	000040cd 	.word	0x000040cd
    3844:	0000404d 	.word	0x0000404d
    3848:	0000405b 	.word	0x0000405b

0000384c <grid_msg_get_checksum>:
}

uint8_t grid_msg_get_checksum(uint8_t* str, uint32_t length){
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    384c:	2903      	cmp	r1, #3
    384e:	d009      	beq.n	3864 <grid_msg_get_checksum+0x18>
    3850:	1e43      	subs	r3, r0, #1
    3852:	3904      	subs	r1, #4
    3854:	4401      	add	r1, r0
    3856:	2000      	movs	r0, #0
		checksum ^= str[i];
    3858:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    385c:	4050      	eors	r0, r2
	for (uint32_t i=0; i<length-3; i++){
    385e:	428b      	cmp	r3, r1
    3860:	d1fa      	bne.n	3858 <grid_msg_get_checksum+0xc>
    3862:	4770      	bx	lr
	uint8_t checksum = 0;
    3864:	2000      	movs	r0, #0
	}
	
	return checksum;
	
}
    3866:	4770      	bx	lr

00003868 <grid_msg_set_checksum>:

void grid_msg_set_checksum(uint8_t* message, uint32_t length, uint8_t checksum){
    3868:	b508      	push	{r3, lr}
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    386a:	1ecb      	subs	r3, r1, #3
    386c:	2102      	movs	r1, #2
    386e:	4418      	add	r0, r3
    3870:	4b01      	ldr	r3, [pc, #4]	; (3878 <grid_msg_set_checksum+0x10>)
    3872:	4798      	blx	r3
    3874:	bd08      	pop	{r3, pc}
    3876:	bf00      	nop
    3878:	00003725 	.word	0x00003725

0000387c <grid_msg_get_id>:
}


// MESSAGE PARAMETER FUNCTIONS

uint8_t grid_msg_get_id(uint8_t* message){
    387c:	b500      	push	{lr}
    387e:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3880:	aa02      	add	r2, sp, #8
    3882:	2300      	movs	r3, #0
    3884:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[4], 2, &error);
    3888:	2102      	movs	r1, #2
    388a:	3004      	adds	r0, #4
    388c:	4b02      	ldr	r3, [pc, #8]	; (3898 <grid_msg_get_id+0x1c>)
    388e:	4798      	blx	r3
	
}
    3890:	b2c0      	uxtb	r0, r0
    3892:	b003      	add	sp, #12
    3894:	f85d fb04 	ldr.w	pc, [sp], #4
    3898:	000036e5 	.word	0x000036e5

0000389c <grid_msg_get_dx>:
uint8_t grid_msg_get_dx(uint8_t* message){
    389c:	b500      	push	{lr}
    389e:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    38a0:	aa02      	add	r2, sp, #8
    38a2:	2300      	movs	r3, #0
    38a4:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[6], 2, &error);	
    38a8:	2102      	movs	r1, #2
    38aa:	3006      	adds	r0, #6
    38ac:	4b02      	ldr	r3, [pc, #8]	; (38b8 <grid_msg_get_dx+0x1c>)
    38ae:	4798      	blx	r3
	
}
    38b0:	b2c0      	uxtb	r0, r0
    38b2:	b003      	add	sp, #12
    38b4:	f85d fb04 	ldr.w	pc, [sp], #4
    38b8:	000036e5 	.word	0x000036e5

000038bc <grid_msg_get_dy>:
uint8_t grid_msg_get_dy(uint8_t* message){
    38bc:	b500      	push	{lr}
    38be:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    38c0:	aa02      	add	r2, sp, #8
    38c2:	2300      	movs	r3, #0
    38c4:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[8], 2, &error);	
    38c8:	2102      	movs	r1, #2
    38ca:	3008      	adds	r0, #8
    38cc:	4b02      	ldr	r3, [pc, #8]	; (38d8 <grid_msg_get_dy+0x1c>)
    38ce:	4798      	blx	r3

}
    38d0:	b2c0      	uxtb	r0, r0
    38d2:	b003      	add	sp, #12
    38d4:	f85d fb04 	ldr.w	pc, [sp], #4
    38d8:	000036e5 	.word	0x000036e5

000038dc <grid_msg_get_age>:
uint8_t grid_msg_get_age(uint8_t* message){
    38dc:	b500      	push	{lr}
    38de:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    38e0:	aa02      	add	r2, sp, #8
    38e2:	2300      	movs	r3, #0
    38e4:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[10], 2, &error);	
    38e8:	2102      	movs	r1, #2
    38ea:	300a      	adds	r0, #10
    38ec:	4b02      	ldr	r3, [pc, #8]	; (38f8 <grid_msg_get_age+0x1c>)
    38ee:	4798      	blx	r3
	
}
    38f0:	b2c0      	uxtb	r0, r0
    38f2:	b003      	add	sp, #12
    38f4:	f85d fb04 	ldr.w	pc, [sp], #4
    38f8:	000036e5 	.word	0x000036e5

000038fc <grid_msg_set_id>:

void grid_msg_set_id(uint8_t* message, uint8_t param){
    38fc:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[4], 2, param);
    38fe:	460a      	mov	r2, r1
    3900:	2102      	movs	r1, #2
    3902:	3004      	adds	r0, #4
    3904:	4b01      	ldr	r3, [pc, #4]	; (390c <grid_msg_set_id+0x10>)
    3906:	4798      	blx	r3
    3908:	bd08      	pop	{r3, pc}
    390a:	bf00      	nop
    390c:	00003725 	.word	0x00003725

00003910 <grid_msg_set_dx>:
	
}
void grid_msg_set_dx(uint8_t* message, uint8_t param){
    3910:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[6], 2, param);
    3912:	460a      	mov	r2, r1
    3914:	2102      	movs	r1, #2
    3916:	3006      	adds	r0, #6
    3918:	4b01      	ldr	r3, [pc, #4]	; (3920 <grid_msg_set_dx+0x10>)
    391a:	4798      	blx	r3
    391c:	bd08      	pop	{r3, pc}
    391e:	bf00      	nop
    3920:	00003725 	.word	0x00003725

00003924 <grid_msg_set_dy>:
	
}
void grid_msg_set_dy(uint8_t* message, uint8_t param){
    3924:	b508      	push	{r3, lr}

	grid_sys_write_hex_string_value(&message[8], 2, param);
    3926:	460a      	mov	r2, r1
    3928:	2102      	movs	r1, #2
    392a:	3008      	adds	r0, #8
    392c:	4b01      	ldr	r3, [pc, #4]	; (3934 <grid_msg_set_dy+0x10>)
    392e:	4798      	blx	r3
    3930:	bd08      	pop	{r3, pc}
    3932:	bf00      	nop
    3934:	00003725 	.word	0x00003725

00003938 <grid_msg_set_age>:

}
void grid_msg_set_age(uint8_t* message, uint8_t param){
    3938:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[10], 2, param);
    393a:	460a      	mov	r2, r1
    393c:	2102      	movs	r1, #2
    393e:	300a      	adds	r0, #10
    3940:	4b01      	ldr	r3, [pc, #4]	; (3948 <grid_msg_set_age+0x10>)
    3942:	4798      	blx	r3
    3944:	bd08      	pop	{r3, pc}
    3946:	bf00      	nop
    3948:	00003725 	.word	0x00003725

0000394c <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    394c:	6903      	ldr	r3, [r0, #16]
    394e:	4299      	cmp	r1, r3
    3950:	d00e      	beq.n	3970 <grid_msg_find_recent+0x24>
    3952:	2301      	movs	r3, #1
    3954:	f003 027f 	and.w	r2, r3, #127	; 0x7f
    3958:	3204      	adds	r2, #4
    395a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    395e:	428a      	cmp	r2, r1
    3960:	d008      	beq.n	3974 <grid_msg_find_recent+0x28>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    3962:	3301      	adds	r3, #1
    3964:	b2db      	uxtb	r3, r3
    3966:	f013 0f80 	tst.w	r3, #128	; 0x80
    396a:	d0f3      	beq.n	3954 <grid_msg_find_recent+0x8>
			
		}
		
	}
	
	return 0;
    396c:	2000      	movs	r0, #0
    396e:	4770      	bx	lr
			return 1;
    3970:	2001      	movs	r0, #1
    3972:	4770      	bx	lr
    3974:	2001      	movs	r0, #1
}
    3976:	4770      	bx	lr

00003978 <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    3978:	f890 3210 	ldrb.w	r3, [r0, #528]	; 0x210
    397c:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    397e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3982:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    3986:	3304      	adds	r3, #4
    3988:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    398c:	4770      	bx	lr
	...

00003990 <grid_sys_ping>:
}




void grid_sys_ping(struct grid_port* por){
    3990:	b5f0      	push	{r4, r5, r6, r7, lr}
    3992:	b085      	sub	sp, #20
    3994:	4605      	mov	r5, r0
		
		
	uint8_t length = 16;
	uint32_t hwcfg = grid_sys_get_hwcfg();
    3996:	4b27      	ldr	r3, [pc, #156]	; (3a34 <grid_sys_ping+0xa4>)
    3998:	4798      	blx	r3
	char message[16] = {GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, por->direction, '0','0','0','0','0','0','0','0',GRID_MSG_END_OF_TRANSMISSION,'0','0','\n'};
    399a:	2301      	movs	r3, #1
    399c:	f88d 3000 	strb.w	r3, [sp]
    39a0:	230e      	movs	r3, #14
    39a2:	f88d 3001 	strb.w	r3, [sp, #1]
    39a6:	2307      	movs	r3, #7
    39a8:	f88d 3002 	strb.w	r3, [sp, #2]
    39ac:	7a6b      	ldrb	r3, [r5, #9]
    39ae:	f88d 3003 	strb.w	r3, [sp, #3]
    39b2:	2330      	movs	r3, #48	; 0x30
    39b4:	f88d 3004 	strb.w	r3, [sp, #4]
    39b8:	f88d 3005 	strb.w	r3, [sp, #5]
    39bc:	f88d 3006 	strb.w	r3, [sp, #6]
    39c0:	f88d 3007 	strb.w	r3, [sp, #7]
    39c4:	f88d 3008 	strb.w	r3, [sp, #8]
    39c8:	f88d 3009 	strb.w	r3, [sp, #9]
    39cc:	f88d 300a 	strb.w	r3, [sp, #10]
    39d0:	f88d 300b 	strb.w	r3, [sp, #11]
    39d4:	2204      	movs	r2, #4
    39d6:	f88d 200c 	strb.w	r2, [sp, #12]
    39da:	f88d 300d 	strb.w	r3, [sp, #13]
    39de:	f88d 300e 	strb.w	r3, [sp, #14]
    39e2:	230a      	movs	r3, #10
    39e4:	f88d 300f 	strb.w	r3, [sp, #15]
	// Create the packet
	//sprintf(message, "%c%c%c%c%08x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, por->direction ,hwcfg, GRID_MSG_END_OF_TRANSMISSION);
	//length = strlen(message);
	

	grid_sys_write_hex_string_value(&message[4], 8, hwcfg);
    39e8:	4602      	mov	r2, r0
    39ea:	2108      	movs	r1, #8
    39ec:	a801      	add	r0, sp, #4
    39ee:	4c12      	ldr	r4, [pc, #72]	; (3a38 <grid_sys_ping+0xa8>)
    39f0:	47a0      	blx	r4
	

	
 	grid_msg_set_checksum(message, length, grid_msg_get_checksum(message, length));
    39f2:	2110      	movs	r1, #16
    39f4:	4668      	mov	r0, sp
    39f6:	4b11      	ldr	r3, [pc, #68]	; (3a3c <grid_sys_ping+0xac>)
    39f8:	4798      	blx	r3
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    39fa:	4602      	mov	r2, r0
    39fc:	2102      	movs	r1, #2
    39fe:	f10d 000d 	add.w	r0, sp, #13
    3a02:	47a0      	blx	r4
		
	// Put the packet into the tx_buffer
	if (grid_buffer_write_init(&por->tx_buffer, length)){
    3a04:	f505 7539 	add.w	r5, r5, #740	; 0x2e4
    3a08:	2110      	movs	r1, #16
    3a0a:	4628      	mov	r0, r5
    3a0c:	4b0c      	ldr	r3, [pc, #48]	; (3a40 <grid_sys_ping+0xb0>)
    3a0e:	4798      	blx	r3
    3a10:	b168      	cbz	r0, 3a2e <grid_sys_ping+0x9e>
    3a12:	f10d 34ff 	add.w	r4, sp, #4294967295
    3a16:	f10d 070f 	add.w	r7, sp, #15
		
		for(uint16_t i = 0; i<length; i++){
			
			grid_buffer_write_character(&por->tx_buffer, message[i]);
    3a1a:	4e0a      	ldr	r6, [pc, #40]	; (3a44 <grid_sys_ping+0xb4>)
    3a1c:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    3a20:	4628      	mov	r0, r5
    3a22:	47b0      	blx	r6
		for(uint16_t i = 0; i<length; i++){
    3a24:	42bc      	cmp	r4, r7
    3a26:	d1f9      	bne.n	3a1c <grid_sys_ping+0x8c>
		}
		
		grid_buffer_write_acknowledge(&por->tx_buffer);
    3a28:	4628      	mov	r0, r5
    3a2a:	4b07      	ldr	r3, [pc, #28]	; (3a48 <grid_sys_ping+0xb8>)
    3a2c:	4798      	blx	r3
	}
				
}
    3a2e:	b005      	add	sp, #20
    3a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a32:	bf00      	nop
    3a34:	0000375d 	.word	0x0000375d
    3a38:	00003725 	.word	0x00003725
    3a3c:	0000384d 	.word	0x0000384d
    3a40:	00001155 	.word	0x00001155
    3a44:	00001185 	.word	0x00001185
    3a48:	000011a1 	.word	0x000011a1

00003a4c <grid_ui_model_init>:
	}
	
	
}

uint8_t grid_ui_model_init(struct grid_ui_model* mod, uint8_t len){
    3a4c:	b538      	push	{r3, r4, r5, lr}
    3a4e:	4604      	mov	r4, r0
    3a50:	460d      	mov	r5, r1
	
	mod->report_array = malloc(len*sizeof(struct grid_ui_report));
    3a52:	0108      	lsls	r0, r1, #4
    3a54:	4b02      	ldr	r3, [pc, #8]	; (3a60 <grid_ui_model_init+0x14>)
    3a56:	4798      	blx	r3
    3a58:	6060      	str	r0, [r4, #4]
	mod->report_length = len;
    3a5a:	7025      	strb	r5, [r4, #0]
	
}
    3a5c:	bd38      	pop	{r3, r4, r5, pc}
    3a5e:	bf00      	nop
    3a60:	0000b0c1 	.word	0x0000b0c1

00003a64 <grid_ui_report_init>:

uint8_t grid_ui_report_init(struct grid_ui_model* mod, uint8_t index, uint8_t* p, uint8_t p_len, uint8_t* h, uint8_t h_len){
    3a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3a68:	4605      	mov	r5, r0
    3a6a:	4617      	mov	r7, r2
    3a6c:	9e08      	ldr	r6, [sp, #32]
    3a6e:	f89d a024 	ldrb.w	sl, [sp, #36]	; 0x24

	mod->report_array[index].changed = 0;
    3a72:	010c      	lsls	r4, r1, #4
    3a74:	6842      	ldr	r2, [r0, #4]
    3a76:	2100      	movs	r1, #0
    3a78:	5511      	strb	r1, [r2, r4]
	mod->report_array[index].payload_length = p_len;
    3a7a:	6842      	ldr	r2, [r0, #4]
    3a7c:	4422      	add	r2, r4
    3a7e:	7053      	strb	r3, [r2, #1]
	mod->report_array[index].helper_length = h_len;
    3a80:	6842      	ldr	r2, [r0, #4]
    3a82:	4422      	add	r2, r4
    3a84:	f882 a008 	strb.w	sl, [r2, #8]
	
	mod->report_array[index].payload = malloc(p_len*sizeof(uint8_t));
    3a88:	6842      	ldr	r2, [r0, #4]
    3a8a:	eb02 0804 	add.w	r8, r2, r4
    3a8e:	4618      	mov	r0, r3
    3a90:	f8df 906c 	ldr.w	r9, [pc, #108]	; 3b00 <grid_ui_report_init+0x9c>
    3a94:	47c8      	blx	r9
    3a96:	f8c8 0004 	str.w	r0, [r8, #4]
	mod->report_array[index].helper = malloc(h_len*sizeof(uint8_t));
    3a9a:	686b      	ldr	r3, [r5, #4]
    3a9c:	eb03 0804 	add.w	r8, r3, r4
    3aa0:	4650      	mov	r0, sl
    3aa2:	47c8      	blx	r9
    3aa4:	f8c8 000c 	str.w	r0, [r8, #12]
	
	
	if (mod->report_array[index].payload == NULL || mod->report_array[index].helper == NULL){
    3aa8:	686a      	ldr	r2, [r5, #4]
    3aaa:	4422      	add	r2, r4
    3aac:	6853      	ldr	r3, [r2, #4]
    3aae:	b303      	cbz	r3, 3af2 <grid_ui_report_init+0x8e>
    3ab0:	68d3      	ldr	r3, [r2, #12]
    3ab2:	b30b      	cbz	r3, 3af8 <grid_ui_report_init+0x94>
		return -1;
	}
	
	for (uint8_t i=0; i<mod->report_array[index].payload_length; i++){
    3ab4:	7853      	ldrb	r3, [r2, #1]
    3ab6:	b153      	cbz	r3, 3ace <grid_ui_report_init+0x6a>
    3ab8:	2300      	movs	r3, #0
		mod->report_array[index].payload[i] = p[i];
    3aba:	5cf9      	ldrb	r1, [r7, r3]
    3abc:	6852      	ldr	r2, [r2, #4]
    3abe:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i=0; i<mod->report_array[index].payload_length; i++){
    3ac0:	3301      	adds	r3, #1
    3ac2:	b2db      	uxtb	r3, r3
    3ac4:	686a      	ldr	r2, [r5, #4]
    3ac6:	4422      	add	r2, r4
    3ac8:	7851      	ldrb	r1, [r2, #1]
    3aca:	4299      	cmp	r1, r3
    3acc:	d8f5      	bhi.n	3aba <grid_ui_report_init+0x56>
	}
	for (uint8_t i=0; i<mod->report_array[index].helper_length; i++){
    3ace:	686a      	ldr	r2, [r5, #4]
    3ad0:	4422      	add	r2, r4
    3ad2:	7a10      	ldrb	r0, [r2, #8]
    3ad4:	b188      	cbz	r0, 3afa <grid_ui_report_init+0x96>
    3ad6:	2300      	movs	r3, #0
		mod->report_array[index].helper[i] = h[i];
    3ad8:	5cf1      	ldrb	r1, [r6, r3]
    3ada:	68d2      	ldr	r2, [r2, #12]
    3adc:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i=0; i<mod->report_array[index].helper_length; i++){
    3ade:	3301      	adds	r3, #1
    3ae0:	b2db      	uxtb	r3, r3
    3ae2:	686a      	ldr	r2, [r5, #4]
    3ae4:	4422      	add	r2, r4
    3ae6:	7a11      	ldrb	r1, [r2, #8]
    3ae8:	4299      	cmp	r1, r3
    3aea:	d8f5      	bhi.n	3ad8 <grid_ui_report_init+0x74>
	}
	
	return 0;
    3aec:	2000      	movs	r0, #0
    3aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -1;
    3af2:	20ff      	movs	r0, #255	; 0xff
    3af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3af8:	20ff      	movs	r0, #255	; 0xff
	
}
    3afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3afe:	bf00      	nop
    3b00:	0000b0c1 	.word	0x0000b0c1

00003b04 <grid_ui_report_render>:

uint8_t grid_ui_report_render(struct grid_ui_model* mod, uint8_t index, uint8_t* target){
	
	struct grid_ui_report* rep = &mod->report_array[index];
    3b04:	6843      	ldr	r3, [r0, #4]
    3b06:	eb03 1101 	add.w	r1, r3, r1, lsl #4
	
	for(uint8_t i=0; i<rep->payload_length; i++){
    3b0a:	7848      	ldrb	r0, [r1, #1]
    3b0c:	b140      	cbz	r0, 3b20 <grid_ui_report_render+0x1c>
    3b0e:	2300      	movs	r3, #0
		target[i] = rep->payload[i];
    3b10:	6848      	ldr	r0, [r1, #4]
    3b12:	5cc0      	ldrb	r0, [r0, r3]
    3b14:	54d0      	strb	r0, [r2, r3]
	for(uint8_t i=0; i<rep->payload_length; i++){
    3b16:	3301      	adds	r3, #1
    3b18:	b2db      	uxtb	r3, r3
    3b1a:	7848      	ldrb	r0, [r1, #1]
    3b1c:	4298      	cmp	r0, r3
    3b1e:	d8f7      	bhi.n	3b10 <grid_ui_report_render+0xc>
	}
	
	return rep->payload_length;
}
    3b20:	4770      	bx	lr

00003b22 <grid_ui_report_get_changed_flag>:

uint8_t grid_ui_report_get_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	return mod->report_array[index].changed;
    3b22:	6843      	ldr	r3, [r0, #4]
    3b24:	0109      	lsls	r1, r1, #4
}
    3b26:	5c58      	ldrb	r0, [r3, r1]
    3b28:	4770      	bx	lr

00003b2a <grid_ui_report_set_changed_flag>:

void grid_ui_report_set_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index].changed = 1;
    3b2a:	6843      	ldr	r3, [r0, #4]
    3b2c:	0109      	lsls	r1, r1, #4
    3b2e:	2201      	movs	r2, #1
    3b30:	545a      	strb	r2, [r3, r1]
    3b32:	4770      	bx	lr

00003b34 <grid_ui_report_clear_changed_flag>:
}

void grid_ui_report_clear_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index].changed = 0;
    3b34:	6843      	ldr	r3, [r0, #4]
    3b36:	0109      	lsls	r1, r1, #4
    3b38:	2200      	movs	r2, #0
    3b3a:	545a      	strb	r2, [r3, r1]
    3b3c:	4770      	bx	lr
	...

00003b40 <grid_port_process_ui>:
void grid_port_process_ui(struct grid_port* por){
    3b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3b44:	b0cb      	sub	sp, #300	; 0x12c
    3b46:	4682      	mov	sl, r0
	por->cooldown = 0;
    3b48:	2300      	movs	r3, #0
    3b4a:	7003      	strb	r3, [r0, #0]
	sprintf(&message[length],
    3b4c:	2217      	movs	r2, #23
    3b4e:	9205      	str	r2, [sp, #20]
    3b50:	9304      	str	r3, [sp, #16]
    3b52:	227f      	movs	r2, #127	; 0x7f
    3b54:	9203      	str	r2, [sp, #12]
    3b56:	9202      	str	r2, [sp, #8]
	uint8_t id = grid_sys_state.next_broadcast_message_id;
    3b58:	4a44      	ldr	r2, [pc, #272]	; (3c6c <grid_port_process_ui+0x12c>)
	sprintf(&message[length],
    3b5a:	f892 2211 	ldrb.w	r2, [r2, #529]	; 0x211
    3b5e:	9201      	str	r2, [sp, #4]
    3b60:	9300      	str	r3, [sp, #0]
    3b62:	230f      	movs	r3, #15
    3b64:	2201      	movs	r2, #1
    3b66:	4942      	ldr	r1, [pc, #264]	; (3c70 <grid_port_process_ui+0x130>)
    3b68:	a80a      	add	r0, sp, #40	; 0x28
    3b6a:	4c42      	ldr	r4, [pc, #264]	; (3c74 <grid_port_process_ui+0x134>)
    3b6c:	47a0      	blx	r4
	length += strlen(&message[length]);
    3b6e:	a80a      	add	r0, sp, #40	; 0x28
    3b70:	4b41      	ldr	r3, [pc, #260]	; (3c78 <grid_port_process_ui+0x138>)
    3b72:	4798      	blx	r3
	for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    3b74:	4b41      	ldr	r3, [pc, #260]	; (3c7c <grid_port_process_ui+0x13c>)
    3b76:	781b      	ldrb	r3, [r3, #0]
    3b78:	2b00      	cmp	r3, #0
    3b7a:	d02d      	beq.n	3bd8 <grid_port_process_ui+0x98>
    3b7c:	4605      	mov	r5, r0
    3b7e:	2400      	movs	r4, #0
    3b80:	4627      	mov	r7, r4
		CRITICAL_SECTION_ENTER()
    3b82:	f8df 9128 	ldr.w	r9, [pc, #296]	; 3cac <grid_port_process_ui+0x16c>
	return mod->report_array[index].changed;
    3b86:	4e3d      	ldr	r6, [pc, #244]	; (3c7c <grid_port_process_ui+0x13c>)
		CRITICAL_SECTION_LEAVE()
    3b88:	f8df 8124 	ldr.w	r8, [pc, #292]	; 3cb0 <grid_port_process_ui+0x170>
    3b8c:	e007      	b.n	3b9e <grid_port_process_ui+0x5e>
    3b8e:	a807      	add	r0, sp, #28
    3b90:	47c0      	blx	r8
	for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    3b92:	3401      	adds	r4, #1
    3b94:	b2e4      	uxtb	r4, r4
    3b96:	7833      	ldrb	r3, [r6, #0]
    3b98:	b2db      	uxtb	r3, r3
    3b9a:	42a3      	cmp	r3, r4
    3b9c:	d91b      	bls.n	3bd6 <grid_port_process_ui+0x96>
		if (length>200){
    3b9e:	2dc8      	cmp	r5, #200	; 0xc8
    3ba0:	d8f7      	bhi.n	3b92 <grid_port_process_ui+0x52>
		CRITICAL_SECTION_ENTER()
    3ba2:	a807      	add	r0, sp, #28
    3ba4:	47c8      	blx	r9
	return mod->report_array[index].changed;
    3ba6:	6872      	ldr	r2, [r6, #4]
    3ba8:	0123      	lsls	r3, r4, #4
		if (grid_ui_report_get_changed_flag(&grid_ui_state, i)){
    3baa:	5cd3      	ldrb	r3, [r2, r3]
    3bac:	2b00      	cmp	r3, #0
    3bae:	d0ee      	beq.n	3b8e <grid_port_process_ui+0x4e>
			packetvalid++;
    3bb0:	3701      	adds	r7, #1
    3bb2:	b2ff      	uxtb	r7, r7
			grid_ui_report_render(&grid_ui_state, i, &message[length]);
    3bb4:	ab0a      	add	r3, sp, #40	; 0x28
    3bb6:	eb03 0b05 	add.w	fp, r3, r5
    3bba:	465a      	mov	r2, fp
    3bbc:	4621      	mov	r1, r4
    3bbe:	4630      	mov	r0, r6
    3bc0:	4b2f      	ldr	r3, [pc, #188]	; (3c80 <grid_port_process_ui+0x140>)
    3bc2:	4798      	blx	r3
			grid_ui_report_clear_changed_flag(&grid_ui_state, i);
    3bc4:	4621      	mov	r1, r4
    3bc6:	4630      	mov	r0, r6
    3bc8:	4b2e      	ldr	r3, [pc, #184]	; (3c84 <grid_port_process_ui+0x144>)
    3bca:	4798      	blx	r3
			length += strlen(&message[length]);
    3bcc:	4658      	mov	r0, fp
    3bce:	4b2a      	ldr	r3, [pc, #168]	; (3c78 <grid_port_process_ui+0x138>)
    3bd0:	4798      	blx	r3
    3bd2:	4405      	add	r5, r0
    3bd4:	e7db      	b.n	3b8e <grid_port_process_ui+0x4e>
	if (packetvalid){
    3bd6:	b917      	cbnz	r7, 3bde <grid_port_process_ui+0x9e>
}
    3bd8:	b04b      	add	sp, #300	; 0x12c
    3bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		por->cooldown = packetvalid*5;
    3bde:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    3be2:	f88a 7000 	strb.w	r7, [sl]
		grid_sys_state.next_broadcast_message_id++;
    3be6:	4a21      	ldr	r2, [pc, #132]	; (3c6c <grid_port_process_ui+0x12c>)
    3be8:	f892 3211 	ldrb.w	r3, [r2, #529]	; 0x211
    3bec:	3301      	adds	r3, #1
    3bee:	f882 3211 	strb.w	r3, [r2, #529]	; 0x211
		sprintf(&message[length], "%c", GRID_MSG_END_OF_TRANSMISSION); // CALCULATE AND ADD CRC HERE
    3bf2:	ac0a      	add	r4, sp, #40	; 0x28
    3bf4:	1966      	adds	r6, r4, r5
    3bf6:	2204      	movs	r2, #4
    3bf8:	4923      	ldr	r1, [pc, #140]	; (3c88 <grid_port_process_ui+0x148>)
    3bfa:	4630      	mov	r0, r6
    3bfc:	4f1d      	ldr	r7, [pc, #116]	; (3c74 <grid_port_process_ui+0x134>)
    3bfe:	47b8      	blx	r7
		length += strlen(&message[length]);
    3c00:	4630      	mov	r0, r6
    3c02:	4e1d      	ldr	r6, [pc, #116]	; (3c78 <grid_port_process_ui+0x138>)
    3c04:	47b0      	blx	r6
    3c06:	4405      	add	r5, r0
		sprintf(length_string, "%02x", length);
    3c08:	462a      	mov	r2, r5
    3c0a:	4920      	ldr	r1, [pc, #128]	; (3c8c <grid_port_process_ui+0x14c>)
    3c0c:	a808      	add	r0, sp, #32
    3c0e:	47b8      	blx	r7
		message[2] = length_string[0];
    3c10:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3c14:	70a3      	strb	r3, [r4, #2]
		message[3] = length_string[1];
    3c16:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3c1a:	70e3      	strb	r3, [r4, #3]
		sprintf(&message[length], "00\n");
    3c1c:	4b1c      	ldr	r3, [pc, #112]	; (3c90 <grid_port_process_ui+0x150>)
    3c1e:	6818      	ldr	r0, [r3, #0]
    3c20:	5160      	str	r0, [r4, r5]
		length += strlen(&message[length]);
    3c22:	1960      	adds	r0, r4, r5
    3c24:	47b0      	blx	r6
    3c26:	4405      	add	r5, r0
		uint8_t checksum = grid_msg_get_checksum(message, length);
    3c28:	4629      	mov	r1, r5
    3c2a:	4620      	mov	r0, r4
    3c2c:	4b19      	ldr	r3, [pc, #100]	; (3c94 <grid_port_process_ui+0x154>)
    3c2e:	4798      	blx	r3
		grid_msg_set_checksum(message, length, checksum);
    3c30:	b2c2      	uxtb	r2, r0
    3c32:	4629      	mov	r1, r5
    3c34:	4620      	mov	r0, r4
    3c36:	4b18      	ldr	r3, [pc, #96]	; (3c98 <grid_port_process_ui+0x158>)
    3c38:	4798      	blx	r3
		if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    3c3a:	b2a9      	uxth	r1, r5
    3c3c:	4817      	ldr	r0, [pc, #92]	; (3c9c <grid_port_process_ui+0x15c>)
    3c3e:	4b18      	ldr	r3, [pc, #96]	; (3ca0 <grid_port_process_ui+0x160>)
    3c40:	4798      	blx	r3
    3c42:	2800      	cmp	r0, #0
    3c44:	d0c8      	beq.n	3bd8 <grid_port_process_ui+0x98>
			for(uint32_t i = 0; i<length; i++){
    3c46:	b16d      	cbz	r5, 3c64 <grid_port_process_ui+0x124>
    3c48:	f10d 0427 	add.w	r4, sp, #39	; 0x27
    3c4c:	ab4a      	add	r3, sp, #296	; 0x128
    3c4e:	441d      	add	r5, r3
    3c50:	f2a5 1501 	subw	r5, r5, #257	; 0x101
				grid_buffer_write_character(&GRID_PORT_U.rx_buffer, message[i]);
    3c54:	4f11      	ldr	r7, [pc, #68]	; (3c9c <grid_port_process_ui+0x15c>)
    3c56:	4e13      	ldr	r6, [pc, #76]	; (3ca4 <grid_port_process_ui+0x164>)
    3c58:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    3c5c:	4638      	mov	r0, r7
    3c5e:	47b0      	blx	r6
			for(uint32_t i = 0; i<length; i++){
    3c60:	42a5      	cmp	r5, r4
    3c62:	d1f9      	bne.n	3c58 <grid_port_process_ui+0x118>
			grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    3c64:	480d      	ldr	r0, [pc, #52]	; (3c9c <grid_port_process_ui+0x15c>)
    3c66:	4b10      	ldr	r3, [pc, #64]	; (3ca8 <grid_port_process_ui+0x168>)
    3c68:	4798      	blx	r3
    3c6a:	e7b5      	b.n	3bd8 <grid_port_process_ui+0x98>
    3c6c:	200018cc 	.word	0x200018cc
    3c70:	0000bb60 	.word	0x0000bb60
    3c74:	0000b2e5 	.word	0x0000b2e5
    3c78:	0000b32d 	.word	0x0000b32d
    3c7c:	200018c0 	.word	0x200018c0
    3c80:	00003b05 	.word	0x00003b05
    3c84:	00003b35 	.word	0x00003b35
    3c88:	0000bb78 	.word	0x0000bb78
    3c8c:	0000bb7c 	.word	0x0000bb7c
    3c90:	0000bb84 	.word	0x0000bb84
    3c94:	0000384d 	.word	0x0000384d
    3c98:	00003869 	.word	0x00003869
    3c9c:	200018a0 	.word	0x200018a0
    3ca0:	00001155 	.word	0x00001155
    3ca4:	00001185 	.word	0x00001185
    3ca8:	000011a1 	.word	0x000011a1
    3cac:	0000404d 	.word	0x0000404d
    3cb0:	0000405b 	.word	0x0000405b

00003cb4 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
    3cb4:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    3cb6:	6983      	ldr	r3, [r0, #24]
    3cb8:	b103      	cbz	r3, 3cbc <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
    3cba:	4798      	blx	r3
    3cbc:	bd08      	pop	{r3, pc}

00003cbe <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
    3cbe:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    3cc0:	69c3      	ldr	r3, [r0, #28]
    3cc2:	b103      	cbz	r3, 3cc6 <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
    3cc4:	4798      	blx	r3
    3cc6:	bd08      	pop	{r3, pc}

00003cc8 <adc_async_channel_conversion_done>:
{
    3cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3ccc:	4606      	mov	r6, r0
    3cce:	460f      	mov	r7, r1
    3cd0:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
    3cd2:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    3cd4:	5c5c      	ldrb	r4, [r3, r1]
    3cd6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    3cda:	00e4      	lsls	r4, r4, #3
    3cdc:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    3ce0:	eb08 0504 	add.w	r5, r8, r4
	ringbuffer_put(&descr_ch->convert, data);
    3ce4:	f105 0a04 	add.w	sl, r5, #4
    3ce8:	b2d1      	uxtb	r1, r2
    3cea:	4650      	mov	r0, sl
    3cec:	4b0c      	ldr	r3, [pc, #48]	; (3d20 <adc_async_channel_conversion_done+0x58>)
    3cee:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
    3cf0:	4630      	mov	r0, r6
    3cf2:	4b0c      	ldr	r3, [pc, #48]	; (3d24 <adc_async_channel_conversion_done+0x5c>)
    3cf4:	4798      	blx	r3
    3cf6:	2801      	cmp	r0, #1
    3cf8:	d907      	bls.n	3d0a <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    3cfa:	ea4f 2119 	mov.w	r1, r9, lsr #8
    3cfe:	4650      	mov	r0, sl
    3d00:	4b07      	ldr	r3, [pc, #28]	; (3d20 <adc_async_channel_conversion_done+0x58>)
    3d02:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
    3d04:	8aab      	ldrh	r3, [r5, #20]
    3d06:	3301      	adds	r3, #1
    3d08:	82ab      	strh	r3, [r5, #20]
	++descr_ch->bytes_in_buffer;
    3d0a:	8aab      	ldrh	r3, [r5, #20]
    3d0c:	3301      	adds	r3, #1
    3d0e:	82ab      	strh	r3, [r5, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    3d10:	f858 3004 	ldr.w	r3, [r8, r4]
    3d14:	b113      	cbz	r3, 3d1c <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    3d16:	4639      	mov	r1, r7
    3d18:	4630      	mov	r0, r6
    3d1a:	4798      	blx	r3
    3d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3d20:	00005331 	.word	0x00005331
    3d24:	000056b7 	.word	0x000056b7

00003d28 <adc_async_init>:
{
    3d28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3d2c:	4689      	mov	r9, r1
    3d2e:	4616      	mov	r6, r2
    3d30:	461c      	mov	r4, r3
    3d32:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
    3d36:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    3d38:	4607      	mov	r7, r0
    3d3a:	b140      	cbz	r0, 3d4e <adc_async_init+0x26>
    3d3c:	b149      	cbz	r1, 3d52 <adc_async_init+0x2a>
    3d3e:	b152      	cbz	r2, 3d56 <adc_async_init+0x2e>
    3d40:	f1b8 0f00 	cmp.w	r8, #0
    3d44:	d009      	beq.n	3d5a <adc_async_init+0x32>
    3d46:	1c28      	adds	r0, r5, #0
    3d48:	bf18      	it	ne
    3d4a:	2001      	movne	r0, #1
    3d4c:	e006      	b.n	3d5c <adc_async_init+0x34>
    3d4e:	2000      	movs	r0, #0
    3d50:	e004      	b.n	3d5c <adc_async_init+0x34>
    3d52:	2000      	movs	r0, #0
    3d54:	e002      	b.n	3d5c <adc_async_init+0x34>
    3d56:	2000      	movs	r0, #0
    3d58:	e000      	b.n	3d5c <adc_async_init+0x34>
    3d5a:	2000      	movs	r0, #0
    3d5c:	f8df b064 	ldr.w	fp, [pc, #100]	; 3dc4 <adc_async_init+0x9c>
    3d60:	223f      	movs	r2, #63	; 0x3f
    3d62:	4659      	mov	r1, fp
    3d64:	f8df a060 	ldr.w	sl, [pc, #96]	; 3dc8 <adc_async_init+0xa0>
    3d68:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
    3d6a:	1c60      	adds	r0, r4, #1
    3d6c:	2240      	movs	r2, #64	; 0x40
    3d6e:	4659      	mov	r1, fp
    3d70:	4580      	cmp	r8, r0
    3d72:	bfcc      	ite	gt
    3d74:	2000      	movgt	r0, #0
    3d76:	2001      	movle	r0, #1
    3d78:	47d0      	blx	sl
	device = &descr->device;
    3d7a:	2300      	movs	r3, #0
		channel_map[i] = 0xFF;
    3d7c:	21ff      	movs	r1, #255	; 0xff
    3d7e:	b2da      	uxtb	r2, r3
    3d80:	54b1      	strb	r1, [r6, r2]
    3d82:	3301      	adds	r3, #1
	for (uint8_t i = 0; i <= channel_max; i++) {
    3d84:	b2da      	uxtb	r2, r3
    3d86:	42a2      	cmp	r2, r4
    3d88:	d9f9      	bls.n	3d7e <adc_async_init+0x56>
	descr->channel_map    = channel_map;
    3d8a:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
    3d8c:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
    3d90:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    3d94:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    3d96:	4649      	mov	r1, r9
    3d98:	4638      	mov	r0, r7
    3d9a:	4b06      	ldr	r3, [pc, #24]	; (3db4 <adc_async_init+0x8c>)
    3d9c:	4798      	blx	r3
	if (init_status) {
    3d9e:	4603      	mov	r3, r0
    3da0:	b928      	cbnz	r0, 3dae <adc_async_init+0x86>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    3da2:	4a05      	ldr	r2, [pc, #20]	; (3db8 <adc_async_init+0x90>)
    3da4:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    3da6:	4a05      	ldr	r2, [pc, #20]	; (3dbc <adc_async_init+0x94>)
    3da8:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    3daa:	4a05      	ldr	r2, [pc, #20]	; (3dc0 <adc_async_init+0x98>)
    3dac:	607a      	str	r2, [r7, #4]
}
    3dae:	4618      	mov	r0, r3
    3db0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3db4:	00005585 	.word	0x00005585
    3db8:	00003cc9 	.word	0x00003cc9
    3dbc:	00003cb5 	.word	0x00003cb5
    3dc0:	00003cbf 	.word	0x00003cbf
    3dc4:	0000bb88 	.word	0x0000bb88
    3dc8:	000051f5 	.word	0x000051f5

00003dcc <adc_async_register_channel_buffer>:
{
    3dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    3dd0:	460e      	mov	r6, r1
    3dd2:	4617      	mov	r7, r2
    3dd4:	4698      	mov	r8, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
    3dd6:	4605      	mov	r5, r0
    3dd8:	2800      	cmp	r0, #0
    3dda:	d040      	beq.n	3e5e <adc_async_register_channel_buffer+0x92>
    3ddc:	2a00      	cmp	r2, #0
    3dde:	d040      	beq.n	3e62 <adc_async_register_channel_buffer+0x96>
    3de0:	1c18      	adds	r0, r3, #0
    3de2:	bf18      	it	ne
    3de4:	2001      	movne	r0, #1
    3de6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 3e80 <adc_async_register_channel_buffer+0xb4>
    3dea:	2266      	movs	r2, #102	; 0x66
    3dec:	4649      	mov	r1, r9
    3dee:	4c22      	ldr	r4, [pc, #136]	; (3e78 <adc_async_register_channel_buffer+0xac>)
    3df0:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
    3df2:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    3df6:	2267      	movs	r2, #103	; 0x67
    3df8:	4649      	mov	r1, r9
    3dfa:	42b0      	cmp	r0, r6
    3dfc:	bf34      	ite	cc
    3dfe:	2000      	movcc	r0, #0
    3e00:	2001      	movcs	r0, #1
    3e02:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
    3e04:	6a29      	ldr	r1, [r5, #32]
    3e06:	5d8b      	ldrb	r3, [r1, r6]
    3e08:	2bff      	cmp	r3, #255	; 0xff
    3e0a:	d12c      	bne.n	3e66 <adc_async_register_channel_buffer+0x9a>
	for (i = 0; i <= descr->channel_max; i++) {
    3e0c:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    3e10:	2300      	movs	r3, #0
    3e12:	461c      	mov	r4, r3
		if (descr->channel_map[i] != 0xFF) {
    3e14:	b2da      	uxtb	r2, r3
    3e16:	5c8a      	ldrb	r2, [r1, r2]
    3e18:	2aff      	cmp	r2, #255	; 0xff
			index++;
    3e1a:	bf1c      	itt	ne
    3e1c:	3401      	addne	r4, #1
    3e1e:	b2e4      	uxtbne	r4, r4
    3e20:	3301      	adds	r3, #1
	for (i = 0; i <= descr->channel_max; i++) {
    3e22:	b2da      	uxtb	r2, r3
    3e24:	4282      	cmp	r2, r0
    3e26:	d9f5      	bls.n	3e14 <adc_async_register_channel_buffer+0x48>
	if (index > descr->channel_amount) {
    3e28:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    3e2c:	42a3      	cmp	r3, r4
    3e2e:	d31d      	bcc.n	3e6c <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    3e30:	eb04 0944 	add.w	r9, r4, r4, lsl #1
    3e34:	ea4f 09c9 	mov.w	r9, r9, lsl #3
    3e38:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    3e3a:	4448      	add	r0, r9
    3e3c:	4642      	mov	r2, r8
    3e3e:	4639      	mov	r1, r7
    3e40:	3004      	adds	r0, #4
    3e42:	4b0e      	ldr	r3, [pc, #56]	; (3e7c <adc_async_register_channel_buffer+0xb0>)
    3e44:	4798      	blx	r3
    3e46:	4602      	mov	r2, r0
    3e48:	b998      	cbnz	r0, 3e72 <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
    3e4a:	6a2b      	ldr	r3, [r5, #32]
    3e4c:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
    3e4e:	6aab      	ldr	r3, [r5, #40]	; 0x28
    3e50:	4499      	add	r9, r3
    3e52:	2300      	movs	r3, #0
    3e54:	f8a9 3014 	strh.w	r3, [r9, #20]
}
    3e58:	4610      	mov	r0, r2
    3e5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && convert_buffer && convert_buffer_length);
    3e5e:	2000      	movs	r0, #0
    3e60:	e7c1      	b.n	3de6 <adc_async_register_channel_buffer+0x1a>
    3e62:	2000      	movs	r0, #0
    3e64:	e7bf      	b.n	3de6 <adc_async_register_channel_buffer+0x1a>
		return ERR_INVALID_ARG;
    3e66:	f06f 020c 	mvn.w	r2, #12
    3e6a:	e7f5      	b.n	3e58 <adc_async_register_channel_buffer+0x8c>
		return ERR_NO_RESOURCE;
    3e6c:	f06f 021b 	mvn.w	r2, #27
    3e70:	e7f2      	b.n	3e58 <adc_async_register_channel_buffer+0x8c>
		return ERR_INVALID_ARG;
    3e72:	f06f 020c 	mvn.w	r2, #12
    3e76:	e7ef      	b.n	3e58 <adc_async_register_channel_buffer+0x8c>
    3e78:	000051f5 	.word	0x000051f5
    3e7c:	0000529d 	.word	0x0000529d
    3e80:	0000bb88 	.word	0x0000bb88

00003e84 <adc_async_enable_channel>:
{
    3e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3e86:	460d      	mov	r5, r1
	ASSERT(descr);
    3e88:	4f0b      	ldr	r7, [pc, #44]	; (3eb8 <adc_async_enable_channel+0x34>)
    3e8a:	4604      	mov	r4, r0
    3e8c:	2283      	movs	r2, #131	; 0x83
    3e8e:	4639      	mov	r1, r7
    3e90:	3000      	adds	r0, #0
    3e92:	bf18      	it	ne
    3e94:	2001      	movne	r0, #1
    3e96:	4e09      	ldr	r6, [pc, #36]	; (3ebc <adc_async_enable_channel+0x38>)
    3e98:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    3e9a:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    3e9e:	2284      	movs	r2, #132	; 0x84
    3ea0:	4639      	mov	r1, r7
    3ea2:	42a8      	cmp	r0, r5
    3ea4:	bf34      	ite	cc
    3ea6:	2000      	movcc	r0, #0
    3ea8:	2001      	movcs	r0, #1
    3eaa:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
    3eac:	4629      	mov	r1, r5
    3eae:	4620      	mov	r0, r4
    3eb0:	4b03      	ldr	r3, [pc, #12]	; (3ec0 <adc_async_enable_channel+0x3c>)
    3eb2:	4798      	blx	r3
}
    3eb4:	2000      	movs	r0, #0
    3eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3eb8:	0000bb88 	.word	0x0000bb88
    3ebc:	000051f5 	.word	0x000051f5
    3ec0:	000056a1 	.word	0x000056a1

00003ec4 <adc_async_register_callback>:
{
    3ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    3ec8:	460e      	mov	r6, r1
    3eca:	4614      	mov	r4, r2
    3ecc:	4699      	mov	r9, r3
	ASSERT(descr);
    3ece:	f8df 8070 	ldr.w	r8, [pc, #112]	; 3f40 <adc_async_register_callback+0x7c>
    3ed2:	4605      	mov	r5, r0
    3ed4:	229c      	movs	r2, #156	; 0x9c
    3ed6:	4641      	mov	r1, r8
    3ed8:	3000      	adds	r0, #0
    3eda:	bf18      	it	ne
    3edc:	2001      	movne	r0, #1
    3ede:	4f16      	ldr	r7, [pc, #88]	; (3f38 <adc_async_register_callback+0x74>)
    3ee0:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
    3ee2:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    3ee6:	229d      	movs	r2, #157	; 0x9d
    3ee8:	4641      	mov	r1, r8
    3eea:	42b0      	cmp	r0, r6
    3eec:	bf34      	ite	cc
    3eee:	2000      	movcc	r0, #0
    3ef0:	2001      	movcs	r0, #1
    3ef2:	47b8      	blx	r7
	switch (type) {
    3ef4:	2c01      	cmp	r4, #1
    3ef6:	d019      	beq.n	3f2c <adc_async_register_callback+0x68>
    3ef8:	b12c      	cbz	r4, 3f06 <adc_async_register_callback+0x42>
    3efa:	2c02      	cmp	r4, #2
    3efc:	d019      	beq.n	3f32 <adc_async_register_callback+0x6e>
		return ERR_INVALID_ARG;
    3efe:	f06f 000c 	mvn.w	r0, #12
}
    3f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint8_t index = descr->channel_map[channel];
    3f06:	6a2b      	ldr	r3, [r5, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    3f08:	5d9b      	ldrb	r3, [r3, r6]
    3f0a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    3f0c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    3f10:	f842 9033 	str.w	r9, [r2, r3, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    3f14:	f119 0300 	adds.w	r3, r9, #0
    3f18:	bf18      	it	ne
    3f1a:	2301      	movne	r3, #1
    3f1c:	4622      	mov	r2, r4
    3f1e:	4631      	mov	r1, r6
    3f20:	4628      	mov	r0, r5
    3f22:	4c06      	ldr	r4, [pc, #24]	; (3f3c <adc_async_register_callback+0x78>)
    3f24:	47a0      	blx	r4
	return ERR_NONE;
    3f26:	2000      	movs	r0, #0
    3f28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		descr->adc_async_cb.monitor = cb;
    3f2c:	f8c5 9018 	str.w	r9, [r5, #24]
		break;
    3f30:	e7f0      	b.n	3f14 <adc_async_register_callback+0x50>
		descr->adc_async_cb.error = cb;
    3f32:	f8c5 901c 	str.w	r9, [r5, #28]
		break;
    3f36:	e7ed      	b.n	3f14 <adc_async_register_callback+0x50>
    3f38:	000051f5 	.word	0x000051f5
    3f3c:	000056df 	.word	0x000056df
    3f40:	0000bb88 	.word	0x0000bb88

00003f44 <adc_async_read_channel>:
{
    3f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3f48:	b083      	sub	sp, #12
    3f4a:	4688      	mov	r8, r1
    3f4c:	4691      	mov	r9, r2
    3f4e:	461d      	mov	r5, r3
	ASSERT(descr && buffer && length);
    3f50:	4604      	mov	r4, r0
    3f52:	2800      	cmp	r0, #0
    3f54:	d04f      	beq.n	3ff6 <adc_async_read_channel+0xb2>
    3f56:	2a00      	cmp	r2, #0
    3f58:	d04f      	beq.n	3ffa <adc_async_read_channel+0xb6>
    3f5a:	1c18      	adds	r0, r3, #0
    3f5c:	bf18      	it	ne
    3f5e:	2001      	movne	r0, #1
    3f60:	4f29      	ldr	r7, [pc, #164]	; (4008 <adc_async_read_channel+0xc4>)
    3f62:	22bc      	movs	r2, #188	; 0xbc
    3f64:	4639      	mov	r1, r7
    3f66:	4e29      	ldr	r6, [pc, #164]	; (400c <adc_async_read_channel+0xc8>)
    3f68:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    3f6a:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    3f6e:	22bd      	movs	r2, #189	; 0xbd
    3f70:	4639      	mov	r1, r7
    3f72:	4540      	cmp	r0, r8
    3f74:	bf34      	ite	cc
    3f76:	2000      	movcc	r0, #0
    3f78:	2001      	movcs	r0, #1
    3f7a:	47b0      	blx	r6
	data_size = _adc_async_get_data_size(&descr->device);
    3f7c:	4620      	mov	r0, r4
    3f7e:	4b24      	ldr	r3, [pc, #144]	; (4010 <adc_async_read_channel+0xcc>)
    3f80:	4798      	blx	r3
	ASSERT(!(length % data_size));
    3f82:	fb95 f3f0 	sdiv	r3, r5, r0
    3f86:	fb03 5010 	mls	r0, r3, r0, r5
    3f8a:	22bf      	movs	r2, #191	; 0xbf
    3f8c:	4639      	mov	r1, r7
    3f8e:	fab0 f080 	clz	r0, r0
    3f92:	0940      	lsrs	r0, r0, #5
    3f94:	47b0      	blx	r6
	index                                         = descr->channel_map[channel];
    3f96:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    3f98:	f813 b008 	ldrb.w	fp, [r3, r8]
    3f9c:	eb0b 0b4b 	add.w	fp, fp, fp, lsl #1
    3fa0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3fa2:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
	CRITICAL_SECTION_ENTER()
    3fa6:	a801      	add	r0, sp, #4
    3fa8:	4b1a      	ldr	r3, [pc, #104]	; (4014 <adc_async_read_channel+0xd0>)
    3faa:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    3fac:	f10b 0a04 	add.w	sl, fp, #4
    3fb0:	4650      	mov	r0, sl
    3fb2:	4b19      	ldr	r3, [pc, #100]	; (4018 <adc_async_read_channel+0xd4>)
    3fb4:	4798      	blx	r3
    3fb6:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    3fb8:	a801      	add	r0, sp, #4
    3fba:	4b18      	ldr	r3, [pc, #96]	; (401c <adc_async_read_channel+0xd8>)
    3fbc:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    3fbe:	f1b8 0f00 	cmp.w	r8, #0
    3fc2:	d01c      	beq.n	3ffe <adc_async_read_channel+0xba>
    3fc4:	b1ed      	cbz	r5, 4002 <adc_async_read_channel+0xbe>
    3fc6:	3d01      	subs	r5, #1
    3fc8:	b2ad      	uxth	r5, r5
    3fca:	3502      	adds	r5, #2
    3fcc:	2401      	movs	r4, #1
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    3fce:	4f14      	ldr	r7, [pc, #80]	; (4020 <adc_async_read_channel+0xdc>)
    3fd0:	b2a6      	uxth	r6, r4
    3fd2:	1e61      	subs	r1, r4, #1
    3fd4:	4449      	add	r1, r9
    3fd6:	4650      	mov	r0, sl
    3fd8:	47b8      	blx	r7
	while ((was_read < num) && (was_read < length)) {
    3fda:	4544      	cmp	r4, r8
    3fdc:	d002      	beq.n	3fe4 <adc_async_read_channel+0xa0>
    3fde:	3401      	adds	r4, #1
    3fe0:	42ac      	cmp	r4, r5
    3fe2:	d1f5      	bne.n	3fd0 <adc_async_read_channel+0x8c>
	descr_ch->bytes_in_buffer -= was_read;
    3fe4:	f8bb 3014 	ldrh.w	r3, [fp, #20]
    3fe8:	1b9b      	subs	r3, r3, r6
    3fea:	f8ab 3014 	strh.w	r3, [fp, #20]
}
    3fee:	4630      	mov	r0, r6
    3ff0:	b003      	add	sp, #12
    3ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ASSERT(descr && buffer && length);
    3ff6:	2000      	movs	r0, #0
    3ff8:	e7b2      	b.n	3f60 <adc_async_read_channel+0x1c>
    3ffa:	2000      	movs	r0, #0
    3ffc:	e7b0      	b.n	3f60 <adc_async_read_channel+0x1c>
	uint16_t was_read = 0;
    3ffe:	2600      	movs	r6, #0
    4000:	e7f0      	b.n	3fe4 <adc_async_read_channel+0xa0>
    4002:	2600      	movs	r6, #0
    4004:	e7ee      	b.n	3fe4 <adc_async_read_channel+0xa0>
    4006:	bf00      	nop
    4008:	0000bb88 	.word	0x0000bb88
    400c:	000051f5 	.word	0x000051f5
    4010:	000056b7 	.word	0x000056b7
    4014:	0000404d 	.word	0x0000404d
    4018:	00005371 	.word	0x00005371
    401c:	0000405b 	.word	0x0000405b
    4020:	000052ed 	.word	0x000052ed

00004024 <adc_async_start_conversion>:
{
    4024:	b510      	push	{r4, lr}
	ASSERT(descr);
    4026:	4604      	mov	r4, r0
    4028:	22d6      	movs	r2, #214	; 0xd6
    402a:	4905      	ldr	r1, [pc, #20]	; (4040 <adc_async_start_conversion+0x1c>)
    402c:	3000      	adds	r0, #0
    402e:	bf18      	it	ne
    4030:	2001      	movne	r0, #1
    4032:	4b04      	ldr	r3, [pc, #16]	; (4044 <adc_async_start_conversion+0x20>)
    4034:	4798      	blx	r3
	_adc_async_convert(&descr->device);
    4036:	4620      	mov	r0, r4
    4038:	4b03      	ldr	r3, [pc, #12]	; (4048 <adc_async_start_conversion+0x24>)
    403a:	4798      	blx	r3
}
    403c:	2000      	movs	r0, #0
    403e:	bd10      	pop	{r4, pc}
    4040:	0000bb88 	.word	0x0000bb88
    4044:	000051f5 	.word	0x000051f5
    4048:	000056c9 	.word	0x000056c9

0000404c <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    404c:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    4050:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    4052:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    4054:	f3bf 8f5f 	dmb	sy
    4058:	4770      	bx	lr

0000405a <atomic_leave_critical>:
    405a:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    405e:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    4060:	f383 8810 	msr	PRIMASK, r3
    4064:	4770      	bx	lr
	...

00004068 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    4068:	b538      	push	{r3, r4, r5, lr}
    406a:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    406c:	4605      	mov	r5, r0
    406e:	b158      	cbz	r0, 4088 <crc_sync_init+0x20>
    4070:	1c08      	adds	r0, r1, #0
    4072:	bf18      	it	ne
    4074:	2001      	movne	r0, #1
    4076:	222b      	movs	r2, #43	; 0x2b
    4078:	4904      	ldr	r1, [pc, #16]	; (408c <crc_sync_init+0x24>)
    407a:	4b05      	ldr	r3, [pc, #20]	; (4090 <crc_sync_init+0x28>)
    407c:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    407e:	4621      	mov	r1, r4
    4080:	4628      	mov	r0, r5
    4082:	4b04      	ldr	r3, [pc, #16]	; (4094 <crc_sync_init+0x2c>)
    4084:	4798      	blx	r3
}
    4086:	bd38      	pop	{r3, r4, r5, pc}
    4088:	2000      	movs	r0, #0
    408a:	e7f4      	b.n	4076 <crc_sync_init+0xe>
    408c:	0000bba4 	.word	0x0000bba4
    4090:	000051f5 	.word	0x000051f5
    4094:	00005ac9 	.word	0x00005ac9

00004098 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    4098:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    409a:	4b02      	ldr	r3, [pc, #8]	; (40a4 <delay_init+0xc>)
    409c:	6018      	str	r0, [r3, #0]
    409e:	4b02      	ldr	r3, [pc, #8]	; (40a8 <delay_init+0x10>)
    40a0:	4798      	blx	r3
    40a2:	bd08      	pop	{r3, pc}
    40a4:	20000658 	.word	0x20000658
    40a8:	00007305 	.word	0x00007305

000040ac <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
    40ac:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    40ae:	4b04      	ldr	r3, [pc, #16]	; (40c0 <delay_us+0x14>)
    40b0:	681c      	ldr	r4, [r3, #0]
    40b2:	4b04      	ldr	r3, [pc, #16]	; (40c4 <delay_us+0x18>)
    40b4:	4798      	blx	r3
    40b6:	4601      	mov	r1, r0
    40b8:	4620      	mov	r0, r4
    40ba:	4b03      	ldr	r3, [pc, #12]	; (40c8 <delay_us+0x1c>)
    40bc:	4798      	blx	r3
    40be:	bd10      	pop	{r4, pc}
    40c0:	20000658 	.word	0x20000658
    40c4:	0000578d 	.word	0x0000578d
    40c8:	00007319 	.word	0x00007319

000040cc <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    40cc:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    40ce:	4b04      	ldr	r3, [pc, #16]	; (40e0 <delay_ms+0x14>)
    40d0:	681c      	ldr	r4, [r3, #0]
    40d2:	4b04      	ldr	r3, [pc, #16]	; (40e4 <delay_ms+0x18>)
    40d4:	4798      	blx	r3
    40d6:	4601      	mov	r1, r0
    40d8:	4620      	mov	r0, r4
    40da:	4b03      	ldr	r3, [pc, #12]	; (40e8 <delay_ms+0x1c>)
    40dc:	4798      	blx	r3
    40de:	bd10      	pop	{r4, pc}
    40e0:	20000658 	.word	0x20000658
    40e4:	00005795 	.word	0x00005795
    40e8:	00007319 	.word	0x00007319

000040ec <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    40ec:	b508      	push	{r3, lr}
	return _event_system_init();
    40ee:	4b01      	ldr	r3, [pc, #4]	; (40f4 <event_system_init+0x8>)
    40f0:	4798      	blx	r3
}
    40f2:	bd08      	pop	{r3, pc}
    40f4:	00005ad1 	.word	0x00005ad1

000040f8 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    40f8:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    40fa:	6943      	ldr	r3, [r0, #20]
    40fc:	b103      	cbz	r3, 4100 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    40fe:	4798      	blx	r3
    4100:	bd08      	pop	{r3, pc}

00004102 <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    4102:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    4104:	6983      	ldr	r3, [r0, #24]
    4106:	b103      	cbz	r3, 410a <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    4108:	4798      	blx	r3
    410a:	bd08      	pop	{r3, pc}

0000410c <flash_init>:
{
    410c:	b538      	push	{r3, r4, r5, lr}
    410e:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    4110:	4604      	mov	r4, r0
    4112:	b190      	cbz	r0, 413a <flash_init+0x2e>
    4114:	1c08      	adds	r0, r1, #0
    4116:	bf18      	it	ne
    4118:	2001      	movne	r0, #1
    411a:	2238      	movs	r2, #56	; 0x38
    411c:	4908      	ldr	r1, [pc, #32]	; (4140 <flash_init+0x34>)
    411e:	4b09      	ldr	r3, [pc, #36]	; (4144 <flash_init+0x38>)
    4120:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    4122:	4629      	mov	r1, r5
    4124:	4620      	mov	r0, r4
    4126:	4b08      	ldr	r3, [pc, #32]	; (4148 <flash_init+0x3c>)
    4128:	4798      	blx	r3
	if (rc) {
    412a:	4603      	mov	r3, r0
    412c:	b918      	cbnz	r0, 4136 <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    412e:	4a07      	ldr	r2, [pc, #28]	; (414c <flash_init+0x40>)
    4130:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    4132:	4a07      	ldr	r2, [pc, #28]	; (4150 <flash_init+0x44>)
    4134:	6062      	str	r2, [r4, #4]
}
    4136:	4618      	mov	r0, r3
    4138:	bd38      	pop	{r3, r4, r5, pc}
    413a:	2000      	movs	r0, #0
    413c:	e7ed      	b.n	411a <flash_init+0xe>
    413e:	bf00      	nop
    4140:	0000bbc0 	.word	0x0000bbc0
    4144:	000051f5 	.word	0x000051f5
    4148:	00005bdd 	.word	0x00005bdd
    414c:	000040f9 	.word	0x000040f9
    4150:	00004103 	.word	0x00004103

00004154 <i2c_tx_complete>:

/**
 * \brief Callback function for tx complete
 */
static void i2c_tx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    4154:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4156:	8843      	ldrh	r3, [r0, #2]
    4158:	f413 7f80 	tst.w	r3, #256	; 0x100
    415c:	d102      	bne.n	4164 <i2c_tx_complete+0x10>
		if (i2c->i2c_cb.tx_complete) {
    415e:	6b43      	ldr	r3, [r0, #52]	; 0x34
    4160:	b103      	cbz	r3, 4164 <i2c_tx_complete+0x10>
			i2c->i2c_cb.tx_complete(i2c);
    4162:	4798      	blx	r3
    4164:	bd08      	pop	{r3, pc}

00004166 <i2c_rx_complete>:

/**
 * \brief Callback function for rx complete
 */
static void i2c_rx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    4166:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4168:	8843      	ldrh	r3, [r0, #2]
    416a:	f413 7f80 	tst.w	r3, #256	; 0x100
    416e:	d102      	bne.n	4176 <i2c_rx_complete+0x10>
		if (i2c->i2c_cb.rx_complete) {
    4170:	6b83      	ldr	r3, [r0, #56]	; 0x38
    4172:	b103      	cbz	r3, 4176 <i2c_rx_complete+0x10>
			i2c->i2c_cb.rx_complete(i2c);
    4174:	4798      	blx	r3
    4176:	bd08      	pop	{r3, pc}

00004178 <i2c_error>:
		}
	}
}

static void i2c_error(struct _i2c_m_async_device *const i2c_dev, int32_t error)
{
    4178:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    417a:	8843      	ldrh	r3, [r0, #2]
    417c:	f413 7f80 	tst.w	r3, #256	; 0x100
    4180:	d102      	bne.n	4188 <i2c_error+0x10>
		if (i2c->i2c_cb.error) {
    4182:	6b03      	ldr	r3, [r0, #48]	; 0x30
    4184:	b103      	cbz	r3, 4188 <i2c_error+0x10>
			i2c->i2c_cb.error(i2c, error);
    4186:	4798      	blx	r3
    4188:	bd08      	pop	{r3, pc}
	...

0000418c <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    418c:	b510      	push	{r4, lr}
    418e:	b084      	sub	sp, #16
    4190:	4614      	mov	r4, r2
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    4192:	8a83      	ldrh	r3, [r0, #20]
    4194:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    4198:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    419a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    419e:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    41a2:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    41a4:	a901      	add	r1, sp, #4
    41a6:	3828      	subs	r0, #40	; 0x28
    41a8:	4b03      	ldr	r3, [pc, #12]	; (41b8 <i2c_m_async_write+0x2c>)
    41aa:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    41ac:	2800      	cmp	r0, #0
    41ae:	bf08      	it	eq
    41b0:	4620      	moveq	r0, r4
    41b2:	b004      	add	sp, #16
    41b4:	bd10      	pop	{r4, pc}
    41b6:	bf00      	nop
    41b8:	00006841 	.word	0x00006841

000041bc <i2c_m_async_read>:
{
    41bc:	b510      	push	{r4, lr}
    41be:	b084      	sub	sp, #16
    41c0:	4614      	mov	r4, r2
	msg.addr   = i2c->slave_addr;
    41c2:	8a83      	ldrh	r3, [r0, #20]
    41c4:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    41c8:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    41ca:	f248 0301 	movw	r3, #32769	; 0x8001
    41ce:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    41d2:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    41d4:	a901      	add	r1, sp, #4
    41d6:	3828      	subs	r0, #40	; 0x28
    41d8:	4b03      	ldr	r3, [pc, #12]	; (41e8 <i2c_m_async_read+0x2c>)
    41da:	4798      	blx	r3
}
    41dc:	2800      	cmp	r0, #0
    41de:	bf08      	it	eq
    41e0:	4620      	moveq	r0, r4
    41e2:	b004      	add	sp, #16
    41e4:	bd10      	pop	{r4, pc}
    41e6:	bf00      	nop
    41e8:	00006841 	.word	0x00006841

000041ec <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    41ec:	b570      	push	{r4, r5, r6, lr}
    41ee:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    41f0:	4604      	mov	r4, r0
    41f2:	2289      	movs	r2, #137	; 0x89
    41f4:	490f      	ldr	r1, [pc, #60]	; (4234 <i2c_m_async_init+0x48>)
    41f6:	3000      	adds	r0, #0
    41f8:	bf18      	it	ne
    41fa:	2001      	movne	r0, #1
    41fc:	4b0e      	ldr	r3, [pc, #56]	; (4238 <i2c_m_async_init+0x4c>)
    41fe:	4798      	blx	r3

	init_status = _i2c_m_async_init(&i2c->device, hw);
    4200:	4629      	mov	r1, r5
    4202:	4620      	mov	r0, r4
    4204:	4b0d      	ldr	r3, [pc, #52]	; (423c <i2c_m_async_init+0x50>)
    4206:	4798      	blx	r3
	if (init_status) {
    4208:	4605      	mov	r5, r0
    420a:	b108      	cbz	r0, 4210 <i2c_m_async_init+0x24>
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);

	return ERR_NONE;
}
    420c:	4628      	mov	r0, r5
    420e:	bd70      	pop	{r4, r5, r6, pc}
	i2c->io.read  = i2c_m_async_read;
    4210:	4b0b      	ldr	r3, [pc, #44]	; (4240 <i2c_m_async_init+0x54>)
    4212:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    4214:	4b0b      	ldr	r3, [pc, #44]	; (4244 <i2c_m_async_init+0x58>)
    4216:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    4218:	4a0b      	ldr	r2, [pc, #44]	; (4248 <i2c_m_async_init+0x5c>)
    421a:	2101      	movs	r1, #1
    421c:	4620      	mov	r0, r4
    421e:	4e0b      	ldr	r6, [pc, #44]	; (424c <i2c_m_async_init+0x60>)
    4220:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    4222:	4a0b      	ldr	r2, [pc, #44]	; (4250 <i2c_m_async_init+0x64>)
    4224:	2102      	movs	r1, #2
    4226:	4620      	mov	r0, r4
    4228:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    422a:	4a0a      	ldr	r2, [pc, #40]	; (4254 <i2c_m_async_init+0x68>)
    422c:	2100      	movs	r1, #0
    422e:	4620      	mov	r0, r4
    4230:	47b0      	blx	r6
	return ERR_NONE;
    4232:	e7eb      	b.n	420c <i2c_m_async_init+0x20>
    4234:	0000bbd8 	.word	0x0000bbd8
    4238:	000051f5 	.word	0x000051f5
    423c:	000067c1 	.word	0x000067c1
    4240:	000041bd 	.word	0x000041bd
    4244:	0000418d 	.word	0x0000418d
    4248:	00004155 	.word	0x00004155
    424c:	00006971 	.word	0x00006971
    4250:	00004167 	.word	0x00004167
    4254:	00004179 	.word	0x00004179

00004258 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    4258:	b570      	push	{r4, r5, r6, lr}
    425a:	460d      	mov	r5, r1
    425c:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    425e:	4604      	mov	r4, r0
    4260:	b160      	cbz	r0, 427c <io_write+0x24>
    4262:	1c08      	adds	r0, r1, #0
    4264:	bf18      	it	ne
    4266:	2001      	movne	r0, #1
    4268:	2234      	movs	r2, #52	; 0x34
    426a:	4905      	ldr	r1, [pc, #20]	; (4280 <io_write+0x28>)
    426c:	4b05      	ldr	r3, [pc, #20]	; (4284 <io_write+0x2c>)
    426e:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    4270:	6823      	ldr	r3, [r4, #0]
    4272:	4632      	mov	r2, r6
    4274:	4629      	mov	r1, r5
    4276:	4620      	mov	r0, r4
    4278:	4798      	blx	r3
}
    427a:	bd70      	pop	{r4, r5, r6, pc}
    427c:	2000      	movs	r0, #0
    427e:	e7f3      	b.n	4268 <io_write+0x10>
    4280:	0000bbf8 	.word	0x0000bbf8
    4284:	000051f5 	.word	0x000051f5

00004288 <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    4288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    428a:	460f      	mov	r7, r1
    428c:	4616      	mov	r6, r2
	ASSERT(io);
    428e:	4604      	mov	r4, r0
    4290:	f240 1227 	movw	r2, #295	; 0x127
    4294:	4909      	ldr	r1, [pc, #36]	; (42bc <_spi_m_async_io_write+0x34>)
    4296:	3000      	adds	r0, #0
    4298:	bf18      	it	ne
    429a:	2001      	movne	r0, #1
    429c:	4b08      	ldr	r3, [pc, #32]	; (42c0 <_spi_m_async_io_write+0x38>)
    429e:	4798      	blx	r3
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    42a0:	2500      	movs	r5, #0
    42a2:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = (uint8_t *)buf;
    42a4:	6167      	str	r7, [r4, #20]
	spi->xfer.size  = length;
    42a6:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    42a8:	6225      	str	r5, [r4, #32]

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    42aa:	2310      	movs	r3, #16
    42ac:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_tx(&spi->dev, true);
    42ae:	2101      	movs	r1, #1
    42b0:	f1a4 0020 	sub.w	r0, r4, #32
    42b4:	4b03      	ldr	r3, [pc, #12]	; (42c4 <_spi_m_async_io_write+0x3c>)
    42b6:	4798      	blx	r3

	return ERR_NONE;
}
    42b8:	4628      	mov	r0, r5
    42ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    42bc:	0000bc0c 	.word	0x0000bc0c
    42c0:	000051f5 	.word	0x000051f5
    42c4:	00006e19 	.word	0x00006e19

000042c8 <_spi_m_async_io_read>:
{
    42c8:	b570      	push	{r4, r5, r6, lr}
    42ca:	460d      	mov	r5, r1
    42cc:	4616      	mov	r6, r2
	ASSERT(io);
    42ce:	4604      	mov	r4, r0
    42d0:	f240 1205 	movw	r2, #261	; 0x105
    42d4:	490c      	ldr	r1, [pc, #48]	; (4308 <_spi_m_async_io_read+0x40>)
    42d6:	3000      	adds	r0, #0
    42d8:	bf18      	it	ne
    42da:	2001      	movne	r0, #1
    42dc:	4b0b      	ldr	r3, [pc, #44]	; (430c <_spi_m_async_io_read+0x44>)
    42de:	4798      	blx	r3
	spi->xfer.rxbuf = buf;
    42e0:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = NULL;
    42e2:	2500      	movs	r5, #0
    42e4:	6165      	str	r5, [r4, #20]
	spi->xfer.size  = length;
    42e6:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    42e8:	6225      	str	r5, [r4, #32]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    42ea:	2310      	movs	r3, #16
    42ec:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_rx(&spi->dev, true);
    42ee:	3c20      	subs	r4, #32
    42f0:	2101      	movs	r1, #1
    42f2:	4620      	mov	r0, r4
    42f4:	4b06      	ldr	r3, [pc, #24]	; (4310 <_spi_m_async_io_read+0x48>)
    42f6:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    42f8:	f240 11ff 	movw	r1, #511	; 0x1ff
    42fc:	4620      	mov	r0, r4
    42fe:	4b05      	ldr	r3, [pc, #20]	; (4314 <_spi_m_async_io_read+0x4c>)
    4300:	4798      	blx	r3
}
    4302:	4628      	mov	r0, r5
    4304:	bd70      	pop	{r4, r5, r6, pc}
    4306:	bf00      	nop
    4308:	0000bc0c 	.word	0x0000bc0c
    430c:	000051f5 	.word	0x000051f5
    4310:	00006e4d 	.word	0x00006e4d
    4314:	00006ec9 	.word	0x00006ec9

00004318 <_spi_dev_error>:
{
    4318:	b570      	push	{r4, r5, r6, lr}
    431a:	4604      	mov	r4, r0
    431c:	460e      	mov	r6, r1
	struct spi_m_async_descriptor *spi = CONTAINER_OF(dev, struct spi_m_async_descriptor, dev);
    431e:	1f05      	subs	r5, r0, #4
	_spi_m_async_enable_tx(dev, false);
    4320:	2100      	movs	r1, #0
    4322:	4b09      	ldr	r3, [pc, #36]	; (4348 <_spi_dev_error+0x30>)
    4324:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    4326:	2100      	movs	r1, #0
    4328:	4620      	mov	r0, r4
    432a:	4b08      	ldr	r3, [pc, #32]	; (434c <_spi_dev_error+0x34>)
    432c:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    432e:	2100      	movs	r1, #0
    4330:	4620      	mov	r0, r4
    4332:	4b07      	ldr	r3, [pc, #28]	; (4350 <_spi_dev_error+0x38>)
    4334:	4798      	blx	r3
	spi->stat = 0;
    4336:	2300      	movs	r3, #0
    4338:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    433c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    433e:	b113      	cbz	r3, 4346 <_spi_dev_error+0x2e>
		spi->callbacks.cb_error(spi, status);
    4340:	4631      	mov	r1, r6
    4342:	4628      	mov	r0, r5
    4344:	4798      	blx	r3
    4346:	bd70      	pop	{r4, r5, r6, pc}
    4348:	00006e19 	.word	0x00006e19
    434c:	00006e4d 	.word	0x00006e4d
    4350:	00006e8d 	.word	0x00006e8d

00004354 <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    4354:	6c02      	ldr	r2, [r0, #64]	; 0x40
    4356:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    4358:	429a      	cmp	r2, r3
    435a:	d200      	bcs.n	435e <_spi_dev_complete+0xa>
    435c:	4770      	bx	lr
{
    435e:	b510      	push	{r4, lr}
    4360:	4604      	mov	r4, r0
		_spi_m_async_enable_tx_complete(dev, false);
    4362:	2100      	movs	r1, #0
    4364:	4b04      	ldr	r3, [pc, #16]	; (4378 <_spi_dev_complete+0x24>)
    4366:	4798      	blx	r3
		spi->stat = 0;
    4368:	2300      	movs	r3, #0
    436a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    436e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4370:	b10b      	cbz	r3, 4376 <_spi_dev_complete+0x22>
			spi->callbacks.cb_xfer(spi);
    4372:	1f20      	subs	r0, r4, #4
    4374:	4798      	blx	r3
    4376:	bd10      	pop	{r4, pc}
    4378:	00006e8d 	.word	0x00006e8d

0000437c <_spi_dev_tx>:
{
    437c:	b510      	push	{r4, lr}
    437e:	4604      	mov	r4, r0
	if (!(dev->char_size > 1)) {
    4380:	7903      	ldrb	r3, [r0, #4]
    4382:	2b01      	cmp	r3, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    4384:	6b42      	ldr	r2, [r0, #52]	; 0x34
    4386:	6c03      	ldr	r3, [r0, #64]	; 0x40
    4388:	f103 0101 	add.w	r1, r3, #1
    438c:	6401      	str	r1, [r0, #64]	; 0x40
    438e:	bf94      	ite	ls
    4390:	5cd1      	ldrbls	r1, [r2, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    4392:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    4396:	4b08      	ldr	r3, [pc, #32]	; (43b8 <_spi_dev_tx+0x3c>)
    4398:	4798      	blx	r3
	if (spi->xfercnt == spi->xfer.size) {
    439a:	6c22      	ldr	r2, [r4, #64]	; 0x40
    439c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    439e:	429a      	cmp	r2, r3
    43a0:	d000      	beq.n	43a4 <_spi_dev_tx+0x28>
    43a2:	bd10      	pop	{r4, pc}
		_spi_m_async_enable_tx(dev, false);
    43a4:	2100      	movs	r1, #0
    43a6:	4620      	mov	r0, r4
    43a8:	4b04      	ldr	r3, [pc, #16]	; (43bc <_spi_dev_tx+0x40>)
    43aa:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    43ac:	2101      	movs	r1, #1
    43ae:	4620      	mov	r0, r4
    43b0:	4b03      	ldr	r3, [pc, #12]	; (43c0 <_spi_dev_tx+0x44>)
    43b2:	4798      	blx	r3
}
    43b4:	e7f5      	b.n	43a2 <_spi_dev_tx+0x26>
    43b6:	bf00      	nop
    43b8:	00006ec9 	.word	0x00006ec9
    43bc:	00006e19 	.word	0x00006e19
    43c0:	00006e8d 	.word	0x00006e8d

000043c4 <_spi_dev_rx>:
{
    43c4:	b570      	push	{r4, r5, r6, lr}
    43c6:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    43c8:	6b85      	ldr	r5, [r0, #56]	; 0x38
    43ca:	b305      	cbz	r5, 440e <_spi_dev_rx+0x4a>
		if (!(dev->char_size > 1)) {
    43cc:	7903      	ldrb	r3, [r0, #4]
    43ce:	2b01      	cmp	r3, #1
    43d0:	d916      	bls.n	4400 <_spi_dev_rx+0x3c>
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    43d2:	6c06      	ldr	r6, [r0, #64]	; 0x40
    43d4:	1c73      	adds	r3, r6, #1
    43d6:	6403      	str	r3, [r0, #64]	; 0x40
    43d8:	4b18      	ldr	r3, [pc, #96]	; (443c <_spi_dev_rx+0x78>)
    43da:	4798      	blx	r3
    43dc:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
	if (spi->xfercnt < spi->xfer.size) {
    43e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    43e2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    43e4:	4293      	cmp	r3, r2
    43e6:	d21d      	bcs.n	4424 <_spi_dev_rx+0x60>
		if (spi->xfer.txbuf) {
    43e8:	6b62      	ldr	r2, [r4, #52]	; 0x34
    43ea:	b1b2      	cbz	r2, 441a <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    43ec:	7921      	ldrb	r1, [r4, #4]
    43ee:	2901      	cmp	r1, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    43f0:	bf94      	ite	ls
    43f2:	5cd1      	ldrbls	r1, [r2, r3]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    43f4:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    43f8:	4620      	mov	r0, r4
    43fa:	4b11      	ldr	r3, [pc, #68]	; (4440 <_spi_dev_rx+0x7c>)
    43fc:	4798      	blx	r3
    43fe:	bd70      	pop	{r4, r5, r6, pc}
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    4400:	6c06      	ldr	r6, [r0, #64]	; 0x40
    4402:	1c73      	adds	r3, r6, #1
    4404:	6403      	str	r3, [r0, #64]	; 0x40
    4406:	4b0d      	ldr	r3, [pc, #52]	; (443c <_spi_dev_rx+0x78>)
    4408:	4798      	blx	r3
    440a:	55a8      	strb	r0, [r5, r6]
    440c:	e7e8      	b.n	43e0 <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    440e:	4b0b      	ldr	r3, [pc, #44]	; (443c <_spi_dev_rx+0x78>)
    4410:	4798      	blx	r3
		spi->xfercnt++;
    4412:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4414:	3301      	adds	r3, #1
    4416:	6423      	str	r3, [r4, #64]	; 0x40
    4418:	e7e2      	b.n	43e0 <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    441a:	88e1      	ldrh	r1, [r4, #6]
    441c:	4620      	mov	r0, r4
    441e:	4b08      	ldr	r3, [pc, #32]	; (4440 <_spi_dev_rx+0x7c>)
    4420:	4798      	blx	r3
    4422:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_enable_rx(dev, false);
    4424:	2100      	movs	r1, #0
    4426:	4620      	mov	r0, r4
    4428:	4b06      	ldr	r3, [pc, #24]	; (4444 <_spi_dev_rx+0x80>)
    442a:	4798      	blx	r3
		spi->stat = 0;
    442c:	2300      	movs	r3, #0
    442e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    4432:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4434:	b10b      	cbz	r3, 443a <_spi_dev_rx+0x76>
			spi->callbacks.cb_xfer(spi);
    4436:	1f20      	subs	r0, r4, #4
    4438:	4798      	blx	r3
    443a:	bd70      	pop	{r4, r5, r6, pc}
    443c:	00006ef9 	.word	0x00006ef9
    4440:	00006ec9 	.word	0x00006ec9
    4444:	00006e4d 	.word	0x00006e4d

00004448 <spi_m_async_init>:
{
    4448:	b570      	push	{r4, r5, r6, lr}
    444a:	460d      	mov	r5, r1
	ASSERT(spi && hw);
    444c:	4606      	mov	r6, r0
    444e:	b330      	cbz	r0, 449e <spi_m_async_init+0x56>
    4450:	1c08      	adds	r0, r1, #0
    4452:	bf18      	it	ne
    4454:	2001      	movne	r0, #1
    4456:	22a5      	movs	r2, #165	; 0xa5
    4458:	4912      	ldr	r1, [pc, #72]	; (44a4 <spi_m_async_init+0x5c>)
    445a:	4b13      	ldr	r3, [pc, #76]	; (44a8 <spi_m_async_init+0x60>)
    445c:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    445e:	4634      	mov	r4, r6
    4460:	f844 5f04 	str.w	r5, [r4, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    4464:	4629      	mov	r1, r5
    4466:	4620      	mov	r0, r4
    4468:	4b10      	ldr	r3, [pc, #64]	; (44ac <spi_m_async_init+0x64>)
    446a:	4798      	blx	r3
	if (rc >= 0) {
    446c:	2800      	cmp	r0, #0
    446e:	db15      	blt.n	449c <spi_m_async_init+0x54>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    4470:	4a0f      	ldr	r2, [pc, #60]	; (44b0 <spi_m_async_init+0x68>)
    4472:	2100      	movs	r1, #0
    4474:	4620      	mov	r0, r4
    4476:	4d0f      	ldr	r5, [pc, #60]	; (44b4 <spi_m_async_init+0x6c>)
    4478:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    447a:	4a0f      	ldr	r2, [pc, #60]	; (44b8 <spi_m_async_init+0x70>)
    447c:	2101      	movs	r1, #1
    447e:	4620      	mov	r0, r4
    4480:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    4482:	4a0e      	ldr	r2, [pc, #56]	; (44bc <spi_m_async_init+0x74>)
    4484:	2102      	movs	r1, #2
    4486:	4620      	mov	r0, r4
    4488:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    448a:	4a0d      	ldr	r2, [pc, #52]	; (44c0 <spi_m_async_init+0x78>)
    448c:	2103      	movs	r1, #3
    448e:	4620      	mov	r0, r4
    4490:	47a8      	blx	r5
	spi->io.read  = _spi_m_async_io_read;
    4492:	4b0c      	ldr	r3, [pc, #48]	; (44c4 <spi_m_async_init+0x7c>)
    4494:	62b3      	str	r3, [r6, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    4496:	4b0c      	ldr	r3, [pc, #48]	; (44c8 <spi_m_async_init+0x80>)
    4498:	6273      	str	r3, [r6, #36]	; 0x24
	return ERR_NONE;
    449a:	2000      	movs	r0, #0
}
    449c:	bd70      	pop	{r4, r5, r6, pc}
    449e:	2000      	movs	r0, #0
    44a0:	e7d9      	b.n	4456 <spi_m_async_init+0xe>
    44a2:	bf00      	nop
    44a4:	0000bc0c 	.word	0x0000bc0c
    44a8:	000051f5 	.word	0x000051f5
    44ac:	00006d4d 	.word	0x00006d4d
    44b0:	0000437d 	.word	0x0000437d
    44b4:	00006f25 	.word	0x00006f25
    44b8:	000043c5 	.word	0x000043c5
    44bc:	00004355 	.word	0x00004355
    44c0:	00004319 	.word	0x00004319
    44c4:	000042c9 	.word	0x000042c9
    44c8:	00004289 	.word	0x00004289

000044cc <spi_m_async_enable>:
{
    44cc:	b510      	push	{r4, lr}
	ASSERT(spi);
    44ce:	4604      	mov	r4, r0
    44d0:	22c1      	movs	r2, #193	; 0xc1
    44d2:	4905      	ldr	r1, [pc, #20]	; (44e8 <spi_m_async_enable+0x1c>)
    44d4:	3000      	adds	r0, #0
    44d6:	bf18      	it	ne
    44d8:	2001      	movne	r0, #1
    44da:	4b04      	ldr	r3, [pc, #16]	; (44ec <spi_m_async_enable+0x20>)
    44dc:	4798      	blx	r3
	_spi_m_async_enable(&spi->dev);
    44de:	1d20      	adds	r0, r4, #4
    44e0:	4b03      	ldr	r3, [pc, #12]	; (44f0 <spi_m_async_enable+0x24>)
    44e2:	4798      	blx	r3
    44e4:	bd10      	pop	{r4, pc}
    44e6:	bf00      	nop
    44e8:	0000bc0c 	.word	0x0000bc0c
    44ec:	000051f5 	.word	0x000051f5
    44f0:	00006db5 	.word	0x00006db5

000044f4 <spi_m_async_set_mode>:
{
    44f4:	b538      	push	{r3, r4, r5, lr}
    44f6:	460d      	mov	r5, r1
	ASSERT(spi);
    44f8:	4604      	mov	r4, r0
    44fa:	22d9      	movs	r2, #217	; 0xd9
    44fc:	4909      	ldr	r1, [pc, #36]	; (4524 <spi_m_async_set_mode+0x30>)
    44fe:	3000      	adds	r0, #0
    4500:	bf18      	it	ne
    4502:	2001      	movne	r0, #1
    4504:	4b08      	ldr	r3, [pc, #32]	; (4528 <spi_m_async_set_mode+0x34>)
    4506:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    4508:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    450c:	f013 0f10 	tst.w	r3, #16
    4510:	d104      	bne.n	451c <spi_m_async_set_mode+0x28>
	return _spi_m_async_set_mode(&spi->dev, mode);
    4512:	4629      	mov	r1, r5
    4514:	1d20      	adds	r0, r4, #4
    4516:	4b05      	ldr	r3, [pc, #20]	; (452c <spi_m_async_set_mode+0x38>)
    4518:	4798      	blx	r3
    451a:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    451c:	f06f 0003 	mvn.w	r0, #3
}
    4520:	bd38      	pop	{r3, r4, r5, pc}
    4522:	bf00      	nop
    4524:	0000bc0c 	.word	0x0000bc0c
    4528:	000051f5 	.word	0x000051f5
    452c:	00006de5 	.word	0x00006de5

00004530 <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    4530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4532:	460d      	mov	r5, r1
    4534:	4617      	mov	r7, r2
    4536:	461e      	mov	r6, r3
	ASSERT(spi);
    4538:	4604      	mov	r4, r0
    453a:	f44f 729c 	mov.w	r2, #312	; 0x138
    453e:	4912      	ldr	r1, [pc, #72]	; (4588 <spi_m_async_transfer+0x58>)
    4540:	3000      	adds	r0, #0
    4542:	bf18      	it	ne
    4544:	2001      	movne	r0, #1
    4546:	4b11      	ldr	r3, [pc, #68]	; (458c <spi_m_async_transfer+0x5c>)
    4548:	4798      	blx	r3

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
    454a:	63e7      	str	r7, [r4, #60]	; 0x3c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    454c:	63a5      	str	r5, [r4, #56]	; 0x38
	spi->xfer.size  = length;
    454e:	6426      	str	r6, [r4, #64]	; 0x40
	spi->xfercnt    = 0;
    4550:	2300      	movs	r3, #0
    4552:	6463      	str	r3, [r4, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    4554:	2310      	movs	r3, #16
    4556:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	_spi_m_async_enable_rx(&spi->dev, true);
    455a:	1d26      	adds	r6, r4, #4
    455c:	2101      	movs	r1, #1
    455e:	4630      	mov	r0, r6
    4560:	4b0b      	ldr	r3, [pc, #44]	; (4590 <spi_m_async_transfer+0x60>)
    4562:	4798      	blx	r3
	if (txbuf) {
    4564:	b15d      	cbz	r5, 457e <spi_m_async_transfer+0x4e>
		if (!(spi->dev.char_size > 1)) {
    4566:	7a23      	ldrb	r3, [r4, #8]
    4568:	2b01      	cmp	r3, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    456a:	6c63      	ldr	r3, [r4, #68]	; 0x44
    456c:	bf94      	ite	ls
    456e:	5ce9      	ldrbls	r1, [r5, r3]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    4570:	f835 1013 	ldrhhi.w	r1, [r5, r3, lsl #1]
    4574:	4630      	mov	r0, r6
    4576:	4b07      	ldr	r3, [pc, #28]	; (4594 <spi_m_async_transfer+0x64>)
    4578:	4798      	blx	r3
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
	}

	return ERR_NONE;
}
    457a:	2000      	movs	r0, #0
    457c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    457e:	8961      	ldrh	r1, [r4, #10]
    4580:	4630      	mov	r0, r6
    4582:	4b04      	ldr	r3, [pc, #16]	; (4594 <spi_m_async_transfer+0x64>)
    4584:	4798      	blx	r3
    4586:	e7f8      	b.n	457a <spi_m_async_transfer+0x4a>
    4588:	0000bc0c 	.word	0x0000bc0c
    458c:	000051f5 	.word	0x000051f5
    4590:	00006e4d 	.word	0x00006e4d
    4594:	00006ec9 	.word	0x00006ec9

00004598 <spi_m_async_register_callback>:
	return ERR_NONE;
}

void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
    4598:	b570      	push	{r4, r5, r6, lr}
    459a:	460c      	mov	r4, r1
    459c:	4616      	mov	r6, r2
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));
    459e:	4605      	mov	r5, r0
    45a0:	b158      	cbz	r0, 45ba <spi_m_async_register_callback+0x22>
    45a2:	2901      	cmp	r1, #1
    45a4:	bf8c      	ite	hi
    45a6:	2000      	movhi	r0, #0
    45a8:	2001      	movls	r0, #1
    45aa:	f240 1263 	movw	r2, #355	; 0x163
    45ae:	4908      	ldr	r1, [pc, #32]	; (45d0 <spi_m_async_register_callback+0x38>)
    45b0:	4b08      	ldr	r3, [pc, #32]	; (45d4 <spi_m_async_register_callback+0x3c>)
    45b2:	4798      	blx	r3

	if (SPI_M_ASYNC_CB_XFER == type) {
    45b4:	b91c      	cbnz	r4, 45be <spi_m_async_register_callback+0x26>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    45b6:	632e      	str	r6, [r5, #48]	; 0x30
    45b8:	bd70      	pop	{r4, r5, r6, pc}
    45ba:	2000      	movs	r0, #0
    45bc:	e7f5      	b.n	45aa <spi_m_async_register_callback+0x12>
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    45be:	636e      	str	r6, [r5, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    45c0:	1c32      	adds	r2, r6, #0
    45c2:	bf18      	it	ne
    45c4:	2201      	movne	r2, #1
    45c6:	2103      	movs	r1, #3
    45c8:	1d28      	adds	r0, r5, #4
    45ca:	4b03      	ldr	r3, [pc, #12]	; (45d8 <spi_m_async_register_callback+0x40>)
    45cc:	4798      	blx	r3
    45ce:	bd70      	pop	{r4, r5, r6, pc}
    45d0:	0000bc0c 	.word	0x0000bc0c
    45d4:	000051f5 	.word	0x000051f5
    45d8:	00006f59 	.word	0x00006f59

000045dc <spi_m_async_get_io_descriptor>:
	}
}

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
    45dc:	b538      	push	{r3, r4, r5, lr}
    45de:	460d      	mov	r5, r1
	ASSERT(spi && io);
    45e0:	4604      	mov	r4, r0
    45e2:	b158      	cbz	r0, 45fc <spi_m_async_get_io_descriptor+0x20>
    45e4:	1c08      	adds	r0, r1, #0
    45e6:	bf18      	it	ne
    45e8:	2001      	movne	r0, #1
    45ea:	f240 126f 	movw	r2, #367	; 0x16f
    45ee:	4904      	ldr	r1, [pc, #16]	; (4600 <spi_m_async_get_io_descriptor+0x24>)
    45f0:	4b04      	ldr	r3, [pc, #16]	; (4604 <spi_m_async_get_io_descriptor+0x28>)
    45f2:	4798      	blx	r3
	*io = &spi->io;
    45f4:	3424      	adds	r4, #36	; 0x24
    45f6:	602c      	str	r4, [r5, #0]
	return 0;
}
    45f8:	2000      	movs	r0, #0
    45fa:	bd38      	pop	{r3, r4, r5, pc}
    45fc:	2000      	movs	r0, #0
    45fe:	e7f4      	b.n	45ea <spi_m_async_get_io_descriptor+0xe>
    4600:	0000bc0c 	.word	0x0000bc0c
    4604:	000051f5 	.word	0x000051f5

00004608 <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    4608:	b570      	push	{r4, r5, r6, lr}
    460a:	460d      	mov	r5, r1
    460c:	4616      	mov	r6, r2
	ASSERT(io);
    460e:	4604      	mov	r4, r0
    4610:	2298      	movs	r2, #152	; 0x98
    4612:	4907      	ldr	r1, [pc, #28]	; (4630 <_spi_m_dma_io_write+0x28>)
    4614:	3000      	adds	r0, #0
    4616:	bf18      	it	ne
    4618:	2001      	movne	r0, #1
    461a:	4b06      	ldr	r3, [pc, #24]	; (4634 <_spi_m_dma_io_write+0x2c>)
    461c:	4798      	blx	r3

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    461e:	4633      	mov	r3, r6
    4620:	2200      	movs	r2, #0
    4622:	4629      	mov	r1, r5
    4624:	f1a4 001c 	sub.w	r0, r4, #28
    4628:	4c03      	ldr	r4, [pc, #12]	; (4638 <_spi_m_dma_io_write+0x30>)
    462a:	47a0      	blx	r4
}
    462c:	bd70      	pop	{r4, r5, r6, pc}
    462e:	bf00      	nop
    4630:	0000bc2c 	.word	0x0000bc2c
    4634:	000051f5 	.word	0x000051f5
    4638:	000071ad 	.word	0x000071ad

0000463c <_spi_m_dma_io_read>:
{
    463c:	b570      	push	{r4, r5, r6, lr}
    463e:	460d      	mov	r5, r1
    4640:	4616      	mov	r6, r2
	ASSERT(io);
    4642:	4604      	mov	r4, r0
    4644:	2281      	movs	r2, #129	; 0x81
    4646:	4907      	ldr	r1, [pc, #28]	; (4664 <_spi_m_dma_io_read+0x28>)
    4648:	3000      	adds	r0, #0
    464a:	bf18      	it	ne
    464c:	2001      	movne	r0, #1
    464e:	4b06      	ldr	r3, [pc, #24]	; (4668 <_spi_m_dma_io_read+0x2c>)
    4650:	4798      	blx	r3
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    4652:	4633      	mov	r3, r6
    4654:	462a      	mov	r2, r5
    4656:	2100      	movs	r1, #0
    4658:	f1a4 001c 	sub.w	r0, r4, #28
    465c:	4c03      	ldr	r4, [pc, #12]	; (466c <_spi_m_dma_io_read+0x30>)
    465e:	47a0      	blx	r4
}
    4660:	bd70      	pop	{r4, r5, r6, pc}
    4662:	bf00      	nop
    4664:	0000bc2c 	.word	0x0000bc2c
    4668:	000051f5 	.word	0x000051f5
    466c:	000071ad 	.word	0x000071ad

00004670 <spi_m_dma_init>:
{
    4670:	b538      	push	{r3, r4, r5, lr}
    4672:	460c      	mov	r4, r1
	ASSERT(spi && hw);
    4674:	4605      	mov	r5, r0
    4676:	b1a0      	cbz	r0, 46a2 <spi_m_dma_init+0x32>
    4678:	1c08      	adds	r0, r1, #0
    467a:	bf18      	it	ne
    467c:	2001      	movne	r0, #1
    467e:	223b      	movs	r2, #59	; 0x3b
    4680:	4909      	ldr	r1, [pc, #36]	; (46a8 <spi_m_dma_init+0x38>)
    4682:	4b0a      	ldr	r3, [pc, #40]	; (46ac <spi_m_dma_init+0x3c>)
    4684:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    4686:	4628      	mov	r0, r5
    4688:	f840 4f04 	str.w	r4, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    468c:	4621      	mov	r1, r4
    468e:	4b08      	ldr	r3, [pc, #32]	; (46b0 <spi_m_dma_init+0x40>)
    4690:	4798      	blx	r3
	if (rc) {
    4692:	4603      	mov	r3, r0
    4694:	b918      	cbnz	r0, 469e <spi_m_dma_init+0x2e>
	spi->io.read  = _spi_m_dma_io_read;
    4696:	4a07      	ldr	r2, [pc, #28]	; (46b4 <spi_m_dma_init+0x44>)
    4698:	626a      	str	r2, [r5, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    469a:	4a07      	ldr	r2, [pc, #28]	; (46b8 <spi_m_dma_init+0x48>)
    469c:	622a      	str	r2, [r5, #32]
}
    469e:	4618      	mov	r0, r3
    46a0:	bd38      	pop	{r3, r4, r5, pc}
    46a2:	2000      	movs	r0, #0
    46a4:	e7eb      	b.n	467e <spi_m_dma_init+0xe>
    46a6:	bf00      	nop
    46a8:	0000bc2c 	.word	0x0000bc2c
    46ac:	000051f5 	.word	0x000051f5
    46b0:	00006f91 	.word	0x00006f91
    46b4:	0000463d 	.word	0x0000463d
    46b8:	00004609 	.word	0x00004609

000046bc <spi_m_dma_enable>:
{
    46bc:	b510      	push	{r4, lr}
	ASSERT(spi);
    46be:	4604      	mov	r4, r0
    46c0:	2251      	movs	r2, #81	; 0x51
    46c2:	4905      	ldr	r1, [pc, #20]	; (46d8 <spi_m_dma_enable+0x1c>)
    46c4:	3000      	adds	r0, #0
    46c6:	bf18      	it	ne
    46c8:	2001      	movne	r0, #1
    46ca:	4b04      	ldr	r3, [pc, #16]	; (46dc <spi_m_dma_enable+0x20>)
    46cc:	4798      	blx	r3
	_spi_m_dma_enable(&spi->dev);
    46ce:	1d20      	adds	r0, r4, #4
    46d0:	4b03      	ldr	r3, [pc, #12]	; (46e0 <spi_m_dma_enable+0x24>)
    46d2:	4798      	blx	r3
    46d4:	bd10      	pop	{r4, pc}
    46d6:	bf00      	nop
    46d8:	0000bc2c 	.word	0x0000bc2c
    46dc:	000051f5 	.word	0x000051f5
    46e0:	0000710d 	.word	0x0000710d

000046e4 <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    46e4:	b570      	push	{r4, r5, r6, lr}
    46e6:	460d      	mov	r5, r1
    46e8:	4616      	mov	r6, r2
	ASSERT(spi);
    46ea:	4604      	mov	r4, r0
    46ec:	22a8      	movs	r2, #168	; 0xa8
    46ee:	4906      	ldr	r1, [pc, #24]	; (4708 <spi_m_dma_register_callback+0x24>)
    46f0:	3000      	adds	r0, #0
    46f2:	bf18      	it	ne
    46f4:	2001      	movne	r0, #1
    46f6:	4b05      	ldr	r3, [pc, #20]	; (470c <spi_m_dma_register_callback+0x28>)
    46f8:	4798      	blx	r3
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    46fa:	4632      	mov	r2, r6
    46fc:	4629      	mov	r1, r5
    46fe:	1d20      	adds	r0, r4, #4
    4700:	4b03      	ldr	r3, [pc, #12]	; (4710 <spi_m_dma_register_callback+0x2c>)
    4702:	4798      	blx	r3
    4704:	bd70      	pop	{r4, r5, r6, pc}
    4706:	bf00      	nop
    4708:	0000bc2c 	.word	0x0000bc2c
    470c:	000051f5 	.word	0x000051f5
    4710:	0000713d 	.word	0x0000713d

00004714 <spi_m_dma_get_io_descriptor>:
}

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
    4714:	b538      	push	{r3, r4, r5, lr}
    4716:	460d      	mov	r5, r1
	ASSERT(spi && io);
    4718:	4604      	mov	r4, r0
    471a:	b150      	cbz	r0, 4732 <spi_m_dma_get_io_descriptor+0x1e>
    471c:	1c08      	adds	r0, r1, #0
    471e:	bf18      	it	ne
    4720:	2001      	movne	r0, #1
    4722:	22ae      	movs	r2, #174	; 0xae
    4724:	4904      	ldr	r1, [pc, #16]	; (4738 <spi_m_dma_get_io_descriptor+0x24>)
    4726:	4b05      	ldr	r3, [pc, #20]	; (473c <spi_m_dma_get_io_descriptor+0x28>)
    4728:	4798      	blx	r3
	*io = &spi->io;
    472a:	3420      	adds	r4, #32
    472c:	602c      	str	r4, [r5, #0]

	return 0;
}
    472e:	2000      	movs	r0, #0
    4730:	bd38      	pop	{r3, r4, r5, pc}
    4732:	2000      	movs	r0, #0
    4734:	e7f5      	b.n	4722 <spi_m_dma_get_io_descriptor+0xe>
    4736:	bf00      	nop
    4738:	0000bc2c 	.word	0x0000bc2c
    473c:	000051f5 	.word	0x000051f5

00004740 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    4740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4742:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    4744:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    4746:	b12f      	cbz	r7, 4754 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    4748:	688d      	ldr	r5, [r1, #8]
    474a:	463c      	mov	r4, r7
    474c:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    474e:	f1c2 0e01 	rsb	lr, r2, #1
    4752:	e00b      	b.n	476c <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    4754:	4b0e      	ldr	r3, [pc, #56]	; (4790 <timer_add_timer_task+0x50>)
    4756:	4798      	blx	r3
		return;
    4758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    475a:	4473      	add	r3, lr
    475c:	68a0      	ldr	r0, [r4, #8]
    475e:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    4760:	42ab      	cmp	r3, r5
    4762:	d20a      	bcs.n	477a <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    4764:	6823      	ldr	r3, [r4, #0]
    4766:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    4768:	b153      	cbz	r3, 4780 <timer_add_timer_task+0x40>
    476a:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    476c:	6863      	ldr	r3, [r4, #4]
    476e:	4293      	cmp	r3, r2
    4770:	d8f3      	bhi.n	475a <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    4772:	68a0      	ldr	r0, [r4, #8]
    4774:	4403      	add	r3, r0
    4776:	1a9b      	subs	r3, r3, r2
    4778:	e7f2      	b.n	4760 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    477a:	42a7      	cmp	r7, r4
    477c:	d004      	beq.n	4788 <timer_add_timer_task+0x48>
    477e:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    4780:	4620      	mov	r0, r4
    4782:	4b04      	ldr	r3, [pc, #16]	; (4794 <timer_add_timer_task+0x54>)
    4784:	4798      	blx	r3
    4786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    4788:	4660      	mov	r0, ip
    478a:	4b01      	ldr	r3, [pc, #4]	; (4790 <timer_add_timer_task+0x50>)
    478c:	4798      	blx	r3
    478e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4790:	0000521d 	.word	0x0000521d
    4794:	00005249 	.word	0x00005249

00004798 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    4798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    479c:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    479e:	6907      	ldr	r7, [r0, #16]
    47a0:	3701      	adds	r7, #1
    47a2:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    47a4:	7e03      	ldrb	r3, [r0, #24]
    47a6:	f013 0f01 	tst.w	r3, #1
    47aa:	d113      	bne.n	47d4 <timer_process_counted+0x3c>
    47ac:	7e03      	ldrb	r3, [r0, #24]
    47ae:	f013 0f02 	tst.w	r3, #2
    47b2:	d10f      	bne.n	47d4 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    47b4:	b354      	cbz	r4, 480c <timer_process_counted+0x74>
    47b6:	6863      	ldr	r3, [r4, #4]
    47b8:	1afb      	subs	r3, r7, r3
    47ba:	68a2      	ldr	r2, [r4, #8]
    47bc:	4293      	cmp	r3, r2
    47be:	d307      	bcc.n	47d0 <timer_process_counted+0x38>
    47c0:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    47c2:	f100 0814 	add.w	r8, r0, #20
    47c6:	f8df 9048 	ldr.w	r9, [pc, #72]	; 4810 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    47ca:	f8df a048 	ldr.w	sl, [pc, #72]	; 4814 <timer_process_counted+0x7c>
    47ce:	e012      	b.n	47f6 <timer_process_counted+0x5e>
    47d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    47d4:	7e03      	ldrb	r3, [r0, #24]
    47d6:	f043 0302 	orr.w	r3, r3, #2
    47da:	7603      	strb	r3, [r0, #24]
		return;
    47dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    47e0:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    47e2:	68e3      	ldr	r3, [r4, #12]
    47e4:	4620      	mov	r0, r4
    47e6:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    47e8:	b185      	cbz	r5, 480c <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    47ea:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    47ec:	686b      	ldr	r3, [r5, #4]
    47ee:	1afb      	subs	r3, r7, r3
    47f0:	68aa      	ldr	r2, [r5, #8]
    47f2:	4293      	cmp	r3, r2
    47f4:	d30a      	bcc.n	480c <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    47f6:	4640      	mov	r0, r8
    47f8:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    47fa:	7c23      	ldrb	r3, [r4, #16]
    47fc:	2b01      	cmp	r3, #1
    47fe:	d1ef      	bne.n	47e0 <timer_process_counted+0x48>
			tmp->time_label = time;
    4800:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    4802:	463a      	mov	r2, r7
    4804:	4621      	mov	r1, r4
    4806:	4640      	mov	r0, r8
    4808:	47d0      	blx	sl
    480a:	e7e9      	b.n	47e0 <timer_process_counted+0x48>
    480c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4810:	00005291 	.word	0x00005291
    4814:	00004741 	.word	0x00004741

00004818 <timer_init>:
{
    4818:	b570      	push	{r4, r5, r6, lr}
    481a:	460e      	mov	r6, r1
    481c:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    481e:	4604      	mov	r4, r0
    4820:	b190      	cbz	r0, 4848 <timer_init+0x30>
    4822:	b199      	cbz	r1, 484c <timer_init+0x34>
    4824:	1c10      	adds	r0, r2, #0
    4826:	bf18      	it	ne
    4828:	2001      	movne	r0, #1
    482a:	223b      	movs	r2, #59	; 0x3b
    482c:	4908      	ldr	r1, [pc, #32]	; (4850 <timer_init+0x38>)
    482e:	4b09      	ldr	r3, [pc, #36]	; (4854 <timer_init+0x3c>)
    4830:	4798      	blx	r3
	descr->func = func;
    4832:	4620      	mov	r0, r4
    4834:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    4838:	682b      	ldr	r3, [r5, #0]
    483a:	4631      	mov	r1, r6
    483c:	4798      	blx	r3
	descr->time                           = 0;
    483e:	2000      	movs	r0, #0
    4840:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    4842:	4b05      	ldr	r3, [pc, #20]	; (4858 <timer_init+0x40>)
    4844:	6063      	str	r3, [r4, #4]
}
    4846:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    4848:	2000      	movs	r0, #0
    484a:	e7ee      	b.n	482a <timer_init+0x12>
    484c:	2000      	movs	r0, #0
    484e:	e7ec      	b.n	482a <timer_init+0x12>
    4850:	0000bc48 	.word	0x0000bc48
    4854:	000051f5 	.word	0x000051f5
    4858:	00004799 	.word	0x00004799

0000485c <timer_start>:
{
    485c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && descr->func);
    485e:	4604      	mov	r4, r0
    4860:	b198      	cbz	r0, 488a <timer_start+0x2e>
    4862:	6800      	ldr	r0, [r0, #0]
    4864:	3000      	adds	r0, #0
    4866:	bf18      	it	ne
    4868:	2001      	movne	r0, #1
    486a:	2254      	movs	r2, #84	; 0x54
    486c:	4909      	ldr	r1, [pc, #36]	; (4894 <timer_start+0x38>)
    486e:	4b0a      	ldr	r3, [pc, #40]	; (4898 <timer_start+0x3c>)
    4870:	4798      	blx	r3
	if (descr->func->is_timer_started(&descr->device)) {
    4872:	1d25      	adds	r5, r4, #4
    4874:	6823      	ldr	r3, [r4, #0]
    4876:	699b      	ldr	r3, [r3, #24]
    4878:	4628      	mov	r0, r5
    487a:	4798      	blx	r3
    487c:	b938      	cbnz	r0, 488e <timer_start+0x32>
	descr->func->start_timer(&descr->device);
    487e:	6823      	ldr	r3, [r4, #0]
    4880:	689b      	ldr	r3, [r3, #8]
    4882:	4628      	mov	r0, r5
    4884:	4798      	blx	r3
	return ERR_NONE;
    4886:	2000      	movs	r0, #0
    4888:	bd38      	pop	{r3, r4, r5, pc}
    488a:	2000      	movs	r0, #0
    488c:	e7ed      	b.n	486a <timer_start+0xe>
		return ERR_DENIED;
    488e:	f06f 0010 	mvn.w	r0, #16
}
    4892:	bd38      	pop	{r3, r4, r5, pc}
    4894:	0000bc48 	.word	0x0000bc48
    4898:	000051f5 	.word	0x000051f5

0000489c <timer_add_task>:
{
    489c:	b570      	push	{r4, r5, r6, lr}
    489e:	b082      	sub	sp, #8
    48a0:	460d      	mov	r5, r1
	ASSERT(descr && task && descr->func);
    48a2:	4604      	mov	r4, r0
    48a4:	b328      	cbz	r0, 48f2 <timer_add_task+0x56>
    48a6:	b331      	cbz	r1, 48f6 <timer_add_task+0x5a>
    48a8:	6800      	ldr	r0, [r0, #0]
    48aa:	3000      	adds	r0, #0
    48ac:	bf18      	it	ne
    48ae:	2001      	movne	r0, #1
    48b0:	227b      	movs	r2, #123	; 0x7b
    48b2:	4920      	ldr	r1, [pc, #128]	; (4934 <timer_add_task+0x98>)
    48b4:	4b20      	ldr	r3, [pc, #128]	; (4938 <timer_add_task+0x9c>)
    48b6:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    48b8:	7f23      	ldrb	r3, [r4, #28]
    48ba:	f043 0301 	orr.w	r3, r3, #1
    48be:	7723      	strb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    48c0:	f104 0618 	add.w	r6, r4, #24
    48c4:	4629      	mov	r1, r5
    48c6:	4630      	mov	r0, r6
    48c8:	4b1c      	ldr	r3, [pc, #112]	; (493c <timer_add_task+0xa0>)
    48ca:	4798      	blx	r3
    48cc:	b9a8      	cbnz	r0, 48fa <timer_add_task+0x5e>
	task->time_label = descr->time;
    48ce:	6963      	ldr	r3, [r4, #20]
    48d0:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    48d2:	6962      	ldr	r2, [r4, #20]
    48d4:	4629      	mov	r1, r5
    48d6:	4630      	mov	r0, r6
    48d8:	4b19      	ldr	r3, [pc, #100]	; (4940 <timer_add_task+0xa4>)
    48da:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    48dc:	7f23      	ldrb	r3, [r4, #28]
    48de:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    48e2:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    48e4:	7f23      	ldrb	r3, [r4, #28]
    48e6:	f013 0f02 	tst.w	r3, #2
    48ea:	d112      	bne.n	4912 <timer_add_task+0x76>
	return ERR_NONE;
    48ec:	2000      	movs	r0, #0
}
    48ee:	b002      	add	sp, #8
    48f0:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && task && descr->func);
    48f2:	2000      	movs	r0, #0
    48f4:	e7dc      	b.n	48b0 <timer_add_task+0x14>
    48f6:	2000      	movs	r0, #0
    48f8:	e7da      	b.n	48b0 <timer_add_task+0x14>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    48fa:	7f23      	ldrb	r3, [r4, #28]
    48fc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    4900:	7723      	strb	r3, [r4, #28]
		ASSERT(false);
    4902:	2280      	movs	r2, #128	; 0x80
    4904:	490b      	ldr	r1, [pc, #44]	; (4934 <timer_add_task+0x98>)
    4906:	2000      	movs	r0, #0
    4908:	4b0b      	ldr	r3, [pc, #44]	; (4938 <timer_add_task+0x9c>)
    490a:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    490c:	f06f 0011 	mvn.w	r0, #17
    4910:	e7ed      	b.n	48ee <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
    4912:	a801      	add	r0, sp, #4
    4914:	4b0b      	ldr	r3, [pc, #44]	; (4944 <timer_add_task+0xa8>)
    4916:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    4918:	7f23      	ldrb	r3, [r4, #28]
    491a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    491e:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    4920:	6823      	ldr	r3, [r4, #0]
    4922:	69db      	ldr	r3, [r3, #28]
    4924:	1d20      	adds	r0, r4, #4
    4926:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    4928:	a801      	add	r0, sp, #4
    492a:	4b07      	ldr	r3, [pc, #28]	; (4948 <timer_add_task+0xac>)
    492c:	4798      	blx	r3
	return ERR_NONE;
    492e:	2000      	movs	r0, #0
    4930:	e7dd      	b.n	48ee <timer_add_task+0x52>
    4932:	bf00      	nop
    4934:	0000bc48 	.word	0x0000bc48
    4938:	000051f5 	.word	0x000051f5
    493c:	000051fb 	.word	0x000051fb
    4940:	00004741 	.word	0x00004741
    4944:	0000404d 	.word	0x0000404d
    4948:	0000405b 	.word	0x0000405b

0000494c <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    494c:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    494e:	2300      	movs	r3, #0
    4950:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    4952:	69c3      	ldr	r3, [r0, #28]
    4954:	b11b      	cbz	r3, 495e <usart_transmission_complete+0x12>
    4956:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    495a:	4610      	mov	r0, r2
    495c:	4798      	blx	r3
    495e:	bd08      	pop	{r3, pc}

00004960 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    4960:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    4962:	2300      	movs	r3, #0
    4964:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    4966:	6a43      	ldr	r3, [r0, #36]	; 0x24
    4968:	b11b      	cbz	r3, 4972 <usart_error+0x12>
    496a:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    496e:	4610      	mov	r0, r2
    4970:	4798      	blx	r3
    4972:	bd08      	pop	{r3, pc}

00004974 <usart_fill_rx_buffer>:
{
    4974:	b538      	push	{r3, r4, r5, lr}
    4976:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    4978:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    497c:	302c      	adds	r0, #44	; 0x2c
    497e:	4b03      	ldr	r3, [pc, #12]	; (498c <usart_fill_rx_buffer+0x18>)
    4980:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    4982:	6a23      	ldr	r3, [r4, #32]
    4984:	b10b      	cbz	r3, 498a <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    4986:	4628      	mov	r0, r5
    4988:	4798      	blx	r3
    498a:	bd38      	pop	{r3, r4, r5, pc}
    498c:	00005331 	.word	0x00005331

00004990 <usart_async_write>:
{
    4990:	b570      	push	{r4, r5, r6, lr}
    4992:	460e      	mov	r6, r1
    4994:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    4996:	4604      	mov	r4, r0
    4998:	b1e0      	cbz	r0, 49d4 <usart_async_write+0x44>
    499a:	b1e9      	cbz	r1, 49d8 <usart_async_write+0x48>
    499c:	1c10      	adds	r0, r2, #0
    499e:	bf18      	it	ne
    49a0:	2001      	movne	r0, #1
    49a2:	f240 123b 	movw	r2, #315	; 0x13b
    49a6:	490f      	ldr	r1, [pc, #60]	; (49e4 <usart_async_write+0x54>)
    49a8:	4b0f      	ldr	r3, [pc, #60]	; (49e8 <usart_async_write+0x58>)
    49aa:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    49ac:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    49b0:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    49b4:	429a      	cmp	r2, r3
    49b6:	d111      	bne.n	49dc <usart_async_write+0x4c>
	descr->tx_buffer        = (uint8_t *)buf;
    49b8:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    49ba:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    49be:	2300      	movs	r3, #0
    49c0:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    49c4:	2301      	movs	r3, #1
    49c6:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    49c8:	f104 0008 	add.w	r0, r4, #8
    49cc:	4b07      	ldr	r3, [pc, #28]	; (49ec <usart_async_write+0x5c>)
    49ce:	4798      	blx	r3
	return (int32_t)length;
    49d0:	4628      	mov	r0, r5
    49d2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    49d4:	2000      	movs	r0, #0
    49d6:	e7e4      	b.n	49a2 <usart_async_write+0x12>
    49d8:	2000      	movs	r0, #0
    49da:	e7e2      	b.n	49a2 <usart_async_write+0x12>
		return ERR_NO_RESOURCE;
    49dc:	f06f 001b 	mvn.w	r0, #27
}
    49e0:	bd70      	pop	{r4, r5, r6, pc}
    49e2:	bf00      	nop
    49e4:	0000bc60 	.word	0x0000bc60
    49e8:	000051f5 	.word	0x000051f5
    49ec:	00006743 	.word	0x00006743

000049f0 <usart_process_byte_sent>:
{
    49f0:	b510      	push	{r4, lr}
    49f2:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    49f4:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    49f6:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    49fa:	429a      	cmp	r2, r3
    49fc:	d009      	beq.n	4a12 <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    49fe:	6c02      	ldr	r2, [r0, #64]	; 0x40
    4a00:	1c59      	adds	r1, r3, #1
    4a02:	8781      	strh	r1, [r0, #60]	; 0x3c
    4a04:	5cd1      	ldrb	r1, [r2, r3]
    4a06:	4b04      	ldr	r3, [pc, #16]	; (4a18 <usart_process_byte_sent+0x28>)
    4a08:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    4a0a:	4620      	mov	r0, r4
    4a0c:	4b03      	ldr	r3, [pc, #12]	; (4a1c <usart_process_byte_sent+0x2c>)
    4a0e:	4798      	blx	r3
    4a10:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    4a12:	4b03      	ldr	r3, [pc, #12]	; (4a20 <usart_process_byte_sent+0x30>)
    4a14:	4798      	blx	r3
    4a16:	bd10      	pop	{r4, pc}
    4a18:	0000673d 	.word	0x0000673d
    4a1c:	00006743 	.word	0x00006743
    4a20:	0000674b 	.word	0x0000674b

00004a24 <usart_async_read>:
{
    4a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4a28:	b082      	sub	sp, #8
    4a2a:	460f      	mov	r7, r1
    4a2c:	4690      	mov	r8, r2
	ASSERT(descr && buf && length);
    4a2e:	4606      	mov	r6, r0
    4a30:	b1a0      	cbz	r0, 4a5c <usart_async_read+0x38>
    4a32:	b199      	cbz	r1, 4a5c <usart_async_read+0x38>
    4a34:	2a00      	cmp	r2, #0
    4a36:	d12d      	bne.n	4a94 <usart_async_read+0x70>
    4a38:	f44f 72ac 	mov.w	r2, #344	; 0x158
    4a3c:	4929      	ldr	r1, [pc, #164]	; (4ae4 <usart_async_read+0xc0>)
    4a3e:	2000      	movs	r0, #0
    4a40:	4b29      	ldr	r3, [pc, #164]	; (4ae8 <usart_async_read+0xc4>)
    4a42:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    4a44:	a801      	add	r0, sp, #4
    4a46:	4b29      	ldr	r3, [pc, #164]	; (4aec <usart_async_read+0xc8>)
    4a48:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    4a4a:	f106 0034 	add.w	r0, r6, #52	; 0x34
    4a4e:	4b28      	ldr	r3, [pc, #160]	; (4af0 <usart_async_read+0xcc>)
    4a50:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    4a52:	a801      	add	r0, sp, #4
    4a54:	4b27      	ldr	r3, [pc, #156]	; (4af4 <usart_async_read+0xd0>)
    4a56:	4798      	blx	r3
	uint16_t                       was_read = 0;
    4a58:	2500      	movs	r5, #0
	return (int32_t)was_read;
    4a5a:	e03e      	b.n	4ada <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    4a5c:	f44f 72ac 	mov.w	r2, #344	; 0x158
    4a60:	4920      	ldr	r1, [pc, #128]	; (4ae4 <usart_async_read+0xc0>)
    4a62:	2000      	movs	r0, #0
    4a64:	4b20      	ldr	r3, [pc, #128]	; (4ae8 <usart_async_read+0xc4>)
    4a66:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    4a68:	a801      	add	r0, sp, #4
    4a6a:	4b20      	ldr	r3, [pc, #128]	; (4aec <usart_async_read+0xc8>)
    4a6c:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    4a6e:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    4a72:	4650      	mov	r0, sl
    4a74:	4b1e      	ldr	r3, [pc, #120]	; (4af0 <usart_async_read+0xcc>)
    4a76:	4798      	blx	r3
    4a78:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    4a7a:	a801      	add	r0, sp, #4
    4a7c:	4b1d      	ldr	r3, [pc, #116]	; (4af4 <usart_async_read+0xd0>)
    4a7e:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    4a80:	f1b9 0f00 	cmp.w	r9, #0
    4a84:	d004      	beq.n	4a90 <usart_async_read+0x6c>
    4a86:	f1b8 0f00 	cmp.w	r8, #0
    4a8a:	d119      	bne.n	4ac0 <usart_async_read+0x9c>
	uint16_t                       was_read = 0;
    4a8c:	2500      	movs	r5, #0
    4a8e:	e024      	b.n	4ada <usart_async_read+0xb6>
    4a90:	2500      	movs	r5, #0
    4a92:	e022      	b.n	4ada <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    4a94:	f44f 72ac 	mov.w	r2, #344	; 0x158
    4a98:	4912      	ldr	r1, [pc, #72]	; (4ae4 <usart_async_read+0xc0>)
    4a9a:	2001      	movs	r0, #1
    4a9c:	4b12      	ldr	r3, [pc, #72]	; (4ae8 <usart_async_read+0xc4>)
    4a9e:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    4aa0:	a801      	add	r0, sp, #4
    4aa2:	4b12      	ldr	r3, [pc, #72]	; (4aec <usart_async_read+0xc8>)
    4aa4:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    4aa6:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    4aaa:	4650      	mov	r0, sl
    4aac:	4b10      	ldr	r3, [pc, #64]	; (4af0 <usart_async_read+0xcc>)
    4aae:	4798      	blx	r3
    4ab0:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    4ab2:	a801      	add	r0, sp, #4
    4ab4:	4b0f      	ldr	r3, [pc, #60]	; (4af4 <usart_async_read+0xd0>)
    4ab6:	4798      	blx	r3
	uint16_t                       was_read = 0;
    4ab8:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
    4aba:	f1b9 0f00 	cmp.w	r9, #0
    4abe:	d00c      	beq.n	4ada <usart_async_read+0xb6>
{
    4ac0:	2400      	movs	r4, #0
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    4ac2:	4e0d      	ldr	r6, [pc, #52]	; (4af8 <usart_async_read+0xd4>)
    4ac4:	1c60      	adds	r0, r4, #1
    4ac6:	b285      	uxth	r5, r0
    4ac8:	1939      	adds	r1, r7, r4
    4aca:	4650      	mov	r0, sl
    4acc:	47b0      	blx	r6
    4ace:	3401      	adds	r4, #1
	while ((was_read < num) && (was_read < length)) {
    4ad0:	454c      	cmp	r4, r9
    4ad2:	d202      	bcs.n	4ada <usart_async_read+0xb6>
    4ad4:	b2a3      	uxth	r3, r4
    4ad6:	4598      	cmp	r8, r3
    4ad8:	d8f4      	bhi.n	4ac4 <usart_async_read+0xa0>
}
    4ada:	4628      	mov	r0, r5
    4adc:	b002      	add	sp, #8
    4ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4ae2:	bf00      	nop
    4ae4:	0000bc60 	.word	0x0000bc60
    4ae8:	000051f5 	.word	0x000051f5
    4aec:	0000404d 	.word	0x0000404d
    4af0:	00005371 	.word	0x00005371
    4af4:	0000405b 	.word	0x0000405b
    4af8:	000052ed 	.word	0x000052ed

00004afc <usart_async_init>:
{
    4afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4afe:	460d      	mov	r5, r1
    4b00:	4616      	mov	r6, r2
    4b02:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    4b04:	4604      	mov	r4, r0
    4b06:	b320      	cbz	r0, 4b52 <usart_async_init+0x56>
    4b08:	b329      	cbz	r1, 4b56 <usart_async_init+0x5a>
    4b0a:	b332      	cbz	r2, 4b5a <usart_async_init+0x5e>
    4b0c:	1c18      	adds	r0, r3, #0
    4b0e:	bf18      	it	ne
    4b10:	2001      	movne	r0, #1
    4b12:	223a      	movs	r2, #58	; 0x3a
    4b14:	4913      	ldr	r1, [pc, #76]	; (4b64 <usart_async_init+0x68>)
    4b16:	4b14      	ldr	r3, [pc, #80]	; (4b68 <usart_async_init+0x6c>)
    4b18:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    4b1a:	463a      	mov	r2, r7
    4b1c:	4631      	mov	r1, r6
    4b1e:	f104 0034 	add.w	r0, r4, #52	; 0x34
    4b22:	4b12      	ldr	r3, [pc, #72]	; (4b6c <usart_async_init+0x70>)
    4b24:	4798      	blx	r3
    4b26:	b9d0      	cbnz	r0, 4b5e <usart_async_init+0x62>
	init_status = _usart_async_init(&descr->device, hw);
    4b28:	4629      	mov	r1, r5
    4b2a:	f104 0008 	add.w	r0, r4, #8
    4b2e:	4b10      	ldr	r3, [pc, #64]	; (4b70 <usart_async_init+0x74>)
    4b30:	4798      	blx	r3
	if (init_status) {
    4b32:	4603      	mov	r3, r0
    4b34:	b958      	cbnz	r0, 4b4e <usart_async_init+0x52>
	descr->io.read  = usart_async_read;
    4b36:	4a0f      	ldr	r2, [pc, #60]	; (4b74 <usart_async_init+0x78>)
    4b38:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    4b3a:	4a0f      	ldr	r2, [pc, #60]	; (4b78 <usart_async_init+0x7c>)
    4b3c:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    4b3e:	4a0f      	ldr	r2, [pc, #60]	; (4b7c <usart_async_init+0x80>)
    4b40:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    4b42:	4a0f      	ldr	r2, [pc, #60]	; (4b80 <usart_async_init+0x84>)
    4b44:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    4b46:	4a0f      	ldr	r2, [pc, #60]	; (4b84 <usart_async_init+0x88>)
    4b48:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    4b4a:	4a0f      	ldr	r2, [pc, #60]	; (4b88 <usart_async_init+0x8c>)
    4b4c:	6162      	str	r2, [r4, #20]
}
    4b4e:	4618      	mov	r0, r3
    4b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    4b52:	2000      	movs	r0, #0
    4b54:	e7dd      	b.n	4b12 <usart_async_init+0x16>
    4b56:	2000      	movs	r0, #0
    4b58:	e7db      	b.n	4b12 <usart_async_init+0x16>
    4b5a:	2000      	movs	r0, #0
    4b5c:	e7d9      	b.n	4b12 <usart_async_init+0x16>
		return ERR_INVALID_ARG;
    4b5e:	f06f 030c 	mvn.w	r3, #12
    4b62:	e7f4      	b.n	4b4e <usart_async_init+0x52>
    4b64:	0000bc60 	.word	0x0000bc60
    4b68:	000051f5 	.word	0x000051f5
    4b6c:	0000529d 	.word	0x0000529d
    4b70:	000066ad 	.word	0x000066ad
    4b74:	00004a25 	.word	0x00004a25
    4b78:	00004991 	.word	0x00004991
    4b7c:	000049f1 	.word	0x000049f1
    4b80:	00004975 	.word	0x00004975
    4b84:	0000494d 	.word	0x0000494d
    4b88:	00004961 	.word	0x00004961

00004b8c <usart_async_enable>:
{
    4b8c:	b510      	push	{r4, lr}
	ASSERT(descr);
    4b8e:	4604      	mov	r4, r0
    4b90:	2261      	movs	r2, #97	; 0x61
    4b92:	4906      	ldr	r1, [pc, #24]	; (4bac <usart_async_enable+0x20>)
    4b94:	3000      	adds	r0, #0
    4b96:	bf18      	it	ne
    4b98:	2001      	movne	r0, #1
    4b9a:	4b05      	ldr	r3, [pc, #20]	; (4bb0 <usart_async_enable+0x24>)
    4b9c:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    4b9e:	f104 0008 	add.w	r0, r4, #8
    4ba2:	4b04      	ldr	r3, [pc, #16]	; (4bb4 <usart_async_enable+0x28>)
    4ba4:	4798      	blx	r3
}
    4ba6:	2000      	movs	r0, #0
    4ba8:	bd10      	pop	{r4, pc}
    4baa:	bf00      	nop
    4bac:	0000bc60 	.word	0x0000bc60
    4bb0:	000051f5 	.word	0x000051f5
    4bb4:	00006729 	.word	0x00006729

00004bb8 <usart_async_get_io_descriptor>:
{
    4bb8:	b538      	push	{r3, r4, r5, lr}
    4bba:	460c      	mov	r4, r1
	ASSERT(descr && io);
    4bbc:	4605      	mov	r5, r0
    4bbe:	b148      	cbz	r0, 4bd4 <usart_async_get_io_descriptor+0x1c>
    4bc0:	1c08      	adds	r0, r1, #0
    4bc2:	bf18      	it	ne
    4bc4:	2001      	movne	r0, #1
    4bc6:	2277      	movs	r2, #119	; 0x77
    4bc8:	4903      	ldr	r1, [pc, #12]	; (4bd8 <usart_async_get_io_descriptor+0x20>)
    4bca:	4b04      	ldr	r3, [pc, #16]	; (4bdc <usart_async_get_io_descriptor+0x24>)
    4bcc:	4798      	blx	r3
	*io = &descr->io;
    4bce:	6025      	str	r5, [r4, #0]
}
    4bd0:	2000      	movs	r0, #0
    4bd2:	bd38      	pop	{r3, r4, r5, pc}
    4bd4:	2000      	movs	r0, #0
    4bd6:	e7f6      	b.n	4bc6 <usart_async_get_io_descriptor+0xe>
    4bd8:	0000bc60 	.word	0x0000bc60
    4bdc:	000051f5 	.word	0x000051f5

00004be0 <usart_async_register_callback>:
{
    4be0:	b570      	push	{r4, r5, r6, lr}
    4be2:	460c      	mov	r4, r1
    4be4:	4616      	mov	r6, r2
	ASSERT(descr);
    4be6:	4605      	mov	r5, r0
    4be8:	2283      	movs	r2, #131	; 0x83
    4bea:	4917      	ldr	r1, [pc, #92]	; (4c48 <usart_async_register_callback+0x68>)
    4bec:	3000      	adds	r0, #0
    4bee:	bf18      	it	ne
    4bf0:	2001      	movne	r0, #1
    4bf2:	4b16      	ldr	r3, [pc, #88]	; (4c4c <usart_async_register_callback+0x6c>)
    4bf4:	4798      	blx	r3
	switch (type) {
    4bf6:	2c01      	cmp	r4, #1
    4bf8:	d010      	beq.n	4c1c <usart_async_register_callback+0x3c>
    4bfa:	b124      	cbz	r4, 4c06 <usart_async_register_callback+0x26>
    4bfc:	2c02      	cmp	r4, #2
    4bfe:	d018      	beq.n	4c32 <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    4c00:	f06f 000c 	mvn.w	r0, #12
}
    4c04:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    4c06:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    4c08:	1c32      	adds	r2, r6, #0
    4c0a:	bf18      	it	ne
    4c0c:	2201      	movne	r2, #1
    4c0e:	2101      	movs	r1, #1
    4c10:	f105 0008 	add.w	r0, r5, #8
    4c14:	4b0e      	ldr	r3, [pc, #56]	; (4c50 <usart_async_register_callback+0x70>)
    4c16:	4798      	blx	r3
	return ERR_NONE;
    4c18:	2000      	movs	r0, #0
		break;
    4c1a:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    4c1c:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    4c1e:	1c32      	adds	r2, r6, #0
    4c20:	bf18      	it	ne
    4c22:	2201      	movne	r2, #1
    4c24:	2102      	movs	r1, #2
    4c26:	f105 0008 	add.w	r0, r5, #8
    4c2a:	4b09      	ldr	r3, [pc, #36]	; (4c50 <usart_async_register_callback+0x70>)
    4c2c:	4798      	blx	r3
	return ERR_NONE;
    4c2e:	2000      	movs	r0, #0
		break;
    4c30:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    4c32:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    4c34:	1c32      	adds	r2, r6, #0
    4c36:	bf18      	it	ne
    4c38:	2201      	movne	r2, #1
    4c3a:	2103      	movs	r1, #3
    4c3c:	f105 0008 	add.w	r0, r5, #8
    4c40:	4b03      	ldr	r3, [pc, #12]	; (4c50 <usart_async_register_callback+0x70>)
    4c42:	4798      	blx	r3
	return ERR_NONE;
    4c44:	2000      	movs	r0, #0
		break;
    4c46:	bd70      	pop	{r4, r5, r6, pc}
    4c48:	0000bc60 	.word	0x0000bc60
    4c4c:	000051f5 	.word	0x000051f5
    4c50:	00006755 	.word	0x00006755

00004c54 <_usb_d_find_ep>:
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    4c54:	4b0f      	ldr	r3, [pc, #60]	; (4c94 <_usb_d_find_ep+0x40>)
    4c56:	7859      	ldrb	r1, [r3, #1]
    4c58:	4288      	cmp	r0, r1
    4c5a:	d018      	beq.n	4c8e <_usb_d_find_ep+0x3a>
{
    4c5c:	b430      	push	{r4, r5}
    4c5e:	461a      	mov	r2, r3
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    4c60:	2300      	movs	r3, #0
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    4c62:	f000 050f 	and.w	r5, r0, #15
    4c66:	e007      	b.n	4c78 <_usb_d_find_ep+0x24>
    4c68:	3301      	adds	r3, #1
    4c6a:	b25b      	sxtb	r3, r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    4c6c:	2b0d      	cmp	r3, #13
    4c6e:	d009      	beq.n	4c84 <_usb_d_find_ep+0x30>
    4c70:	3220      	adds	r2, #32
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    4c72:	7851      	ldrb	r1, [r2, #1]
    4c74:	4281      	cmp	r1, r0
    4c76:	d007      	beq.n	4c88 <_usb_d_find_ep+0x34>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    4c78:	7814      	ldrb	r4, [r2, #0]
    4c7a:	2c00      	cmp	r4, #0
    4c7c:	d1f4      	bne.n	4c68 <_usb_d_find_ep+0x14>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    4c7e:	428d      	cmp	r5, r1
    4c80:	d1f2      	bne.n	4c68 <_usb_d_find_ep+0x14>
    4c82:	e001      	b.n	4c88 <_usb_d_find_ep+0x34>
			return i;
		}
	}
	return -1;
    4c84:	f04f 33ff 	mov.w	r3, #4294967295
}
    4c88:	4618      	mov	r0, r3
    4c8a:	bc30      	pop	{r4, r5}
    4c8c:	4770      	bx	lr
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    4c8e:	2300      	movs	r3, #0
}
    4c90:	4618      	mov	r0, r3
    4c92:	4770      	bx	lr
    4c94:	2000065c 	.word	0x2000065c

00004c98 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    4c98:	2000      	movs	r0, #0
    4c9a:	4770      	bx	lr

00004c9c <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    4c9c:	b538      	push	{r3, r4, r5, lr}
    4c9e:	4604      	mov	r4, r0
    4ca0:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    4ca2:	4b09      	ldr	r3, [pc, #36]	; (4cc8 <usb_d_cb_trans_more+0x2c>)
    4ca4:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    4ca6:	4b09      	ldr	r3, [pc, #36]	; (4ccc <usb_d_cb_trans_more+0x30>)
    4ca8:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    4cac:	789b      	ldrb	r3, [r3, #2]
    4cae:	2b03      	cmp	r3, #3
    4cb0:	d001      	beq.n	4cb6 <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    4cb2:	2000      	movs	r0, #0
}
    4cb4:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    4cb6:	4b05      	ldr	r3, [pc, #20]	; (4ccc <usb_d_cb_trans_more+0x30>)
    4cb8:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    4cbc:	6983      	ldr	r3, [r0, #24]
    4cbe:	4629      	mov	r1, r5
    4cc0:	4620      	mov	r0, r4
    4cc2:	4798      	blx	r3
    4cc4:	bd38      	pop	{r3, r4, r5, pc}
    4cc6:	bf00      	nop
    4cc8:	00004c55 	.word	0x00004c55
    4ccc:	2000065c 	.word	0x2000065c

00004cd0 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    4cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4cd2:	b085      	sub	sp, #20
    4cd4:	4606      	mov	r6, r0
    4cd6:	460d      	mov	r5, r1
    4cd8:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    4cda:	4b4d      	ldr	r3, [pc, #308]	; (4e10 <_usb_d_cb_trans_done+0x140>)
    4cdc:	4798      	blx	r3
    4cde:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    4ce0:	2d00      	cmp	r5, #0
    4ce2:	d15b      	bne.n	4d9c <_usb_d_cb_trans_done+0xcc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    4ce4:	4a4b      	ldr	r2, [pc, #300]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4ce6:	0143      	lsls	r3, r0, #5
    4ce8:	18d1      	adds	r1, r2, r3
    4cea:	2000      	movs	r0, #0
    4cec:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    4cee:	5cd3      	ldrb	r3, [r2, r3]
    4cf0:	b173      	cbz	r3, 4d10 <_usb_d_cb_trans_done+0x40>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    4cf2:	4b48      	ldr	r3, [pc, #288]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4cf4:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4cf8:	2201      	movs	r2, #1
    4cfa:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    4cfc:	4845      	ldr	r0, [pc, #276]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4cfe:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    4d02:	69c3      	ldr	r3, [r0, #28]
    4d04:	463a      	mov	r2, r7
    4d06:	78c1      	ldrb	r1, [r0, #3]
    4d08:	4630      	mov	r0, r6
    4d0a:	4798      	blx	r3
}
    4d0c:	b005      	add	sp, #20
    4d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (state == USB_EP_S_X_DATA) {
    4d10:	788b      	ldrb	r3, [r1, #2]
    4d12:	2b03      	cmp	r3, #3
    4d14:	d00b      	beq.n	4d2e <_usb_d_cb_trans_done+0x5e>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    4d16:	483f      	ldr	r0, [pc, #252]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4d18:	eb00 1244 	add.w	r2, r0, r4, lsl #5
    4d1c:	4614      	mov	r4, r2
    4d1e:	69d3      	ldr	r3, [r2, #28]
    4d20:	320c      	adds	r2, #12
    4d22:	2100      	movs	r1, #0
    4d24:	7860      	ldrb	r0, [r4, #1]
    4d26:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    4d28:	2302      	movs	r3, #2
    4d2a:	70a3      	strb	r3, [r4, #2]
    4d2c:	e7ee      	b.n	4d0c <_usb_d_cb_trans_done+0x3c>
	bool    req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    4d2e:	460b      	mov	r3, r1
    4d30:	f991 500c 	ldrsb.w	r5, [r1, #12]
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    4d34:	460a      	mov	r2, r1
    4d36:	69ce      	ldr	r6, [r1, #28]
    4d38:	320c      	adds	r2, #12
    4d3a:	2101      	movs	r1, #1
    4d3c:	7858      	ldrb	r0, [r3, #1]
    4d3e:	47b0      	blx	r6
		if (err) {
    4d40:	b1a0      	cbz	r0, 4d6c <_usb_d_cb_trans_done+0x9c>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    4d42:	4b34      	ldr	r3, [pc, #208]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4d44:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4d48:	2205      	movs	r2, #5
    4d4a:	709a      	strb	r2, [r3, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    4d4c:	2202      	movs	r2, #2
    4d4e:	70da      	strb	r2, [r3, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    4d50:	2d00      	cmp	r5, #0
    4d52:	db09      	blt.n	4d68 <_usb_d_cb_trans_done+0x98>
    4d54:	482f      	ldr	r0, [pc, #188]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4d56:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    4d5a:	7840      	ldrb	r0, [r0, #1]
    4d5c:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    4d60:	2101      	movs	r1, #1
    4d62:	4b2d      	ldr	r3, [pc, #180]	; (4e18 <_usb_d_cb_trans_done+0x148>)
    4d64:	4798      	blx	r3
    4d66:	e7d1      	b.n	4d0c <_usb_d_cb_trans_done+0x3c>
    4d68:	7858      	ldrb	r0, [r3, #1]
    4d6a:	e7f9      	b.n	4d60 <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    4d6c:	4829      	ldr	r0, [pc, #164]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4d6e:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    4d72:	2304      	movs	r3, #4
    4d74:	7083      	strb	r3, [r0, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    4d76:	7843      	ldrb	r3, [r0, #1]
	struct usb_d_transfer trans
    4d78:	2200      	movs	r2, #0
    4d7a:	9201      	str	r2, [sp, #4]
    4d7c:	9202      	str	r2, [sp, #8]
    4d7e:	4295      	cmp	r5, r2
    4d80:	bfac      	ite	ge
    4d82:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    4d86:	f003 030f 	andlt.w	r3, r3, #15
    4d8a:	f88d 300c 	strb.w	r3, [sp, #12]
    4d8e:	2301      	movs	r3, #1
    4d90:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    4d94:	a801      	add	r0, sp, #4
    4d96:	4b21      	ldr	r3, [pc, #132]	; (4e1c <_usb_d_cb_trans_done+0x14c>)
    4d98:	4798      	blx	r3
    4d9a:	e7b7      	b.n	4d0c <_usb_d_cb_trans_done+0x3c>
	} else if (code == USB_TRANS_STALL) {
    4d9c:	2d01      	cmp	r5, #1
    4d9e:	d00a      	beq.n	4db6 <_usb_d_cb_trans_done+0xe6>
	} else if (code == USB_TRANS_ABORT) {
    4da0:	2d02      	cmp	r5, #2
    4da2:	d01c      	beq.n	4dde <_usb_d_cb_trans_done+0x10e>
	} else if (code == USB_TRANS_RESET) {
    4da4:	2d03      	cmp	r5, #3
    4da6:	d02a      	beq.n	4dfe <_usb_d_cb_trans_done+0x12e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    4da8:	4b1a      	ldr	r3, [pc, #104]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4daa:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    4dae:	2206      	movs	r2, #6
    4db0:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    4db2:	70da      	strb	r2, [r3, #3]
    4db4:	e7a2      	b.n	4cfc <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_HALT;
    4db6:	4a17      	ldr	r2, [pc, #92]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4db8:	0143      	lsls	r3, r0, #5
    4dba:	18d1      	adds	r1, r2, r3
    4dbc:	2002      	movs	r0, #2
    4dbe:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    4dc0:	5cd3      	ldrb	r3, [r2, r3]
    4dc2:	b12b      	cbz	r3, 4dd0 <_usb_d_cb_trans_done+0x100>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    4dc4:	4b13      	ldr	r3, [pc, #76]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4dc6:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4dca:	2205      	movs	r2, #5
    4dcc:	709a      	strb	r2, [r3, #2]
    4dce:	e795      	b.n	4cfc <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    4dd0:	460b      	mov	r3, r1
    4dd2:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    4dd4:	2100      	movs	r1, #0
    4dd6:	4630      	mov	r0, r6
    4dd8:	4b0f      	ldr	r3, [pc, #60]	; (4e18 <_usb_d_cb_trans_done+0x148>)
    4dda:	4798      	blx	r3
    4ddc:	e78e      	b.n	4cfc <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    4dde:	4a0d      	ldr	r2, [pc, #52]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4de0:	0143      	lsls	r3, r0, #5
    4de2:	18d1      	adds	r1, r2, r3
    4de4:	2004      	movs	r0, #4
    4de6:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    4de8:	5cd3      	ldrb	r3, [r2, r3]
    4dea:	b12b      	cbz	r3, 4df8 <_usb_d_cb_trans_done+0x128>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    4dec:	4b09      	ldr	r3, [pc, #36]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4dee:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4df2:	2201      	movs	r2, #1
    4df4:	709a      	strb	r2, [r3, #2]
    4df6:	e781      	b.n	4cfc <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    4df8:	2302      	movs	r3, #2
    4dfa:	708b      	strb	r3, [r1, #2]
			return;
    4dfc:	e786      	b.n	4d0c <_usb_d_cb_trans_done+0x3c>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    4dfe:	4b05      	ldr	r3, [pc, #20]	; (4e14 <_usb_d_cb_trans_done+0x144>)
    4e00:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    4e04:	2200      	movs	r2, #0
    4e06:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    4e08:	2205      	movs	r2, #5
    4e0a:	70da      	strb	r2, [r3, #3]
    4e0c:	e776      	b.n	4cfc <_usb_d_cb_trans_done+0x2c>
    4e0e:	bf00      	nop
    4e10:	00004c55 	.word	0x00004c55
    4e14:	2000065c 	.word	0x2000065c
    4e18:	00008699 	.word	0x00008699
    4e1c:	00008841 	.word	0x00008841

00004e20 <usb_d_cb_trans_setup>:
{
    4e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4e24:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    4e26:	4b1c      	ldr	r3, [pc, #112]	; (4e98 <usb_d_cb_trans_setup+0x78>)
    4e28:	4798      	blx	r3
    4e2a:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    4e2c:	4c1b      	ldr	r4, [pc, #108]	; (4e9c <usb_d_cb_trans_setup+0x7c>)
    4e2e:	eb04 1440 	add.w	r4, r4, r0, lsl #5
    4e32:	340c      	adds	r4, #12
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    4e34:	4621      	mov	r1, r4
    4e36:	4628      	mov	r0, r5
    4e38:	4b19      	ldr	r3, [pc, #100]	; (4ea0 <usb_d_cb_trans_setup+0x80>)
    4e3a:	4798      	blx	r3
	if (n != 8) {
    4e3c:	b2c0      	uxtb	r0, r0
    4e3e:	2808      	cmp	r0, #8
    4e40:	d009      	beq.n	4e56 <usb_d_cb_trans_setup+0x36>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    4e42:	2101      	movs	r1, #1
    4e44:	4628      	mov	r0, r5
    4e46:	4c17      	ldr	r4, [pc, #92]	; (4ea4 <usb_d_cb_trans_setup+0x84>)
    4e48:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    4e4a:	2101      	movs	r1, #1
    4e4c:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    4e50:	47a0      	blx	r4
		return;
    4e52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    4e56:	2100      	movs	r1, #0
    4e58:	4628      	mov	r0, r5
    4e5a:	4f12      	ldr	r7, [pc, #72]	; (4ea4 <usb_d_cb_trans_setup+0x84>)
    4e5c:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    4e5e:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    4e62:	2100      	movs	r1, #0
    4e64:	4640      	mov	r0, r8
    4e66:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    4e68:	4b0c      	ldr	r3, [pc, #48]	; (4e9c <usb_d_cb_trans_setup+0x7c>)
    4e6a:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    4e6e:	2201      	movs	r2, #1
    4e70:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    4e72:	695b      	ldr	r3, [r3, #20]
    4e74:	4621      	mov	r1, r4
    4e76:	4628      	mov	r0, r5
    4e78:	4798      	blx	r3
    4e7a:	b108      	cbz	r0, 4e80 <usb_d_cb_trans_setup+0x60>
    4e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    4e80:	4b06      	ldr	r3, [pc, #24]	; (4e9c <usb_d_cb_trans_setup+0x7c>)
    4e82:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    4e86:	2305      	movs	r3, #5
    4e88:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    4e8a:	2101      	movs	r1, #1
    4e8c:	4628      	mov	r0, r5
    4e8e:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    4e90:	2101      	movs	r1, #1
    4e92:	4640      	mov	r0, r8
    4e94:	47b8      	blx	r7
    4e96:	e7f1      	b.n	4e7c <usb_d_cb_trans_setup+0x5c>
    4e98:	00004c55 	.word	0x00004c55
    4e9c:	2000065c 	.word	0x2000065c
    4ea0:	000087e1 	.word	0x000087e1
    4ea4:	00008699 	.word	0x00008699

00004ea8 <usb_d_init>:

int32_t usb_d_init(void)
{
    4ea8:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    4eaa:	4b11      	ldr	r3, [pc, #68]	; (4ef0 <usb_d_init+0x48>)
    4eac:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    4eae:	2800      	cmp	r0, #0
    4eb0:	db1d      	blt.n	4eee <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    4eb2:	4c10      	ldr	r4, [pc, #64]	; (4ef4 <usb_d_init+0x4c>)
    4eb4:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    4eb8:	2100      	movs	r1, #0
    4eba:	4620      	mov	r0, r4
    4ebc:	4b0e      	ldr	r3, [pc, #56]	; (4ef8 <usb_d_init+0x50>)
    4ebe:	4798      	blx	r3
    4ec0:	4623      	mov	r3, r4
    4ec2:	f504 70d0 	add.w	r0, r4, #416	; 0x1a0
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    4ec6:	21ff      	movs	r1, #255	; 0xff
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    4ec8:	4a0c      	ldr	r2, [pc, #48]	; (4efc <usb_d_init+0x54>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    4eca:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    4ecc:	615a      	str	r2, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    4ece:	619a      	str	r2, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    4ed0:	61da      	str	r2, [r3, #28]
    4ed2:	3320      	adds	r3, #32
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    4ed4:	4283      	cmp	r3, r0
    4ed6:	d1f8      	bne.n	4eca <usb_d_init+0x22>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    4ed8:	4909      	ldr	r1, [pc, #36]	; (4f00 <usb_d_init+0x58>)
    4eda:	2000      	movs	r0, #0
    4edc:	4c09      	ldr	r4, [pc, #36]	; (4f04 <usb_d_init+0x5c>)
    4ede:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    4ee0:	4909      	ldr	r1, [pc, #36]	; (4f08 <usb_d_init+0x60>)
    4ee2:	2001      	movs	r0, #1
    4ee4:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    4ee6:	4909      	ldr	r1, [pc, #36]	; (4f0c <usb_d_init+0x64>)
    4ee8:	2002      	movs	r0, #2
    4eea:	47a0      	blx	r4
	return ERR_NONE;
    4eec:	2000      	movs	r0, #0
}
    4eee:	bd10      	pop	{r4, pc}
    4ef0:	00008071 	.word	0x00008071
    4ef4:	2000065c 	.word	0x2000065c
    4ef8:	0000b0e7 	.word	0x0000b0e7
    4efc:	00004c99 	.word	0x00004c99
    4f00:	00004e21 	.word	0x00004e21
    4f04:	00008a49 	.word	0x00008a49
    4f08:	00004c9d 	.word	0x00004c9d
    4f0c:	00004cd1 	.word	0x00004cd1

00004f10 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    4f10:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    4f12:	4b01      	ldr	r3, [pc, #4]	; (4f18 <usb_d_register_callback+0x8>)
    4f14:	4798      	blx	r3
    4f16:	bd08      	pop	{r3, pc}
    4f18:	00008a21 	.word	0x00008a21

00004f1c <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    4f1c:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    4f1e:	4b01      	ldr	r3, [pc, #4]	; (4f24 <usb_d_enable+0x8>)
    4f20:	4798      	blx	r3
}
    4f22:	bd08      	pop	{r3, pc}
    4f24:	00008179 	.word	0x00008179

00004f28 <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    4f28:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    4f2a:	4b01      	ldr	r3, [pc, #4]	; (4f30 <usb_d_attach+0x8>)
    4f2c:	4798      	blx	r3
    4f2e:	bd08      	pop	{r3, pc}
    4f30:	000081e5 	.word	0x000081e5

00004f34 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    4f34:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    4f36:	4b01      	ldr	r3, [pc, #4]	; (4f3c <usb_d_set_address+0x8>)
    4f38:	4798      	blx	r3
    4f3a:	bd08      	pop	{r3, pc}
    4f3c:	000081f7 	.word	0x000081f7

00004f40 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    4f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f42:	4606      	mov	r6, r0
    4f44:	460c      	mov	r4, r1
    4f46:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    4f48:	4b0f      	ldr	r3, [pc, #60]	; (4f88 <usb_d_ep_init+0x48>)
    4f4a:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    4f4c:	2800      	cmp	r0, #0
    4f4e:	da14      	bge.n	4f7a <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    4f50:	20ff      	movs	r0, #255	; 0xff
    4f52:	4b0d      	ldr	r3, [pc, #52]	; (4f88 <usb_d_ep_init+0x48>)
    4f54:	4798      	blx	r3
		if (ep_index < 0) {
    4f56:	1e05      	subs	r5, r0, #0
    4f58:	db12      	blt.n	4f80 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    4f5a:	463a      	mov	r2, r7
    4f5c:	4621      	mov	r1, r4
    4f5e:	4630      	mov	r0, r6
    4f60:	4b0a      	ldr	r3, [pc, #40]	; (4f8c <usb_d_ep_init+0x4c>)
    4f62:	4798      	blx	r3
	if (rc < 0) {
    4f64:	2800      	cmp	r0, #0
    4f66:	db0d      	blt.n	4f84 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    4f68:	4b09      	ldr	r3, [pc, #36]	; (4f90 <usb_d_ep_init+0x50>)
    4f6a:	0168      	lsls	r0, r5, #5
    4f6c:	181a      	adds	r2, r3, r0
    4f6e:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    4f70:	f004 0403 	and.w	r4, r4, #3
    4f74:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    4f76:	2000      	movs	r0, #0
    4f78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    4f7a:	f06f 0013 	mvn.w	r0, #19
    4f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    4f80:	f06f 0014 	mvn.w	r0, #20
}
    4f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4f86:	bf00      	nop
    4f88:	00004c55 	.word	0x00004c55
    4f8c:	00008205 	.word	0x00008205
    4f90:	2000065c 	.word	0x2000065c

00004f94 <usb_d_ep0_init>:
{
    4f94:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    4f96:	4602      	mov	r2, r0
    4f98:	2100      	movs	r1, #0
    4f9a:	4608      	mov	r0, r1
    4f9c:	4b01      	ldr	r3, [pc, #4]	; (4fa4 <usb_d_ep0_init+0x10>)
    4f9e:	4798      	blx	r3
}
    4fa0:	bd08      	pop	{r3, pc}
    4fa2:	bf00      	nop
    4fa4:	00004f41 	.word	0x00004f41

00004fa8 <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    4fa8:	b538      	push	{r3, r4, r5, lr}
    4faa:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    4fac:	4b06      	ldr	r3, [pc, #24]	; (4fc8 <usb_d_ep_deinit+0x20>)
    4fae:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    4fb0:	1e04      	subs	r4, r0, #0
    4fb2:	db07      	blt.n	4fc4 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    4fb4:	4628      	mov	r0, r5
    4fb6:	4b05      	ldr	r3, [pc, #20]	; (4fcc <usb_d_ep_deinit+0x24>)
    4fb8:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    4fba:	4805      	ldr	r0, [pc, #20]	; (4fd0 <usb_d_ep_deinit+0x28>)
    4fbc:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    4fc0:	23ff      	movs	r3, #255	; 0xff
    4fc2:	7043      	strb	r3, [r0, #1]
    4fc4:	bd38      	pop	{r3, r4, r5, pc}
    4fc6:	bf00      	nop
    4fc8:	00004c55 	.word	0x00004c55
    4fcc:	0000831d 	.word	0x0000831d
    4fd0:	2000065c 	.word	0x2000065c

00004fd4 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    4fd4:	b538      	push	{r3, r4, r5, lr}
    4fd6:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    4fd8:	4b0e      	ldr	r3, [pc, #56]	; (5014 <usb_d_ep_enable+0x40>)
    4fda:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    4fdc:	1e04      	subs	r4, r0, #0
    4fde:	db16      	blt.n	500e <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    4fe0:	0163      	lsls	r3, r4, #5
    4fe2:	4a0d      	ldr	r2, [pc, #52]	; (5018 <usb_d_ep_enable+0x44>)
    4fe4:	5cd3      	ldrb	r3, [r2, r3]
    4fe6:	2b00      	cmp	r3, #0
    4fe8:	bf0c      	ite	eq
    4fea:	2202      	moveq	r2, #2
    4fec:	2201      	movne	r2, #1
    4fee:	4b0a      	ldr	r3, [pc, #40]	; (5018 <usb_d_ep_enable+0x44>)
    4ff0:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4ff4:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    4ff6:	4628      	mov	r0, r5
    4ff8:	4b08      	ldr	r3, [pc, #32]	; (501c <usb_d_ep_enable+0x48>)
    4ffa:	4798      	blx	r3
	if (rc < 0) {
    4ffc:	2800      	cmp	r0, #0
    4ffe:	db00      	blt.n	5002 <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    5000:	bd38      	pop	{r3, r4, r5, pc}
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    5002:	4b05      	ldr	r3, [pc, #20]	; (5018 <usb_d_ep_enable+0x44>)
    5004:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    5008:	2300      	movs	r3, #0
    500a:	70a3      	strb	r3, [r4, #2]
    500c:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    500e:	f06f 0011 	mvn.w	r0, #17
    5012:	e7f5      	b.n	5000 <usb_d_ep_enable+0x2c>
    5014:	00004c55 	.word	0x00004c55
    5018:	2000065c 	.word	0x2000065c
    501c:	000083e1 	.word	0x000083e1

00005020 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    5020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5024:	b086      	sub	sp, #24
    5026:	4604      	mov	r4, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    5028:	7a07      	ldrb	r7, [r0, #8]
    502a:	4638      	mov	r0, r7
    502c:	4b3f      	ldr	r3, [pc, #252]	; (512c <usb_d_ep_transfer+0x10c>)
    502e:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    5030:	7a65      	ldrb	r5, [r4, #9]
	uint32_t              len = xfer->size;
    5032:	f8d4 8004 	ldr.w	r8, [r4, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    5036:	1e06      	subs	r6, r0, #0
    5038:	db72      	blt.n	5120 <usb_d_ep_transfer+0x100>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    503a:	a804      	add	r0, sp, #16
    503c:	4b3c      	ldr	r3, [pc, #240]	; (5130 <usb_d_ep_transfer+0x110>)
    503e:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    5040:	4b3c      	ldr	r3, [pc, #240]	; (5134 <usb_d_ep_transfer+0x114>)
    5042:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    5046:	789b      	ldrb	r3, [r3, #2]
    5048:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    504c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    5050:	b2db      	uxtb	r3, r3
    5052:	2b01      	cmp	r3, #1
    5054:	d011      	beq.n	507a <usb_d_ep_transfer+0x5a>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    5056:	a804      	add	r0, sp, #16
    5058:	4b37      	ldr	r3, [pc, #220]	; (5138 <usb_d_ep_transfer+0x118>)
    505a:	4798      	blx	r3
		switch (state) {
    505c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    5060:	b2db      	uxtb	r3, r3
    5062:	2b05      	cmp	r3, #5
    5064:	d05f      	beq.n	5126 <usb_d_ep_transfer+0x106>
    5066:	2b06      	cmp	r3, #6
    5068:	d023      	beq.n	50b2 <usb_d_ep_transfer+0x92>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    506a:	2b00      	cmp	r3, #0
    506c:	bf0c      	ite	eq
    506e:	f06f 0012 	mvneq.w	r0, #18
    5072:	2001      	movne	r0, #1
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
	return rc;
}
    5074:	b006      	add	sp, #24
    5076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    507a:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 5134 <usb_d_ep_transfer+0x114>
    507e:	ea4f 1946 	mov.w	r9, r6, lsl #5
    5082:	eb0a 0309 	add.w	r3, sl, r9
    5086:	2203      	movs	r2, #3
    5088:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    508a:	a804      	add	r0, sp, #16
    508c:	4b2a      	ldr	r3, [pc, #168]	; (5138 <usb_d_ep_transfer+0x118>)
    508e:	4798      	blx	r3
	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    5090:	f81a 3009 	ldrb.w	r3, [sl, r9]
    5094:	b183      	cbz	r3, 50b8 <usb_d_ep_transfer+0x98>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5096:	7a22      	ldrb	r2, [r4, #8]
    5098:	3500      	adds	r5, #0
    509a:	bf18      	it	ne
    509c:	2501      	movne	r5, #1
	struct usb_d_transfer trans
    509e:	6823      	ldr	r3, [r4, #0]
    50a0:	9301      	str	r3, [sp, #4]
    50a2:	f8cd 8008 	str.w	r8, [sp, #8]
    50a6:	f017 0f80 	tst.w	r7, #128	; 0x80
    50aa:	d119      	bne.n	50e0 <usb_d_ep_transfer+0xc0>
    50ac:	f002 030f 	and.w	r3, r2, #15
    50b0:	e018      	b.n	50e4 <usb_d_ep_transfer+0xc4>
			return -USB_ERROR;
    50b2:	f06f 000f 	mvn.w	r0, #15
    50b6:	e7dd      	b.n	5074 <usb_d_ep_transfer+0x54>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    50b8:	4b1e      	ldr	r3, [pc, #120]	; (5134 <usb_d_ep_transfer+0x114>)
    50ba:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    50be:	7cda      	ldrb	r2, [r3, #19]
    50c0:	7c9d      	ldrb	r5, [r3, #18]
    50c2:	eb05 2502 	add.w	r5, r5, r2, lsl #8
    50c6:	b2ad      	uxth	r5, r5
		if (req_len == 0) {
    50c8:	b9a5      	cbnz	r5, 50f4 <usb_d_ep_transfer+0xd4>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    50ca:	4b1a      	ldr	r3, [pc, #104]	; (5134 <usb_d_ep_transfer+0x114>)
    50cc:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    50d0:	2304      	movs	r3, #4
    50d2:	70b3      	strb	r3, [r6, #2]
			len                 = 0;
    50d4:	2300      	movs	r3, #0
			zlp                 = true;
    50d6:	2501      	movs	r5, #1
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    50d8:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    50da:	6821      	ldr	r1, [r4, #0]
    50dc:	9101      	str	r1, [sp, #4]
    50de:	9302      	str	r3, [sp, #8]
    50e0:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    50e4:	f88d 300c 	strb.w	r3, [sp, #12]
    50e8:	f88d 500d 	strb.w	r5, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    50ec:	a801      	add	r0, sp, #4
    50ee:	4b13      	ldr	r3, [pc, #76]	; (513c <usb_d_ep_transfer+0x11c>)
    50f0:	4798      	blx	r3
	return rc;
    50f2:	e7bf      	b.n	5074 <usb_d_ep_transfer+0x54>
    50f4:	4643      	mov	r3, r8
    50f6:	45a8      	cmp	r8, r5
    50f8:	bf28      	it	cs
    50fa:	462b      	movcs	r3, r5
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    50fc:	4a0d      	ldr	r2, [pc, #52]	; (5134 <usb_d_ep_transfer+0x114>)
    50fe:	eb02 1646 	add.w	r6, r2, r6, lsl #5
			if (dir) {
    5102:	f996 200c 	ldrsb.w	r2, [r6, #12]
    5106:	2a00      	cmp	r2, #0
    5108:	db05      	blt.n	5116 <usb_d_ep_transfer+0xf6>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    510a:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    510c:	6821      	ldr	r1, [r4, #0]
    510e:	9101      	str	r1, [sp, #4]
    5110:	9302      	str	r3, [sp, #8]
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5112:	2500      	movs	r5, #0
    5114:	e7ca      	b.n	50ac <usb_d_ep_transfer+0x8c>
				zlp = (req_len > len);
    5116:	429d      	cmp	r5, r3
    5118:	bf94      	ite	ls
    511a:	2500      	movls	r5, #0
    511c:	2501      	movhi	r5, #1
    511e:	e7db      	b.n	50d8 <usb_d_ep_transfer+0xb8>
		return -USB_ERR_PARAM;
    5120:	f06f 0011 	mvn.w	r0, #17
    5124:	e7a6      	b.n	5074 <usb_d_ep_transfer+0x54>
			return USB_HALTED;
    5126:	2002      	movs	r0, #2
    5128:	e7a4      	b.n	5074 <usb_d_ep_transfer+0x54>
    512a:	bf00      	nop
    512c:	00004c55 	.word	0x00004c55
    5130:	0000404d 	.word	0x0000404d
    5134:	2000065c 	.word	0x2000065c
    5138:	0000405b 	.word	0x0000405b
    513c:	00008841 	.word	0x00008841

00005140 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    5140:	b538      	push	{r3, r4, r5, lr}
    5142:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    5144:	b141      	cbz	r1, 5158 <usb_d_ep_halt+0x18>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    5146:	2901      	cmp	r1, #1
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    5148:	bf0c      	ite	eq
    514a:	2101      	moveq	r1, #1
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    514c:	2102      	movne	r1, #2
    514e:	4b13      	ldr	r3, [pc, #76]	; (519c <usb_d_ep_halt+0x5c>)
    5150:	4798      	blx	r3
    5152:	4603      	mov	r3, r0
	}
}
    5154:	4618      	mov	r0, r3
    5156:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    5158:	4b11      	ldr	r3, [pc, #68]	; (51a0 <usb_d_ep_halt+0x60>)
    515a:	4798      	blx	r3
	if (ep_index < 0) {
    515c:	1e05      	subs	r5, r0, #0
    515e:	db19      	blt.n	5194 <usb_d_ep_halt+0x54>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    5160:	2102      	movs	r1, #2
    5162:	4620      	mov	r0, r4
    5164:	4b0d      	ldr	r3, [pc, #52]	; (519c <usb_d_ep_halt+0x5c>)
    5166:	4798      	blx	r3
    5168:	4603      	mov	r3, r0
    516a:	2800      	cmp	r0, #0
    516c:	d0f2      	beq.n	5154 <usb_d_ep_halt+0x14>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    516e:	2100      	movs	r1, #0
    5170:	4620      	mov	r0, r4
    5172:	4b0a      	ldr	r3, [pc, #40]	; (519c <usb_d_ep_halt+0x5c>)
    5174:	4798      	blx	r3
		if (rc < 0) {
    5176:	1e03      	subs	r3, r0, #0
    5178:	dbec      	blt.n	5154 <usb_d_ep_halt+0x14>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    517a:	4b0a      	ldr	r3, [pc, #40]	; (51a4 <usb_d_ep_halt+0x64>)
    517c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    5180:	2201      	movs	r2, #1
    5182:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    5184:	2103      	movs	r1, #3
    5186:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    5188:	69db      	ldr	r3, [r3, #28]
    518a:	2200      	movs	r2, #0
    518c:	4620      	mov	r0, r4
    518e:	4798      	blx	r3
	return ERR_NONE;
    5190:	2300      	movs	r3, #0
    5192:	e7df      	b.n	5154 <usb_d_ep_halt+0x14>
		return -USB_ERR_PARAM;
    5194:	f06f 0311 	mvn.w	r3, #17
    5198:	e7dc      	b.n	5154 <usb_d_ep_halt+0x14>
    519a:	bf00      	nop
    519c:	00008699 	.word	0x00008699
    51a0:	00004c55 	.word	0x00004c55
    51a4:	2000065c 	.word	0x2000065c

000051a8 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    51a8:	b538      	push	{r3, r4, r5, lr}
    51aa:	460d      	mov	r5, r1
    51ac:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    51ae:	4b0e      	ldr	r3, [pc, #56]	; (51e8 <usb_d_ep_register_callback+0x40>)
    51b0:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    51b2:	4b0e      	ldr	r3, [pc, #56]	; (51ec <usb_d_ep_register_callback+0x44>)
    51b4:	2c00      	cmp	r4, #0
    51b6:	bf08      	it	eq
    51b8:	461c      	moveq	r4, r3
	if (ep_index < 0) {
    51ba:	2800      	cmp	r0, #0
    51bc:	db13      	blt.n	51e6 <usb_d_ep_register_callback+0x3e>
		return;
	}
	switch (type) {
    51be:	2d01      	cmp	r5, #1
    51c0:	d008      	beq.n	51d4 <usb_d_ep_register_callback+0x2c>
    51c2:	b115      	cbz	r5, 51ca <usb_d_ep_register_callback+0x22>
    51c4:	2d02      	cmp	r5, #2
    51c6:	d00a      	beq.n	51de <usb_d_ep_register_callback+0x36>
    51c8:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    51ca:	4b09      	ldr	r3, [pc, #36]	; (51f0 <usb_d_ep_register_callback+0x48>)
    51cc:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    51d0:	6144      	str	r4, [r0, #20]
		break;
    51d2:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    51d4:	4b06      	ldr	r3, [pc, #24]	; (51f0 <usb_d_ep_register_callback+0x48>)
    51d6:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    51da:	6184      	str	r4, [r0, #24]
		break;
    51dc:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    51de:	4b04      	ldr	r3, [pc, #16]	; (51f0 <usb_d_ep_register_callback+0x48>)
    51e0:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    51e4:	61c4      	str	r4, [r0, #28]
    51e6:	bd38      	pop	{r3, r4, r5, pc}
    51e8:	00004c55 	.word	0x00004c55
    51ec:	00004c99 	.word	0x00004c99
    51f0:	2000065c 	.word	0x2000065c

000051f4 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    51f4:	b900      	cbnz	r0, 51f8 <assert+0x4>
		__asm("BKPT #0");
    51f6:	be00      	bkpt	0x0000
    51f8:	4770      	bx	lr

000051fa <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    51fa:	6803      	ldr	r3, [r0, #0]
    51fc:	b14b      	cbz	r3, 5212 <is_list_element+0x18>
		if (it == element) {
    51fe:	428b      	cmp	r3, r1
    5200:	d009      	beq.n	5216 <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    5202:	681b      	ldr	r3, [r3, #0]
    5204:	b11b      	cbz	r3, 520e <is_list_element+0x14>
		if (it == element) {
    5206:	4299      	cmp	r1, r3
    5208:	d1fb      	bne.n	5202 <is_list_element+0x8>
			return true;
    520a:	2001      	movs	r0, #1
		}
	}

	return false;
}
    520c:	4770      	bx	lr
	return false;
    520e:	2000      	movs	r0, #0
    5210:	4770      	bx	lr
    5212:	2000      	movs	r0, #0
    5214:	4770      	bx	lr
			return true;
    5216:	2001      	movs	r0, #1
    5218:	4770      	bx	lr
	...

0000521c <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    521c:	b538      	push	{r3, r4, r5, lr}
    521e:	4604      	mov	r4, r0
    5220:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    5222:	4b06      	ldr	r3, [pc, #24]	; (523c <list_insert_as_head+0x20>)
    5224:	4798      	blx	r3
    5226:	f080 0001 	eor.w	r0, r0, #1
    522a:	2239      	movs	r2, #57	; 0x39
    522c:	4904      	ldr	r1, [pc, #16]	; (5240 <list_insert_as_head+0x24>)
    522e:	b2c0      	uxtb	r0, r0
    5230:	4b04      	ldr	r3, [pc, #16]	; (5244 <list_insert_as_head+0x28>)
    5232:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    5234:	6823      	ldr	r3, [r4, #0]
    5236:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    5238:	6025      	str	r5, [r4, #0]
    523a:	bd38      	pop	{r3, r4, r5, pc}
    523c:	000051fb 	.word	0x000051fb
    5240:	0000bc80 	.word	0x0000bc80
    5244:	000051f5 	.word	0x000051f5

00005248 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    5248:	6803      	ldr	r3, [r0, #0]
    524a:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    524c:	6001      	str	r1, [r0, #0]
    524e:	4770      	bx	lr

00005250 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    5250:	b570      	push	{r4, r5, r6, lr}
    5252:	4605      	mov	r5, r0
    5254:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    5256:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    5258:	4b0a      	ldr	r3, [pc, #40]	; (5284 <list_insert_at_end+0x34>)
    525a:	4798      	blx	r3
    525c:	f080 0001 	eor.w	r0, r0, #1
    5260:	224f      	movs	r2, #79	; 0x4f
    5262:	4909      	ldr	r1, [pc, #36]	; (5288 <list_insert_at_end+0x38>)
    5264:	b2c0      	uxtb	r0, r0
    5266:	4b09      	ldr	r3, [pc, #36]	; (528c <list_insert_at_end+0x3c>)
    5268:	4798      	blx	r3

	if (!list->head) {
    526a:	682b      	ldr	r3, [r5, #0]
    526c:	b91b      	cbnz	r3, 5276 <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    526e:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    5270:	6033      	str	r3, [r6, #0]
		return;
    5272:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    5274:	461c      	mov	r4, r3
	while (it->next) {
    5276:	6823      	ldr	r3, [r4, #0]
    5278:	2b00      	cmp	r3, #0
    527a:	d1fb      	bne.n	5274 <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    527c:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    527e:	6033      	str	r3, [r6, #0]
    5280:	bd70      	pop	{r4, r5, r6, pc}
    5282:	bf00      	nop
    5284:	000051fb 	.word	0x000051fb
    5288:	0000bc80 	.word	0x0000bc80
    528c:	000051f5 	.word	0x000051f5

00005290 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    5290:	6803      	ldr	r3, [r0, #0]
    5292:	b10b      	cbz	r3, 5298 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    5294:	681a      	ldr	r2, [r3, #0]
    5296:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    5298:	4618      	mov	r0, r3
    529a:	4770      	bx	lr

0000529c <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    529c:	b570      	push	{r4, r5, r6, lr}
    529e:	460e      	mov	r6, r1
    52a0:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    52a2:	4604      	mov	r4, r0
    52a4:	b178      	cbz	r0, 52c6 <ringbuffer_init+0x2a>
    52a6:	b181      	cbz	r1, 52ca <ringbuffer_init+0x2e>
    52a8:	b1a2      	cbz	r2, 52d4 <ringbuffer_init+0x38>
    52aa:	2001      	movs	r0, #1
    52ac:	2228      	movs	r2, #40	; 0x28
    52ae:	490d      	ldr	r1, [pc, #52]	; (52e4 <ringbuffer_init+0x48>)
    52b0:	4b0d      	ldr	r3, [pc, #52]	; (52e8 <ringbuffer_init+0x4c>)
    52b2:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    52b4:	1e6b      	subs	r3, r5, #1
    52b6:	421d      	tst	r5, r3
    52b8:	d109      	bne.n	52ce <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    52ba:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    52bc:	2000      	movs	r0, #0
    52be:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    52c0:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    52c2:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    52c4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    52c6:	2000      	movs	r0, #0
    52c8:	e7f0      	b.n	52ac <ringbuffer_init+0x10>
    52ca:	2000      	movs	r0, #0
    52cc:	e7ee      	b.n	52ac <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    52ce:	f06f 000c 	mvn.w	r0, #12
    52d2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    52d4:	2228      	movs	r2, #40	; 0x28
    52d6:	4903      	ldr	r1, [pc, #12]	; (52e4 <ringbuffer_init+0x48>)
    52d8:	2000      	movs	r0, #0
    52da:	4b03      	ldr	r3, [pc, #12]	; (52e8 <ringbuffer_init+0x4c>)
    52dc:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    52de:	1e6b      	subs	r3, r5, #1
    52e0:	e7eb      	b.n	52ba <ringbuffer_init+0x1e>
    52e2:	bf00      	nop
    52e4:	0000bca0 	.word	0x0000bca0
    52e8:	000051f5 	.word	0x000051f5

000052ec <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    52ec:	b538      	push	{r3, r4, r5, lr}
    52ee:	460d      	mov	r5, r1
	ASSERT(rb && data);
    52f0:	4604      	mov	r4, r0
    52f2:	b1a0      	cbz	r0, 531e <ringbuffer_get+0x32>
    52f4:	1c08      	adds	r0, r1, #0
    52f6:	bf18      	it	ne
    52f8:	2001      	movne	r0, #1
    52fa:	2240      	movs	r2, #64	; 0x40
    52fc:	490a      	ldr	r1, [pc, #40]	; (5328 <ringbuffer_get+0x3c>)
    52fe:	4b0b      	ldr	r3, [pc, #44]	; (532c <ringbuffer_get+0x40>)
    5300:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    5302:	68a3      	ldr	r3, [r4, #8]
    5304:	68e2      	ldr	r2, [r4, #12]
    5306:	429a      	cmp	r2, r3
    5308:	d00b      	beq.n	5322 <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    530a:	6862      	ldr	r2, [r4, #4]
    530c:	4013      	ands	r3, r2
    530e:	6822      	ldr	r2, [r4, #0]
    5310:	5cd3      	ldrb	r3, [r2, r3]
    5312:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    5314:	68a3      	ldr	r3, [r4, #8]
    5316:	3301      	adds	r3, #1
    5318:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    531a:	2000      	movs	r0, #0
    531c:	bd38      	pop	{r3, r4, r5, pc}
    531e:	2000      	movs	r0, #0
    5320:	e7eb      	b.n	52fa <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    5322:	f06f 0009 	mvn.w	r0, #9
}
    5326:	bd38      	pop	{r3, r4, r5, pc}
    5328:	0000bca0 	.word	0x0000bca0
    532c:	000051f5 	.word	0x000051f5

00005330 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    5330:	b538      	push	{r3, r4, r5, lr}
    5332:	460d      	mov	r5, r1
	ASSERT(rb);
    5334:	4604      	mov	r4, r0
    5336:	2251      	movs	r2, #81	; 0x51
    5338:	490b      	ldr	r1, [pc, #44]	; (5368 <ringbuffer_put+0x38>)
    533a:	3000      	adds	r0, #0
    533c:	bf18      	it	ne
    533e:	2001      	movne	r0, #1
    5340:	4b0a      	ldr	r3, [pc, #40]	; (536c <ringbuffer_put+0x3c>)
    5342:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    5344:	68e3      	ldr	r3, [r4, #12]
    5346:	6862      	ldr	r2, [r4, #4]
    5348:	4013      	ands	r3, r2
    534a:	6822      	ldr	r2, [r4, #0]
    534c:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    534e:	68e3      	ldr	r3, [r4, #12]
    5350:	6861      	ldr	r1, [r4, #4]
    5352:	68a2      	ldr	r2, [r4, #8]
    5354:	1a9a      	subs	r2, r3, r2
    5356:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    5358:	bf84      	itt	hi
    535a:	1a59      	subhi	r1, r3, r1
    535c:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    535e:	3301      	adds	r3, #1
    5360:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    5362:	2000      	movs	r0, #0
    5364:	bd38      	pop	{r3, r4, r5, pc}
    5366:	bf00      	nop
    5368:	0000bca0 	.word	0x0000bca0
    536c:	000051f5 	.word	0x000051f5

00005370 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    5370:	b510      	push	{r4, lr}
	ASSERT(rb);
    5372:	4604      	mov	r4, r0
    5374:	2267      	movs	r2, #103	; 0x67
    5376:	4905      	ldr	r1, [pc, #20]	; (538c <ringbuffer_num+0x1c>)
    5378:	3000      	adds	r0, #0
    537a:	bf18      	it	ne
    537c:	2001      	movne	r0, #1
    537e:	4b04      	ldr	r3, [pc, #16]	; (5390 <ringbuffer_num+0x20>)
    5380:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    5382:	68e0      	ldr	r0, [r4, #12]
    5384:	68a3      	ldr	r3, [r4, #8]
}
    5386:	1ac0      	subs	r0, r0, r3
    5388:	bd10      	pop	{r4, pc}
    538a:	bf00      	nop
    538c:	0000bca0 	.word	0x0000bca0
    5390:	000051f5 	.word	0x000051f5

00005394 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    5394:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    5396:	4a06      	ldr	r2, [pc, #24]	; (53b0 <_sbrk+0x1c>)
    5398:	6812      	ldr	r2, [r2, #0]
    539a:	b122      	cbz	r2, 53a6 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    539c:	4a04      	ldr	r2, [pc, #16]	; (53b0 <_sbrk+0x1c>)
    539e:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    53a0:	4403      	add	r3, r0
    53a2:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    53a4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    53a6:	4903      	ldr	r1, [pc, #12]	; (53b4 <_sbrk+0x20>)
    53a8:	4a01      	ldr	r2, [pc, #4]	; (53b0 <_sbrk+0x1c>)
    53aa:	6011      	str	r1, [r2, #0]
    53ac:	e7f6      	b.n	539c <_sbrk+0x8>
    53ae:	bf00      	nop
    53b0:	200007fc 	.word	0x200007fc
    53b4:	200132d0 	.word	0x200132d0

000053b8 <_adc_get_irq_num>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    53b8:	6940      	ldr	r0, [r0, #20]
    53ba:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    53be:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    53c2:	0a80      	lsrs	r0, r0, #10
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _adc_get_irq_num(const struct _adc_async_device *const device)
{

	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
    53c4:	0040      	lsls	r0, r0, #1
    53c6:	3076      	adds	r0, #118	; 0x76
}
    53c8:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    53cc:	4770      	bx	lr
	...

000053d0 <_adc_init>:
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    53d0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    53d2:	f013 0f01 	tst.w	r3, #1
    53d6:	d11b      	bne.n	5410 <_adc_init+0x40>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    53d8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    53da:	f013 0f03 	tst.w	r3, #3
    53de:	d1fb      	bne.n	53d8 <_adc_init+0x8>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    53e0:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    53e2:	f013 0f02 	tst.w	r3, #2
    53e6:	d00d      	beq.n	5404 <_adc_init+0x34>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    53e8:	8803      	ldrh	r3, [r0, #0]
    53ea:	f023 0302 	bic.w	r3, r3, #2
    53ee:	041b      	lsls	r3, r3, #16
    53f0:	0c1b      	lsrs	r3, r3, #16
    53f2:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    53f4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    53f6:	f013 0f03 	tst.w	r3, #3
    53fa:	d1fb      	bne.n	53f4 <_adc_init+0x24>
    53fc:	6b03      	ldr	r3, [r0, #48]	; 0x30
    53fe:	f013 0f02 	tst.w	r3, #2
    5402:	d1fb      	bne.n	53fc <_adc_init+0x2c>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    5404:	2301      	movs	r3, #1
    5406:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5408:	6b03      	ldr	r3, [r0, #48]	; 0x30
    540a:	f013 0f03 	tst.w	r3, #3
    540e:	d1fb      	bne.n	5408 <_adc_init+0x38>
    5410:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5412:	f013 0f01 	tst.w	r3, #1
    5416:	d1fb      	bne.n	5410 <_adc_init+0x40>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    5418:	2316      	movs	r3, #22
    541a:	4a37      	ldr	r2, [pc, #220]	; (54f8 <_adc_init+0x128>)
    541c:	fb03 2301 	mla	r3, r3, r1, r2
    5420:	889b      	ldrh	r3, [r3, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    5422:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5424:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5426:	f3c3 030b 	ubfx	r3, r3, #0, #12
    542a:	2b00      	cmp	r3, #0
    542c:	d1fa      	bne.n	5424 <_adc_init+0x54>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    542e:	2316      	movs	r3, #22
    5430:	4a31      	ldr	r2, [pc, #196]	; (54f8 <_adc_init+0x128>)
    5432:	fb03 2301 	mla	r3, r3, r1, r2
    5436:	799b      	ldrb	r3, [r3, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    5438:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    543a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    543c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5440:	2b00      	cmp	r3, #0
    5442:	d1fa      	bne.n	543a <_adc_init+0x6a>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    5444:	2316      	movs	r3, #22
    5446:	4a2c      	ldr	r2, [pc, #176]	; (54f8 <_adc_init+0x128>)
    5448:	fb03 2301 	mla	r3, r3, r1, r2
    544c:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    544e:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    5450:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    5452:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5454:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5456:	f3c3 030b 	ubfx	r3, r3, #0, #12
    545a:	2b00      	cmp	r3, #0
    545c:	d1fa      	bne.n	5454 <_adc_init+0x84>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    545e:	2316      	movs	r3, #22
    5460:	4a25      	ldr	r2, [pc, #148]	; (54f8 <_adc_init+0x128>)
    5462:	fb03 2301 	mla	r3, r3, r1, r2
    5466:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    5468:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    546a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    546c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5470:	2b00      	cmp	r3, #0
    5472:	d1fa      	bne.n	546a <_adc_init+0x9a>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    5474:	2316      	movs	r3, #22
    5476:	4a20      	ldr	r2, [pc, #128]	; (54f8 <_adc_init+0x128>)
    5478:	fb03 2301 	mla	r3, r3, r1, r2
    547c:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    547e:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5480:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5482:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5486:	2b00      	cmp	r3, #0
    5488:	d1fa      	bne.n	5480 <_adc_init+0xb0>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    548a:	2316      	movs	r3, #22
    548c:	4a1a      	ldr	r2, [pc, #104]	; (54f8 <_adc_init+0x128>)
    548e:	fb03 2301 	mla	r3, r3, r1, r2
    5492:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    5494:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5496:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5498:	f013 0f80 	tst.w	r3, #128	; 0x80
    549c:	d1fb      	bne.n	5496 <_adc_init+0xc6>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    549e:	2316      	movs	r3, #22
    54a0:	4a15      	ldr	r2, [pc, #84]	; (54f8 <_adc_init+0x128>)
    54a2:	fb03 2301 	mla	r3, r3, r1, r2
    54a6:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    54a8:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    54aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
    54ac:	f413 7f80 	tst.w	r3, #256	; 0x100
    54b0:	d1fb      	bne.n	54aa <_adc_init+0xda>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    54b2:	2316      	movs	r3, #22
    54b4:	4a10      	ldr	r2, [pc, #64]	; (54f8 <_adc_init+0x128>)
    54b6:	fb03 2301 	mla	r3, r3, r1, r2
    54ba:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    54bc:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    54be:	6b03      	ldr	r3, [r0, #48]	; 0x30
    54c0:	f413 7f00 	tst.w	r3, #512	; 0x200
    54c4:	d1fb      	bne.n	54be <_adc_init+0xee>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    54c6:	2316      	movs	r3, #22
    54c8:	4a0b      	ldr	r2, [pc, #44]	; (54f8 <_adc_init+0x128>)
    54ca:	fb03 2301 	mla	r3, r3, r1, r2
    54ce:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    54d0:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    54d2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    54d4:	f413 6f80 	tst.w	r3, #1024	; 0x400
    54d8:	d1fb      	bne.n	54d2 <_adc_init+0x102>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    54da:	2216      	movs	r2, #22
    54dc:	4b06      	ldr	r3, [pc, #24]	; (54f8 <_adc_init+0x128>)
    54de:	fb02 3101 	mla	r1, r2, r1, r3
    54e2:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    54e4:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    54e6:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    54e8:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    54ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
    54ec:	f013 0f03 	tst.w	r3, #3
    54f0:	d1fb      	bne.n	54ea <_adc_init+0x11a>

	return ERR_NONE;
}
    54f2:	2000      	movs	r0, #0
    54f4:	4770      	bx	lr
    54f6:	bf00      	nop
    54f8:	0000bcc4 	.word	0x0000bcc4

000054fc <_adc_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
    54fc:	b508      	push	{r3, lr}
	void *const hw      = device->hw;
    54fe:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
    5500:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
    5504:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
    5508:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
    550a:	f013 0f01 	tst.w	r3, #1
    550e:	d106      	bne.n	551e <_adc_interrupt_handler+0x22>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
    5510:	f013 0f02 	tst.w	r3, #2
    5514:	d10d      	bne.n	5532 <_adc_interrupt_handler+0x36>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
    5516:	f013 0f04 	tst.w	r3, #4
    551a:	d111      	bne.n	5540 <_adc_interrupt_handler+0x44>
    551c:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    551e:	2301      	movs	r3, #1
    5520:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
    5524:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
    5528:	6883      	ldr	r3, [r0, #8]
    552a:	b292      	uxth	r2, r2
    552c:	2100      	movs	r1, #0
    552e:	4798      	blx	r3
    5530:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    5532:	2302      	movs	r3, #2
    5534:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
    5538:	6843      	ldr	r3, [r0, #4]
    553a:	2100      	movs	r1, #0
    553c:	4798      	blx	r3
    553e:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
    5540:	2304      	movs	r3, #4
    5542:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
    5546:	6803      	ldr	r3, [r0, #0]
    5548:	2100      	movs	r1, #0
    554a:	4798      	blx	r3
	}
}
    554c:	e7e6      	b.n	551c <_adc_interrupt_handler+0x20>
	...

00005550 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    5550:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    5554:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    5558:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    555c:	b148      	cbz	r0, 5572 <_adc_get_regs+0x22>
    555e:	2801      	cmp	r0, #1
    5560:	d009      	beq.n	5576 <_adc_get_regs+0x26>
{
    5562:	b508      	push	{r3, lr}
	ASSERT(false);
    5564:	228c      	movs	r2, #140	; 0x8c
    5566:	4905      	ldr	r1, [pc, #20]	; (557c <_adc_get_regs+0x2c>)
    5568:	2000      	movs	r0, #0
    556a:	4b05      	ldr	r3, [pc, #20]	; (5580 <_adc_get_regs+0x30>)
    556c:	4798      	blx	r3
	return 0;
    556e:	2000      	movs	r0, #0
    5570:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    5572:	2000      	movs	r0, #0
    5574:	4770      	bx	lr
    5576:	2001      	movs	r0, #1
    5578:	4770      	bx	lr
    557a:	bf00      	nop
    557c:	0000bcf0 	.word	0x0000bcf0
    5580:	000051f5 	.word	0x000051f5

00005584 <_adc_async_init>:
{
    5584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5588:	460c      	mov	r4, r1
	ASSERT(device);
    558a:	4605      	mov	r5, r0
    558c:	22e6      	movs	r2, #230	; 0xe6
    558e:	493b      	ldr	r1, [pc, #236]	; (567c <_adc_async_init+0xf8>)
    5590:	3000      	adds	r0, #0
    5592:	bf18      	it	ne
    5594:	2001      	movne	r0, #1
    5596:	4b3a      	ldr	r3, [pc, #232]	; (5680 <_adc_async_init+0xfc>)
    5598:	4798      	blx	r3
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
    559a:	4620      	mov	r0, r4
    559c:	4b39      	ldr	r3, [pc, #228]	; (5684 <_adc_async_init+0x100>)
    559e:	4798      	blx	r3
    55a0:	4601      	mov	r1, r0
    55a2:	4620      	mov	r0, r4
    55a4:	4b38      	ldr	r3, [pc, #224]	; (5688 <_adc_async_init+0x104>)
    55a6:	4798      	blx	r3
	if (init_status) {
    55a8:	4606      	mov	r6, r0
    55aa:	b110      	cbz	r0, 55b2 <_adc_async_init+0x2e>
}
    55ac:	4630      	mov	r0, r6
    55ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	device->hw = hw;
    55b2:	616c      	str	r4, [r5, #20]
	if (hw == ADC0) {
    55b4:	4b35      	ldr	r3, [pc, #212]	; (568c <_adc_async_init+0x108>)
    55b6:	429c      	cmp	r4, r3
    55b8:	d05c      	beq.n	5674 <_adc_async_init+0xf0>
	if (hw == ADC1) {
    55ba:	4b35      	ldr	r3, [pc, #212]	; (5690 <_adc_async_init+0x10c>)
    55bc:	429c      	cmp	r4, r3
		_adc1_dev = dev;
    55be:	bf04      	itt	eq
    55c0:	4b34      	ldreq	r3, [pc, #208]	; (5694 <_adc_async_init+0x110>)
    55c2:	605d      	streq	r5, [r3, #4]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
    55c4:	4628      	mov	r0, r5
    55c6:	4f34      	ldr	r7, [pc, #208]	; (5698 <_adc_async_init+0x114>)
    55c8:	47b8      	blx	r7
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    55ca:	0943      	lsrs	r3, r0, #5
    55cc:	f000 001f 	and.w	r0, r0, #31
    55d0:	2401      	movs	r4, #1
    55d2:	fa04 f000 	lsl.w	r0, r4, r0
    55d6:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 569c <_adc_async_init+0x118>
    55da:	3320      	adds	r3, #32
    55dc:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    55e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    55e4:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
    55e8:	4628      	mov	r0, r5
    55ea:	47b8      	blx	r7
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    55ec:	0943      	lsrs	r3, r0, #5
    55ee:	f000 001f 	and.w	r0, r0, #31
    55f2:	fa04 f000 	lsl.w	r0, r4, r0
    55f6:	3360      	adds	r3, #96	; 0x60
    55f8:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
    55fc:	4628      	mov	r0, r5
    55fe:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5600:	0943      	lsrs	r3, r0, #5
    5602:	f000 001f 	and.w	r0, r0, #31
    5606:	4084      	lsls	r4, r0
    5608:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
    560c:	4628      	mov	r0, r5
    560e:	47b8      	blx	r7
    5610:	3001      	adds	r0, #1
    5612:	b280      	uxth	r0, r0
    5614:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    5616:	2b00      	cmp	r3, #0
    5618:	dbc8      	blt.n	55ac <_adc_async_init+0x28>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    561a:	095b      	lsrs	r3, r3, #5
    561c:	f000 001f 	and.w	r0, r0, #31
    5620:	2201      	movs	r2, #1
    5622:	fa02 f000 	lsl.w	r0, r2, r0
    5626:	3320      	adds	r3, #32
    5628:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    562c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5630:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
    5634:	4628      	mov	r0, r5
    5636:	47b8      	blx	r7
    5638:	3001      	adds	r0, #1
    563a:	b280      	uxth	r0, r0
    563c:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    563e:	2b00      	cmp	r3, #0
    5640:	dbb4      	blt.n	55ac <_adc_async_init+0x28>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5642:	095b      	lsrs	r3, r3, #5
    5644:	f000 001f 	and.w	r0, r0, #31
    5648:	2201      	movs	r2, #1
    564a:	fa02 f000 	lsl.w	r0, r2, r0
    564e:	3360      	adds	r3, #96	; 0x60
    5650:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
    5654:	4628      	mov	r0, r5
    5656:	47b8      	blx	r7
    5658:	3001      	adds	r0, #1
    565a:	b280      	uxth	r0, r0
    565c:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    565e:	2b00      	cmp	r3, #0
    5660:	dba4      	blt.n	55ac <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5662:	095b      	lsrs	r3, r3, #5
    5664:	f000 001f 	and.w	r0, r0, #31
    5668:	2201      	movs	r2, #1
    566a:	fa02 f000 	lsl.w	r0, r2, r0
    566e:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
    5672:	e79b      	b.n	55ac <_adc_async_init+0x28>
		_adc0_dev = dev;
    5674:	4b07      	ldr	r3, [pc, #28]	; (5694 <_adc_async_init+0x110>)
    5676:	601d      	str	r5, [r3, #0]
    5678:	e7a4      	b.n	55c4 <_adc_async_init+0x40>
    567a:	bf00      	nop
    567c:	0000bcf0 	.word	0x0000bcf0
    5680:	000051f5 	.word	0x000051f5
    5684:	00005551 	.word	0x00005551
    5688:	000053d1 	.word	0x000053d1
    568c:	43001c00 	.word	0x43001c00
    5690:	43002000 	.word	0x43002000
    5694:	20000800 	.word	0x20000800
    5698:	000053b9 	.word	0x000053b9
    569c:	e000e100 	.word	0xe000e100

000056a0 <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
    56a0:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
    56a2:	8813      	ldrh	r3, [r2, #0]
    56a4:	b29b      	uxth	r3, r3
    56a6:	f043 0302 	orr.w	r3, r3, #2
    56aa:	8013      	strh	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    56ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
    56ae:	f013 0f03 	tst.w	r3, #3
    56b2:	d1fb      	bne.n	56ac <_adc_async_enable_channel+0xc>
}
    56b4:	4770      	bx	lr

000056b6 <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    56b6:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
    56b8:	88db      	ldrh	r3, [r3, #6]
    56ba:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    56be:	2b03      	cmp	r3, #3
}
    56c0:	bf0c      	ite	eq
    56c2:	2001      	moveq	r0, #1
    56c4:	2002      	movne	r0, #2
    56c6:	4770      	bx	lr

000056c8 <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
    56c8:	6942      	ldr	r2, [r0, #20]
}

static inline void hri_adc_set_SWTRIG_START_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
    56ca:	7d13      	ldrb	r3, [r2, #20]
    56cc:	f043 0302 	orr.w	r3, r3, #2
    56d0:	7513      	strb	r3, [r2, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    56d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
    56d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
    56d8:	2b00      	cmp	r3, #0
    56da:	d1fa      	bne.n	56d2 <_adc_async_convert+0xa>
}
    56dc:	4770      	bx	lr

000056de <_adc_async_set_irq_state>:
	void *const hw = device->hw;
    56de:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
    56e0:	2a01      	cmp	r2, #1
    56e2:	d007      	beq.n	56f4 <_adc_async_set_irq_state+0x16>
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
    56e4:	2a02      	cmp	r2, #2
    56e6:	d00e      	beq.n	5706 <_adc_async_set_irq_state+0x28>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
    56e8:	b91a      	cbnz	r2, 56f2 <_adc_async_set_irq_state+0x14>
	if (value == 0x0) {
    56ea:	b1ab      	cbz	r3, 5718 <_adc_async_set_irq_state+0x3a>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
    56ec:	2301      	movs	r3, #1
    56ee:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    56f2:	4770      	bx	lr
	if (value == 0x0) {
    56f4:	b91b      	cbnz	r3, 56fe <_adc_async_set_irq_state+0x20>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
    56f6:	2304      	movs	r3, #4
    56f8:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    56fc:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
    56fe:	2304      	movs	r3, #4
    5700:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    5704:	4770      	bx	lr
	if (value == 0x0) {
    5706:	b91b      	cbnz	r3, 5710 <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
    5708:	2302      	movs	r3, #2
    570a:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    570e:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
    5710:	2302      	movs	r3, #2
    5712:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    5716:	4770      	bx	lr
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
    5718:	2301      	movs	r3, #1
    571a:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    571e:	4770      	bx	lr

00005720 <ADC0_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
    5720:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    5722:	4b02      	ldr	r3, [pc, #8]	; (572c <ADC0_0_Handler+0xc>)
    5724:	6818      	ldr	r0, [r3, #0]
    5726:	4b02      	ldr	r3, [pc, #8]	; (5730 <ADC0_0_Handler+0x10>)
    5728:	4798      	blx	r3
    572a:	bd08      	pop	{r3, pc}
    572c:	20000800 	.word	0x20000800
    5730:	000054fd 	.word	0x000054fd

00005734 <ADC0_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC0_1_Handler(void)
{
    5734:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    5736:	4b02      	ldr	r3, [pc, #8]	; (5740 <ADC0_1_Handler+0xc>)
    5738:	6818      	ldr	r0, [r3, #0]
    573a:	4b02      	ldr	r3, [pc, #8]	; (5744 <ADC0_1_Handler+0x10>)
    573c:	4798      	blx	r3
    573e:	bd08      	pop	{r3, pc}
    5740:	20000800 	.word	0x20000800
    5744:	000054fd 	.word	0x000054fd

00005748 <ADC1_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
    5748:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    574a:	4b02      	ldr	r3, [pc, #8]	; (5754 <ADC1_0_Handler+0xc>)
    574c:	6858      	ldr	r0, [r3, #4]
    574e:	4b02      	ldr	r3, [pc, #8]	; (5758 <ADC1_0_Handler+0x10>)
    5750:	4798      	blx	r3
    5752:	bd08      	pop	{r3, pc}
    5754:	20000800 	.word	0x20000800
    5758:	000054fd 	.word	0x000054fd

0000575c <ADC1_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC1_1_Handler(void)
{
    575c:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    575e:	4b02      	ldr	r3, [pc, #8]	; (5768 <ADC1_1_Handler+0xc>)
    5760:	6858      	ldr	r0, [r3, #4]
    5762:	4b02      	ldr	r3, [pc, #8]	; (576c <ADC1_1_Handler+0x10>)
    5764:	4798      	blx	r3
    5766:	bd08      	pop	{r3, pc}
    5768:	20000800 	.word	0x20000800
    576c:	000054fd 	.word	0x000054fd

00005770 <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5770:	0943      	lsrs	r3, r0, #5
    5772:	f000 001f 	and.w	r0, r0, #31
    5776:	2201      	movs	r2, #1
    5778:	fa02 f000 	lsl.w	r0, r2, r0
    577c:	3340      	adds	r3, #64	; 0x40
    577e:	4a02      	ldr	r2, [pc, #8]	; (5788 <_irq_set+0x18>)
    5780:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    5784:	4770      	bx	lr
    5786:	bf00      	nop
    5788:	e000e100 	.word	0xe000e100

0000578c <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    578c:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    5790:	00c0      	lsls	r0, r0, #3
    5792:	4770      	bx	lr

00005794 <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    5794:	4b01      	ldr	r3, [pc, #4]	; (579c <_get_cycles_for_ms+0x8>)
    5796:	fb03 f000 	mul.w	r0, r3, r0
    579a:	4770      	bx	lr
    579c:	0001d4c0 	.word	0x0001d4c0

000057a0 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    57a0:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    57a2:	4a0e      	ldr	r2, [pc, #56]	; (57dc <_init_chip+0x3c>)
    57a4:	8813      	ldrh	r3, [r2, #0]
    57a6:	b29b      	uxth	r3, r3
    57a8:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    57ac:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    57ae:	4b0c      	ldr	r3, [pc, #48]	; (57e0 <_init_chip+0x40>)
    57b0:	4798      	blx	r3
	_oscctrl_init_sources();
    57b2:	4b0c      	ldr	r3, [pc, #48]	; (57e4 <_init_chip+0x44>)
    57b4:	4798      	blx	r3
	_mclk_init();
    57b6:	4b0c      	ldr	r3, [pc, #48]	; (57e8 <_init_chip+0x48>)
    57b8:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    57ba:	2004      	movs	r0, #4
    57bc:	4c0b      	ldr	r4, [pc, #44]	; (57ec <_init_chip+0x4c>)
    57be:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    57c0:	4b0b      	ldr	r3, [pc, #44]	; (57f0 <_init_chip+0x50>)
    57c2:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    57c4:	f640 70fb 	movw	r0, #4091	; 0xffb
    57c8:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    57ca:	4a0a      	ldr	r2, [pc, #40]	; (57f4 <_init_chip+0x54>)
    57cc:	6913      	ldr	r3, [r2, #16]
    57ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    57d2:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    57d4:	4b08      	ldr	r3, [pc, #32]	; (57f8 <_init_chip+0x58>)
    57d6:	4798      	blx	r3
    57d8:	bd10      	pop	{r4, pc}
    57da:	bf00      	nop
    57dc:	41004000 	.word	0x41004000
    57e0:	00005c7d 	.word	0x00005c7d
    57e4:	00005c91 	.word	0x00005c91
    57e8:	00005ba5 	.word	0x00005ba5
    57ec:	00005b2d 	.word	0x00005b2d
    57f0:	00005c95 	.word	0x00005c95
    57f4:	40000800 	.word	0x40000800
    57f8:	00005871 	.word	0x00005871

000057fc <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    57fc:	b508      	push	{r3, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    57fe:	4a1a      	ldr	r2, [pc, #104]	; (5868 <_dmac_handler+0x6c>)
    5800:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    5802:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    5806:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    580a:	4818      	ldr	r0, [pc, #96]	; (586c <_dmac_handler+0x70>)
    580c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    5810:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    5814:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    5818:	f012 0f01 	tst.w	r2, #1
    581c:	d10a      	bne.n	5834 <_dmac_handler+0x38>
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    581e:	011a      	lsls	r2, r3, #4
    5820:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5824:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    5828:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    582c:	f012 0f02 	tst.w	r2, #2
    5830:	d10b      	bne.n	584a <_dmac_handler+0x4e>
    5832:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    5834:	011a      	lsls	r2, r3, #4
    5836:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    583a:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    583e:	2101      	movs	r1, #1
    5840:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    5844:	6843      	ldr	r3, [r0, #4]
    5846:	4798      	blx	r3
    5848:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    584a:	011a      	lsls	r2, r3, #4
    584c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5850:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    5854:	2102      	movs	r1, #2
    5856:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    585a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    585e:	4a03      	ldr	r2, [pc, #12]	; (586c <_dmac_handler+0x70>)
    5860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5864:	4798      	blx	r3
	}
}
    5866:	e7e4      	b.n	5832 <_dmac_handler+0x36>
    5868:	4100a000 	.word	0x4100a000
    586c:	20000808 	.word	0x20000808

00005870 <_dma_init>:
{
    5870:	b470      	push	{r4, r5, r6}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    5872:	4a32      	ldr	r2, [pc, #200]	; (593c <_dma_init+0xcc>)
    5874:	8813      	ldrh	r3, [r2, #0]
    5876:	f023 0302 	bic.w	r3, r3, #2
    587a:	041b      	lsls	r3, r3, #16
    587c:	0c1b      	lsrs	r3, r3, #16
    587e:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    5880:	8853      	ldrh	r3, [r2, #2]
    5882:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    5886:	041b      	lsls	r3, r3, #16
    5888:	0c1b      	lsrs	r3, r3, #16
    588a:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    588c:	8813      	ldrh	r3, [r2, #0]
    588e:	b29b      	uxth	r3, r3
    5890:	f043 0301 	orr.w	r3, r3, #1
    5894:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    5896:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    5898:	f013 0f01 	tst.w	r3, #1
    589c:	d1fb      	bne.n	5896 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    589e:	4b27      	ldr	r3, [pc, #156]	; (593c <_dma_init+0xcc>)
    58a0:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    58a4:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    58a6:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    58a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    58ac:	f042 0201 	orr.w	r2, r2, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    58b0:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    58b2:	2100      	movs	r1, #0
    58b4:	6159      	str	r1, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    58b6:	4a22      	ldr	r2, [pc, #136]	; (5940 <_dma_init+0xd0>)
	((Dmac *)hw)->BASEADDR.reg = data;
    58b8:	635a      	str	r2, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    58ba:	4a22      	ldr	r2, [pc, #136]	; (5944 <_dma_init+0xd4>)
	((Dmac *)hw)->WRBADDR.reg = data;
    58bc:	639a      	str	r2, [r3, #56]	; 0x38
    58be:	4b22      	ldr	r3, [pc, #136]	; (5948 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    58c0:	4c1f      	ldr	r4, [pc, #124]	; (5940 <_dma_init+0xd0>)
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    58c2:	460e      	mov	r6, r1
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    58c4:	681d      	ldr	r5, [r3, #0]
    58c6:	0108      	lsls	r0, r1, #4
    58c8:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    58cc:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    58d0:	6415      	str	r5, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    58d2:	791d      	ldrb	r5, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    58d4:	f882 5045 	strb.w	r5, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    58d8:	795d      	ldrb	r5, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    58da:	f882 5046 	strb.w	r5, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    58de:	88dd      	ldrh	r5, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    58e0:	1822      	adds	r2, r4, r0
    58e2:	5225      	strh	r5, [r4, r0]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    58e4:	60d6      	str	r6, [r2, #12]
    58e6:	3101      	adds	r1, #1
    58e8:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    58ea:	2920      	cmp	r1, #32
    58ec:	d1ea      	bne.n	58c4 <_dma_init+0x54>
    58ee:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    58f0:	2001      	movs	r0, #1
    58f2:	4916      	ldr	r1, [pc, #88]	; (594c <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    58f4:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    58f6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    58fa:	d00b      	beq.n	5914 <_dma_init+0xa4>
    58fc:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    58fe:	2b24      	cmp	r3, #36	; 0x24
    5900:	d1f8      	bne.n	58f4 <_dma_init+0x84>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    5902:	4a0e      	ldr	r2, [pc, #56]	; (593c <_dma_init+0xcc>)
    5904:	8813      	ldrh	r3, [r2, #0]
    5906:	b29b      	uxth	r3, r3
    5908:	f043 0302 	orr.w	r3, r3, #2
    590c:	8013      	strh	r3, [r2, #0]
}
    590e:	2000      	movs	r0, #0
    5910:	bc70      	pop	{r4, r5, r6}
    5912:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5914:	095c      	lsrs	r4, r3, #5
    5916:	f002 021f 	and.w	r2, r2, #31
    591a:	fa00 f202 	lsl.w	r2, r0, r2
    591e:	f104 0520 	add.w	r5, r4, #32
    5922:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    5926:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    592a:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    592e:	f104 0560 	add.w	r5, r4, #96	; 0x60
    5932:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5936:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    593a:	e7df      	b.n	58fc <_dma_init+0x8c>
    593c:	4100a000 	.word	0x4100a000
    5940:	20002eb0 	.word	0x20002eb0
    5944:	200030b0 	.word	0x200030b0
    5948:	0000bd08 	.word	0x0000bd08
    594c:	e000e100 	.word	0xe000e100

00005950 <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    5950:	b991      	cbnz	r1, 5978 <_dma_set_irq_state+0x28>
	if (value == 0x0) {
    5952:	b942      	cbnz	r2, 5966 <_dma_set_irq_state+0x16>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TCMPL;
    5954:	0100      	lsls	r0, r0, #4
    5956:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    595a:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    595e:	2302      	movs	r3, #2
    5960:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    5964:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
    5966:	0100      	lsls	r0, r0, #4
    5968:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    596c:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    5970:	2302      	movs	r3, #2
    5972:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    5976:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    5978:	2901      	cmp	r1, #1
    597a:	d000      	beq.n	597e <_dma_set_irq_state+0x2e>
    597c:	4770      	bx	lr
	if (value == 0x0) {
    597e:	b142      	cbz	r2, 5992 <_dma_set_irq_state+0x42>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    5980:	0100      	lsls	r0, r0, #4
    5982:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    5986:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    598a:	2301      	movs	r3, #1
    598c:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
}
    5990:	e7f4      	b.n	597c <_dma_set_irq_state+0x2c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    5992:	0100      	lsls	r0, r0, #4
    5994:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    5998:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    599c:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    59a0:	4770      	bx	lr
	...

000059a4 <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    59a4:	4b02      	ldr	r3, [pc, #8]	; (59b0 <_dma_set_destination_address+0xc>)
    59a6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    59aa:	6081      	str	r1, [r0, #8]
}
    59ac:	2000      	movs	r0, #0
    59ae:	4770      	bx	lr
    59b0:	20002eb0 	.word	0x20002eb0

000059b4 <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    59b4:	4b02      	ldr	r3, [pc, #8]	; (59c0 <_dma_set_source_address+0xc>)
    59b6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    59ba:	6041      	str	r1, [r0, #4]
}
    59bc:	2000      	movs	r0, #0
    59be:	4770      	bx	lr
    59c0:	20002eb0 	.word	0x20002eb0

000059c4 <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    59c4:	4a05      	ldr	r2, [pc, #20]	; (59dc <_dma_srcinc_enable+0x18>)
    59c6:	0100      	lsls	r0, r0, #4
    59c8:	5a13      	ldrh	r3, [r2, r0]
    59ca:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    59cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    59d0:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    59d4:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    59d6:	5211      	strh	r1, [r2, r0]
}
    59d8:	2000      	movs	r0, #0
    59da:	4770      	bx	lr
    59dc:	20002eb0 	.word	0x20002eb0

000059e0 <_dma_set_data_amount>:
{
    59e0:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    59e2:	4c14      	ldr	r4, [pc, #80]	; (5a34 <_dma_set_data_amount+0x54>)
    59e4:	0102      	lsls	r2, r0, #4
    59e6:	18a3      	adds	r3, r4, r2
    59e8:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    59ea:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
    59ec:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    59f0:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    59f2:	f412 6f00 	tst.w	r2, #2048	; 0x800
    59f6:	d006      	beq.n	5a06 <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    59f8:	fa01 f403 	lsl.w	r4, r1, r3
    59fc:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    59fe:	4a0d      	ldr	r2, [pc, #52]	; (5a34 <_dma_set_data_amount+0x54>)
    5a00:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    5a04:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    5a06:	4c0b      	ldr	r4, [pc, #44]	; (5a34 <_dma_set_data_amount+0x54>)
    5a08:	0102      	lsls	r2, r0, #4
    5a0a:	18a5      	adds	r5, r4, r2
    5a0c:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    5a0e:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    5a10:	f412 6f80 	tst.w	r2, #1024	; 0x400
    5a14:	d005      	beq.n	5a22 <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    5a16:	fa01 f303 	lsl.w	r3, r1, r3
    5a1a:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    5a1c:	eb04 1200 	add.w	r2, r4, r0, lsl #4
    5a20:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    5a22:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    5a24:	4b03      	ldr	r3, [pc, #12]	; (5a34 <_dma_set_data_amount+0x54>)
    5a26:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    5a2a:	8041      	strh	r1, [r0, #2]
}
    5a2c:	2000      	movs	r0, #0
    5a2e:	bc30      	pop	{r4, r5}
    5a30:	4770      	bx	lr
    5a32:	bf00      	nop
    5a34:	20002eb0 	.word	0x20002eb0

00005a38 <_dma_enable_transaction>:
{
    5a38:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    5a3a:	4c0d      	ldr	r4, [pc, #52]	; (5a70 <_dma_enable_transaction+0x38>)
    5a3c:	0103      	lsls	r3, r0, #4
    5a3e:	5ae2      	ldrh	r2, [r4, r3]
    5a40:	b292      	uxth	r2, r2
    5a42:	f042 0201 	orr.w	r2, r2, #1
    5a46:	52e2      	strh	r2, [r4, r3]
    5a48:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5a4c:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    5a50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    5a52:	f042 0202 	orr.w	r2, r2, #2
    5a56:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    5a58:	b131      	cbz	r1, 5a68 <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    5a5a:	4a06      	ldr	r2, [pc, #24]	; (5a74 <_dma_enable_transaction+0x3c>)
    5a5c:	6911      	ldr	r1, [r2, #16]
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    5a5e:	2301      	movs	r3, #1
    5a60:	fa03 f000 	lsl.w	r0, r3, r0
    5a64:	4308      	orrs	r0, r1
    5a66:	6110      	str	r0, [r2, #16]
}
    5a68:	2000      	movs	r0, #0
    5a6a:	f85d 4b04 	ldr.w	r4, [sp], #4
    5a6e:	4770      	bx	lr
    5a70:	20002eb0 	.word	0x20002eb0
    5a74:	4100a000 	.word	0x4100a000

00005a78 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    5a78:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    5a7c:	4b02      	ldr	r3, [pc, #8]	; (5a88 <_dma_get_channel_resource+0x10>)
    5a7e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    5a82:	6001      	str	r1, [r0, #0]
}
    5a84:	2000      	movs	r0, #0
    5a86:	4770      	bx	lr
    5a88:	20000808 	.word	0x20000808

00005a8c <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
    5a8c:	b508      	push	{r3, lr}
	_dmac_handler();
    5a8e:	4b01      	ldr	r3, [pc, #4]	; (5a94 <DMAC_0_Handler+0x8>)
    5a90:	4798      	blx	r3
    5a92:	bd08      	pop	{r3, pc}
    5a94:	000057fd 	.word	0x000057fd

00005a98 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
    5a98:	b508      	push	{r3, lr}
	_dmac_handler();
    5a9a:	4b01      	ldr	r3, [pc, #4]	; (5aa0 <DMAC_1_Handler+0x8>)
    5a9c:	4798      	blx	r3
    5a9e:	bd08      	pop	{r3, pc}
    5aa0:	000057fd 	.word	0x000057fd

00005aa4 <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
    5aa4:	b508      	push	{r3, lr}
	_dmac_handler();
    5aa6:	4b01      	ldr	r3, [pc, #4]	; (5aac <DMAC_2_Handler+0x8>)
    5aa8:	4798      	blx	r3
    5aaa:	bd08      	pop	{r3, pc}
    5aac:	000057fd 	.word	0x000057fd

00005ab0 <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
    5ab0:	b508      	push	{r3, lr}
	_dmac_handler();
    5ab2:	4b01      	ldr	r3, [pc, #4]	; (5ab8 <DMAC_3_Handler+0x8>)
    5ab4:	4798      	blx	r3
    5ab6:	bd08      	pop	{r3, pc}
    5ab8:	000057fd 	.word	0x000057fd

00005abc <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
    5abc:	b508      	push	{r3, lr}
	_dmac_handler();
    5abe:	4b01      	ldr	r3, [pc, #4]	; (5ac4 <DMAC_4_Handler+0x8>)
    5ac0:	4798      	blx	r3
    5ac2:	bd08      	pop	{r3, pc}
    5ac4:	000057fd 	.word	0x000057fd

00005ac8 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    5ac8:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    5aca:	2000      	movs	r0, #0
    5acc:	4770      	bx	lr
	...

00005ad0 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    5ad0:	b430      	push	{r4, r5}
    5ad2:	4814      	ldr	r0, [pc, #80]	; (5b24 <_event_system_init+0x54>)
    5ad4:	f100 0543 	add.w	r5, r0, #67	; 0x43
    5ad8:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    5ada:	4c13      	ldr	r4, [pc, #76]	; (5b28 <_event_system_init+0x58>)
    5adc:	1a1a      	subs	r2, r3, r0
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    5ade:	f813 1b01 	ldrb.w	r1, [r3], #1
    5ae2:	3248      	adds	r2, #72	; 0x48
    5ae4:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    5ae8:	42ab      	cmp	r3, r5
    5aea:	d1f7      	bne.n	5adc <_event_system_init+0xc>
    5aec:	480d      	ldr	r0, [pc, #52]	; (5b24 <_event_system_init+0x54>)
    5aee:	f100 0442 	add.w	r4, r0, #66	; 0x42
    5af2:	3080      	adds	r0, #128	; 0x80
    5af4:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    5af6:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    5afa:	00ca      	lsls	r2, r1, #3
    5afc:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5b00:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    5b04:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    5b06:	f850 3f04 	ldr.w	r3, [r0, #4]!
    5b0a:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    5b0c:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    5b10:	43db      	mvns	r3, r3
    5b12:	b2db      	uxtb	r3, r3
    5b14:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    5b18:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    5b1a:	2920      	cmp	r1, #32
    5b1c:	d1eb      	bne.n	5af6 <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    5b1e:	2000      	movs	r0, #0
    5b20:	bc30      	pop	{r4, r5}
    5b22:	4770      	bx	lr
    5b24:	0000be08 	.word	0x0000be08
    5b28:	4100e000 	.word	0x4100e000

00005b2c <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    5b2c:	f010 0f01 	tst.w	r0, #1
    5b30:	d008      	beq.n	5b44 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    5b32:	4a17      	ldr	r2, [pc, #92]	; (5b90 <_gclk_init_generators_by_fref+0x64>)
    5b34:	4b17      	ldr	r3, [pc, #92]	; (5b94 <_gclk_init_generators_by_fref+0x68>)
    5b36:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    5b38:	4619      	mov	r1, r3
    5b3a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    5b3e:	684b      	ldr	r3, [r1, #4]
    5b40:	4213      	tst	r3, r2
    5b42:	d1fc      	bne.n	5b3e <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    5b44:	f010 0f02 	tst.w	r0, #2
    5b48:	d008      	beq.n	5b5c <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    5b4a:	4a13      	ldr	r2, [pc, #76]	; (5b98 <_gclk_init_generators_by_fref+0x6c>)
    5b4c:	4b11      	ldr	r3, [pc, #68]	; (5b94 <_gclk_init_generators_by_fref+0x68>)
    5b4e:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    5b50:	4619      	mov	r1, r3
    5b52:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    5b56:	684b      	ldr	r3, [r1, #4]
    5b58:	4213      	tst	r3, r2
    5b5a:	d1fc      	bne.n	5b56 <_gclk_init_generators_by_fref+0x2a>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    5b5c:	f010 0f04 	tst.w	r0, #4
    5b60:	d008      	beq.n	5b74 <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    5b62:	4a0e      	ldr	r2, [pc, #56]	; (5b9c <_gclk_init_generators_by_fref+0x70>)
    5b64:	4b0b      	ldr	r3, [pc, #44]	; (5b94 <_gclk_init_generators_by_fref+0x68>)
    5b66:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    5b68:	4619      	mov	r1, r3
    5b6a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    5b6e:	684b      	ldr	r3, [r1, #4]
    5b70:	4213      	tst	r3, r2
    5b72:	d1fc      	bne.n	5b6e <_gclk_init_generators_by_fref+0x42>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    5b74:	f010 0f08 	tst.w	r0, #8
    5b78:	d008      	beq.n	5b8c <_gclk_init_generators_by_fref+0x60>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    5b7a:	4a09      	ldr	r2, [pc, #36]	; (5ba0 <_gclk_init_generators_by_fref+0x74>)
    5b7c:	4b05      	ldr	r3, [pc, #20]	; (5b94 <_gclk_init_generators_by_fref+0x68>)
    5b7e:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    5b80:	4619      	mov	r1, r3
    5b82:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    5b86:	684b      	ldr	r3, [r1, #4]
    5b88:	4213      	tst	r3, r2
    5b8a:	d1fc      	bne.n	5b86 <_gclk_init_generators_by_fref+0x5a>
    5b8c:	4770      	bx	lr
    5b8e:	bf00      	nop
    5b90:	00010108 	.word	0x00010108
    5b94:	40001c00 	.word	0x40001c00
    5b98:	00010106 	.word	0x00010106
    5b9c:	00100106 	.word	0x00100106
    5ba0:	00010104 	.word	0x00010104

00005ba4 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    5ba4:	2201      	movs	r2, #1
    5ba6:	4b01      	ldr	r3, [pc, #4]	; (5bac <_mclk_init+0x8>)
    5ba8:	715a      	strb	r2, [r3, #5]
    5baa:	4770      	bx	lr
    5bac:	40000800 	.word	0x40000800

00005bb0 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    5bb0:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    5bb2:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    5bb4:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    5bb6:	f012 0f01 	tst.w	r2, #1
    5bba:	d005      	beq.n	5bc8 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    5bbc:	2201      	movs	r2, #1
    5bbe:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    5bc0:	6803      	ldr	r3, [r0, #0]
    5bc2:	b153      	cbz	r3, 5bda <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    5bc4:	4798      	blx	r3
    5bc6:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    5bc8:	8a1a      	ldrh	r2, [r3, #16]
    5bca:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    5bcc:	b12a      	cbz	r2, 5bda <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    5bce:	f240 225e 	movw	r2, #606	; 0x25e
    5bd2:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    5bd4:	6843      	ldr	r3, [r0, #4]
    5bd6:	b103      	cbz	r3, 5bda <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    5bd8:	4798      	blx	r3
    5bda:	bd08      	pop	{r3, pc}

00005bdc <_flash_init>:
{
    5bdc:	b538      	push	{r3, r4, r5, lr}
    5bde:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    5be0:	4605      	mov	r5, r0
    5be2:	b350      	cbz	r0, 5c3a <_flash_init+0x5e>
    5be4:	4816      	ldr	r0, [pc, #88]	; (5c40 <_flash_init+0x64>)
    5be6:	4281      	cmp	r1, r0
    5be8:	bf14      	ite	ne
    5bea:	2000      	movne	r0, #0
    5bec:	2001      	moveq	r0, #1
    5bee:	224b      	movs	r2, #75	; 0x4b
    5bf0:	4914      	ldr	r1, [pc, #80]	; (5c44 <_flash_init+0x68>)
    5bf2:	4b15      	ldr	r3, [pc, #84]	; (5c48 <_flash_init+0x6c>)
    5bf4:	4798      	blx	r3
	device->hw = hw;
    5bf6:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    5bf8:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    5bfa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    5bfe:	049b      	lsls	r3, r3, #18
    5c00:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    5c02:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    5c04:	4b11      	ldr	r3, [pc, #68]	; (5c4c <_flash_init+0x70>)
    5c06:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5c08:	4b11      	ldr	r3, [pc, #68]	; (5c50 <_flash_init+0x74>)
    5c0a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    5c0e:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    5c12:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5c16:	f3bf 8f6f 	isb	sy
    5c1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5c1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    5c22:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5c26:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5c2a:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    5c2e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5c32:	6019      	str	r1, [r3, #0]
    5c34:	601a      	str	r2, [r3, #0]
}
    5c36:	2000      	movs	r0, #0
    5c38:	bd38      	pop	{r3, r4, r5, pc}
    5c3a:	2000      	movs	r0, #0
    5c3c:	e7d7      	b.n	5bee <_flash_init+0x12>
    5c3e:	bf00      	nop
    5c40:	41004000 	.word	0x41004000
    5c44:	0000bf0c 	.word	0x0000bf0c
    5c48:	000051f5 	.word	0x000051f5
    5c4c:	20000988 	.word	0x20000988
    5c50:	e000e100 	.word	0xe000e100

00005c54 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    5c54:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    5c56:	4b02      	ldr	r3, [pc, #8]	; (5c60 <NVMCTRL_0_Handler+0xc>)
    5c58:	6818      	ldr	r0, [r3, #0]
    5c5a:	4b02      	ldr	r3, [pc, #8]	; (5c64 <NVMCTRL_0_Handler+0x10>)
    5c5c:	4798      	blx	r3
    5c5e:	bd08      	pop	{r3, pc}
    5c60:	20000988 	.word	0x20000988
    5c64:	00005bb1 	.word	0x00005bb1

00005c68 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    5c68:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    5c6a:	4b02      	ldr	r3, [pc, #8]	; (5c74 <NVMCTRL_1_Handler+0xc>)
    5c6c:	6818      	ldr	r0, [r3, #0]
    5c6e:	4b02      	ldr	r3, [pc, #8]	; (5c78 <NVMCTRL_1_Handler+0x10>)
    5c70:	4798      	blx	r3
    5c72:	bd08      	pop	{r3, pc}
    5c74:	20000988 	.word	0x20000988
    5c78:	00005bb1 	.word	0x00005bb1

00005c7c <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    5c7c:	4b03      	ldr	r3, [pc, #12]	; (5c8c <_osc32kctrl_init_sources+0x10>)
    5c7e:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    5c80:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    5c84:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    5c86:	2201      	movs	r2, #1
    5c88:	741a      	strb	r2, [r3, #16]
    5c8a:	4770      	bx	lr
    5c8c:	40001400 	.word	0x40001400

00005c90 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    5c90:	4770      	bx	lr
	...

00005c94 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    5c94:	4a47      	ldr	r2, [pc, #284]	; (5db4 <_oscctrl_init_referenced_generators+0x120>)
    5c96:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    5c98:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    5c9c:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    5ca0:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    5ca2:	4611      	mov	r1, r2
    5ca4:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    5ca8:	684b      	ldr	r3, [r1, #4]
    5caa:	4213      	tst	r3, r2
    5cac:	d1fc      	bne.n	5ca8 <_oscctrl_init_referenced_generators+0x14>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    5cae:	4a41      	ldr	r2, [pc, #260]	; (5db4 <_oscctrl_init_referenced_generators+0x120>)
    5cb0:	6853      	ldr	r3, [r2, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    5cb2:	f013 0f04 	tst.w	r3, #4
    5cb6:	d1fb      	bne.n	5cb0 <_oscctrl_init_referenced_generators+0x1c>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    5cb8:	4b3f      	ldr	r3, [pc, #252]	; (5db8 <_oscctrl_init_referenced_generators+0x124>)
    5cba:	2200      	movs	r2, #0
    5cbc:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    5cbe:	4a3f      	ldr	r2, [pc, #252]	; (5dbc <_oscctrl_init_referenced_generators+0x128>)
    5cc0:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    5cc2:	461a      	mov	r2, r3
    5cc4:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    5cc8:	f013 0f10 	tst.w	r3, #16
    5ccc:	d1fa      	bne.n	5cc4 <_oscctrl_init_referenced_generators+0x30>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    5cce:	2200      	movs	r2, #0
    5cd0:	4b39      	ldr	r3, [pc, #228]	; (5db8 <_oscctrl_init_referenced_generators+0x124>)
    5cd2:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    5cd6:	461a      	mov	r2, r3
    5cd8:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    5cdc:	f013 0f04 	tst.w	r3, #4
    5ce0:	d1fa      	bne.n	5cd8 <_oscctrl_init_referenced_generators+0x44>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    5ce2:	2202      	movs	r2, #2
    5ce4:	4b34      	ldr	r3, [pc, #208]	; (5db8 <_oscctrl_init_referenced_generators+0x124>)
    5ce6:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    5ce8:	461a      	mov	r2, r3
    5cea:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    5cee:	f013 0f02 	tst.w	r3, #2
    5cf2:	d1fa      	bne.n	5cea <_oscctrl_init_referenced_generators+0x56>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    5cf4:	4b30      	ldr	r3, [pc, #192]	; (5db8 <_oscctrl_init_referenced_generators+0x124>)
    5cf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    5cf8:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    5cfa:	461a      	mov	r2, r3
    5cfc:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    5d00:	f013 0f08 	tst.w	r3, #8
    5d04:	d1fa      	bne.n	5cfc <_oscctrl_init_referenced_generators+0x68>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    5d06:	2288      	movs	r2, #136	; 0x88
    5d08:	4b2b      	ldr	r3, [pc, #172]	; (5db8 <_oscctrl_init_referenced_generators+0x124>)
    5d0a:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    5d0e:	461a      	mov	r2, r3
    5d10:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    5d14:	f013 0f04 	tst.w	r3, #4
    5d18:	d1fa      	bne.n	5d10 <_oscctrl_init_referenced_generators+0x7c>
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    5d1a:	2242      	movs	r2, #66	; 0x42
    5d1c:	4b25      	ldr	r3, [pc, #148]	; (5db4 <_oscctrl_init_referenced_generators+0x120>)
    5d1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    5d22:	2227      	movs	r2, #39	; 0x27
    5d24:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
    5d28:	649a      	str	r2, [r3, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    5d2a:	461a      	mov	r2, r3
    5d2c:	6d13      	ldr	r3, [r2, #80]	; 0x50
    5d2e:	f013 0f06 	tst.w	r3, #6
    5d32:	d1fb      	bne.n	5d2c <_oscctrl_init_referenced_generators+0x98>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    5d34:	4b20      	ldr	r3, [pc, #128]	; (5db8 <_oscctrl_init_referenced_generators+0x124>)
    5d36:	f44f 6200 	mov.w	r2, #2048	; 0x800
    5d3a:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    5d3c:	2202      	movs	r2, #2
    5d3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    5d42:	461a      	mov	r2, r3
    5d44:	6d13      	ldr	r3, [r2, #80]	; 0x50
    5d46:	f013 0f02 	tst.w	r3, #2
    5d4a:	d1fb      	bne.n	5d44 <_oscctrl_init_referenced_generators+0xb0>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    5d4c:	4b1a      	ldr	r3, [pc, #104]	; (5db8 <_oscctrl_init_referenced_generators+0x124>)
    5d4e:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    5d52:	f013 0f01 	tst.w	r3, #1
    5d56:	d026      	beq.n	5da6 <_oscctrl_init_referenced_generators+0x112>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    5d58:	4a17      	ldr	r2, [pc, #92]	; (5db8 <_oscctrl_init_referenced_generators+0x124>)
    5d5a:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    5d5c:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    5d60:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    5d64:	d1f9      	bne.n	5d5a <_oscctrl_init_referenced_generators+0xc6>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    5d66:	4b14      	ldr	r3, [pc, #80]	; (5db8 <_oscctrl_init_referenced_generators+0x124>)
    5d68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    5d6a:	f012 0f01 	tst.w	r2, #1
    5d6e:	d103      	bne.n	5d78 <_oscctrl_init_referenced_generators+0xe4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    5d70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    5d72:	f012 0f02 	tst.w	r2, #2
    5d76:	d0f7      	beq.n	5d68 <_oscctrl_init_referenced_generators+0xd4>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    5d78:	4a0e      	ldr	r2, [pc, #56]	; (5db4 <_oscctrl_init_referenced_generators+0x120>)
    5d7a:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    5d7c:	2b00      	cmp	r3, #0
    5d7e:	d1fc      	bne.n	5d7a <_oscctrl_init_referenced_generators+0xe6>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    5d80:	4a0c      	ldr	r2, [pc, #48]	; (5db4 <_oscctrl_init_referenced_generators+0x120>)
    5d82:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    5d84:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    5d88:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    5d8c:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    5d8e:	4611      	mov	r1, r2
    5d90:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    5d94:	684b      	ldr	r3, [r1, #4]
    5d96:	4213      	tst	r3, r2
    5d98:	d1fc      	bne.n	5d94 <_oscctrl_init_referenced_generators+0x100>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    5d9a:	4a06      	ldr	r2, [pc, #24]	; (5db4 <_oscctrl_init_referenced_generators+0x120>)
    5d9c:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    5d9e:	f013 0f04 	tst.w	r3, #4
    5da2:	d1fb      	bne.n	5d9c <_oscctrl_init_referenced_generators+0x108>
		;
#endif
	(void)hw;
}
    5da4:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    5da6:	4a04      	ldr	r2, [pc, #16]	; (5db8 <_oscctrl_init_referenced_generators+0x124>)
    5da8:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    5daa:	f413 7f80 	tst.w	r3, #256	; 0x100
    5dae:	d0fb      	beq.n	5da8 <_oscctrl_init_referenced_generators+0x114>
    5db0:	e7d9      	b.n	5d66 <_oscctrl_init_referenced_generators+0xd2>
    5db2:	bf00      	nop
    5db4:	40001c00 	.word	0x40001c00
    5db8:	40001000 	.word	0x40001000
    5dbc:	04010000 	.word	0x04010000

00005dc0 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    5dc0:	b500      	push	{lr}
    5dc2:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    5dc4:	4b0d      	ldr	r3, [pc, #52]	; (5dfc <RAMECC_Handler+0x3c>)
    5dc6:	789b      	ldrb	r3, [r3, #2]
    5dc8:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    5dca:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    5dcc:	9b01      	ldr	r3, [sp, #4]
    5dce:	f013 0f02 	tst.w	r3, #2
    5dd2:	d006      	beq.n	5de2 <RAMECC_Handler+0x22>
    5dd4:	4b0a      	ldr	r3, [pc, #40]	; (5e00 <RAMECC_Handler+0x40>)
    5dd6:	681b      	ldr	r3, [r3, #0]
    5dd8:	b11b      	cbz	r3, 5de2 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    5dda:	4a08      	ldr	r2, [pc, #32]	; (5dfc <RAMECC_Handler+0x3c>)
    5ddc:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    5dde:	4798      	blx	r3
    5de0:	e009      	b.n	5df6 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    5de2:	9b01      	ldr	r3, [sp, #4]
    5de4:	f013 0f01 	tst.w	r3, #1
    5de8:	d005      	beq.n	5df6 <RAMECC_Handler+0x36>
    5dea:	4b05      	ldr	r3, [pc, #20]	; (5e00 <RAMECC_Handler+0x40>)
    5dec:	685b      	ldr	r3, [r3, #4]
    5dee:	b113      	cbz	r3, 5df6 <RAMECC_Handler+0x36>
    5df0:	4a02      	ldr	r2, [pc, #8]	; (5dfc <RAMECC_Handler+0x3c>)
    5df2:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    5df4:	4798      	blx	r3
	} else {
		return;
	}
}
    5df6:	b003      	add	sp, #12
    5df8:	f85d fb04 	ldr.w	pc, [sp], #4
    5dfc:	41020000 	.word	0x41020000
    5e00:	200032b0 	.word	0x200032b0

00005e04 <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    5e04:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    5e06:	6211      	str	r1, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    5e08:	6913      	ldr	r3, [r2, #16]
    5e0a:	f013 0f60 	tst.w	r3, #96	; 0x60
    5e0e:	d1fb      	bne.n	5e08 <_rtc_timer_set_period+0x4>
}
    5e10:	4770      	bx	lr

00005e12 <_rtc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    5e12:	68c2      	ldr	r2, [r0, #12]
    5e14:	6913      	ldr	r3, [r2, #16]
    5e16:	f013 0f60 	tst.w	r3, #96	; 0x60
    5e1a:	d1fb      	bne.n	5e14 <_rtc_timer_get_period+0x2>
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    5e1c:	6a10      	ldr	r0, [r2, #32]
}
    5e1e:	4770      	bx	lr

00005e20 <_rtc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    5e20:	68c2      	ldr	r2, [r0, #12]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    5e22:	f248 0103 	movw	r1, #32771	; 0x8003
    5e26:	6913      	ldr	r3, [r2, #16]
    5e28:	420b      	tst	r3, r1
    5e2a:	d1fc      	bne.n	5e26 <_rtc_timer_is_started+0x6>
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    5e2c:	8810      	ldrh	r0, [r2, #0]
}
    5e2e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    5e32:	4770      	bx	lr

00005e34 <_rtc_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
    5e34:	4770      	bx	lr
	...

00005e38 <_rtc_timer_init>:
{
    5e38:	b538      	push	{r3, r4, r5, lr}
    5e3a:	460c      	mov	r4, r1
	ASSERT(dev);
    5e3c:	4605      	mov	r5, r0
    5e3e:	2230      	movs	r2, #48	; 0x30
    5e40:	4914      	ldr	r1, [pc, #80]	; (5e94 <_rtc_timer_init+0x5c>)
    5e42:	3000      	adds	r0, #0
    5e44:	bf18      	it	ne
    5e46:	2001      	movne	r0, #1
    5e48:	4b13      	ldr	r3, [pc, #76]	; (5e98 <_rtc_timer_init+0x60>)
    5e4a:	4798      	blx	r3
	dev->hw = hw;
    5e4c:	60ec      	str	r4, [r5, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    5e4e:	2301      	movs	r3, #1
    5e50:	8023      	strh	r3, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    5e52:	f248 0203 	movw	r2, #32771	; 0x8003
    5e56:	6923      	ldr	r3, [r4, #16]
    5e58:	4213      	tst	r3, r2
    5e5a:	d1fc      	bne.n	5e56 <_rtc_timer_init+0x1e>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    5e5c:	68eb      	ldr	r3, [r5, #12]
    5e5e:	691a      	ldr	r2, [r3, #16]
    5e60:	f012 0f01 	tst.w	r2, #1
    5e64:	d1fb      	bne.n	5e5e <_rtc_timer_init+0x26>
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    5e66:	f248 0280 	movw	r2, #32896	; 0x8080
    5e6a:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    5e6c:	f248 0103 	movw	r1, #32771	; 0x8003
    5e70:	691a      	ldr	r2, [r3, #16]
    5e72:	420a      	tst	r2, r1
    5e74:	d1fc      	bne.n	5e70 <_rtc_timer_init+0x38>
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    5e76:	68ea      	ldr	r2, [r5, #12]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    5e78:	2301      	movs	r3, #1
    5e7a:	6213      	str	r3, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    5e7c:	6913      	ldr	r3, [r2, #16]
    5e7e:	f013 0f60 	tst.w	r3, #96	; 0x60
    5e82:	d1fb      	bne.n	5e7c <_rtc_timer_init+0x44>
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    5e84:	68eb      	ldr	r3, [r5, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    5e86:	f44f 7280 	mov.w	r2, #256	; 0x100
    5e8a:	815a      	strh	r2, [r3, #10]
	_rtc_dev = dev;
    5e8c:	4b03      	ldr	r3, [pc, #12]	; (5e9c <_rtc_timer_init+0x64>)
    5e8e:	601d      	str	r5, [r3, #0]
}
    5e90:	2000      	movs	r0, #0
    5e92:	bd38      	pop	{r3, r4, r5, pc}
    5e94:	0000bf2c 	.word	0x0000bf2c
    5e98:	000051f5 	.word	0x000051f5
    5e9c:	2000098c 	.word	0x2000098c

00005ea0 <_rtc_timer_deinit>:
{
    5ea0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    5ea2:	4604      	mov	r4, r0
    5ea4:	b1c8      	cbz	r0, 5eda <_rtc_timer_deinit+0x3a>
    5ea6:	68c0      	ldr	r0, [r0, #12]
    5ea8:	3000      	adds	r0, #0
    5eaa:	bf18      	it	ne
    5eac:	2001      	movne	r0, #1
    5eae:	2252      	movs	r2, #82	; 0x52
    5eb0:	490b      	ldr	r1, [pc, #44]	; (5ee0 <_rtc_timer_deinit+0x40>)
    5eb2:	4b0c      	ldr	r3, [pc, #48]	; (5ee4 <_rtc_timer_deinit+0x44>)
    5eb4:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5eb6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    5eba:	4b0b      	ldr	r3, [pc, #44]	; (5ee8 <_rtc_timer_deinit+0x48>)
    5ebc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    5ec0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5ec4:	f3bf 8f6f 	isb	sy
	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    5ec8:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    5eca:	2301      	movs	r3, #1
    5ecc:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    5ece:	f248 0103 	movw	r1, #32771	; 0x8003
    5ed2:	6913      	ldr	r3, [r2, #16]
    5ed4:	420b      	tst	r3, r1
    5ed6:	d1fc      	bne.n	5ed2 <_rtc_timer_deinit+0x32>
}
    5ed8:	bd10      	pop	{r4, pc}
    5eda:	2000      	movs	r0, #0
    5edc:	e7e7      	b.n	5eae <_rtc_timer_deinit+0xe>
    5ede:	bf00      	nop
    5ee0:	0000bf2c 	.word	0x0000bf2c
    5ee4:	000051f5 	.word	0x000051f5
    5ee8:	e000e100 	.word	0xe000e100

00005eec <_rtc_timer_start>:
{
    5eec:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    5eee:	4604      	mov	r4, r0
    5ef0:	b310      	cbz	r0, 5f38 <_rtc_timer_start+0x4c>
    5ef2:	68c0      	ldr	r0, [r0, #12]
    5ef4:	3000      	adds	r0, #0
    5ef6:	bf18      	it	ne
    5ef8:	2001      	movne	r0, #1
    5efa:	225e      	movs	r2, #94	; 0x5e
    5efc:	490f      	ldr	r1, [pc, #60]	; (5f3c <_rtc_timer_start+0x50>)
    5efe:	4b10      	ldr	r3, [pc, #64]	; (5f40 <_rtc_timer_start+0x54>)
    5f00:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5f02:	f44f 6200 	mov.w	r2, #2048	; 0x800
    5f06:	4b0f      	ldr	r3, [pc, #60]	; (5f44 <_rtc_timer_start+0x58>)
    5f08:	601a      	str	r2, [r3, #0]
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    5f0a:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    5f0c:	2300      	movs	r3, #0
    5f0e:	6193      	str	r3, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    5f10:	6913      	ldr	r3, [r2, #16]
    5f12:	f013 0f08 	tst.w	r3, #8
    5f16:	d1fb      	bne.n	5f10 <_rtc_timer_start+0x24>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    5f18:	68e3      	ldr	r3, [r4, #12]
    5f1a:	691a      	ldr	r2, [r3, #16]
    5f1c:	f012 0f08 	tst.w	r2, #8
    5f20:	d1fb      	bne.n	5f1a <_rtc_timer_start+0x2e>
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    5f22:	881a      	ldrh	r2, [r3, #0]
    5f24:	b292      	uxth	r2, r2
    5f26:	f042 0202 	orr.w	r2, r2, #2
    5f2a:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    5f2c:	f248 0103 	movw	r1, #32771	; 0x8003
    5f30:	691a      	ldr	r2, [r3, #16]
    5f32:	420a      	tst	r2, r1
    5f34:	d1fc      	bne.n	5f30 <_rtc_timer_start+0x44>
}
    5f36:	bd10      	pop	{r4, pc}
    5f38:	2000      	movs	r0, #0
    5f3a:	e7de      	b.n	5efa <_rtc_timer_start+0xe>
    5f3c:	0000bf2c 	.word	0x0000bf2c
    5f40:	000051f5 	.word	0x000051f5
    5f44:	e000e100 	.word	0xe000e100

00005f48 <_rtc_timer_stop>:
{
    5f48:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    5f4a:	4604      	mov	r4, r0
    5f4c:	b1a0      	cbz	r0, 5f78 <_rtc_timer_stop+0x30>
    5f4e:	68c0      	ldr	r0, [r0, #12]
    5f50:	3000      	adds	r0, #0
    5f52:	bf18      	it	ne
    5f54:	2001      	movne	r0, #1
    5f56:	226b      	movs	r2, #107	; 0x6b
    5f58:	4908      	ldr	r1, [pc, #32]	; (5f7c <_rtc_timer_stop+0x34>)
    5f5a:	4b09      	ldr	r3, [pc, #36]	; (5f80 <_rtc_timer_stop+0x38>)
    5f5c:	4798      	blx	r3
	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    5f5e:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    5f60:	8813      	ldrh	r3, [r2, #0]
    5f62:	f023 0302 	bic.w	r3, r3, #2
    5f66:	041b      	lsls	r3, r3, #16
    5f68:	0c1b      	lsrs	r3, r3, #16
    5f6a:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    5f6c:	f248 0103 	movw	r1, #32771	; 0x8003
    5f70:	6913      	ldr	r3, [r2, #16]
    5f72:	420b      	tst	r3, r1
    5f74:	d1fc      	bne.n	5f70 <_rtc_timer_stop+0x28>
}
    5f76:	bd10      	pop	{r4, pc}
    5f78:	2000      	movs	r0, #0
    5f7a:	e7ec      	b.n	5f56 <_rtc_timer_stop+0xe>
    5f7c:	0000bf2c 	.word	0x0000bf2c
    5f80:	000051f5 	.word	0x000051f5

00005f84 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    5f84:	4800      	ldr	r0, [pc, #0]	; (5f88 <_rtc_get_timer+0x4>)
    5f86:	4770      	bx	lr
    5f88:	20000358 	.word	0x20000358

00005f8c <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    5f8c:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    5f8e:	4b08      	ldr	r3, [pc, #32]	; (5fb0 <RTC_Handler+0x24>)
    5f90:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    5f92:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    5f94:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    5f96:	f413 7f80 	tst.w	r3, #256	; 0x100
    5f9a:	d007      	beq.n	5fac <RTC_Handler+0x20>
		if (dev->timer_cb.period_expired) {
    5f9c:	6823      	ldr	r3, [r4, #0]
    5f9e:	b10b      	cbz	r3, 5fa4 <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
    5fa0:	4620      	mov	r0, r4
    5fa2:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    5fa4:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    5fa6:	f44f 7280 	mov.w	r2, #256	; 0x100
    5faa:	819a      	strh	r2, [r3, #12]
    5fac:	bd10      	pop	{r4, pc}
    5fae:	bf00      	nop
    5fb0:	2000098c 	.word	0x2000098c

00005fb4 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    5fb4:	b470      	push	{r4, r5, r6}
    5fb6:	b089      	sub	sp, #36	; 0x24
    5fb8:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    5fba:	466c      	mov	r4, sp
    5fbc:	4d0d      	ldr	r5, [pc, #52]	; (5ff4 <_sercom_get_hardware_index+0x40>)
    5fbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    5fc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    5fc2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    5fc6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    5fca:	9b00      	ldr	r3, [sp, #0]
    5fcc:	42b3      	cmp	r3, r6
    5fce:	d00d      	beq.n	5fec <_sercom_get_hardware_index+0x38>
    5fd0:	4631      	mov	r1, r6
    5fd2:	ab01      	add	r3, sp, #4
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    5fd4:	2001      	movs	r0, #1
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    5fd6:	f853 2b04 	ldr.w	r2, [r3], #4
    5fda:	428a      	cmp	r2, r1
    5fdc:	d007      	beq.n	5fee <_sercom_get_hardware_index+0x3a>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    5fde:	3001      	adds	r0, #1
    5fe0:	2808      	cmp	r0, #8
    5fe2:	d1f8      	bne.n	5fd6 <_sercom_get_hardware_index+0x22>
			return i;
		}
	}
	return 0;
    5fe4:	2000      	movs	r0, #0
}
    5fe6:	b009      	add	sp, #36	; 0x24
    5fe8:	bc70      	pop	{r4, r5, r6}
    5fea:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    5fec:	2000      	movs	r0, #0
			return i;
    5fee:	b2c0      	uxtb	r0, r0
    5ff0:	e7f9      	b.n	5fe6 <_sercom_get_hardware_index+0x32>
    5ff2:	bf00      	nop
    5ff4:	0000bf44 	.word	0x0000bf44

00005ff8 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    5ff8:	b510      	push	{r4, lr}
	void *hw = device->hw;
    5ffa:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    5ffc:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    5ffe:	f013 0f01 	tst.w	r3, #1
    6002:	d003      	beq.n	600c <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    6004:	7da3      	ldrb	r3, [r4, #22]
    6006:	f013 0f01 	tst.w	r3, #1
    600a:	d112      	bne.n	6032 <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    600c:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    600e:	f013 0f02 	tst.w	r3, #2
    6012:	d003      	beq.n	601c <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    6014:	7da3      	ldrb	r3, [r4, #22]
    6016:	f013 0f02 	tst.w	r3, #2
    601a:	d10f      	bne.n	603c <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    601c:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    601e:	f013 0f04 	tst.w	r3, #4
    6022:	d015      	beq.n	6050 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    6024:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    6026:	f003 0337 	and.w	r3, r3, #55	; 0x37
    602a:	b163      	cbz	r3, 6046 <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    602c:	23ff      	movs	r3, #255	; 0xff
    602e:	8363      	strh	r3, [r4, #26]
    6030:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    6032:	2301      	movs	r3, #1
    6034:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    6036:	6803      	ldr	r3, [r0, #0]
    6038:	4798      	blx	r3
    603a:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    603c:	2302      	movs	r3, #2
    603e:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    6040:	6883      	ldr	r3, [r0, #8]
    6042:	4798      	blx	r3
    6044:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
    6046:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    6048:	6843      	ldr	r3, [r0, #4]
    604a:	b2c9      	uxtb	r1, r1
    604c:	4798      	blx	r3
    604e:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    6050:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    6052:	09db      	lsrs	r3, r3, #7
    6054:	d100      	bne.n	6058 <_sercom_usart_interrupt_handler+0x60>
    6056:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    6058:	2380      	movs	r3, #128	; 0x80
    605a:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    605c:	68c3      	ldr	r3, [r0, #12]
    605e:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    6060:	8b63      	ldrh	r3, [r4, #26]
    6062:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    6064:	8363      	strh	r3, [r4, #26]
    6066:	e7f6      	b.n	6056 <_sercom_usart_interrupt_handler+0x5e>

00006068 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    6068:	4b14      	ldr	r3, [pc, #80]	; (60bc <_sercom_init_irq_param+0x54>)
    606a:	4298      	cmp	r0, r3
    606c:	d014      	beq.n	6098 <_sercom_init_irq_param+0x30>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM1) {
    606e:	4b14      	ldr	r3, [pc, #80]	; (60c0 <_sercom_init_irq_param+0x58>)
    6070:	4298      	cmp	r0, r3
    6072:	d014      	beq.n	609e <_sercom_init_irq_param+0x36>
		_sercom1_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM2) {
    6074:	4b13      	ldr	r3, [pc, #76]	; (60c4 <_sercom_init_irq_param+0x5c>)
    6076:	4298      	cmp	r0, r3
    6078:	d014      	beq.n	60a4 <_sercom_init_irq_param+0x3c>
		_sercom2_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM3) {
    607a:	4b13      	ldr	r3, [pc, #76]	; (60c8 <_sercom_init_irq_param+0x60>)
    607c:	4298      	cmp	r0, r3
    607e:	d014      	beq.n	60aa <_sercom_init_irq_param+0x42>
		_sercom3_dev = (struct _spi_async_dev *)dev;
	}

	if (hw == SERCOM4) {
    6080:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
    6084:	d014      	beq.n	60b0 <_sercom_init_irq_param+0x48>
		_sercom4_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM5) {
    6086:	4b11      	ldr	r3, [pc, #68]	; (60cc <_sercom_init_irq_param+0x64>)
    6088:	4298      	cmp	r0, r3
    608a:	d014      	beq.n	60b6 <_sercom_init_irq_param+0x4e>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
    608c:	4b10      	ldr	r3, [pc, #64]	; (60d0 <_sercom_init_irq_param+0x68>)
    608e:	4298      	cmp	r0, r3
		_sercom6_dev = (struct _usart_async_device *)dev;
    6090:	bf04      	itt	eq
    6092:	4b10      	ldreq	r3, [pc, #64]	; (60d4 <_sercom_init_irq_param+0x6c>)
    6094:	6199      	streq	r1, [r3, #24]
    6096:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    6098:	4b0e      	ldr	r3, [pc, #56]	; (60d4 <_sercom_init_irq_param+0x6c>)
    609a:	6019      	str	r1, [r3, #0]
    609c:	e7ed      	b.n	607a <_sercom_init_irq_param+0x12>
		_sercom1_dev = (struct _usart_async_device *)dev;
    609e:	4b0d      	ldr	r3, [pc, #52]	; (60d4 <_sercom_init_irq_param+0x6c>)
    60a0:	6059      	str	r1, [r3, #4]
    60a2:	e7ed      	b.n	6080 <_sercom_init_irq_param+0x18>
		_sercom2_dev = (struct _usart_async_device *)dev;
    60a4:	4b0b      	ldr	r3, [pc, #44]	; (60d4 <_sercom_init_irq_param+0x6c>)
    60a6:	6099      	str	r1, [r3, #8]
    60a8:	e7ed      	b.n	6086 <_sercom_init_irq_param+0x1e>
		_sercom3_dev = (struct _spi_async_dev *)dev;
    60aa:	4b0a      	ldr	r3, [pc, #40]	; (60d4 <_sercom_init_irq_param+0x6c>)
    60ac:	60d9      	str	r1, [r3, #12]
    60ae:	e7ed      	b.n	608c <_sercom_init_irq_param+0x24>
		_sercom4_dev = (struct _usart_async_device *)dev;
    60b0:	4b08      	ldr	r3, [pc, #32]	; (60d4 <_sercom_init_irq_param+0x6c>)
    60b2:	6119      	str	r1, [r3, #16]
    60b4:	4770      	bx	lr
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
    60b6:	4b07      	ldr	r3, [pc, #28]	; (60d4 <_sercom_init_irq_param+0x6c>)
    60b8:	6159      	str	r1, [r3, #20]
    60ba:	4770      	bx	lr
    60bc:	40003000 	.word	0x40003000
    60c0:	40003400 	.word	0x40003400
    60c4:	41012000 	.word	0x41012000
    60c8:	41014000 	.word	0x41014000
    60cc:	43000400 	.word	0x43000400
    60d0:	43000800 	.word	0x43000800
    60d4:	20000990 	.word	0x20000990

000060d8 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    60d8:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    60da:	4b03      	ldr	r3, [pc, #12]	; (60e8 <_sercom_get_irq_num+0x10>)
    60dc:	4798      	blx	r3
    60de:	0080      	lsls	r0, r0, #2
    60e0:	302e      	adds	r0, #46	; 0x2e
}
    60e2:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    60e6:	bd08      	pop	{r3, pc}
    60e8:	00005fb5 	.word	0x00005fb5

000060ec <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    60ec:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    60ee:	f013 0f01 	tst.w	r3, #1
    60f2:	d109      	bne.n	6108 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    60f4:	6803      	ldr	r3, [r0, #0]
    60f6:	f043 0302 	orr.w	r3, r3, #2
    60fa:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    60fc:	69c3      	ldr	r3, [r0, #28]
    60fe:	f013 0f03 	tst.w	r3, #3
    6102:	d1fb      	bne.n	60fc <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    6104:	2000      	movs	r0, #0
    6106:	4770      	bx	lr
		return ERR_BUSY;
    6108:	f06f 0003 	mvn.w	r0, #3
}
    610c:	4770      	bx	lr
	...

00006110 <_spi_async_enable>:
 *  \param[in] hw Pointer to the hardware register base.
 *
 * \return Enabling status
 */
static int32_t _spi_async_enable(void *const hw)
{
    6110:	b538      	push	{r3, r4, r5, lr}
    6112:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
    6114:	4b0b      	ldr	r3, [pc, #44]	; (6144 <_spi_async_enable+0x34>)
    6116:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    6118:	4620      	mov	r0, r4
    611a:	4b0b      	ldr	r3, [pc, #44]	; (6148 <_spi_async_enable+0x38>)
    611c:	4798      	blx	r3
    611e:	1d01      	adds	r1, r0, #4
    6120:	b2c9      	uxtb	r1, r1
    6122:	2501      	movs	r5, #1
    6124:	4c09      	ldr	r4, [pc, #36]	; (614c <_spi_async_enable+0x3c>)
	for (uint32_t i = 0; i < 4; i++) {
		NVIC_EnableIRQ((IRQn_Type)irq++);
    6126:	1c43      	adds	r3, r0, #1
    6128:	b2db      	uxtb	r3, r3
    612a:	0942      	lsrs	r2, r0, #5
    612c:	f000 001f 	and.w	r0, r0, #31
    6130:	fa05 f000 	lsl.w	r0, r5, r0
    6134:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
    6138:	4618      	mov	r0, r3
	for (uint32_t i = 0; i < 4; i++) {
    613a:	4299      	cmp	r1, r3
    613c:	d1f3      	bne.n	6126 <_spi_async_enable+0x16>
	}

	return ERR_NONE;
}
    613e:	2000      	movs	r0, #0
    6140:	bd38      	pop	{r3, r4, r5, pc}
    6142:	bf00      	nop
    6144:	000060ed 	.word	0x000060ed
    6148:	000060d9 	.word	0x000060d9
    614c:	e000e100 	.word	0xe000e100

00006150 <_spi_set_mode>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    6150:	69c3      	ldr	r3, [r0, #28]
 */
static int32_t _spi_set_mode(void *const hw, const enum spi_transfer_mode mode)
{
	uint32_t ctrla;

	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    6152:	f013 0f03 	tst.w	r3, #3
    6156:	d111      	bne.n	617c <_spi_set_mode+0x2c>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6158:	69c3      	ldr	r3, [r0, #28]
    615a:	f013 0f03 	tst.w	r3, #3
    615e:	d1fb      	bne.n	6158 <_spi_set_mode+0x8>
	return ((Sercom *)hw)->SPI.CTRLA.reg;
    6160:	6803      	ldr	r3, [r0, #0]
		return ERR_BUSY;
	}

	ctrla = hri_sercomspi_read_CTRLA_reg(hw);
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
    6162:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    6166:	0709      	lsls	r1, r1, #28
    6168:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
    616c:	4319      	orrs	r1, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    616e:	6001      	str	r1, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6170:	69c3      	ldr	r3, [r0, #28]
    6172:	f013 0f03 	tst.w	r3, #3
    6176:	d1fb      	bne.n	6170 <_spi_set_mode+0x20>
	hri_sercomspi_write_CTRLA_reg(hw, ctrla);

	return ERR_NONE;
    6178:	2000      	movs	r0, #0
    617a:	4770      	bx	lr
		return ERR_BUSY;
    617c:	f06f 0003 	mvn.w	r0, #3
}
    6180:	4770      	bx	lr

00006182 <_spi_handler>:
/**
 *  \brief IRQ handler used
 *  \param[in, out] p Pointer to SPI device instance.
 */
static void _spi_handler(struct _spi_async_dev *dev)
{
    6182:	b508      	push	{r3, lr}
	void *                      hw = dev->prvt;
    6184:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    6186:	7e11      	ldrb	r1, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
    6188:	7d93      	ldrb	r3, [r2, #22]
	hri_sercomspi_intflag_reg_t st;

	st = hri_sercomspi_read_INTFLAG_reg(hw);
	st &= hri_sercomspi_read_INTEN_reg(hw);
    618a:	400b      	ands	r3, r1

	if (st & SERCOM_SPI_INTFLAG_DRE) {
    618c:	f013 0f01 	tst.w	r3, #1
    6190:	d109      	bne.n	61a6 <_spi_handler+0x24>
		dev->callbacks.tx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
    6192:	f013 0f04 	tst.w	r3, #4
    6196:	d109      	bne.n	61ac <_spi_handler+0x2a>
		dev->callbacks.rx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
    6198:	f013 0f02 	tst.w	r3, #2
    619c:	d109      	bne.n	61b2 <_spi_handler+0x30>
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC);
		dev->callbacks.complete(dev);
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
    619e:	f013 0f80 	tst.w	r3, #128	; 0x80
    61a2:	d10b      	bne.n	61bc <_spi_handler+0x3a>
    61a4:	bd08      	pop	{r3, pc}
		dev->callbacks.tx(dev);
    61a6:	6883      	ldr	r3, [r0, #8]
    61a8:	4798      	blx	r3
    61aa:	bd08      	pop	{r3, pc}
		dev->callbacks.rx(dev);
    61ac:	68c3      	ldr	r3, [r0, #12]
    61ae:	4798      	blx	r3
    61b0:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    61b2:	2302      	movs	r3, #2
    61b4:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
    61b6:	6903      	ldr	r3, [r0, #16]
    61b8:	4798      	blx	r3
    61ba:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    61bc:	2304      	movs	r3, #4
    61be:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    61c0:	2380      	movs	r3, #128	; 0x80
    61c2:	7613      	strb	r3, [r2, #24]
		hri_sercomspi_clear_STATUS_reg(hw, SERCOM_SPI_STATUS_BUFOVF);
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
		dev->callbacks.err(dev, ERR_OVERFLOW);
    61c4:	6943      	ldr	r3, [r0, #20]
    61c6:	f06f 0112 	mvn.w	r1, #18
    61ca:	4798      	blx	r3
	}
}
    61cc:	e7ea      	b.n	61a4 <_spi_handler+0x22>
	...

000061d0 <_spi_get_tx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI TX DMA channel index.
 */
static uint8_t _spi_get_tx_dma_channel(const void *const hw)
{
    61d0:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    61d2:	4b03      	ldr	r3, [pc, #12]	; (61e0 <_spi_get_tx_dma_channel+0x10>)
    61d4:	4798      	blx	r3

	switch (index) {
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
    61d6:	2807      	cmp	r0, #7
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    61d8:	bf0c      	ite	eq
    61da:	2008      	moveq	r0, #8
    61dc:	2000      	movne	r0, #0
    61de:	bd08      	pop	{r3, pc}
    61e0:	00005fb5 	.word	0x00005fb5

000061e4 <_spi_get_rx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI RX DMA channel index.
 */
static uint8_t _spi_get_rx_dma_channel(const void *const hw)
{
    61e4:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    61e6:	4b03      	ldr	r3, [pc, #12]	; (61f4 <_spi_get_rx_dma_channel+0x10>)
    61e8:	4798      	blx	r3
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_RX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    61ea:	2807      	cmp	r0, #7
    61ec:	bf8c      	ite	hi
    61ee:	2000      	movhi	r0, #0
    61f0:	2001      	movls	r0, #1
    61f2:	bd08      	pop	{r3, pc}
    61f4:	00005fb5 	.word	0x00005fb5

000061f8 <_spi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_rx_complete(struct _dma_resource *resource)
{
    61f8:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.rx) {
    61fa:	6883      	ldr	r3, [r0, #8]
    61fc:	689b      	ldr	r3, [r3, #8]
    61fe:	b103      	cbz	r3, 6202 <_spi_dma_rx_complete+0xa>
		dev->callbacks.rx(resource);
    6200:	4798      	blx	r3
    6202:	bd08      	pop	{r3, pc}

00006204 <_spi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
    6204:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
    6206:	6883      	ldr	r3, [r0, #8]
    6208:	685b      	ldr	r3, [r3, #4]
    620a:	b103      	cbz	r3, 620e <_spi_dma_tx_complete+0xa>
		dev->callbacks.tx(resource);
    620c:	4798      	blx	r3
    620e:	bd08      	pop	{r3, pc}

00006210 <_spi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
    6210:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
    6212:	6883      	ldr	r3, [r0, #8]
    6214:	68db      	ldr	r3, [r3, #12]
    6216:	b103      	cbz	r3, 621a <_spi_dma_error_occured+0xa>
		dev->callbacks.error(resource);
    6218:	4798      	blx	r3
    621a:	bd08      	pop	{r3, pc}

0000621c <_usart_init>:
{
    621c:	b510      	push	{r4, lr}
    621e:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    6220:	4b48      	ldr	r3, [pc, #288]	; (6344 <_usart_init+0x128>)
    6222:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    6224:	2800      	cmp	r0, #0
    6226:	d06a      	beq.n	62fe <_usart_init+0xe2>
    6228:	2801      	cmp	r0, #1
    622a:	d062      	beq.n	62f2 <_usart_init+0xd6>
    622c:	2802      	cmp	r0, #2
    622e:	d062      	beq.n	62f6 <_usart_init+0xda>
    6230:	2804      	cmp	r0, #4
    6232:	d062      	beq.n	62fa <_usart_init+0xde>
    6234:	2806      	cmp	r0, #6
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    6236:	bf08      	it	eq
    6238:	2104      	moveq	r1, #4
		if (_usarts[i].number == sercom_offset) {
    623a:	d006      	beq.n	624a <_usart_init+0x2e>
	ASSERT(false);
    623c:	f44f 721e 	mov.w	r2, #632	; 0x278
    6240:	4941      	ldr	r1, [pc, #260]	; (6348 <_usart_init+0x12c>)
    6242:	2000      	movs	r0, #0
    6244:	4b41      	ldr	r3, [pc, #260]	; (634c <_usart_init+0x130>)
    6246:	4798      	blx	r3
	return 0;
    6248:	2100      	movs	r1, #0
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    624a:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    624c:	f013 0f01 	tst.w	r3, #1
    6250:	d122      	bne.n	6298 <_usart_init+0x7c>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    6252:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    6256:	4a3e      	ldr	r2, [pc, #248]	; (6350 <_usart_init+0x134>)
    6258:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    625c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    625e:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6262:	69e3      	ldr	r3, [r4, #28]
    6264:	f013 0f03 	tst.w	r3, #3
    6268:	d1fb      	bne.n	6262 <_usart_init+0x46>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    626a:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    626c:	f013 0f02 	tst.w	r3, #2
    6270:	d00b      	beq.n	628a <_usart_init+0x6e>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    6272:	6823      	ldr	r3, [r4, #0]
    6274:	f023 0302 	bic.w	r3, r3, #2
    6278:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    627a:	69e3      	ldr	r3, [r4, #28]
    627c:	f013 0f03 	tst.w	r3, #3
    6280:	d1fb      	bne.n	627a <_usart_init+0x5e>
    6282:	69e3      	ldr	r3, [r4, #28]
    6284:	f013 0f02 	tst.w	r3, #2
    6288:	d1fb      	bne.n	6282 <_usart_init+0x66>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    628a:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    628e:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6290:	69e3      	ldr	r3, [r4, #28]
    6292:	f013 0f03 	tst.w	r3, #3
    6296:	d1fb      	bne.n	6290 <_usart_init+0x74>
    6298:	69e3      	ldr	r3, [r4, #28]
    629a:	f013 0f01 	tst.w	r3, #1
    629e:	d1fb      	bne.n	6298 <_usart_init+0x7c>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    62a0:	460a      	mov	r2, r1
    62a2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    62a6:	4b2a      	ldr	r3, [pc, #168]	; (6350 <_usart_init+0x134>)
    62a8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    62ac:	6a48      	ldr	r0, [r1, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLA.reg = data;
    62ae:	6020      	str	r0, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    62b0:	69e3      	ldr	r3, [r4, #28]
    62b2:	f013 0f03 	tst.w	r3, #3
    62b6:	d1fb      	bne.n	62b0 <_usart_init+0x94>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    62b8:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    62bc:	4924      	ldr	r1, [pc, #144]	; (6350 <_usart_init+0x134>)
    62be:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    62c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.CTRLB.reg = data;
    62c4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    62c6:	69e3      	ldr	r3, [r4, #28]
    62c8:	f013 0f1f 	tst.w	r3, #31
    62cc:	d1fb      	bne.n	62c6 <_usart_init+0xaa>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    62ce:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    62d2:	491f      	ldr	r1, [pc, #124]	; (6350 <_usart_init+0x134>)
    62d4:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    62d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Sercom *)hw)->USART.CTRLC.reg = data;
    62da:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    62dc:	f410 4fc0 	tst.w	r0, #24576	; 0x6000
    62e0:	d10f      	bne.n	6302 <_usart_init+0xe6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    62e2:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    62e6:	491a      	ldr	r1, [pc, #104]	; (6350 <_usart_init+0x134>)
    62e8:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    62ec:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Sercom *)hw)->USART.BAUD.reg = data;
    62ee:	81a3      	strh	r3, [r4, #12]
    62f0:	e016      	b.n	6320 <_usart_init+0x104>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    62f2:	2101      	movs	r1, #1
    62f4:	e7a9      	b.n	624a <_usart_init+0x2e>
    62f6:	2102      	movs	r1, #2
    62f8:	e7a7      	b.n	624a <_usart_init+0x2e>
    62fa:	2103      	movs	r1, #3
    62fc:	e7a5      	b.n	624a <_usart_init+0x2e>
    62fe:	2100      	movs	r1, #0
    6300:	e7a3      	b.n	624a <_usart_init+0x2e>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    6302:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6306:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    630a:	8e18      	ldrh	r0, [r3, #48]	; 0x30
    630c:	89a1      	ldrh	r1, [r4, #12]
    630e:	f360 010c 	bfi	r1, r0, #0, #13
    6312:	81a1      	strh	r1, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    6314:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
    6318:	89a3      	ldrh	r3, [r4, #12]
    631a:	f361 334f 	bfi	r3, r1, #13, #3
    631e:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    6320:	4b0b      	ldr	r3, [pc, #44]	; (6350 <_usart_init+0x134>)
    6322:	0051      	lsls	r1, r2, #1
    6324:	1888      	adds	r0, r1, r2
    6326:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    632a:	f890 0033 	ldrb.w	r0, [r0, #51]	; 0x33
	((Sercom *)hw)->USART.RXPL.reg = data;
    632e:	73a0      	strb	r0, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    6330:	440a      	add	r2, r1
    6332:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    6336:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    633a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    633e:	2000      	movs	r0, #0
    6340:	bd10      	pop	{r4, pc}
    6342:	bf00      	nop
    6344:	00005fb5 	.word	0x00005fb5
    6348:	0000c018 	.word	0x0000c018
    634c:	000051f5 	.word	0x000051f5
    6350:	0000bf44 	.word	0x0000bf44

00006354 <_get_i2cm_index>:
{
    6354:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    6356:	4b07      	ldr	r3, [pc, #28]	; (6374 <_get_i2cm_index+0x20>)
    6358:	4798      	blx	r3
		if (_i2cms[i].number == sercom_offset) {
    635a:	2805      	cmp	r0, #5
    635c:	d008      	beq.n	6370 <_get_i2cm_index+0x1c>
	ASSERT(false);
    635e:	f240 32f3 	movw	r2, #1011	; 0x3f3
    6362:	4905      	ldr	r1, [pc, #20]	; (6378 <_get_i2cm_index+0x24>)
    6364:	2000      	movs	r0, #0
    6366:	4b05      	ldr	r3, [pc, #20]	; (637c <_get_i2cm_index+0x28>)
    6368:	4798      	blx	r3
	return -1;
    636a:	f04f 30ff 	mov.w	r0, #4294967295
}
    636e:	bd08      	pop	{r3, pc}
			return i;
    6370:	2000      	movs	r0, #0
    6372:	bd08      	pop	{r3, pc}
    6374:	00005fb5 	.word	0x00005fb5
    6378:	0000c018 	.word	0x0000c018
    637c:	000051f5 	.word	0x000051f5

00006380 <_i2c_m_sync_init_impl>:
{
    6380:	b538      	push	{r3, r4, r5, lr}
    6382:	4605      	mov	r5, r0
    6384:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    6386:	4608      	mov	r0, r1
    6388:	4b34      	ldr	r3, [pc, #208]	; (645c <_i2c_m_sync_init_impl+0xdc>)
    638a:	4798      	blx	r3
    638c:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    638e:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    6390:	f013 0f01 	tst.w	r3, #1
    6394:	d123      	bne.n	63de <_i2c_m_sync_init_impl+0x5e>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    6396:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    639a:	4a31      	ldr	r2, [pc, #196]	; (6460 <_i2c_m_sync_init_impl+0xe0>)
    639c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    63a0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    63a4:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    63a8:	69e3      	ldr	r3, [r4, #28]
    63aa:	f013 0f03 	tst.w	r3, #3
    63ae:	d1fb      	bne.n	63a8 <_i2c_m_sync_init_impl+0x28>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    63b0:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    63b2:	f013 0f02 	tst.w	r3, #2
    63b6:	d00b      	beq.n	63d0 <_i2c_m_sync_init_impl+0x50>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    63b8:	6823      	ldr	r3, [r4, #0]
    63ba:	f023 0302 	bic.w	r3, r3, #2
    63be:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    63c0:	69e3      	ldr	r3, [r4, #28]
    63c2:	f013 0f03 	tst.w	r3, #3
    63c6:	d1fb      	bne.n	63c0 <_i2c_m_sync_init_impl+0x40>
    63c8:	69e3      	ldr	r3, [r4, #28]
    63ca:	f013 0f02 	tst.w	r3, #2
    63ce:	d1fb      	bne.n	63c8 <_i2c_m_sync_init_impl+0x48>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    63d0:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    63d4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    63d6:	69e3      	ldr	r3, [r4, #28]
    63d8:	f013 0f03 	tst.w	r3, #3
    63dc:	d1fb      	bne.n	63d6 <_i2c_m_sync_init_impl+0x56>
    63de:	69e3      	ldr	r3, [r4, #28]
    63e0:	f013 0f01 	tst.w	r3, #1
    63e4:	d1fb      	bne.n	63de <_i2c_m_sync_init_impl+0x5e>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    63e6:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    63ea:	4a1d      	ldr	r2, [pc, #116]	; (6460 <_i2c_m_sync_init_impl+0xe0>)
    63ec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    63f0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    63f4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    63f6:	69e3      	ldr	r3, [r4, #28]
    63f8:	f013 0f03 	tst.w	r3, #3
    63fc:	d1fb      	bne.n	63f6 <_i2c_m_sync_init_impl+0x76>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    63fe:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    6402:	4917      	ldr	r1, [pc, #92]	; (6460 <_i2c_m_sync_init_impl+0xe0>)
    6404:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6408:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    640c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    640e:	69e3      	ldr	r3, [r4, #28]
    6410:	f013 0f04 	tst.w	r3, #4
    6414:	d1fb      	bne.n	640e <_i2c_m_sync_init_impl+0x8e>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    6416:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    641a:	4911      	ldr	r1, [pc, #68]	; (6460 <_i2c_m_sync_init_impl+0xe0>)
    641c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6420:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    6424:	60e3      	str	r3, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    6426:	f3c2 6301 	ubfx	r3, r2, #24, #2
    642a:	81ab      	strh	r3, [r5, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    642c:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    642e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    6432:	2b01      	cmp	r3, #1
    6434:	bf94      	ite	ls
    6436:	2300      	movls	r3, #0
    6438:	2301      	movhi	r3, #1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    643a:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    643e:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6440:	69e3      	ldr	r3, [r4, #28]
    6442:	f013 0f04 	tst.w	r3, #4
    6446:	d1fb      	bne.n	6440 <_i2c_m_sync_init_impl+0xc0>
	service->trise = _i2cms[i].trise;
    6448:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    644c:	4b04      	ldr	r3, [pc, #16]	; (6460 <_i2c_m_sync_init_impl+0xe0>)
    644e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    6452:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
    6456:	81eb      	strh	r3, [r5, #14]
}
    6458:	2000      	movs	r0, #0
    645a:	bd38      	pop	{r3, r4, r5, pc}
    645c:	00006355 	.word	0x00006355
    6460:	0000bf44 	.word	0x0000bf44

00006464 <_sercom_i2c_m_irq_handler>:
{
    6464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6468:	4605      	mov	r5, r0
	void *   hw    = i2c_dev->hw;
    646a:	6904      	ldr	r4, [r0, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    646c:	7e26      	ldrb	r6, [r4, #24]
    646e:	b2f6      	uxtb	r6, r6
	ASSERT(i2c_dev);
    6470:	f8df 8234 	ldr.w	r8, [pc, #564]	; 66a8 <_sercom_i2c_m_irq_handler+0x244>
    6474:	f240 4265 	movw	r2, #1125	; 0x465
    6478:	4641      	mov	r1, r8
    647a:	3000      	adds	r0, #0
    647c:	bf18      	it	ne
    647e:	2001      	movne	r0, #1
    6480:	4f88      	ldr	r7, [pc, #544]	; (66a4 <_sercom_i2c_m_irq_handler+0x240>)
    6482:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    6484:	6928      	ldr	r0, [r5, #16]
    6486:	f240 4266 	movw	r2, #1126	; 0x466
    648a:	4641      	mov	r1, r8
    648c:	3000      	adds	r0, #0
    648e:	bf18      	it	ne
    6490:	2001      	movne	r0, #1
    6492:	47b8      	blx	r7
	while (!(flags & ERROR_FLAG)) {
    6494:	f016 0f80 	tst.w	r6, #128	; 0x80
    6498:	f040 80f4 	bne.w	6684 <_sercom_i2c_m_irq_handler+0x220>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    649c:	6821      	ldr	r1, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    649e:	69e3      	ldr	r3, [r4, #28]
    64a0:	f013 0f04 	tst.w	r3, #4
    64a4:	d1fb      	bne.n	649e <_sercom_i2c_m_irq_handler+0x3a>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    64a6:	8b63      	ldrh	r3, [r4, #26]
    64a8:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    64aa:	f016 0f01 	tst.w	r6, #1
    64ae:	f000 8090 	beq.w	65d2 <_sercom_i2c_m_irq_handler+0x16e>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    64b2:	f013 0f02 	tst.w	r3, #2
    64b6:	d022      	beq.n	64fe <_sercom_i2c_m_irq_handler+0x9a>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    64b8:	2201      	movs	r2, #1
    64ba:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    64bc:	886a      	ldrh	r2, [r5, #2]
    64be:	b292      	uxth	r2, r2
    64c0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    64c4:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    64c6:	886a      	ldrh	r2, [r5, #2]
    64c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    64cc:	0412      	lsls	r2, r2, #16
    64ce:	0c12      	lsrs	r2, r2, #16
    64d0:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    64d2:	f003 0301 	and.w	r3, r3, #1
			return I2C_ERR_BAD_ADDRESS;
    64d6:	2b00      	cmp	r3, #0
    64d8:	bf14      	ite	ne
    64da:	f06f 0104 	mvnne.w	r1, #4
    64de:	f06f 0103 	mvneq.w	r1, #3
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    64e2:	886b      	ldrh	r3, [r5, #2]
    64e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    64e8:	041b      	lsls	r3, r3, #16
    64ea:	0c1b      	lsrs	r3, r3, #16
    64ec:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    64ee:	696b      	ldr	r3, [r5, #20]
    64f0:	2b00      	cmp	r3, #0
    64f2:	f000 80c5 	beq.w	6680 <_sercom_i2c_m_irq_handler+0x21c>
			i2c_dev->cb.error(i2c_dev, ret);
    64f6:	4628      	mov	r0, r5
    64f8:	4798      	blx	r3
    64fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    64fe:	f013 0f04 	tst.w	r3, #4
    6502:	d124      	bne.n	654e <_sercom_i2c_m_irq_handler+0xea>
			if (msg->flags & I2C_M_TEN) {
    6504:	886b      	ldrh	r3, [r5, #2]
    6506:	f413 6f80 	tst.w	r3, #1024	; 0x400
    650a:	d03e      	beq.n	658a <_sercom_i2c_m_irq_handler+0x126>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    650c:	882b      	ldrh	r3, [r5, #0]
    650e:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    6510:	f003 0206 	and.w	r2, r3, #6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6514:	69e3      	ldr	r3, [r4, #28]
    6516:	f013 0f04 	tst.w	r3, #4
    651a:	d1fb      	bne.n	6514 <_sercom_i2c_m_irq_handler+0xb0>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    651c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    651e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
				hri_sercomi2cm_write_ADDR_reg(hw,
    6522:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
    6526:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    6528:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    652a:	69e3      	ldr	r3, [r4, #28]
    652c:	f013 0f04 	tst.w	r3, #4
    6530:	d1fb      	bne.n	652a <_sercom_i2c_m_irq_handler+0xc6>
				msg->flags &= ~I2C_M_TEN;
    6532:	886b      	ldrh	r3, [r5, #2]
    6534:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    6538:	041b      	lsls	r3, r3, #16
    653a:	0c1b      	lsrs	r3, r3, #16
    653c:	806b      	strh	r3, [r5, #2]
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
    653e:	69ab      	ldr	r3, [r5, #24]
    6540:	2b00      	cmp	r3, #0
    6542:	f000 8088 	beq.w	6656 <_sercom_i2c_m_irq_handler+0x1f2>
			i2c_dev->cb.tx_complete(i2c_dev);
    6546:	4628      	mov	r0, r5
    6548:	4798      	blx	r3
    654a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if (msg->len > 0) {
    654e:	686b      	ldr	r3, [r5, #4]
    6550:	2b00      	cmp	r3, #0
    6552:	dd04      	ble.n	655e <_sercom_i2c_m_irq_handler+0xfa>
					msg->flags |= I2C_M_FAIL;
    6554:	886b      	ldrh	r3, [r5, #2]
    6556:	b29b      	uxth	r3, r3
    6558:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    655c:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    655e:	886b      	ldrh	r3, [r5, #2]
    6560:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6564:	d108      	bne.n	6578 <_sercom_i2c_m_irq_handler+0x114>
				msg->flags &= ~I2C_M_BUSY;
    6566:	886b      	ldrh	r3, [r5, #2]
    6568:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    656c:	041b      	lsls	r3, r3, #16
    656e:	0c1b      	lsrs	r3, r3, #16
    6570:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    6572:	f06f 0101 	mvn.w	r1, #1
    6576:	e7b4      	b.n	64e2 <_sercom_i2c_m_irq_handler+0x7e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    6578:	6863      	ldr	r3, [r4, #4]
    657a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    657e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6580:	69e3      	ldr	r3, [r4, #28]
    6582:	f013 0f04 	tst.w	r3, #4
    6586:	d1fb      	bne.n	6580 <_sercom_i2c_m_irq_handler+0x11c>
    6588:	e7ed      	b.n	6566 <_sercom_i2c_m_irq_handler+0x102>
			if (msg->len == 0) {
    658a:	686b      	ldr	r3, [r5, #4]
    658c:	b99b      	cbnz	r3, 65b6 <_sercom_i2c_m_irq_handler+0x152>
				if (msg->flags & I2C_M_STOP) {
    658e:	886b      	ldrh	r3, [r5, #2]
    6590:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6594:	d106      	bne.n	65a4 <_sercom_i2c_m_irq_handler+0x140>
				msg->flags &= ~I2C_M_BUSY;
    6596:	886b      	ldrh	r3, [r5, #2]
    6598:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    659c:	041b      	lsls	r3, r3, #16
    659e:	0c1b      	lsrs	r3, r3, #16
    65a0:	806b      	strh	r3, [r5, #2]
    65a2:	e7cc      	b.n	653e <_sercom_i2c_m_irq_handler+0xda>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    65a4:	6863      	ldr	r3, [r4, #4]
    65a6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    65aa:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    65ac:	69e3      	ldr	r3, [r4, #28]
    65ae:	f013 0f04 	tst.w	r3, #4
    65b2:	d1fb      	bne.n	65ac <_sercom_i2c_m_irq_handler+0x148>
    65b4:	e7ef      	b.n	6596 <_sercom_i2c_m_irq_handler+0x132>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    65b6:	68ab      	ldr	r3, [r5, #8]
    65b8:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    65ba:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    65bc:	69e3      	ldr	r3, [r4, #28]
    65be:	f013 0f04 	tst.w	r3, #4
    65c2:	d1fb      	bne.n	65bc <_sercom_i2c_m_irq_handler+0x158>
				msg->buffer++;
    65c4:	68ab      	ldr	r3, [r5, #8]
    65c6:	3301      	adds	r3, #1
    65c8:	60ab      	str	r3, [r5, #8]
				msg->len--;
    65ca:	686b      	ldr	r3, [r5, #4]
    65cc:	3b01      	subs	r3, #1
    65ce:	606b      	str	r3, [r5, #4]
    65d0:	e7b5      	b.n	653e <_sercom_i2c_m_irq_handler+0xda>
	} else if (flags & SB_FLAG) {
    65d2:	f016 0f02 	tst.w	r6, #2
    65d6:	d041      	beq.n	665c <_sercom_i2c_m_irq_handler+0x1f8>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    65d8:	686a      	ldr	r2, [r5, #4]
    65da:	2a00      	cmp	r2, #0
    65dc:	d036      	beq.n	664c <_sercom_i2c_m_irq_handler+0x1e8>
    65de:	f013 0f04 	tst.w	r3, #4
    65e2:	d133      	bne.n	664c <_sercom_i2c_m_irq_handler+0x1e8>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    65e4:	f3c1 61c0 	ubfx	r1, r1, #27, #1
			msg->len--;
    65e8:	3a01      	subs	r2, #1
    65ea:	606a      	str	r2, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    65ec:	2a00      	cmp	r2, #0
    65ee:	d137      	bne.n	6660 <_sercom_i2c_m_irq_handler+0x1fc>
    65f0:	2900      	cmp	r1, #0
    65f2:	d039      	beq.n	6668 <_sercom_i2c_m_irq_handler+0x204>
				if (msg->flags & I2C_M_STOP) {
    65f4:	886b      	ldrh	r3, [r5, #2]
    65f6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    65fa:	d116      	bne.n	662a <_sercom_i2c_m_irq_handler+0x1c6>
				msg->flags &= ~I2C_M_BUSY;
    65fc:	886b      	ldrh	r3, [r5, #2]
    65fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6602:	041b      	lsls	r3, r3, #16
    6604:	0c1b      	lsrs	r3, r3, #16
    6606:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    6608:	68aa      	ldr	r2, [r5, #8]
    660a:	1c53      	adds	r3, r2, #1
    660c:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    660e:	69e3      	ldr	r3, [r4, #28]
    6610:	f013 0f04 	tst.w	r3, #4
    6614:	d1fb      	bne.n	660e <_sercom_i2c_m_irq_handler+0x1aa>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    6616:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    6618:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    661a:	2302      	movs	r3, #2
    661c:	7623      	strb	r3, [r4, #24]
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    661e:	69eb      	ldr	r3, [r5, #28]
    6620:	b1e3      	cbz	r3, 665c <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.rx_complete(i2c_dev);
    6622:	4628      	mov	r0, r5
    6624:	4798      	blx	r3
    6626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    662a:	6863      	ldr	r3, [r4, #4]
    662c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6630:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6632:	69e3      	ldr	r3, [r4, #28]
    6634:	f013 0f04 	tst.w	r3, #4
    6638:	d1fb      	bne.n	6632 <_sercom_i2c_m_irq_handler+0x1ce>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    663a:	6863      	ldr	r3, [r4, #4]
    663c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    6640:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6642:	69e3      	ldr	r3, [r4, #28]
    6644:	f013 0f04 	tst.w	r3, #4
    6648:	d1fb      	bne.n	6642 <_sercom_i2c_m_irq_handler+0x1de>
    664a:	e7d7      	b.n	65fc <_sercom_i2c_m_irq_handler+0x198>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    664c:	2302      	movs	r3, #2
    664e:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    6650:	f06f 0101 	mvn.w	r1, #1
    6654:	e745      	b.n	64e2 <_sercom_i2c_m_irq_handler+0x7e>
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    6656:	f016 0f02 	tst.w	r6, #2
    665a:	d1e0      	bne.n	661e <_sercom_i2c_m_irq_handler+0x1ba>
    665c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    6660:	2a01      	cmp	r2, #1
    6662:	d1d1      	bne.n	6608 <_sercom_i2c_m_irq_handler+0x1a4>
    6664:	2900      	cmp	r1, #0
    6666:	d0cf      	beq.n	6608 <_sercom_i2c_m_irq_handler+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    6668:	6863      	ldr	r3, [r4, #4]
    666a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    666e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6670:	69e3      	ldr	r3, [r4, #28]
    6672:	f013 0f04 	tst.w	r3, #4
    6676:	d1fb      	bne.n	6670 <_sercom_i2c_m_irq_handler+0x20c>
			if (msg->len == 0) {
    6678:	686b      	ldr	r3, [r5, #4]
    667a:	2b00      	cmp	r3, #0
    667c:	d0ba      	beq.n	65f4 <_sercom_i2c_m_irq_handler+0x190>
    667e:	e7c3      	b.n	6608 <_sercom_i2c_m_irq_handler+0x1a4>
    6680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    6684:	886b      	ldrh	r3, [r5, #2]
    6686:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    668a:	041b      	lsls	r3, r3, #16
    668c:	0c1b      	lsrs	r3, r3, #16
    668e:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    6690:	696b      	ldr	r3, [r5, #20]
    6692:	2b00      	cmp	r3, #0
    6694:	d0e2      	beq.n	665c <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
    6696:	f06f 0104 	mvn.w	r1, #4
    669a:	4628      	mov	r0, r5
    669c:	4798      	blx	r3
    669e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    66a2:	bf00      	nop
    66a4:	000051f5 	.word	0x000051f5
    66a8:	0000c018 	.word	0x0000c018

000066ac <_usart_async_init>:
{
    66ac:	b570      	push	{r4, r5, r6, lr}
    66ae:	460d      	mov	r5, r1
	ASSERT(device);
    66b0:	4606      	mov	r6, r0
    66b2:	22d8      	movs	r2, #216	; 0xd8
    66b4:	4917      	ldr	r1, [pc, #92]	; (6714 <_usart_async_init+0x68>)
    66b6:	3000      	adds	r0, #0
    66b8:	bf18      	it	ne
    66ba:	2001      	movne	r0, #1
    66bc:	4b16      	ldr	r3, [pc, #88]	; (6718 <_usart_async_init+0x6c>)
    66be:	4798      	blx	r3
	init_status = _usart_init(hw);
    66c0:	4628      	mov	r0, r5
    66c2:	4b16      	ldr	r3, [pc, #88]	; (671c <_usart_async_init+0x70>)
    66c4:	4798      	blx	r3
	if (init_status) {
    66c6:	4604      	mov	r4, r0
    66c8:	b108      	cbz	r0, 66ce <_usart_async_init+0x22>
}
    66ca:	4620      	mov	r0, r4
    66cc:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    66ce:	61b5      	str	r5, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    66d0:	4631      	mov	r1, r6
    66d2:	4628      	mov	r0, r5
    66d4:	4b12      	ldr	r3, [pc, #72]	; (6720 <_usart_async_init+0x74>)
    66d6:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    66d8:	4628      	mov	r0, r5
    66da:	4b12      	ldr	r3, [pc, #72]	; (6724 <_usart_async_init+0x78>)
    66dc:	4798      	blx	r3
    66de:	1d01      	adds	r1, r0, #4
    66e0:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    66e2:	2501      	movs	r5, #1
    66e4:	f000 021f 	and.w	r2, r0, #31
    66e8:	fa05 f202 	lsl.w	r2, r5, r2
    66ec:	0943      	lsrs	r3, r0, #5
    66ee:	009b      	lsls	r3, r3, #2
    66f0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    66f4:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    66f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    66fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6700:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6704:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6708:	601a      	str	r2, [r3, #0]
		irq++;
    670a:	3001      	adds	r0, #1
    670c:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    670e:	4281      	cmp	r1, r0
    6710:	d1e8      	bne.n	66e4 <_usart_async_init+0x38>
    6712:	e7da      	b.n	66ca <_usart_async_init+0x1e>
    6714:	0000c018 	.word	0x0000c018
    6718:	000051f5 	.word	0x000051f5
    671c:	0000621d 	.word	0x0000621d
    6720:	00006069 	.word	0x00006069
    6724:	000060d9 	.word	0x000060d9

00006728 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    6728:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    672a:	6813      	ldr	r3, [r2, #0]
    672c:	f043 0302 	orr.w	r3, r3, #2
    6730:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6732:	69d3      	ldr	r3, [r2, #28]
    6734:	f013 0f03 	tst.w	r3, #3
    6738:	d1fb      	bne.n	6732 <_usart_async_enable+0xa>
}
    673a:	4770      	bx	lr

0000673c <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    673c:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    673e:	6299      	str	r1, [r3, #40]	; 0x28
    6740:	4770      	bx	lr

00006742 <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    6742:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    6744:	2201      	movs	r2, #1
    6746:	759a      	strb	r2, [r3, #22]
    6748:	4770      	bx	lr

0000674a <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    674a:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    674c:	2202      	movs	r2, #2
    674e:	759a      	strb	r2, [r3, #22]
    6750:	4770      	bx	lr
	...

00006754 <_usart_async_set_irq_state>:
{
    6754:	b570      	push	{r4, r5, r6, lr}
    6756:	460c      	mov	r4, r1
    6758:	4616      	mov	r6, r2
	ASSERT(device);
    675a:	4605      	mov	r5, r0
    675c:	f44f 720e 	mov.w	r2, #568	; 0x238
    6760:	4915      	ldr	r1, [pc, #84]	; (67b8 <_usart_async_set_irq_state+0x64>)
    6762:	3000      	adds	r0, #0
    6764:	bf18      	it	ne
    6766:	2001      	movne	r0, #1
    6768:	4b14      	ldr	r3, [pc, #80]	; (67bc <_usart_async_set_irq_state+0x68>)
    676a:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    676c:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    6770:	d10d      	bne.n	678e <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    6772:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    6774:	b92e      	cbnz	r6, 6782 <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    6776:	2201      	movs	r2, #1
    6778:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    677a:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    677c:	2202      	movs	r2, #2
    677e:	751a      	strb	r2, [r3, #20]
    6780:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    6782:	2201      	movs	r2, #1
    6784:	759a      	strb	r2, [r3, #22]
    6786:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    6788:	2202      	movs	r2, #2
    678a:	759a      	strb	r2, [r3, #22]
    678c:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    678e:	2c01      	cmp	r4, #1
    6790:	d002      	beq.n	6798 <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    6792:	2c03      	cmp	r4, #3
    6794:	d008      	beq.n	67a8 <_usart_async_set_irq_state+0x54>
    6796:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    6798:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    679a:	b916      	cbnz	r6, 67a2 <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    679c:	2204      	movs	r2, #4
    679e:	751a      	strb	r2, [r3, #20]
    67a0:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    67a2:	2204      	movs	r2, #4
    67a4:	759a      	strb	r2, [r3, #22]
    67a6:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    67a8:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    67aa:	b116      	cbz	r6, 67b2 <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    67ac:	2280      	movs	r2, #128	; 0x80
    67ae:	759a      	strb	r2, [r3, #22]
}
    67b0:	e7f1      	b.n	6796 <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    67b2:	2280      	movs	r2, #128	; 0x80
    67b4:	751a      	strb	r2, [r3, #20]
    67b6:	bd70      	pop	{r4, r5, r6, pc}
    67b8:	0000c018 	.word	0x0000c018
    67bc:	000051f5 	.word	0x000051f5

000067c0 <_i2c_m_async_init>:
{
    67c0:	b570      	push	{r4, r5, r6, lr}
    67c2:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    67c4:	4606      	mov	r6, r0
    67c6:	f44f 629b 	mov.w	r2, #1240	; 0x4d8
    67ca:	4918      	ldr	r1, [pc, #96]	; (682c <_i2c_m_async_init+0x6c>)
    67cc:	3000      	adds	r0, #0
    67ce:	bf18      	it	ne
    67d0:	2001      	movne	r0, #1
    67d2:	4b17      	ldr	r3, [pc, #92]	; (6830 <_i2c_m_async_init+0x70>)
    67d4:	4798      	blx	r3
	i2c_dev->hw = hw;
    67d6:	6135      	str	r5, [r6, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    67d8:	4629      	mov	r1, r5
    67da:	4630      	mov	r0, r6
    67dc:	4b15      	ldr	r3, [pc, #84]	; (6834 <_i2c_m_async_init+0x74>)
    67de:	4798      	blx	r3
	if (init_status) {
    67e0:	4604      	mov	r4, r0
    67e2:	b108      	cbz	r0, 67e8 <_i2c_m_async_init+0x28>
}
    67e4:	4620      	mov	r0, r4
    67e6:	bd70      	pop	{r4, r5, r6, pc}
	_sercom_init_irq_param(hw, (void *)i2c_dev);
    67e8:	4631      	mov	r1, r6
    67ea:	4628      	mov	r0, r5
    67ec:	4b12      	ldr	r3, [pc, #72]	; (6838 <_i2c_m_async_init+0x78>)
    67ee:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    67f0:	4628      	mov	r0, r5
    67f2:	4b12      	ldr	r3, [pc, #72]	; (683c <_i2c_m_async_init+0x7c>)
    67f4:	4798      	blx	r3
    67f6:	1d01      	adds	r1, r0, #4
    67f8:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    67fa:	2501      	movs	r5, #1
    67fc:	f000 021f 	and.w	r2, r0, #31
    6800:	fa05 f202 	lsl.w	r2, r5, r2
    6804:	0943      	lsrs	r3, r0, #5
    6806:	009b      	lsls	r3, r3, #2
    6808:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    680c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    6810:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    6814:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6818:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    681c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6820:	601a      	str	r2, [r3, #0]
		irq++;
    6822:	3001      	adds	r0, #1
    6824:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    6826:	4281      	cmp	r1, r0
    6828:	d1e8      	bne.n	67fc <_i2c_m_async_init+0x3c>
    682a:	e7db      	b.n	67e4 <_i2c_m_async_init+0x24>
    682c:	0000c018 	.word	0x0000c018
    6830:	000051f5 	.word	0x000051f5
    6834:	00006381 	.word	0x00006381
    6838:	00006069 	.word	0x00006069
    683c:	000060d9 	.word	0x000060d9

00006840 <_i2c_m_async_transfer>:
{
    6840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6844:	460c      	mov	r4, r1
	ASSERT(i2c_dev);
    6846:	4605      	mov	r5, r0
    6848:	f110 0800 	adds.w	r8, r0, #0
    684c:	bf18      	it	ne
    684e:	f04f 0801 	movne.w	r8, #1
    6852:	4f45      	ldr	r7, [pc, #276]	; (6968 <_i2c_m_async_transfer+0x128>)
    6854:	f240 522e 	movw	r2, #1326	; 0x52e
    6858:	4639      	mov	r1, r7
    685a:	4640      	mov	r0, r8
    685c:	4e43      	ldr	r6, [pc, #268]	; (696c <_i2c_m_async_transfer+0x12c>)
    685e:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
    6860:	6928      	ldr	r0, [r5, #16]
    6862:	f240 522f 	movw	r2, #1327	; 0x52f
    6866:	4639      	mov	r1, r7
    6868:	3000      	adds	r0, #0
    686a:	bf18      	it	ne
    686c:	2001      	movne	r0, #1
    686e:	47b0      	blx	r6
	ASSERT(msg);
    6870:	f44f 62a6 	mov.w	r2, #1328	; 0x530
    6874:	4639      	mov	r1, r7
    6876:	1c20      	adds	r0, r4, #0
    6878:	bf18      	it	ne
    687a:	2001      	movne	r0, #1
    687c:	47b0      	blx	r6
	if (msg->len == 0) {
    687e:	6860      	ldr	r0, [r4, #4]
    6880:	2800      	cmp	r0, #0
    6882:	d06f      	beq.n	6964 <_i2c_m_async_transfer+0x124>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    6884:	886b      	ldrh	r3, [r5, #2]
    6886:	f413 7f80 	tst.w	r3, #256	; 0x100
    688a:	d169      	bne.n	6960 <_i2c_m_async_transfer+0x120>
	msg->flags |= I2C_M_BUSY;
    688c:	8863      	ldrh	r3, [r4, #2]
    688e:	b29b      	uxth	r3, r3
    6890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    6894:	8063      	strh	r3, [r4, #2]
	i2c_dev->service.msg = *msg;
    6896:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    689a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
    689e:	692a      	ldr	r2, [r5, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    68a0:	6853      	ldr	r3, [r2, #4]
    68a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    68a6:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    68a8:	69d3      	ldr	r3, [r2, #28]
    68aa:	f013 0f04 	tst.w	r3, #4
    68ae:	d1fb      	bne.n	68a8 <_i2c_m_async_transfer+0x68>
	void *             hw    = i2c_dev->hw;
    68b0:	692c      	ldr	r4, [r5, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    68b2:	6826      	ldr	r6, [r4, #0]
	ASSERT(i2c_dev);
    68b4:	f240 5206 	movw	r2, #1286	; 0x506
    68b8:	492b      	ldr	r1, [pc, #172]	; (6968 <_i2c_m_async_transfer+0x128>)
    68ba:	4640      	mov	r0, r8
    68bc:	4b2b      	ldr	r3, [pc, #172]	; (696c <_i2c_m_async_transfer+0x12c>)
    68be:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    68c0:	686b      	ldr	r3, [r5, #4]
    68c2:	2b01      	cmp	r3, #1
    68c4:	d02a      	beq.n	691c <_i2c_m_async_transfer+0xdc>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    68c6:	6863      	ldr	r3, [r4, #4]
    68c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    68cc:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    68ce:	69e3      	ldr	r3, [r4, #28]
    68d0:	f013 0f04 	tst.w	r3, #4
    68d4:	d1fb      	bne.n	68ce <_i2c_m_async_transfer+0x8e>
	if (msg->addr & I2C_M_TEN) {
    68d6:	882b      	ldrh	r3, [r5, #0]
    68d8:	f413 6f80 	tst.w	r3, #1024	; 0x400
    68dc:	d02a      	beq.n	6934 <_i2c_m_async_transfer+0xf4>
		if (msg->flags & I2C_M_RD) {
    68de:	886a      	ldrh	r2, [r5, #2]
    68e0:	f012 0f01 	tst.w	r2, #1
    68e4:	d004      	beq.n	68f0 <_i2c_m_async_transfer+0xb0>
			msg->flags |= I2C_M_TEN;
    68e6:	886a      	ldrh	r2, [r5, #2]
    68e8:	b292      	uxth	r2, r2
    68ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    68ee:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    68f0:	f240 72fe 	movw	r2, #2046	; 0x7fe
    68f4:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    68f8:	69e3      	ldr	r3, [r4, #28]
    68fa:	f013 0f04 	tst.w	r3, #4
    68fe:	d1fb      	bne.n	68f8 <_i2c_m_async_transfer+0xb8>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    6900:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6902:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    6906:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    690a:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    690c:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    690e:	69e3      	ldr	r3, [r4, #28]
    6910:	f013 0f04 	tst.w	r3, #4
    6914:	d1fb      	bne.n	690e <_i2c_m_async_transfer+0xce>
	return ERR_NONE;
    6916:	2000      	movs	r0, #0
    6918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (msg->len == 1 && sclsm) {
    691c:	f016 6f00 	tst.w	r6, #134217728	; 0x8000000
    6920:	d0d1      	beq.n	68c6 <_i2c_m_async_transfer+0x86>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    6922:	6863      	ldr	r3, [r4, #4]
    6924:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    6928:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    692a:	69e3      	ldr	r3, [r4, #28]
    692c:	f013 0f04 	tst.w	r3, #4
    6930:	d1fb      	bne.n	692a <_i2c_m_async_transfer+0xea>
    6932:	e7d0      	b.n	68d6 <_i2c_m_async_transfer+0x96>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    6934:	8869      	ldrh	r1, [r5, #2]
    6936:	005a      	lsls	r2, r3, #1
    6938:	b2d2      	uxtb	r2, r2
    693a:	f001 0301 	and.w	r3, r1, #1
    693e:	431a      	orrs	r2, r3
    6940:	69e3      	ldr	r3, [r4, #28]
    6942:	f013 0f04 	tst.w	r3, #4
    6946:	d1fb      	bne.n	6940 <_i2c_m_async_transfer+0x100>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    6948:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    694a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    694e:	431a      	orrs	r2, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    6950:	6262      	str	r2, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6952:	69e3      	ldr	r3, [r4, #28]
    6954:	f013 0f04 	tst.w	r3, #4
    6958:	d1fb      	bne.n	6952 <_i2c_m_async_transfer+0x112>
	return ERR_NONE;
    695a:	2000      	movs	r0, #0
    695c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BUSY;
    6960:	f06f 0003 	mvn.w	r0, #3
}
    6964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6968:	0000c018 	.word	0x0000c018
    696c:	000051f5 	.word	0x000051f5

00006970 <_i2c_m_async_register_callback>:
	switch (type) {
    6970:	2901      	cmp	r1, #1
    6972:	d006      	beq.n	6982 <_i2c_m_async_register_callback+0x12>
    6974:	b119      	cbz	r1, 697e <_i2c_m_async_register_callback+0xe>
    6976:	2902      	cmp	r1, #2
    6978:	d005      	beq.n	6986 <_i2c_m_async_register_callback+0x16>
}
    697a:	2000      	movs	r0, #0
    697c:	4770      	bx	lr
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
    697e:	6142      	str	r2, [r0, #20]
		break;
    6980:	e7fb      	b.n	697a <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
    6982:	6182      	str	r2, [r0, #24]
		break;
    6984:	e7f9      	b.n	697a <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
    6986:	61c2      	str	r2, [r0, #28]
		break;
    6988:	e7f7      	b.n	697a <_i2c_m_async_register_callback+0xa>
	...

0000698c <SERCOM0_0_Handler>:
{
    698c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    698e:	4b02      	ldr	r3, [pc, #8]	; (6998 <SERCOM0_0_Handler+0xc>)
    6990:	6818      	ldr	r0, [r3, #0]
    6992:	4b02      	ldr	r3, [pc, #8]	; (699c <SERCOM0_0_Handler+0x10>)
    6994:	4798      	blx	r3
    6996:	bd08      	pop	{r3, pc}
    6998:	20000990 	.word	0x20000990
    699c:	00005ff9 	.word	0x00005ff9

000069a0 <SERCOM0_1_Handler>:
{
    69a0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    69a2:	4b02      	ldr	r3, [pc, #8]	; (69ac <SERCOM0_1_Handler+0xc>)
    69a4:	6818      	ldr	r0, [r3, #0]
    69a6:	4b02      	ldr	r3, [pc, #8]	; (69b0 <SERCOM0_1_Handler+0x10>)
    69a8:	4798      	blx	r3
    69aa:	bd08      	pop	{r3, pc}
    69ac:	20000990 	.word	0x20000990
    69b0:	00005ff9 	.word	0x00005ff9

000069b4 <SERCOM0_2_Handler>:
{
    69b4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    69b6:	4b02      	ldr	r3, [pc, #8]	; (69c0 <SERCOM0_2_Handler+0xc>)
    69b8:	6818      	ldr	r0, [r3, #0]
    69ba:	4b02      	ldr	r3, [pc, #8]	; (69c4 <SERCOM0_2_Handler+0x10>)
    69bc:	4798      	blx	r3
    69be:	bd08      	pop	{r3, pc}
    69c0:	20000990 	.word	0x20000990
    69c4:	00005ff9 	.word	0x00005ff9

000069c8 <SERCOM0_3_Handler>:
{
    69c8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    69ca:	4b02      	ldr	r3, [pc, #8]	; (69d4 <SERCOM0_3_Handler+0xc>)
    69cc:	6818      	ldr	r0, [r3, #0]
    69ce:	4b02      	ldr	r3, [pc, #8]	; (69d8 <SERCOM0_3_Handler+0x10>)
    69d0:	4798      	blx	r3
    69d2:	bd08      	pop	{r3, pc}
    69d4:	20000990 	.word	0x20000990
    69d8:	00005ff9 	.word	0x00005ff9

000069dc <SERCOM1_0_Handler>:
{
    69dc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    69de:	4b02      	ldr	r3, [pc, #8]	; (69e8 <SERCOM1_0_Handler+0xc>)
    69e0:	6858      	ldr	r0, [r3, #4]
    69e2:	4b02      	ldr	r3, [pc, #8]	; (69ec <SERCOM1_0_Handler+0x10>)
    69e4:	4798      	blx	r3
    69e6:	bd08      	pop	{r3, pc}
    69e8:	20000990 	.word	0x20000990
    69ec:	00005ff9 	.word	0x00005ff9

000069f0 <SERCOM1_1_Handler>:
{
    69f0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    69f2:	4b02      	ldr	r3, [pc, #8]	; (69fc <SERCOM1_1_Handler+0xc>)
    69f4:	6858      	ldr	r0, [r3, #4]
    69f6:	4b02      	ldr	r3, [pc, #8]	; (6a00 <SERCOM1_1_Handler+0x10>)
    69f8:	4798      	blx	r3
    69fa:	bd08      	pop	{r3, pc}
    69fc:	20000990 	.word	0x20000990
    6a00:	00005ff9 	.word	0x00005ff9

00006a04 <SERCOM1_2_Handler>:
{
    6a04:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    6a06:	4b02      	ldr	r3, [pc, #8]	; (6a10 <SERCOM1_2_Handler+0xc>)
    6a08:	6858      	ldr	r0, [r3, #4]
    6a0a:	4b02      	ldr	r3, [pc, #8]	; (6a14 <SERCOM1_2_Handler+0x10>)
    6a0c:	4798      	blx	r3
    6a0e:	bd08      	pop	{r3, pc}
    6a10:	20000990 	.word	0x20000990
    6a14:	00005ff9 	.word	0x00005ff9

00006a18 <SERCOM1_3_Handler>:
{
    6a18:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    6a1a:	4b02      	ldr	r3, [pc, #8]	; (6a24 <SERCOM1_3_Handler+0xc>)
    6a1c:	6858      	ldr	r0, [r3, #4]
    6a1e:	4b02      	ldr	r3, [pc, #8]	; (6a28 <SERCOM1_3_Handler+0x10>)
    6a20:	4798      	blx	r3
    6a22:	bd08      	pop	{r3, pc}
    6a24:	20000990 	.word	0x20000990
    6a28:	00005ff9 	.word	0x00005ff9

00006a2c <SERCOM2_0_Handler>:
{
    6a2c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    6a2e:	4b02      	ldr	r3, [pc, #8]	; (6a38 <SERCOM2_0_Handler+0xc>)
    6a30:	6898      	ldr	r0, [r3, #8]
    6a32:	4b02      	ldr	r3, [pc, #8]	; (6a3c <SERCOM2_0_Handler+0x10>)
    6a34:	4798      	blx	r3
    6a36:	bd08      	pop	{r3, pc}
    6a38:	20000990 	.word	0x20000990
    6a3c:	00005ff9 	.word	0x00005ff9

00006a40 <SERCOM2_1_Handler>:
{
    6a40:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    6a42:	4b02      	ldr	r3, [pc, #8]	; (6a4c <SERCOM2_1_Handler+0xc>)
    6a44:	6898      	ldr	r0, [r3, #8]
    6a46:	4b02      	ldr	r3, [pc, #8]	; (6a50 <SERCOM2_1_Handler+0x10>)
    6a48:	4798      	blx	r3
    6a4a:	bd08      	pop	{r3, pc}
    6a4c:	20000990 	.word	0x20000990
    6a50:	00005ff9 	.word	0x00005ff9

00006a54 <SERCOM2_2_Handler>:
{
    6a54:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    6a56:	4b02      	ldr	r3, [pc, #8]	; (6a60 <SERCOM2_2_Handler+0xc>)
    6a58:	6898      	ldr	r0, [r3, #8]
    6a5a:	4b02      	ldr	r3, [pc, #8]	; (6a64 <SERCOM2_2_Handler+0x10>)
    6a5c:	4798      	blx	r3
    6a5e:	bd08      	pop	{r3, pc}
    6a60:	20000990 	.word	0x20000990
    6a64:	00005ff9 	.word	0x00005ff9

00006a68 <SERCOM2_3_Handler>:
{
    6a68:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    6a6a:	4b02      	ldr	r3, [pc, #8]	; (6a74 <SERCOM2_3_Handler+0xc>)
    6a6c:	6898      	ldr	r0, [r3, #8]
    6a6e:	4b02      	ldr	r3, [pc, #8]	; (6a78 <SERCOM2_3_Handler+0x10>)
    6a70:	4798      	blx	r3
    6a72:	bd08      	pop	{r3, pc}
    6a74:	20000990 	.word	0x20000990
    6a78:	00005ff9 	.word	0x00005ff9

00006a7c <SERCOM3_0_Handler>:
{
    6a7c:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    6a7e:	4b02      	ldr	r3, [pc, #8]	; (6a88 <SERCOM3_0_Handler+0xc>)
    6a80:	68d8      	ldr	r0, [r3, #12]
    6a82:	4b02      	ldr	r3, [pc, #8]	; (6a8c <SERCOM3_0_Handler+0x10>)
    6a84:	4798      	blx	r3
    6a86:	bd08      	pop	{r3, pc}
    6a88:	20000990 	.word	0x20000990
    6a8c:	00006183 	.word	0x00006183

00006a90 <SERCOM3_1_Handler>:
{
    6a90:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    6a92:	4b02      	ldr	r3, [pc, #8]	; (6a9c <SERCOM3_1_Handler+0xc>)
    6a94:	68d8      	ldr	r0, [r3, #12]
    6a96:	4b02      	ldr	r3, [pc, #8]	; (6aa0 <SERCOM3_1_Handler+0x10>)
    6a98:	4798      	blx	r3
    6a9a:	bd08      	pop	{r3, pc}
    6a9c:	20000990 	.word	0x20000990
    6aa0:	00006183 	.word	0x00006183

00006aa4 <SERCOM3_2_Handler>:
{
    6aa4:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    6aa6:	4b02      	ldr	r3, [pc, #8]	; (6ab0 <SERCOM3_2_Handler+0xc>)
    6aa8:	68d8      	ldr	r0, [r3, #12]
    6aaa:	4b02      	ldr	r3, [pc, #8]	; (6ab4 <SERCOM3_2_Handler+0x10>)
    6aac:	4798      	blx	r3
    6aae:	bd08      	pop	{r3, pc}
    6ab0:	20000990 	.word	0x20000990
    6ab4:	00006183 	.word	0x00006183

00006ab8 <SERCOM3_3_Handler>:
{
    6ab8:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    6aba:	4b02      	ldr	r3, [pc, #8]	; (6ac4 <SERCOM3_3_Handler+0xc>)
    6abc:	68d8      	ldr	r0, [r3, #12]
    6abe:	4b02      	ldr	r3, [pc, #8]	; (6ac8 <SERCOM3_3_Handler+0x10>)
    6ac0:	4798      	blx	r3
    6ac2:	bd08      	pop	{r3, pc}
    6ac4:	20000990 	.word	0x20000990
    6ac8:	00006183 	.word	0x00006183

00006acc <SERCOM4_0_Handler>:
{
    6acc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    6ace:	4b02      	ldr	r3, [pc, #8]	; (6ad8 <SERCOM4_0_Handler+0xc>)
    6ad0:	6918      	ldr	r0, [r3, #16]
    6ad2:	4b02      	ldr	r3, [pc, #8]	; (6adc <SERCOM4_0_Handler+0x10>)
    6ad4:	4798      	blx	r3
    6ad6:	bd08      	pop	{r3, pc}
    6ad8:	20000990 	.word	0x20000990
    6adc:	00005ff9 	.word	0x00005ff9

00006ae0 <SERCOM4_1_Handler>:
{
    6ae0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    6ae2:	4b02      	ldr	r3, [pc, #8]	; (6aec <SERCOM4_1_Handler+0xc>)
    6ae4:	6918      	ldr	r0, [r3, #16]
    6ae6:	4b02      	ldr	r3, [pc, #8]	; (6af0 <SERCOM4_1_Handler+0x10>)
    6ae8:	4798      	blx	r3
    6aea:	bd08      	pop	{r3, pc}
    6aec:	20000990 	.word	0x20000990
    6af0:	00005ff9 	.word	0x00005ff9

00006af4 <SERCOM4_2_Handler>:
{
    6af4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    6af6:	4b02      	ldr	r3, [pc, #8]	; (6b00 <SERCOM4_2_Handler+0xc>)
    6af8:	6918      	ldr	r0, [r3, #16]
    6afa:	4b02      	ldr	r3, [pc, #8]	; (6b04 <SERCOM4_2_Handler+0x10>)
    6afc:	4798      	blx	r3
    6afe:	bd08      	pop	{r3, pc}
    6b00:	20000990 	.word	0x20000990
    6b04:	00005ff9 	.word	0x00005ff9

00006b08 <SERCOM4_3_Handler>:
{
    6b08:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    6b0a:	4b02      	ldr	r3, [pc, #8]	; (6b14 <SERCOM4_3_Handler+0xc>)
    6b0c:	6918      	ldr	r0, [r3, #16]
    6b0e:	4b02      	ldr	r3, [pc, #8]	; (6b18 <SERCOM4_3_Handler+0x10>)
    6b10:	4798      	blx	r3
    6b12:	bd08      	pop	{r3, pc}
    6b14:	20000990 	.word	0x20000990
    6b18:	00005ff9 	.word	0x00005ff9

00006b1c <SERCOM5_0_Handler>:
{
    6b1c:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    6b1e:	4b02      	ldr	r3, [pc, #8]	; (6b28 <SERCOM5_0_Handler+0xc>)
    6b20:	6958      	ldr	r0, [r3, #20]
    6b22:	4b02      	ldr	r3, [pc, #8]	; (6b2c <SERCOM5_0_Handler+0x10>)
    6b24:	4798      	blx	r3
    6b26:	bd08      	pop	{r3, pc}
    6b28:	20000990 	.word	0x20000990
    6b2c:	00006465 	.word	0x00006465

00006b30 <SERCOM5_1_Handler>:
{
    6b30:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    6b32:	4b02      	ldr	r3, [pc, #8]	; (6b3c <SERCOM5_1_Handler+0xc>)
    6b34:	6958      	ldr	r0, [r3, #20]
    6b36:	4b02      	ldr	r3, [pc, #8]	; (6b40 <SERCOM5_1_Handler+0x10>)
    6b38:	4798      	blx	r3
    6b3a:	bd08      	pop	{r3, pc}
    6b3c:	20000990 	.word	0x20000990
    6b40:	00006465 	.word	0x00006465

00006b44 <SERCOM5_2_Handler>:
{
    6b44:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    6b46:	4b02      	ldr	r3, [pc, #8]	; (6b50 <SERCOM5_2_Handler+0xc>)
    6b48:	6958      	ldr	r0, [r3, #20]
    6b4a:	4b02      	ldr	r3, [pc, #8]	; (6b54 <SERCOM5_2_Handler+0x10>)
    6b4c:	4798      	blx	r3
    6b4e:	bd08      	pop	{r3, pc}
    6b50:	20000990 	.word	0x20000990
    6b54:	00006465 	.word	0x00006465

00006b58 <SERCOM5_3_Handler>:
{
    6b58:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    6b5a:	4b02      	ldr	r3, [pc, #8]	; (6b64 <SERCOM5_3_Handler+0xc>)
    6b5c:	6958      	ldr	r0, [r3, #20]
    6b5e:	4b02      	ldr	r3, [pc, #8]	; (6b68 <SERCOM5_3_Handler+0x10>)
    6b60:	4798      	blx	r3
    6b62:	bd08      	pop	{r3, pc}
    6b64:	20000990 	.word	0x20000990
    6b68:	00006465 	.word	0x00006465

00006b6c <SERCOM6_0_Handler>:
{
    6b6c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    6b6e:	4b02      	ldr	r3, [pc, #8]	; (6b78 <SERCOM6_0_Handler+0xc>)
    6b70:	6998      	ldr	r0, [r3, #24]
    6b72:	4b02      	ldr	r3, [pc, #8]	; (6b7c <SERCOM6_0_Handler+0x10>)
    6b74:	4798      	blx	r3
    6b76:	bd08      	pop	{r3, pc}
    6b78:	20000990 	.word	0x20000990
    6b7c:	00005ff9 	.word	0x00005ff9

00006b80 <SERCOM6_1_Handler>:
{
    6b80:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    6b82:	4b02      	ldr	r3, [pc, #8]	; (6b8c <SERCOM6_1_Handler+0xc>)
    6b84:	6998      	ldr	r0, [r3, #24]
    6b86:	4b02      	ldr	r3, [pc, #8]	; (6b90 <SERCOM6_1_Handler+0x10>)
    6b88:	4798      	blx	r3
    6b8a:	bd08      	pop	{r3, pc}
    6b8c:	20000990 	.word	0x20000990
    6b90:	00005ff9 	.word	0x00005ff9

00006b94 <SERCOM6_2_Handler>:
{
    6b94:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    6b96:	4b02      	ldr	r3, [pc, #8]	; (6ba0 <SERCOM6_2_Handler+0xc>)
    6b98:	6998      	ldr	r0, [r3, #24]
    6b9a:	4b02      	ldr	r3, [pc, #8]	; (6ba4 <SERCOM6_2_Handler+0x10>)
    6b9c:	4798      	blx	r3
    6b9e:	bd08      	pop	{r3, pc}
    6ba0:	20000990 	.word	0x20000990
    6ba4:	00005ff9 	.word	0x00005ff9

00006ba8 <SERCOM6_3_Handler>:
{
    6ba8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    6baa:	4b02      	ldr	r3, [pc, #8]	; (6bb4 <SERCOM6_3_Handler+0xc>)
    6bac:	6998      	ldr	r0, [r3, #24]
    6bae:	4b02      	ldr	r3, [pc, #8]	; (6bb8 <SERCOM6_3_Handler+0x10>)
    6bb0:	4798      	blx	r3
    6bb2:	bd08      	pop	{r3, pc}
    6bb4:	20000990 	.word	0x20000990
    6bb8:	00005ff9 	.word	0x00005ff9

00006bbc <_spi_m_sync_init>:
{
    6bbc:	b570      	push	{r4, r5, r6, lr}
    6bbe:	4606      	mov	r6, r0
    6bc0:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    6bc2:	4608      	mov	r0, r1
    6bc4:	4b5d      	ldr	r3, [pc, #372]	; (6d3c <_spi_m_sync_init+0x180>)
    6bc6:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    6bc8:	2803      	cmp	r0, #3
    6bca:	d00c      	beq.n	6be6 <_spi_m_sync_init+0x2a>
    6bcc:	2807      	cmp	r0, #7
    6bce:	bf08      	it	eq
    6bd0:	2301      	moveq	r3, #1
    6bd2:	d009      	beq.n	6be8 <_spi_m_sync_init+0x2c>
	ASSERT(dev && hw);
    6bd4:	2e00      	cmp	r6, #0
    6bd6:	f000 809f 	beq.w	6d18 <_spi_m_sync_init+0x15c>
    6bda:	2c00      	cmp	r4, #0
    6bdc:	f040 80a5 	bne.w	6d2a <_spi_m_sync_init+0x16e>
	return NULL;
    6be0:	2500      	movs	r5, #0
	ASSERT(dev && hw);
    6be2:	2000      	movs	r0, #0
    6be4:	e009      	b.n	6bfa <_spi_m_sync_init+0x3e>
		if (sercomspi_regs[i].n == n) {
    6be6:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    6be8:	4d55      	ldr	r5, [pc, #340]	; (6d40 <_spi_m_sync_init+0x184>)
    6bea:	eb05 1503 	add.w	r5, r5, r3, lsl #4
    6bee:	441d      	add	r5, r3
	ASSERT(dev && hw);
    6bf0:	2e00      	cmp	r6, #0
    6bf2:	d0f6      	beq.n	6be2 <_spi_m_sync_init+0x26>
    6bf4:	2001      	movs	r0, #1
    6bf6:	2c00      	cmp	r4, #0
    6bf8:	d0f3      	beq.n	6be2 <_spi_m_sync_init+0x26>
    6bfa:	f640 2291 	movw	r2, #2705	; 0xa91
    6bfe:	4951      	ldr	r1, [pc, #324]	; (6d44 <_spi_m_sync_init+0x188>)
    6c00:	4b51      	ldr	r3, [pc, #324]	; (6d48 <_spi_m_sync_init+0x18c>)
    6c02:	4798      	blx	r3
	if (regs == NULL) {
    6c04:	2d00      	cmp	r5, #0
    6c06:	f000 8084 	beq.w	6d12 <_spi_m_sync_init+0x156>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    6c0a:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    6c0c:	f013 0f01 	tst.w	r3, #1
    6c10:	d11d      	bne.n	6c4e <_spi_m_sync_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    6c12:	682b      	ldr	r3, [r5, #0]
    6c14:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6c18:	69e3      	ldr	r3, [r4, #28]
    6c1a:	f013 0f03 	tst.w	r3, #3
    6c1e:	d1fb      	bne.n	6c18 <_spi_m_sync_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    6c20:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    6c22:	f013 0f02 	tst.w	r3, #2
    6c26:	d00b      	beq.n	6c40 <_spi_m_sync_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    6c28:	6823      	ldr	r3, [r4, #0]
    6c2a:	f023 0302 	bic.w	r3, r3, #2
    6c2e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6c30:	69e3      	ldr	r3, [r4, #28]
    6c32:	f013 0f03 	tst.w	r3, #3
    6c36:	d1fb      	bne.n	6c30 <_spi_m_sync_init+0x74>
    6c38:	69e3      	ldr	r3, [r4, #28]
    6c3a:	f013 0f02 	tst.w	r3, #2
    6c3e:	d1fb      	bne.n	6c38 <_spi_m_sync_init+0x7c>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    6c40:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    6c44:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6c46:	69e3      	ldr	r3, [r4, #28]
    6c48:	f013 0f03 	tst.w	r3, #3
    6c4c:	d1fb      	bne.n	6c46 <_spi_m_sync_init+0x8a>
    6c4e:	69e3      	ldr	r3, [r4, #28]
    6c50:	f013 0f01 	tst.w	r3, #1
    6c54:	d1fb      	bne.n	6c4e <_spi_m_sync_init+0x92>
	dev->prvt = hw;
    6c56:	6034      	str	r4, [r6, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    6c58:	682b      	ldr	r3, [r5, #0]
    6c5a:	f003 031c 	and.w	r3, r3, #28
    6c5e:	2b08      	cmp	r3, #8
    6c60:	d02e      	beq.n	6cc0 <_spi_m_sync_init+0x104>
	ASSERT(hw && regs);
    6c62:	f640 1276 	movw	r2, #2422	; 0x976
    6c66:	4937      	ldr	r1, [pc, #220]	; (6d44 <_spi_m_sync_init+0x188>)
    6c68:	1c20      	adds	r0, r4, #0
    6c6a:	bf18      	it	ne
    6c6c:	2001      	movne	r0, #1
    6c6e:	4b36      	ldr	r3, [pc, #216]	; (6d48 <_spi_m_sync_init+0x18c>)
    6c70:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    6c72:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    6c74:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    6c78:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    6c7c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6c7e:	69e3      	ldr	r3, [r4, #28]
    6c80:	f013 0f03 	tst.w	r3, #3
    6c84:	d1fb      	bne.n	6c7e <_spi_m_sync_init+0xc2>
	    (regs->ctrlb
    6c86:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    6c88:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    6c8c:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    6c90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    6c94:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6c96:	69e3      	ldr	r3, [r4, #28]
    6c98:	f013 0f17 	tst.w	r3, #23
    6c9c:	d1fb      	bne.n	6c96 <_spi_m_sync_init+0xda>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    6c9e:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    6ca0:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    6ca2:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    6ca4:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    6ca8:	686b      	ldr	r3, [r5, #4]
    6caa:	f003 0307 	and.w	r3, r3, #7
    6cae:	2b00      	cmp	r3, #0
    6cb0:	bf0c      	ite	eq
    6cb2:	2301      	moveq	r3, #1
    6cb4:	2302      	movne	r3, #2
    6cb6:	7133      	strb	r3, [r6, #4]
	dev->dummy_byte = regs->dummy_byte;
    6cb8:	89eb      	ldrh	r3, [r5, #14]
    6cba:	80f3      	strh	r3, [r6, #6]
	return ERR_NONE;
    6cbc:	2000      	movs	r0, #0
    6cbe:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(hw && regs);
    6cc0:	f640 128a 	movw	r2, #2442	; 0x98a
    6cc4:	491f      	ldr	r1, [pc, #124]	; (6d44 <_spi_m_sync_init+0x188>)
    6cc6:	1c20      	adds	r0, r4, #0
    6cc8:	bf18      	it	ne
    6cca:	2001      	movne	r0, #1
    6ccc:	4b1e      	ldr	r3, [pc, #120]	; (6d48 <_spi_m_sync_init+0x18c>)
    6cce:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    6cd0:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    6cd2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    6cd6:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    6cda:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6cdc:	69e3      	ldr	r3, [r4, #28]
    6cde:	f013 0f03 	tst.w	r3, #3
    6ce2:	d1fb      	bne.n	6cdc <_spi_m_sync_init+0x120>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    6ce4:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    6ce6:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    6cea:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    6cee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    6cf2:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    6cf6:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6cf8:	69e3      	ldr	r3, [r4, #28]
    6cfa:	f013 0f17 	tst.w	r3, #23
    6cfe:	d1fb      	bne.n	6cf8 <_spi_m_sync_init+0x13c>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    6d00:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    6d02:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    6d04:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    6d06:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    6d0a:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    6d0c:	2b00      	cmp	r3, #0
    6d0e:	d1fc      	bne.n	6d0a <_spi_m_sync_init+0x14e>
    6d10:	e7ca      	b.n	6ca8 <_spi_m_sync_init+0xec>
		return ERR_INVALID_ARG;
    6d12:	f06f 000c 	mvn.w	r0, #12
    6d16:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    6d18:	f640 2291 	movw	r2, #2705	; 0xa91
    6d1c:	4909      	ldr	r1, [pc, #36]	; (6d44 <_spi_m_sync_init+0x188>)
    6d1e:	2000      	movs	r0, #0
    6d20:	4b09      	ldr	r3, [pc, #36]	; (6d48 <_spi_m_sync_init+0x18c>)
    6d22:	4798      	blx	r3
		return ERR_INVALID_ARG;
    6d24:	f06f 000c 	mvn.w	r0, #12
    6d28:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    6d2a:	f640 2291 	movw	r2, #2705	; 0xa91
    6d2e:	4905      	ldr	r1, [pc, #20]	; (6d44 <_spi_m_sync_init+0x188>)
    6d30:	2001      	movs	r0, #1
    6d32:	4b05      	ldr	r3, [pc, #20]	; (6d48 <_spi_m_sync_init+0x18c>)
    6d34:	4798      	blx	r3
		return ERR_INVALID_ARG;
    6d36:	f06f 000c 	mvn.w	r0, #12
    6d3a:	bd70      	pop	{r4, r5, r6, pc}
    6d3c:	00005fb5 	.word	0x00005fb5
    6d40:	0000bff4 	.word	0x0000bff4
    6d44:	0000c018 	.word	0x0000c018
    6d48:	000051f5 	.word	0x000051f5

00006d4c <_spi_m_async_init>:
{
    6d4c:	b538      	push	{r3, r4, r5, lr}
    6d4e:	4604      	mov	r4, r0
    6d50:	460d      	mov	r5, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
    6d52:	4b15      	ldr	r3, [pc, #84]	; (6da8 <_spi_m_async_init+0x5c>)
    6d54:	4798      	blx	r3
	if (rc < 0) {
    6d56:	2800      	cmp	r0, #0
    6d58:	db24      	blt.n	6da4 <_spi_m_async_init+0x58>
	_sercom_init_irq_param(hw, (void *)dev);
    6d5a:	4621      	mov	r1, r4
    6d5c:	4628      	mov	r0, r5
    6d5e:	4b13      	ldr	r3, [pc, #76]	; (6dac <_spi_m_async_init+0x60>)
    6d60:	4798      	blx	r3
	spid->callbacks.complete = NULL;
    6d62:	2300      	movs	r3, #0
    6d64:	6123      	str	r3, [r4, #16]
	spid->callbacks.rx       = NULL;
    6d66:	60e3      	str	r3, [r4, #12]
	spid->callbacks.tx       = NULL;
    6d68:	60a3      	str	r3, [r4, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
    6d6a:	4628      	mov	r0, r5
    6d6c:	4b10      	ldr	r3, [pc, #64]	; (6db0 <_spi_m_async_init+0x64>)
    6d6e:	4798      	blx	r3
    6d70:	1d01      	adds	r1, r0, #4
    6d72:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6d74:	2401      	movs	r4, #1
    6d76:	f000 021f 	and.w	r2, r0, #31
    6d7a:	fa04 f202 	lsl.w	r2, r4, r2
    6d7e:	0943      	lsrs	r3, r0, #5
    6d80:	009b      	lsls	r3, r3, #2
    6d82:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    6d86:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    6d8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    6d8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6d92:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6d96:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		irq++;
    6d9a:	3001      	adds	r0, #1
    6d9c:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    6d9e:	4281      	cmp	r1, r0
    6da0:	d1e9      	bne.n	6d76 <_spi_m_async_init+0x2a>
	return ERR_NONE;
    6da2:	2000      	movs	r0, #0
}
    6da4:	bd38      	pop	{r3, r4, r5, pc}
    6da6:	bf00      	nop
    6da8:	00006bbd 	.word	0x00006bbd
    6dac:	00006069 	.word	0x00006069
    6db0:	000060d9 	.word	0x000060d9

00006db4 <_spi_m_async_enable>:
{
    6db4:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    6db6:	4604      	mov	r4, r0
    6db8:	b160      	cbz	r0, 6dd4 <_spi_m_async_enable+0x20>
    6dba:	6800      	ldr	r0, [r0, #0]
    6dbc:	3000      	adds	r0, #0
    6dbe:	bf18      	it	ne
    6dc0:	2001      	movne	r0, #1
    6dc2:	f640 22fe 	movw	r2, #2814	; 0xafe
    6dc6:	4904      	ldr	r1, [pc, #16]	; (6dd8 <_spi_m_async_enable+0x24>)
    6dc8:	4b04      	ldr	r3, [pc, #16]	; (6ddc <_spi_m_async_enable+0x28>)
    6dca:	4798      	blx	r3
	return _spi_async_enable(dev->prvt);
    6dcc:	6820      	ldr	r0, [r4, #0]
    6dce:	4b04      	ldr	r3, [pc, #16]	; (6de0 <_spi_m_async_enable+0x2c>)
    6dd0:	4798      	blx	r3
}
    6dd2:	bd10      	pop	{r4, pc}
    6dd4:	2000      	movs	r0, #0
    6dd6:	e7f4      	b.n	6dc2 <_spi_m_async_enable+0xe>
    6dd8:	0000c018 	.word	0x0000c018
    6ddc:	000051f5 	.word	0x000051f5
    6de0:	00006111 	.word	0x00006111

00006de4 <_spi_m_async_set_mode>:
{
    6de4:	b538      	push	{r3, r4, r5, lr}
    6de6:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    6de8:	4604      	mov	r4, r0
    6dea:	b168      	cbz	r0, 6e08 <_spi_m_async_set_mode+0x24>
    6dec:	6800      	ldr	r0, [r0, #0]
    6dee:	3000      	adds	r0, #0
    6df0:	bf18      	it	ne
    6df2:	2001      	movne	r0, #1
    6df4:	f640 322f 	movw	r2, #2863	; 0xb2f
    6df8:	4904      	ldr	r1, [pc, #16]	; (6e0c <_spi_m_async_set_mode+0x28>)
    6dfa:	4b05      	ldr	r3, [pc, #20]	; (6e10 <_spi_m_async_set_mode+0x2c>)
    6dfc:	4798      	blx	r3
	return _spi_set_mode(dev->prvt, mode);
    6dfe:	4629      	mov	r1, r5
    6e00:	6820      	ldr	r0, [r4, #0]
    6e02:	4b04      	ldr	r3, [pc, #16]	; (6e14 <_spi_m_async_set_mode+0x30>)
    6e04:	4798      	blx	r3
}
    6e06:	bd38      	pop	{r3, r4, r5, pc}
    6e08:	2000      	movs	r0, #0
    6e0a:	e7f3      	b.n	6df4 <_spi_m_async_set_mode+0x10>
    6e0c:	0000c018 	.word	0x0000c018
    6e10:	000051f5 	.word	0x000051f5
    6e14:	00006151 	.word	0x00006151

00006e18 <_spi_m_async_enable_tx>:
{
    6e18:	b538      	push	{r3, r4, r5, lr}
    6e1a:	460d      	mov	r5, r1
	void *hw = dev->prvt;
    6e1c:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev && hw);
    6e1e:	b160      	cbz	r0, 6e3a <_spi_m_async_enable_tx+0x22>
    6e20:	1c20      	adds	r0, r4, #0
    6e22:	bf18      	it	ne
    6e24:	2001      	movne	r0, #1
    6e26:	f640 4221 	movw	r2, #3105	; 0xc21
    6e2a:	4906      	ldr	r1, [pc, #24]	; (6e44 <_spi_m_async_enable_tx+0x2c>)
    6e2c:	4b06      	ldr	r3, [pc, #24]	; (6e48 <_spi_m_async_enable_tx+0x30>)
    6e2e:	4798      	blx	r3
	if (state) {
    6e30:	b92d      	cbnz	r5, 6e3e <_spi_m_async_enable_tx+0x26>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
    6e32:	2301      	movs	r3, #1
    6e34:	7523      	strb	r3, [r4, #20]
}
    6e36:	2000      	movs	r0, #0
    6e38:	bd38      	pop	{r3, r4, r5, pc}
    6e3a:	2000      	movs	r0, #0
    6e3c:	e7f3      	b.n	6e26 <_spi_m_async_enable_tx+0xe>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
    6e3e:	2301      	movs	r3, #1
    6e40:	75a3      	strb	r3, [r4, #22]
    6e42:	e7f8      	b.n	6e36 <_spi_m_async_enable_tx+0x1e>
    6e44:	0000c018 	.word	0x0000c018
    6e48:	000051f5 	.word	0x000051f5

00006e4c <_spi_m_async_enable_rx>:
{
    6e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6e4e:	460f      	mov	r7, r1
	void *hw = dev->prvt;
    6e50:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev);
    6e52:	4e0c      	ldr	r6, [pc, #48]	; (6e84 <_spi_m_async_enable_rx+0x38>)
    6e54:	f640 4235 	movw	r2, #3125	; 0xc35
    6e58:	4631      	mov	r1, r6
    6e5a:	3000      	adds	r0, #0
    6e5c:	bf18      	it	ne
    6e5e:	2001      	movne	r0, #1
    6e60:	4d09      	ldr	r5, [pc, #36]	; (6e88 <_spi_m_async_enable_rx+0x3c>)
    6e62:	47a8      	blx	r5
	ASSERT(hw);
    6e64:	f640 4236 	movw	r2, #3126	; 0xc36
    6e68:	4631      	mov	r1, r6
    6e6a:	1c20      	adds	r0, r4, #0
    6e6c:	bf18      	it	ne
    6e6e:	2001      	movne	r0, #1
    6e70:	47a8      	blx	r5
	if (state) {
    6e72:	b91f      	cbnz	r7, 6e7c <_spi_m_async_enable_rx+0x30>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
    6e74:	2304      	movs	r3, #4
    6e76:	7523      	strb	r3, [r4, #20]
}
    6e78:	2000      	movs	r0, #0
    6e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
    6e7c:	2304      	movs	r3, #4
    6e7e:	75a3      	strb	r3, [r4, #22]
    6e80:	e7fa      	b.n	6e78 <_spi_m_async_enable_rx+0x2c>
    6e82:	bf00      	nop
    6e84:	0000c018 	.word	0x0000c018
    6e88:	000051f5 	.word	0x000051f5

00006e8c <_spi_m_async_enable_tx_complete>:
{
    6e8c:	b538      	push	{r3, r4, r5, lr}
    6e8e:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    6e90:	4604      	mov	r4, r0
    6e92:	b170      	cbz	r0, 6eb2 <_spi_m_async_enable_tx_complete+0x26>
    6e94:	6800      	ldr	r0, [r0, #0]
    6e96:	3000      	adds	r0, #0
    6e98:	bf18      	it	ne
    6e9a:	2001      	movne	r0, #1
    6e9c:	f640 4248 	movw	r2, #3144	; 0xc48
    6ea0:	4907      	ldr	r1, [pc, #28]	; (6ec0 <_spi_m_async_enable_tx_complete+0x34>)
    6ea2:	4b08      	ldr	r3, [pc, #32]	; (6ec4 <_spi_m_async_enable_tx_complete+0x38>)
    6ea4:	4798      	blx	r3
	if (state) {
    6ea6:	b935      	cbnz	r5, 6eb6 <_spi_m_async_enable_tx_complete+0x2a>
		hri_sercomspi_clear_INTEN_TXC_bit(dev->prvt);
    6ea8:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
    6eaa:	2202      	movs	r2, #2
    6eac:	751a      	strb	r2, [r3, #20]
}
    6eae:	2000      	movs	r0, #0
    6eb0:	bd38      	pop	{r3, r4, r5, pc}
    6eb2:	2000      	movs	r0, #0
    6eb4:	e7f2      	b.n	6e9c <_spi_m_async_enable_tx_complete+0x10>
		hri_sercomspi_set_INTEN_TXC_bit(dev->prvt);
    6eb6:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
    6eb8:	2202      	movs	r2, #2
    6eba:	759a      	strb	r2, [r3, #22]
    6ebc:	e7f7      	b.n	6eae <_spi_m_async_enable_tx_complete+0x22>
    6ebe:	bf00      	nop
    6ec0:	0000c018 	.word	0x0000c018
    6ec4:	000051f5 	.word	0x000051f5

00006ec8 <_spi_m_async_write_one>:
{
    6ec8:	b538      	push	{r3, r4, r5, lr}
    6eca:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    6ecc:	4604      	mov	r4, r0
    6ece:	b160      	cbz	r0, 6eea <_spi_m_async_write_one+0x22>
    6ed0:	6800      	ldr	r0, [r0, #0]
    6ed2:	3000      	adds	r0, #0
    6ed4:	bf18      	it	ne
    6ed6:	2001      	movne	r0, #1
    6ed8:	f640 425a 	movw	r2, #3162	; 0xc5a
    6edc:	4904      	ldr	r1, [pc, #16]	; (6ef0 <_spi_m_async_write_one+0x28>)
    6ede:	4b05      	ldr	r3, [pc, #20]	; (6ef4 <_spi_m_async_write_one+0x2c>)
    6ee0:	4798      	blx	r3
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
    6ee2:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.DATA.reg = data;
    6ee4:	629d      	str	r5, [r3, #40]	; 0x28
}
    6ee6:	2000      	movs	r0, #0
    6ee8:	bd38      	pop	{r3, r4, r5, pc}
    6eea:	2000      	movs	r0, #0
    6eec:	e7f4      	b.n	6ed8 <_spi_m_async_write_one+0x10>
    6eee:	bf00      	nop
    6ef0:	0000c018 	.word	0x0000c018
    6ef4:	000051f5 	.word	0x000051f5

00006ef8 <_spi_m_async_read_one>:
{
    6ef8:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    6efa:	4604      	mov	r4, r0
    6efc:	b160      	cbz	r0, 6f18 <_spi_m_async_read_one+0x20>
    6efe:	6800      	ldr	r0, [r0, #0]
    6f00:	3000      	adds	r0, #0
    6f02:	bf18      	it	ne
    6f04:	2001      	movne	r0, #1
    6f06:	f640 4275 	movw	r2, #3189	; 0xc75
    6f0a:	4904      	ldr	r1, [pc, #16]	; (6f1c <_spi_m_async_read_one+0x24>)
    6f0c:	4b04      	ldr	r3, [pc, #16]	; (6f20 <_spi_m_async_read_one+0x28>)
    6f0e:	4798      	blx	r3
	return hri_sercomspi_read_DATA_reg(dev->prvt);
    6f10:	6823      	ldr	r3, [r4, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
    6f12:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    6f14:	b280      	uxth	r0, r0
    6f16:	bd10      	pop	{r4, pc}
    6f18:	2000      	movs	r0, #0
    6f1a:	e7f4      	b.n	6f06 <_spi_m_async_read_one+0xe>
    6f1c:	0000c018 	.word	0x0000c018
    6f20:	000051f5 	.word	0x000051f5

00006f24 <_spi_m_async_register_callback>:
{
    6f24:	b570      	push	{r4, r5, r6, lr}
    6f26:	460d      	mov	r5, r1
    6f28:	4616      	mov	r6, r2
	ASSERT(dev && (cb_type < SPI_DEV_CB_N));
    6f2a:	4604      	mov	r4, r0
    6f2c:	b168      	cbz	r0, 6f4a <_spi_m_async_register_callback+0x26>
    6f2e:	2903      	cmp	r1, #3
    6f30:	bf8c      	ite	hi
    6f32:	2000      	movhi	r0, #0
    6f34:	2001      	movls	r0, #1
    6f36:	f640 428e 	movw	r2, #3214	; 0xc8e
    6f3a:	4905      	ldr	r1, [pc, #20]	; (6f50 <_spi_m_async_register_callback+0x2c>)
    6f3c:	4b05      	ldr	r3, [pc, #20]	; (6f54 <_spi_m_async_register_callback+0x30>)
    6f3e:	4798      	blx	r3
	p_ls[cb_type] = (func_t)func;
    6f40:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    6f44:	60a6      	str	r6, [r4, #8]
}
    6f46:	2000      	movs	r0, #0
    6f48:	bd70      	pop	{r4, r5, r6, pc}
    6f4a:	2000      	movs	r0, #0
    6f4c:	e7f3      	b.n	6f36 <_spi_m_async_register_callback+0x12>
    6f4e:	bf00      	nop
    6f50:	0000c018 	.word	0x0000c018
    6f54:	000051f5 	.word	0x000051f5

00006f58 <_spi_m_async_set_irq_state>:
{
    6f58:	b570      	push	{r4, r5, r6, lr}
    6f5a:	460c      	mov	r4, r1
    6f5c:	4615      	mov	r5, r2
	ASSERT(device);
    6f5e:	4606      	mov	r6, r0
    6f60:	f640 42cf 	movw	r2, #3279	; 0xccf
    6f64:	4908      	ldr	r1, [pc, #32]	; (6f88 <_spi_m_async_set_irq_state+0x30>)
    6f66:	3000      	adds	r0, #0
    6f68:	bf18      	it	ne
    6f6a:	2001      	movne	r0, #1
    6f6c:	4b07      	ldr	r3, [pc, #28]	; (6f8c <_spi_m_async_set_irq_state+0x34>)
    6f6e:	4798      	blx	r3
	if (SPI_DEV_CB_ERROR == type) {
    6f70:	2c03      	cmp	r4, #3
    6f72:	d000      	beq.n	6f76 <_spi_m_async_set_irq_state+0x1e>
    6f74:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
    6f76:	6833      	ldr	r3, [r6, #0]
	if (value == 0x0) {
    6f78:	b115      	cbz	r5, 6f80 <_spi_m_async_set_irq_state+0x28>
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
    6f7a:	2280      	movs	r2, #128	; 0x80
    6f7c:	759a      	strb	r2, [r3, #22]
}
    6f7e:	e7f9      	b.n	6f74 <_spi_m_async_set_irq_state+0x1c>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
    6f80:	2280      	movs	r2, #128	; 0x80
    6f82:	751a      	strb	r2, [r3, #20]
    6f84:	bd70      	pop	{r4, r5, r6, pc}
    6f86:	bf00      	nop
    6f88:	0000c018 	.word	0x0000c018
    6f8c:	000051f5 	.word	0x000051f5

00006f90 <_spi_m_dma_init>:
	}
}

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
    6f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6f94:	4605      	mov	r5, r0
    6f96:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    6f98:	4608      	mov	r0, r1
    6f9a:	4b52      	ldr	r3, [pc, #328]	; (70e4 <_spi_m_dma_init+0x154>)
    6f9c:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    6f9e:	2803      	cmp	r0, #3
    6fa0:	d00c      	beq.n	6fbc <_spi_m_dma_init+0x2c>
    6fa2:	2807      	cmp	r0, #7
    6fa4:	bf08      	it	eq
    6fa6:	2301      	moveq	r3, #1
    6fa8:	d009      	beq.n	6fbe <_spi_m_dma_init+0x2e>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    6faa:	2d00      	cmp	r5, #0
    6fac:	f000 8086 	beq.w	70bc <_spi_m_dma_init+0x12c>
    6fb0:	2c00      	cmp	r4, #0
    6fb2:	f040 808d 	bne.w	70d0 <_spi_m_dma_init+0x140>
	return NULL;
    6fb6:	2600      	movs	r6, #0
	ASSERT(dev && hw);
    6fb8:	2000      	movs	r0, #0
    6fba:	e009      	b.n	6fd0 <_spi_m_dma_init+0x40>
		if (sercomspi_regs[i].n == n) {
    6fbc:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    6fbe:	4e4a      	ldr	r6, [pc, #296]	; (70e8 <_spi_m_dma_init+0x158>)
    6fc0:	eb06 1603 	add.w	r6, r6, r3, lsl #4
    6fc4:	441e      	add	r6, r3
	ASSERT(dev && hw);
    6fc6:	2d00      	cmp	r5, #0
    6fc8:	d0f6      	beq.n	6fb8 <_spi_m_dma_init+0x28>
    6fca:	2001      	movs	r0, #1
    6fcc:	2c00      	cmp	r4, #0
    6fce:	d0f3      	beq.n	6fb8 <_spi_m_dma_init+0x28>
    6fd0:	f640 52c3 	movw	r2, #3523	; 0xdc3
    6fd4:	4945      	ldr	r1, [pc, #276]	; (70ec <_spi_m_dma_init+0x15c>)
    6fd6:	4b46      	ldr	r3, [pc, #280]	; (70f0 <_spi_m_dma_init+0x160>)
    6fd8:	4798      	blx	r3

	if (regs == NULL) {
    6fda:	2e00      	cmp	r6, #0
    6fdc:	d06a      	beq.n	70b4 <_spi_m_dma_init+0x124>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    6fde:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    6fe0:	f013 0f01 	tst.w	r3, #1
    6fe4:	d11d      	bne.n	7022 <_spi_m_dma_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    6fe6:	6833      	ldr	r3, [r6, #0]
    6fe8:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6fec:	69e3      	ldr	r3, [r4, #28]
    6fee:	f013 0f03 	tst.w	r3, #3
    6ff2:	d1fb      	bne.n	6fec <_spi_m_dma_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    6ff4:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    6ff6:	f013 0f02 	tst.w	r3, #2
    6ffa:	d00b      	beq.n	7014 <_spi_m_dma_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    6ffc:	6823      	ldr	r3, [r4, #0]
    6ffe:	f023 0302 	bic.w	r3, r3, #2
    7002:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7004:	69e3      	ldr	r3, [r4, #28]
    7006:	f013 0f03 	tst.w	r3, #3
    700a:	d1fb      	bne.n	7004 <_spi_m_dma_init+0x74>
    700c:	69e3      	ldr	r3, [r4, #28]
    700e:	f013 0f02 	tst.w	r3, #2
    7012:	d1fb      	bne.n	700c <_spi_m_dma_init+0x7c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    7014:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7018:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    701a:	69e3      	ldr	r3, [r4, #28]
    701c:	f013 0f03 	tst.w	r3, #3
    7020:	d1fb      	bne.n	701a <_spi_m_dma_init+0x8a>
    7022:	69e3      	ldr	r3, [r4, #28]
    7024:	f013 0f01 	tst.w	r3, #1
    7028:	d1fb      	bne.n	7022 <_spi_m_dma_init+0x92>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    702a:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    702c:	f640 1276 	movw	r2, #2422	; 0x976
    7030:	492e      	ldr	r1, [pc, #184]	; (70ec <_spi_m_dma_init+0x15c>)
    7032:	1c20      	adds	r0, r4, #0
    7034:	bf18      	it	ne
    7036:	2001      	movne	r0, #1
    7038:	4b2d      	ldr	r3, [pc, #180]	; (70f0 <_spi_m_dma_init+0x160>)
    703a:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    703c:	6833      	ldr	r3, [r6, #0]
	hri_sercomspi_write_CTRLA_reg(
    703e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    7042:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7046:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7048:	69e3      	ldr	r3, [r4, #28]
    704a:	f013 0f03 	tst.w	r3, #3
    704e:	d1fb      	bne.n	7048 <_spi_m_dma_init+0xb8>
	    (regs->ctrlb
    7050:	6873      	ldr	r3, [r6, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    7052:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    7056:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    705a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    705e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7060:	69e3      	ldr	r3, [r4, #28]
    7062:	f013 0f17 	tst.w	r3, #23
    7066:	d1fb      	bne.n	7060 <_spi_m_dma_init+0xd0>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    7068:	7b33      	ldrb	r3, [r6, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    706a:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    706c:	7b73      	ldrb	r3, [r6, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    706e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30

	_spi_load_regs_master(hw, regs);

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_rx_dma_channel(hw));
    7072:	f105 0818 	add.w	r8, r5, #24
    7076:	4620      	mov	r0, r4
    7078:	4b1e      	ldr	r3, [pc, #120]	; (70f4 <_spi_m_dma_init+0x164>)
    707a:	4798      	blx	r3
    707c:	4601      	mov	r1, r0
    707e:	4640      	mov	r0, r8
    7080:	4f1d      	ldr	r7, [pc, #116]	; (70f8 <_spi_m_dma_init+0x168>)
    7082:	47b8      	blx	r7
	dev->resource->back                 = dev;
    7084:	69ab      	ldr	r3, [r5, #24]
    7086:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
    7088:	69ab      	ldr	r3, [r5, #24]
    708a:	4a1c      	ldr	r2, [pc, #112]	; (70fc <_spi_m_dma_init+0x16c>)
    708c:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    708e:	69ab      	ldr	r3, [r5, #24]
    7090:	4e1b      	ldr	r6, [pc, #108]	; (7100 <_spi_m_dma_init+0x170>)
    7092:	605e      	str	r6, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
    7094:	4620      	mov	r0, r4
    7096:	4b1b      	ldr	r3, [pc, #108]	; (7104 <_spi_m_dma_init+0x174>)
    7098:	4798      	blx	r3
    709a:	4601      	mov	r1, r0
    709c:	4640      	mov	r0, r8
    709e:	47b8      	blx	r7
	dev->resource->back                 = dev;
    70a0:	69ab      	ldr	r3, [r5, #24]
    70a2:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
    70a4:	69ab      	ldr	r3, [r5, #24]
    70a6:	4a18      	ldr	r2, [pc, #96]	; (7108 <_spi_m_dma_init+0x178>)
    70a8:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    70aa:	69ab      	ldr	r3, [r5, #24]
    70ac:	605e      	str	r6, [r3, #4]

	return ERR_NONE;
    70ae:	2000      	movs	r0, #0
    70b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_INVALID_ARG;
    70b4:	f06f 000c 	mvn.w	r0, #12
    70b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    70bc:	f640 52c3 	movw	r2, #3523	; 0xdc3
    70c0:	490a      	ldr	r1, [pc, #40]	; (70ec <_spi_m_dma_init+0x15c>)
    70c2:	2000      	movs	r0, #0
    70c4:	4b0a      	ldr	r3, [pc, #40]	; (70f0 <_spi_m_dma_init+0x160>)
    70c6:	4798      	blx	r3
		return ERR_INVALID_ARG;
    70c8:	f06f 000c 	mvn.w	r0, #12
    70cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    70d0:	f640 52c3 	movw	r2, #3523	; 0xdc3
    70d4:	4905      	ldr	r1, [pc, #20]	; (70ec <_spi_m_dma_init+0x15c>)
    70d6:	2001      	movs	r0, #1
    70d8:	4b05      	ldr	r3, [pc, #20]	; (70f0 <_spi_m_dma_init+0x160>)
    70da:	4798      	blx	r3
		return ERR_INVALID_ARG;
    70dc:	f06f 000c 	mvn.w	r0, #12
    70e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    70e4:	00005fb5 	.word	0x00005fb5
    70e8:	0000bff4 	.word	0x0000bff4
    70ec:	0000c018 	.word	0x0000c018
    70f0:	000051f5 	.word	0x000051f5
    70f4:	000061e5 	.word	0x000061e5
    70f8:	00005a79 	.word	0x00005a79
    70fc:	000061f9 	.word	0x000061f9
    7100:	00006211 	.word	0x00006211
    7104:	000061d1 	.word	0x000061d1
    7108:	00006205 	.word	0x00006205

0000710c <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
    710c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    710e:	4604      	mov	r4, r0
    7110:	b160      	cbz	r0, 712c <_spi_m_dma_enable+0x20>
    7112:	6800      	ldr	r0, [r0, #0]
    7114:	3000      	adds	r0, #0
    7116:	bf18      	it	ne
    7118:	2001      	movne	r0, #1
    711a:	f640 52ec 	movw	r2, #3564	; 0xdec
    711e:	4904      	ldr	r1, [pc, #16]	; (7130 <_spi_m_dma_enable+0x24>)
    7120:	4b04      	ldr	r3, [pc, #16]	; (7134 <_spi_m_dma_enable+0x28>)
    7122:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    7124:	6820      	ldr	r0, [r4, #0]
    7126:	4b04      	ldr	r3, [pc, #16]	; (7138 <_spi_m_dma_enable+0x2c>)
    7128:	4798      	blx	r3
}
    712a:	bd10      	pop	{r4, pc}
    712c:	2000      	movs	r0, #0
    712e:	e7f4      	b.n	711a <_spi_m_dma_enable+0xe>
    7130:	0000c018 	.word	0x0000c018
    7134:	000051f5 	.word	0x000051f5
    7138:	000060ed 	.word	0x000060ed

0000713c <_spi_m_dma_register_callback>:

	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
    713c:	b570      	push	{r4, r5, r6, lr}
    713e:	4605      	mov	r5, r0
    7140:	4614      	mov	r4, r2
	switch (type) {
    7142:	2901      	cmp	r1, #1
    7144:	d00e      	beq.n	7164 <_spi_m_dma_register_callback+0x28>
    7146:	b111      	cbz	r1, 714e <_spi_m_dma_register_callback+0x12>
    7148:	2902      	cmp	r1, #2
    714a:	d016      	beq.n	717a <_spi_m_dma_register_callback+0x3e>
    714c:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
    714e:	606a      	str	r2, [r5, #4]
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    7150:	6800      	ldr	r0, [r0, #0]
    7152:	4b13      	ldr	r3, [pc, #76]	; (71a0 <_spi_m_dma_register_callback+0x64>)
    7154:	4798      	blx	r3
    7156:	1c22      	adds	r2, r4, #0
    7158:	bf18      	it	ne
    715a:	2201      	movne	r2, #1
    715c:	2100      	movs	r1, #0
    715e:	4b11      	ldr	r3, [pc, #68]	; (71a4 <_spi_m_dma_register_callback+0x68>)
    7160:	4798      	blx	r3
		break;
    7162:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
    7164:	60aa      	str	r2, [r5, #8]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    7166:	6800      	ldr	r0, [r0, #0]
    7168:	4b0f      	ldr	r3, [pc, #60]	; (71a8 <_spi_m_dma_register_callback+0x6c>)
    716a:	4798      	blx	r3
    716c:	1c22      	adds	r2, r4, #0
    716e:	bf18      	it	ne
    7170:	2201      	movne	r2, #1
    7172:	2100      	movs	r1, #0
    7174:	4b0b      	ldr	r3, [pc, #44]	; (71a4 <_spi_m_dma_register_callback+0x68>)
    7176:	4798      	blx	r3
		break;
    7178:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_ERROR:
		dev->callbacks.error = func;
    717a:	60ea      	str	r2, [r5, #12]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    717c:	6800      	ldr	r0, [r0, #0]
    717e:	4b0a      	ldr	r3, [pc, #40]	; (71a8 <_spi_m_dma_register_callback+0x6c>)
    7180:	4798      	blx	r3
    7182:	3400      	adds	r4, #0
    7184:	bf18      	it	ne
    7186:	2401      	movne	r4, #1
    7188:	4622      	mov	r2, r4
    718a:	2101      	movs	r1, #1
    718c:	4e05      	ldr	r6, [pc, #20]	; (71a4 <_spi_m_dma_register_callback+0x68>)
    718e:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    7190:	6828      	ldr	r0, [r5, #0]
    7192:	4b03      	ldr	r3, [pc, #12]	; (71a0 <_spi_m_dma_register_callback+0x64>)
    7194:	4798      	blx	r3
    7196:	4622      	mov	r2, r4
    7198:	2101      	movs	r1, #1
    719a:	47b0      	blx	r6
    719c:	bd70      	pop	{r4, r5, r6, pc}
    719e:	bf00      	nop
    71a0:	000061d1 	.word	0x000061d1
    71a4:	00005951 	.word	0x00005951
    71a8:	000061e5 	.word	0x000061e5

000071ac <_spi_m_dma_transfer>:
	}
}

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
    71ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    71b0:	4605      	mov	r5, r0
    71b2:	4689      	mov	r9, r1
    71b4:	4617      	mov	r7, r2
    71b6:	4698      	mov	r8, r3
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
    71b8:	f8d0 b000 	ldr.w	fp, [r0]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    71bc:	4658      	mov	r0, fp
    71be:	4b46      	ldr	r3, [pc, #280]	; (72d8 <_spi_m_dma_transfer+0x12c>)
    71c0:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    71c2:	2803      	cmp	r0, #3
    71c4:	d053      	beq.n	726e <_spi_m_dma_transfer+0xc2>
    71c6:	2807      	cmp	r0, #7
    71c8:	bf08      	it	eq
    71ca:	2201      	moveq	r2, #1
    71cc:	d050      	beq.n	7270 <_spi_m_dma_transfer+0xc4>
	return NULL;
    71ce:	f04f 0a00 	mov.w	sl, #0
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
    71d2:	4658      	mov	r0, fp
    71d4:	4b41      	ldr	r3, [pc, #260]	; (72dc <_spi_m_dma_transfer+0x130>)
    71d6:	4798      	blx	r3
    71d8:	4606      	mov	r6, r0
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);
    71da:	4658      	mov	r0, fp
    71dc:	4b40      	ldr	r3, [pc, #256]	; (72e0 <_spi_m_dma_transfer+0x134>)
    71de:	4798      	blx	r3
    71e0:	4604      	mov	r4, r0

	if (rxbuf) {
    71e2:	2f00      	cmp	r7, #0
    71e4:	d04b      	beq.n	727e <_spi_m_dma_transfer+0xd2>
	ASSERT(dev && dev->prvt);
    71e6:	2d00      	cmp	r5, #0
    71e8:	d047      	beq.n	727a <_spi_m_dma_transfer+0xce>
    71ea:	f11b 0000 	adds.w	r0, fp, #0
    71ee:	bf18      	it	ne
    71f0:	2001      	movne	r0, #1
    71f2:	f640 5236 	movw	r2, #3382	; 0xd36
    71f6:	493b      	ldr	r1, [pc, #236]	; (72e4 <_spi_m_dma_transfer+0x138>)
    71f8:	4b3b      	ldr	r3, [pc, #236]	; (72e8 <_spi_m_dma_transfer+0x13c>)
    71fa:	4798      	blx	r3
	return _spi_sync_rx_enable(dev->prvt);
    71fc:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    71fe:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    7200:	f013 0f04 	tst.w	r3, #4
    7204:	d107      	bne.n	7216 <_spi_m_dma_transfer+0x6a>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
    7206:	6853      	ldr	r3, [r2, #4]
    7208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    720c:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    720e:	69d3      	ldr	r3, [r2, #28]
    7210:	f013 0f17 	tst.w	r3, #23
    7214:	d1fb      	bne.n	720e <_spi_m_dma_transfer+0x62>
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    7216:	6829      	ldr	r1, [r5, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
    7218:	3128      	adds	r1, #40	; 0x28
    721a:	4630      	mov	r0, r6
    721c:	4b33      	ldr	r3, [pc, #204]	; (72ec <_spi_m_dma_transfer+0x140>)
    721e:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
    7220:	4639      	mov	r1, r7
    7222:	4630      	mov	r0, r6
    7224:	4b32      	ldr	r3, [pc, #200]	; (72f0 <_spi_m_dma_transfer+0x144>)
    7226:	4798      	blx	r3
		_dma_set_data_amount(rx_ch, length);
    7228:	4641      	mov	r1, r8
    722a:	4630      	mov	r0, r6
    722c:	4b31      	ldr	r3, [pc, #196]	; (72f4 <_spi_m_dma_transfer+0x148>)
    722e:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
    7230:	2100      	movs	r1, #0
    7232:	4630      	mov	r0, r6
    7234:	4b30      	ldr	r3, [pc, #192]	; (72f8 <_spi_m_dma_transfer+0x14c>)
    7236:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
    7238:	f1b9 0f00 	cmp.w	r9, #0
    723c:	d039      	beq.n	72b2 <_spi_m_dma_transfer+0x106>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
    723e:	4649      	mov	r1, r9
    7240:	4620      	mov	r0, r4
    7242:	4b2a      	ldr	r3, [pc, #168]	; (72ec <_spi_m_dma_transfer+0x140>)
    7244:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    7246:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    7248:	3128      	adds	r1, #40	; 0x28
    724a:	4620      	mov	r0, r4
    724c:	4b28      	ldr	r3, [pc, #160]	; (72f0 <_spi_m_dma_transfer+0x144>)
    724e:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, true);
    7250:	2101      	movs	r1, #1
    7252:	4620      	mov	r0, r4
    7254:	4b29      	ldr	r3, [pc, #164]	; (72fc <_spi_m_dma_transfer+0x150>)
    7256:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    7258:	4641      	mov	r1, r8
    725a:	4620      	mov	r0, r4
    725c:	4b25      	ldr	r3, [pc, #148]	; (72f4 <_spi_m_dma_transfer+0x148>)
    725e:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
		_dma_set_data_amount(tx_ch, length);
	}
	_dma_enable_transaction(tx_ch, false);
    7260:	2100      	movs	r1, #0
    7262:	4620      	mov	r0, r4
    7264:	4b24      	ldr	r3, [pc, #144]	; (72f8 <_spi_m_dma_transfer+0x14c>)
    7266:	4798      	blx	r3

	return ERR_NONE;
}
    7268:	2000      	movs	r0, #0
    726a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sercomspi_regs[i].n == n) {
    726e:	2200      	movs	r2, #0
			return &sercomspi_regs[i];
    7270:	4b23      	ldr	r3, [pc, #140]	; (7300 <_spi_m_dma_transfer+0x154>)
    7272:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
    7276:	4492      	add	sl, r2
    7278:	e7ab      	b.n	71d2 <_spi_m_dma_transfer+0x26>
	ASSERT(dev && dev->prvt);
    727a:	2000      	movs	r0, #0
    727c:	e7b9      	b.n	71f2 <_spi_m_dma_transfer+0x46>
	ASSERT(dev && dev->prvt);
    727e:	b1b5      	cbz	r5, 72ae <_spi_m_dma_transfer+0x102>
    7280:	f11b 0000 	adds.w	r0, fp, #0
    7284:	bf18      	it	ne
    7286:	2001      	movne	r0, #1
    7288:	f640 523d 	movw	r2, #3389	; 0xd3d
    728c:	4915      	ldr	r1, [pc, #84]	; (72e4 <_spi_m_dma_transfer+0x138>)
    728e:	4b16      	ldr	r3, [pc, #88]	; (72e8 <_spi_m_dma_transfer+0x13c>)
    7290:	4798      	blx	r3
	return _spi_sync_rx_disable(dev->prvt);
    7292:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7294:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    7296:	f013 0f04 	tst.w	r3, #4
    729a:	d1cd      	bne.n	7238 <_spi_m_dma_transfer+0x8c>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
    729c:	6853      	ldr	r3, [r2, #4]
    729e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    72a2:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    72a4:	69d3      	ldr	r3, [r2, #28]
    72a6:	f013 0f17 	tst.w	r3, #23
    72aa:	d1fb      	bne.n	72a4 <_spi_m_dma_transfer+0xf8>
    72ac:	e7c4      	b.n	7238 <_spi_m_dma_transfer+0x8c>
	ASSERT(dev && dev->prvt);
    72ae:	2000      	movs	r0, #0
    72b0:	e7ea      	b.n	7288 <_spi_m_dma_transfer+0xdc>
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
    72b2:	f10a 010e 	add.w	r1, sl, #14
    72b6:	4620      	mov	r0, r4
    72b8:	4b0c      	ldr	r3, [pc, #48]	; (72ec <_spi_m_dma_transfer+0x140>)
    72ba:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    72bc:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    72be:	3128      	adds	r1, #40	; 0x28
    72c0:	4620      	mov	r0, r4
    72c2:	4b0b      	ldr	r3, [pc, #44]	; (72f0 <_spi_m_dma_transfer+0x144>)
    72c4:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, false);
    72c6:	2100      	movs	r1, #0
    72c8:	4620      	mov	r0, r4
    72ca:	4b0c      	ldr	r3, [pc, #48]	; (72fc <_spi_m_dma_transfer+0x150>)
    72cc:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    72ce:	4641      	mov	r1, r8
    72d0:	4620      	mov	r0, r4
    72d2:	4b08      	ldr	r3, [pc, #32]	; (72f4 <_spi_m_dma_transfer+0x148>)
    72d4:	4798      	blx	r3
    72d6:	e7c3      	b.n	7260 <_spi_m_dma_transfer+0xb4>
    72d8:	00005fb5 	.word	0x00005fb5
    72dc:	000061e5 	.word	0x000061e5
    72e0:	000061d1 	.word	0x000061d1
    72e4:	0000c018 	.word	0x0000c018
    72e8:	000051f5 	.word	0x000051f5
    72ec:	000059b5 	.word	0x000059b5
    72f0:	000059a5 	.word	0x000059a5
    72f4:	000059e1 	.word	0x000059e1
    72f8:	00005a39 	.word	0x00005a39
    72fc:	000059c5 	.word	0x000059c5
    7300:	0000bff4 	.word	0x0000bff4

00007304 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    7304:	4b03      	ldr	r3, [pc, #12]	; (7314 <_delay_init+0x10>)
    7306:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    730a:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    730c:	2205      	movs	r2, #5
    730e:	601a      	str	r2, [r3, #0]
    7310:	4770      	bx	lr
    7312:	bf00      	nop
    7314:	e000e010 	.word	0xe000e010

00007318 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    7318:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    731a:	b303      	cbz	r3, 735e <_delay_cycles+0x46>
{
    731c:	b430      	push	{r4, r5}
    731e:	1e5d      	subs	r5, r3, #1
    7320:	b2ed      	uxtb	r5, r5
	while (n--) {
    7322:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    7324:	4a12      	ldr	r2, [pc, #72]	; (7370 <_delay_cycles+0x58>)
    7326:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    732a:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    732c:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    732e:	6813      	ldr	r3, [r2, #0]
    7330:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    7334:	d0fb      	beq.n	732e <_delay_cycles+0x16>
	while (n--) {
    7336:	3801      	subs	r0, #1
    7338:	b2c0      	uxtb	r0, r0
    733a:	28ff      	cmp	r0, #255	; 0xff
    733c:	d1f5      	bne.n	732a <_delay_cycles+0x12>
    733e:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    7342:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    7346:	3101      	adds	r1, #1
    7348:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    734a:	4b09      	ldr	r3, [pc, #36]	; (7370 <_delay_cycles+0x58>)
    734c:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    734e:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    7350:	461a      	mov	r2, r3
    7352:	6813      	ldr	r3, [r2, #0]
    7354:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    7358:	d0fb      	beq.n	7352 <_delay_cycles+0x3a>
		;
}
    735a:	bc30      	pop	{r4, r5}
    735c:	4770      	bx	lr
	SysTick->LOAD = buf;
    735e:	4b04      	ldr	r3, [pc, #16]	; (7370 <_delay_cycles+0x58>)
    7360:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    7362:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    7364:	461a      	mov	r2, r3
    7366:	6813      	ldr	r3, [r2, #0]
    7368:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    736c:	d0fb      	beq.n	7366 <_delay_cycles+0x4e>
    736e:	4770      	bx	lr
    7370:	e000e010 	.word	0xe000e010

00007374 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    7374:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    7376:	6813      	ldr	r3, [r2, #0]
    7378:	f043 0302 	orr.w	r3, r3, #2
    737c:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    737e:	6913      	ldr	r3, [r2, #16]
    7380:	f013 0f03 	tst.w	r3, #3
    7384:	d1fb      	bne.n	737e <_tc_timer_start+0xa>
}
    7386:	4770      	bx	lr

00007388 <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    7388:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    738a:	6813      	ldr	r3, [r2, #0]
    738c:	f023 0302 	bic.w	r3, r3, #2
    7390:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7392:	6913      	ldr	r3, [r2, #16]
    7394:	f013 0f03 	tst.w	r3, #3
    7398:	d1fb      	bne.n	7392 <_tc_timer_stop+0xa>
}
    739a:	4770      	bx	lr

0000739c <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    739c:	68c3      	ldr	r3, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    739e:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    73a0:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    73a4:	2a02      	cmp	r2, #2
    73a6:	d00a      	beq.n	73be <_tc_timer_set_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    73a8:	681a      	ldr	r2, [r3, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    73aa:	f012 0f0c 	tst.w	r2, #12
    73ae:	d10c      	bne.n	73ca <_tc_timer_set_period+0x2e>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    73b0:	b289      	uxth	r1, r1
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    73b2:	8399      	strh	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    73b4:	691a      	ldr	r2, [r3, #16]
    73b6:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    73ba:	d1fb      	bne.n	73b4 <_tc_timer_set_period+0x18>
    73bc:	4770      	bx	lr
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    73be:	61d9      	str	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    73c0:	691a      	ldr	r2, [r3, #16]
    73c2:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    73c6:	d1fb      	bne.n	73c0 <_tc_timer_set_period+0x24>
    73c8:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    73ca:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    73cc:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    73d0:	2a01      	cmp	r2, #1
    73d2:	d000      	beq.n	73d6 <_tc_timer_set_period+0x3a>
    73d4:	4770      	bx	lr
		hri_tccount8_write_PER_reg(hw, clock_cycles);
    73d6:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
    73d8:	76d9      	strb	r1, [r3, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    73da:	691a      	ldr	r2, [r3, #16]
    73dc:	f012 0f20 	tst.w	r2, #32
    73e0:	d1fb      	bne.n	73da <_tc_timer_set_period+0x3e>
    73e2:	e7f7      	b.n	73d4 <_tc_timer_set_period+0x38>

000073e4 <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    73e4:	68c3      	ldr	r3, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    73e6:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    73e8:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    73ec:	2a02      	cmp	r2, #2
    73ee:	d00a      	beq.n	7406 <_tc_timer_get_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    73f0:	681a      	ldr	r2, [r3, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    73f2:	f012 0f0c 	tst.w	r2, #12
    73f6:	d10c      	bne.n	7412 <_tc_timer_get_period+0x2e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    73f8:	691a      	ldr	r2, [r3, #16]
    73fa:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    73fe:	d1fb      	bne.n	73f8 <_tc_timer_get_period+0x14>
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    7400:	8b98      	ldrh	r0, [r3, #28]
    7402:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    7404:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7406:	691a      	ldr	r2, [r3, #16]
    7408:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    740c:	d1fb      	bne.n	7406 <_tc_timer_get_period+0x22>
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    740e:	69d8      	ldr	r0, [r3, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    7410:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7412:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    7414:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7418:	2a01      	cmp	r2, #1
    741a:	d001      	beq.n	7420 <_tc_timer_get_period+0x3c>
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
    741c:	2000      	movs	r0, #0
}
    741e:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7420:	691a      	ldr	r2, [r3, #16]
    7422:	f012 0f20 	tst.w	r2, #32
    7426:	d1fb      	bne.n	7420 <_tc_timer_get_period+0x3c>
	return ((Tc *)hw)->COUNT8.PER.reg;
    7428:	7ed8      	ldrb	r0, [r3, #27]
    742a:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
    742c:	4770      	bx	lr

0000742e <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    742e:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7430:	6913      	ldr	r3, [r2, #16]
    7432:	f013 0f03 	tst.w	r3, #3
    7436:	d1fb      	bne.n	7430 <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7438:	6810      	ldr	r0, [r2, #0]
}
    743a:	f3c0 0040 	ubfx	r0, r0, #1, #1
    743e:	4770      	bx	lr

00007440 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    7440:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    7442:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    7444:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    7446:	f012 0f01 	tst.w	r2, #1
    744a:	d100      	bne.n	744e <tc_interrupt_handler+0xe>
    744c:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    744e:	2201      	movs	r2, #1
    7450:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    7452:	6803      	ldr	r3, [r0, #0]
    7454:	4798      	blx	r3
	}
}
    7456:	e7f9      	b.n	744c <tc_interrupt_handler+0xc>

00007458 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    7458:	b570      	push	{r4, r5, r6, lr}
    745a:	b088      	sub	sp, #32
    745c:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    745e:	466c      	mov	r4, sp
    7460:	4d19      	ldr	r5, [pc, #100]	; (74c8 <get_tc_index+0x70>)
    7462:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    7464:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    7466:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    746a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    746e:	9b00      	ldr	r3, [sp, #0]
    7470:	42b3      	cmp	r3, r6
    7472:	d00c      	beq.n	748e <get_tc_index+0x36>
    7474:	4630      	mov	r0, r6
    7476:	aa01      	add	r2, sp, #4
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    7478:	2301      	movs	r3, #1
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    747a:	f852 1b04 	ldr.w	r1, [r2], #4
    747e:	4281      	cmp	r1, r0
    7480:	d006      	beq.n	7490 <get_tc_index+0x38>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    7482:	3301      	adds	r3, #1
    7484:	2b08      	cmp	r3, #8
    7486:	d1f8      	bne.n	747a <get_tc_index+0x22>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    7488:	2000      	movs	r0, #0
			return i;
    748a:	b240      	sxtb	r0, r0
    748c:	e013      	b.n	74b6 <get_tc_index+0x5e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    748e:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    7490:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    7494:	d015      	beq.n	74c2 <get_tc_index+0x6a>
    7496:	2b01      	cmp	r3, #1
    7498:	d00f      	beq.n	74ba <get_tc_index+0x62>
    749a:	2b02      	cmp	r3, #2
    749c:	d00f      	beq.n	74be <get_tc_index+0x66>
    749e:	2b03      	cmp	r3, #3
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    74a0:	bf08      	it	eq
    74a2:	2003      	moveq	r0, #3
		if (_tcs[i].number == index) {
    74a4:	d0f1      	beq.n	748a <get_tc_index+0x32>
	ASSERT(false);
    74a6:	f240 1267 	movw	r2, #359	; 0x167
    74aa:	4908      	ldr	r1, [pc, #32]	; (74cc <get_tc_index+0x74>)
    74ac:	2000      	movs	r0, #0
    74ae:	4b08      	ldr	r3, [pc, #32]	; (74d0 <get_tc_index+0x78>)
    74b0:	4798      	blx	r3
	return -1;
    74b2:	f04f 30ff 	mov.w	r0, #4294967295
}
    74b6:	b008      	add	sp, #32
    74b8:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    74ba:	2001      	movs	r0, #1
    74bc:	e7e5      	b.n	748a <get_tc_index+0x32>
    74be:	2002      	movs	r0, #2
    74c0:	e7e3      	b.n	748a <get_tc_index+0x32>
    74c2:	2000      	movs	r0, #0
    74c4:	e7e1      	b.n	748a <get_tc_index+0x32>
    74c6:	bf00      	nop
    74c8:	0000c034 	.word	0x0000c034
    74cc:	0000c0a4 	.word	0x0000c0a4
    74d0:	000051f5 	.word	0x000051f5

000074d4 <_tc_timer_init>:
{
    74d4:	b570      	push	{r4, r5, r6, lr}
    74d6:	4606      	mov	r6, r0
    74d8:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    74da:	4608      	mov	r0, r1
    74dc:	4b71      	ldr	r3, [pc, #452]	; (76a4 <_tc_timer_init+0x1d0>)
    74de:	4798      	blx	r3
    74e0:	4605      	mov	r5, r0
	device->hw = hw;
    74e2:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    74e4:	22a0      	movs	r2, #160	; 0xa0
    74e6:	4970      	ldr	r1, [pc, #448]	; (76a8 <_tc_timer_init+0x1d4>)
    74e8:	2001      	movs	r0, #1
    74ea:	4b70      	ldr	r3, [pc, #448]	; (76ac <_tc_timer_init+0x1d8>)
    74ec:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    74ee:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    74f0:	f013 0f01 	tst.w	r3, #1
    74f4:	d119      	bne.n	752a <_tc_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    74f6:	6923      	ldr	r3, [r4, #16]
    74f8:	f013 0f03 	tst.w	r3, #3
    74fc:	d1fb      	bne.n	74f6 <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    74fe:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    7500:	f013 0f02 	tst.w	r3, #2
    7504:	d00b      	beq.n	751e <_tc_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    7506:	6823      	ldr	r3, [r4, #0]
    7508:	f023 0302 	bic.w	r3, r3, #2
    750c:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    750e:	6923      	ldr	r3, [r4, #16]
    7510:	f013 0f03 	tst.w	r3, #3
    7514:	d1fb      	bne.n	750e <_tc_timer_init+0x3a>
    7516:	6923      	ldr	r3, [r4, #16]
    7518:	f013 0f02 	tst.w	r3, #2
    751c:	d1fb      	bne.n	7516 <_tc_timer_init+0x42>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    751e:	2301      	movs	r3, #1
    7520:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7522:	6923      	ldr	r3, [r4, #16]
    7524:	f013 0f03 	tst.w	r3, #3
    7528:	d1fb      	bne.n	7522 <_tc_timer_init+0x4e>
    752a:	6923      	ldr	r3, [r4, #16]
    752c:	f013 0f01 	tst.w	r3, #1
    7530:	d1fb      	bne.n	752a <_tc_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    7532:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7536:	4a5e      	ldr	r2, [pc, #376]	; (76b0 <_tc_timer_init+0x1dc>)
    7538:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    753c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    753e:	6022      	str	r2, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7540:	6923      	ldr	r3, [r4, #16]
    7542:	f013 0f03 	tst.w	r3, #3
    7546:	d1fb      	bne.n	7540 <_tc_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    7548:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    754c:	4958      	ldr	r1, [pc, #352]	; (76b0 <_tc_timer_init+0x1dc>)
    754e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    7552:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    7556:	73e1      	strb	r1, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    7558:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    755a:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    755c:	2301      	movs	r3, #1
    755e:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    7560:	f002 020c 	and.w	r2, r2, #12
    7564:	2a08      	cmp	r2, #8
    7566:	d056      	beq.n	7616 <_tc_timer_init+0x142>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    7568:	2a00      	cmp	r2, #0
    756a:	d16b      	bne.n	7644 <_tc_timer_init+0x170>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    756c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7570:	4a4f      	ldr	r2, [pc, #316]	; (76b0 <_tc_timer_init+0x1dc>)
    7572:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7576:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    7578:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    757a:	6923      	ldr	r3, [r4, #16]
    757c:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7580:	d1fb      	bne.n	757a <_tc_timer_init+0xa6>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    7582:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7586:	4a4a      	ldr	r2, [pc, #296]	; (76b0 <_tc_timer_init+0x1dc>)
    7588:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    758c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    758e:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7590:	6923      	ldr	r3, [r4, #16]
    7592:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7596:	d1fb      	bne.n	7590 <_tc_timer_init+0xbc>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    7598:	2301      	movs	r3, #1
    759a:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
    759c:	4b45      	ldr	r3, [pc, #276]	; (76b4 <_tc_timer_init+0x1e0>)
    759e:	429c      	cmp	r4, r3
    75a0:	d077      	beq.n	7692 <_tc_timer_init+0x1be>
	if (hw == TC1) {
    75a2:	4b45      	ldr	r3, [pc, #276]	; (76b8 <_tc_timer_init+0x1e4>)
    75a4:	429c      	cmp	r4, r3
    75a6:	d077      	beq.n	7698 <_tc_timer_init+0x1c4>
	if (hw == TC2) {
    75a8:	4b44      	ldr	r3, [pc, #272]	; (76bc <_tc_timer_init+0x1e8>)
    75aa:	429c      	cmp	r4, r3
    75ac:	d077      	beq.n	769e <_tc_timer_init+0x1ca>
	if (hw == TC3) {
    75ae:	4b44      	ldr	r3, [pc, #272]	; (76c0 <_tc_timer_init+0x1ec>)
    75b0:	429c      	cmp	r4, r3
		_tc3_dev = (struct _timer_device *)dev;
    75b2:	bf04      	itt	eq
    75b4:	4b43      	ldreq	r3, [pc, #268]	; (76c4 <_tc_timer_init+0x1f0>)
    75b6:	60de      	streq	r6, [r3, #12]
	NVIC_DisableIRQ(_tcs[i].irq);
    75b8:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    75bc:	4a3c      	ldr	r2, [pc, #240]	; (76b0 <_tc_timer_init+0x1dc>)
    75be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    75c2:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    75c6:	2b00      	cmp	r3, #0
    75c8:	db23      	blt.n	7612 <_tc_timer_init+0x13e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    75ca:	095a      	lsrs	r2, r3, #5
    75cc:	f003 031f 	and.w	r3, r3, #31
    75d0:	2101      	movs	r1, #1
    75d2:	fa01 f303 	lsl.w	r3, r1, r3
    75d6:	3220      	adds	r2, #32
    75d8:	493b      	ldr	r1, [pc, #236]	; (76c8 <_tc_timer_init+0x1f4>)
    75da:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    75de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    75e2:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    75e6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    75ea:	4b31      	ldr	r3, [pc, #196]	; (76b0 <_tc_timer_init+0x1dc>)
    75ec:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    75f0:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    75f4:	2b00      	cmp	r3, #0
    75f6:	db0c      	blt.n	7612 <_tc_timer_init+0x13e>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    75f8:	0959      	lsrs	r1, r3, #5
    75fa:	f003 031f 	and.w	r3, r3, #31
    75fe:	2201      	movs	r2, #1
    7600:	fa02 f303 	lsl.w	r3, r2, r3
    7604:	4a30      	ldr	r2, [pc, #192]	; (76c8 <_tc_timer_init+0x1f4>)
    7606:	f101 0060 	add.w	r0, r1, #96	; 0x60
    760a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    760e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    7612:	2000      	movs	r0, #0
    7614:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    7616:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    761a:	4a25      	ldr	r2, [pc, #148]	; (76b0 <_tc_timer_init+0x1dc>)
    761c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    7622:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7624:	6923      	ldr	r3, [r4, #16]
    7626:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    762a:	d1fb      	bne.n	7624 <_tc_timer_init+0x150>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    762c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7630:	4a1f      	ldr	r2, [pc, #124]	; (76b0 <_tc_timer_init+0x1dc>)
    7632:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    7638:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    763a:	6923      	ldr	r3, [r4, #16]
    763c:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7640:	d1fb      	bne.n	763a <_tc_timer_init+0x166>
    7642:	e7a9      	b.n	7598 <_tc_timer_init+0xc4>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    7644:	2a04      	cmp	r2, #4
    7646:	d1a7      	bne.n	7598 <_tc_timer_init+0xc4>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    7648:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    764c:	4a18      	ldr	r2, [pc, #96]	; (76b0 <_tc_timer_init+0x1dc>)
    764e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7652:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    7656:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7658:	6923      	ldr	r3, [r4, #16]
    765a:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    765e:	d1fb      	bne.n	7658 <_tc_timer_init+0x184>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    7660:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7664:	4a12      	ldr	r2, [pc, #72]	; (76b0 <_tc_timer_init+0x1dc>)
    7666:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    766a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    766e:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7670:	6923      	ldr	r3, [r4, #16]
    7672:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7676:	d1fb      	bne.n	7670 <_tc_timer_init+0x19c>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    7678:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    767c:	4a0c      	ldr	r2, [pc, #48]	; (76b0 <_tc_timer_init+0x1dc>)
    767e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7682:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
    7686:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7688:	6923      	ldr	r3, [r4, #16]
    768a:	f013 0f20 	tst.w	r3, #32
    768e:	d1fb      	bne.n	7688 <_tc_timer_init+0x1b4>
    7690:	e782      	b.n	7598 <_tc_timer_init+0xc4>
		_tc0_dev = (struct _timer_device *)dev;
    7692:	4b0c      	ldr	r3, [pc, #48]	; (76c4 <_tc_timer_init+0x1f0>)
    7694:	601e      	str	r6, [r3, #0]
    7696:	e78a      	b.n	75ae <_tc_timer_init+0xda>
		_tc1_dev = (struct _timer_device *)dev;
    7698:	4b0a      	ldr	r3, [pc, #40]	; (76c4 <_tc_timer_init+0x1f0>)
    769a:	605e      	str	r6, [r3, #4]
    769c:	e78c      	b.n	75b8 <_tc_timer_init+0xe4>
		_tc2_dev = (struct _timer_device *)dev;
    769e:	4b09      	ldr	r3, [pc, #36]	; (76c4 <_tc_timer_init+0x1f0>)
    76a0:	609e      	str	r6, [r3, #8]
    76a2:	e789      	b.n	75b8 <_tc_timer_init+0xe4>
    76a4:	00007459 	.word	0x00007459
    76a8:	0000c0a4 	.word	0x0000c0a4
    76ac:	000051f5 	.word	0x000051f5
    76b0:	0000c034 	.word	0x0000c034
    76b4:	40003800 	.word	0x40003800
    76b8:	40003c00 	.word	0x40003c00
    76bc:	4101a000 	.word	0x4101a000
    76c0:	4101c000 	.word	0x4101c000
    76c4:	200009ac 	.word	0x200009ac
    76c8:	e000e100 	.word	0xe000e100

000076cc <_tc_timer_deinit>:
{
    76cc:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    76ce:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    76d0:	4620      	mov	r0, r4
    76d2:	4b18      	ldr	r3, [pc, #96]	; (7734 <_tc_timer_deinit+0x68>)
    76d4:	4798      	blx	r3
    76d6:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    76d8:	22cd      	movs	r2, #205	; 0xcd
    76da:	4917      	ldr	r1, [pc, #92]	; (7738 <_tc_timer_deinit+0x6c>)
    76dc:	2001      	movs	r0, #1
    76de:	4b17      	ldr	r3, [pc, #92]	; (773c <_tc_timer_deinit+0x70>)
    76e0:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    76e2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    76e6:	4b16      	ldr	r3, [pc, #88]	; (7740 <_tc_timer_deinit+0x74>)
    76e8:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    76ec:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    76f0:	2b00      	cmp	r3, #0
    76f2:	db0d      	blt.n	7710 <_tc_timer_deinit+0x44>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    76f4:	095a      	lsrs	r2, r3, #5
    76f6:	f003 031f 	and.w	r3, r3, #31
    76fa:	2101      	movs	r1, #1
    76fc:	fa01 f303 	lsl.w	r3, r1, r3
    7700:	3220      	adds	r2, #32
    7702:	4910      	ldr	r1, [pc, #64]	; (7744 <_tc_timer_deinit+0x78>)
    7704:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    7708:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    770c:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    7710:	6823      	ldr	r3, [r4, #0]
    7712:	f023 0302 	bic.w	r3, r3, #2
    7716:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7718:	6923      	ldr	r3, [r4, #16]
    771a:	f013 0f03 	tst.w	r3, #3
    771e:	d1fb      	bne.n	7718 <_tc_timer_deinit+0x4c>
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
    7720:	6823      	ldr	r3, [r4, #0]
    7722:	f043 0301 	orr.w	r3, r3, #1
    7726:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7728:	6923      	ldr	r3, [r4, #16]
    772a:	f013 0f01 	tst.w	r3, #1
    772e:	d1fb      	bne.n	7728 <_tc_timer_deinit+0x5c>
}
    7730:	bd38      	pop	{r3, r4, r5, pc}
    7732:	bf00      	nop
    7734:	00007459 	.word	0x00007459
    7738:	0000c0a4 	.word	0x0000c0a4
    773c:	000051f5 	.word	0x000051f5
    7740:	0000c034 	.word	0x0000c034
    7744:	e000e100 	.word	0xe000e100

00007748 <_tc_timer_set_irq>:
{
    7748:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    774a:	68c0      	ldr	r0, [r0, #12]
    774c:	4b09      	ldr	r3, [pc, #36]	; (7774 <_tc_timer_set_irq+0x2c>)
    774e:	4798      	blx	r3
    7750:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    7752:	f44f 7291 	mov.w	r2, #290	; 0x122
    7756:	4908      	ldr	r1, [pc, #32]	; (7778 <_tc_timer_set_irq+0x30>)
    7758:	2001      	movs	r0, #1
    775a:	4b08      	ldr	r3, [pc, #32]	; (777c <_tc_timer_set_irq+0x34>)
    775c:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    775e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    7762:	4b07      	ldr	r3, [pc, #28]	; (7780 <_tc_timer_set_irq+0x38>)
    7764:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    7768:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
    776c:	4b05      	ldr	r3, [pc, #20]	; (7784 <_tc_timer_set_irq+0x3c>)
    776e:	4798      	blx	r3
    7770:	bd10      	pop	{r4, pc}
    7772:	bf00      	nop
    7774:	00007459 	.word	0x00007459
    7778:	0000c0a4 	.word	0x0000c0a4
    777c:	000051f5 	.word	0x000051f5
    7780:	0000c034 	.word	0x0000c034
    7784:	00005771 	.word	0x00005771

00007788 <_tc_get_timer>:
}
    7788:	4800      	ldr	r0, [pc, #0]	; (778c <_tc_get_timer+0x4>)
    778a:	4770      	bx	lr
    778c:	20000378 	.word	0x20000378

00007790 <TC0_Handler>:
{
    7790:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    7792:	4b02      	ldr	r3, [pc, #8]	; (779c <TC0_Handler+0xc>)
    7794:	6818      	ldr	r0, [r3, #0]
    7796:	4b02      	ldr	r3, [pc, #8]	; (77a0 <TC0_Handler+0x10>)
    7798:	4798      	blx	r3
    779a:	bd08      	pop	{r3, pc}
    779c:	200009ac 	.word	0x200009ac
    77a0:	00007441 	.word	0x00007441

000077a4 <TC1_Handler>:
{
    77a4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
    77a6:	4b02      	ldr	r3, [pc, #8]	; (77b0 <TC1_Handler+0xc>)
    77a8:	6858      	ldr	r0, [r3, #4]
    77aa:	4b02      	ldr	r3, [pc, #8]	; (77b4 <TC1_Handler+0x10>)
    77ac:	4798      	blx	r3
    77ae:	bd08      	pop	{r3, pc}
    77b0:	200009ac 	.word	0x200009ac
    77b4:	00007441 	.word	0x00007441

000077b8 <TC2_Handler>:
{
    77b8:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc2_dev);
    77ba:	4b02      	ldr	r3, [pc, #8]	; (77c4 <TC2_Handler+0xc>)
    77bc:	6898      	ldr	r0, [r3, #8]
    77be:	4b02      	ldr	r3, [pc, #8]	; (77c8 <TC2_Handler+0x10>)
    77c0:	4798      	blx	r3
    77c2:	bd08      	pop	{r3, pc}
    77c4:	200009ac 	.word	0x200009ac
    77c8:	00007441 	.word	0x00007441

000077cc <TC3_Handler>:
{
    77cc:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    77ce:	4b02      	ldr	r3, [pc, #8]	; (77d8 <TC3_Handler+0xc>)
    77d0:	68d8      	ldr	r0, [r3, #12]
    77d2:	4b02      	ldr	r3, [pc, #8]	; (77dc <TC3_Handler+0x10>)
    77d4:	4798      	blx	r3
    77d6:	bd08      	pop	{r3, pc}
    77d8:	200009ac 	.word	0x200009ac
    77dc:	00007441 	.word	0x00007441

000077e0 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    77e0:	2000      	movs	r0, #0
    77e2:	4770      	bx	lr

000077e4 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    77e4:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    77e6:	7c83      	ldrb	r3, [r0, #18]
    77e8:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    77ec:	7cc2      	ldrb	r2, [r0, #19]

	if (!is_ctrl) {
    77ee:	f002 0107 	and.w	r1, r2, #7
    77f2:	2901      	cmp	r1, #1
    77f4:	d00b      	beq.n	780e <_usb_d_dev_handle_setup+0x2a>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    77f6:	015a      	lsls	r2, r3, #5
    77f8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    77fc:	2110      	movs	r1, #16
    77fe:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    7802:	015b      	lsls	r3, r3, #5
    7804:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7808:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    780c:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    780e:	f012 0f40 	tst.w	r2, #64	; 0x40
    7812:	d00c      	beq.n	782e <_usb_d_dev_handle_setup+0x4a>
		ept->flags.bits.is_busy = 0;
    7814:	7cc2      	ldrb	r2, [r0, #19]
    7816:	f36f 1286 	bfc	r2, #6, #1
    781a:	74c2      	strb	r2, [r0, #19]
    781c:	015a      	lsls	r2, r3, #5
    781e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    7822:	2180      	movs	r1, #128	; 0x80
    7824:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    7828:	2140      	movs	r1, #64	; 0x40
    782a:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    782e:	7cc2      	ldrb	r2, [r0, #19]
    7830:	f36f 02c3 	bfc	r2, #3, #1
    7834:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    7836:	490a      	ldr	r1, [pc, #40]	; (7860 <_usb_d_dev_handle_setup+0x7c>)
    7838:	015a      	lsls	r2, r3, #5
    783a:	188c      	adds	r4, r1, r2
    783c:	2500      	movs	r5, #0
    783e:	72a5      	strb	r5, [r4, #10]
    7840:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    7842:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    7846:	246f      	movs	r4, #111	; 0x6f
    7848:	f883 4107 	strb.w	r4, [r3, #263]	; 0x107
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    784c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    7850:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    7854:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
    7858:	7c80      	ldrb	r0, [r0, #18]
    785a:	4798      	blx	r3
    785c:	bd38      	pop	{r3, r4, r5, pc}
    785e:	bf00      	nop
    7860:	200009bc 	.word	0x200009bc

00007864 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    7864:	b508      	push	{r3, lr}
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    7866:	2320      	movs	r3, #32
    7868:	fa03 f101 	lsl.w	r1, r3, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    786c:	b2c9      	uxtb	r1, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    786e:	7c83      	ldrb	r3, [r0, #18]
    7870:	f003 030f 	and.w	r3, r3, #15
    7874:	015b      	lsls	r3, r3, #5
    7876:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    787a:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    787e:	4b04      	ldr	r3, [pc, #16]	; (7890 <_usb_d_dev_handle_stall+0x2c>)
    7880:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    7884:	6882      	ldr	r2, [r0, #8]
    7886:	2101      	movs	r1, #1
    7888:	7c80      	ldrb	r0, [r0, #18]
    788a:	4798      	blx	r3
    788c:	bd08      	pop	{r3, pc}
    788e:	bf00      	nop
    7890:	200009bc 	.word	0x200009bc

00007894 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    7894:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    7896:	7c84      	ldrb	r4, [r0, #18]
    7898:	2cff      	cmp	r4, #255	; 0xff
    789a:	d003      	beq.n	78a4 <_usb_d_dev_trans_done+0x10>
    789c:	7cc3      	ldrb	r3, [r0, #19]
    789e:	f013 0f40 	tst.w	r3, #64	; 0x40
    78a2:	d100      	bne.n	78a6 <_usb_d_dev_trans_done+0x12>
    78a4:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    78a6:	7cc2      	ldrb	r2, [r0, #19]
    78a8:	f36f 1286 	bfc	r2, #6, #1
    78ac:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    78ae:	4a03      	ldr	r2, [pc, #12]	; (78bc <_usb_d_dev_trans_done+0x28>)
    78b0:	f8d2 50d0 	ldr.w	r5, [r2, #208]	; 0xd0
    78b4:	6882      	ldr	r2, [r0, #8]
    78b6:	4620      	mov	r0, r4
    78b8:	47a8      	blx	r5
    78ba:	e7f3      	b.n	78a4 <_usb_d_dev_trans_done+0x10>
    78bc:	200009bc 	.word	0x200009bc

000078c0 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    78c0:	b530      	push	{r4, r5, lr}
    78c2:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    78c4:	7c83      	ldrb	r3, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    78c6:	2425      	movs	r4, #37	; 0x25
    78c8:	f88d 4004 	strb.w	r4, [sp, #4]
    78cc:	244a      	movs	r4, #74	; 0x4a
    78ce:	f88d 4005 	strb.w	r4, [sp, #5]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    78d2:	2bff      	cmp	r3, #255	; 0xff
    78d4:	d01e      	beq.n	7914 <_usb_d_dev_trans_stop+0x54>
    78d6:	7cc4      	ldrb	r4, [r0, #19]
    78d8:	f014 0f40 	tst.w	r4, #64	; 0x40
    78dc:	d01a      	beq.n	7914 <_usb_d_dev_trans_stop+0x54>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    78de:	f003 040f 	and.w	r4, r3, #15
		return;
	}
	/* Stop transfer */
	if (dir) {
    78e2:	b1c9      	cbz	r1, 7918 <_usb_d_dev_trans_stop+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    78e4:	0163      	lsls	r3, r4, #5
    78e6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    78ea:	2580      	movs	r5, #128	; 0x80
    78ec:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
    78f0:	460b      	mov	r3, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    78f2:	a902      	add	r1, sp, #8
    78f4:	440b      	add	r3, r1
    78f6:	f813 1c04 	ldrb.w	r1, [r3, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    78fa:	0163      	lsls	r3, r4, #5
    78fc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7900:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    7904:	0163      	lsls	r3, r4, #5
    7906:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    790a:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    790e:	4611      	mov	r1, r2
    7910:	4b05      	ldr	r3, [pc, #20]	; (7928 <_usb_d_dev_trans_stop+0x68>)
    7912:	4798      	blx	r3
}
    7914:	b003      	add	sp, #12
    7916:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    7918:	0163      	lsls	r3, r4, #5
    791a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    791e:	2540      	movs	r5, #64	; 0x40
    7920:	f883 5105 	strb.w	r5, [r3, #261]	; 0x105
    7924:	e7e4      	b.n	78f0 <_usb_d_dev_trans_stop+0x30>
    7926:	bf00      	nop
    7928:	00007895 	.word	0x00007895

0000792c <_usb_d_dev_handle_trfail>:
{
    792c:	b530      	push	{r4, r5, lr}
    792e:	b083      	sub	sp, #12
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    7930:	7c83      	ldrb	r3, [r0, #18]
    7932:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    7936:	2204      	movs	r2, #4
    7938:	f88d 2004 	strb.w	r2, [sp, #4]
    793c:	2208      	movs	r2, #8
    793e:	f88d 2005 	strb.w	r2, [sp, #5]
    7942:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    7944:	460c      	mov	r4, r1
    7946:	b391      	cbz	r1, 79ae <_usb_d_dev_handle_trfail+0x82>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    7948:	f102 4182 	add.w	r1, r2, #1090519040	; 0x41000000
    794c:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    7950:	f3c5 1502 	ubfx	r5, r5, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    7954:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    7958:	4a32      	ldr	r2, [pc, #200]	; (7a24 <_usb_d_dev_handle_trfail+0xf8>)
    795a:	440a      	add	r2, r1
    795c:	7a91      	ldrb	r1, [r2, #10]
    795e:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    7960:	2d02      	cmp	r5, #2
    7962:	d02c      	beq.n	79be <_usb_d_dev_handle_trfail+0x92>
	} else if (st.bit.ERRORFLOW) {
    7964:	f011 0f02 	tst.w	r1, #2
    7968:	d045      	beq.n	79f6 <_usb_d_dev_handle_trfail+0xca>
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    796a:	7cc5      	ldrb	r5, [r0, #19]
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    796c:	7a91      	ldrb	r1, [r2, #10]
    796e:	f36f 0141 	bfc	r1, #1, #1
    7972:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    7974:	aa02      	add	r2, sp, #8
    7976:	4422      	add	r2, r4
    7978:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    797c:	015a      	lsls	r2, r3, #5
    797e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    7982:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    7986:	015b      	lsls	r3, r3, #5
    7988:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    798c:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    7990:	f005 0307 	and.w	r3, r5, #7
    7994:	2b01      	cmp	r3, #1
    7996:	d143      	bne.n	7a20 <_usb_d_dev_handle_trfail+0xf4>
    7998:	7cc3      	ldrb	r3, [r0, #19]
    799a:	f013 0f40 	tst.w	r3, #64	; 0x40
    799e:	d03f      	beq.n	7a20 <_usb_d_dev_handle_trfail+0xf4>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    79a0:	09d9      	lsrs	r1, r3, #7
    79a2:	428c      	cmp	r4, r1
    79a4:	d03c      	beq.n	7a20 <_usb_d_dev_handle_trfail+0xf4>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    79a6:	2200      	movs	r2, #0
    79a8:	4b1f      	ldr	r3, [pc, #124]	; (7a28 <_usb_d_dev_handle_trfail+0xfc>)
    79aa:	4798      	blx	r3
    79ac:	e038      	b.n	7a20 <_usb_d_dev_handle_trfail+0xf4>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    79ae:	0159      	lsls	r1, r3, #5
    79b0:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    79b4:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    79b8:	f005 0507 	and.w	r5, r5, #7
    79bc:	e7ca      	b.n	7954 <_usb_d_dev_handle_trfail+0x28>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    79be:	f011 0f01 	tst.w	r1, #1
    79c2:	d0cf      	beq.n	7964 <_usb_d_dev_handle_trfail+0x38>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    79c4:	7a91      	ldrb	r1, [r2, #10]
    79c6:	f36f 0100 	bfc	r1, #0, #1
    79ca:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    79cc:	aa02      	add	r2, sp, #8
    79ce:	4422      	add	r2, r4
    79d0:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    79d4:	015a      	lsls	r2, r3, #5
    79d6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    79da:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    79de:	015b      	lsls	r3, r3, #5
    79e0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    79e4:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    79e8:	2204      	movs	r2, #4
    79ea:	1c21      	adds	r1, r4, #0
    79ec:	bf18      	it	ne
    79ee:	2101      	movne	r1, #1
    79f0:	4b0d      	ldr	r3, [pc, #52]	; (7a28 <_usb_d_dev_handle_trfail+0xfc>)
    79f2:	4798      	blx	r3
    79f4:	e014      	b.n	7a20 <_usb_d_dev_handle_trfail+0xf4>
	bank->STATUS_BK.reg     = 0;
    79f6:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    79fa:	4a0a      	ldr	r2, [pc, #40]	; (7a24 <_usb_d_dev_handle_trfail+0xf8>)
    79fc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    7a00:	2100      	movs	r1, #0
    7a02:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    7a04:	aa02      	add	r2, sp, #8
    7a06:	4414      	add	r4, r2
    7a08:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    7a0c:	015a      	lsls	r2, r3, #5
    7a0e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    7a12:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    7a16:	015b      	lsls	r3, r3, #5
    7a18:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7a1c:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    7a20:	b003      	add	sp, #12
    7a22:	bd30      	pop	{r4, r5, pc}
    7a24:	200009bc 	.word	0x200009bc
    7a28:	000078c1 	.word	0x000078c1

00007a2c <_usb_d_dev_reset_epts>:
{
    7a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7a30:	4d0c      	ldr	r5, [pc, #48]	; (7a64 <_usb_d_dev_reset_epts+0x38>)
    7a32:	f105 04d4 	add.w	r4, r5, #212	; 0xd4
    7a36:	f505 753c 	add.w	r5, r5, #752	; 0x2f0
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    7a3a:	f04f 0803 	mov.w	r8, #3
    7a3e:	4f0a      	ldr	r7, [pc, #40]	; (7a68 <_usb_d_dev_reset_epts+0x3c>)
		dev_inst.ep[i].ep       = 0xFF;
    7a40:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    7a42:	4641      	mov	r1, r8
    7a44:	4620      	mov	r0, r4
    7a46:	47b8      	blx	r7
		dev_inst.ep[i].ep       = 0xFF;
    7a48:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    7a4a:	2300      	movs	r3, #0
    7a4c:	74e3      	strb	r3, [r4, #19]
    7a4e:	3414      	adds	r4, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    7a50:	42ac      	cmp	r4, r5
    7a52:	d1f6      	bne.n	7a42 <_usb_d_dev_reset_epts+0x16>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    7a54:	22c0      	movs	r2, #192	; 0xc0
    7a56:	4619      	mov	r1, r3
    7a58:	4802      	ldr	r0, [pc, #8]	; (7a64 <_usb_d_dev_reset_epts+0x38>)
    7a5a:	4b04      	ldr	r3, [pc, #16]	; (7a6c <_usb_d_dev_reset_epts+0x40>)
    7a5c:	4798      	blx	r3
    7a5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7a62:	bf00      	nop
    7a64:	200009bc 	.word	0x200009bc
    7a68:	00007895 	.word	0x00007895
    7a6c:	0000b0e7 	.word	0x0000b0e7

00007a70 <_usb_d_dev_in_next>:
{
    7a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7a74:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    7a76:	7c84      	ldrb	r4, [r0, #18]
    7a78:	f004 040f 	and.w	r4, r4, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    7a7c:	4688      	mov	r8, r1
    7a7e:	2900      	cmp	r1, #0
    7a80:	f000 80a0 	beq.w	7bc4 <_usb_d_dev_in_next+0x154>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    7a84:	4b58      	ldr	r3, [pc, #352]	; (7be8 <_usb_d_dev_in_next+0x178>)
    7a86:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    7a8a:	6958      	ldr	r0, [r3, #20]
    7a8c:	f3c0 0e0d 	ubfx	lr, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    7a90:	8a2b      	ldrh	r3, [r5, #16]
    7a92:	f240 32ff 	movw	r2, #1023	; 0x3ff
    7a96:	4293      	cmp	r3, r2
    7a98:	f000 808e 	beq.w	7bb8 <_usb_d_dev_in_next+0x148>
    7a9c:	3b01      	subs	r3, #1
    7a9e:	b298      	uxth	r0, r3
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    7aa0:	7cef      	ldrb	r7, [r5, #19]
    7aa2:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    7aa6:	f1b8 0f00 	cmp.w	r8, #0
    7aaa:	d005      	beq.n	7ab8 <_usb_d_dev_in_next+0x48>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    7aac:	0162      	lsls	r2, r4, #5
    7aae:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    7ab2:	2302      	movs	r3, #2
    7ab4:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	ept->trans_count += trans_count;
    7ab8:	68a9      	ldr	r1, [r5, #8]
    7aba:	eb0e 0301 	add.w	r3, lr, r1
    7abe:	60ab      	str	r3, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    7ac0:	686e      	ldr	r6, [r5, #4]
    7ac2:	42b3      	cmp	r3, r6
    7ac4:	d23f      	bcs.n	7b46 <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    7ac6:	1af6      	subs	r6, r6, r3
    7ac8:	b2b6      	uxth	r6, r6
		if (ept->flags.bits.use_cache) {
    7aca:	7cea      	ldrb	r2, [r5, #19]
    7acc:	f012 0f20 	tst.w	r2, #32
    7ad0:	d02d      	beq.n	7b2e <_usb_d_dev_in_next+0xbe>
    7ad2:	8a2a      	ldrh	r2, [r5, #16]
    7ad4:	4296      	cmp	r6, r2
    7ad6:	bf28      	it	cs
    7ad8:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    7ada:	6829      	ldr	r1, [r5, #0]
    7adc:	4632      	mov	r2, r6
    7ade:	4419      	add	r1, r3
    7ae0:	68e8      	ldr	r0, [r5, #12]
    7ae2:	4b42      	ldr	r3, [pc, #264]	; (7bec <_usb_d_dev_in_next+0x17c>)
    7ae4:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    7ae6:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    7ae8:	4b3f      	ldr	r3, [pc, #252]	; (7be8 <_usb_d_dev_in_next+0x178>)
    7aea:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    7aee:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    7af0:	4b3d      	ldr	r3, [pc, #244]	; (7be8 <_usb_d_dev_in_next+0x178>)
    7af2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    7af6:	695a      	ldr	r2, [r3, #20]
    7af8:	f366 020d 	bfi	r2, r6, #0, #14
    7afc:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    7afe:	695a      	ldr	r2, [r3, #20]
    7b00:	f36f 329b 	bfc	r2, #14, #14
    7b04:	615a      	str	r2, [r3, #20]
	if (!isr) {
    7b06:	f1b8 0f00 	cmp.w	r8, #0
    7b0a:	d108      	bne.n	7b1e <_usb_d_dev_in_next+0xae>
			inten = USB_D_BANK1_INT_FLAGS;
    7b0c:	2f01      	cmp	r7, #1
    7b0e:	bf0c      	ite	eq
    7b10:	224e      	moveq	r2, #78	; 0x4e
    7b12:	224a      	movne	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    7b14:	0163      	lsls	r3, r4, #5
    7b16:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7b1a:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    7b1e:	0164      	lsls	r4, r4, #5
    7b20:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    7b24:	2380      	movs	r3, #128	; 0x80
    7b26:	f884 3105 	strb.w	r3, [r4, #261]	; 0x105
    7b2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7b2e:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    7b32:	bf28      	it	cs
    7b34:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    7b38:	6829      	ldr	r1, [r5, #0]
    7b3a:	440b      	add	r3, r1
	bank->ADDR.reg          = addr;
    7b3c:	4a2a      	ldr	r2, [pc, #168]	; (7be8 <_usb_d_dev_in_next+0x178>)
    7b3e:	eb02 1244 	add.w	r2, r2, r4, lsl #5
    7b42:	6113      	str	r3, [r2, #16]
    7b44:	e7d4      	b.n	7af0 <_usb_d_dev_in_next+0x80>
	} else if (ept->flags.bits.need_zlp) {
    7b46:	7ceb      	ldrb	r3, [r5, #19]
    7b48:	f013 0f10 	tst.w	r3, #16
    7b4c:	d00f      	beq.n	7b6e <_usb_d_dev_in_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    7b4e:	7ceb      	ldrb	r3, [r5, #19]
    7b50:	f36f 1304 	bfc	r3, #4, #1
    7b54:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    7b56:	4b24      	ldr	r3, [pc, #144]	; (7be8 <_usb_d_dev_in_next+0x178>)
    7b58:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    7b5c:	695a      	ldr	r2, [r3, #20]
    7b5e:	f36f 020d 	bfc	r2, #0, #14
    7b62:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    7b64:	695a      	ldr	r2, [r3, #20]
    7b66:	f36f 329b 	bfc	r2, #14, #14
    7b6a:	615a      	str	r2, [r3, #20]
    7b6c:	e7cb      	b.n	7b06 <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    7b6e:	2f01      	cmp	r7, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    7b70:	ea4f 1444 	mov.w	r4, r4, lsl #5
    7b74:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    7b78:	bf0c      	ite	eq
    7b7a:	234b      	moveq	r3, #75	; 0x4b
    7b7c:	234a      	movne	r3, #74	; 0x4a
    7b7e:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    7b82:	8a2a      	ldrh	r2, [r5, #16]
    7b84:	ea00 030e 	and.w	r3, r0, lr
    7b88:	429a      	cmp	r2, r3
    7b8a:	d005      	beq.n	7b98 <_usb_d_dev_in_next+0x128>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    7b8c:	2100      	movs	r1, #0
    7b8e:	4628      	mov	r0, r5
    7b90:	4b17      	ldr	r3, [pc, #92]	; (7bf0 <_usb_d_dev_in_next+0x180>)
    7b92:	4798      	blx	r3
	return;
    7b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->flags.bits.is_busy = 0;
    7b98:	7ceb      	ldrb	r3, [r5, #19]
    7b9a:	f36f 1386 	bfc	r3, #6, #1
    7b9e:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    7ba0:	4b11      	ldr	r3, [pc, #68]	; (7be8 <_usb_d_dev_in_next+0x178>)
    7ba2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    7ba6:	68a9      	ldr	r1, [r5, #8]
    7ba8:	7ca8      	ldrb	r0, [r5, #18]
    7baa:	4798      	blx	r3
    7bac:	b9d0      	cbnz	r0, 7be4 <_usb_d_dev_in_next+0x174>
		ept->flags.bits.is_busy = 1;
    7bae:	7ceb      	ldrb	r3, [r5, #19]
    7bb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7bb4:	74eb      	strb	r3, [r5, #19]
    7bb6:	e7e9      	b.n	7b8c <_usb_d_dev_in_next+0x11c>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    7bb8:	7cef      	ldrb	r7, [r5, #19]
    7bba:	f007 0707 	and.w	r7, r7, #7
    7bbe:	f240 30ff 	movw	r0, #1023	; 0x3ff
    7bc2:	e773      	b.n	7aac <_usb_d_dev_in_next+0x3c>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    7bc4:	8a03      	ldrh	r3, [r0, #16]
    7bc6:	f240 32ff 	movw	r2, #1023	; 0x3ff
    7bca:	4293      	cmp	r3, r2
    7bcc:	d107      	bne.n	7bde <_usb_d_dev_in_next+0x16e>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    7bce:	7cef      	ldrb	r7, [r5, #19]
    7bd0:	f007 0707 	and.w	r7, r7, #7
    7bd4:	f04f 0e00 	mov.w	lr, #0
    7bd8:	f240 30ff 	movw	r0, #1023	; 0x3ff
    7bdc:	e76c      	b.n	7ab8 <_usb_d_dev_in_next+0x48>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    7bde:	f04f 0e00 	mov.w	lr, #0
    7be2:	e75b      	b.n	7a9c <_usb_d_dev_in_next+0x2c>
    7be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7be8:	200009bc 	.word	0x200009bc
    7bec:	0000b0d1 	.word	0x0000b0d1
    7bf0:	00007895 	.word	0x00007895

00007bf4 <_usb_d_dev_out_next>:
{
    7bf4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7bf8:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    7bfa:	7c85      	ldrb	r5, [r0, #18]
    7bfc:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    7c00:	4689      	mov	r9, r1
    7c02:	2900      	cmp	r1, #0
    7c04:	d056      	beq.n	7cb4 <_usb_d_dev_out_next+0xc0>
    7c06:	4b74      	ldr	r3, [pc, #464]	; (7dd8 <_usb_d_dev_out_next+0x1e4>)
    7c08:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    7c0c:	685a      	ldr	r2, [r3, #4]
    7c0e:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    7c12:	685f      	ldr	r7, [r3, #4]
    7c14:	f3c7 070d 	ubfx	r7, r7, #0, #14
    7c18:	46bb      	mov	fp, r7
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    7c1a:	8a06      	ldrh	r6, [r0, #16]
    7c1c:	f240 33ff 	movw	r3, #1023	; 0x3ff
    7c20:	429e      	cmp	r6, r3
    7c22:	f000 80ba 	beq.w	7d9a <_usb_d_dev_out_next+0x1a6>
    7c26:	3e01      	subs	r6, #1
    7c28:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    7c2a:	ea06 070b 	and.w	r7, r6, fp
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    7c2e:	f894 8013 	ldrb.w	r8, [r4, #19]
    7c32:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    7c36:	f1b9 0f00 	cmp.w	r9, #0
    7c3a:	d005      	beq.n	7c48 <_usb_d_dev_out_next+0x54>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    7c3c:	016b      	lsls	r3, r5, #5
    7c3e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7c42:	2201      	movs	r2, #1
    7c44:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    7c48:	7ce3      	ldrb	r3, [r4, #19]
    7c4a:	f013 0f20 	tst.w	r3, #32
    7c4e:	d00d      	beq.n	7c6c <_usb_d_dev_out_next+0x78>
    7c50:	6862      	ldr	r2, [r4, #4]
    7c52:	2a00      	cmp	r2, #0
    7c54:	d037      	beq.n	7cc6 <_usb_d_dev_out_next+0xd2>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    7c56:	68a0      	ldr	r0, [r4, #8]
    7c58:	1a12      	subs	r2, r2, r0
    7c5a:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    7c5c:	6823      	ldr	r3, [r4, #0]
    7c5e:	42ba      	cmp	r2, r7
    7c60:	bf28      	it	cs
    7c62:	463a      	movcs	r2, r7
    7c64:	68e1      	ldr	r1, [r4, #12]
    7c66:	4418      	add	r0, r3
    7c68:	4b5c      	ldr	r3, [pc, #368]	; (7ddc <_usb_d_dev_out_next+0x1e8>)
    7c6a:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    7c6c:	6863      	ldr	r3, [r4, #4]
    7c6e:	b353      	cbz	r3, 7cc6 <_usb_d_dev_out_next+0xd2>
	} else if (isr && last_pkt < ept->size) {
    7c70:	f1b9 0f00 	cmp.w	r9, #0
    7c74:	d040      	beq.n	7cf8 <_usb_d_dev_out_next+0x104>
    7c76:	8a22      	ldrh	r2, [r4, #16]
    7c78:	42ba      	cmp	r2, r7
    7c7a:	d93d      	bls.n	7cf8 <_usb_d_dev_out_next+0x104>
		ept->flags.bits.need_zlp = 0;
    7c7c:	7ce3      	ldrb	r3, [r4, #19]
    7c7e:	f36f 1304 	bfc	r3, #4, #1
    7c82:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    7c84:	68a3      	ldr	r3, [r4, #8]
    7c86:	445b      	add	r3, fp
    7c88:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    7c8a:	f1b8 0f01 	cmp.w	r8, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    7c8e:	ea4f 1345 	mov.w	r3, r5, lsl #5
    7c92:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7c96:	bf0c      	ite	eq
    7c98:	222d      	moveq	r2, #45	; 0x2d
    7c9a:	2225      	movne	r2, #37	; 0x25
    7c9c:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    7ca0:	b915      	cbnz	r5, 7ca8 <_usb_d_dev_out_next+0xb4>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    7ca2:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    7ca4:	4b4c      	ldr	r3, [pc, #304]	; (7dd8 <_usb_d_dev_out_next+0x1e4>)
    7ca6:	601a      	str	r2, [r3, #0]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    7ca8:	2100      	movs	r1, #0
    7caa:	4620      	mov	r0, r4
    7cac:	4b4c      	ldr	r3, [pc, #304]	; (7de0 <_usb_d_dev_out_next+0x1ec>)
    7cae:	4798      	blx	r3
	return;
    7cb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    7cb4:	8a06      	ldrh	r6, [r0, #16]
    7cb6:	f240 33ff 	movw	r3, #1023	; 0x3ff
    7cba:	429e      	cmp	r6, r3
    7cbc:	d07b      	beq.n	7db6 <_usb_d_dev_out_next+0x1c2>
    7cbe:	f04f 0b00 	mov.w	fp, #0
    7cc2:	46da      	mov	sl, fp
    7cc4:	e7af      	b.n	7c26 <_usb_d_dev_out_next+0x32>
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    7cc6:	7ce3      	ldrb	r3, [r4, #19]
    7cc8:	f013 0f10 	tst.w	r3, #16
    7ccc:	d06c      	beq.n	7da8 <_usb_d_dev_out_next+0x1b4>
		ept->flags.bits.need_zlp  = 0;
    7cce:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    7cd0:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    7cd4:	f043 0320 	orr.w	r3, r3, #32
    7cd8:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    7cda:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    7cdc:	493e      	ldr	r1, [pc, #248]	; (7dd8 <_usb_d_dev_out_next+0x1e4>)
    7cde:	016a      	lsls	r2, r5, #5
    7ce0:	188b      	adds	r3, r1, r2
    7ce2:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    7ce4:	8a21      	ldrh	r1, [r4, #16]
    7ce6:	685a      	ldr	r2, [r3, #4]
    7ce8:	f361 329b 	bfi	r2, r1, #14, #14
    7cec:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    7cee:	685a      	ldr	r2, [r3, #4]
    7cf0:	f36f 020d 	bfc	r2, #0, #14
    7cf4:	605a      	str	r2, [r3, #4]
    7cf6:	e01d      	b.n	7d34 <_usb_d_dev_out_next+0x140>
		ept->trans_count += trans_size;
    7cf8:	68a2      	ldr	r2, [r4, #8]
    7cfa:	4452      	add	r2, sl
    7cfc:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    7cfe:	4293      	cmp	r3, r2
    7d00:	d9c3      	bls.n	7c8a <_usb_d_dev_out_next+0x96>
			trans_next = ept->trans_size - ept->trans_count;
    7d02:	1a9b      	subs	r3, r3, r2
    7d04:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    7d06:	7ce1      	ldrb	r1, [r4, #19]
    7d08:	f011 0f20 	tst.w	r1, #32
    7d0c:	d026      	beq.n	7d5c <_usb_d_dev_out_next+0x168>
    7d0e:	8a22      	ldrh	r2, [r4, #16]
    7d10:	4293      	cmp	r3, r2
    7d12:	bf28      	it	cs
    7d14:	4613      	movcs	r3, r2
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    7d16:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    7d18:	016a      	lsls	r2, r5, #5
    7d1a:	492f      	ldr	r1, [pc, #188]	; (7dd8 <_usb_d_dev_out_next+0x1e4>)
    7d1c:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    7d1e:	4a2e      	ldr	r2, [pc, #184]	; (7dd8 <_usb_d_dev_out_next+0x1e4>)
    7d20:	eb02 1245 	add.w	r2, r2, r5, lsl #5
    7d24:	6851      	ldr	r1, [r2, #4]
    7d26:	f363 319b 	bfi	r1, r3, #14, #14
    7d2a:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    7d2c:	6853      	ldr	r3, [r2, #4]
    7d2e:	f36f 030d 	bfc	r3, #0, #14
    7d32:	6053      	str	r3, [r2, #4]
	if (!isr) {
    7d34:	f1b9 0f00 	cmp.w	r9, #0
    7d38:	d108      	bne.n	7d4c <_usb_d_dev_out_next+0x158>
		if (is_ctrl) {
    7d3a:	f1b8 0f01 	cmp.w	r8, #1
    7d3e:	d025      	beq.n	7d8c <_usb_d_dev_out_next+0x198>
			inten = USB_D_BANK0_INT_FLAGS;
    7d40:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    7d42:	016b      	lsls	r3, r5, #5
    7d44:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7d48:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    7d4c:	016d      	lsls	r5, r5, #5
    7d4e:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    7d52:	2340      	movs	r3, #64	; 0x40
    7d54:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
    7d58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    7d5c:	8a21      	ldrh	r1, [r4, #16]
    7d5e:	428b      	cmp	r3, r1
    7d60:	d90a      	bls.n	7d78 <_usb_d_dev_out_next+0x184>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    7d62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    7d66:	d80e      	bhi.n	7d86 <_usb_d_dev_out_next+0x192>
    7d68:	ea23 0306 	bic.w	r3, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    7d6c:	6821      	ldr	r1, [r4, #0]
    7d6e:	440a      	add	r2, r1
	bank->ADDR.reg          = addr;
    7d70:	0169      	lsls	r1, r5, #5
    7d72:	4819      	ldr	r0, [pc, #100]	; (7dd8 <_usb_d_dev_out_next+0x1e4>)
    7d74:	5042      	str	r2, [r0, r1]
    7d76:	e7d2      	b.n	7d1e <_usb_d_dev_out_next+0x12a>
				} else if (trans_next < ept->size) {
    7d78:	428b      	cmp	r3, r1
    7d7a:	d2f7      	bcs.n	7d6c <_usb_d_dev_out_next+0x178>
					ept->flags.bits.use_cache = 1;
    7d7c:	7ce1      	ldrb	r1, [r4, #19]
    7d7e:	f041 0120 	orr.w	r1, r1, #32
    7d82:	74e1      	strb	r1, [r4, #19]
    7d84:	e7f2      	b.n	7d6c <_usb_d_dev_out_next+0x178>
						trans_next = USB_D_DEV_TRANS_MAX;
    7d86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    7d8a:	e7ef      	b.n	7d6c <_usb_d_dev_out_next+0x178>
	bank->STATUS_BK.reg     = 0;
    7d8c:	4b12      	ldr	r3, [pc, #72]	; (7dd8 <_usb_d_dev_out_next+0x1e4>)
    7d8e:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    7d92:	2200      	movs	r2, #0
    7d94:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    7d96:	222d      	movs	r2, #45	; 0x2d
    7d98:	e7d3      	b.n	7d42 <_usb_d_dev_out_next+0x14e>
	uint16_t           last_pkt   = last_trans & size_mask;
    7d9a:	f3c7 0709 	ubfx	r7, r7, #0, #10
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    7d9e:	f890 8013 	ldrb.w	r8, [r0, #19]
    7da2:	f008 0807 	and.w	r8, r8, #7
    7da6:	e749      	b.n	7c3c <_usb_d_dev_out_next+0x48>
	} else if (isr && last_pkt < ept->size) {
    7da8:	f1b9 0f00 	cmp.w	r9, #0
    7dac:	d10b      	bne.n	7dc6 <_usb_d_dev_out_next+0x1d2>
		ept->trans_count += trans_size;
    7dae:	68a3      	ldr	r3, [r4, #8]
    7db0:	4453      	add	r3, sl
    7db2:	60a3      	str	r3, [r4, #8]
    7db4:	e769      	b.n	7c8a <_usb_d_dev_out_next+0x96>
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    7db6:	f890 8013 	ldrb.w	r8, [r0, #19]
    7dba:	f008 0807 	and.w	r8, r8, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    7dbe:	2700      	movs	r7, #0
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    7dc0:	46bb      	mov	fp, r7
    7dc2:	46ba      	mov	sl, r7
    7dc4:	e740      	b.n	7c48 <_usb_d_dev_out_next+0x54>
	} else if (isr && last_pkt < ept->size) {
    7dc6:	8a23      	ldrh	r3, [r4, #16]
    7dc8:	42bb      	cmp	r3, r7
    7dca:	f63f af57 	bhi.w	7c7c <_usb_d_dev_out_next+0x88>
		ept->trans_count += trans_size;
    7dce:	68a3      	ldr	r3, [r4, #8]
    7dd0:	4453      	add	r3, sl
    7dd2:	60a3      	str	r3, [r4, #8]
    7dd4:	e759      	b.n	7c8a <_usb_d_dev_out_next+0x96>
    7dd6:	bf00      	nop
    7dd8:	200009bc 	.word	0x200009bc
    7ddc:	0000b0d1 	.word	0x0000b0d1
    7de0:	00007895 	.word	0x00007895

00007de4 <_usb_d_dev_handler>:
{
    7de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    7de8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    7dec:	8c1e      	ldrh	r6, [r3, #32]
    7dee:	b2b6      	uxth	r6, r6
	if (0 == epint) {
    7df0:	b146      	cbz	r6, 7e04 <_usb_d_dev_handler+0x20>
    7df2:	4d96      	ldr	r5, [pc, #600]	; (804c <_usb_d_dev_handler+0x268>)
	uint32_t lpm_variable = 0;
    7df4:	2400      	movs	r4, #0
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    7df6:	f1a5 07d4 	sub.w	r7, r5, #212	; 0xd4
			_usb_d_dev_handle_setup(ept);
    7dfa:	f8df 926c 	ldr.w	r9, [pc, #620]	; 8068 <_usb_d_dev_handler+0x284>
			_usb_d_dev_handle_trfail(ept, 1);
    7dfe:	f8df 826c 	ldr.w	r8, [pc, #620]	; 806c <_usb_d_dev_handler+0x288>
    7e02:	e0de      	b.n	7fc2 <_usb_d_dev_handler+0x1de>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    7e04:	8b9a      	ldrh	r2, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    7e06:	8b1b      	ldrh	r3, [r3, #24]
    7e08:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    7e0a:	4013      	ands	r3, r2
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    7e0c:	f013 0f04 	tst.w	r3, #4
    7e10:	d11e      	bne.n	7e50 <_usb_d_dev_handler+0x6c>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    7e12:	f413 7f00 	tst.w	r3, #512	; 0x200
    7e16:	d125      	bne.n	7e64 <_usb_d_dev_handler+0x80>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    7e18:	f013 0f80 	tst.w	r3, #128	; 0x80
    7e1c:	d14f      	bne.n	7ebe <_usb_d_dev_handler+0xda>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    7e1e:	f013 0f70 	tst.w	r3, #112	; 0x70
    7e22:	d158      	bne.n	7ed6 <_usb_d_dev_handler+0xf2>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    7e24:	f013 0f08 	tst.w	r3, #8
    7e28:	d178      	bne.n	7f1c <_usb_d_dev_handler+0x138>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    7e2a:	f013 0f01 	tst.w	r3, #1
    7e2e:	d0e0      	beq.n	7df2 <_usb_d_dev_handler+0xe>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    7e30:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    7e34:	f240 2201 	movw	r2, #513	; 0x201
    7e38:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    7e3a:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    7e3c:	2270      	movs	r2, #112	; 0x70
    7e3e:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    7e40:	4b83      	ldr	r3, [pc, #524]	; (8050 <_usb_d_dev_handler+0x26c>)
    7e42:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    7e46:	2100      	movs	r1, #0
    7e48:	2004      	movs	r0, #4
    7e4a:	4798      	blx	r3
    7e4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    7e50:	2204      	movs	r2, #4
    7e52:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    7e56:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    7e58:	4b7d      	ldr	r3, [pc, #500]	; (8050 <_usb_d_dev_handler+0x26c>)
    7e5a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    7e5e:	4798      	blx	r3
    7e60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7e64:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    7e68:	f240 2201 	movw	r2, #513	; 0x201
    7e6c:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    7e6e:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    7e70:	2270      	movs	r2, #112	; 0x70
    7e72:	831a      	strh	r2, [r3, #24]
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    7e74:	4b76      	ldr	r3, [pc, #472]	; (8050 <_usb_d_dev_handler+0x26c>)
    7e76:	891b      	ldrh	r3, [r3, #8]
    7e78:	f003 030f 	and.w	r3, r3, #15
    7e7c:	2b03      	cmp	r3, #3
    7e7e:	d014      	beq.n	7eaa <_usb_d_dev_handler+0xc6>
    7e80:	2301      	movs	r3, #1
    7e82:	4873      	ldr	r0, [pc, #460]	; (8050 <_usb_d_dev_handler+0x26c>)
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    7e84:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    7e86:	eb00 1243 	add.w	r2, r0, r3, lsl #5
    7e8a:	8912      	ldrh	r2, [r2, #8]
    7e8c:	f002 020f 	and.w	r2, r2, #15
    7e90:	2a03      	cmp	r2, #3
    7e92:	d00b      	beq.n	7eac <_usb_d_dev_handler+0xc8>
    7e94:	3301      	adds	r3, #1
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    7e96:	2b05      	cmp	r3, #5
    7e98:	d1f4      	bne.n	7e84 <_usb_d_dev_handler+0xa0>
	uint32_t lpm_variable = 0;
    7e9a:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    7e9c:	4b6c      	ldr	r3, [pc, #432]	; (8050 <_usb_d_dev_handler+0x26c>)
    7e9e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    7ea2:	2003      	movs	r0, #3
    7ea4:	4798      	blx	r3
    7ea6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    7eaa:	2100      	movs	r1, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    7eac:	4b68      	ldr	r3, [pc, #416]	; (8050 <_usb_d_dev_handler+0x26c>)
    7eae:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    7eb2:	8919      	ldrh	r1, [r3, #8]
    7eb4:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    7eb8:	2200      	movs	r2, #0
    7eba:	811a      	strh	r2, [r3, #8]
    7ebc:	e7ee      	b.n	7e9c <_usb_d_dev_handler+0xb8>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    7ebe:	2280      	movs	r2, #128	; 0x80
    7ec0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    7ec4:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    7ec6:	4b62      	ldr	r3, [pc, #392]	; (8050 <_usb_d_dev_handler+0x26c>)
    7ec8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    7ecc:	2100      	movs	r1, #0
    7ece:	2005      	movs	r0, #5
    7ed0:	4798      	blx	r3
    7ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7ed6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    7eda:	2270      	movs	r2, #112	; 0x70
    7edc:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    7ede:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    7ee0:	f240 2201 	movw	r2, #513	; 0x201
    7ee4:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    7ee6:	4b5b      	ldr	r3, [pc, #364]	; (8054 <_usb_d_dev_handler+0x270>)
    7ee8:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    7eec:	f013 0f01 	tst.w	r3, #1
    7ef0:	d00e      	beq.n	7f10 <_usb_d_dev_handler+0x12c>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    7ef2:	4a58      	ldr	r2, [pc, #352]	; (8054 <_usb_d_dev_handler+0x270>)
    7ef4:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    7ef6:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    7efa:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    7efe:	d1f9      	bne.n	7ef4 <_usb_d_dev_handler+0x110>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    7f00:	4b53      	ldr	r3, [pc, #332]	; (8050 <_usb_d_dev_handler+0x26c>)
    7f02:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    7f06:	2100      	movs	r1, #0
    7f08:	2002      	movs	r0, #2
    7f0a:	4798      	blx	r3
    7f0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    7f10:	4a50      	ldr	r2, [pc, #320]	; (8054 <_usb_d_dev_handler+0x270>)
    7f12:	6913      	ldr	r3, [r2, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    7f14:	f413 7f80 	tst.w	r3, #256	; 0x100
    7f18:	d0fb      	beq.n	7f12 <_usb_d_dev_handler+0x12e>
    7f1a:	e7f1      	b.n	7f00 <_usb_d_dev_handler+0x11c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    7f1c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    7f20:	2400      	movs	r4, #0
    7f22:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    7f26:	2208      	movs	r2, #8
    7f28:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    7f2a:	2270      	movs	r2, #112	; 0x70
    7f2c:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    7f2e:	f240 2201 	movw	r2, #513	; 0x201
    7f32:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    7f34:	4b48      	ldr	r3, [pc, #288]	; (8058 <_usb_d_dev_handler+0x274>)
    7f36:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    7f38:	4b45      	ldr	r3, [pc, #276]	; (8050 <_usb_d_dev_handler+0x26c>)
    7f3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    7f3e:	4621      	mov	r1, r4
    7f40:	2001      	movs	r0, #1
    7f42:	4798      	blx	r3
    7f44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    7f48:	f011 0f10 	tst.w	r1, #16
    7f4c:	d109      	bne.n	7f62 <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    7f4e:	f011 0f40 	tst.w	r1, #64	; 0x40
    7f52:	d108      	bne.n	7f66 <_usb_d_dev_handler+0x182>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    7f54:	f011 0f20 	tst.w	r1, #32
    7f58:	d02f      	beq.n	7fba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    7f5a:	2100      	movs	r1, #0
    7f5c:	4b3f      	ldr	r3, [pc, #252]	; (805c <_usb_d_dev_handler+0x278>)
    7f5e:	4798      	blx	r3
    7f60:	e02b      	b.n	7fba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_setup(ept);
    7f62:	47c8      	blx	r9
    7f64:	e029      	b.n	7fba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    7f66:	2101      	movs	r1, #1
    7f68:	4b3c      	ldr	r3, [pc, #240]	; (805c <_usb_d_dev_handler+0x278>)
    7f6a:	4798      	blx	r3
    7f6c:	e025      	b.n	7fba <_usb_d_dev_handler+0x1d6>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    7f6e:	f011 0f40 	tst.w	r1, #64	; 0x40
    7f72:	d111      	bne.n	7f98 <_usb_d_dev_handler+0x1b4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    7f74:	f011 0f08 	tst.w	r1, #8
    7f78:	d112      	bne.n	7fa0 <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    7f7a:	f011 0f02 	tst.w	r1, #2
    7f7e:	d112      	bne.n	7fa6 <_usb_d_dev_handler+0x1c2>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    7f80:	f003 0307 	and.w	r3, r3, #7
    7f84:	2b01      	cmp	r3, #1
    7f86:	d118      	bne.n	7fba <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    7f88:	f011 0f04 	tst.w	r1, #4
    7f8c:	d10f      	bne.n	7fae <_usb_d_dev_handler+0x1ca>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    7f8e:	f011 0f10 	tst.w	r1, #16
    7f92:	d012      	beq.n	7fba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    7f94:	47c8      	blx	r9
    7f96:	e010      	b.n	7fba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    7f98:	2101      	movs	r1, #1
    7f9a:	4b30      	ldr	r3, [pc, #192]	; (805c <_usb_d_dev_handler+0x278>)
    7f9c:	4798      	blx	r3
    7f9e:	e00c      	b.n	7fba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 1);
    7fa0:	2101      	movs	r1, #1
    7fa2:	47c0      	blx	r8
    7fa4:	e009      	b.n	7fba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_in_next(ept, true);
    7fa6:	2101      	movs	r1, #1
    7fa8:	4b2d      	ldr	r3, [pc, #180]	; (8060 <_usb_d_dev_handler+0x27c>)
    7faa:	4798      	blx	r3
    7fac:	e005      	b.n	7fba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 0);
    7fae:	2100      	movs	r1, #0
    7fb0:	47c0      	blx	r8
    7fb2:	e002      	b.n	7fba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    7fb4:	2100      	movs	r1, #0
    7fb6:	4b29      	ldr	r3, [pc, #164]	; (805c <_usb_d_dev_handler+0x278>)
    7fb8:	4798      	blx	r3
    7fba:	3401      	adds	r4, #1
    7fbc:	3514      	adds	r5, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    7fbe:	2c1b      	cmp	r4, #27
    7fc0:	d042      	beq.n	8048 <_usb_d_dev_handler+0x264>
    7fc2:	4628      	mov	r0, r5
		if (ept->ep == 0xFF) {
    7fc4:	7cab      	ldrb	r3, [r5, #18]
    7fc6:	2bff      	cmp	r3, #255	; 0xff
    7fc8:	d0f7      	beq.n	7fba <_usb_d_dev_handler+0x1d6>
	if (!(epint & (1u << epn))) {
    7fca:	f003 030f 	and.w	r3, r3, #15
    7fce:	2101      	movs	r1, #1
    7fd0:	4099      	lsls	r1, r3
    7fd2:	4231      	tst	r1, r6
    7fd4:	d0f1      	beq.n	7fba <_usb_d_dev_handler+0x1d6>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    7fd6:	0159      	lsls	r1, r3, #5
    7fd8:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    7fdc:	f501 7180 	add.w	r1, r1, #256	; 0x100
    7fe0:	79c9      	ldrb	r1, [r1, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    7fe2:	015b      	lsls	r3, r3, #5
    7fe4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7fe8:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    7fec:	4019      	ands	r1, r3
    7fee:	d0e4      	beq.n	7fba <_usb_d_dev_handler+0x1d6>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    7ff0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    7ff4:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    7ff8:	f892 30e7 	ldrb.w	r3, [r2, #231]	; 0xe7
    7ffc:	f003 0247 	and.w	r2, r3, #71	; 0x47
    8000:	2a01      	cmp	r2, #1
    8002:	d0a1      	beq.n	7f48 <_usb_d_dev_handler+0x164>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    8004:	f013 0f80 	tst.w	r3, #128	; 0x80
    8008:	d1b1      	bne.n	7f6e <_usb_d_dev_handler+0x18a>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    800a:	f011 0f20 	tst.w	r1, #32
    800e:	d1d1      	bne.n	7fb4 <_usb_d_dev_handler+0x1d0>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    8010:	f011 0f04 	tst.w	r1, #4
    8014:	d10e      	bne.n	8034 <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    8016:	f011 0f01 	tst.w	r1, #1
    801a:	d10e      	bne.n	803a <_usb_d_dev_handler+0x256>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    801c:	f003 0307 	and.w	r3, r3, #7
    8020:	2b01      	cmp	r3, #1
    8022:	d1ca      	bne.n	7fba <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    8024:	f011 0f08 	tst.w	r1, #8
    8028:	d10b      	bne.n	8042 <_usb_d_dev_handler+0x25e>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    802a:	f011 0f10 	tst.w	r1, #16
    802e:	d0c4      	beq.n	7fba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    8030:	47c8      	blx	r9
    8032:	e7c2      	b.n	7fba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 0);
    8034:	2100      	movs	r1, #0
    8036:	47c0      	blx	r8
    8038:	e7bf      	b.n	7fba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_out_next(ept, true);
    803a:	2101      	movs	r1, #1
    803c:	4b09      	ldr	r3, [pc, #36]	; (8064 <_usb_d_dev_handler+0x280>)
    803e:	4798      	blx	r3
    8040:	e7bb      	b.n	7fba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 1);
    8042:	2101      	movs	r1, #1
    8044:	47c0      	blx	r8
    8046:	e7b8      	b.n	7fba <_usb_d_dev_handler+0x1d6>
    8048:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    804c:	20000a90 	.word	0x20000a90
    8050:	200009bc 	.word	0x200009bc
    8054:	40001000 	.word	0x40001000
    8058:	00007a2d 	.word	0x00007a2d
    805c:	00007865 	.word	0x00007865
    8060:	00007a71 	.word	0x00007a71
    8064:	00007bf5 	.word	0x00007bf5
    8068:	000077e5 	.word	0x000077e5
    806c:	0000792d 	.word	0x0000792d

00008070 <_usb_d_dev_init>:
{
    8070:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    8072:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8076:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    8078:	f013 0f01 	tst.w	r3, #1
    807c:	d124      	bne.n	80c8 <_usb_d_dev_init+0x58>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    807e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8082:	7893      	ldrb	r3, [r2, #2]
    8084:	f013 0f03 	tst.w	r3, #3
    8088:	d1fb      	bne.n	8082 <_usb_d_dev_init+0x12>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    808a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    808e:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    8090:	f013 0f02 	tst.w	r3, #2
    8094:	d00f      	beq.n	80b6 <_usb_d_dev_init+0x46>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    8096:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    809a:	7813      	ldrb	r3, [r2, #0]
    809c:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    80a0:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    80a2:	7893      	ldrb	r3, [r2, #2]
    80a4:	f013 0f03 	tst.w	r3, #3
    80a8:	d1fb      	bne.n	80a2 <_usb_d_dev_init+0x32>
    80aa:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    80ae:	7893      	ldrb	r3, [r2, #2]
    80b0:	f013 0f02 	tst.w	r3, #2
    80b4:	d1fb      	bne.n	80ae <_usb_d_dev_init+0x3e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    80b6:	2201      	movs	r2, #1
    80b8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    80bc:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    80be:	461a      	mov	r2, r3
    80c0:	7893      	ldrb	r3, [r2, #2]
    80c2:	f013 0f03 	tst.w	r3, #3
    80c6:	d1fb      	bne.n	80c0 <_usb_d_dev_init+0x50>
    80c8:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    80cc:	7893      	ldrb	r3, [r2, #2]
    80ce:	f013 0f01 	tst.w	r3, #1
    80d2:	d1fb      	bne.n	80cc <_usb_d_dev_init+0x5c>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    80d4:	4b24      	ldr	r3, [pc, #144]	; (8168 <_usb_d_dev_init+0xf8>)
    80d6:	4a25      	ldr	r2, [pc, #148]	; (816c <_usb_d_dev_init+0xfc>)
    80d8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    80dc:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    80e0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    80e4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    80e8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	_usb_d_dev_reset_epts();
    80ec:	4b20      	ldr	r3, [pc, #128]	; (8170 <_usb_d_dev_init+0x100>)
    80ee:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    80f0:	4b20      	ldr	r3, [pc, #128]	; (8174 <_usb_d_dev_init+0x104>)
    80f2:	6819      	ldr	r1, [r3, #0]
	uint32_t pad_transp
    80f4:	f3c1 1344 	ubfx	r3, r1, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    80f8:	f3c1 2282 	ubfx	r2, r1, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    80fc:	f011 011f 	ands.w	r1, r1, #31
    8100:	d02b      	beq.n	815a <_usb_d_dev_init+0xea>
		pad_transn = 9;
    8102:	291f      	cmp	r1, #31
    8104:	bf08      	it	eq
    8106:	2109      	moveq	r1, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
    8108:	b34b      	cbz	r3, 815e <_usb_d_dev_init+0xee>
		pad_transp = 25;
    810a:	2b1f      	cmp	r3, #31
    810c:	bf08      	it	eq
    810e:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
    8110:	b33a      	cbz	r2, 8162 <_usb_d_dev_init+0xf2>
		pad_trim = 6;
    8112:	2a07      	cmp	r2, #7
    8114:	bf08      	it	eq
    8116:	2206      	moveq	r2, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    8118:	f003 031f 	and.w	r3, r3, #31
    811c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
    8120:	0312      	lsls	r2, r2, #12
    8122:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
    8126:	4313      	orrs	r3, r2
    8128:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    812c:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    812e:	78d3      	ldrb	r3, [r2, #3]
    8130:	f043 0303 	orr.w	r3, r3, #3
    8134:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    8136:	78d3      	ldrb	r3, [r2, #3]
    8138:	f043 030c 	orr.w	r3, r3, #12
    813c:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
    813e:	2304      	movs	r3, #4
    8140:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8142:	7893      	ldrb	r3, [r2, #2]
    8144:	f013 0f03 	tst.w	r3, #3
    8148:	d1fb      	bne.n	8142 <_usb_d_dev_init+0xd2>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    814a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    814e:	4a06      	ldr	r2, [pc, #24]	; (8168 <_usb_d_dev_init+0xf8>)
    8150:	625a      	str	r2, [r3, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    8152:	2201      	movs	r2, #1
    8154:	811a      	strh	r2, [r3, #8]
}
    8156:	2000      	movs	r0, #0
    8158:	bd08      	pop	{r3, pc}
		pad_transn = 9;
    815a:	2109      	movs	r1, #9
    815c:	e7d4      	b.n	8108 <_usb_d_dev_init+0x98>
		pad_transp = 25;
    815e:	2319      	movs	r3, #25
    8160:	e7d6      	b.n	8110 <_usb_d_dev_init+0xa0>
		pad_trim = 6;
    8162:	2206      	movs	r2, #6
    8164:	e7d8      	b.n	8118 <_usb_d_dev_init+0xa8>
    8166:	bf00      	nop
    8168:	200009bc 	.word	0x200009bc
    816c:	000077e1 	.word	0x000077e1
    8170:	00007a2d 	.word	0x00007a2d
    8174:	00800084 	.word	0x00800084

00008178 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    8178:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    817c:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    817e:	f013 0f03 	tst.w	r3, #3
    8182:	d129      	bne.n	81d8 <_usb_d_dev_enable+0x60>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8184:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8188:	7893      	ldrb	r3, [r2, #2]
    818a:	f013 0f03 	tst.w	r3, #3
    818e:	d1fb      	bne.n	8188 <_usb_d_dev_enable+0x10>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    8190:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8194:	781b      	ldrb	r3, [r3, #0]
    8196:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    8198:	f013 0f02 	tst.w	r3, #2
    819c:	d108      	bne.n	81b0 <_usb_d_dev_enable+0x38>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    819e:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    81a2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    81a6:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    81a8:	7893      	ldrb	r3, [r2, #2]
    81aa:	f013 0f03 	tst.w	r3, #3
    81ae:	d1fb      	bne.n	81a8 <_usb_d_dev_enable+0x30>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    81b0:	4b0b      	ldr	r3, [pc, #44]	; (81e0 <_usb_d_dev_enable+0x68>)
    81b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    81b6:	609a      	str	r2, [r3, #8]
    81b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    81bc:	609a      	str	r2, [r3, #8]
    81be:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    81c2:	609a      	str	r2, [r3, #8]
    81c4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    81c8:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    81ca:	f240 228d 	movw	r2, #653	; 0x28d
    81ce:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    81d2:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    81d4:	2000      	movs	r0, #0
    81d6:	4770      	bx	lr
		return -USB_ERR_DENIED;
    81d8:	f06f 0010 	mvn.w	r0, #16
}
    81dc:	4770      	bx	lr
    81de:	bf00      	nop
    81e0:	e000e100 	.word	0xe000e100

000081e4 <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    81e4:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    81e8:	8913      	ldrh	r3, [r2, #8]
    81ea:	f023 0301 	bic.w	r3, r3, #1
    81ee:	041b      	lsls	r3, r3, #16
    81f0:	0c1b      	lsrs	r3, r3, #16
    81f2:	8113      	strh	r3, [r2, #8]
    81f4:	4770      	bx	lr

000081f6 <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    81f6:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    81fa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    81fe:	7298      	strb	r0, [r3, #10]
    8200:	4770      	bx	lr
	...

00008204 <_usb_d_dev_ep_init>:
{
    8204:	b5f0      	push	{r4, r5, r6, r7, lr}
    8206:	fa4f fe80 	sxtb.w	lr, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    820a:	f010 050f 	ands.w	r5, r0, #15
    820e:	d04d      	beq.n	82ac <_usb_d_dev_ep_init+0xa8>
    8210:	f1be 0f00 	cmp.w	lr, #0
    8214:	bfb4      	ite	lt
    8216:	1d6c      	addlt	r4, r5, #5
    8218:	462c      	movge	r4, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    821a:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    821e:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N) {
    8220:	2d05      	cmp	r5, #5
    8222:	d947      	bls.n	82b4 <_usb_d_dev_ep_init+0xb0>
		return -USB_ERR_PARAM;
    8224:	f06f 0011 	mvn.w	r0, #17
    8228:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    822a:	f1be 0f00 	cmp.w	lr, #0
    822e:	db1b      	blt.n	8268 <_usb_d_dev_ep_init+0x64>
    8230:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    8234:	4e37      	ldr	r6, [pc, #220]	; (8314 <_usb_d_dev_ep_init+0x110>)
    8236:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    823a:	2d00      	cmp	r5, #0
    823c:	d15e      	bne.n	82fc <_usb_d_dev_ep_init+0xf8>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    823e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    8242:	4d34      	ldr	r5, [pc, #208]	; (8314 <_usb_d_dev_ep_init+0x110>)
    8244:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
    8248:	4d33      	ldr	r5, [pc, #204]	; (8318 <_usb_d_dev_ep_init+0x114>)
    824a:	00a6      	lsls	r6, r4, #2
    824c:	1933      	adds	r3, r6, r4
    824e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    8252:	f8c3 70e0 	str.w	r7, [r3, #224]	; 0xe0
	ept->size     = max_pkt_siz;
    8256:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	ept->flags.u8 = (ep_type + 1);
    825a:	3101      	adds	r1, #1
    825c:	f883 10e7 	strb.w	r1, [r3, #231]	; 0xe7
	ept->ep       = ep;
    8260:	f883 00e6 	strb.w	r0, [r3, #230]	; 0xe6
	return USB_OK;
    8264:	2000      	movs	r0, #0
    8266:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    8268:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    826c:	4e29      	ldr	r6, [pc, #164]	; (8314 <_usb_d_dev_ep_init+0x110>)
    826e:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    8272:	686d      	ldr	r5, [r5, #4]
    8274:	b935      	cbnz	r5, 8284 <_usb_d_dev_ep_init+0x80>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    8276:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    827a:	4d26      	ldr	r5, [pc, #152]	; (8314 <_usb_d_dev_ep_init+0x110>)
    827c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    8280:	685f      	ldr	r7, [r3, #4]
    8282:	e7e1      	b.n	8248 <_usb_d_dev_ep_init+0x44>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    8284:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    8288:	4e22      	ldr	r6, [pc, #136]	; (8314 <_usb_d_dev_ep_init+0x110>)
    828a:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    828e:	896d      	ldrh	r5, [r5, #10]
    8290:	4295      	cmp	r5, r2
    8292:	daf0      	bge.n	8276 <_usb_d_dev_ep_init+0x72>
		return -USB_ERR_FUNC;
    8294:	f06f 0012 	mvn.w	r0, #18
    8298:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    829a:	f06f 0013 	mvn.w	r0, #19
    829e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    82a0:	f06f 0013 	mvn.w	r0, #19
    82a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    82a6:	f06f 0012 	mvn.w	r0, #18
    82aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    82ac:	f001 0103 	and.w	r1, r1, #3
	return &dev_inst.ep[ep_index];
    82b0:	2400      	movs	r4, #0
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    82b2:	4623      	mov	r3, r4
	if (ept->ep != 0xFF) {
    82b4:	eb04 0684 	add.w	r6, r4, r4, lsl #2
    82b8:	4f17      	ldr	r7, [pc, #92]	; (8318 <_usb_d_dev_ep_init+0x114>)
    82ba:	eb07 0686 	add.w	r6, r7, r6, lsl #2
    82be:	f896 60e6 	ldrb.w	r6, [r6, #230]	; 0xe6
    82c2:	2eff      	cmp	r6, #255	; 0xff
    82c4:	d1e9      	bne.n	829a <_usb_d_dev_ep_init+0x96>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    82c6:	2900      	cmp	r1, #0
    82c8:	d1af      	bne.n	822a <_usb_d_dev_ep_init+0x26>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    82ca:	b125      	cbz	r5, 82d6 <_usb_d_dev_ep_init+0xd2>
    82cc:	f1be 0f00 	cmp.w	lr, #0
    82d0:	bfa4      	itt	ge
    82d2:	3505      	addge	r5, #5
    82d4:	b2ed      	uxtbge	r5, r5
		if (ept_in->ep != 0xFF) {
    82d6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    82da:	4e0f      	ldr	r6, [pc, #60]	; (8318 <_usb_d_dev_ep_init+0x114>)
    82dc:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    82e0:	f895 50e6 	ldrb.w	r5, [r5, #230]	; 0xe6
    82e4:	2dff      	cmp	r5, #255	; 0xff
    82e6:	d1db      	bne.n	82a0 <_usb_d_dev_ep_init+0x9c>
		if (pcfg->cache == NULL) {
    82e8:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    82ec:	4e09      	ldr	r6, [pc, #36]	; (8314 <_usb_d_dev_ep_init+0x110>)
    82ee:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    82f2:	2d00      	cmp	r5, #0
    82f4:	d0d7      	beq.n	82a6 <_usb_d_dev_ep_init+0xa2>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    82f6:	f1be 0f00 	cmp.w	lr, #0
    82fa:	dbb5      	blt.n	8268 <_usb_d_dev_ep_init+0x64>
    82fc:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    8300:	4e04      	ldr	r6, [pc, #16]	; (8314 <_usb_d_dev_ep_init+0x110>)
    8302:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    8306:	892d      	ldrh	r5, [r5, #8]
    8308:	4295      	cmp	r5, r2
    830a:	da98      	bge.n	823e <_usb_d_dev_ep_init+0x3a>
		return -USB_ERR_FUNC;
    830c:	f06f 0012 	mvn.w	r0, #18
    8310:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8312:	bf00      	nop
    8314:	0000c0b8 	.word	0x0000c0b8
    8318:	200009bc 	.word	0x200009bc

0000831c <_usb_d_dev_ep_deinit>:
{
    831c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    831e:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    8320:	f010 060f 	ands.w	r6, r0, #15
    8324:	d00e      	beq.n	8344 <_usb_d_dev_ep_deinit+0x28>
    8326:	2f00      	cmp	r7, #0
    8328:	bfb4      	ite	lt
    832a:	1d73      	addlt	r3, r6, #5
    832c:	4633      	movge	r3, r6
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    832e:	2e05      	cmp	r6, #5
    8330:	d900      	bls.n	8334 <_usb_d_dev_ep_deinit+0x18>
    8332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
    8334:	461d      	mov	r5, r3
    8336:	3301      	adds	r3, #1
    8338:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    833c:	4a24      	ldr	r2, [pc, #144]	; (83d0 <_usb_d_dev_ep_deinit+0xb4>)
    833e:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    8342:	e002      	b.n	834a <_usb_d_dev_ep_deinit+0x2e>
    8344:	f8df e094 	ldr.w	lr, [pc, #148]	; 83dc <_usb_d_dev_ep_deinit+0xc0>
    8348:	2500      	movs	r5, #0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    834a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    834e:	4a21      	ldr	r2, [pc, #132]	; (83d4 <_usb_d_dev_ep_deinit+0xb8>)
    8350:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8354:	f893 20e6 	ldrb.w	r2, [r3, #230]	; 0xe6
    8358:	2aff      	cmp	r2, #255	; 0xff
    835a:	d0ea      	beq.n	8332 <_usb_d_dev_ep_deinit+0x16>
    835c:	4604      	mov	r4, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    835e:	2203      	movs	r2, #3
    8360:	0ff9      	lsrs	r1, r7, #31
    8362:	4670      	mov	r0, lr
    8364:	4b1c      	ldr	r3, [pc, #112]	; (83d8 <_usb_d_dev_ep_deinit+0xbc>)
    8366:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    8368:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    836c:	4a19      	ldr	r2, [pc, #100]	; (83d4 <_usb_d_dev_ep_deinit+0xb8>)
    836e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8372:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    8376:	f003 0307 	and.w	r3, r3, #7
    837a:	2b01      	cmp	r3, #1
    837c:	d016      	beq.n	83ac <_usb_d_dev_ep_deinit+0x90>
	} else if (USB_EP_GET_DIR(ep)) {
    837e:	2f00      	cmp	r7, #0
    8380:	db1b      	blt.n	83ba <_usb_d_dev_ep_deinit+0x9e>
    8382:	0160      	lsls	r0, r4, #5
    8384:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    8388:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
    838c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    8390:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
	ept->flags.u8 = 0;
    8394:	4b0f      	ldr	r3, [pc, #60]	; (83d4 <_usb_d_dev_ep_deinit+0xb8>)
    8396:	00aa      	lsls	r2, r5, #2
    8398:	1951      	adds	r1, r2, r5
    839a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    839e:	2000      	movs	r0, #0
    83a0:	f881 00e7 	strb.w	r0, [r1, #231]	; 0xe7
	ept->ep       = 0xFF;
    83a4:	22ff      	movs	r2, #255	; 0xff
    83a6:	f881 20e6 	strb.w	r2, [r1, #230]	; 0xe6
    83aa:	e7c2      	b.n	8332 <_usb_d_dev_ep_deinit+0x16>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    83ac:	0160      	lsls	r0, r4, #5
    83ae:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    83b2:	2300      	movs	r3, #0
    83b4:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
    83b8:	e7ec      	b.n	8394 <_usb_d_dev_ep_deinit+0x78>
    83ba:	0176      	lsls	r6, r6, #5
    83bc:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    83c0:	f896 3100 	ldrb.w	r3, [r6, #256]	; 0x100
    83c4:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    83c8:	f886 3100 	strb.w	r3, [r6, #256]	; 0x100
    83cc:	e7e2      	b.n	8394 <_usb_d_dev_ep_deinit+0x78>
    83ce:	bf00      	nop
    83d0:	20000a7c 	.word	0x20000a7c
    83d4:	200009bc 	.word	0x200009bc
    83d8:	000078c1 	.word	0x000078c1
    83dc:	20000a90 	.word	0x20000a90

000083e0 <_usb_d_dev_ep_enable>:
{
    83e0:	b4f0      	push	{r4, r5, r6, r7}
    83e2:	b246      	sxtb	r6, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    83e4:	f010 000f 	ands.w	r0, r0, #15
    83e8:	f000 80a7 	beq.w	853a <_usb_d_dev_ep_enable+0x15a>
    83ec:	2e00      	cmp	r6, #0
    83ee:	bfb4      	ite	lt
    83f0:	1d43      	addlt	r3, r0, #5
    83f2:	4603      	movge	r3, r0
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    83f4:	4605      	mov	r5, r0
    83f6:	0142      	lsls	r2, r0, #5
    83f8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    83fc:	f892 4100 	ldrb.w	r4, [r2, #256]	; 0x100
    8400:	b2e4      	uxtb	r4, r4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    8402:	2805      	cmp	r0, #5
    8404:	f240 80a0 	bls.w	8548 <_usb_d_dev_ep_enable+0x168>
		return -USB_ERR_PARAM;
    8408:	f06f 0011 	mvn.w	r0, #17
    840c:	e07d      	b.n	850a <_usb_d_dev_ep_enable+0x12a>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    840e:	f014 0f77 	tst.w	r4, #119	; 0x77
    8412:	f040 8089 	bne.w	8528 <_usb_d_dev_ep_enable+0x148>
    8416:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    841a:	2111      	movs	r1, #17
    841c:	f882 1100 	strb.w	r1, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8420:	4c9b      	ldr	r4, [pc, #620]	; (8690 <_usb_d_dev_ep_enable+0x2b0>)
    8422:	eb04 0187 	add.w	r1, r4, r7, lsl #2
    8426:	f8b1 10e4 	ldrh.w	r1, [r1, #228]	; 0xe4
    842a:	4c9a      	ldr	r4, [pc, #616]	; (8694 <_usb_d_dev_ep_enable+0x2b4>)
    842c:	ea04 3481 	and.w	r4, r4, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8430:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    8434:	f200 80cd 	bhi.w	85d2 <_usb_d_dev_ep_enable+0x1f2>
    8438:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    843c:	f200 8112 	bhi.w	8664 <_usb_d_dev_ep_enable+0x284>
    8440:	2980      	cmp	r1, #128	; 0x80
    8442:	f200 8101 	bhi.w	8648 <_usb_d_dev_ep_enable+0x268>
    8446:	2940      	cmp	r1, #64	; 0x40
    8448:	f200 8113 	bhi.w	8672 <_usb_d_dev_ep_enable+0x292>
    844c:	2920      	cmp	r1, #32
    844e:	f200 8102 	bhi.w	8656 <_usb_d_dev_ep_enable+0x276>
    8452:	2910      	cmp	r1, #16
    8454:	f200 8114 	bhi.w	8680 <_usb_d_dev_ep_enable+0x2a0>
    8458:	2908      	cmp	r1, #8
    845a:	bf94      	ite	ls
    845c:	2600      	movls	r6, #0
    845e:	2601      	movhi	r6, #1
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8460:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8464:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8466:	f3c1 010d 	ubfx	r1, r1, #0, #14
    846a:	e0b8      	b.n	85de <_usb_d_dev_ep_enable+0x1fe>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    846c:	f014 0f70 	tst.w	r4, #112	; 0x70
    8470:	d15d      	bne.n	852e <_usb_d_dev_ep_enable+0x14e>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    8472:	4e87      	ldr	r6, [pc, #540]	; (8690 <_usb_d_dev_ep_enable+0x2b0>)
    8474:	009f      	lsls	r7, r3, #2
    8476:	18f9      	adds	r1, r7, r3
    8478:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    847c:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    8480:	0109      	lsls	r1, r1, #4
    8482:	f001 0170 	and.w	r1, r1, #112	; 0x70
    8486:	430c      	orrs	r4, r1
    8488:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    848c:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8490:	443b      	add	r3, r7
    8492:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    8496:	f8b6 30e4 	ldrh.w	r3, [r6, #228]	; 0xe4
    849a:	f3c3 010d 	ubfx	r1, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    849e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    84a2:	d80f      	bhi.n	84c4 <_usb_d_dev_ep_enable+0xe4>
    84a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    84a8:	d819      	bhi.n	84de <_usb_d_dev_ep_enable+0xfe>
    84aa:	2b80      	cmp	r3, #128	; 0x80
    84ac:	d819      	bhi.n	84e2 <_usb_d_dev_ep_enable+0x102>
    84ae:	2b40      	cmp	r3, #64	; 0x40
    84b0:	d819      	bhi.n	84e6 <_usb_d_dev_ep_enable+0x106>
    84b2:	2b20      	cmp	r3, #32
    84b4:	d819      	bhi.n	84ea <_usb_d_dev_ep_enable+0x10a>
    84b6:	2b10      	cmp	r3, #16
    84b8:	d819      	bhi.n	84ee <_usb_d_dev_ep_enable+0x10e>
    84ba:	2b08      	cmp	r3, #8
    84bc:	bf94      	ite	ls
    84be:	2300      	movls	r3, #0
    84c0:	2301      	movhi	r3, #1
    84c2:	e000      	b.n	84c6 <_usb_d_dev_ep_enable+0xe6>
    84c4:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    84c6:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
    84ca:	6143      	str	r3, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    84cc:	2380      	movs	r3, #128	; 0x80
    84ce:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    84d2:	4b6f      	ldr	r3, [pc, #444]	; (8690 <_usb_d_dev_ep_enable+0x2b0>)
    84d4:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    84d8:	2000      	movs	r0, #0
    84da:	76a8      	strb	r0, [r5, #26]
    84dc:	e015      	b.n	850a <_usb_d_dev_ep_enable+0x12a>
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    84de:	2306      	movs	r3, #6
    84e0:	e7f1      	b.n	84c6 <_usb_d_dev_ep_enable+0xe6>
    84e2:	2305      	movs	r3, #5
    84e4:	e7ef      	b.n	84c6 <_usb_d_dev_ep_enable+0xe6>
    84e6:	2304      	movs	r3, #4
    84e8:	e7ed      	b.n	84c6 <_usb_d_dev_ep_enable+0xe6>
    84ea:	2303      	movs	r3, #3
    84ec:	e7eb      	b.n	84c6 <_usb_d_dev_ep_enable+0xe6>
    84ee:	2302      	movs	r3, #2
    84f0:	e7e9      	b.n	84c6 <_usb_d_dev_ep_enable+0xe6>
    84f2:	2107      	movs	r1, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    84f4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    84f8:	6043      	str	r3, [r0, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    84fa:	2340      	movs	r3, #64	; 0x40
    84fc:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
    8500:	4b63      	ldr	r3, [pc, #396]	; (8690 <_usb_d_dev_ep_enable+0x2b0>)
    8502:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    8506:	2000      	movs	r0, #0
    8508:	72a8      	strb	r0, [r5, #10]
}
    850a:	bcf0      	pop	{r4, r5, r6, r7}
    850c:	4770      	bx	lr
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    850e:	2106      	movs	r1, #6
    8510:	e7f0      	b.n	84f4 <_usb_d_dev_ep_enable+0x114>
    8512:	2105      	movs	r1, #5
    8514:	e7ee      	b.n	84f4 <_usb_d_dev_ep_enable+0x114>
    8516:	2104      	movs	r1, #4
    8518:	e7ec      	b.n	84f4 <_usb_d_dev_ep_enable+0x114>
    851a:	2103      	movs	r1, #3
    851c:	e7ea      	b.n	84f4 <_usb_d_dev_ep_enable+0x114>
    851e:	2102      	movs	r1, #2
    8520:	e7e8      	b.n	84f4 <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
    8522:	f06f 0011 	mvn.w	r0, #17
    8526:	e7f0      	b.n	850a <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    8528:	f06f 0013 	mvn.w	r0, #19
    852c:	e7ed      	b.n	850a <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    852e:	f06f 0013 	mvn.w	r0, #19
    8532:	e7ea      	b.n	850a <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    8534:	f06f 0013 	mvn.w	r0, #19
    8538:	e7e7      	b.n	850a <_usb_d_dev_ep_enable+0x12a>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    853a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    853e:	f893 4100 	ldrb.w	r4, [r3, #256]	; 0x100
    8542:	b2e4      	uxtb	r4, r4
    8544:	2500      	movs	r5, #0
	return &dev_inst.ep[ep_index];
    8546:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    8548:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    854c:	4950      	ldr	r1, [pc, #320]	; (8690 <_usb_d_dev_ep_enable+0x2b0>)
    854e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8552:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    8556:	2aff      	cmp	r2, #255	; 0xff
    8558:	d0e3      	beq.n	8522 <_usb_d_dev_ep_enable+0x142>
    855a:	016a      	lsls	r2, r5, #5
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    855c:	1888      	adds	r0, r1, r2
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    855e:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    8562:	eb01 0187 	add.w	r1, r1, r7, lsl #2
    8566:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    856a:	f001 0107 	and.w	r1, r1, #7
    856e:	2901      	cmp	r1, #1
    8570:	f43f af4d 	beq.w	840e <_usb_d_dev_ep_enable+0x2e>
	} else if (dir) {
    8574:	2e00      	cmp	r6, #0
    8576:	f6ff af79 	blt.w	846c <_usb_d_dev_ep_enable+0x8c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    857a:	f014 0f07 	tst.w	r4, #7
    857e:	d1d9      	bne.n	8534 <_usb_d_dev_ep_enable+0x154>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    8580:	4e43      	ldr	r6, [pc, #268]	; (8690 <_usb_d_dev_ep_enable+0x2b0>)
    8582:	009f      	lsls	r7, r3, #2
    8584:	18f9      	adds	r1, r7, r3
    8586:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    858a:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    858e:	f001 0107 	and.w	r1, r1, #7
    8592:	430c      	orrs	r4, r1
    8594:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    8598:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    859c:	443b      	add	r3, r7
    859e:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    85a2:	f8b6 10e4 	ldrh.w	r1, [r6, #228]	; 0xe4
    85a6:	4b3b      	ldr	r3, [pc, #236]	; (8694 <_usb_d_dev_ep_enable+0x2b4>)
    85a8:	ea03 3381 	and.w	r3, r3, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    85ac:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    85b0:	d89f      	bhi.n	84f2 <_usb_d_dev_ep_enable+0x112>
    85b2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    85b6:	d8aa      	bhi.n	850e <_usb_d_dev_ep_enable+0x12e>
    85b8:	2980      	cmp	r1, #128	; 0x80
    85ba:	d8aa      	bhi.n	8512 <_usb_d_dev_ep_enable+0x132>
    85bc:	2940      	cmp	r1, #64	; 0x40
    85be:	d8aa      	bhi.n	8516 <_usb_d_dev_ep_enable+0x136>
    85c0:	2920      	cmp	r1, #32
    85c2:	d8aa      	bhi.n	851a <_usb_d_dev_ep_enable+0x13a>
    85c4:	2910      	cmp	r1, #16
    85c6:	d8aa      	bhi.n	851e <_usb_d_dev_ep_enable+0x13e>
    85c8:	2908      	cmp	r1, #8
    85ca:	bf94      	ite	ls
    85cc:	2100      	movls	r1, #0
    85ce:	2101      	movhi	r1, #1
    85d0:	e790      	b.n	84f4 <_usb_d_dev_ep_enable+0x114>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    85d2:	f044 44e0 	orr.w	r4, r4, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    85d6:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    85d8:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    85dc:	2607      	movs	r6, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    85de:	ea41 7106 	orr.w	r1, r1, r6, lsl #28
    85e2:	6141      	str	r1, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    85e4:	2640      	movs	r6, #64	; 0x40
    85e6:	f882 6105 	strb.w	r6, [r2, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    85ea:	2180      	movs	r1, #128	; 0x80
    85ec:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    85f0:	4f27      	ldr	r7, [pc, #156]	; (8690 <_usb_d_dev_ep_enable+0x2b0>)
    85f2:	eb07 1545 	add.w	r5, r7, r5, lsl #5
    85f6:	2000      	movs	r0, #0
    85f8:	72a8      	strb	r0, [r5, #10]
    85fa:	76a8      	strb	r0, [r5, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    85fc:	009c      	lsls	r4, r3, #2
    85fe:	18e1      	adds	r1, r4, r3
    8600:	eb07 0181 	add.w	r1, r7, r1, lsl #2
    8604:	f891 20e6 	ldrb.w	r2, [r1, #230]	; 0xe6
    8608:	f002 020f 	and.w	r2, r2, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    860c:	f8d1 50e0 	ldr.w	r5, [r1, #224]	; 0xe0
	bank->ADDR.reg          = addr;
    8610:	0152      	lsls	r2, r2, #5
    8612:	18b9      	adds	r1, r7, r2
    8614:	50bd      	str	r5, [r7, r2]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    8616:	4423      	add	r3, r4
    8618:	eb07 0383 	add.w	r3, r7, r3, lsl #2
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    861c:	f8b3 40e4 	ldrh.w	r4, [r3, #228]	; 0xe4
    8620:	684b      	ldr	r3, [r1, #4]
    8622:	f364 339b 	bfi	r3, r4, #14, #14
    8626:	604b      	str	r3, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    8628:	684b      	ldr	r3, [r1, #4]
    862a:	f360 030d 	bfi	r3, r0, #0, #14
    862e:	604b      	str	r3, [r1, #4]
    8630:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    8634:	21b0      	movs	r1, #176	; 0xb0
    8636:	f883 1104 	strb.w	r1, [r3, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    863a:	f883 6105 	strb.w	r6, [r3, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    863e:	461a      	mov	r2, r3
    8640:	2310      	movs	r3, #16
    8642:	f882 3109 	strb.w	r3, [r2, #265]	; 0x109
    8646:	e760      	b.n	850a <_usb_d_dev_ep_enable+0x12a>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8648:	f044 44a0 	orr.w	r4, r4, #1342177280	; 0x50000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    864c:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    864e:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8652:	2605      	movs	r6, #5
    8654:	e7c3      	b.n	85de <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8656:	f044 5440 	orr.w	r4, r4, #805306368	; 0x30000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    865a:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    865c:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8660:	2603      	movs	r6, #3
    8662:	e7bc      	b.n	85de <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8664:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8668:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    866a:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    866e:	2606      	movs	r6, #6
    8670:	e7b5      	b.n	85de <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8672:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8676:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8678:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    867c:	2604      	movs	r6, #4
    867e:	e7ae      	b.n	85de <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8680:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8684:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8686:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    868a:	2602      	movs	r6, #2
    868c:	e7a7      	b.n	85de <_usb_d_dev_ep_enable+0x1fe>
    868e:	bf00      	nop
    8690:	200009bc 	.word	0x200009bc
    8694:	0fffc000 	.word	0x0fffc000

00008698 <_usb_d_dev_ep_stall>:
{
    8698:	b470      	push	{r4, r5, r6}
    869a:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    869c:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    869e:	f010 000f 	ands.w	r0, r0, #15
    86a2:	d008      	beq.n	86b6 <_usb_d_dev_ep_stall+0x1e>
    86a4:	2b00      	cmp	r3, #0
    86a6:	bfb4      	ite	lt
    86a8:	1d43      	addlt	r3, r0, #5
    86aa:	4603      	movge	r3, r0
	if (epn > CONF_USB_D_MAX_EP_N) {
    86ac:	2805      	cmp	r0, #5
    86ae:	d903      	bls.n	86b8 <_usb_d_dev_ep_stall+0x20>
		return -USB_ERR_PARAM;
    86b0:	f06f 0011 	mvn.w	r0, #17
    86b4:	e018      	b.n	86e8 <_usb_d_dev_ep_stall+0x50>
	return &dev_inst.ep[ep_index];
    86b6:	2300      	movs	r3, #0
	if (USB_EP_STALL_SET == ctrl) {
    86b8:	2901      	cmp	r1, #1
    86ba:	d017      	beq.n	86ec <_usb_d_dev_ep_stall+0x54>
	} else if (USB_EP_STALL_CLR == ctrl) {
    86bc:	2900      	cmp	r1, #0
    86be:	d03a      	beq.n	8736 <_usb_d_dev_ep_stall+0x9e>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    86c0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    86c4:	4a45      	ldr	r2, [pc, #276]	; (87dc <_usb_d_dev_ep_stall+0x144>)
    86c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    86ca:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    86ce:	f003 030f 	and.w	r3, r3, #15
    86d2:	015b      	lsls	r3, r3, #5
    86d4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    86d8:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    86dc:	2310      	movs	r3, #16
    86de:	40a3      	lsls	r3, r4
    86e0:	421a      	tst	r2, r3
    86e2:	bf14      	ite	ne
    86e4:	2001      	movne	r0, #1
    86e6:	2000      	moveq	r0, #0
}
    86e8:	bc70      	pop	{r4, r5, r6}
    86ea:	4770      	bx	lr
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    86ec:	2510      	movs	r5, #16
    86ee:	40a5      	lsls	r5, r4
    86f0:	b2ed      	uxtb	r5, r5
	uint8_t epn = USB_EP_GET_N(ept->ep);
    86f2:	493a      	ldr	r1, [pc, #232]	; (87dc <_usb_d_dev_ep_stall+0x144>)
    86f4:	009e      	lsls	r6, r3, #2
    86f6:	18f2      	adds	r2, r6, r3
    86f8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    86fc:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8700:	f002 020f 	and.w	r2, r2, #15
    8704:	0150      	lsls	r0, r2, #5
    8706:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    870a:	f880 5105 	strb.w	r5, [r0, #261]	; 0x105
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    870e:	2020      	movs	r0, #32
    8710:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    8714:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    8716:	0152      	lsls	r2, r2, #5
    8718:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    871c:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    8720:	4433      	add	r3, r6
    8722:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    8726:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    872a:	f042 0208 	orr.w	r2, r2, #8
    872e:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    8732:	2000      	movs	r0, #0
    8734:	e7d8      	b.n	86e8 <_usb_d_dev_ep_stall+0x50>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    8736:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    873a:	4928      	ldr	r1, [pc, #160]	; (87dc <_usb_d_dev_ep_stall+0x144>)
    873c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8740:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    8744:	f002 020f 	and.w	r2, r2, #15
    8748:	0151      	lsls	r1, r2, #5
    874a:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    874e:	f891 5106 	ldrb.w	r5, [r1, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    8752:	2010      	movs	r0, #16
    8754:	40a0      	lsls	r0, r4
	if (!is_stalled) {
    8756:	4205      	tst	r5, r0
    8758:	d03c      	beq.n	87d4 <_usb_d_dev_ep_stall+0x13c>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    875a:	b2c0      	uxtb	r0, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    875c:	f881 0104 	strb.w	r0, [r1, #260]	; 0x104
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    8760:	2020      	movs	r0, #32
    8762:	40a0      	lsls	r0, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    8764:	b2c5      	uxtb	r5, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8766:	f881 5108 	strb.w	r5, [r1, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    876a:	f891 2107 	ldrb.w	r2, [r1, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    876e:	4202      	tst	r2, r0
    8770:	d007      	beq.n	8782 <_usb_d_dev_ep_stall+0xea>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8772:	f881 5107 	strb.w	r5, [r1, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    8776:	2201      	movs	r2, #1
    8778:	fa02 f404 	lsl.w	r4, r2, r4
    877c:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    877e:	f881 4104 	strb.w	r4, [r1, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    8782:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    8786:	4815      	ldr	r0, [pc, #84]	; (87dc <_usb_d_dev_ep_stall+0x144>)
    8788:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    878c:	f892 20e7 	ldrb.w	r2, [r2, #231]	; 0xe7
    8790:	f002 0207 	and.w	r2, r2, #7
    8794:	2a01      	cmp	r2, #1
    8796:	d00c      	beq.n	87b2 <_usb_d_dev_ep_stall+0x11a>
		ept->flags.bits.is_stalled = 0;
    8798:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    879c:	4a0f      	ldr	r2, [pc, #60]	; (87dc <_usb_d_dev_ep_stall+0x144>)
    879e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    87a2:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    87a6:	f36f 02c3 	bfc	r2, #3, #1
    87aa:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    87ae:	2000      	movs	r0, #0
    87b0:	e79a      	b.n	86e8 <_usb_d_dev_ep_stall+0x50>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    87b2:	f891 2106 	ldrb.w	r2, [r1, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    87b6:	f012 0f30 	tst.w	r2, #48	; 0x30
    87ba:	d10d      	bne.n	87d8 <_usb_d_dev_ep_stall+0x140>
			ept->flags.bits.is_stalled = 0;
    87bc:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    87c0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    87c4:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    87c8:	f36f 02c3 	bfc	r2, #3, #1
    87cc:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    87d0:	2000      	movs	r0, #0
    87d2:	e789      	b.n	86e8 <_usb_d_dev_ep_stall+0x50>
    87d4:	2000      	movs	r0, #0
    87d6:	e787      	b.n	86e8 <_usb_d_dev_ep_stall+0x50>
    87d8:	2000      	movs	r0, #0
    87da:	e785      	b.n	86e8 <_usb_d_dev_ep_stall+0x50>
    87dc:	200009bc 	.word	0x200009bc

000087e0 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    87e0:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    87e2:	f000 040f 	and.w	r4, r0, #15
    87e6:	0163      	lsls	r3, r4, #5
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    87e8:	4a14      	ldr	r2, [pc, #80]	; (883c <_usb_d_dev_ep_read_req+0x5c>)
    87ea:	18d0      	adds	r0, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    87ec:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    87ee:	6840      	ldr	r0, [r0, #4]
    87f0:	f3c0 000d 	ubfx	r0, r0, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    87f4:	2c05      	cmp	r4, #5
    87f6:	d817      	bhi.n	8828 <_usb_d_dev_ep_read_req+0x48>
    87f8:	b1c9      	cbz	r1, 882e <_usb_d_dev_ep_read_req+0x4e>
    87fa:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    87fe:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
    8802:	b2d2      	uxtb	r2, r2
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    8804:	2a11      	cmp	r2, #17
    8806:	d115      	bne.n	8834 <_usb_d_dev_ep_read_req+0x54>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    8808:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    880c:	f012 0f10 	tst.w	r2, #16
    8810:	d102      	bne.n	8818 <_usb_d_dev_ep_read_req+0x38>
		return ERR_NONE;
    8812:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    8814:	bc30      	pop	{r4, r5}
    8816:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    8818:	682c      	ldr	r4, [r5, #0]
    881a:	686a      	ldr	r2, [r5, #4]
    881c:	600c      	str	r4, [r1, #0]
    881e:	604a      	str	r2, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8820:	2210      	movs	r2, #16
    8822:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	return bytes;
    8826:	e7f5      	b.n	8814 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_PARAM;
    8828:	f06f 0011 	mvn.w	r0, #17
    882c:	e7f2      	b.n	8814 <_usb_d_dev_ep_read_req+0x34>
    882e:	f06f 0011 	mvn.w	r0, #17
    8832:	e7ef      	b.n	8814 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_FUNC;
    8834:	f06f 0012 	mvn.w	r0, #18
    8838:	e7ec      	b.n	8814 <_usb_d_dev_ep_read_req+0x34>
    883a:	bf00      	nop
    883c:	200009bc 	.word	0x200009bc

00008840 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    8840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8844:	b083      	sub	sp, #12
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    8846:	7a03      	ldrb	r3, [r0, #8]
    8848:	b25e      	sxtb	r6, r3
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    884a:	f013 030f 	ands.w	r3, r3, #15
    884e:	f000 80c2 	beq.w	89d6 <_usb_d_dev_ep_trans+0x196>
    8852:	2e00      	cmp	r6, #0
    8854:	bfb4      	ite	lt
    8856:	1d5a      	addlt	r2, r3, #5
    8858:	461a      	movge	r2, r3
	return &dev_inst.ep[ep_index];
    885a:	4614      	mov	r4, r2
    885c:	4969      	ldr	r1, [pc, #420]	; (8a04 <_usb_d_dev_ep_trans+0x1c4>)
    885e:	f101 07c0 	add.w	r7, r1, #192	; 0xc0
    8862:	1c55      	adds	r5, r2, #1
    8864:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    8868:	eb07 0785 	add.w	r7, r7, r5, lsl #2
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    886c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    8870:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8874:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    8878:	f240 31ff 	movw	r1, #1023	; 0x3ff
    887c:	428a      	cmp	r2, r1
    887e:	d025      	beq.n	88cc <_usb_d_dev_ep_trans+0x8c>
    8880:	1e55      	subs	r5, r2, #1
    8882:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    8884:	6841      	ldr	r1, [r0, #4]
    8886:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    8888:	2b05      	cmp	r3, #5
    888a:	f200 8092 	bhi.w	89b2 <_usb_d_dev_ep_trans+0x172>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    888e:	6803      	ldr	r3, [r0, #0]
    8890:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    8894:	d31c      	bcc.n	88d0 <_usb_d_dev_ep_trans+0x90>
    8896:	eb03 0c01 	add.w	ip, r3, r1
    889a:	f8df e180 	ldr.w	lr, [pc, #384]	; 8a1c <_usb_d_dev_ep_trans+0x1dc>
    889e:	45f4      	cmp	ip, lr
    88a0:	d816      	bhi.n	88d0 <_usb_d_dev_ep_trans+0x90>
    88a2:	f013 0f03 	tst.w	r3, #3
    88a6:	d113      	bne.n	88d0 <_usb_d_dev_ep_trans+0x90>
	    || (!dir && (trans->size < ept->size))) {
    88a8:	2e00      	cmp	r6, #0
    88aa:	db2a      	blt.n	8902 <_usb_d_dev_ep_trans+0xc2>
    88ac:	428a      	cmp	r2, r1
    88ae:	f200 809c 	bhi.w	89ea <_usb_d_dev_ep_trans+0x1aa>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
    88b2:	b34d      	cbz	r5, 8908 <_usb_d_dev_ep_trans+0xc8>
		if (!ept->cache) {
    88b4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    88b8:	4a52      	ldr	r2, [pc, #328]	; (8a04 <_usb_d_dev_ep_trans+0x1c4>)
    88ba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    88be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    88c2:	2b00      	cmp	r3, #0
    88c4:	d07b      	beq.n	89be <_usb_d_dev_ep_trans+0x17e>
	bool use_cache = false;
    88c6:	f04f 0800 	mov.w	r8, #0
    88ca:	e00c      	b.n	88e6 <_usb_d_dev_ep_trans+0xa6>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    88cc:	4615      	mov	r5, r2
    88ce:	e7d9      	b.n	8884 <_usb_d_dev_ep_trans+0x44>
		if (!ept->cache) {
    88d0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    88d4:	4a4b      	ldr	r2, [pc, #300]	; (8a04 <_usb_d_dev_ep_trans+0x1c4>)
    88d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    88da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    88de:	2b00      	cmp	r3, #0
    88e0:	d06a      	beq.n	89b8 <_usb_d_dev_ep_trans+0x178>
		use_cache = true;
    88e2:	f04f 0801 	mov.w	r8, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    88e6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    88ea:	4a46      	ldr	r2, [pc, #280]	; (8a04 <_usb_d_dev_ep_trans+0x1c4>)
    88ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    88f0:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    88f4:	f013 0f08 	tst.w	r3, #8
    88f8:	d009      	beq.n	890e <_usb_d_dev_ep_trans+0xce>
		return USB_HALTED;
    88fa:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    88fc:	b003      	add	sp, #12
    88fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	bool use_cache = false;
    8902:	f04f 0800 	mov.w	r8, #0
    8906:	e7ee      	b.n	88e6 <_usb_d_dev_ep_trans+0xa6>
    8908:	f04f 0800 	mov.w	r8, #0
    890c:	e7eb      	b.n	88e6 <_usb_d_dev_ep_trans+0xa6>
    890e:	4682      	mov	sl, r0
	atomic_enter_critical(&flags);
    8910:	a801      	add	r0, sp, #4
    8912:	4b3d      	ldr	r3, [pc, #244]	; (8a08 <_usb_d_dev_ep_trans+0x1c8>)
    8914:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    8916:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    891a:	4a3a      	ldr	r2, [pc, #232]	; (8a04 <_usb_d_dev_ep_trans+0x1c4>)
    891c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8920:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    8924:	f013 0f40 	tst.w	r3, #64	; 0x40
    8928:	d13c      	bne.n	89a4 <_usb_d_dev_ep_trans+0x164>
	ept->flags.bits.is_busy = 1;
    892a:	eb04 0984 	add.w	r9, r4, r4, lsl #2
    892e:	4b35      	ldr	r3, [pc, #212]	; (8a04 <_usb_d_dev_ep_trans+0x1c4>)
    8930:	eb03 0989 	add.w	r9, r3, r9, lsl #2
    8934:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    8938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    893c:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	atomic_leave_critical(&flags);
    8940:	a801      	add	r0, sp, #4
    8942:	4b32      	ldr	r3, [pc, #200]	; (8a0c <_usb_d_dev_ep_trans+0x1cc>)
    8944:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    8946:	f8da 3000 	ldr.w	r3, [sl]
    894a:	f8c9 30d4 	str.w	r3, [r9, #212]	; 0xd4
	ept->trans_size  = trans->size;
    894e:	f8da 3004 	ldr.w	r3, [sl, #4]
    8952:	f8c9 30d8 	str.w	r3, [r9, #216]	; 0xd8
	ept->trans_count = 0;
    8956:	2300      	movs	r3, #0
    8958:	f8c9 30dc 	str.w	r3, [r9, #220]	; 0xdc
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    895c:	0ff2      	lsrs	r2, r6, #31
	ept->flags.bits.dir       = dir;
    895e:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    8962:	f362 13c7 	bfi	r3, r2, #7, #1
	ept->flags.bits.use_cache = use_cache;
    8966:	f368 1345 	bfi	r3, r8, #5, #1
    896a:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    896e:	f89a 3009 	ldrb.w	r3, [sl, #9]
    8972:	b1e3      	cbz	r3, 89ae <_usb_d_dev_ep_trans+0x16e>
    8974:	fab5 f585 	clz	r5, r5
    8978:	096d      	lsrs	r5, r5, #5
    897a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    897e:	4b21      	ldr	r3, [pc, #132]	; (8a04 <_usb_d_dev_ep_trans+0x1c4>)
    8980:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    8984:	f894 30e7 	ldrb.w	r3, [r4, #231]	; 0xe7
    8988:	f365 1304 	bfi	r3, r5, #4, #1
    898c:	f884 30e7 	strb.w	r3, [r4, #231]	; 0xe7
	if (dir) {
    8990:	2e00      	cmp	r6, #0
		_usb_d_dev_in_next(ept, false);
    8992:	f04f 0100 	mov.w	r1, #0
    8996:	4638      	mov	r0, r7
    8998:	bfb4      	ite	lt
    899a:	4b1d      	ldrlt	r3, [pc, #116]	; (8a10 <_usb_d_dev_ep_trans+0x1d0>)
		_usb_d_dev_out_next(ept, false);
    899c:	4b1d      	ldrge	r3, [pc, #116]	; (8a14 <_usb_d_dev_ep_trans+0x1d4>)
    899e:	4798      	blx	r3
	return ERR_NONE;
    89a0:	2000      	movs	r0, #0
    89a2:	e7ab      	b.n	88fc <_usb_d_dev_ep_trans+0xbc>
		atomic_leave_critical(&flags);
    89a4:	a801      	add	r0, sp, #4
    89a6:	4b19      	ldr	r3, [pc, #100]	; (8a0c <_usb_d_dev_ep_trans+0x1cc>)
    89a8:	4798      	blx	r3
		return USB_BUSY;
    89aa:	2001      	movs	r0, #1
    89ac:	e7a6      	b.n	88fc <_usb_d_dev_ep_trans+0xbc>
    89ae:	2500      	movs	r5, #0
    89b0:	e7e3      	b.n	897a <_usb_d_dev_ep_trans+0x13a>
		return -USB_ERR_PARAM;
    89b2:	f06f 0011 	mvn.w	r0, #17
    89b6:	e7a1      	b.n	88fc <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    89b8:	f06f 0012 	mvn.w	r0, #18
    89bc:	e79e      	b.n	88fc <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_PARAM;
    89be:	f06f 0011 	mvn.w	r0, #17
    89c2:	e79b      	b.n	88fc <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    89c4:	f06f 0012 	mvn.w	r0, #18
    89c8:	e798      	b.n	88fc <_usb_d_dev_ep_trans+0xbc>
	bool     size_n_aligned = (trans->size & size_mask);
    89ca:	6841      	ldr	r1, [r0, #4]
    89cc:	f3c1 0509 	ubfx	r5, r1, #0, #10
	return &dev_inst.ep[ep_index];
    89d0:	4f11      	ldr	r7, [pc, #68]	; (8a18 <_usb_d_dev_ep_trans+0x1d8>)
    89d2:	2400      	movs	r4, #0
    89d4:	e75b      	b.n	888e <_usb_d_dev_ep_trans+0x4e>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    89d6:	4a0b      	ldr	r2, [pc, #44]	; (8a04 <_usb_d_dev_ep_trans+0x1c4>)
    89d8:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    89dc:	f240 31ff 	movw	r1, #1023	; 0x3ff
    89e0:	428a      	cmp	r2, r1
    89e2:	d0f2      	beq.n	89ca <_usb_d_dev_ep_trans+0x18a>
	return &dev_inst.ep[ep_index];
    89e4:	4f0c      	ldr	r7, [pc, #48]	; (8a18 <_usb_d_dev_ep_trans+0x1d8>)
    89e6:	2400      	movs	r4, #0
    89e8:	e74a      	b.n	8880 <_usb_d_dev_ep_trans+0x40>
		if (!ept->cache) {
    89ea:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    89ee:	4a05      	ldr	r2, [pc, #20]	; (8a04 <_usb_d_dev_ep_trans+0x1c4>)
    89f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    89f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    89f8:	2b00      	cmp	r3, #0
    89fa:	d0e3      	beq.n	89c4 <_usb_d_dev_ep_trans+0x184>
    89fc:	f04f 0801 	mov.w	r8, #1
    8a00:	e771      	b.n	88e6 <_usb_d_dev_ep_trans+0xa6>
    8a02:	bf00      	nop
    8a04:	200009bc 	.word	0x200009bc
    8a08:	0000404d 	.word	0x0000404d
    8a0c:	0000405b 	.word	0x0000405b
    8a10:	00007a71 	.word	0x00007a71
    8a14:	00007bf5 	.word	0x00007bf5
    8a18:	20000a90 	.word	0x20000a90
    8a1c:	20041fff 	.word	0x20041fff

00008a20 <_usb_d_dev_register_callback>:
	return USB_OK;
}

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    8a20:	4b07      	ldr	r3, [pc, #28]	; (8a40 <_usb_d_dev_register_callback+0x20>)
    8a22:	2900      	cmp	r1, #0
    8a24:	bf08      	it	eq
    8a26:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
    8a28:	2801      	cmp	r0, #1
    8a2a:	d004      	beq.n	8a36 <_usb_d_dev_register_callback+0x16>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    8a2c:	b910      	cbnz	r0, 8a34 <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    8a2e:	4b05      	ldr	r3, [pc, #20]	; (8a44 <_usb_d_dev_register_callback+0x24>)
    8a30:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
    8a34:	4770      	bx	lr
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    8a36:	4b03      	ldr	r3, [pc, #12]	; (8a44 <_usb_d_dev_register_callback+0x24>)
    8a38:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
    8a3c:	4770      	bx	lr
    8a3e:	bf00      	nop
    8a40:	000077e1 	.word	0x000077e1
    8a44:	200009bc 	.word	0x200009bc

00008a48 <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    8a48:	4b0a      	ldr	r3, [pc, #40]	; (8a74 <_usb_d_dev_register_ep_callback+0x2c>)
    8a4a:	2900      	cmp	r1, #0
    8a4c:	bf08      	it	eq
    8a4e:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
    8a50:	4603      	mov	r3, r0
    8a52:	b138      	cbz	r0, 8a64 <_usb_d_dev_register_ep_callback+0x1c>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    8a54:	2801      	cmp	r0, #1
    8a56:	d009      	beq.n	8a6c <_usb_d_dev_register_ep_callback+0x24>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    8a58:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    8a5a:	bf04      	itt	eq
    8a5c:	4b06      	ldreq	r3, [pc, #24]	; (8a78 <_usb_d_dev_register_ep_callback+0x30>)
    8a5e:	f8c3 10d0 	streq.w	r1, [r3, #208]	; 0xd0
    8a62:	4770      	bx	lr
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    8a64:	4b04      	ldr	r3, [pc, #16]	; (8a78 <_usb_d_dev_register_ep_callback+0x30>)
    8a66:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    8a6a:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    8a6c:	4b02      	ldr	r3, [pc, #8]	; (8a78 <_usb_d_dev_register_ep_callback+0x30>)
    8a6e:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
    8a72:	4770      	bx	lr
    8a74:	000077e1 	.word	0x000077e1
    8a78:	200009bc 	.word	0x200009bc

00008a7c <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    8a7c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    8a7e:	4b01      	ldr	r3, [pc, #4]	; (8a84 <USB_0_Handler+0x8>)
    8a80:	4798      	blx	r3
    8a82:	bd08      	pop	{r3, pc}
    8a84:	00007de5 	.word	0x00007de5

00008a88 <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    8a88:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    8a8a:	4b01      	ldr	r3, [pc, #4]	; (8a90 <USB_1_Handler+0x8>)
    8a8c:	4798      	blx	r3
    8a8e:	bd08      	pop	{r3, pc}
    8a90:	00007de5 	.word	0x00007de5

00008a94 <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    8a94:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    8a96:	4b01      	ldr	r3, [pc, #4]	; (8a9c <USB_2_Handler+0x8>)
    8a98:	4798      	blx	r3
    8a9a:	bd08      	pop	{r3, pc}
    8a9c:	00007de5 	.word	0x00007de5

00008aa0 <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    8aa0:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    8aa2:	4b01      	ldr	r3, [pc, #4]	; (8aa8 <USB_3_Handler+0x8>)
    8aa4:	4798      	blx	r3
    8aa6:	bd08      	pop	{r3, pc}
    8aa8:	00007de5 	.word	0x00007de5

00008aac <RTC_Scheduler_rx_task_cb>:
	
}


static void RTC_Scheduler_rx_task_cb(const struct timer_task *const timer_task)
{
    8aac:	4770      	bx	lr
	...

00008ab0 <RTC_Scheduler_ping_cb>:
	
}

static void RTC_Scheduler_ping_cb(const struct timer_task *const timer_task)
{
	pingflag++;
    8ab0:	4a04      	ldr	r2, [pc, #16]	; (8ac4 <RTC_Scheduler_ping_cb+0x14>)
    8ab2:	7813      	ldrb	r3, [r2, #0]
    8ab4:	3301      	adds	r3, #1
    8ab6:	b2db      	uxtb	r3, r3
    8ab8:	7013      	strb	r3, [r2, #0]
	pingflag_active++;
    8aba:	7853      	ldrb	r3, [r2, #1]
    8abc:	3301      	adds	r3, #1
    8abe:	b2db      	uxtb	r3, r3
    8ac0:	7053      	strb	r3, [r2, #1]
    8ac2:	4770      	bx	lr
    8ac4:	20000d7c 	.word	0x20000d7c

00008ac8 <RTC_Scheduler_realtime_cb>:
{
    8ac8:	b508      	push	{r3, lr}
	grid_sys_rtc_tick_time(&grid_sys_state);
    8aca:	4802      	ldr	r0, [pc, #8]	; (8ad4 <RTC_Scheduler_realtime_cb+0xc>)
    8acc:	4b02      	ldr	r3, [pc, #8]	; (8ad8 <RTC_Scheduler_realtime_cb+0x10>)
    8ace:	4798      	blx	r3
    8ad0:	bd08      	pop	{r3, pc}
    8ad2:	bf00      	nop
    8ad4:	200018cc 	.word	0x200018cc
    8ad8:	00003637 	.word	0x00003637

00008adc <grid_port_receive_task>:
	if	(por->rx_double_buffer_status != 0){
    8adc:	69c3      	ldr	r3, [r0, #28]
    8ade:	2b00      	cmp	r3, #0
    8ae0:	d146      	bne.n	8b70 <grid_port_receive_task+0x94>
void grid_port_receive_task(struct grid_port* por){
    8ae2:	b530      	push	{r4, r5, lr}
    8ae4:	b083      	sub	sp, #12
    8ae6:	4604      	mov	r4, r0
	if (por->rx_double_buffer_timeout > 2000){
    8ae8:	6983      	ldr	r3, [r0, #24]
    8aea:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    8aee:	d91c      	bls.n	8b2a <grid_port_receive_task+0x4e>
		if (por->partner_status == 1){
    8af0:	f890 331b 	ldrb.w	r3, [r0, #795]	; 0x31b
    8af4:	2b01      	cmp	r3, #1
    8af6:	d005      	beq.n	8b04 <grid_port_receive_task+0x28>
			por->rx_double_buffer_seek_start_index = 0;
    8af8:	2300      	movs	r3, #0
    8afa:	6203      	str	r3, [r0, #32]
			por->rx_double_buffer_read_start_index = 0;
    8afc:	6243      	str	r3, [r0, #36]	; 0x24
			grid_sys_port_reset_dma(por);
    8afe:	4b1d      	ldr	r3, [pc, #116]	; (8b74 <grid_port_receive_task+0x98>)
    8b00:	4798      	blx	r3
    8b02:	e014      	b.n	8b2e <grid_port_receive_task+0x52>
			por->rx_double_buffer_seek_start_index = 0;
    8b04:	2300      	movs	r3, #0
    8b06:	6203      	str	r3, [r0, #32]
			por->rx_double_buffer_read_start_index = 0;
    8b08:	6243      	str	r3, [r0, #36]	; 0x24
			por->partner_status = 0;
    8b0a:	f880 331b 	strb.w	r3, [r0, #795]	; 0x31b
			por->rx_double_buffer_timeout =0;
    8b0e:	6183      	str	r3, [r0, #24]
			grid_sys_port_reset_dma(por);
    8b10:	4b18      	ldr	r3, [pc, #96]	; (8b74 <grid_port_receive_task+0x98>)
    8b12:	4798      	blx	r3
			grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200);
    8b14:	23c8      	movs	r3, #200	; 0xc8
    8b16:	9301      	str	r3, [sp, #4]
    8b18:	2302      	movs	r3, #2
    8b1a:	9300      	str	r3, [sp, #0]
    8b1c:	23ff      	movs	r3, #255	; 0xff
    8b1e:	461a      	mov	r2, r3
    8b20:	4619      	mov	r1, r3
    8b22:	4815      	ldr	r0, [pc, #84]	; (8b78 <grid_port_receive_task+0x9c>)
    8b24:	4d15      	ldr	r5, [pc, #84]	; (8b7c <grid_port_receive_task+0xa0>)
    8b26:	47a8      	blx	r5
    8b28:	e001      	b.n	8b2e <grid_port_receive_task+0x52>
		por->rx_double_buffer_timeout++;
    8b2a:	3301      	adds	r3, #1
    8b2c:	6183      	str	r3, [r0, #24]
		if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    8b2e:	6a23      	ldr	r3, [r4, #32]
    8b30:	18e2      	adds	r2, r4, r3
    8b32:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
    8b36:	2a0a      	cmp	r2, #10
    8b38:	d014      	beq.n	8b64 <grid_port_receive_task+0x88>
		else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    8b3a:	b1ba      	cbz	r2, 8b6c <grid_port_receive_task+0x90>
    8b3c:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
			por->rx_double_buffer_seek_start_index=0;
    8b40:	2000      	movs	r0, #0
		if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    8b42:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
			por->rx_double_buffer_seek_start_index++;			
    8b46:	bf9a      	itte	ls
    8b48:	3301      	addls	r3, #1
    8b4a:	6223      	strls	r3, [r4, #32]
			por->rx_double_buffer_seek_start_index=0;
    8b4c:	6220      	strhi	r0, [r4, #32]
	for(uint32_t i = 0; i<490; i++){
    8b4e:	3a01      	subs	r2, #1
    8b50:	d00c      	beq.n	8b6c <grid_port_receive_task+0x90>
		if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    8b52:	6a23      	ldr	r3, [r4, #32]
    8b54:	18e1      	adds	r1, r4, r3
    8b56:	f891 10f0 	ldrb.w	r1, [r1, #240]	; 0xf0
    8b5a:	290a      	cmp	r1, #10
    8b5c:	d002      	beq.n	8b64 <grid_port_receive_task+0x88>
		else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    8b5e:	2900      	cmp	r1, #0
    8b60:	d1ef      	bne.n	8b42 <grid_port_receive_task+0x66>
    8b62:	e003      	b.n	8b6c <grid_port_receive_task+0x90>
			por->rx_double_buffer_status = 1;
    8b64:	2301      	movs	r3, #1
    8b66:	61e3      	str	r3, [r4, #28]
			por->rx_double_buffer_timeout = 0;
    8b68:	2300      	movs	r3, #0
    8b6a:	61a3      	str	r3, [r4, #24]
}
    8b6c:	b003      	add	sp, #12
    8b6e:	bd30      	pop	{r4, r5, pc}
    8b70:	4770      	bx	lr
    8b72:	bf00      	nop
    8b74:	000033dd 	.word	0x000033dd
    8b78:	200018cc 	.word	0x200018cc
    8b7c:	00003691 	.word	0x00003691

00008b80 <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint32_t startcommand, uint32_t length){
    8b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8b84:	b08b      	sub	sp, #44	; 0x2c
    8b86:	af02      	add	r7, sp, #8
    8b88:	4604      	mov	r4, r0
    8b8a:	4615      	mov	r5, r2
	response[0] = GRID_MSG_START_OF_HEADING;
    8b8c:	2301      	movs	r3, #1
    8b8e:	753b      	strb	r3, [r7, #20]
	response[1] = GRID_MSG_DIRECT;
    8b90:	230e      	movs	r3, #14
    8b92:	757b      	strb	r3, [r7, #21]
	response[2] = GRID_MSG_NACKNOWLEDGE;
    8b94:	2315      	movs	r3, #21
    8b96:	75bb      	strb	r3, [r7, #22]
	response[3] = GRID_MSG_END_OF_TRANSMISSION;
    8b98:	2304      	movs	r3, #4
    8b9a:	75fb      	strb	r3, [r7, #23]
	response[4] = '0'; //checksum
    8b9c:	2330      	movs	r3, #48	; 0x30
    8b9e:	763b      	strb	r3, [r7, #24]
	response[5] = '0'; //checksum
    8ba0:	767b      	strb	r3, [r7, #25]
	response[6] = '\n';
    8ba2:	230a      	movs	r3, #10
    8ba4:	76bb      	strb	r3, [r7, #26]
	response[7] = 0;
    8ba6:	2300      	movs	r3, #0
    8ba8:	76fb      	strb	r3, [r7, #27]
	response[8] = 0;
    8baa:	773b      	strb	r3, [r7, #28]
	response[9] = 0;
    8bac:	777b      	strb	r3, [r7, #29]
	uint8_t error_flag = 0;
    8bae:	74fb      	strb	r3, [r7, #19]
	uint8_t message[length];
    8bb0:	1dd3      	adds	r3, r2, #7
    8bb2:	f023 0307 	bic.w	r3, r3, #7
    8bb6:	ebad 0d03 	sub.w	sp, sp, r3
    8bba:	ae02      	add	r6, sp, #8
    8bbc:	46b0      	mov	r8, r6
	for (uint32_t i = 0; i<length; i++){
    8bbe:	b1b2      	cbz	r2, 8bee <grid_port_receive_decode+0x6e>
		message[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    8bc0:	6a41      	ldr	r1, [r0, #36]	; 0x24
    8bc2:	eb06 0c02 	add.w	ip, r6, r2
    8bc6:	4632      	mov	r2, r6
    8bc8:	1b89      	subs	r1, r1, r6
    8bca:	f8df e308 	ldr.w	lr, [pc, #776]	; 8ed4 <grid_port_receive_decode+0x354>
    8bce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    8bd2:	eb01 0902 	add.w	r9, r1, r2
    8bd6:	fbae a309 	umull	sl, r3, lr, r9
    8bda:	095b      	lsrs	r3, r3, #5
    8bdc:	fb00 9313 	mls	r3, r0, r3, r9
    8be0:	4423      	add	r3, r4
    8be2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    8be6:	f802 3b01 	strb.w	r3, [r2], #1
	for (uint32_t i = 0; i<length; i++){
    8bea:	4594      	cmp	ip, r2
    8bec:	d1f1      	bne.n	8bd2 <grid_port_receive_decode+0x52>
	if (message[0] == 1 && message [length-1] == 10){
    8bee:	7833      	ldrb	r3, [r6, #0]
    8bf0:	2b01      	cmp	r3, #1
    8bf2:	d02f      	beq.n	8c54 <grid_port_receive_decode+0xd4>
		grid_sys_alert_set_alert(&grid_sys_state, 0, 0, 255, 1, 2000); // BLUE BLINKY	
    8bf4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
    8bf8:	9301      	str	r3, [sp, #4]
    8bfa:	2301      	movs	r3, #1
    8bfc:	9300      	str	r3, [sp, #0]
    8bfe:	23ff      	movs	r3, #255	; 0xff
    8c00:	2200      	movs	r2, #0
    8c02:	4611      	mov	r1, r2
    8c04:	48b1      	ldr	r0, [pc, #708]	; (8ecc <grid_port_receive_decode+0x34c>)
    8c06:	4eb2      	ldr	r6, [pc, #712]	; (8ed0 <grid_port_receive_decode+0x350>)
    8c08:	47b0      	blx	r6
	for (uint32_t i = 0; i<length; i++){
    8c0a:	b18d      	cbz	r5, 8c30 <grid_port_receive_decode+0xb0>
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    8c0c:	6a62      	ldr	r2, [r4, #36]	; 0x24
    8c0e:	eb05 0e02 	add.w	lr, r5, r2
    8c12:	4eb0      	ldr	r6, [pc, #704]	; (8ed4 <grid_port_receive_decode+0x354>)
    8c14:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    8c18:	2100      	movs	r1, #0
    8c1a:	fba6 c302 	umull	ip, r3, r6, r2
    8c1e:	095b      	lsrs	r3, r3, #5
    8c20:	fb00 2313 	mls	r3, r0, r3, r2
    8c24:	4423      	add	r3, r4
    8c26:	f883 10f0 	strb.w	r1, [r3, #240]	; 0xf0
    8c2a:	3201      	adds	r2, #1
	for (uint32_t i = 0; i<length; i++){
    8c2c:	4596      	cmp	lr, r2
    8c2e:	d1f4      	bne.n	8c1a <grid_port_receive_decode+0x9a>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    8c30:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8c32:	441d      	add	r5, r3
    8c34:	4ba7      	ldr	r3, [pc, #668]	; (8ed4 <grid_port_receive_decode+0x354>)
    8c36:	fba3 2305 	umull	r2, r3, r3, r5
    8c3a:	095b      	lsrs	r3, r3, #5
    8c3c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    8c40:	fb02 5313 	mls	r3, r2, r3, r5
    8c44:	6263      	str	r3, [r4, #36]	; 0x24
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    8c46:	6223      	str	r3, [r4, #32]
	por->rx_double_buffer_status = 0;
    8c48:	2300      	movs	r3, #0
    8c4a:	61e3      	str	r3, [r4, #28]
}
    8c4c:	3724      	adds	r7, #36	; 0x24
    8c4e:	46bd      	mov	sp, r7
    8c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (message[0] == 1 && message [length-1] == 10){
    8c54:	1973      	adds	r3, r6, r5
    8c56:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    8c5a:	2b0a      	cmp	r3, #10
    8c5c:	d1ca      	bne.n	8bf4 <grid_port_receive_decode+0x74>
		checksum_received = grid_sys_read_hex_string_value(&message[length-3], 2, &error_flag);
    8c5e:	1ee8      	subs	r0, r5, #3
    8c60:	f107 0213 	add.w	r2, r7, #19
    8c64:	2102      	movs	r1, #2
    8c66:	4430      	add	r0, r6
    8c68:	4b9b      	ldr	r3, [pc, #620]	; (8ed8 <grid_port_receive_decode+0x358>)
    8c6a:	4798      	blx	r3
    8c6c:	4681      	mov	r9, r0
		checksum_calculated = grid_msg_get_checksum(message, length);
    8c6e:	4629      	mov	r1, r5
    8c70:	4630      	mov	r0, r6
    8c72:	4b9a      	ldr	r3, [pc, #616]	; (8edc <grid_port_receive_decode+0x35c>)
    8c74:	4798      	blx	r3
		if (checksum_calculated == checksum_received && error_flag == 0){
    8c76:	fa5f f989 	uxtb.w	r9, r9
    8c7a:	b2c0      	uxtb	r0, r0
    8c7c:	4581      	cmp	r9, r0
    8c7e:	d00f      	beq.n	8ca0 <grid_port_receive_decode+0x120>
			if (error_flag != 0){		
    8c80:	7cfb      	ldrb	r3, [r7, #19]
    8c82:	2b00      	cmp	r3, #0
    8c84:	f040 8189 	bne.w	8f9a <grid_port_receive_decode+0x41a>
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 255, 1, 2000); // PURPLE BLINKY
    8c88:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
    8c8c:	9301      	str	r3, [sp, #4]
    8c8e:	2301      	movs	r3, #1
    8c90:	9300      	str	r3, [sp, #0]
    8c92:	23ff      	movs	r3, #255	; 0xff
    8c94:	2200      	movs	r2, #0
    8c96:	4619      	mov	r1, r3
    8c98:	488c      	ldr	r0, [pc, #560]	; (8ecc <grid_port_receive_decode+0x34c>)
    8c9a:	4e8d      	ldr	r6, [pc, #564]	; (8ed0 <grid_port_receive_decode+0x350>)
    8c9c:	47b0      	blx	r6
    8c9e:	e7b4      	b.n	8c0a <grid_port_receive_decode+0x8a>
		if (checksum_calculated == checksum_received && error_flag == 0){
    8ca0:	f897 b013 	ldrb.w	fp, [r7, #19]
    8ca4:	f1bb 0f00 	cmp.w	fp, #0
    8ca8:	f040 8177 	bne.w	8f9a <grid_port_receive_decode+0x41a>
			if (message[1] == GRID_MSG_BROADCAST){ // Broadcast message
    8cac:	7873      	ldrb	r3, [r6, #1]
    8cae:	2b0f      	cmp	r3, #15
    8cb0:	d00d      	beq.n	8cce <grid_port_receive_decode+0x14e>
			else if (message[1] == GRID_MSG_DIRECT){ // Direct Message
    8cb2:	2b0e      	cmp	r3, #14
    8cb4:	f000 80cf 	beq.w	8e56 <grid_port_receive_decode+0x2d6>
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED SHORT
    8cb8:	23c8      	movs	r3, #200	; 0xc8
    8cba:	9301      	str	r3, [sp, #4]
    8cbc:	2302      	movs	r3, #2
    8cbe:	9300      	str	r3, [sp, #0]
    8cc0:	2300      	movs	r3, #0
    8cc2:	461a      	mov	r2, r3
    8cc4:	21ff      	movs	r1, #255	; 0xff
    8cc6:	4881      	ldr	r0, [pc, #516]	; (8ecc <grid_port_receive_decode+0x34c>)
    8cc8:	4e81      	ldr	r6, [pc, #516]	; (8ed0 <grid_port_receive_decode+0x350>)
    8cca:	47b0      	blx	r6
    8ccc:	e79d      	b.n	8c0a <grid_port_receive_decode+0x8a>
				uint8_t received_id  = grid_msg_get_id(message);;			
    8cce:	4630      	mov	r0, r6
    8cd0:	4b83      	ldr	r3, [pc, #524]	; (8ee0 <grid_port_receive_decode+0x360>)
    8cd2:	4798      	blx	r3
    8cd4:	6078      	str	r0, [r7, #4]
				uint8_t received_age = grid_msg_get_age(message);
    8cd6:	4630      	mov	r0, r6
    8cd8:	4b82      	ldr	r3, [pc, #520]	; (8ee4 <grid_port_receive_decode+0x364>)
    8cda:	4798      	blx	r3
    8cdc:	6038      	str	r0, [r7, #0]
				int8_t received_dx  = grid_msg_get_dx(message) - GRID_SYS_DEFAULT_POSITION;
    8cde:	4630      	mov	r0, r6
    8ce0:	4b81      	ldr	r3, [pc, #516]	; (8ee8 <grid_port_receive_decode+0x368>)
    8ce2:	4798      	blx	r3
    8ce4:	4682      	mov	sl, r0
    8ce6:	f1a0 097f 	sub.w	r9, r0, #127	; 0x7f
    8cea:	fa4f f989 	sxtb.w	r9, r9
				int8_t received_dy  = grid_msg_get_dy(message) - GRID_SYS_DEFAULT_POSITION;
    8cee:	4630      	mov	r0, r6
    8cf0:	4b7e      	ldr	r3, [pc, #504]	; (8eec <grid_port_receive_decode+0x36c>)
    8cf2:	4798      	blx	r3
    8cf4:	f1a0 037f 	sub.w	r3, r0, #127	; 0x7f
    8cf8:	b25b      	sxtb	r3, r3
				if (por->partner_fi == 0){ // 0 deg		
    8cfa:	f894 2318 	ldrb.w	r2, [r4, #792]	; 0x318
    8cfe:	b182      	cbz	r2, 8d22 <grid_port_receive_decode+0x1a2>
				else if(por->partner_fi == 1){ // 90 deg
    8d00:	2a01      	cmp	r2, #1
    8d02:	d009      	beq.n	8d18 <grid_port_receive_decode+0x198>
				else if(por->partner_fi == 2){ // 180 deg
    8d04:	2a02      	cmp	r2, #2
    8d06:	d166      	bne.n	8dd6 <grid_port_receive_decode+0x256>
					rotated_dx  -= received_dx;
    8d08:	f1ca 097f 	rsb	r9, sl, #127	; 0x7f
    8d0c:	fa4f f989 	sxtb.w	r9, r9
					rotated_dy  -= received_dy;
    8d10:	f1c0 037f 	rsb	r3, r0, #127	; 0x7f
    8d14:	b25b      	sxtb	r3, r3
    8d16:	e004      	b.n	8d22 <grid_port_receive_decode+0x1a2>
					rotated_dx  -= received_dy;
    8d18:	f1c0 007f 	rsb	r0, r0, #127	; 0x7f
					rotated_dy  += received_dx;
    8d1c:	464b      	mov	r3, r9
					rotated_dx  -= received_dy;
    8d1e:	fa4f f980 	sxtb.w	r9, r0
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    8d22:	f894 a319 	ldrb.w	sl, [r4, #793]	; 0x319
    8d26:	f10a 0a7f 	add.w	sl, sl, #127	; 0x7f
    8d2a:	44d1      	add	r9, sl
    8d2c:	fa5f fa89 	uxtb.w	sl, r9
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    8d30:	f894 931a 	ldrb.w	r9, [r4, #794]	; 0x31a
    8d34:	f109 097f 	add.w	r9, r9, #127	; 0x7f
    8d38:	444b      	add	r3, r9
    8d3a:	fa5f f983 	uxtb.w	r9, r3
				uint8_t updated_age = received_age + 1;
    8d3e:	683b      	ldr	r3, [r7, #0]
    8d40:	3301      	adds	r3, #1
    8d42:	b2db      	uxtb	r3, r3
    8d44:	603b      	str	r3, [r7, #0]
				grid_msg_set_id(message, updated_id);
    8d46:	6879      	ldr	r1, [r7, #4]
    8d48:	4630      	mov	r0, r6
    8d4a:	4b69      	ldr	r3, [pc, #420]	; (8ef0 <grid_port_receive_decode+0x370>)
    8d4c:	4798      	blx	r3
				grid_msg_set_dx(message, updated_dx);
    8d4e:	4651      	mov	r1, sl
    8d50:	4630      	mov	r0, r6
    8d52:	4b68      	ldr	r3, [pc, #416]	; (8ef4 <grid_port_receive_decode+0x374>)
    8d54:	4798      	blx	r3
				grid_msg_set_dy(message, updated_dy);
    8d56:	4649      	mov	r1, r9
    8d58:	4630      	mov	r0, r6
    8d5a:	4b67      	ldr	r3, [pc, #412]	; (8ef8 <grid_port_receive_decode+0x378>)
    8d5c:	4798      	blx	r3
				grid_msg_set_age(message, updated_age);		
    8d5e:	6839      	ldr	r1, [r7, #0]
    8d60:	4630      	mov	r0, r6
    8d62:	4b66      	ldr	r3, [pc, #408]	; (8efc <grid_port_receive_decode+0x37c>)
    8d64:	4798      	blx	r3
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    8d66:	687a      	ldr	r2, [r7, #4]
    8d68:	eb0a 2a02 	add.w	sl, sl, r2, lsl #8
    8d6c:	eb09 290a 	add.w	r9, r9, sl, lsl #8
    8d70:	683b      	ldr	r3, [r7, #0]
    8d72:	eb03 2909 	add.w	r9, r3, r9, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    8d76:	4649      	mov	r1, r9
    8d78:	4854      	ldr	r0, [pc, #336]	; (8ecc <grid_port_receive_decode+0x34c>)
    8d7a:	4b61      	ldr	r3, [pc, #388]	; (8f00 <grid_port_receive_decode+0x380>)
    8d7c:	4798      	blx	r3
    8d7e:	2800      	cmp	r0, #0
    8d80:	d134      	bne.n	8dec <grid_port_receive_decode+0x26c>
					grid_msg_set_checksum(message, length, grid_msg_get_checksum(message, length));
    8d82:	4629      	mov	r1, r5
    8d84:	4630      	mov	r0, r6
    8d86:	4b55      	ldr	r3, [pc, #340]	; (8edc <grid_port_receive_decode+0x35c>)
    8d88:	4798      	blx	r3
    8d8a:	4602      	mov	r2, r0
    8d8c:	4629      	mov	r1, r5
    8d8e:	4630      	mov	r0, r6
    8d90:	4b5c      	ldr	r3, [pc, #368]	; (8f04 <grid_port_receive_decode+0x384>)
    8d92:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    8d94:	f504 763f 	add.w	r6, r4, #764	; 0x2fc
    8d98:	b2a9      	uxth	r1, r5
    8d9a:	4630      	mov	r0, r6
    8d9c:	4b5a      	ldr	r3, [pc, #360]	; (8f08 <grid_port_receive_decode+0x388>)
    8d9e:	4798      	blx	r3
    8da0:	b380      	cbz	r0, 8e04 <grid_port_receive_decode+0x284>
						for (uint8_t i=0; i<length; i++){
    8da2:	b15d      	cbz	r5, 8dbc <grid_port_receive_decode+0x23c>
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    8da4:	f8df a174 	ldr.w	sl, [pc, #372]	; 8f1c <grid_port_receive_decode+0x39c>
    8da8:	f818 100b 	ldrb.w	r1, [r8, fp]
    8dac:	4630      	mov	r0, r6
    8dae:	47d0      	blx	sl
						for (uint8_t i=0; i<length; i++){
    8db0:	f10b 0b01 	add.w	fp, fp, #1
    8db4:	fa5f fb8b 	uxtb.w	fp, fp
    8db8:	455d      	cmp	r5, fp
    8dba:	d8f5      	bhi.n	8da8 <grid_port_receive_decode+0x228>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    8dbc:	4630      	mov	r0, r6
    8dbe:	4b53      	ldr	r3, [pc, #332]	; (8f0c <grid_port_receive_decode+0x38c>)
    8dc0:	4798      	blx	r3
						grid_port_process_inbound(por);
    8dc2:	4620      	mov	r0, r4
    8dc4:	4b52      	ldr	r3, [pc, #328]	; (8f10 <grid_port_receive_decode+0x390>)
    8dc6:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);
    8dc8:	4649      	mov	r1, r9
    8dca:	4840      	ldr	r0, [pc, #256]	; (8ecc <grid_port_receive_decode+0x34c>)
    8dcc:	4b51      	ldr	r3, [pc, #324]	; (8f14 <grid_port_receive_decode+0x394>)
    8dce:	4798      	blx	r3
						response[2] = GRID_MSG_ACKNOWLEDGE;
    8dd0:	2306      	movs	r3, #6
    8dd2:	75bb      	strb	r3, [r7, #22]
    8dd4:	e016      	b.n	8e04 <grid_port_receive_decode+0x284>
				else if(por->partner_fi == 3){ // 270 deg
    8dd6:	2a03      	cmp	r2, #3
    8dd8:	d105      	bne.n	8de6 <grid_port_receive_decode+0x266>
					rotated_dy  -= received_dx;
    8dda:	f1ca 0a7f 	rsb	sl, sl, #127	; 0x7f
					rotated_dx  += received_dy;
    8dde:	4699      	mov	r9, r3
					rotated_dy  -= received_dx;
    8de0:	fa4f f38a 	sxtb.w	r3, sl
    8de4:	e79d      	b.n	8d22 <grid_port_receive_decode+0x1a2>
				int8_t rotated_dy = 0;
    8de6:	2300      	movs	r3, #0
				int8_t rotated_dx = 0;
    8de8:	4699      	mov	r9, r3
    8dea:	e79a      	b.n	8d22 <grid_port_receive_decode+0x1a2>
					response[2] = GRID_MSG_ACKNOWLEDGE;							
    8dec:	2306      	movs	r3, #6
    8dee:	75bb      	strb	r3, [r7, #22]
					grid_sys_alert_set_alert(&grid_sys_state, 50, 50, 50, 2, 200); // WHITE
    8df0:	23c8      	movs	r3, #200	; 0xc8
    8df2:	9301      	str	r3, [sp, #4]
    8df4:	2302      	movs	r3, #2
    8df6:	9300      	str	r3, [sp, #0]
    8df8:	2332      	movs	r3, #50	; 0x32
    8dfa:	461a      	mov	r2, r3
    8dfc:	4619      	mov	r1, r3
    8dfe:	4833      	ldr	r0, [pc, #204]	; (8ecc <grid_port_receive_decode+0x34c>)
    8e00:	4e33      	ldr	r6, [pc, #204]	; (8ed0 <grid_port_receive_decode+0x350>)
    8e02:	47b0      	blx	r6
				uint32_t response_length = strlen(response);
    8e04:	f107 0014 	add.w	r0, r7, #20
    8e08:	4b43      	ldr	r3, [pc, #268]	; (8f18 <grid_port_receive_decode+0x398>)
    8e0a:	4798      	blx	r3
    8e0c:	4606      	mov	r6, r0
				if(grid_buffer_write_init(&por->tx_buffer, response_length)){
    8e0e:	f504 7939 	add.w	r9, r4, #740	; 0x2e4
    8e12:	b281      	uxth	r1, r0
    8e14:	4648      	mov	r0, r9
    8e16:	4b3c      	ldr	r3, [pc, #240]	; (8f08 <grid_port_receive_decode+0x388>)
    8e18:	4798      	blx	r3
    8e1a:	2800      	cmp	r0, #0
    8e1c:	f43f aef5 	beq.w	8c0a <grid_port_receive_decode+0x8a>
					uint8_t checksum = grid_msg_get_checksum(response, response_length);
    8e20:	4631      	mov	r1, r6
    8e22:	f107 0014 	add.w	r0, r7, #20
    8e26:	4b2d      	ldr	r3, [pc, #180]	; (8edc <grid_port_receive_decode+0x35c>)
    8e28:	4798      	blx	r3
					grid_msg_set_checksum(response, response_length, checksum);
    8e2a:	b2c2      	uxtb	r2, r0
    8e2c:	4631      	mov	r1, r6
    8e2e:	f107 0014 	add.w	r0, r7, #20
    8e32:	4b34      	ldr	r3, [pc, #208]	; (8f04 <grid_port_receive_decode+0x384>)
    8e34:	4798      	blx	r3
					for (uint32_t i=0; i<response_length; i++)
    8e36:	b156      	cbz	r6, 8e4e <grid_port_receive_decode+0x2ce>
    8e38:	f107 0814 	add.w	r8, r7, #20
    8e3c:	4446      	add	r6, r8
						grid_buffer_write_character(&por->tx_buffer, response[i]);
    8e3e:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8f1c <grid_port_receive_decode+0x39c>
    8e42:	f818 1b01 	ldrb.w	r1, [r8], #1
    8e46:	4648      	mov	r0, r9
    8e48:	47d0      	blx	sl
					for (uint32_t i=0; i<response_length; i++)
    8e4a:	4546      	cmp	r6, r8
    8e4c:	d1f9      	bne.n	8e42 <grid_port_receive_decode+0x2c2>
					grid_buffer_write_acknowledge(&por->tx_buffer);
    8e4e:	4648      	mov	r0, r9
    8e50:	4b2e      	ldr	r3, [pc, #184]	; (8f0c <grid_port_receive_decode+0x38c>)
    8e52:	4798      	blx	r3
    8e54:	e6d9      	b.n	8c0a <grid_port_receive_decode+0x8a>
				if (message[2] == GRID_MSG_ACKNOWLEDGE){				
    8e56:	78b3      	ldrb	r3, [r6, #2]
    8e58:	2b06      	cmp	r3, #6
    8e5a:	d02c      	beq.n	8eb6 <grid_port_receive_decode+0x336>
				else if (message[2] == GRID_MSG_NACKNOWLEDGE){
    8e5c:	2b15      	cmp	r3, #21
    8e5e:	d05f      	beq.n	8f20 <grid_port_receive_decode+0x3a0>
				else if (message[2] == GRID_MSG_BELL){
    8e60:	2b07      	cmp	r3, #7
    8e62:	f47f aed2 	bne.w	8c0a <grid_port_receive_decode+0x8a>
					if (por->partner_status == 0){
    8e66:	f894 331b 	ldrb.w	r3, [r4, #795]	; 0x31b
    8e6a:	2b00      	cmp	r3, #0
    8e6c:	d162      	bne.n	8f34 <grid_port_receive_decode+0x3b4>
						por->partner_fi = (message[3] - por->direction + 6)%4;
    8e6e:	78f3      	ldrb	r3, [r6, #3]
    8e70:	7a62      	ldrb	r2, [r4, #9]
    8e72:	1a9b      	subs	r3, r3, r2
    8e74:	3306      	adds	r3, #6
    8e76:	425a      	negs	r2, r3
    8e78:	f003 0303 	and.w	r3, r3, #3
    8e7c:	f002 0203 	and.w	r2, r2, #3
    8e80:	bf58      	it	pl
    8e82:	4253      	negpl	r3, r2
    8e84:	f884 3318 	strb.w	r3, [r4, #792]	; 0x318
						por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-12], 8, error_flag);
    8e88:	f1a5 000c 	sub.w	r0, r5, #12
    8e8c:	2200      	movs	r2, #0
    8e8e:	2108      	movs	r1, #8
    8e90:	4430      	add	r0, r6
    8e92:	4b11      	ldr	r3, [pc, #68]	; (8ed8 <grid_port_receive_decode+0x358>)
    8e94:	4798      	blx	r3
    8e96:	f8c4 0314 	str.w	r0, [r4, #788]	; 0x314
						por->partner_status = 1;
    8e9a:	2301      	movs	r3, #1
    8e9c:	f884 331b 	strb.w	r3, [r4, #795]	; 0x31b
						grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 2, 200); // GREEN
    8ea0:	23c8      	movs	r3, #200	; 0xc8
    8ea2:	9301      	str	r3, [sp, #4]
    8ea4:	2302      	movs	r3, #2
    8ea6:	9300      	str	r3, [sp, #0]
    8ea8:	2300      	movs	r3, #0
    8eaa:	22ff      	movs	r2, #255	; 0xff
    8eac:	4619      	mov	r1, r3
    8eae:	4807      	ldr	r0, [pc, #28]	; (8ecc <grid_port_receive_decode+0x34c>)
    8eb0:	4e07      	ldr	r6, [pc, #28]	; (8ed0 <grid_port_receive_decode+0x350>)
    8eb2:	47b0      	blx	r6
    8eb4:	e6a9      	b.n	8c0a <grid_port_receive_decode+0x8a>
					grid_sys_alert_set_alert(&grid_sys_state, 30, 30, 30, 0, 250); // LIGHT WHITE PULSE
    8eb6:	23fa      	movs	r3, #250	; 0xfa
    8eb8:	9301      	str	r3, [sp, #4]
    8eba:	2300      	movs	r3, #0
    8ebc:	9300      	str	r3, [sp, #0]
    8ebe:	231e      	movs	r3, #30
    8ec0:	461a      	mov	r2, r3
    8ec2:	4619      	mov	r1, r3
    8ec4:	4801      	ldr	r0, [pc, #4]	; (8ecc <grid_port_receive_decode+0x34c>)
    8ec6:	4e02      	ldr	r6, [pc, #8]	; (8ed0 <grid_port_receive_decode+0x350>)
    8ec8:	47b0      	blx	r6
    8eca:	e69e      	b.n	8c0a <grid_port_receive_decode+0x8a>
    8ecc:	200018cc 	.word	0x200018cc
    8ed0:	00003691 	.word	0x00003691
    8ed4:	10624dd3 	.word	0x10624dd3
    8ed8:	000036e5 	.word	0x000036e5
    8edc:	0000384d 	.word	0x0000384d
    8ee0:	0000387d 	.word	0x0000387d
    8ee4:	000038dd 	.word	0x000038dd
    8ee8:	0000389d 	.word	0x0000389d
    8eec:	000038bd 	.word	0x000038bd
    8ef0:	000038fd 	.word	0x000038fd
    8ef4:	00003911 	.word	0x00003911
    8ef8:	00003925 	.word	0x00003925
    8efc:	00003939 	.word	0x00003939
    8f00:	0000394d 	.word	0x0000394d
    8f04:	00003869 	.word	0x00003869
    8f08:	00001155 	.word	0x00001155
    8f0c:	000011a1 	.word	0x000011a1
    8f10:	0000149d 	.word	0x0000149d
    8f14:	00003979 	.word	0x00003979
    8f18:	0000b32d 	.word	0x0000b32d
    8f1c:	00001185 	.word	0x00001185
					grid_sys_alert_set_alert(&grid_sys_state, 50, 0, 0, 0, 250); // LIGHT RED PULSE
    8f20:	23fa      	movs	r3, #250	; 0xfa
    8f22:	9301      	str	r3, [sp, #4]
    8f24:	2200      	movs	r2, #0
    8f26:	9200      	str	r2, [sp, #0]
    8f28:	4613      	mov	r3, r2
    8f2a:	2132      	movs	r1, #50	; 0x32
    8f2c:	4821      	ldr	r0, [pc, #132]	; (8fb4 <grid_port_receive_decode+0x434>)
    8f2e:	4e22      	ldr	r6, [pc, #136]	; (8fb8 <grid_port_receive_decode+0x438>)
    8f30:	47b0      	blx	r6
    8f32:	e66a      	b.n	8c0a <grid_port_receive_decode+0x8a>
						validator &= (por->partner_fi == ((message[3] - por->direction + 6)%4));
    8f34:	78f3      	ldrb	r3, [r6, #3]
    8f36:	7a62      	ldrb	r2, [r4, #9]
    8f38:	1a9b      	subs	r3, r3, r2
    8f3a:	3306      	adds	r3, #6
    8f3c:	425a      	negs	r2, r3
    8f3e:	f003 0303 	and.w	r3, r3, #3
    8f42:	f002 0203 	and.w	r2, r2, #3
    8f46:	bf58      	it	pl
    8f48:	4253      	negpl	r3, r2
    8f4a:	f894 8318 	ldrb.w	r8, [r4, #792]	; 0x318
    8f4e:	4543      	cmp	r3, r8
    8f50:	bf14      	ite	ne
    8f52:	f04f 0800 	movne.w	r8, #0
    8f56:	f04f 0801 	moveq.w	r8, #1
						volatile uint32_t debug = grid_sys_read_hex_string_value(&message[length-12], 8, error_flag);
    8f5a:	f1a5 000c 	sub.w	r0, r5, #12
    8f5e:	2200      	movs	r2, #0
    8f60:	2108      	movs	r1, #8
    8f62:	4430      	add	r0, r6
    8f64:	4b15      	ldr	r3, [pc, #84]	; (8fbc <grid_port_receive_decode+0x43c>)
    8f66:	4798      	blx	r3
    8f68:	60b8      	str	r0, [r7, #8]
						volatile uint32_t debug2 = por->partner_hwcfg;
    8f6a:	f8d4 3314 	ldr.w	r3, [r4, #788]	; 0x314
    8f6e:	60fb      	str	r3, [r7, #12]
						validator &= (por->partner_hwcfg == debug);									
    8f70:	68ba      	ldr	r2, [r7, #8]
						if (validator == 0){
    8f72:	4293      	cmp	r3, r2
    8f74:	d103      	bne.n	8f7e <grid_port_receive_decode+0x3fe>
    8f76:	f1b8 0f00 	cmp.w	r8, #0
    8f7a:	f47f ae46 	bne.w	8c0a <grid_port_receive_decode+0x8a>
							por->partner_status = 0;	
    8f7e:	2300      	movs	r3, #0
    8f80:	f884 331b 	strb.w	r3, [r4, #795]	; 0x31b
							grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200); // WHITE
    8f84:	23c8      	movs	r3, #200	; 0xc8
    8f86:	9301      	str	r3, [sp, #4]
    8f88:	2302      	movs	r3, #2
    8f8a:	9300      	str	r3, [sp, #0]
    8f8c:	23ff      	movs	r3, #255	; 0xff
    8f8e:	461a      	mov	r2, r3
    8f90:	4619      	mov	r1, r3
    8f92:	4808      	ldr	r0, [pc, #32]	; (8fb4 <grid_port_receive_decode+0x434>)
    8f94:	4e08      	ldr	r6, [pc, #32]	; (8fb8 <grid_port_receive_decode+0x438>)
    8f96:	47b0      	blx	r6
    8f98:	e637      	b.n	8c0a <grid_port_receive_decode+0x8a>
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 1, 2000); // PURPLE BLINKY
    8f9a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
    8f9e:	9301      	str	r3, [sp, #4]
    8fa0:	2301      	movs	r3, #1
    8fa2:	9300      	str	r3, [sp, #0]
    8fa4:	2300      	movs	r3, #0
    8fa6:	461a      	mov	r2, r3
    8fa8:	21ff      	movs	r1, #255	; 0xff
    8faa:	4802      	ldr	r0, [pc, #8]	; (8fb4 <grid_port_receive_decode+0x434>)
    8fac:	4e02      	ldr	r6, [pc, #8]	; (8fb8 <grid_port_receive_decode+0x438>)
    8fae:	47b0      	blx	r6
    8fb0:	e62b      	b.n	8c0a <grid_port_receive_decode+0x8a>
    8fb2:	bf00      	nop
    8fb4:	200018cc 	.word	0x200018cc
    8fb8:	00003691 	.word	0x00003691
    8fbc:	000036e5 	.word	0x000036e5

00008fc0 <grid_port_receive_complete_task>:
void grid_port_receive_complete_task(struct grid_port* por){
    8fc0:	b510      	push	{r4, lr}
    8fc2:	4604      	mov	r4, r0
	grid_port_receive_task(por);	
    8fc4:	4b08      	ldr	r3, [pc, #32]	; (8fe8 <grid_port_receive_complete_task+0x28>)
    8fc6:	4798      	blx	r3
	if (por->rx_double_buffer_status == 0){
    8fc8:	69e3      	ldr	r3, [r4, #28]
    8fca:	b163      	cbz	r3, 8fe6 <grid_port_receive_complete_task+0x26>
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    8fcc:	6a61      	ldr	r1, [r4, #36]	; 0x24
    8fce:	6a22      	ldr	r2, [r4, #32]
    8fd0:	4291      	cmp	r1, r2
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    8fd2:	bf34      	ite	cc
    8fd4:	3201      	addcc	r2, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    8fd6:	f202 12f5 	addwcs	r2, r2, #501	; 0x1f5
    8fda:	1a52      	subs	r2, r2, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    8fdc:	4620      	mov	r0, r4
    8fde:	4b03      	ldr	r3, [pc, #12]	; (8fec <grid_port_receive_complete_task+0x2c>)
    8fe0:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    8fe2:	2300      	movs	r3, #0
    8fe4:	61e3      	str	r3, [r4, #28]
    8fe6:	bd10      	pop	{r4, pc}
    8fe8:	00008add 	.word	0x00008add
    8fec:	00008b81 	.word	0x00008b81

00008ff0 <init_timer>:
}

#define RTC1SEC 16384

void init_timer(void)
{
    8ff0:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1SEC/5; //200ms
    8ff2:	4c11      	ldr	r4, [pc, #68]	; (9038 <init_timer+0x48>)
    8ff4:	f640 43cc 	movw	r3, #3276	; 0xccc
    8ff8:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    8ffa:	4b10      	ldr	r3, [pc, #64]	; (903c <init_timer+0x4c>)
    8ffc:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    8ffe:	2301      	movs	r3, #1
    9000:	7523      	strb	r3, [r4, #20]
	
	RTC_Scheduler_rx_task.interval = RTC1SEC/10000; // 100us
    9002:	6223      	str	r3, [r4, #32]
	RTC_Scheduler_rx_task.cb       = RTC_Scheduler_rx_task_cb;
    9004:	4a0e      	ldr	r2, [pc, #56]	; (9040 <init_timer+0x50>)
    9006:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_rx_task.mode     = TIMER_TASK_REPEAT;
    9008:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	
	RTC_Scheduler_realtime.interval = 1;
    900c:	6363      	str	r3, [r4, #52]	; 0x34
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    900e:	4a0d      	ldr	r2, [pc, #52]	; (9044 <init_timer+0x54>)
    9010:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
    9012:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_rx_task);
    9016:	4d0c      	ldr	r5, [pc, #48]	; (9048 <init_timer+0x58>)
    9018:	f104 0118 	add.w	r1, r4, #24
    901c:	4628      	mov	r0, r5
    901e:	4e0b      	ldr	r6, [pc, #44]	; (904c <init_timer+0x5c>)
    9020:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    9022:	1d21      	adds	r1, r4, #4
    9024:	4628      	mov	r0, r5
    9026:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
    9028:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    902c:	4628      	mov	r0, r5
    902e:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
    9030:	4628      	mov	r0, r5
    9032:	4b07      	ldr	r3, [pc, #28]	; (9050 <init_timer+0x60>)
    9034:	4798      	blx	r3
    9036:	bd70      	pop	{r4, r5, r6, pc}
    9038:	20000d7c 	.word	0x20000d7c
    903c:	00008ab1 	.word	0x00008ab1
    9040:	00008aad 	.word	0x00008aad
    9044:	00008ac9 	.word	0x00008ac9
    9048:	20000f00 	.word	0x20000f00
    904c:	0000489d 	.word	0x0000489d
    9050:	0000485d 	.word	0x0000485d

00009054 <main>:
struct io_descriptor *io;



int main(void)
{
    9054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9058:	b089      	sub	sp, #36	; 0x24
	
	#include "usb/class/midi/device/audiodf_midi.h"



	atmel_start_init();	
    905a:	4ba7      	ldr	r3, [pc, #668]	; (92f8 <main+0x2a4>)
    905c:	4798      	blx	r3


	
	//TIMER_0_example2();

	audiodf_midi_init();
    905e:	4ba7      	ldr	r3, [pc, #668]	; (92fc <main+0x2a8>)
    9060:	4798      	blx	r3


	composite_device_start();
    9062:	4ba7      	ldr	r3, [pc, #668]	; (9300 <main+0x2ac>)
    9064:	4798      	blx	r3
	
	grid_module_common_init();
    9066:	4ba7      	ldr	r3, [pc, #668]	; (9304 <main+0x2b0>)
    9068:	4798      	blx	r3

	
	uint32_t loopstart = 0;

	
	rand();rand();
    906a:	4da7      	ldr	r5, [pc, #668]	; (9308 <main+0x2b4>)
    906c:	47a8      	blx	r5
    906e:	47a8      	blx	r5
	
	uint8_t r[4] = {rand()%3, rand()%3, rand()%3, rand()%3};	
    9070:	47a8      	blx	r5
    9072:	4ca6      	ldr	r4, [pc, #664]	; (930c <main+0x2b8>)
    9074:	fb84 2300 	smull	r2, r3, r4, r0
    9078:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    907c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9080:	1ac3      	subs	r3, r0, r3
    9082:	f88d 301c 	strb.w	r3, [sp, #28]
    9086:	47a8      	blx	r5
    9088:	fb84 2300 	smull	r2, r3, r4, r0
    908c:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    9090:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9094:	1ac3      	subs	r3, r0, r3
    9096:	f88d 301d 	strb.w	r3, [sp, #29]
    909a:	47a8      	blx	r5
    909c:	fb84 2300 	smull	r2, r3, r4, r0
    90a0:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    90a4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    90a8:	1ac3      	subs	r3, r0, r3
    90aa:	f88d 301e 	strb.w	r3, [sp, #30]
    90ae:	47a8      	blx	r5
    90b0:	fb84 2300 	smull	r2, r3, r4, r0
    90b4:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    90b8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    90bc:	1ac3      	subs	r3, r0, r3
    90be:	f88d 301f 	strb.w	r3, [sp, #31]
	uint8_t g[4] = {rand()%3, rand()%3, rand()%3, rand()%3};
    90c2:	47a8      	blx	r5
    90c4:	fb84 2300 	smull	r2, r3, r4, r0
    90c8:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    90cc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    90d0:	1ac3      	subs	r3, r0, r3
    90d2:	f88d 3018 	strb.w	r3, [sp, #24]
    90d6:	47a8      	blx	r5
    90d8:	fb84 2300 	smull	r2, r3, r4, r0
    90dc:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    90e0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    90e4:	1ac3      	subs	r3, r0, r3
    90e6:	f88d 3019 	strb.w	r3, [sp, #25]
    90ea:	47a8      	blx	r5
    90ec:	fb84 2300 	smull	r2, r3, r4, r0
    90f0:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    90f4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    90f8:	1ac3      	subs	r3, r0, r3
    90fa:	f88d 301a 	strb.w	r3, [sp, #26]
    90fe:	47a8      	blx	r5
    9100:	fb84 2300 	smull	r2, r3, r4, r0
    9104:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    9108:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    910c:	1ac3      	subs	r3, r0, r3
    910e:	f88d 301b 	strb.w	r3, [sp, #27]
	uint8_t b[4] = {rand()%3, rand()%3, rand()%3, rand()%3};
    9112:	47a8      	blx	r5
    9114:	fb84 2300 	smull	r2, r3, r4, r0
    9118:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    911c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9120:	1ac3      	subs	r3, r0, r3
    9122:	f88d 3014 	strb.w	r3, [sp, #20]
    9126:	47a8      	blx	r5
    9128:	fb84 2300 	smull	r2, r3, r4, r0
    912c:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    9130:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9134:	1ac3      	subs	r3, r0, r3
    9136:	f88d 3015 	strb.w	r3, [sp, #21]
    913a:	47a8      	blx	r5
    913c:	fb84 2300 	smull	r2, r3, r4, r0
    9140:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    9144:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9148:	1ac3      	subs	r3, r0, r3
    914a:	f88d 3016 	strb.w	r3, [sp, #22]
    914e:	47a8      	blx	r5
    9150:	fb84 2300 	smull	r2, r3, r4, r0
    9154:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
    9158:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    915c:	1ac3      	subs	r3, r0, r3
    915e:	f88d 3017 	strb.w	r3, [sp, #23]
	
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    9162:	f04f 0800 	mov.w	r8, #0
    9166:	f8df a1e8 	ldr.w	sl, [pc, #488]	; 9350 <main+0x2fc>
	{
			
		grid_led_set_min(&grid_led_state, i, 0, r[i%4]*3, g[i%4]*3, b[i%4]*3);
    916a:	f8df 91cc 	ldr.w	r9, [pc, #460]	; 9338 <main+0x2e4>
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    916e:	e03d      	b.n	91ec <main+0x198>
		grid_led_set_min(&grid_led_state, i, 0, r[i%4]*3, g[i%4]*3, b[i%4]*3);
    9170:	f006 0303 	and.w	r3, r6, #3
    9174:	aa08      	add	r2, sp, #32
    9176:	4413      	add	r3, r2
    9178:	f813 7c04 	ldrb.w	r7, [r3, #-4]
    917c:	f813 4c08 	ldrb.w	r4, [r3, #-8]
    9180:	f813 5c0c 	ldrb.w	r5, [r3, #-12]
    9184:	eb07 0347 	add.w	r3, r7, r7, lsl #1
    9188:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    918c:	b2d2      	uxtb	r2, r2
    918e:	9201      	str	r2, [sp, #4]
    9190:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    9194:	b2d2      	uxtb	r2, r2
    9196:	9200      	str	r2, [sp, #0]
    9198:	b2db      	uxtb	r3, r3
    919a:	2200      	movs	r2, #0
    919c:	4631      	mov	r1, r6
    919e:	485c      	ldr	r0, [pc, #368]	; (9310 <main+0x2bc>)
    91a0:	47c8      	blx	r9
		grid_led_set_mid(&grid_led_state, i, 0, r[i%4]*40, g[i%4]*40, b[i%4]*40);
    91a2:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    91a6:	00db      	lsls	r3, r3, #3
    91a8:	eb05 0285 	add.w	r2, r5, r5, lsl #2
    91ac:	00d2      	lsls	r2, r2, #3
    91ae:	b2d2      	uxtb	r2, r2
    91b0:	9201      	str	r2, [sp, #4]
    91b2:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    91b6:	00d2      	lsls	r2, r2, #3
    91b8:	b2d2      	uxtb	r2, r2
    91ba:	9200      	str	r2, [sp, #0]
    91bc:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    91c0:	2200      	movs	r2, #0
    91c2:	4631      	mov	r1, r6
    91c4:	4852      	ldr	r0, [pc, #328]	; (9310 <main+0x2bc>)
    91c6:	f8df b184 	ldr.w	fp, [pc, #388]	; 934c <main+0x2f8>
    91ca:	47d8      	blx	fp
		grid_led_set_max(&grid_led_state, i, 0, r[i%4]*127, g[i%4]*127, b[i%4]*127);
    91cc:	ebc7 17c7 	rsb	r7, r7, r7, lsl #7
    91d0:	ebc5 15c5 	rsb	r5, r5, r5, lsl #7
    91d4:	b2ed      	uxtb	r5, r5
    91d6:	9501      	str	r5, [sp, #4]
    91d8:	ebc4 14c4 	rsb	r4, r4, r4, lsl #7
    91dc:	b2e4      	uxtb	r4, r4
    91de:	9400      	str	r4, [sp, #0]
    91e0:	b2fb      	uxtb	r3, r7
    91e2:	2200      	movs	r2, #0
    91e4:	4631      	mov	r1, r6
    91e6:	484a      	ldr	r0, [pc, #296]	; (9310 <main+0x2bc>)
    91e8:	4c4a      	ldr	r4, [pc, #296]	; (9314 <main+0x2c0>)
    91ea:	47a0      	blx	r4
    91ec:	fa5f f688 	uxtb.w	r6, r8
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    91f0:	4847      	ldr	r0, [pc, #284]	; (9310 <main+0x2bc>)
    91f2:	47d0      	blx	sl
    91f4:	f108 0801 	add.w	r8, r8, #1
    91f8:	42b0      	cmp	r0, r6
    91fa:	d8b9      	bhi.n	9170 <main+0x11c>
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    91fc:	4b46      	ldr	r3, [pc, #280]	; (9318 <main+0x2c4>)
    91fe:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    9202:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    9206:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    920a:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    920e:	4943      	ldr	r1, [pc, #268]	; (931c <main+0x2c8>)
    9210:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    9214:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
		
		
	gpio_set_pin_direction(PIN_GRID_SYNC_1, GPIO_DIRECTION_OUT);
	gpio_set_pin_level(PIN_GRID_SYNC_1, false);	
	
	init_timer();
    9218:	4b41      	ldr	r3, [pc, #260]	; (9320 <main+0x2cc>)
    921a:	4798      	blx	r3
    921c:	e0b3      	b.n	9386 <main+0x332>
		
		/* ========================= PING ============================= */
		if (pingflag_active){
			
			if (pingflag%4 == 0){
				grid_sys_ping(&GRID_PORT_N);
    921e:	4841      	ldr	r0, [pc, #260]	; (9324 <main+0x2d0>)
    9220:	4b41      	ldr	r3, [pc, #260]	; (9328 <main+0x2d4>)
    9222:	4798      	blx	r3
    9224:	e0bc      	b.n	93a0 <main+0x34c>
			}
			if (pingflag%4 == 1){
				grid_sys_ping(&GRID_PORT_E);
    9226:	4841      	ldr	r0, [pc, #260]	; (932c <main+0x2d8>)
    9228:	4b3f      	ldr	r3, [pc, #252]	; (9328 <main+0x2d4>)
    922a:	4798      	blx	r3
    922c:	e0bf      	b.n	93ae <main+0x35a>
			}
			if (pingflag%4 == 2){
				grid_sys_ping(&GRID_PORT_S);
    922e:	4840      	ldr	r0, [pc, #256]	; (9330 <main+0x2dc>)
    9230:	4b3d      	ldr	r3, [pc, #244]	; (9328 <main+0x2d4>)
    9232:	4798      	blx	r3
    9234:	e0c2      	b.n	93bc <main+0x368>
			}
			if (pingflag%4 == 3){
				grid_sys_ping(&GRID_PORT_W);
    9236:	483f      	ldr	r0, [pc, #252]	; (9334 <main+0x2e0>)
    9238:	4b3b      	ldr	r3, [pc, #236]	; (9328 <main+0x2d4>)
    923a:	4798      	blx	r3
    923c:	e0c5      	b.n	93ca <main+0x376>
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
				
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
				
					grid_led_set_min(&grid_led_state, i, 1, color_r*0   , color_g*0   , color_b*0);
    923e:	2300      	movs	r3, #0
    9240:	9301      	str	r3, [sp, #4]
    9242:	9300      	str	r3, [sp, #0]
    9244:	2201      	movs	r2, #1
    9246:	4621      	mov	r1, r4
    9248:	4831      	ldr	r0, [pc, #196]	; (9310 <main+0x2bc>)
    924a:	4d3b      	ldr	r5, [pc, #236]	; (9338 <main+0x2e4>)
    924c:	47a8      	blx	r5
					grid_led_set_mid(&grid_led_state, i, 1, color_r*0.5 , color_g*0.5 , color_b*0.5);
    924e:	4f3b      	ldr	r7, [pc, #236]	; (933c <main+0x2e8>)
    9250:	9802      	ldr	r0, [sp, #8]
    9252:	47b8      	blx	r7
    9254:	4e3a      	ldr	r6, [pc, #232]	; (9340 <main+0x2ec>)
    9256:	2200      	movs	r2, #0
    9258:	4b3a      	ldr	r3, [pc, #232]	; (9344 <main+0x2f0>)
    925a:	47b0      	blx	r6
    925c:	4d3a      	ldr	r5, [pc, #232]	; (9348 <main+0x2f4>)
    925e:	47a8      	blx	r5
    9260:	fa5f fb80 	uxtb.w	fp, r0
    9264:	4648      	mov	r0, r9
    9266:	47b8      	blx	r7
    9268:	2200      	movs	r2, #0
    926a:	4b36      	ldr	r3, [pc, #216]	; (9344 <main+0x2f0>)
    926c:	47b0      	blx	r6
    926e:	47a8      	blx	r5
    9270:	b2c0      	uxtb	r0, r0
    9272:	9001      	str	r0, [sp, #4]
    9274:	4650      	mov	r0, sl
    9276:	47b8      	blx	r7
    9278:	2200      	movs	r2, #0
    927a:	4b32      	ldr	r3, [pc, #200]	; (9344 <main+0x2f0>)
    927c:	47b0      	blx	r6
    927e:	47a8      	blx	r5
    9280:	b2c0      	uxtb	r0, r0
    9282:	9000      	str	r0, [sp, #0]
    9284:	465b      	mov	r3, fp
    9286:	2201      	movs	r2, #1
    9288:	4621      	mov	r1, r4
    928a:	4821      	ldr	r0, [pc, #132]	; (9310 <main+0x2bc>)
    928c:	4d2f      	ldr	r5, [pc, #188]	; (934c <main+0x2f8>)
    928e:	47a8      	blx	r5
					grid_led_set_max(&grid_led_state, i, 1, color_r*1   , color_g*1   , color_b*1);
    9290:	f8cd 9004 	str.w	r9, [sp, #4]
    9294:	f8cd a000 	str.w	sl, [sp]
    9298:	9b02      	ldr	r3, [sp, #8]
    929a:	2201      	movs	r2, #1
    929c:	4621      	mov	r1, r4
    929e:	481c      	ldr	r0, [pc, #112]	; (9310 <main+0x2bc>)
    92a0:	4c1c      	ldr	r4, [pc, #112]	; (9314 <main+0x2c0>)
    92a2:	47a0      	blx	r4
    92a4:	fa5f f488 	uxtb.w	r4, r8
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    92a8:	4819      	ldr	r0, [pc, #100]	; (9310 <main+0x2bc>)
    92aa:	4b29      	ldr	r3, [pc, #164]	; (9350 <main+0x2fc>)
    92ac:	4798      	blx	r3
    92ae:	f108 0801 	add.w	r8, r8, #1
    92b2:	42a0      	cmp	r0, r4
    92b4:	d8c3      	bhi.n	923e <main+0x1ea>
					
				}
		
			}
			
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    92b6:	4827      	ldr	r0, [pc, #156]	; (9354 <main+0x300>)
    92b8:	4b27      	ldr	r3, [pc, #156]	; (9358 <main+0x304>)
    92ba:	4798      	blx	r3
    92bc:	4607      	mov	r7, r0
    92be:	2400      	movs	r4, #0
	
			for (uint8_t i=0; i<16; i++){	
				//grid_led_set_color(i, 0, 255, 0);	
		
				grid_led_set_phase(&grid_led_state, i, 1, intensity);
    92c0:	2601      	movs	r6, #1
    92c2:	4d26      	ldr	r5, [pc, #152]	; (935c <main+0x308>)
    92c4:	463b      	mov	r3, r7
    92c6:	4632      	mov	r2, r6
    92c8:	b2e1      	uxtb	r1, r4
    92ca:	4811      	ldr	r0, [pc, #68]	; (9310 <main+0x2bc>)
    92cc:	47a8      	blx	r5
    92ce:	3401      	adds	r4, #1
			for (uint8_t i=0; i<16; i++){	
    92d0:	2c10      	cmp	r4, #16
    92d2:	d1f7      	bne.n	92c4 <main+0x270>
						



		
		grid_led_tick(&grid_led_state);
    92d4:	480e      	ldr	r0, [pc, #56]	; (9310 <main+0x2bc>)
    92d6:	4b22      	ldr	r3, [pc, #136]	; (9360 <main+0x30c>)
    92d8:	4798      	blx	r3
		
		while(grid_led_hardware_is_transfer_completed(&grid_led_state) != 1){
    92da:	4c22      	ldr	r4, [pc, #136]	; (9364 <main+0x310>)
    92dc:	480c      	ldr	r0, [pc, #48]	; (9310 <main+0x2bc>)
    92de:	47a0      	blx	r4
    92e0:	2801      	cmp	r0, #1
    92e2:	d1fb      	bne.n	92dc <main+0x288>
			
		}
		
		grid_led_render_all(&grid_led_state);
    92e4:	480a      	ldr	r0, [pc, #40]	; (9310 <main+0x2bc>)
    92e6:	4b20      	ldr	r3, [pc, #128]	; (9368 <main+0x314>)
    92e8:	4798      	blx	r3
				

					
		grid_led_hardware_start_transfer(&grid_led_state);
    92ea:	4809      	ldr	r0, [pc, #36]	; (9310 <main+0x2bc>)
    92ec:	4b1f      	ldr	r3, [pc, #124]	; (936c <main+0x318>)
    92ee:	4798      	blx	r3
		


		// IDLETASK	
		
		while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){
    92f0:	4c1f      	ldr	r4, [pc, #124]	; (9370 <main+0x31c>)
			delay_us(10);
    92f2:	4d20      	ldr	r5, [pc, #128]	; (9374 <main+0x320>)
    92f4:	9e03      	ldr	r6, [sp, #12]
		while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){
    92f6:	e041      	b.n	937c <main+0x328>
    92f8:	000002d1 	.word	0x000002d1
    92fc:	00009ed5 	.word	0x00009ed5
    9300:	0000a87d 	.word	0x0000a87d
    9304:	00001ff9 	.word	0x00001ff9
    9308:	0000b251 	.word	0x0000b251
    930c:	55555556 	.word	0x55555556
    9310:	20002b7c 	.word	0x20002b7c
    9314:	00001beb 	.word	0x00001beb
    9318:	41008000 	.word	0x41008000
    931c:	c0000004 	.word	0xc0000004
    9320:	00008ff1 	.word	0x00008ff1
    9324:	20001248 	.word	0x20001248
    9328:	00003991 	.word	0x00003991
    932c:	2000285c 	.word	0x2000285c
    9330:	20002220 	.word	0x20002220
    9334:	20001ef0 	.word	0x20001ef0
    9338:	00001b59 	.word	0x00001b59
    933c:	0000ab49 	.word	0x0000ab49
    9340:	0000ac15 	.word	0x0000ac15
    9344:	3fe00000 	.word	0x3fe00000
    9348:	0000b039 	.word	0x0000b039
    934c:	00001ba1 	.word	0x00001ba1
    9350:	00001b11 	.word	0x00001b11
    9354:	200018cc 	.word	0x200018cc
    9358:	00003649 	.word	0x00003649
    935c:	00001c35 	.word	0x00001c35
    9360:	00001b15 	.word	0x00001b15
    9364:	00001f8d 	.word	0x00001f8d
    9368:	00001f05 	.word	0x00001f05
    936c:	00001f61 	.word	0x00001f61
    9370:	00003629 	.word	0x00003629
    9374:	000040ad 	.word	0x000040ad
			delay_us(10);
    9378:	200a      	movs	r0, #10
    937a:	47a8      	blx	r5
		while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){
    937c:	4631      	mov	r1, r6
    937e:	4838      	ldr	r0, [pc, #224]	; (9460 <main+0x40c>)
    9380:	47a0      	blx	r4
    9382:	280f      	cmp	r0, #15
    9384:	d9f8      	bls.n	9378 <main+0x324>
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    9386:	4836      	ldr	r0, [pc, #216]	; (9460 <main+0x40c>)
    9388:	4b36      	ldr	r3, [pc, #216]	; (9464 <main+0x410>)
    938a:	4798      	blx	r3
    938c:	9003      	str	r0, [sp, #12]
		if (pingflag_active){
    938e:	4b36      	ldr	r3, [pc, #216]	; (9468 <main+0x414>)
    9390:	785b      	ldrb	r3, [r3, #1]
    9392:	b1eb      	cbz	r3, 93d0 <main+0x37c>
			if (pingflag%4 == 0){
    9394:	4b34      	ldr	r3, [pc, #208]	; (9468 <main+0x414>)
    9396:	781b      	ldrb	r3, [r3, #0]
    9398:	f013 0f03 	tst.w	r3, #3
    939c:	f43f af3f 	beq.w	921e <main+0x1ca>
			if (pingflag%4 == 1){
    93a0:	4b31      	ldr	r3, [pc, #196]	; (9468 <main+0x414>)
    93a2:	781b      	ldrb	r3, [r3, #0]
    93a4:	f003 0303 	and.w	r3, r3, #3
    93a8:	2b01      	cmp	r3, #1
    93aa:	f43f af3c 	beq.w	9226 <main+0x1d2>
			if (pingflag%4 == 2){
    93ae:	4b2e      	ldr	r3, [pc, #184]	; (9468 <main+0x414>)
    93b0:	781b      	ldrb	r3, [r3, #0]
    93b2:	f003 0303 	and.w	r3, r3, #3
    93b6:	2b02      	cmp	r3, #2
    93b8:	f43f af39 	beq.w	922e <main+0x1da>
			if (pingflag%4 == 3){
    93bc:	4b2a      	ldr	r3, [pc, #168]	; (9468 <main+0x414>)
    93be:	781b      	ldrb	r3, [r3, #0]
    93c0:	f003 0303 	and.w	r3, r3, #3
    93c4:	2b03      	cmp	r3, #3
    93c6:	f43f af36 	beq.w	9236 <main+0x1e2>
			pingflag_active = 0;
    93ca:	2200      	movs	r2, #0
    93cc:	4b26      	ldr	r3, [pc, #152]	; (9468 <main+0x414>)
    93ce:	705a      	strb	r2, [r3, #1]
		grid_port_receive_complete_task(&GRID_PORT_N);
    93d0:	4826      	ldr	r0, [pc, #152]	; (946c <main+0x418>)
    93d2:	4c27      	ldr	r4, [pc, #156]	; (9470 <main+0x41c>)
    93d4:	47a0      	blx	r4
		grid_port_receive_complete_task(&GRID_PORT_E);
    93d6:	4827      	ldr	r0, [pc, #156]	; (9474 <main+0x420>)
    93d8:	47a0      	blx	r4
		grid_port_receive_complete_task(&GRID_PORT_S);
    93da:	4827      	ldr	r0, [pc, #156]	; (9478 <main+0x424>)
    93dc:	47a0      	blx	r4
		grid_port_receive_complete_task(&GRID_PORT_W);
    93de:	4827      	ldr	r0, [pc, #156]	; (947c <main+0x428>)
    93e0:	47a0      	blx	r4
		grid_port_process_ui(&GRID_PORT_U);
    93e2:	4d27      	ldr	r5, [pc, #156]	; (9480 <main+0x42c>)
    93e4:	4628      	mov	r0, r5
    93e6:	4b27      	ldr	r3, [pc, #156]	; (9484 <main+0x430>)
    93e8:	4798      	blx	r3
		grid_port_process_inbound(&GRID_PORT_U); // Copy data from UI_RX to HOST_TX & north TX AND STUFF
    93ea:	4628      	mov	r0, r5
    93ec:	4c26      	ldr	r4, [pc, #152]	; (9488 <main+0x434>)
    93ee:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_N);		
    93f0:	481e      	ldr	r0, [pc, #120]	; (946c <main+0x418>)
    93f2:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_E);		
    93f4:	481f      	ldr	r0, [pc, #124]	; (9474 <main+0x420>)
    93f6:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_S);		
    93f8:	481f      	ldr	r0, [pc, #124]	; (9478 <main+0x424>)
    93fa:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_W);	
    93fc:	481f      	ldr	r0, [pc, #124]	; (947c <main+0x428>)
    93fe:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_N);
    9400:	481a      	ldr	r0, [pc, #104]	; (946c <main+0x418>)
    9402:	4c22      	ldr	r4, [pc, #136]	; (948c <main+0x438>)
    9404:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_E);
    9406:	481b      	ldr	r0, [pc, #108]	; (9474 <main+0x420>)
    9408:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_S);
    940a:	481b      	ldr	r0, [pc, #108]	; (9478 <main+0x424>)
    940c:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_W);
    940e:	481b      	ldr	r0, [pc, #108]	; (947c <main+0x428>)
    9410:	47a0      	blx	r4
		grid_port_process_outbound_usb(&GRID_PORT_H); // Send data from HOST_TX through USB
    9412:	481f      	ldr	r0, [pc, #124]	; (9490 <main+0x43c>)
    9414:	4b1f      	ldr	r3, [pc, #124]	; (9494 <main+0x440>)
    9416:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
    9418:	4628      	mov	r0, r5
    941a:	4b1f      	ldr	r3, [pc, #124]	; (9498 <main+0x444>)
    941c:	4798      	blx	r3
		if (grid_sys_state.alert_state){
    941e:	4b10      	ldr	r3, [pc, #64]	; (9460 <main+0x40c>)
    9420:	889b      	ldrh	r3, [r3, #4]
    9422:	2b00      	cmp	r3, #0
    9424:	f43f af56 	beq.w	92d4 <main+0x280>
			grid_sys_state.alert_state--;
    9428:	3b01      	subs	r3, #1
    942a:	4a0d      	ldr	r2, [pc, #52]	; (9460 <main+0x40c>)
    942c:	8093      	strh	r3, [r2, #4]
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
    942e:	4610      	mov	r0, r2
    9430:	4b1a      	ldr	r3, [pc, #104]	; (949c <main+0x448>)
    9432:	4798      	blx	r3
    9434:	2800      	cmp	r0, #0
    9436:	f43f af3e 	beq.w	92b6 <main+0x262>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
    943a:	4809      	ldr	r0, [pc, #36]	; (9460 <main+0x40c>)
    943c:	4b18      	ldr	r3, [pc, #96]	; (94a0 <main+0x44c>)
    943e:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    9440:	4807      	ldr	r0, [pc, #28]	; (9460 <main+0x40c>)
    9442:	4b18      	ldr	r3, [pc, #96]	; (94a4 <main+0x450>)
    9444:	4798      	blx	r3
    9446:	9002      	str	r0, [sp, #8]
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    9448:	4805      	ldr	r0, [pc, #20]	; (9460 <main+0x40c>)
    944a:	4b17      	ldr	r3, [pc, #92]	; (94a8 <main+0x454>)
    944c:	4798      	blx	r3
    944e:	4682      	mov	sl, r0
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    9450:	4803      	ldr	r0, [pc, #12]	; (9460 <main+0x40c>)
    9452:	4b16      	ldr	r3, [pc, #88]	; (94ac <main+0x458>)
    9454:	4798      	blx	r3
    9456:	4681      	mov	r9, r0
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    9458:	f04f 0800 	mov.w	r8, #0
    945c:	e722      	b.n	92a4 <main+0x250>
    945e:	bf00      	nop
    9460:	200018cc 	.word	0x200018cc
    9464:	00003625 	.word	0x00003625
    9468:	20000d7c 	.word	0x20000d7c
    946c:	20001248 	.word	0x20001248
    9470:	00008fc1 	.word	0x00008fc1
    9474:	2000285c 	.word	0x2000285c
    9478:	20002220 	.word	0x20002220
    947c:	20001ef0 	.word	0x20001ef0
    9480:	200015a4 	.word	0x200015a4
    9484:	00003b41 	.word	0x00003b41
    9488:	0000149d 	.word	0x0000149d
    948c:	00001a31 	.word	0x00001a31
    9490:	20002540 	.word	0x20002540
    9494:	00001625 	.word	0x00001625
    9498:	000019ed 	.word	0x000019ed
    949c:	0000363f 	.word	0x0000363f
    94a0:	00003643 	.word	0x00003643
    94a4:	000036af 	.word	0x000036af
    94a8:	000036b3 	.word	0x000036b3
    94ac:	000036b7 	.word	0x000036b7

000094b0 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    94b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    94b2:	b083      	sub	sp, #12
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    94b4:	780b      	ldrb	r3, [r1, #0]
    94b6:	f3c3 1441 	ubfx	r4, r3, #5, #2
    94ba:	2c01      	cmp	r4, #1
    94bc:	d15e      	bne.n	957c <cdcdf_acm_req+0xcc>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    94be:	888c      	ldrh	r4, [r1, #4]
    94c0:	4d35      	ldr	r5, [pc, #212]	; (9598 <cdcdf_acm_req+0xe8>)
    94c2:	782d      	ldrb	r5, [r5, #0]
    94c4:	42a5      	cmp	r5, r4
    94c6:	d003      	beq.n	94d0 <cdcdf_acm_req+0x20>
    94c8:	4d33      	ldr	r5, [pc, #204]	; (9598 <cdcdf_acm_req+0xe8>)
    94ca:	786d      	ldrb	r5, [r5, #1]
    94cc:	42a5      	cmp	r5, r4
    94ce:	d158      	bne.n	9582 <cdcdf_acm_req+0xd2>
    94d0:	4616      	mov	r6, r2
    94d2:	460c      	mov	r4, r1
    94d4:	4605      	mov	r5, r0
		if (req->bmRequestType & USB_EP_DIR_IN) {
    94d6:	f013 0f80 	tst.w	r3, #128	; 0x80
    94da:	d10c      	bne.n	94f6 <cdcdf_acm_req+0x46>
	uint16_t                   len      = req->wLength;
    94dc:	88cf      	ldrh	r7, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    94de:	4b2f      	ldr	r3, [pc, #188]	; (959c <cdcdf_acm_req+0xec>)
    94e0:	4798      	blx	r3
    94e2:	4601      	mov	r1, r0
	switch (req->bRequest) {
    94e4:	7863      	ldrb	r3, [r4, #1]
    94e6:	2b20      	cmp	r3, #32
    94e8:	d013      	beq.n	9512 <cdcdf_acm_req+0x62>
    94ea:	2b22      	cmp	r3, #34	; 0x22
    94ec:	d032      	beq.n	9554 <cdcdf_acm_req+0xa4>
		return ERR_INVALID_ARG;
    94ee:	f06f 000c 	mvn.w	r0, #12
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
    94f2:	b003      	add	sp, #12
    94f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (USB_DATA_STAGE == stage) {
    94f6:	2a01      	cmp	r2, #1
    94f8:	d046      	beq.n	9588 <cdcdf_acm_req+0xd8>
	switch (req->bRequest) {
    94fa:	784b      	ldrb	r3, [r1, #1]
    94fc:	2b21      	cmp	r3, #33	; 0x21
    94fe:	d145      	bne.n	958c <cdcdf_acm_req+0xdc>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    9500:	88cb      	ldrh	r3, [r1, #6]
    9502:	2b07      	cmp	r3, #7
    9504:	d145      	bne.n	9592 <cdcdf_acm_req+0xe2>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    9506:	2300      	movs	r3, #0
    9508:	2207      	movs	r2, #7
    950a:	4925      	ldr	r1, [pc, #148]	; (95a0 <cdcdf_acm_req+0xf0>)
    950c:	4c25      	ldr	r4, [pc, #148]	; (95a4 <cdcdf_acm_req+0xf4>)
    950e:	47a0      	blx	r4
    9510:	e7ef      	b.n	94f2 <cdcdf_acm_req+0x42>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    9512:	2f07      	cmp	r7, #7
    9514:	d12b      	bne.n	956e <cdcdf_acm_req+0xbe>
		if (USB_SETUP_STAGE == stage) {
    9516:	b1be      	cbz	r6, 9548 <cdcdf_acm_req+0x98>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    9518:	6800      	ldr	r0, [r0, #0]
    951a:	9000      	str	r0, [sp, #0]
    951c:	888a      	ldrh	r2, [r1, #4]
    951e:	798b      	ldrb	r3, [r1, #6]
    9520:	f8ad 2004 	strh.w	r2, [sp, #4]
    9524:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    9528:	4b1b      	ldr	r3, [pc, #108]	; (9598 <cdcdf_acm_req+0xe8>)
    952a:	691b      	ldr	r3, [r3, #16]
    952c:	b113      	cbz	r3, 9534 <cdcdf_acm_req+0x84>
    952e:	4668      	mov	r0, sp
    9530:	4798      	blx	r3
    9532:	b1f8      	cbz	r0, 9574 <cdcdf_acm_req+0xc4>
				usbd_cdc_line_coding = line_coding_tmp;
    9534:	4b18      	ldr	r3, [pc, #96]	; (9598 <cdcdf_acm_req+0xe8>)
    9536:	aa02      	add	r2, sp, #8
    9538:	e912 0003 	ldmdb	r2, {r0, r1}
    953c:	6098      	str	r0, [r3, #8]
    953e:	8199      	strh	r1, [r3, #12]
    9540:	0c09      	lsrs	r1, r1, #16
    9542:	7399      	strb	r1, [r3, #14]
			return ERR_NONE;
    9544:	2000      	movs	r0, #0
    9546:	e7d4      	b.n	94f2 <cdcdf_acm_req+0x42>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    9548:	2300      	movs	r3, #0
    954a:	2207      	movs	r2, #7
    954c:	4628      	mov	r0, r5
    954e:	4c15      	ldr	r4, [pc, #84]	; (95a4 <cdcdf_acm_req+0xf4>)
    9550:	47a0      	blx	r4
    9552:	e7ce      	b.n	94f2 <cdcdf_acm_req+0x42>
		usbdc_xfer(0, NULL, 0, 0);
    9554:	2300      	movs	r3, #0
    9556:	461a      	mov	r2, r3
    9558:	4619      	mov	r1, r3
    955a:	4618      	mov	r0, r3
    955c:	4d11      	ldr	r5, [pc, #68]	; (95a4 <cdcdf_acm_req+0xf4>)
    955e:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    9560:	4b0d      	ldr	r3, [pc, #52]	; (9598 <cdcdf_acm_req+0xe8>)
    9562:	695b      	ldr	r3, [r3, #20]
    9564:	b143      	cbz	r3, 9578 <cdcdf_acm_req+0xc8>
			cdcdf_acm_notify_state(req->wValue);
    9566:	8860      	ldrh	r0, [r4, #2]
    9568:	4798      	blx	r3
		return ERR_NONE;
    956a:	2000      	movs	r0, #0
    956c:	e7c1      	b.n	94f2 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    956e:	f04f 30ff 	mov.w	r0, #4294967295
    9572:	e7be      	b.n	94f2 <cdcdf_acm_req+0x42>
			return ERR_NONE;
    9574:	2000      	movs	r0, #0
    9576:	e7bc      	b.n	94f2 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    9578:	2000      	movs	r0, #0
			return cdcdf_acm_set_req(ep, req, stage);
    957a:	e7ba      	b.n	94f2 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    957c:	f06f 0009 	mvn.w	r0, #9
    9580:	e7b7      	b.n	94f2 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    9582:	f06f 0009 	mvn.w	r0, #9
    9586:	e7b4      	b.n	94f2 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    9588:	2000      	movs	r0, #0
    958a:	e7b2      	b.n	94f2 <cdcdf_acm_req+0x42>
		return ERR_INVALID_ARG;
    958c:	f06f 000c 	mvn.w	r0, #12
    9590:	e7af      	b.n	94f2 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    9592:	f04f 30ff 	mov.w	r0, #4294967295
    9596:	e7ac      	b.n	94f2 <cdcdf_acm_req+0x42>
    9598:	20000dc0 	.word	0x20000dc0
    959c:	0000a5f9 	.word	0x0000a5f9
    95a0:	20000dc8 	.word	0x20000dc8
    95a4:	0000a0d5 	.word	0x0000a0d5

000095a8 <cdcdf_acm_ctrl>:
{
    95a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    95ac:	b083      	sub	sp, #12
    95ae:	4616      	mov	r6, r2
	switch (ctrl) {
    95b0:	2901      	cmp	r1, #1
    95b2:	d066      	beq.n	9682 <cdcdf_acm_ctrl+0xda>
    95b4:	b141      	cbz	r1, 95c8 <cdcdf_acm_ctrl+0x20>
		return ERR_INVALID_ARG;
    95b6:	2902      	cmp	r1, #2
    95b8:	bf0c      	ite	eq
    95ba:	f06f 001a 	mvneq.w	r0, #26
    95be:	f06f 000c 	mvnne.w	r0, #12
}
    95c2:	b003      	add	sp, #12
    95c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    95c8:	f8d0 a008 	ldr.w	sl, [r0, #8]
	ifc = desc->sod;
    95cc:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    95ce:	2800      	cmp	r0, #0
    95d0:	f000 8085 	beq.w	96de <cdcdf_acm_ctrl+0x136>
    95d4:	f10a 3bff 	add.w	fp, sl, #4294967295
    95d8:	f10a 0301 	add.w	r3, sl, #1
    95dc:	9300      	str	r3, [sp, #0]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    95de:	4f46      	ldr	r7, [pc, #280]	; (96f8 <cdcdf_acm_ctrl+0x150>)
				usb_d_ep_enable(func_data->func_ep_out);
    95e0:	f8df 9124 	ldr.w	r9, [pc, #292]	; 9708 <cdcdf_acm_ctrl+0x160>
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    95e4:	f8df 8124 	ldr.w	r8, [pc, #292]	; 970c <cdcdf_acm_ctrl+0x164>
		ifc_desc.bInterfaceNumber = ifc[2];
    95e8:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    95ea:	7943      	ldrb	r3, [r0, #5]
    95ec:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    95f0:	2b02      	cmp	r3, #2
    95f2:	d002      	beq.n	95fa <cdcdf_acm_ctrl+0x52>
			return ERR_NOT_FOUND;
    95f4:	f06f 0009 	mvn.w	r0, #9
    95f8:	e7e3      	b.n	95c2 <cdcdf_acm_ctrl+0x1a>
    95fa:	f10b 0b01 	add.w	fp, fp, #1
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    95fe:	f89b 3000 	ldrb.w	r3, [fp]
    9602:	429a      	cmp	r2, r3
    9604:	d06e      	beq.n	96e4 <cdcdf_acm_ctrl+0x13c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    9606:	2bff      	cmp	r3, #255	; 0xff
    9608:	d16f      	bne.n	96ea <cdcdf_acm_ctrl+0x142>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    960a:	f88b 2000 	strb.w	r2, [fp]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    960e:	2205      	movs	r2, #5
    9610:	6871      	ldr	r1, [r6, #4]
    9612:	4b3a      	ldr	r3, [pc, #232]	; (96fc <cdcdf_acm_ctrl+0x154>)
    9614:	4798      	blx	r3
		while (NULL != ep) {
    9616:	4604      	mov	r4, r0
    9618:	b1f8      	cbz	r0, 965a <cdcdf_acm_ctrl+0xb2>
    961a:	f8cd b004 	str.w	fp, [sp, #4]
			ep_desc.bEndpointAddress = ep[2];
    961e:	78a5      	ldrb	r5, [r4, #2]
 *  \param[in] ptr Byte pointer to the address to get data
 *  \return a 16-bit word
 */
static inline uint16_t usb_get_u16(const uint8_t *ptr)
{
	return (ptr[0] + (ptr[1] << 8));
    9620:	7963      	ldrb	r3, [r4, #5]
    9622:	7922      	ldrb	r2, [r4, #4]
    9624:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    9628:	b292      	uxth	r2, r2
    962a:	78e1      	ldrb	r1, [r4, #3]
    962c:	4628      	mov	r0, r5
    962e:	47b8      	blx	r7
    9630:	2800      	cmp	r0, #0
    9632:	d15d      	bne.n	96f0 <cdcdf_acm_ctrl+0x148>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    9634:	f015 0f80 	tst.w	r5, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    9638:	bf14      	ite	ne
    963a:	f88b 5002 	strbne.w	r5, [fp, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    963e:	f88a 5004 	strbeq.w	r5, [sl, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    9642:	4628      	mov	r0, r5
    9644:	47c8      	blx	r9
			desc->sod = ep;
    9646:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    9648:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    964a:	6871      	ldr	r1, [r6, #4]
    964c:	4420      	add	r0, r4
    964e:	47c0      	blx	r8
		while (NULL != ep) {
    9650:	4604      	mov	r4, r0
    9652:	2800      	cmp	r0, #0
    9654:	d1e3      	bne.n	961e <cdcdf_acm_ctrl+0x76>
    9656:	f8dd b004 	ldr.w	fp, [sp, #4]
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    965a:	6833      	ldr	r3, [r6, #0]
    965c:	7818      	ldrb	r0, [r3, #0]
    965e:	2204      	movs	r2, #4
    9660:	6871      	ldr	r1, [r6, #4]
    9662:	4418      	add	r0, r3
    9664:	4b25      	ldr	r3, [pc, #148]	; (96fc <cdcdf_acm_ctrl+0x154>)
    9666:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    9668:	9b00      	ldr	r3, [sp, #0]
    966a:	459b      	cmp	fp, r3
    966c:	d004      	beq.n	9678 <cdcdf_acm_ctrl+0xd0>
		if (NULL == ifc) {
    966e:	2800      	cmp	r0, #0
    9670:	d1ba      	bne.n	95e8 <cdcdf_acm_ctrl+0x40>
			return ERR_NOT_FOUND;
    9672:	f06f 0009 	mvn.w	r0, #9
    9676:	e7a4      	b.n	95c2 <cdcdf_acm_ctrl+0x1a>
	_cdcdf_acm_funcd.enabled = true;
    9678:	2201      	movs	r2, #1
    967a:	4b21      	ldr	r3, [pc, #132]	; (9700 <cdcdf_acm_ctrl+0x158>)
    967c:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
    967e:	2000      	movs	r0, #0
    9680:	e79f      	b.n	95c2 <cdcdf_acm_ctrl+0x1a>
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    9682:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    9684:	b142      	cbz	r2, 9698 <cdcdf_acm_ctrl+0xf0>
		ifc_desc.bInterfaceClass = desc->sod[5];
    9686:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    9688:	795b      	ldrb	r3, [r3, #5]
    968a:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    968e:	2b02      	cmp	r3, #2
    9690:	d002      	beq.n	9698 <cdcdf_acm_ctrl+0xf0>
			return ERR_NOT_FOUND;
    9692:	f06f 0009 	mvn.w	r0, #9
    9696:	e794      	b.n	95c2 <cdcdf_acm_ctrl+0x1a>
		if (func_data->func_iface[i] == 0xFF) {
    9698:	7823      	ldrb	r3, [r4, #0]
    969a:	2bff      	cmp	r3, #255	; 0xff
    969c:	d008      	beq.n	96b0 <cdcdf_acm_ctrl+0x108>
			func_data->func_iface[i] = 0xFF;
    969e:	23ff      	movs	r3, #255	; 0xff
    96a0:	7023      	strb	r3, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
    96a2:	78a0      	ldrb	r0, [r4, #2]
    96a4:	4298      	cmp	r0, r3
    96a6:	d003      	beq.n	96b0 <cdcdf_acm_ctrl+0x108>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    96a8:	4b16      	ldr	r3, [pc, #88]	; (9704 <cdcdf_acm_ctrl+0x15c>)
    96aa:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    96ac:	23ff      	movs	r3, #255	; 0xff
    96ae:	70a3      	strb	r3, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
    96b0:	7863      	ldrb	r3, [r4, #1]
    96b2:	2bff      	cmp	r3, #255	; 0xff
    96b4:	d008      	beq.n	96c8 <cdcdf_acm_ctrl+0x120>
			func_data->func_iface[i] = 0xFF;
    96b6:	23ff      	movs	r3, #255	; 0xff
    96b8:	7063      	strb	r3, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
    96ba:	78e0      	ldrb	r0, [r4, #3]
    96bc:	4298      	cmp	r0, r3
    96be:	d003      	beq.n	96c8 <cdcdf_acm_ctrl+0x120>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    96c0:	4b10      	ldr	r3, [pc, #64]	; (9704 <cdcdf_acm_ctrl+0x15c>)
    96c2:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    96c4:	23ff      	movs	r3, #255	; 0xff
    96c6:	70e3      	strb	r3, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
    96c8:	7920      	ldrb	r0, [r4, #4]
    96ca:	28ff      	cmp	r0, #255	; 0xff
    96cc:	d003      	beq.n	96d6 <cdcdf_acm_ctrl+0x12e>
		usb_d_ep_deinit(func_data->func_ep_out);
    96ce:	4b0d      	ldr	r3, [pc, #52]	; (9704 <cdcdf_acm_ctrl+0x15c>)
    96d0:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    96d2:	23ff      	movs	r3, #255	; 0xff
    96d4:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
    96d6:	2000      	movs	r0, #0
    96d8:	4b09      	ldr	r3, [pc, #36]	; (9700 <cdcdf_acm_ctrl+0x158>)
    96da:	7158      	strb	r0, [r3, #5]
    96dc:	e771      	b.n	95c2 <cdcdf_acm_ctrl+0x1a>
			return ERR_NOT_FOUND;
    96de:	f06f 0009 	mvn.w	r0, #9
    96e2:	e76e      	b.n	95c2 <cdcdf_acm_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
    96e4:	f06f 0011 	mvn.w	r0, #17
    96e8:	e76b      	b.n	95c2 <cdcdf_acm_ctrl+0x1a>
				return ERR_NO_RESOURCE;
    96ea:	f06f 001b 	mvn.w	r0, #27
    96ee:	e768      	b.n	95c2 <cdcdf_acm_ctrl+0x1a>
				return ERR_NOT_INITIALIZED;
    96f0:	f06f 0013 	mvn.w	r0, #19
    96f4:	e765      	b.n	95c2 <cdcdf_acm_ctrl+0x1a>
    96f6:	bf00      	nop
    96f8:	00004f41 	.word	0x00004f41
    96fc:	0000a619 	.word	0x0000a619
    9700:	20000dc0 	.word	0x20000dc0
    9704:	00004fa9 	.word	0x00004fa9
    9708:	00004fd5 	.word	0x00004fd5
    970c:	0000a653 	.word	0x0000a653

00009710 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    9710:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    9712:	4b0a      	ldr	r3, [pc, #40]	; (973c <cdcdf_acm_init+0x2c>)
    9714:	4798      	blx	r3
    9716:	2801      	cmp	r0, #1
    9718:	d80c      	bhi.n	9734 <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    971a:	4809      	ldr	r0, [pc, #36]	; (9740 <cdcdf_acm_init+0x30>)
    971c:	4b09      	ldr	r3, [pc, #36]	; (9744 <cdcdf_acm_init+0x34>)
    971e:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    9720:	6200      	str	r0, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    9722:	3018      	adds	r0, #24
    9724:	4b08      	ldr	r3, [pc, #32]	; (9748 <cdcdf_acm_init+0x38>)
    9726:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    9728:	4908      	ldr	r1, [pc, #32]	; (974c <cdcdf_acm_init+0x3c>)
    972a:	2001      	movs	r0, #1
    972c:	4b08      	ldr	r3, [pc, #32]	; (9750 <cdcdf_acm_init+0x40>)
    972e:	4798      	blx	r3
	return ERR_NONE;
    9730:	2000      	movs	r0, #0
    9732:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    9734:	f06f 0010 	mvn.w	r0, #16
}
    9738:	bd08      	pop	{r3, pc}
    973a:	bf00      	nop
    973c:	0000a605 	.word	0x0000a605
    9740:	20000dc0 	.word	0x20000dc0
    9744:	000095a9 	.word	0x000095a9
    9748:	0000a5a5 	.word	0x0000a5a5
    974c:	20000398 	.word	0x20000398
    9750:	0000a511 	.word	0x0000a511

00009754 <cdcdf_acm_write>:
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
    9754:	4b07      	ldr	r3, [pc, #28]	; (9774 <cdcdf_acm_write+0x20>)
	if (!cdcdf_acm_is_enabled()) {
    9756:	795b      	ldrb	r3, [r3, #5]
    9758:	b143      	cbz	r3, 976c <cdcdf_acm_write+0x18>
{
    975a:	b510      	push	{r4, lr}
    975c:	460a      	mov	r2, r1
    975e:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    9760:	2301      	movs	r3, #1
    9762:	4804      	ldr	r0, [pc, #16]	; (9774 <cdcdf_acm_write+0x20>)
    9764:	78c0      	ldrb	r0, [r0, #3]
    9766:	4c04      	ldr	r4, [pc, #16]	; (9778 <cdcdf_acm_write+0x24>)
    9768:	47a0      	blx	r4
    976a:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    976c:	f06f 0010 	mvn.w	r0, #16
    9770:	4770      	bx	lr
    9772:	bf00      	nop
    9774:	20000dc0 	.word	0x20000dc0
    9778:	0000a0d5 	.word	0x0000a0d5

0000977c <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    977c:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    977e:	780b      	ldrb	r3, [r1, #0]
    9780:	2b81      	cmp	r3, #129	; 0x81
    9782:	d010      	beq.n	97a6 <hid_keyboard_req+0x2a>
		return hid_keyboard_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    9784:	f3c3 1341 	ubfx	r3, r3, #5, #2
    9788:	2b01      	cmp	r3, #1
    978a:	d13f      	bne.n	980c <hid_keyboard_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
    978c:	888a      	ldrh	r2, [r1, #4]
    978e:	4b22      	ldr	r3, [pc, #136]	; (9818 <hid_keyboard_req+0x9c>)
    9790:	7b1b      	ldrb	r3, [r3, #12]
    9792:	429a      	cmp	r2, r3
    9794:	d13d      	bne.n	9812 <hid_keyboard_req+0x96>
			switch (req->bRequest) {
    9796:	784b      	ldrb	r3, [r1, #1]
    9798:	2b03      	cmp	r3, #3
    979a:	d028      	beq.n	97ee <hid_keyboard_req+0x72>
    979c:	2b0b      	cmp	r3, #11
    979e:	d02c      	beq.n	97fa <hid_keyboard_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_keyboard_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    97a0:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    97a4:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    97a6:	784b      	ldrb	r3, [r1, #1]
    97a8:	2b06      	cmp	r3, #6
    97aa:	d002      	beq.n	97b2 <hid_keyboard_req+0x36>
			return ERR_NOT_FOUND;
    97ac:	f06f 0009 	mvn.w	r0, #9
    97b0:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    97b2:	888a      	ldrh	r2, [r1, #4]
    97b4:	4b18      	ldr	r3, [pc, #96]	; (9818 <hid_keyboard_req+0x9c>)
    97b6:	7b1b      	ldrb	r3, [r3, #12]
    97b8:	429a      	cmp	r2, r3
    97ba:	d002      	beq.n	97c2 <hid_keyboard_req+0x46>
			return ERR_NOT_FOUND;
    97bc:	f06f 0009 	mvn.w	r0, #9
    97c0:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    97c2:	884b      	ldrh	r3, [r1, #2]
    97c4:	0a1b      	lsrs	r3, r3, #8
    97c6:	2b21      	cmp	r3, #33	; 0x21
    97c8:	d004      	beq.n	97d4 <hid_keyboard_req+0x58>
    97ca:	2b22      	cmp	r3, #34	; 0x22
    97cc:	d009      	beq.n	97e2 <hid_keyboard_req+0x66>
		return ERR_INVALID_ARG;
    97ce:	f06f 000c 	mvn.w	r0, #12
    97d2:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
    97d4:	4b10      	ldr	r3, [pc, #64]	; (9818 <hid_keyboard_req+0x9c>)
    97d6:	6819      	ldr	r1, [r3, #0]
    97d8:	2300      	movs	r3, #0
    97da:	780a      	ldrb	r2, [r1, #0]
    97dc:	4c0f      	ldr	r4, [pc, #60]	; (981c <hid_keyboard_req+0xa0>)
    97de:	47a0      	blx	r4
    97e0:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
    97e2:	2300      	movs	r3, #0
    97e4:	223b      	movs	r2, #59	; 0x3b
    97e6:	490e      	ldr	r1, [pc, #56]	; (9820 <hid_keyboard_req+0xa4>)
    97e8:	4c0c      	ldr	r4, [pc, #48]	; (981c <hid_keyboard_req+0xa0>)
    97ea:	47a0      	blx	r4
    97ec:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
    97ee:	2300      	movs	r3, #0
    97f0:	2201      	movs	r2, #1
    97f2:	490c      	ldr	r1, [pc, #48]	; (9824 <hid_keyboard_req+0xa8>)
    97f4:	4c09      	ldr	r4, [pc, #36]	; (981c <hid_keyboard_req+0xa0>)
    97f6:	47a0      	blx	r4
    97f8:	bd10      	pop	{r4, pc}
				_hiddf_keyboard_funcd.protocol = req->wValue;
    97fa:	884a      	ldrh	r2, [r1, #2]
    97fc:	4b06      	ldr	r3, [pc, #24]	; (9818 <hid_keyboard_req+0x9c>)
    97fe:	73da      	strb	r2, [r3, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
    9800:	2300      	movs	r3, #0
    9802:	461a      	mov	r2, r3
    9804:	4619      	mov	r1, r3
    9806:	4c05      	ldr	r4, [pc, #20]	; (981c <hid_keyboard_req+0xa0>)
    9808:	47a0      	blx	r4
    980a:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    980c:	f06f 0009 	mvn.w	r0, #9
    9810:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    9812:	f06f 0009 	mvn.w	r0, #9
    9816:	bd10      	pop	{r4, pc}
    9818:	20000de4 	.word	0x20000de4
    981c:	0000a0d5 	.word	0x0000a0d5
    9820:	0000c100 	.word	0x0000c100
    9824:	20000df3 	.word	0x20000df3

00009828 <hid_keyboard_ctrl>:
{
    9828:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    982c:	4614      	mov	r4, r2
	switch (ctrl) {
    982e:	2901      	cmp	r1, #1
    9830:	d050      	beq.n	98d4 <hid_keyboard_ctrl+0xac>
    9832:	b141      	cbz	r1, 9846 <hid_keyboard_ctrl+0x1e>
		return ERR_INVALID_ARG;
    9834:	2902      	cmp	r1, #2
    9836:	bf0c      	ite	eq
    9838:	f06f 051a 	mvneq.w	r5, #26
    983c:	f06f 050c 	mvnne.w	r5, #12
}
    9840:	4628      	mov	r0, r5
    9842:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    9846:	f8d0 8008 	ldr.w	r8, [r0, #8]
	ifc = desc->sod;
    984a:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    984c:	2b00      	cmp	r3, #0
    984e:	d05e      	beq.n	990e <hid_keyboard_ctrl+0xe6>
	ifc_desc.bInterfaceNumber = ifc[2];
    9850:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    9852:	795b      	ldrb	r3, [r3, #5]
    9854:	2b03      	cmp	r3, #3
    9856:	d15d      	bne.n	9914 <hid_keyboard_ctrl+0xec>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    9858:	f898 300c 	ldrb.w	r3, [r8, #12]
    985c:	429a      	cmp	r2, r3
    985e:	d05c      	beq.n	991a <hid_keyboard_ctrl+0xf2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    9860:	2bff      	cmp	r3, #255	; 0xff
    9862:	d15d      	bne.n	9920 <hid_keyboard_ctrl+0xf8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    9864:	f888 200c 	strb.w	r2, [r8, #12]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    9868:	6823      	ldr	r3, [r4, #0]
    986a:	7818      	ldrb	r0, [r3, #0]
    986c:	2221      	movs	r2, #33	; 0x21
    986e:	6861      	ldr	r1, [r4, #4]
    9870:	4418      	add	r0, r3
    9872:	4b31      	ldr	r3, [pc, #196]	; (9938 <hid_keyboard_ctrl+0x110>)
    9874:	4798      	blx	r3
    9876:	4b31      	ldr	r3, [pc, #196]	; (993c <hid_keyboard_ctrl+0x114>)
    9878:	6018      	str	r0, [r3, #0]
    987a:	2602      	movs	r6, #2
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    987c:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 9944 <hid_keyboard_ctrl+0x11c>
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    9880:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 9948 <hid_keyboard_ctrl+0x120>
				usb_d_ep_enable(func_data->func_ep_out);
    9884:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 994c <hid_keyboard_ctrl+0x124>
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    9888:	6823      	ldr	r3, [r4, #0]
    988a:	7818      	ldrb	r0, [r3, #0]
    988c:	6861      	ldr	r1, [r4, #4]
    988e:	4418      	add	r0, r3
    9890:	47c8      	blx	r9
		desc->sod = ep;
    9892:	6020      	str	r0, [r4, #0]
		if (NULL != ep) {
    9894:	2800      	cmp	r0, #0
    9896:	d046      	beq.n	9926 <hid_keyboard_ctrl+0xfe>
			ep_desc.bEndpointAddress = ep[2];
    9898:	7887      	ldrb	r7, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    989a:	7943      	ldrb	r3, [r0, #5]
    989c:	7902      	ldrb	r2, [r0, #4]
    989e:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    98a2:	b292      	uxth	r2, r2
    98a4:	78c1      	ldrb	r1, [r0, #3]
    98a6:	4638      	mov	r0, r7
    98a8:	47d0      	blx	sl
    98aa:	4605      	mov	r5, r0
    98ac:	2800      	cmp	r0, #0
    98ae:	d13d      	bne.n	992c <hid_keyboard_ctrl+0x104>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    98b0:	f017 0f80 	tst.w	r7, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
    98b4:	bf14      	ite	ne
    98b6:	f888 700d 	strbne.w	r7, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    98ba:	f888 700e 	strbeq.w	r7, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
    98be:	4638      	mov	r0, r7
    98c0:	47d8      	blx	fp
    98c2:	3e01      	subs	r6, #1
	for (i = 0; i < 2; i++) {
    98c4:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
    98c8:	d1de      	bne.n	9888 <hid_keyboard_ctrl+0x60>
	_hiddf_keyboard_funcd.protocol = 1;
    98ca:	4b1c      	ldr	r3, [pc, #112]	; (993c <hid_keyboard_ctrl+0x114>)
    98cc:	2201      	movs	r2, #1
    98ce:	73da      	strb	r2, [r3, #15]
	_hiddf_keyboard_funcd.enabled  = true;
    98d0:	741a      	strb	r2, [r3, #16]
    98d2:	e7b5      	b.n	9840 <hid_keyboard_ctrl+0x18>
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    98d4:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    98d6:	b11a      	cbz	r2, 98e0 <hid_keyboard_ctrl+0xb8>
		ifc_desc.bInterfaceClass = desc->sod[5];
    98d8:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    98da:	795b      	ldrb	r3, [r3, #5]
    98dc:	2b03      	cmp	r3, #3
    98de:	d128      	bne.n	9932 <hid_keyboard_ctrl+0x10a>
	if (func_data->func_iface != 0xFF) {
    98e0:	7b2b      	ldrb	r3, [r5, #12]
    98e2:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    98e4:	bf1c      	itt	ne
    98e6:	23ff      	movne	r3, #255	; 0xff
    98e8:	732b      	strbne	r3, [r5, #12]
	if (func_data->func_ep_in != 0xFF) {
    98ea:	7b68      	ldrb	r0, [r5, #13]
    98ec:	28ff      	cmp	r0, #255	; 0xff
    98ee:	d003      	beq.n	98f8 <hid_keyboard_ctrl+0xd0>
		usb_d_ep_deinit(func_data->func_ep_in);
    98f0:	4b13      	ldr	r3, [pc, #76]	; (9940 <hid_keyboard_ctrl+0x118>)
    98f2:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    98f4:	23ff      	movs	r3, #255	; 0xff
    98f6:	736b      	strb	r3, [r5, #13]
	if (func_data->func_ep_out != 0xFF) {
    98f8:	7ba8      	ldrb	r0, [r5, #14]
    98fa:	28ff      	cmp	r0, #255	; 0xff
    98fc:	d003      	beq.n	9906 <hid_keyboard_ctrl+0xde>
		usb_d_ep_deinit(func_data->func_ep_out);
    98fe:	4b10      	ldr	r3, [pc, #64]	; (9940 <hid_keyboard_ctrl+0x118>)
    9900:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    9902:	23ff      	movs	r3, #255	; 0xff
    9904:	73ab      	strb	r3, [r5, #14]
	_hiddf_keyboard_funcd.enabled = false;
    9906:	2500      	movs	r5, #0
    9908:	4b0c      	ldr	r3, [pc, #48]	; (993c <hid_keyboard_ctrl+0x114>)
    990a:	741d      	strb	r5, [r3, #16]
    990c:	e798      	b.n	9840 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    990e:	f06f 0509 	mvn.w	r5, #9
    9912:	e795      	b.n	9840 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    9914:	f06f 0509 	mvn.w	r5, #9
    9918:	e792      	b.n	9840 <hid_keyboard_ctrl+0x18>
			return ERR_ALREADY_INITIALIZED;
    991a:	f06f 0511 	mvn.w	r5, #17
    991e:	e78f      	b.n	9840 <hid_keyboard_ctrl+0x18>
			return ERR_NO_RESOURCE;
    9920:	f06f 051b 	mvn.w	r5, #27
    9924:	e78c      	b.n	9840 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    9926:	f06f 0509 	mvn.w	r5, #9
    992a:	e789      	b.n	9840 <hid_keyboard_ctrl+0x18>
				return ERR_NOT_INITIALIZED;
    992c:	f06f 0513 	mvn.w	r5, #19
    9930:	e786      	b.n	9840 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    9932:	f06f 0509 	mvn.w	r5, #9
    9936:	e783      	b.n	9840 <hid_keyboard_ctrl+0x18>
    9938:	0000a619 	.word	0x0000a619
    993c:	20000de4 	.word	0x20000de4
    9940:	00004fa9 	.word	0x00004fa9
    9944:	0000a653 	.word	0x0000a653
    9948:	00004f41 	.word	0x00004f41
    994c:	00004fd5 	.word	0x00004fd5

00009950 <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
    9950:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    9952:	4b0a      	ldr	r3, [pc, #40]	; (997c <hiddf_keyboard_init+0x2c>)
    9954:	4798      	blx	r3
    9956:	2801      	cmp	r0, #1
    9958:	d80c      	bhi.n	9974 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
    995a:	4809      	ldr	r0, [pc, #36]	; (9980 <hiddf_keyboard_init+0x30>)
    995c:	4b09      	ldr	r3, [pc, #36]	; (9984 <hiddf_keyboard_init+0x34>)
    995e:	6183      	str	r3, [r0, #24]
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
    9960:	61c0      	str	r0, [r0, #28]

	usbdc_register_function(&_hiddf_keyboard);
    9962:	3014      	adds	r0, #20
    9964:	4b08      	ldr	r3, [pc, #32]	; (9988 <hiddf_keyboard_init+0x38>)
    9966:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
    9968:	4908      	ldr	r1, [pc, #32]	; (998c <hiddf_keyboard_init+0x3c>)
    996a:	2001      	movs	r0, #1
    996c:	4b08      	ldr	r3, [pc, #32]	; (9990 <hiddf_keyboard_init+0x40>)
    996e:	4798      	blx	r3
	return ERR_NONE;
    9970:	2000      	movs	r0, #0
    9972:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    9974:	f06f 0010 	mvn.w	r0, #16
}
    9978:	bd08      	pop	{r3, pc}
    997a:	bf00      	nop
    997c:	0000a605 	.word	0x0000a605
    9980:	20000de4 	.word	0x20000de4
    9984:	00009829 	.word	0x00009829
    9988:	0000a5a5 	.word	0x0000a5a5
    998c:	200003a0 	.word	0x200003a0
    9990:	0000a511 	.word	0x0000a511

00009994 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
    9994:	b538      	push	{r3, r4, r5, lr}
	return _hiddf_keyboard_funcd.enabled;
    9996:	4b26      	ldr	r3, [pc, #152]	; (9a30 <hiddf_keyboard_keys_state_change+0x9c>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
    9998:	7c1b      	ldrb	r3, [r3, #16]
    999a:	2b00      	cmp	r3, #0
    999c:	d045      	beq.n	9a2a <hiddf_keyboard_keys_state_change+0x96>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
    999e:	4a24      	ldr	r2, [pc, #144]	; (9a30 <hiddf_keyboard_keys_state_change+0x9c>)
    99a0:	2300      	movs	r3, #0
    99a2:	6053      	str	r3, [r2, #4]
    99a4:	6093      	str	r3, [r2, #8]
	modifier_keys = 0;

	for (i = 0; i < keys_count; i++) {
    99a6:	b329      	cbz	r1, 99f4 <hiddf_keyboard_keys_state_change+0x60>
    99a8:	4603      	mov	r3, r0
    99aa:	1e4d      	subs	r5, r1, #1
    99ac:	b2ed      	uxtb	r5, r5
    99ae:	3501      	adds	r5, #1
    99b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    99b4:	4405      	add	r5, r0
    99b6:	2200      	movs	r2, #0
    99b8:	e002      	b.n	99c0 <hiddf_keyboard_keys_state_change+0x2c>
    99ba:	3303      	adds	r3, #3
    99bc:	42ab      	cmp	r3, r5
    99be:	d005      	beq.n	99cc <hiddf_keyboard_keys_state_change+0x38>
		if (true == keys_desc[i].b_modifier) {
    99c0:	785c      	ldrb	r4, [r3, #1]
    99c2:	2c00      	cmp	r4, #0
    99c4:	d0f9      	beq.n	99ba <hiddf_keyboard_keys_state_change+0x26>
			modifier_keys++;
    99c6:	3201      	adds	r2, #1
    99c8:	b2d2      	uxtb	r2, r2
    99ca:	e7f6      	b.n	99ba <hiddf_keyboard_keys_state_change+0x26>
		}
	}

	regular_keys = keys_count - modifier_keys;
    99cc:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
    99ce:	b2d2      	uxtb	r2, r2
    99d0:	2a06      	cmp	r2, #6
    99d2:	d809      	bhi.n	99e8 <hiddf_keyboard_keys_state_change+0x54>
    99d4:	4603      	mov	r3, r0
    99d6:	1e4a      	subs	r2, r1, #1
    99d8:	b2d2      	uxtb	r2, r2
    99da:	3201      	adds	r2, #1
    99dc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    99e0:	4410      	add	r0, r2
    99e2:	2402      	movs	r4, #2
		for (j = 0; j < keys_count; j++) {
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
				if (true == keys_desc[j].b_modifier) {
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
				} else {
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    99e4:	4d12      	ldr	r5, [pc, #72]	; (9a30 <hiddf_keyboard_keys_state_change+0x9c>)
    99e6:	e015      	b.n	9a14 <hiddf_keyboard_keys_state_change+0x80>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
    99e8:	4b11      	ldr	r3, [pc, #68]	; (9a30 <hiddf_keyboard_keys_state_change+0x9c>)
    99ea:	f04f 32ff 	mov.w	r2, #4294967295
    99ee:	f8c3 2006 	str.w	r2, [r3, #6]
    99f2:	815a      	strh	r2, [r3, #10]
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    99f4:	480e      	ldr	r0, [pc, #56]	; (9a30 <hiddf_keyboard_keys_state_change+0x9c>)
    99f6:	2300      	movs	r3, #0
    99f8:	2208      	movs	r2, #8
    99fa:	1d01      	adds	r1, r0, #4
    99fc:	7b40      	ldrb	r0, [r0, #13]
    99fe:	4c0d      	ldr	r4, [pc, #52]	; (9a34 <hiddf_keyboard_keys_state_change+0xa0>)
    9a00:	47a0      	blx	r4
    9a02:	bd38      	pop	{r3, r4, r5, pc}
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    9a04:	1c62      	adds	r2, r4, #1
    9a06:	7819      	ldrb	r1, [r3, #0]
    9a08:	442c      	add	r4, r5
    9a0a:	7121      	strb	r1, [r4, #4]
    9a0c:	b2d4      	uxtb	r4, r2
    9a0e:	3303      	adds	r3, #3
		for (j = 0; j < keys_count; j++) {
    9a10:	4283      	cmp	r3, r0
    9a12:	d0ef      	beq.n	99f4 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
    9a14:	789a      	ldrb	r2, [r3, #2]
    9a16:	2a01      	cmp	r2, #1
    9a18:	d1f9      	bne.n	9a0e <hiddf_keyboard_keys_state_change+0x7a>
				if (true == keys_desc[j].b_modifier) {
    9a1a:	785a      	ldrb	r2, [r3, #1]
    9a1c:	2a00      	cmp	r2, #0
    9a1e:	d0f1      	beq.n	9a04 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
    9a20:	792a      	ldrb	r2, [r5, #4]
    9a22:	7819      	ldrb	r1, [r3, #0]
    9a24:	430a      	orrs	r2, r1
    9a26:	712a      	strb	r2, [r5, #4]
    9a28:	e7f1      	b.n	9a0e <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
    9a2a:	f06f 0010 	mvn.w	r0, #16
}
    9a2e:	bd38      	pop	{r3, r4, r5, pc}
    9a30:	20000de4 	.word	0x20000de4
    9a34:	0000a0d5 	.word	0x0000a0d5

00009a38 <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    9a38:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    9a3a:	780b      	ldrb	r3, [r1, #0]
    9a3c:	2b81      	cmp	r3, #129	; 0x81
    9a3e:	d010      	beq.n	9a62 <hid_mouse_req+0x2a>
		return hid_mouse_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    9a40:	f3c3 1341 	ubfx	r3, r3, #5, #2
    9a44:	2b01      	cmp	r3, #1
    9a46:	d13f      	bne.n	9ac8 <hid_mouse_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
    9a48:	888a      	ldrh	r2, [r1, #4]
    9a4a:	4b22      	ldr	r3, [pc, #136]	; (9ad4 <hid_mouse_req+0x9c>)
    9a4c:	7a1b      	ldrb	r3, [r3, #8]
    9a4e:	429a      	cmp	r2, r3
    9a50:	d13d      	bne.n	9ace <hid_mouse_req+0x96>
			switch (req->bRequest) {
    9a52:	784b      	ldrb	r3, [r1, #1]
    9a54:	2b03      	cmp	r3, #3
    9a56:	d028      	beq.n	9aaa <hid_mouse_req+0x72>
    9a58:	2b0b      	cmp	r3, #11
    9a5a:	d02c      	beq.n	9ab6 <hid_mouse_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_mouse_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    9a5c:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    9a60:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    9a62:	784b      	ldrb	r3, [r1, #1]
    9a64:	2b06      	cmp	r3, #6
    9a66:	d002      	beq.n	9a6e <hid_mouse_req+0x36>
			return ERR_NOT_FOUND;
    9a68:	f06f 0009 	mvn.w	r0, #9
    9a6c:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    9a6e:	888a      	ldrh	r2, [r1, #4]
    9a70:	4b18      	ldr	r3, [pc, #96]	; (9ad4 <hid_mouse_req+0x9c>)
    9a72:	7a1b      	ldrb	r3, [r3, #8]
    9a74:	429a      	cmp	r2, r3
    9a76:	d002      	beq.n	9a7e <hid_mouse_req+0x46>
			return ERR_NOT_FOUND;
    9a78:	f06f 0009 	mvn.w	r0, #9
    9a7c:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    9a7e:	884b      	ldrh	r3, [r1, #2]
    9a80:	0a1b      	lsrs	r3, r3, #8
    9a82:	2b21      	cmp	r3, #33	; 0x21
    9a84:	d004      	beq.n	9a90 <hid_mouse_req+0x58>
    9a86:	2b22      	cmp	r3, #34	; 0x22
    9a88:	d009      	beq.n	9a9e <hid_mouse_req+0x66>
		return ERR_INVALID_ARG;
    9a8a:	f06f 000c 	mvn.w	r0, #12
    9a8e:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
    9a90:	4b10      	ldr	r3, [pc, #64]	; (9ad4 <hid_mouse_req+0x9c>)
    9a92:	6819      	ldr	r1, [r3, #0]
    9a94:	2300      	movs	r3, #0
    9a96:	780a      	ldrb	r2, [r1, #0]
    9a98:	4c0f      	ldr	r4, [pc, #60]	; (9ad8 <hid_mouse_req+0xa0>)
    9a9a:	47a0      	blx	r4
    9a9c:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
    9a9e:	2300      	movs	r3, #0
    9aa0:	2234      	movs	r2, #52	; 0x34
    9aa2:	490e      	ldr	r1, [pc, #56]	; (9adc <hid_mouse_req+0xa4>)
    9aa4:	4c0c      	ldr	r4, [pc, #48]	; (9ad8 <hid_mouse_req+0xa0>)
    9aa6:	47a0      	blx	r4
    9aa8:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
    9aaa:	2300      	movs	r3, #0
    9aac:	2201      	movs	r2, #1
    9aae:	490c      	ldr	r1, [pc, #48]	; (9ae0 <hid_mouse_req+0xa8>)
    9ab0:	4c09      	ldr	r4, [pc, #36]	; (9ad8 <hid_mouse_req+0xa0>)
    9ab2:	47a0      	blx	r4
    9ab4:	bd10      	pop	{r4, pc}
				_hiddf_mouse_funcd.protocol = req->wValue;
    9ab6:	884a      	ldrh	r2, [r1, #2]
    9ab8:	4b06      	ldr	r3, [pc, #24]	; (9ad4 <hid_mouse_req+0x9c>)
    9aba:	729a      	strb	r2, [r3, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
    9abc:	2300      	movs	r3, #0
    9abe:	461a      	mov	r2, r3
    9ac0:	4619      	mov	r1, r3
    9ac2:	4c05      	ldr	r4, [pc, #20]	; (9ad8 <hid_mouse_req+0xa0>)
    9ac4:	47a0      	blx	r4
    9ac6:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    9ac8:	f06f 0009 	mvn.w	r0, #9
    9acc:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    9ace:	f06f 0009 	mvn.w	r0, #9
    9ad2:	bd10      	pop	{r4, pc}
    9ad4:	20000e04 	.word	0x20000e04
    9ad8:	0000a0d5 	.word	0x0000a0d5
    9adc:	0000c13c 	.word	0x0000c13c
    9ae0:	20000e0e 	.word	0x20000e0e

00009ae4 <hid_mouse_ctrl>:
{
    9ae4:	b570      	push	{r4, r5, r6, lr}
    9ae6:	4614      	mov	r4, r2
	switch (ctrl) {
    9ae8:	2901      	cmp	r1, #1
    9aea:	d040      	beq.n	9b6e <hid_mouse_ctrl+0x8a>
    9aec:	b139      	cbz	r1, 9afe <hid_mouse_ctrl+0x1a>
		return ERR_INVALID_ARG;
    9aee:	2902      	cmp	r1, #2
    9af0:	bf0c      	ite	eq
    9af2:	f06f 041a 	mvneq.w	r4, #26
    9af6:	f06f 040c 	mvnne.w	r4, #12
}
    9afa:	4620      	mov	r0, r4
    9afc:	bd70      	pop	{r4, r5, r6, pc}
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    9afe:	6885      	ldr	r5, [r0, #8]
	ifc = desc->sod;
    9b00:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    9b02:	2b00      	cmp	r3, #0
    9b04:	d049      	beq.n	9b9a <hid_mouse_ctrl+0xb6>
	ifc_desc.bInterfaceNumber = ifc[2];
    9b06:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    9b08:	795b      	ldrb	r3, [r3, #5]
    9b0a:	2b03      	cmp	r3, #3
    9b0c:	d148      	bne.n	9ba0 <hid_mouse_ctrl+0xbc>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    9b0e:	7a2b      	ldrb	r3, [r5, #8]
    9b10:	429a      	cmp	r2, r3
    9b12:	d048      	beq.n	9ba6 <hid_mouse_ctrl+0xc2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    9b14:	2bff      	cmp	r3, #255	; 0xff
    9b16:	d149      	bne.n	9bac <hid_mouse_ctrl+0xc8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    9b18:	722a      	strb	r2, [r5, #8]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    9b1a:	6823      	ldr	r3, [r4, #0]
	return (desc + usb_desc_len(desc));
    9b1c:	7818      	ldrb	r0, [r3, #0]
    9b1e:	2221      	movs	r2, #33	; 0x21
    9b20:	6861      	ldr	r1, [r4, #4]
    9b22:	4418      	add	r0, r3
    9b24:	4b29      	ldr	r3, [pc, #164]	; (9bcc <hid_mouse_ctrl+0xe8>)
    9b26:	4798      	blx	r3
    9b28:	4b29      	ldr	r3, [pc, #164]	; (9bd0 <hid_mouse_ctrl+0xec>)
    9b2a:	6018      	str	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    9b2c:	6823      	ldr	r3, [r4, #0]
    9b2e:	7818      	ldrb	r0, [r3, #0]
    9b30:	6861      	ldr	r1, [r4, #4]
    9b32:	4418      	add	r0, r3
    9b34:	4b27      	ldr	r3, [pc, #156]	; (9bd4 <hid_mouse_ctrl+0xf0>)
    9b36:	4798      	blx	r3
	desc->sod = ep;
    9b38:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
    9b3a:	2800      	cmp	r0, #0
    9b3c:	d039      	beq.n	9bb2 <hid_mouse_ctrl+0xce>
		ep_desc.bEndpointAddress = ep[2];
    9b3e:	7886      	ldrb	r6, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    9b40:	7943      	ldrb	r3, [r0, #5]
    9b42:	7902      	ldrb	r2, [r0, #4]
    9b44:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    9b48:	b292      	uxth	r2, r2
    9b4a:	78c1      	ldrb	r1, [r0, #3]
    9b4c:	4630      	mov	r0, r6
    9b4e:	4b22      	ldr	r3, [pc, #136]	; (9bd8 <hid_mouse_ctrl+0xf4>)
    9b50:	4798      	blx	r3
    9b52:	4604      	mov	r4, r0
    9b54:	bb80      	cbnz	r0, 9bb8 <hid_mouse_ctrl+0xd4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    9b56:	f016 0f80 	tst.w	r6, #128	; 0x80
    9b5a:	d030      	beq.n	9bbe <hid_mouse_ctrl+0xda>
			func_data->func_ep_in = ep_desc.bEndpointAddress;
    9b5c:	726e      	strb	r6, [r5, #9]
			usb_d_ep_enable(func_data->func_ep_in);
    9b5e:	4630      	mov	r0, r6
    9b60:	4b1e      	ldr	r3, [pc, #120]	; (9bdc <hid_mouse_ctrl+0xf8>)
    9b62:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
    9b64:	4b1a      	ldr	r3, [pc, #104]	; (9bd0 <hid_mouse_ctrl+0xec>)
    9b66:	2201      	movs	r2, #1
    9b68:	729a      	strb	r2, [r3, #10]
	_hiddf_mouse_funcd.enabled  = true;
    9b6a:	72da      	strb	r2, [r3, #11]
    9b6c:	e7c5      	b.n	9afa <hid_mouse_ctrl+0x16>
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    9b6e:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    9b70:	b11a      	cbz	r2, 9b7a <hid_mouse_ctrl+0x96>
		ifc_desc.bInterfaceClass = desc->sod[5];
    9b72:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    9b74:	795b      	ldrb	r3, [r3, #5]
    9b76:	2b03      	cmp	r3, #3
    9b78:	d124      	bne.n	9bc4 <hid_mouse_ctrl+0xe0>
	if (func_data->func_iface != 0xFF) {
    9b7a:	7a2b      	ldrb	r3, [r5, #8]
    9b7c:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    9b7e:	bf1c      	itt	ne
    9b80:	23ff      	movne	r3, #255	; 0xff
    9b82:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    9b84:	7a68      	ldrb	r0, [r5, #9]
    9b86:	28ff      	cmp	r0, #255	; 0xff
    9b88:	d003      	beq.n	9b92 <hid_mouse_ctrl+0xae>
		usb_d_ep_deinit(func_data->func_ep_in);
    9b8a:	4b15      	ldr	r3, [pc, #84]	; (9be0 <hid_mouse_ctrl+0xfc>)
    9b8c:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    9b8e:	23ff      	movs	r3, #255	; 0xff
    9b90:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
    9b92:	2400      	movs	r4, #0
    9b94:	4b0e      	ldr	r3, [pc, #56]	; (9bd0 <hid_mouse_ctrl+0xec>)
    9b96:	72dc      	strb	r4, [r3, #11]
    9b98:	e7af      	b.n	9afa <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    9b9a:	f06f 0409 	mvn.w	r4, #9
    9b9e:	e7ac      	b.n	9afa <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    9ba0:	f06f 0409 	mvn.w	r4, #9
    9ba4:	e7a9      	b.n	9afa <hid_mouse_ctrl+0x16>
			return ERR_ALREADY_INITIALIZED;
    9ba6:	f06f 0411 	mvn.w	r4, #17
    9baa:	e7a6      	b.n	9afa <hid_mouse_ctrl+0x16>
			return ERR_NO_RESOURCE;
    9bac:	f06f 041b 	mvn.w	r4, #27
    9bb0:	e7a3      	b.n	9afa <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    9bb2:	f06f 0409 	mvn.w	r4, #9
    9bb6:	e7a0      	b.n	9afa <hid_mouse_ctrl+0x16>
			return ERR_NOT_INITIALIZED;
    9bb8:	f06f 0413 	mvn.w	r4, #19
    9bbc:	e79d      	b.n	9afa <hid_mouse_ctrl+0x16>
			return ERR_INVALID_DATA;
    9bbe:	f04f 34ff 	mov.w	r4, #4294967295
    9bc2:	e79a      	b.n	9afa <hid_mouse_ctrl+0x16>
			return ERR_NOT_FOUND;
    9bc4:	f06f 0409 	mvn.w	r4, #9
    9bc8:	e797      	b.n	9afa <hid_mouse_ctrl+0x16>
    9bca:	bf00      	nop
    9bcc:	0000a619 	.word	0x0000a619
    9bd0:	20000e04 	.word	0x20000e04
    9bd4:	0000a653 	.word	0x0000a653
    9bd8:	00004f41 	.word	0x00004f41
    9bdc:	00004fd5 	.word	0x00004fd5
    9be0:	00004fa9 	.word	0x00004fa9

00009be4 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
    9be4:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    9be6:	4b0a      	ldr	r3, [pc, #40]	; (9c10 <hiddf_mouse_init+0x2c>)
    9be8:	4798      	blx	r3
    9bea:	2801      	cmp	r0, #1
    9bec:	d80c      	bhi.n	9c08 <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
    9bee:	4809      	ldr	r0, [pc, #36]	; (9c14 <hiddf_mouse_init+0x30>)
    9bf0:	4b09      	ldr	r3, [pc, #36]	; (9c18 <hiddf_mouse_init+0x34>)
    9bf2:	6103      	str	r3, [r0, #16]
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
    9bf4:	6140      	str	r0, [r0, #20]

	usbdc_register_function(&_hiddf_mouse);
    9bf6:	300c      	adds	r0, #12
    9bf8:	4b08      	ldr	r3, [pc, #32]	; (9c1c <hiddf_mouse_init+0x38>)
    9bfa:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
    9bfc:	4908      	ldr	r1, [pc, #32]	; (9c20 <hiddf_mouse_init+0x3c>)
    9bfe:	2001      	movs	r0, #1
    9c00:	4b08      	ldr	r3, [pc, #32]	; (9c24 <hiddf_mouse_init+0x40>)
    9c02:	4798      	blx	r3
	return ERR_NONE;
    9c04:	2000      	movs	r0, #0
    9c06:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    9c08:	f06f 0010 	mvn.w	r0, #16
}
    9c0c:	bd08      	pop	{r3, pc}
    9c0e:	bf00      	nop
    9c10:	0000a605 	.word	0x0000a605
    9c14:	20000e04 	.word	0x20000e04
    9c18:	00009ae5 	.word	0x00009ae5
    9c1c:	0000a5a5 	.word	0x0000a5a5
    9c20:	200003a8 	.word	0x200003a8
    9c24:	0000a511 	.word	0x0000a511

00009c28 <hiddf_mouse_move>:
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    9c28:	2200      	movs	r2, #0
    9c2a:	4b0d      	ldr	r3, [pc, #52]	; (9c60 <hiddf_mouse_move+0x38>)
    9c2c:	605a      	str	r2, [r3, #4]

	if (type == HID_MOUSE_X_AXIS_MV) {
    9c2e:	2901      	cmp	r1, #1
    9c30:	d00e      	beq.n	9c50 <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
    9c32:	2902      	cmp	r1, #2
    9c34:	d00e      	beq.n	9c54 <hiddf_mouse_move+0x2c>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
	} else if (type == HID_MOUSE_SCROLL_MV) {
    9c36:	2903      	cmp	r1, #3
    9c38:	d10f      	bne.n	9c5a <hiddf_mouse_move+0x32>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
    9c3a:	4b09      	ldr	r3, [pc, #36]	; (9c60 <hiddf_mouse_move+0x38>)
    9c3c:	71d8      	strb	r0, [r3, #7]
{
    9c3e:	b510      	push	{r4, lr}
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    9c40:	4807      	ldr	r0, [pc, #28]	; (9c60 <hiddf_mouse_move+0x38>)
    9c42:	2300      	movs	r3, #0
    9c44:	2204      	movs	r2, #4
    9c46:	1881      	adds	r1, r0, r2
    9c48:	7a40      	ldrb	r0, [r0, #9]
    9c4a:	4c06      	ldr	r4, [pc, #24]	; (9c64 <hiddf_mouse_move+0x3c>)
    9c4c:	47a0      	blx	r4
    9c4e:	bd10      	pop	{r4, pc}
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
    9c50:	7158      	strb	r0, [r3, #5]
    9c52:	e7f4      	b.n	9c3e <hiddf_mouse_move+0x16>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
    9c54:	4b02      	ldr	r3, [pc, #8]	; (9c60 <hiddf_mouse_move+0x38>)
    9c56:	7198      	strb	r0, [r3, #6]
    9c58:	e7f1      	b.n	9c3e <hiddf_mouse_move+0x16>
		return ERR_INVALID_ARG;
    9c5a:	f06f 000c 	mvn.w	r0, #12
    9c5e:	4770      	bx	lr
    9c60:	20000e04 	.word	0x20000e04
    9c64:	0000a0d5 	.word	0x0000a0d5

00009c68 <midi_cb_ep_bulk_in>:
// 	while(1){
// 		
// 		
// 	}

}
    9c68:	4770      	bx	lr

00009c6a <midi_cb_ep_bulk_out>:
 * \param[in] rc transfer return status
 * \param[in] count the amount of bytes has been transferred
 * \return Operation status.
 */
static bool midi_cb_ep_bulk_out(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    9c6a:	e7fe      	b.n	9c6a <midi_cb_ep_bulk_out>

00009c6c <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    9c6c:	b510      	push	{r4, lr}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    9c6e:	780b      	ldrb	r3, [r1, #0]
    9c70:	2b81      	cmp	r3, #129	; 0x81
    9c72:	d014      	beq.n	9c9e <audio_midi_req+0x32>
		
		
	} else {
		
	
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    9c74:	f3c3 1341 	ubfx	r3, r3, #5, #2
    9c78:	2b01      	cmp	r3, #1
    9c7a:	d132      	bne.n	9ce2 <audio_midi_req+0x76>
			return ERR_NOT_FOUND; // Never hit breakpoint here
		}
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
    9c7c:	888b      	ldrh	r3, [r1, #4]
    9c7e:	4a1c      	ldr	r2, [pc, #112]	; (9cf0 <audio_midi_req+0x84>)
    9c80:	7912      	ldrb	r2, [r2, #4]
    9c82:	429a      	cmp	r2, r3
    9c84:	d003      	beq.n	9c8e <audio_midi_req+0x22>
    9c86:	4a1a      	ldr	r2, [pc, #104]	; (9cf0 <audio_midi_req+0x84>)
    9c88:	7952      	ldrb	r2, [r2, #5]
    9c8a:	429a      	cmp	r2, r3
    9c8c:	d12c      	bne.n	9ce8 <audio_midi_req+0x7c>
			
			// Copied from Hid
			// Never hit breakpoint here							
			switch (req->bRequest) {
    9c8e:	784b      	ldrb	r3, [r1, #1]
    9c90:	2b03      	cmp	r3, #3
    9c92:	d017      	beq.n	9cc4 <audio_midi_req+0x58>
    9c94:	2b0b      	cmp	r3, #11
    9c96:	d01b      	beq.n	9cd0 <audio_midi_req+0x64>
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
				default:
				return ERR_INVALID_ARG;
    9c98:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    9c9c:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    9c9e:	888b      	ldrh	r3, [r1, #4]
    9ca0:	4a13      	ldr	r2, [pc, #76]	; (9cf0 <audio_midi_req+0x84>)
    9ca2:	7912      	ldrb	r2, [r2, #4]
    9ca4:	429a      	cmp	r2, r3
    9ca6:	d006      	beq.n	9cb6 <audio_midi_req+0x4a>
    9ca8:	4a11      	ldr	r2, [pc, #68]	; (9cf0 <audio_midi_req+0x84>)
    9caa:	7952      	ldrb	r2, [r2, #5]
    9cac:	429a      	cmp	r2, r3
    9cae:	d002      	beq.n	9cb6 <audio_midi_req+0x4a>
			return ERR_NOT_FOUND; // Never hit breakpoint here
    9cb0:	f06f 0009 	mvn.w	r0, #9
    9cb4:	bd10      	pop	{r4, pc}
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
    9cb6:	4b0e      	ldr	r3, [pc, #56]	; (9cf0 <audio_midi_req+0x84>)
    9cb8:	6819      	ldr	r1, [r3, #0]
    9cba:	2300      	movs	r3, #0
    9cbc:	780a      	ldrb	r2, [r1, #0]
    9cbe:	4c0d      	ldr	r4, [pc, #52]	; (9cf4 <audio_midi_req+0x88>)
    9cc0:	47a0      	blx	r4
		return audio_midi_get_desc(ep, req); // Never hit breakpoint here
    9cc2:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
    9cc4:	2300      	movs	r3, #0
    9cc6:	2201      	movs	r2, #1
    9cc8:	490b      	ldr	r1, [pc, #44]	; (9cf8 <audio_midi_req+0x8c>)
    9cca:	4c0a      	ldr	r4, [pc, #40]	; (9cf4 <audio_midi_req+0x88>)
    9ccc:	47a0      	blx	r4
    9cce:	bd10      	pop	{r4, pc}
				_audiodf_midi_funcd.protocol = req->wValue;
    9cd0:	884a      	ldrh	r2, [r1, #2]
    9cd2:	4b07      	ldr	r3, [pc, #28]	; (9cf0 <audio_midi_req+0x84>)
    9cd4:	721a      	strb	r2, [r3, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
    9cd6:	2300      	movs	r3, #0
    9cd8:	461a      	mov	r2, r3
    9cda:	4619      	mov	r1, r3
    9cdc:	4c05      	ldr	r4, [pc, #20]	; (9cf4 <audio_midi_req+0x88>)
    9cde:	47a0      	blx	r4
    9ce0:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND; // Never hit breakpoint here
    9ce2:	f06f 0009 	mvn.w	r0, #9
    9ce6:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    9ce8:	f06f 0009 	mvn.w	r0, #9
    9cec:	bd10      	pop	{r4, pc}
    9cee:	bf00      	nop
    9cf0:	20000e1c 	.word	0x20000e1c
    9cf4:	0000a0d5 	.word	0x0000a0d5
    9cf8:	20000e24 	.word	0x20000e24

00009cfc <audio_midi_ctrl>:
{
    9cfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    9d00:	b083      	sub	sp, #12
    9d02:	4615      	mov	r5, r2
	switch (ctrl) {
    9d04:	2901      	cmp	r1, #1
    9d06:	f000 8092 	beq.w	9e2e <audio_midi_ctrl+0x132>
    9d0a:	b141      	cbz	r1, 9d1e <audio_midi_ctrl+0x22>
		return ERR_INVALID_ARG;
    9d0c:	2902      	cmp	r1, #2
    9d0e:	bf0c      	ite	eq
    9d10:	f06f 001a 	mvneq.w	r0, #26
    9d14:	f06f 000c 	mvnne.w	r0, #12
}
    9d18:	b003      	add	sp, #12
    9d1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    9d1e:	f8d0 9008 	ldr.w	r9, [r0, #8]
	ifc = desc->sod;
    9d22:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    9d24:	2800      	cmp	r0, #0
    9d26:	f000 80a9 	beq.w	9e7c <audio_midi_ctrl+0x180>
    9d2a:	f109 0604 	add.w	r6, r9, #4
    9d2e:	2402      	movs	r4, #2
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    9d30:	f04f 0804 	mov.w	r8, #4
    9d34:	4f5d      	ldr	r7, [pc, #372]	; (9eac <audio_midi_ctrl+0x1b0>)
    9d36:	e019      	b.n	9d6c <audio_midi_ctrl+0x70>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    9d38:	f816 3b01 	ldrb.w	r3, [r6], #1
    9d3c:	429a      	cmp	r2, r3
    9d3e:	f000 80a3 	beq.w	9e88 <audio_midi_ctrl+0x18c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    9d42:	2bff      	cmp	r3, #255	; 0xff
    9d44:	f040 80a3 	bne.w	9e8e <audio_midi_ctrl+0x192>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    9d48:	f806 2c01 	strb.w	r2, [r6, #-1]
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    9d4c:	2c01      	cmp	r4, #1
    9d4e:	d016      	beq.n	9d7e <audio_midi_ctrl+0x82>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    9d50:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    9d52:	7818      	ldrb	r0, [r3, #0]
    9d54:	4642      	mov	r2, r8
    9d56:	6869      	ldr	r1, [r5, #4]
    9d58:	4418      	add	r0, r3
    9d5a:	47b8      	blx	r7
    9d5c:	3c01      	subs	r4, #1
	for (i=0; i<2; i++){
    9d5e:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    9d62:	f000 809e 	beq.w	9ea2 <audio_midi_ctrl+0x1a6>
		if (NULL == ifc) {
    9d66:	2800      	cmp	r0, #0
    9d68:	f000 808b 	beq.w	9e82 <audio_midi_ctrl+0x186>
		ifc_desc.bInterfaceNumber = ifc[2];
    9d6c:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    9d6e:	7943      	ldrb	r3, [r0, #5]
    9d70:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    9d74:	2b01      	cmp	r3, #1
    9d76:	d0df      	beq.n	9d38 <audio_midi_ctrl+0x3c>
			return ERR_NOT_FOUND;
    9d78:	f06f 0009 	mvn.w	r0, #9
    9d7c:	e7cc      	b.n	9d18 <audio_midi_ctrl+0x1c>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    9d7e:	2205      	movs	r2, #5
    9d80:	6869      	ldr	r1, [r5, #4]
    9d82:	4b4a      	ldr	r3, [pc, #296]	; (9eac <audio_midi_ctrl+0x1b0>)
    9d84:	4798      	blx	r3
    9d86:	4604      	mov	r4, r0
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    9d88:	4e49      	ldr	r6, [pc, #292]	; (9eb0 <audio_midi_ctrl+0x1b4>)
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    9d8a:	f8df 8144 	ldr.w	r8, [pc, #324]	; 9ed0 <audio_midi_ctrl+0x1d4>
					usb_d_ep_enable(func_data->func_ep_out);
    9d8e:	4f49      	ldr	r7, [pc, #292]	; (9eb4 <audio_midi_ctrl+0x1b8>)
    9d90:	e01a      	b.n	9dc8 <audio_midi_ctrl+0xcc>
					usb_debug2[6] = - usb_debug2[5];
    9d92:	4a47      	ldr	r2, [pc, #284]	; (9eb0 <audio_midi_ctrl+0x1b4>)
    9d94:	7953      	ldrb	r3, [r2, #5]
    9d96:	425b      	negs	r3, r3
    9d98:	b2db      	uxtb	r3, r3
    9d9a:	7193      	strb	r3, [r2, #6]
					return ERR_NOT_INITIALIZED;
    9d9c:	f06f 0013 	mvn.w	r0, #19
    9da0:	e7ba      	b.n	9d18 <audio_midi_ctrl+0x1c>
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    9da2:	f89d 0002 	ldrb.w	r0, [sp, #2]
    9da6:	b2c0      	uxtb	r0, r0
    9da8:	f889 0006 	strb.w	r0, [r9, #6]
					usb_d_ep_enable(func_data->func_ep_in);
    9dac:	47b8      	blx	r7
					usb_d_ep_register_callback(func_data->func_ep_in, USB_D_EP_CB_XFER, (FUNC_PTR)midi_cb_ep_bulk_in);
    9dae:	4a42      	ldr	r2, [pc, #264]	; (9eb8 <audio_midi_ctrl+0x1bc>)
    9db0:	2102      	movs	r1, #2
    9db2:	f899 0006 	ldrb.w	r0, [r9, #6]
    9db6:	4b41      	ldr	r3, [pc, #260]	; (9ebc <audio_midi_ctrl+0x1c0>)
    9db8:	4798      	blx	r3
				desc->sod = ep;
    9dba:	602c      	str	r4, [r5, #0]
    9dbc:	7820      	ldrb	r0, [r4, #0]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    9dbe:	6869      	ldr	r1, [r5, #4]
    9dc0:	4420      	add	r0, r4
    9dc2:	4b3f      	ldr	r3, [pc, #252]	; (9ec0 <audio_midi_ctrl+0x1c4>)
    9dc4:	4798      	blx	r3
    9dc6:	4604      	mov	r4, r0
			while (NULL != ep) {
    9dc8:	2c00      	cmp	r4, #0
    9dca:	d063      	beq.n	9e94 <audio_midi_ctrl+0x198>
				ep_desc.bEndpointAddress = ep[2];
    9dcc:	78a3      	ldrb	r3, [r4, #2]
    9dce:	f88d 3002 	strb.w	r3, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
    9dd2:	78e3      	ldrb	r3, [r4, #3]
    9dd4:	f88d 3003 	strb.w	r3, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
    9dd8:	7962      	ldrb	r2, [r4, #5]
    9dda:	7923      	ldrb	r3, [r4, #4]
    9ddc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    9de0:	b29b      	uxth	r3, r3
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
    9de2:	f8ad 3004 	strh.w	r3, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    9de6:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    9dea:	b2db      	uxtb	r3, r3
    9dec:	7133      	strb	r3, [r6, #4]
				usb_debug2[0] = i;
    9dee:	2301      	movs	r3, #1
    9df0:	7033      	strb	r3, [r6, #0]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    9df2:	f89d 0002 	ldrb.w	r0, [sp, #2]
    9df6:	f89d 1003 	ldrb.w	r1, [sp, #3]
    9dfa:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    9dfe:	b292      	uxth	r2, r2
    9e00:	47c0      	blx	r8
    9e02:	b2c0      	uxtb	r0, r0
    9e04:	7170      	strb	r0, [r6, #5]
    9e06:	2800      	cmp	r0, #0
    9e08:	d1c3      	bne.n	9d92 <audio_midi_ctrl+0x96>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    9e0a:	f89d 3002 	ldrb.w	r3, [sp, #2]
    9e0e:	f013 0f80 	tst.w	r3, #128	; 0x80
    9e12:	d1c6      	bne.n	9da2 <audio_midi_ctrl+0xa6>
					func_data->func_ep_out = ep_desc.bEndpointAddress;
    9e14:	f89d 0002 	ldrb.w	r0, [sp, #2]
    9e18:	b2c0      	uxtb	r0, r0
    9e1a:	f889 0007 	strb.w	r0, [r9, #7]
					usb_d_ep_enable(func_data->func_ep_out);
    9e1e:	47b8      	blx	r7
					usb_d_ep_register_callback(func_data->func_ep_out, USB_D_EP_CB_XFER, (FUNC_PTR)midi_cb_ep_bulk_out);
    9e20:	4a28      	ldr	r2, [pc, #160]	; (9ec4 <audio_midi_ctrl+0x1c8>)
    9e22:	2102      	movs	r1, #2
    9e24:	f899 0007 	ldrb.w	r0, [r9, #7]
    9e28:	4b24      	ldr	r3, [pc, #144]	; (9ebc <audio_midi_ctrl+0x1c0>)
    9e2a:	4798      	blx	r3
    9e2c:	e7c5      	b.n	9dba <audio_midi_ctrl+0xbe>
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    9e2e:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    9e30:	b142      	cbz	r2, 9e44 <audio_midi_ctrl+0x148>
		ifc_desc.bInterfaceClass = desc->sod[5];
    9e32:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
    9e34:	795b      	ldrb	r3, [r3, #5]
    9e36:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    9e3a:	2b01      	cmp	r3, #1
    9e3c:	d002      	beq.n	9e44 <audio_midi_ctrl+0x148>
			return ERR_NOT_FOUND;
    9e3e:	f06f 0009 	mvn.w	r0, #9
    9e42:	e769      	b.n	9d18 <audio_midi_ctrl+0x1c>
	if (func_data->func_iface[0] != 0xFF) {
    9e44:	7923      	ldrb	r3, [r4, #4]
    9e46:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
    9e48:	bf1c      	itt	ne
    9e4a:	23ff      	movne	r3, #255	; 0xff
    9e4c:	7123      	strbne	r3, [r4, #4]
	if (func_data->func_iface[1] != 0xFF) {
    9e4e:	7963      	ldrb	r3, [r4, #5]
    9e50:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
    9e52:	bf1c      	itt	ne
    9e54:	23ff      	movne	r3, #255	; 0xff
    9e56:	7163      	strbne	r3, [r4, #5]
	if (func_data->func_ep_in != 0xFF) {
    9e58:	79a0      	ldrb	r0, [r4, #6]
    9e5a:	28ff      	cmp	r0, #255	; 0xff
    9e5c:	d003      	beq.n	9e66 <audio_midi_ctrl+0x16a>
		usb_d_ep_deinit(func_data->func_ep_in);
    9e5e:	4b1a      	ldr	r3, [pc, #104]	; (9ec8 <audio_midi_ctrl+0x1cc>)
    9e60:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    9e62:	23ff      	movs	r3, #255	; 0xff
    9e64:	71a3      	strb	r3, [r4, #6]
	if (func_data->func_ep_out != 0xFF) {
    9e66:	79e0      	ldrb	r0, [r4, #7]
    9e68:	28ff      	cmp	r0, #255	; 0xff
    9e6a:	d003      	beq.n	9e74 <audio_midi_ctrl+0x178>
		usb_d_ep_deinit(func_data->func_ep_out);
    9e6c:	4b16      	ldr	r3, [pc, #88]	; (9ec8 <audio_midi_ctrl+0x1cc>)
    9e6e:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    9e70:	23ff      	movs	r3, #255	; 0xff
    9e72:	71e3      	strb	r3, [r4, #7]
	_audiodf_midi_funcd.enabled = false;
    9e74:	2000      	movs	r0, #0
    9e76:	4b15      	ldr	r3, [pc, #84]	; (9ecc <audio_midi_ctrl+0x1d0>)
    9e78:	7358      	strb	r0, [r3, #13]
    9e7a:	e74d      	b.n	9d18 <audio_midi_ctrl+0x1c>
			return ERR_NOT_FOUND;
    9e7c:	f06f 0009 	mvn.w	r0, #9
    9e80:	e74a      	b.n	9d18 <audio_midi_ctrl+0x1c>
    9e82:	f06f 0009 	mvn.w	r0, #9
    9e86:	e747      	b.n	9d18 <audio_midi_ctrl+0x1c>
				return ERR_ALREADY_INITIALIZED;
    9e88:	f06f 0011 	mvn.w	r0, #17
    9e8c:	e744      	b.n	9d18 <audio_midi_ctrl+0x1c>
				return ERR_NO_RESOURCE;
    9e8e:	f06f 001b 	mvn.w	r0, #27
    9e92:	e741      	b.n	9d18 <audio_midi_ctrl+0x1c>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    9e94:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    9e96:	7818      	ldrb	r0, [r3, #0]
    9e98:	2204      	movs	r2, #4
    9e9a:	6869      	ldr	r1, [r5, #4]
    9e9c:	4418      	add	r0, r3
    9e9e:	4b03      	ldr	r3, [pc, #12]	; (9eac <audio_midi_ctrl+0x1b0>)
    9ea0:	4798      	blx	r3
	_audiodf_midi_funcd.enabled = true;
    9ea2:	2201      	movs	r2, #1
    9ea4:	4b09      	ldr	r3, [pc, #36]	; (9ecc <audio_midi_ctrl+0x1d0>)
    9ea6:	735a      	strb	r2, [r3, #13]
	return ERR_NONE;
    9ea8:	2000      	movs	r0, #0
    9eaa:	e735      	b.n	9d18 <audio_midi_ctrl+0x1c>
    9eac:	0000a619 	.word	0x0000a619
    9eb0:	200032c0 	.word	0x200032c0
    9eb4:	00004fd5 	.word	0x00004fd5
    9eb8:	00009c69 	.word	0x00009c69
    9ebc:	000051a9 	.word	0x000051a9
    9ec0:	0000a653 	.word	0x0000a653
    9ec4:	00009c6b 	.word	0x00009c6b
    9ec8:	00004fa9 	.word	0x00004fa9
    9ecc:	20000e1c 	.word	0x20000e1c
    9ed0:	00004f41 	.word	0x00004f41

00009ed4 <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
    9ed4:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
    9ed6:	4b0a      	ldr	r3, [pc, #40]	; (9f00 <audiodf_midi_init+0x2c>)
    9ed8:	4798      	blx	r3
    9eda:	2801      	cmp	r0, #1
    9edc:	d80c      	bhi.n	9ef8 <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
    9ede:	4809      	ldr	r0, [pc, #36]	; (9f04 <audiodf_midi_init+0x30>)
    9ee0:	4b09      	ldr	r3, [pc, #36]	; (9f08 <audiodf_midi_init+0x34>)
    9ee2:	6143      	str	r3, [r0, #20]
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
    9ee4:	6180      	str	r0, [r0, #24]
	
	usbdc_register_function(&_audiodf_midi);
    9ee6:	3010      	adds	r0, #16
    9ee8:	4b08      	ldr	r3, [pc, #32]	; (9f0c <audiodf_midi_init+0x38>)
    9eea:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
    9eec:	4908      	ldr	r1, [pc, #32]	; (9f10 <audiodf_midi_init+0x3c>)
    9eee:	2001      	movs	r0, #1
    9ef0:	4b08      	ldr	r3, [pc, #32]	; (9f14 <audiodf_midi_init+0x40>)
    9ef2:	4798      	blx	r3
	return ERR_NONE;
    9ef4:	2000      	movs	r0, #0
    9ef6:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    9ef8:	f06f 0010 	mvn.w	r0, #16
}
    9efc:	bd08      	pop	{r3, pc}
    9efe:	bf00      	nop
    9f00:	0000a605 	.word	0x0000a605
    9f04:	20000e1c 	.word	0x20000e1c
    9f08:	00009cfd 	.word	0x00009cfd
    9f0c:	0000a5a5 	.word	0x0000a5a5
    9f10:	200003b0 	.word	0x200003b0
    9f14:	0000a511 	.word	0x0000a511

00009f18 <audiodf_midi_xfer_packet>:
}



int32_t audiodf_midi_xfer_packet(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
    9f18:	b510      	push	{r4, lr}
	
	// if previous xfer is completed
	_audiodf_midi_funcd.midi_report[0] = byte0;
    9f1a:	4c06      	ldr	r4, [pc, #24]	; (9f34 <audiodf_midi_xfer_packet+0x1c>)
    9f1c:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
    9f1e:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
    9f20:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
    9f22:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    9f24:	2300      	movs	r3, #0
    9f26:	2204      	movs	r2, #4
    9f28:	f104 0109 	add.w	r1, r4, #9
    9f2c:	79a0      	ldrb	r0, [r4, #6]
    9f2e:	4c02      	ldr	r4, [pc, #8]	; (9f38 <audiodf_midi_xfer_packet+0x20>)
    9f30:	47a0      	blx	r4
	
	
}
    9f32:	bd10      	pop	{r4, pc}
    9f34:	20000e1c 	.word	0x20000e1c
    9f38:	0000a0d5 	.word	0x0000a0d5

00009f3c <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    9f3c:	b570      	push	{r4, r5, r6, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    9f3e:	4b07      	ldr	r3, [pc, #28]	; (9f5c <usbdc_unconfig+0x20>)
    9f40:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    9f42:	b14c      	cbz	r4, 9f58 <usbdc_unconfig+0x1c>
		func->ctrl(func, USBDF_DISABLE, NULL);
    9f44:	2600      	movs	r6, #0
    9f46:	2501      	movs	r5, #1
    9f48:	6863      	ldr	r3, [r4, #4]
    9f4a:	4632      	mov	r2, r6
    9f4c:	4629      	mov	r1, r5
    9f4e:	4620      	mov	r0, r4
    9f50:	4798      	blx	r3
		func = func->next;
    9f52:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    9f54:	2c00      	cmp	r4, #0
    9f56:	d1f7      	bne.n	9f48 <usbdc_unconfig+0xc>
    9f58:	bd70      	pop	{r4, r5, r6, pc}
    9f5a:	bf00      	nop
    9f5c:	20000e38 	.word	0x20000e38

00009f60 <usbdc_change_notify>:
	}
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    9f60:	b570      	push	{r4, r5, r6, lr}
    9f62:	4606      	mov	r6, r0
    9f64:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    9f66:	4b07      	ldr	r3, [pc, #28]	; (9f84 <usbdc_change_notify+0x24>)
    9f68:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    9f6a:	b91c      	cbnz	r4, 9f74 <usbdc_change_notify+0x14>
    9f6c:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    9f6e:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    9f70:	2c00      	cmp	r4, #0
    9f72:	d0fb      	beq.n	9f6c <usbdc_change_notify+0xc>
		if (NULL != cg->cb) {
    9f74:	6863      	ldr	r3, [r4, #4]
    9f76:	2b00      	cmp	r3, #0
    9f78:	d0f9      	beq.n	9f6e <usbdc_change_notify+0xe>
			cg->cb(change, value);
    9f7a:	4629      	mov	r1, r5
    9f7c:	4630      	mov	r0, r6
    9f7e:	4798      	blx	r3
    9f80:	e7f5      	b.n	9f6e <usbdc_change_notify+0xe>
    9f82:	bf00      	nop
    9f84:	20000e38 	.word	0x20000e38

00009f88 <usbdc_request_handler>:
	}
}

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    9f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9f8a:	4607      	mov	r7, r0
    9f8c:	460e      	mov	r6, r1
    9f8e:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    9f90:	4b0c      	ldr	r3, [pc, #48]	; (9fc4 <usbdc_request_handler+0x3c>)
    9f92:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    9f94:	b91c      	cbnz	r4, 9f9e <usbdc_request_handler+0x16>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
    9f96:	2000      	movs	r0, #0
    9f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		h = h->next;
    9f9a:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    9f9c:	b16c      	cbz	r4, 9fba <usbdc_request_handler+0x32>
		if (NULL != h->cb) {
    9f9e:	6863      	ldr	r3, [r4, #4]
    9fa0:	2b00      	cmp	r3, #0
    9fa2:	d0fa      	beq.n	9f9a <usbdc_request_handler+0x12>
			rc = h->cb(ep, req, stage);
    9fa4:	462a      	mov	r2, r5
    9fa6:	4631      	mov	r1, r6
    9fa8:	4638      	mov	r0, r7
    9faa:	4798      	blx	r3
			if (0 == rc) {
    9fac:	b138      	cbz	r0, 9fbe <usbdc_request_handler+0x36>
			} else if (ERR_NOT_FOUND != rc) {
    9fae:	f110 0f0a 	cmn.w	r0, #10
    9fb2:	d0f2      	beq.n	9f9a <usbdc_request_handler+0x12>
				return -1;
    9fb4:	f04f 30ff 	mov.w	r0, #4294967295
}
    9fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    9fba:	2000      	movs	r0, #0
    9fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    9fbe:	2001      	movs	r0, #1
    9fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9fc2:	bf00      	nop
    9fc4:	20000e38 	.word	0x20000e38

00009fc8 <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    9fc8:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    9fca:	4b06      	ldr	r3, [pc, #24]	; (9fe4 <usbd_sof_cb+0x1c>)
    9fcc:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
    9fce:	b91c      	cbnz	r4, 9fd8 <usbd_sof_cb+0x10>
    9fd0:	bd10      	pop	{r4, pc}
		sof = sof->next;
    9fd2:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    9fd4:	2c00      	cmp	r4, #0
    9fd6:	d0fb      	beq.n	9fd0 <usbd_sof_cb+0x8>
		if (NULL != sof->cb) {
    9fd8:	6863      	ldr	r3, [r4, #4]
    9fda:	2b00      	cmp	r3, #0
    9fdc:	d0f9      	beq.n	9fd2 <usbd_sof_cb+0xa>
			sof->cb();
    9fde:	4798      	blx	r3
    9fe0:	e7f7      	b.n	9fd2 <usbd_sof_cb+0xa>
    9fe2:	bf00      	nop
    9fe4:	20000e38 	.word	0x20000e38

00009fe8 <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    9fe8:	b510      	push	{r4, lr}
    9fea:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
    9fec:	b119      	cbz	r1, 9ff6 <usbdc_cb_ctl_done+0xe>
    9fee:	2901      	cmp	r1, #1
    9ff0:	d026      	beq.n	a040 <usbdc_cb_ctl_done+0x58>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
    9ff2:	2000      	movs	r0, #0
    9ff4:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    9ff6:	7813      	ldrb	r3, [r2, #0]
    9ff8:	2b00      	cmp	r3, #0
    9ffa:	d1fa      	bne.n	9ff2 <usbdc_cb_ctl_done+0xa>
	switch (req->bRequest) {
    9ffc:	7853      	ldrb	r3, [r2, #1]
    9ffe:	2b05      	cmp	r3, #5
    a000:	d00f      	beq.n	a022 <usbdc_cb_ctl_done+0x3a>
    a002:	2b09      	cmp	r3, #9
    a004:	d1f5      	bne.n	9ff2 <usbdc_cb_ctl_done+0xa>
		usbdc.cfg_value = req->wValue;
    a006:	8852      	ldrh	r2, [r2, #2]
    a008:	4b10      	ldr	r3, [pc, #64]	; (a04c <usbdc_cb_ctl_done+0x64>)
    a00a:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    a00c:	8863      	ldrh	r3, [r4, #2]
    a00e:	2b00      	cmp	r3, #0
    a010:	bf14      	ite	ne
    a012:	2104      	movne	r1, #4
    a014:	2103      	moveq	r1, #3
    a016:	4b0d      	ldr	r3, [pc, #52]	; (a04c <usbdc_cb_ctl_done+0x64>)
    a018:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    a01a:	2001      	movs	r0, #1
    a01c:	4b0c      	ldr	r3, [pc, #48]	; (a050 <usbdc_cb_ctl_done+0x68>)
    a01e:	4798      	blx	r3
    a020:	e7e7      	b.n	9ff2 <usbdc_cb_ctl_done+0xa>
		usbdc_set_address(req->wValue);
    a022:	8850      	ldrh	r0, [r2, #2]
	usb_d_set_address(addr);
    a024:	b2c0      	uxtb	r0, r0
    a026:	4b0b      	ldr	r3, [pc, #44]	; (a054 <usbdc_cb_ctl_done+0x6c>)
    a028:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    a02a:	8863      	ldrh	r3, [r4, #2]
    a02c:	2b00      	cmp	r3, #0
    a02e:	bf14      	ite	ne
    a030:	2103      	movne	r1, #3
    a032:	2102      	moveq	r1, #2
    a034:	4b05      	ldr	r3, [pc, #20]	; (a04c <usbdc_cb_ctl_done+0x64>)
    a036:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    a038:	2001      	movs	r0, #1
    a03a:	4b05      	ldr	r3, [pc, #20]	; (a050 <usbdc_cb_ctl_done+0x68>)
    a03c:	4798      	blx	r3
    a03e:	e7d8      	b.n	9ff2 <usbdc_cb_ctl_done+0xa>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    a040:	2201      	movs	r2, #1
    a042:	4621      	mov	r1, r4
    a044:	2000      	movs	r0, #0
    a046:	4b04      	ldr	r3, [pc, #16]	; (a058 <usbdc_cb_ctl_done+0x70>)
    a048:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
    a04a:	e7d2      	b.n	9ff2 <usbdc_cb_ctl_done+0xa>
    a04c:	20000e38 	.word	0x20000e38
    a050:	00009f61 	.word	0x00009f61
    a054:	00004f35 	.word	0x00004f35
    a058:	00009f89 	.word	0x00009f89

0000a05c <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    a05c:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    a05e:	4b0d      	ldr	r3, [pc, #52]	; (a094 <usbdc_reset+0x38>)
    a060:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    a062:	4d0d      	ldr	r5, [pc, #52]	; (a098 <usbdc_reset+0x3c>)
    a064:	2602      	movs	r6, #2
    a066:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    a068:	2400      	movs	r4, #0
    a06a:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    a06c:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    a06e:	4620      	mov	r0, r4
    a070:	4b0a      	ldr	r3, [pc, #40]	; (a09c <usbdc_reset+0x40>)
    a072:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    a074:	7f28      	ldrb	r0, [r5, #28]
    a076:	4b0a      	ldr	r3, [pc, #40]	; (a0a0 <usbdc_reset+0x44>)
    a078:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    a07a:	4a0a      	ldr	r2, [pc, #40]	; (a0a4 <usbdc_reset+0x48>)
    a07c:	4621      	mov	r1, r4
    a07e:	4620      	mov	r0, r4
    a080:	4d09      	ldr	r5, [pc, #36]	; (a0a8 <usbdc_reset+0x4c>)
    a082:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    a084:	4a09      	ldr	r2, [pc, #36]	; (a0ac <usbdc_reset+0x50>)
    a086:	4631      	mov	r1, r6
    a088:	4620      	mov	r0, r4
    a08a:	47a8      	blx	r5
	usb_d_ep_enable(0);
    a08c:	4620      	mov	r0, r4
    a08e:	4b08      	ldr	r3, [pc, #32]	; (a0b0 <usbdc_reset+0x54>)
    a090:	4798      	blx	r3
    a092:	bd70      	pop	{r4, r5, r6, pc}
    a094:	00009f3d 	.word	0x00009f3d
    a098:	20000e38 	.word	0x20000e38
    a09c:	00004fa9 	.word	0x00004fa9
    a0a0:	00004f95 	.word	0x00004f95
    a0a4:	0000a0f5 	.word	0x0000a0f5
    a0a8:	000051a9 	.word	0x000051a9
    a0ac:	00009fe9 	.word	0x00009fe9
    a0b0:	00004fd5 	.word	0x00004fd5

0000a0b4 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    a0b4:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    a0b6:	b110      	cbz	r0, a0be <usbd_event_cb+0xa>
    a0b8:	2801      	cmp	r0, #1
    a0ba:	d004      	beq.n	a0c6 <usbd_event_cb+0x12>
    a0bc:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    a0be:	2000      	movs	r0, #0
    a0c0:	4b02      	ldr	r3, [pc, #8]	; (a0cc <usbd_event_cb+0x18>)
    a0c2:	4798      	blx	r3
		break;
    a0c4:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    a0c6:	4b02      	ldr	r3, [pc, #8]	; (a0d0 <usbd_event_cb+0x1c>)
    a0c8:	4798      	blx	r3
    a0ca:	bd08      	pop	{r3, pc}
    a0cc:	00009f61 	.word	0x00009f61
    a0d0:	0000a05d 	.word	0x0000a05d

0000a0d4 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    a0d4:	b500      	push	{lr}
    a0d6:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    a0d8:	9101      	str	r1, [sp, #4]
    a0da:	9202      	str	r2, [sp, #8]
    a0dc:	f88d 000c 	strb.w	r0, [sp, #12]
    a0e0:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    a0e4:	a801      	add	r0, sp, #4
    a0e6:	4b02      	ldr	r3, [pc, #8]	; (a0f0 <usbdc_xfer+0x1c>)
    a0e8:	4798      	blx	r3
}
    a0ea:	b005      	add	sp, #20
    a0ec:	f85d fb04 	ldr.w	pc, [sp], #4
    a0f0:	00005021 	.word	0x00005021

0000a0f4 <usbdc_cb_ctl_req>:
{
    a0f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a0f8:	b083      	sub	sp, #12
    a0fa:	4605      	mov	r5, r0
    a0fc:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    a0fe:	2200      	movs	r2, #0
    a100:	4b9b      	ldr	r3, [pc, #620]	; (a370 <usbdc_cb_ctl_req+0x27c>)
    a102:	4798      	blx	r3
    a104:	f1b0 3fff 	cmp.w	r0, #4294967295
    a108:	d00b      	beq.n	a122 <usbdc_cb_ctl_req+0x2e>
    a10a:	2801      	cmp	r0, #1
    a10c:	f000 81e3 	beq.w	a4d6 <usbdc_cb_ctl_req+0x3e2>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    a110:	7823      	ldrb	r3, [r4, #0]
    a112:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
    a116:	d008      	beq.n	a12a <usbdc_cb_ctl_req+0x36>
    a118:	2a80      	cmp	r2, #128	; 0x80
    a11a:	f000 80f4 	beq.w	a306 <usbdc_cb_ctl_req+0x212>
		return false;
    a11e:	2000      	movs	r0, #0
    a120:	e000      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return false;
    a122:	2000      	movs	r0, #0
}
    a124:	b003      	add	sp, #12
    a126:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	switch (req->bRequest) {
    a12a:	7862      	ldrb	r2, [r4, #1]
    a12c:	3a01      	subs	r2, #1
    a12e:	2a0a      	cmp	r2, #10
    a130:	f200 81d3 	bhi.w	a4da <usbdc_cb_ctl_req+0x3e6>
    a134:	e8df f012 	tbh	[pc, r2, lsl #1]
    a138:	01d10060 	.word	0x01d10060
    a13c:	01d10076 	.word	0x01d10076
    a140:	01d1000b 	.word	0x01d1000b
    a144:	01d101d1 	.word	0x01d101d1
    a148:	01d10015 	.word	0x01d10015
    a14c:	008c      	.short	0x008c
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    a14e:	2301      	movs	r3, #1
    a150:	2200      	movs	r2, #0
    a152:	4611      	mov	r1, r2
    a154:	4628      	mov	r0, r5
    a156:	4c87      	ldr	r4, [pc, #540]	; (a374 <usbdc_cb_ctl_req+0x280>)
    a158:	47a0      	blx	r4
    a15a:	fab0 f080 	clz	r0, r0
    a15e:	0940      	lsrs	r0, r0, #5
    a160:	e7e0      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		if (!usbdc_set_config(req->wValue)) {
    a162:	8862      	ldrh	r2, [r4, #2]
    a164:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
    a166:	b1ca      	cbz	r2, a19c <usbdc_cb_ctl_req+0xa8>
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    a168:	4b83      	ldr	r3, [pc, #524]	; (a378 <usbdc_cb_ctl_req+0x284>)
    a16a:	681b      	ldr	r3, [r3, #0]
    a16c:	6859      	ldr	r1, [r3, #4]
    a16e:	6818      	ldr	r0, [r3, #0]
    a170:	4b82      	ldr	r3, [pc, #520]	; (a37c <usbdc_cb_ctl_req+0x288>)
    a172:	4798      	blx	r3
	if (NULL == cfg_desc) {
    a174:	2800      	cmp	r0, #0
    a176:	f000 81be 	beq.w	a4f6 <usbdc_cb_ctl_req+0x402>
	return (ptr[0] + (ptr[1] << 8));
    a17a:	78c2      	ldrb	r2, [r0, #3]
    a17c:	7881      	ldrb	r1, [r0, #2]
    a17e:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    a182:	fa10 f181 	uxtah	r1, r0, r1
    a186:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    a188:	2204      	movs	r2, #4
    a18a:	4b7d      	ldr	r3, [pc, #500]	; (a380 <usbdc_cb_ctl_req+0x28c>)
    a18c:	4798      	blx	r3
    a18e:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    a190:	b130      	cbz	r0, a1a0 <usbdc_cb_ctl_req+0xac>
    a192:	24ff      	movs	r4, #255	; 0xff
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    a194:	f8df 81e0 	ldr.w	r8, [pc, #480]	; a378 <usbdc_cb_ctl_req+0x284>
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    a198:	4f79      	ldr	r7, [pc, #484]	; (a380 <usbdc_cb_ctl_req+0x28c>)
    a19a:	e018      	b.n	a1ce <usbdc_cb_ctl_req+0xda>
		usbdc_unconfig();
    a19c:	4b79      	ldr	r3, [pc, #484]	; (a384 <usbdc_cb_ctl_req+0x290>)
    a19e:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    a1a0:	2301      	movs	r3, #1
    a1a2:	2200      	movs	r2, #0
    a1a4:	4611      	mov	r1, r2
    a1a6:	4628      	mov	r0, r5
    a1a8:	4c72      	ldr	r4, [pc, #456]	; (a374 <usbdc_cb_ctl_req+0x280>)
    a1aa:	47a0      	blx	r4
    a1ac:	fab0 f080 	clz	r0, r0
    a1b0:	0940      	lsrs	r0, r0, #5
    a1b2:	e7b7      	b.n	a124 <usbdc_cb_ctl_req+0x30>
			last_iface = desc.sod[2];
    a1b4:	464c      	mov	r4, r9
    a1b6:	e000      	b.n	a1ba <usbdc_cb_ctl_req+0xc6>
    a1b8:	464c      	mov	r4, r9
		desc.sod = usb_desc_next(desc.sod);
    a1ba:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    a1bc:	7803      	ldrb	r3, [r0, #0]
    a1be:	4418      	add	r0, r3
    a1c0:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    a1c2:	2204      	movs	r2, #4
    a1c4:	9901      	ldr	r1, [sp, #4]
    a1c6:	47b8      	blx	r7
    a1c8:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    a1ca:	2800      	cmp	r0, #0
    a1cc:	d0e8      	beq.n	a1a0 <usbdc_cb_ctl_req+0xac>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    a1ce:	f890 9002 	ldrb.w	r9, [r0, #2]
    a1d2:	45a1      	cmp	r9, r4
    a1d4:	d0f1      	beq.n	a1ba <usbdc_cb_ctl_req+0xc6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    a1d6:	f8d8 4010 	ldr.w	r4, [r8, #16]
			while (NULL != func) {
    a1da:	2c00      	cmp	r4, #0
    a1dc:	d0ea      	beq.n	a1b4 <usbdc_cb_ctl_req+0xc0>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    a1de:	2600      	movs	r6, #0
    a1e0:	6863      	ldr	r3, [r4, #4]
    a1e2:	466a      	mov	r2, sp
    a1e4:	4631      	mov	r1, r6
    a1e6:	4620      	mov	r0, r4
    a1e8:	4798      	blx	r3
    a1ea:	2800      	cmp	r0, #0
    a1ec:	d0e4      	beq.n	a1b8 <usbdc_cb_ctl_req+0xc4>
					func = func->next;
    a1ee:	6824      	ldr	r4, [r4, #0]
			while (NULL != func) {
    a1f0:	2c00      	cmp	r4, #0
    a1f2:	d1f5      	bne.n	a1e0 <usbdc_cb_ctl_req+0xec>
			last_iface = desc.sod[2];
    a1f4:	464c      	mov	r4, r9
    a1f6:	e7e0      	b.n	a1ba <usbdc_cb_ctl_req+0xc6>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    a1f8:	f003 031f 	and.w	r3, r3, #31
    a1fc:	2b02      	cmp	r3, #2
    a1fe:	f040 816e 	bne.w	a4de <usbdc_cb_ctl_req+0x3ea>
		if (req->wLength != 0) {
    a202:	88e3      	ldrh	r3, [r4, #6]
    a204:	b10b      	cbz	r3, a20a <usbdc_cb_ctl_req+0x116>
			return false;
    a206:	2000      	movs	r0, #0
    a208:	e78c      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    a20a:	88a0      	ldrh	r0, [r4, #4]
    a20c:	2100      	movs	r1, #0
    a20e:	b2c0      	uxtb	r0, r0
    a210:	4b5d      	ldr	r3, [pc, #372]	; (a388 <usbdc_cb_ctl_req+0x294>)
    a212:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    a214:	2301      	movs	r3, #1
    a216:	2200      	movs	r2, #0
    a218:	4611      	mov	r1, r2
    a21a:	4628      	mov	r0, r5
    a21c:	4c55      	ldr	r4, [pc, #340]	; (a374 <usbdc_cb_ctl_req+0x280>)
    a21e:	47a0      	blx	r4
		return true;
    a220:	2001      	movs	r0, #1
    a222:	e77f      	b.n	a124 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    a224:	f003 031f 	and.w	r3, r3, #31
    a228:	2b02      	cmp	r3, #2
    a22a:	f040 815a 	bne.w	a4e2 <usbdc_cb_ctl_req+0x3ee>
		if (req->wLength != 0) {
    a22e:	88e3      	ldrh	r3, [r4, #6]
    a230:	b10b      	cbz	r3, a236 <usbdc_cb_ctl_req+0x142>
			return false;
    a232:	2000      	movs	r0, #0
    a234:	e776      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    a236:	88a0      	ldrh	r0, [r4, #4]
    a238:	2101      	movs	r1, #1
    a23a:	b2c0      	uxtb	r0, r0
    a23c:	4b52      	ldr	r3, [pc, #328]	; (a388 <usbdc_cb_ctl_req+0x294>)
    a23e:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    a240:	2301      	movs	r3, #1
    a242:	2200      	movs	r2, #0
    a244:	4611      	mov	r1, r2
    a246:	4628      	mov	r0, r5
    a248:	4c4a      	ldr	r4, [pc, #296]	; (a374 <usbdc_cb_ctl_req+0x280>)
    a24a:	47a0      	blx	r4
		return true;
    a24c:	2001      	movs	r0, #1
    a24e:	e769      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return usbdc_set_interface(req->wValue, req->wIndex);
    a250:	8866      	ldrh	r6, [r4, #2]
    a252:	88a4      	ldrh	r4, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    a254:	4a48      	ldr	r2, [pc, #288]	; (a378 <usbdc_cb_ctl_req+0x284>)
    a256:	6813      	ldr	r3, [r2, #0]
    a258:	7ed2      	ldrb	r2, [r2, #27]
    a25a:	6859      	ldr	r1, [r3, #4]
    a25c:	6818      	ldr	r0, [r3, #0]
    a25e:	4b47      	ldr	r3, [pc, #284]	; (a37c <usbdc_cb_ctl_req+0x288>)
    a260:	4798      	blx	r3
	if (NULL == ifc) {
    a262:	2800      	cmp	r0, #0
    a264:	d045      	beq.n	a2f2 <usbdc_cb_ctl_req+0x1fe>
	desc.sod = ifc;
    a266:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    a268:	78c2      	ldrb	r2, [r0, #3]
    a26a:	7881      	ldrb	r1, [r0, #2]
    a26c:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    a270:	fa10 f181 	uxtah	r1, r0, r1
    a274:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    a276:	2204      	movs	r2, #4
    a278:	4b41      	ldr	r3, [pc, #260]	; (a380 <usbdc_cb_ctl_req+0x28c>)
    a27a:	4798      	blx	r3
    a27c:	4603      	mov	r3, r0
    a27e:	2800      	cmp	r0, #0
    a280:	d039      	beq.n	a2f6 <usbdc_cb_ctl_req+0x202>
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    a282:	2704      	movs	r7, #4
    a284:	4d3e      	ldr	r5, [pc, #248]	; (a380 <usbdc_cb_ctl_req+0x28c>)
    a286:	e008      	b.n	a29a <usbdc_cb_ctl_req+0x1a6>
		desc.sod = usb_desc_next(desc.sod);
    a288:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    a28a:	7803      	ldrb	r3, [r0, #0]
    a28c:	4418      	add	r0, r3
    a28e:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    a290:	463a      	mov	r2, r7
    a292:	9901      	ldr	r1, [sp, #4]
    a294:	47a8      	blx	r5
		if (NULL == ifc) {
    a296:	4603      	mov	r3, r0
    a298:	b378      	cbz	r0, a2fa <usbdc_cb_ctl_req+0x206>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    a29a:	789a      	ldrb	r2, [r3, #2]
    a29c:	42a2      	cmp	r2, r4
    a29e:	d1f3      	bne.n	a288 <usbdc_cb_ctl_req+0x194>
    a2a0:	78da      	ldrb	r2, [r3, #3]
    a2a2:	42b2      	cmp	r2, r6
    a2a4:	d1f0      	bne.n	a288 <usbdc_cb_ctl_req+0x194>
	desc.sod = ifc;
    a2a6:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    a2a8:	4b33      	ldr	r3, [pc, #204]	; (a378 <usbdc_cb_ctl_req+0x284>)
    a2aa:	691d      	ldr	r5, [r3, #16]
	while (NULL != func) {
    a2ac:	b33d      	cbz	r5, a2fe <usbdc_cb_ctl_req+0x20a>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    a2ae:	2701      	movs	r7, #1
    a2b0:	686b      	ldr	r3, [r5, #4]
    a2b2:	466a      	mov	r2, sp
    a2b4:	4639      	mov	r1, r7
    a2b6:	4628      	mov	r0, r5
    a2b8:	4798      	blx	r3
    a2ba:	b120      	cbz	r0, a2c6 <usbdc_cb_ctl_req+0x1d2>
			func = func->next;
    a2bc:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    a2be:	2d00      	cmp	r5, #0
    a2c0:	d1f6      	bne.n	a2b0 <usbdc_cb_ctl_req+0x1bc>
	return false;
    a2c2:	2000      	movs	r0, #0
    a2c4:	e72e      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    a2c6:	686b      	ldr	r3, [r5, #4]
    a2c8:	466a      	mov	r2, sp
    a2ca:	2100      	movs	r1, #0
    a2cc:	4628      	mov	r0, r5
    a2ce:	4798      	blx	r3
    a2d0:	b9b8      	cbnz	r0, a302 <usbdc_cb_ctl_req+0x20e>
			if (alt_set) {
    a2d2:	b136      	cbz	r6, a2e2 <usbdc_cb_ctl_req+0x1ee>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    a2d4:	4a28      	ldr	r2, [pc, #160]	; (a378 <usbdc_cb_ctl_req+0x284>)
    a2d6:	2301      	movs	r3, #1
    a2d8:	fa03 f404 	lsl.w	r4, r3, r4
    a2dc:	7f53      	ldrb	r3, [r2, #29]
    a2de:	4323      	orrs	r3, r4
    a2e0:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    a2e2:	2300      	movs	r3, #0
    a2e4:	461a      	mov	r2, r3
    a2e6:	4619      	mov	r1, r3
    a2e8:	4618      	mov	r0, r3
    a2ea:	4c22      	ldr	r4, [pc, #136]	; (a374 <usbdc_cb_ctl_req+0x280>)
    a2ec:	47a0      	blx	r4
			return true;
    a2ee:	2001      	movs	r0, #1
    a2f0:	e718      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return false;
    a2f2:	2000      	movs	r0, #0
    a2f4:	e716      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return false;
    a2f6:	2000      	movs	r0, #0
    a2f8:	e714      	b.n	a124 <usbdc_cb_ctl_req+0x30>
			return false;
    a2fa:	2000      	movs	r0, #0
    a2fc:	e712      	b.n	a124 <usbdc_cb_ctl_req+0x30>
	return false;
    a2fe:	2000      	movs	r0, #0
    a300:	e710      	b.n	a124 <usbdc_cb_ctl_req+0x30>
			return false;
    a302:	2000      	movs	r0, #0
    a304:	e70e      	b.n	a124 <usbdc_cb_ctl_req+0x30>
	switch (req->bRequest) {
    a306:	7862      	ldrb	r2, [r4, #1]
    a308:	2a0a      	cmp	r2, #10
    a30a:	f200 80ec 	bhi.w	a4e6 <usbdc_cb_ctl_req+0x3f2>
    a30e:	e8df f012 	tbh	[pc, r2, lsl #1]
    a312:	008e      	.short	0x008e
    a314:	00ea00ea 	.word	0x00ea00ea
    a318:	00ea00ea 	.word	0x00ea00ea
    a31c:	000b00ea 	.word	0x000b00ea
    a320:	008200ea 	.word	0x008200ea
    a324:	00b200ea 	.word	0x00b200ea
	uint8_t type = (uint8_t)(req->wValue >> 8);
    a328:	8862      	ldrh	r2, [r4, #2]
	switch (type) {
    a32a:	0a13      	lsrs	r3, r2, #8
    a32c:	2b02      	cmp	r3, #2
    a32e:	d02d      	beq.n	a38c <usbdc_cb_ctl_req+0x298>
    a330:	2b03      	cmp	r3, #3
    a332:	d050      	beq.n	a3d6 <usbdc_cb_ctl_req+0x2e2>
    a334:	2b01      	cmp	r3, #1
    a336:	d001      	beq.n	a33c <usbdc_cb_ctl_req+0x248>
	return false;
    a338:	2000      	movs	r0, #0
    a33a:	e6f3      	b.n	a124 <usbdc_cb_ctl_req+0x30>
	uint16_t length   = req->wLength;
    a33c:	88e2      	ldrh	r2, [r4, #6]
    a33e:	2a12      	cmp	r2, #18
    a340:	bf28      	it	cs
    a342:	2212      	movcs	r2, #18
    a344:	4614      	mov	r4, r2
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    a346:	4b0c      	ldr	r3, [pc, #48]	; (a378 <usbdc_cb_ctl_req+0x284>)
    a348:	681b      	ldr	r3, [r3, #0]
    a34a:	2201      	movs	r2, #1
    a34c:	6859      	ldr	r1, [r3, #4]
    a34e:	6818      	ldr	r0, [r3, #0]
    a350:	4b0b      	ldr	r3, [pc, #44]	; (a380 <usbdc_cb_ctl_req+0x28c>)
    a352:	4798      	blx	r3
	if (!dev_desc) {
    a354:	4601      	mov	r1, r0
    a356:	2800      	cmp	r0, #0
    a358:	f000 80c7 	beq.w	a4ea <usbdc_cb_ctl_req+0x3f6>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    a35c:	2300      	movs	r3, #0
    a35e:	4622      	mov	r2, r4
    a360:	4628      	mov	r0, r5
    a362:	4c04      	ldr	r4, [pc, #16]	; (a374 <usbdc_cb_ctl_req+0x280>)
    a364:	47a0      	blx	r4
    a366:	fab0 f080 	clz	r0, r0
    a36a:	0940      	lsrs	r0, r0, #5
    a36c:	e6da      	b.n	a124 <usbdc_cb_ctl_req+0x30>
    a36e:	bf00      	nop
    a370:	00009f89 	.word	0x00009f89
    a374:	0000a0d5 	.word	0x0000a0d5
    a378:	20000e38 	.word	0x20000e38
    a37c:	0000a699 	.word	0x0000a699
    a380:	0000a619 	.word	0x0000a619
    a384:	00009f3d 	.word	0x00009f3d
    a388:	00005141 	.word	0x00005141
	uint16_t length   = req->wLength;
    a38c:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    a38e:	4b5b      	ldr	r3, [pc, #364]	; (a4fc <usbdc_cb_ctl_req+0x408>)
    a390:	7f1e      	ldrb	r6, [r3, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    a392:	681b      	ldr	r3, [r3, #0]
    a394:	3201      	adds	r2, #1
    a396:	b2d2      	uxtb	r2, r2
    a398:	6859      	ldr	r1, [r3, #4]
    a39a:	6818      	ldr	r0, [r3, #0]
    a39c:	4b58      	ldr	r3, [pc, #352]	; (a500 <usbdc_cb_ctl_req+0x40c>)
    a39e:	4798      	blx	r3
	if (NULL == cfg_desc) {
    a3a0:	4601      	mov	r1, r0
    a3a2:	2800      	cmp	r0, #0
    a3a4:	f000 80a3 	beq.w	a4ee <usbdc_cb_ctl_req+0x3fa>
	return (ptr[0] + (ptr[1] << 8));
    a3a8:	78c3      	ldrb	r3, [r0, #3]
    a3aa:	7882      	ldrb	r2, [r0, #2]
    a3ac:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    a3b0:	b292      	uxth	r2, r2
	if (length <= total_len) {
    a3b2:	4294      	cmp	r4, r2
    a3b4:	d90d      	bls.n	a3d2 <usbdc_cb_ctl_req+0x2de>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    a3b6:	3e01      	subs	r6, #1
    a3b8:	4226      	tst	r6, r4
    a3ba:	bf0c      	ite	eq
    a3bc:	2301      	moveq	r3, #1
    a3be:	2300      	movne	r3, #0
		length = total_len;
    a3c0:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    a3c2:	4622      	mov	r2, r4
    a3c4:	4628      	mov	r0, r5
    a3c6:	4c4f      	ldr	r4, [pc, #316]	; (a504 <usbdc_cb_ctl_req+0x410>)
    a3c8:	47a0      	blx	r4
    a3ca:	fab0 f080 	clz	r0, r0
    a3ce:	0940      	lsrs	r0, r0, #5
    a3d0:	e6a8      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    a3d2:	2300      	movs	r3, #0
    a3d4:	e7f5      	b.n	a3c2 <usbdc_cb_ctl_req+0x2ce>
	uint16_t length   = req->wLength;
    a3d6:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    a3d8:	4b48      	ldr	r3, [pc, #288]	; (a4fc <usbdc_cb_ctl_req+0x408>)
    a3da:	7f1e      	ldrb	r6, [r3, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    a3dc:	681b      	ldr	r3, [r3, #0]
    a3de:	b2d2      	uxtb	r2, r2
    a3e0:	6859      	ldr	r1, [r3, #4]
    a3e2:	6818      	ldr	r0, [r3, #0]
    a3e4:	4b48      	ldr	r3, [pc, #288]	; (a508 <usbdc_cb_ctl_req+0x414>)
    a3e6:	4798      	blx	r3
	if (NULL == str_desc) {
    a3e8:	4601      	mov	r1, r0
    a3ea:	2800      	cmp	r0, #0
    a3ec:	f000 8081 	beq.w	a4f2 <usbdc_cb_ctl_req+0x3fe>
	if (length <= str_desc[0]) {
    a3f0:	7802      	ldrb	r2, [r0, #0]
    a3f2:	4294      	cmp	r4, r2
    a3f4:	d90d      	bls.n	a412 <usbdc_cb_ctl_req+0x31e>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    a3f6:	3e01      	subs	r6, #1
    a3f8:	4226      	tst	r6, r4
    a3fa:	bf0c      	ite	eq
    a3fc:	2301      	moveq	r3, #1
    a3fe:	2300      	movne	r3, #0
		length = str_desc[0];
    a400:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    a402:	4622      	mov	r2, r4
    a404:	4628      	mov	r0, r5
    a406:	4c3f      	ldr	r4, [pc, #252]	; (a504 <usbdc_cb_ctl_req+0x410>)
    a408:	47a0      	blx	r4
    a40a:	fab0 f080 	clz	r0, r0
    a40e:	0940      	lsrs	r0, r0, #5
    a410:	e688      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    a412:	2300      	movs	r3, #0
    a414:	e7f5      	b.n	a402 <usbdc_cb_ctl_req+0x30e>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    a416:	4939      	ldr	r1, [pc, #228]	; (a4fc <usbdc_cb_ctl_req+0x408>)
    a418:	694b      	ldr	r3, [r1, #20]
    a41a:	7eca      	ldrb	r2, [r1, #27]
    a41c:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    a41e:	2300      	movs	r3, #0
    a420:	2201      	movs	r2, #1
    a422:	6949      	ldr	r1, [r1, #20]
    a424:	4628      	mov	r0, r5
    a426:	4c37      	ldr	r4, [pc, #220]	; (a504 <usbdc_cb_ctl_req+0x410>)
    a428:	47a0      	blx	r4
		return true;
    a42a:	2001      	movs	r0, #1
    a42c:	e67a      	b.n	a124 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    a42e:	f003 031f 	and.w	r3, r3, #31
    a432:	2b01      	cmp	r3, #1
    a434:	d903      	bls.n	a43e <usbdc_cb_ctl_req+0x34a>
    a436:	2b02      	cmp	r3, #2
    a438:	d010      	beq.n	a45c <usbdc_cb_ctl_req+0x368>
		return false;
    a43a:	2000      	movs	r0, #0
    a43c:	e672      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		st = 0;
    a43e:	2300      	movs	r3, #0
    a440:	9300      	str	r3, [sp, #0]
	memcpy(usbdc.ctrl_buf, &st, 2);
    a442:	492e      	ldr	r1, [pc, #184]	; (a4fc <usbdc_cb_ctl_req+0x408>)
    a444:	694b      	ldr	r3, [r1, #20]
    a446:	f8bd 2000 	ldrh.w	r2, [sp]
    a44a:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    a44c:	2300      	movs	r3, #0
    a44e:	2202      	movs	r2, #2
    a450:	6949      	ldr	r1, [r1, #20]
    a452:	4628      	mov	r0, r5
    a454:	4c2b      	ldr	r4, [pc, #172]	; (a504 <usbdc_cb_ctl_req+0x410>)
    a456:	47a0      	blx	r4
	return true;
    a458:	2001      	movs	r0, #1
    a45a:	e663      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    a45c:	88a0      	ldrh	r0, [r4, #4]
    a45e:	2102      	movs	r1, #2
    a460:	b2c0      	uxtb	r0, r0
    a462:	4b2a      	ldr	r3, [pc, #168]	; (a50c <usbdc_cb_ctl_req+0x418>)
    a464:	4798      	blx	r3
		if (st < 0) {
    a466:	2800      	cmp	r0, #0
    a468:	db03      	blt.n	a472 <usbdc_cb_ctl_req+0x37e>
		st = st & 0x1;
    a46a:	f000 0001 	and.w	r0, r0, #1
    a46e:	9000      	str	r0, [sp, #0]
    a470:	e7e7      	b.n	a442 <usbdc_cb_ctl_req+0x34e>
			return false;
    a472:	2000      	movs	r0, #0
    a474:	e656      	b.n	a124 <usbdc_cb_ctl_req+0x30>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    a476:	4b21      	ldr	r3, [pc, #132]	; (a4fc <usbdc_cb_ctl_req+0x408>)
    a478:	7f5b      	ldrb	r3, [r3, #29]
    a47a:	88a2      	ldrh	r2, [r4, #4]
    a47c:	4113      	asrs	r3, r2
    a47e:	f013 0f01 	tst.w	r3, #1
    a482:	d012      	beq.n	a4aa <usbdc_cb_ctl_req+0x3b6>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    a484:	4b1d      	ldr	r3, [pc, #116]	; (a4fc <usbdc_cb_ctl_req+0x408>)
    a486:	691d      	ldr	r5, [r3, #16]
	return false;
    a488:	2000      	movs	r0, #0
	while (NULL != func) {
    a48a:	2d00      	cmp	r5, #0
    a48c:	f43f ae4a 	beq.w	a124 <usbdc_cb_ctl_req+0x30>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    a490:	2602      	movs	r6, #2
    a492:	686b      	ldr	r3, [r5, #4]
    a494:	4622      	mov	r2, r4
    a496:	4631      	mov	r1, r6
    a498:	4628      	mov	r0, r5
    a49a:	4798      	blx	r3
    a49c:	2800      	cmp	r0, #0
    a49e:	da0f      	bge.n	a4c0 <usbdc_cb_ctl_req+0x3cc>
			func = func->next;
    a4a0:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    a4a2:	2d00      	cmp	r5, #0
    a4a4:	d1f5      	bne.n	a492 <usbdc_cb_ctl_req+0x39e>
	return false;
    a4a6:	2000      	movs	r0, #0
    a4a8:	e63c      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		usbdc.ctrl_buf[0] = 0;
    a4aa:	4914      	ldr	r1, [pc, #80]	; (a4fc <usbdc_cb_ctl_req+0x408>)
    a4ac:	694b      	ldr	r3, [r1, #20]
    a4ae:	2000      	movs	r0, #0
    a4b0:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    a4b2:	4603      	mov	r3, r0
    a4b4:	2201      	movs	r2, #1
    a4b6:	6949      	ldr	r1, [r1, #20]
    a4b8:	4c12      	ldr	r4, [pc, #72]	; (a504 <usbdc_cb_ctl_req+0x410>)
    a4ba:	47a0      	blx	r4
		return true;
    a4bc:	2001      	movs	r0, #1
    a4be:	e631      	b.n	a124 <usbdc_cb_ctl_req+0x30>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    a4c0:	490e      	ldr	r1, [pc, #56]	; (a4fc <usbdc_cb_ctl_req+0x408>)
    a4c2:	694b      	ldr	r3, [r1, #20]
    a4c4:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    a4c6:	2300      	movs	r3, #0
    a4c8:	2201      	movs	r2, #1
    a4ca:	6949      	ldr	r1, [r1, #20]
    a4cc:	4618      	mov	r0, r3
    a4ce:	4c0d      	ldr	r4, [pc, #52]	; (a504 <usbdc_cb_ctl_req+0x410>)
    a4d0:	47a0      	blx	r4
			return true;
    a4d2:	2001      	movs	r0, #1
    a4d4:	e626      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return true;
    a4d6:	2001      	movs	r0, #1
    a4d8:	e624      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return false;
    a4da:	2000      	movs	r0, #0
    a4dc:	e622      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return false;
    a4de:	2000      	movs	r0, #0
    a4e0:	e620      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return false;
    a4e2:	2000      	movs	r0, #0
    a4e4:	e61e      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return false;
    a4e6:	2000      	movs	r0, #0
    a4e8:	e61c      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return false;
    a4ea:	2000      	movs	r0, #0
    a4ec:	e61a      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return false;
    a4ee:	2000      	movs	r0, #0
    a4f0:	e618      	b.n	a124 <usbdc_cb_ctl_req+0x30>
		return false;
    a4f2:	2000      	movs	r0, #0
    a4f4:	e616      	b.n	a124 <usbdc_cb_ctl_req+0x30>
			return false;
    a4f6:	2000      	movs	r0, #0
    a4f8:	e614      	b.n	a124 <usbdc_cb_ctl_req+0x30>
    a4fa:	bf00      	nop
    a4fc:	20000e38 	.word	0x20000e38
    a500:	0000a699 	.word	0x0000a699
    a504:	0000a0d5 	.word	0x0000a0d5
    a508:	0000a701 	.word	0x0000a701
    a50c:	00005141 	.word	0x00005141

0000a510 <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    a510:	b508      	push	{r3, lr}
	switch (type) {
    a512:	2801      	cmp	r0, #1
    a514:	d007      	beq.n	a526 <usbdc_register_handler+0x16>
    a516:	b110      	cbz	r0, a51e <usbdc_register_handler+0xe>
    a518:	2802      	cmp	r0, #2
    a51a:	d008      	beq.n	a52e <usbdc_register_handler+0x1e>
    a51c:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    a51e:	4806      	ldr	r0, [pc, #24]	; (a538 <usbdc_register_handler+0x28>)
    a520:	4b06      	ldr	r3, [pc, #24]	; (a53c <usbdc_register_handler+0x2c>)
    a522:	4798      	blx	r3
		break;
    a524:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    a526:	4806      	ldr	r0, [pc, #24]	; (a540 <usbdc_register_handler+0x30>)
    a528:	4b04      	ldr	r3, [pc, #16]	; (a53c <usbdc_register_handler+0x2c>)
    a52a:	4798      	blx	r3
		break;
    a52c:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    a52e:	4805      	ldr	r0, [pc, #20]	; (a544 <usbdc_register_handler+0x34>)
    a530:	4b02      	ldr	r3, [pc, #8]	; (a53c <usbdc_register_handler+0x2c>)
    a532:	4798      	blx	r3
    a534:	bd08      	pop	{r3, pc}
    a536:	bf00      	nop
    a538:	20000e3c 	.word	0x20000e3c
    a53c:	00005251 	.word	0x00005251
    a540:	20000e40 	.word	0x20000e40
    a544:	20000e44 	.word	0x20000e44

0000a548 <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    a548:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    a54a:	4605      	mov	r5, r0
    a54c:	f240 3255 	movw	r2, #853	; 0x355
    a550:	490c      	ldr	r1, [pc, #48]	; (a584 <usbdc_init+0x3c>)
    a552:	3000      	adds	r0, #0
    a554:	bf18      	it	ne
    a556:	2001      	movne	r0, #1
    a558:	4b0b      	ldr	r3, [pc, #44]	; (a588 <usbdc_init+0x40>)
    a55a:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    a55c:	4b0b      	ldr	r3, [pc, #44]	; (a58c <usbdc_init+0x44>)
    a55e:	4798      	blx	r3
	if (rc < 0) {
    a560:	2800      	cmp	r0, #0
    a562:	db0e      	blt.n	a582 <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    a564:	4c0a      	ldr	r4, [pc, #40]	; (a590 <usbdc_init+0x48>)
    a566:	2220      	movs	r2, #32
    a568:	2100      	movs	r1, #0
    a56a:	4620      	mov	r0, r4
    a56c:	4b09      	ldr	r3, [pc, #36]	; (a594 <usbdc_init+0x4c>)
    a56e:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    a570:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    a572:	4909      	ldr	r1, [pc, #36]	; (a598 <usbdc_init+0x50>)
    a574:	2000      	movs	r0, #0
    a576:	4c09      	ldr	r4, [pc, #36]	; (a59c <usbdc_init+0x54>)
    a578:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    a57a:	4909      	ldr	r1, [pc, #36]	; (a5a0 <usbdc_init+0x58>)
    a57c:	2001      	movs	r0, #1
    a57e:	47a0      	blx	r4

	return 0;
    a580:	2000      	movs	r0, #0
}
    a582:	bd38      	pop	{r3, r4, r5, pc}
    a584:	0000c170 	.word	0x0000c170
    a588:	000051f5 	.word	0x000051f5
    a58c:	00004ea9 	.word	0x00004ea9
    a590:	20000e38 	.word	0x20000e38
    a594:	0000b0e7 	.word	0x0000b0e7
    a598:	00009fc9 	.word	0x00009fc9
    a59c:	00004f11 	.word	0x00004f11
    a5a0:	0000a0b5 	.word	0x0000a0b5

0000a5a4 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    a5a4:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    a5a6:	4601      	mov	r1, r0
    a5a8:	4801      	ldr	r0, [pc, #4]	; (a5b0 <usbdc_register_function+0xc>)
    a5aa:	4b02      	ldr	r3, [pc, #8]	; (a5b4 <usbdc_register_function+0x10>)
    a5ac:	4798      	blx	r3
    a5ae:	bd08      	pop	{r3, pc}
    a5b0:	20000e48 	.word	0x20000e48
    a5b4:	00005251 	.word	0x00005251

0000a5b8 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    a5b8:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    a5ba:	4b0a      	ldr	r3, [pc, #40]	; (a5e4 <usbdc_start+0x2c>)
    a5bc:	7e9b      	ldrb	r3, [r3, #26]
    a5be:	b95b      	cbnz	r3, a5d8 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    a5c0:	b168      	cbz	r0, a5de <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    a5c2:	4b08      	ldr	r3, [pc, #32]	; (a5e4 <usbdc_start+0x2c>)
    a5c4:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    a5c6:	6802      	ldr	r2, [r0, #0]
    a5c8:	79d2      	ldrb	r2, [r2, #7]
    a5ca:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    a5cc:	2201      	movs	r2, #1
    a5ce:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    a5d0:	4b05      	ldr	r3, [pc, #20]	; (a5e8 <usbdc_start+0x30>)
    a5d2:	4798      	blx	r3
	return ERR_NONE;
    a5d4:	2000      	movs	r0, #0
    a5d6:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    a5d8:	f06f 0003 	mvn.w	r0, #3
    a5dc:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    a5de:	f06f 0008 	mvn.w	r0, #8
}
    a5e2:	bd08      	pop	{r3, pc}
    a5e4:	20000e38 	.word	0x20000e38
    a5e8:	00004f1d 	.word	0x00004f1d

0000a5ec <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    a5ec:	b508      	push	{r3, lr}
	usb_d_attach();
    a5ee:	4b01      	ldr	r3, [pc, #4]	; (a5f4 <usbdc_attach+0x8>)
    a5f0:	4798      	blx	r3
    a5f2:	bd08      	pop	{r3, pc}
    a5f4:	00004f29 	.word	0x00004f29

0000a5f8 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    a5f8:	4b01      	ldr	r3, [pc, #4]	; (a600 <usbdc_get_ctrl_buffer+0x8>)
    a5fa:	6958      	ldr	r0, [r3, #20]
    a5fc:	4770      	bx	lr
    a5fe:	bf00      	nop
    a600:	20000e38 	.word	0x20000e38

0000a604 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    a604:	4b03      	ldr	r3, [pc, #12]	; (a614 <usbdc_get_state+0x10>)
    a606:	7e98      	ldrb	r0, [r3, #26]
    a608:	f000 0310 	and.w	r3, r0, #16
		return USBD_S_SUSPEND;
    a60c:	2b00      	cmp	r3, #0
	}
	return usbdc.state;
}
    a60e:	bf18      	it	ne
    a610:	2010      	movne	r0, #16
    a612:	4770      	bx	lr
    a614:	20000e38 	.word	0x20000e38

0000a618 <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    a618:	4288      	cmp	r0, r1
    a61a:	d214      	bcs.n	a646 <usb_find_desc+0x2e>
	return desc[0];
    a61c:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    a61e:	2b01      	cmp	r3, #1
    a620:	d913      	bls.n	a64a <usb_find_desc+0x32>
{
    a622:	b410      	push	{r4}
		if (type == usb_desc_type(desc)) {
    a624:	7844      	ldrb	r4, [r0, #1]
    a626:	4294      	cmp	r4, r2
    a628:	d00a      	beq.n	a640 <usb_find_desc+0x28>
	return (desc + usb_desc_len(desc));
    a62a:	4418      	add	r0, r3
	while (desc < eof) {
    a62c:	4281      	cmp	r1, r0
    a62e:	d906      	bls.n	a63e <usb_find_desc+0x26>
	return desc[0];
    a630:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    a632:	2b01      	cmp	r3, #1
    a634:	d90b      	bls.n	a64e <usb_find_desc+0x36>
	return desc[1];
    a636:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    a638:	4294      	cmp	r4, r2
    a63a:	d1f6      	bne.n	a62a <usb_find_desc+0x12>
    a63c:	e000      	b.n	a640 <usb_find_desc+0x28>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    a63e:	2000      	movs	r0, #0
}
    a640:	f85d 4b04 	ldr.w	r4, [sp], #4
    a644:	4770      	bx	lr
	return NULL;
    a646:	2000      	movs	r0, #0
    a648:	4770      	bx	lr
		_desc_len_check();
    a64a:	2000      	movs	r0, #0
    a64c:	4770      	bx	lr
    a64e:	2000      	movs	r0, #0
    a650:	e7f6      	b.n	a640 <usb_find_desc+0x28>

0000a652 <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    a652:	4288      	cmp	r0, r1
    a654:	d216      	bcs.n	a684 <usb_find_ep_desc+0x32>
	return desc[0];
    a656:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    a658:	2b01      	cmp	r3, #1
    a65a:	d915      	bls.n	a688 <usb_find_ep_desc+0x36>
	return desc[1];
    a65c:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    a65e:	2a04      	cmp	r2, #4
    a660:	d014      	beq.n	a68c <usb_find_ep_desc+0x3a>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    a662:	2a05      	cmp	r2, #5
    a664:	d00b      	beq.n	a67e <usb_find_ep_desc+0x2c>
	return (desc + usb_desc_len(desc));
    a666:	4418      	add	r0, r3
	while (desc < eof) {
    a668:	4281      	cmp	r1, r0
    a66a:	d909      	bls.n	a680 <usb_find_ep_desc+0x2e>
	return desc[0];
    a66c:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    a66e:	2b01      	cmp	r3, #1
    a670:	d90e      	bls.n	a690 <usb_find_ep_desc+0x3e>
	return desc[1];
    a672:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    a674:	2a04      	cmp	r2, #4
    a676:	d00d      	beq.n	a694 <usb_find_ep_desc+0x42>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    a678:	2a05      	cmp	r2, #5
    a67a:	d1f4      	bne.n	a666 <usb_find_ep_desc+0x14>
    a67c:	e00b      	b.n	a696 <usb_find_ep_desc+0x44>
    a67e:	4770      	bx	lr
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    a680:	2000      	movs	r0, #0
    a682:	4770      	bx	lr
    a684:	2000      	movs	r0, #0
    a686:	4770      	bx	lr
		_desc_len_check();
    a688:	2000      	movs	r0, #0
    a68a:	4770      	bx	lr
	return NULL;
    a68c:	2000      	movs	r0, #0
    a68e:	4770      	bx	lr
		_desc_len_check();
    a690:	2000      	movs	r0, #0
    a692:	4770      	bx	lr
	return NULL;
    a694:	2000      	movs	r0, #0
}
    a696:	4770      	bx	lr

0000a698 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    a698:	b538      	push	{r3, r4, r5, lr}
    a69a:	460c      	mov	r4, r1
    a69c:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    a69e:	2202      	movs	r2, #2
    a6a0:	4b16      	ldr	r3, [pc, #88]	; (a6fc <usb_find_cfg_desc+0x64>)
    a6a2:	4798      	blx	r3
	if (!desc) {
    a6a4:	4603      	mov	r3, r0
    a6a6:	b1e8      	cbz	r0, a6e4 <usb_find_cfg_desc+0x4c>
		return NULL;
	}
	while (desc < eof) {
    a6a8:	4284      	cmp	r4, r0
    a6aa:	d91d      	bls.n	a6e8 <usb_find_cfg_desc+0x50>
		_desc_len_check();
    a6ac:	7802      	ldrb	r2, [r0, #0]
    a6ae:	2a01      	cmp	r2, #1
    a6b0:	d91c      	bls.n	a6ec <usb_find_cfg_desc+0x54>
		if (desc[1] != USB_DT_CONFIG) {
    a6b2:	7842      	ldrb	r2, [r0, #1]
    a6b4:	2a02      	cmp	r2, #2
    a6b6:	d11b      	bne.n	a6f0 <usb_find_cfg_desc+0x58>
			break;
		}
		if (desc[5] == cfg_value) {
    a6b8:	7942      	ldrb	r2, [r0, #5]
    a6ba:	42aa      	cmp	r2, r5
    a6bc:	d012      	beq.n	a6e4 <usb_find_cfg_desc+0x4c>
	return (ptr[0] + (ptr[1] << 8));
    a6be:	78d9      	ldrb	r1, [r3, #3]
    a6c0:	789a      	ldrb	r2, [r3, #2]
    a6c2:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    a6c6:	fa13 f382 	uxtah	r3, r3, r2
	while (desc < eof) {
    a6ca:	429c      	cmp	r4, r3
    a6cc:	d909      	bls.n	a6e2 <usb_find_cfg_desc+0x4a>
		_desc_len_check();
    a6ce:	781a      	ldrb	r2, [r3, #0]
    a6d0:	2a01      	cmp	r2, #1
    a6d2:	d90f      	bls.n	a6f4 <usb_find_cfg_desc+0x5c>
		if (desc[1] != USB_DT_CONFIG) {
    a6d4:	785a      	ldrb	r2, [r3, #1]
    a6d6:	2a02      	cmp	r2, #2
    a6d8:	d10e      	bne.n	a6f8 <usb_find_cfg_desc+0x60>
		if (desc[5] == cfg_value) {
    a6da:	795a      	ldrb	r2, [r3, #5]
    a6dc:	42aa      	cmp	r2, r5
    a6de:	d1ee      	bne.n	a6be <usb_find_cfg_desc+0x26>
    a6e0:	e000      	b.n	a6e4 <usb_find_cfg_desc+0x4c>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    a6e2:	2300      	movs	r3, #0
}
    a6e4:	4618      	mov	r0, r3
    a6e6:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
    a6e8:	2300      	movs	r3, #0
    a6ea:	e7fb      	b.n	a6e4 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    a6ec:	2300      	movs	r3, #0
    a6ee:	e7f9      	b.n	a6e4 <usb_find_cfg_desc+0x4c>
	return NULL;
    a6f0:	2300      	movs	r3, #0
    a6f2:	e7f7      	b.n	a6e4 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    a6f4:	2300      	movs	r3, #0
    a6f6:	e7f5      	b.n	a6e4 <usb_find_cfg_desc+0x4c>
	return NULL;
    a6f8:	2300      	movs	r3, #0
    a6fa:	e7f3      	b.n	a6e4 <usb_find_cfg_desc+0x4c>
    a6fc:	0000a619 	.word	0x0000a619

0000a700 <usb_find_str_desc>:
{
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    a700:	4288      	cmp	r0, r1
    a702:	d217      	bcs.n	a734 <usb_find_str_desc+0x34>
{
    a704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a708:	460d      	mov	r5, r1
    a70a:	4616      	mov	r6, r2
	for (i = 0; desc < eof;) {
    a70c:	2400      	movs	r4, #0
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    a70e:	f04f 0803 	mov.w	r8, #3
    a712:	4f0c      	ldr	r7, [pc, #48]	; (a744 <usb_find_str_desc+0x44>)
    a714:	4642      	mov	r2, r8
    a716:	4629      	mov	r1, r5
    a718:	47b8      	blx	r7
		if (desc) {
    a71a:	4603      	mov	r3, r0
    a71c:	b170      	cbz	r0, a73c <usb_find_str_desc+0x3c>
	return desc[0];
    a71e:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    a720:	2801      	cmp	r0, #1
    a722:	d90a      	bls.n	a73a <usb_find_str_desc+0x3a>
			if (i == str_index) {
    a724:	42a6      	cmp	r6, r4
    a726:	d009      	beq.n	a73c <usb_find_str_desc+0x3c>
	return (desc + usb_desc_len(desc));
    a728:	4418      	add	r0, r3
    a72a:	3401      	adds	r4, #1
	for (i = 0; desc < eof;) {
    a72c:	4285      	cmp	r5, r0
    a72e:	d8f1      	bhi.n	a714 <usb_find_str_desc+0x14>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    a730:	2300      	movs	r3, #0
    a732:	e003      	b.n	a73c <usb_find_str_desc+0x3c>
    a734:	2300      	movs	r3, #0
}
    a736:	4618      	mov	r0, r3
    a738:	4770      	bx	lr
			_desc_len_check();
    a73a:	2300      	movs	r3, #0
}
    a73c:	4618      	mov	r0, r3
    a73e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a742:	bf00      	nop
    a744:	0000a619 	.word	0x0000a619

0000a748 <hiddf_demo_sof_event>:
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
    a748:	4b3a      	ldr	r3, [pc, #232]	; (a834 <hiddf_demo_sof_event+0xec>)
    a74a:	791b      	ldrb	r3, [r3, #4]
    a74c:	2b0a      	cmp	r3, #10
    a74e:	d803      	bhi.n	a758 <hiddf_demo_sof_event+0x10>
    a750:	3301      	adds	r3, #1
    a752:	4a38      	ldr	r2, [pc, #224]	; (a834 <hiddf_demo_sof_event+0xec>)
    a754:	7113      	strb	r3, [r2, #4]
    a756:	4770      	bx	lr
{
    a758:	b570      	push	{r4, r5, r6, lr}
    a75a:	b084      	sub	sp, #16
		interval = 0;
    a75c:	4b35      	ldr	r3, [pc, #212]	; (a834 <hiddf_demo_sof_event+0xec>)
    a75e:	2200      	movs	r2, #0
    a760:	711a      	strb	r2, [r3, #4]

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO
		if (!gpio_get_pin_level(pin_btn1)) {
    a762:	7a1d      	ldrb	r5, [r3, #8]
	CRITICAL_SECTION_ENTER();
    a764:	a801      	add	r0, sp, #4
    a766:	4b34      	ldr	r3, [pc, #208]	; (a838 <hiddf_demo_sof_event+0xf0>)
    a768:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    a76a:	096b      	lsrs	r3, r5, #5
    a76c:	4933      	ldr	r1, [pc, #204]	; (a83c <hiddf_demo_sof_event+0xf4>)
    a76e:	01db      	lsls	r3, r3, #7
    a770:	18ca      	adds	r2, r1, r3
    a772:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    a774:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    a776:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    a778:	405c      	eors	r4, r3
    a77a:	400c      	ands	r4, r1
    a77c:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    a77e:	a801      	add	r0, sp, #4
    a780:	4b2f      	ldr	r3, [pc, #188]	; (a840 <hiddf_demo_sof_event+0xf8>)
    a782:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    a784:	f005 051f 	and.w	r5, r5, #31
    a788:	2301      	movs	r3, #1
    a78a:	fa03 f505 	lsl.w	r5, r3, r5
    a78e:	4225      	tst	r5, r4
    a790:	d040      	beq.n	a814 <hiddf_demo_sof_event+0xcc>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
		}
		if (!gpio_get_pin_level(pin_btn3)) {
    a792:	4b28      	ldr	r3, [pc, #160]	; (a834 <hiddf_demo_sof_event+0xec>)
    a794:	7b1d      	ldrb	r5, [r3, #12]
	CRITICAL_SECTION_ENTER();
    a796:	a802      	add	r0, sp, #8
    a798:	4b27      	ldr	r3, [pc, #156]	; (a838 <hiddf_demo_sof_event+0xf0>)
    a79a:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    a79c:	096b      	lsrs	r3, r5, #5
    a79e:	4927      	ldr	r1, [pc, #156]	; (a83c <hiddf_demo_sof_event+0xf4>)
    a7a0:	01db      	lsls	r3, r3, #7
    a7a2:	18ca      	adds	r2, r1, r3
    a7a4:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    a7a6:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    a7a8:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    a7aa:	405c      	eors	r4, r3
    a7ac:	400c      	ands	r4, r1
    a7ae:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    a7b0:	a802      	add	r0, sp, #8
    a7b2:	4b23      	ldr	r3, [pc, #140]	; (a840 <hiddf_demo_sof_event+0xf8>)
    a7b4:	4798      	blx	r3
    a7b6:	f005 051f 	and.w	r5, r5, #31
    a7ba:	2301      	movs	r3, #1
    a7bc:	fa03 f505 	lsl.w	r5, r3, r5
    a7c0:	4225      	tst	r5, r4
    a7c2:	d02d      	beq.n	a820 <hiddf_demo_sof_event+0xd8>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
		}
#endif

#if CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
    a7c4:	4d1b      	ldr	r5, [pc, #108]	; (a834 <hiddf_demo_sof_event+0xec>)
    a7c6:	7c2e      	ldrb	r6, [r5, #16]
	CRITICAL_SECTION_ENTER();
    a7c8:	a803      	add	r0, sp, #12
    a7ca:	4b1b      	ldr	r3, [pc, #108]	; (a838 <hiddf_demo_sof_event+0xf0>)
    a7cc:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    a7ce:	0973      	lsrs	r3, r6, #5
    a7d0:	491a      	ldr	r1, [pc, #104]	; (a83c <hiddf_demo_sof_event+0xf4>)
    a7d2:	01db      	lsls	r3, r3, #7
    a7d4:	18ca      	adds	r2, r1, r3
    a7d6:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    a7d8:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    a7da:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    a7dc:	405c      	eors	r4, r3
    a7de:	400c      	ands	r4, r1
    a7e0:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    a7e2:	a803      	add	r0, sp, #12
    a7e4:	4b16      	ldr	r3, [pc, #88]	; (a840 <hiddf_demo_sof_event+0xf8>)
    a7e6:	4798      	blx	r3
    a7e8:	f006 061f 	and.w	r6, r6, #31
    a7ec:	2301      	movs	r3, #1
    a7ee:	40b3      	lsls	r3, r6
    a7f0:	401c      	ands	r4, r3
    a7f2:	bf0c      	ite	eq
    a7f4:	2301      	moveq	r3, #1
    a7f6:	2300      	movne	r3, #0
    a7f8:	7d2a      	ldrb	r2, [r5, #20]
    a7fa:	429a      	cmp	r2, r3
    a7fc:	d008      	beq.n	a810 <hiddf_demo_sof_event+0xc8>
			b_btn_last_state = b_btn_state;
    a7fe:	752b      	strb	r3, [r5, #20]
			if (1 == b_btn_last_state) {
    a800:	b19c      	cbz	r4, a82a <hiddf_demo_sof_event+0xe2>
				key_array->state = HID_KB_KEY_DOWN;
			} else {
				key_array->state = HID_KB_KEY_UP;
    a802:	2200      	movs	r2, #0
    a804:	4b0f      	ldr	r3, [pc, #60]	; (a844 <hiddf_demo_sof_event+0xfc>)
    a806:	709a      	strb	r2, [r3, #2]
			}
			hiddf_keyboard_keys_state_change(key_array, 1);
    a808:	2101      	movs	r1, #1
    a80a:	480e      	ldr	r0, [pc, #56]	; (a844 <hiddf_demo_sof_event+0xfc>)
    a80c:	4b0e      	ldr	r3, [pc, #56]	; (a848 <hiddf_demo_sof_event+0x100>)
    a80e:	4798      	blx	r3
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
    a810:	b004      	add	sp, #16
    a812:	bd70      	pop	{r4, r5, r6, pc}
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
    a814:	4619      	mov	r1, r3
    a816:	f06f 0004 	mvn.w	r0, #4
    a81a:	4b0c      	ldr	r3, [pc, #48]	; (a84c <hiddf_demo_sof_event+0x104>)
    a81c:	4798      	blx	r3
    a81e:	e7b8      	b.n	a792 <hiddf_demo_sof_event+0x4a>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
    a820:	4619      	mov	r1, r3
    a822:	2005      	movs	r0, #5
    a824:	4b09      	ldr	r3, [pc, #36]	; (a84c <hiddf_demo_sof_event+0x104>)
    a826:	4798      	blx	r3
    a828:	e7cc      	b.n	a7c4 <hiddf_demo_sof_event+0x7c>
				key_array->state = HID_KB_KEY_DOWN;
    a82a:	2201      	movs	r2, #1
    a82c:	4b05      	ldr	r3, [pc, #20]	; (a844 <hiddf_demo_sof_event+0xfc>)
    a82e:	709a      	strb	r2, [r3, #2]
    a830:	e7ea      	b.n	a808 <hiddf_demo_sof_event+0xc0>
    a832:	bf00      	nop
    a834:	20000e58 	.word	0x20000e58
    a838:	0000404d 	.word	0x0000404d
    a83c:	41008000 	.word	0x41008000
    a840:	0000405b 	.word	0x0000405b
    a844:	200003b8 	.word	0x200003b8
    a848:	00009995 	.word	0x00009995
    a84c:	00009c29 	.word	0x00009c29

0000a850 <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
    a850:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    a852:	4805      	ldr	r0, [pc, #20]	; (a868 <composite_device_init+0x18>)
    a854:	4b05      	ldr	r3, [pc, #20]	; (a86c <composite_device_init+0x1c>)
    a856:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
    a858:	4b05      	ldr	r3, [pc, #20]	; (a870 <composite_device_init+0x20>)
    a85a:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
    a85c:	4b05      	ldr	r3, [pc, #20]	; (a874 <composite_device_init+0x24>)
    a85e:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_KEYBOARD_EN
	hiddf_keyboard_init();
    a860:	4b05      	ldr	r3, [pc, #20]	; (a878 <composite_device_init+0x28>)
    a862:	4798      	blx	r3
    a864:	bd08      	pop	{r3, pc}
    a866:	bf00      	nop
    a868:	20000e70 	.word	0x20000e70
    a86c:	0000a549 	.word	0x0000a549
    a870:	00009711 	.word	0x00009711
    a874:	00009be5 	.word	0x00009be5
    a878:	00009951 	.word	0x00009951

0000a87c <composite_device_start>:
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}

void composite_device_start(void)
{
    a87c:	b508      	push	{r3, lr}
	usbdc_start(multi_desc);
    a87e:	4803      	ldr	r0, [pc, #12]	; (a88c <composite_device_start+0x10>)
    a880:	4b03      	ldr	r3, [pc, #12]	; (a890 <composite_device_start+0x14>)
    a882:	4798      	blx	r3
	usbdc_attach();
    a884:	4b03      	ldr	r3, [pc, #12]	; (a894 <composite_device_start+0x18>)
    a886:	4798      	blx	r3
    a888:	bd08      	pop	{r3, pc}
    a88a:	bf00      	nop
    a88c:	200003c4 	.word	0x200003c4
    a890:	0000a5b9 	.word	0x0000a5b9
    a894:	0000a5ed 	.word	0x0000a5ed

0000a898 <usb_init>:
		}
	}
}

void usb_init(void)
{
    a898:	b508      	push	{r3, lr}

	composite_device_init();
    a89a:	4b01      	ldr	r3, [pc, #4]	; (a8a0 <usb_init+0x8>)
    a89c:	4798      	blx	r3
    a89e:	bd08      	pop	{r3, pc}
    a8a0:	0000a851 	.word	0x0000a851

0000a8a4 <__aeabi_drsub>:
    a8a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    a8a8:	e002      	b.n	a8b0 <__adddf3>
    a8aa:	bf00      	nop

0000a8ac <__aeabi_dsub>:
    a8ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000a8b0 <__adddf3>:
    a8b0:	b530      	push	{r4, r5, lr}
    a8b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
    a8b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
    a8ba:	ea94 0f05 	teq	r4, r5
    a8be:	bf08      	it	eq
    a8c0:	ea90 0f02 	teqeq	r0, r2
    a8c4:	bf1f      	itttt	ne
    a8c6:	ea54 0c00 	orrsne.w	ip, r4, r0
    a8ca:	ea55 0c02 	orrsne.w	ip, r5, r2
    a8ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    a8d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    a8d6:	f000 80e2 	beq.w	aa9e <__adddf3+0x1ee>
    a8da:	ea4f 5454 	mov.w	r4, r4, lsr #21
    a8de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    a8e2:	bfb8      	it	lt
    a8e4:	426d      	neglt	r5, r5
    a8e6:	dd0c      	ble.n	a902 <__adddf3+0x52>
    a8e8:	442c      	add	r4, r5
    a8ea:	ea80 0202 	eor.w	r2, r0, r2
    a8ee:	ea81 0303 	eor.w	r3, r1, r3
    a8f2:	ea82 0000 	eor.w	r0, r2, r0
    a8f6:	ea83 0101 	eor.w	r1, r3, r1
    a8fa:	ea80 0202 	eor.w	r2, r0, r2
    a8fe:	ea81 0303 	eor.w	r3, r1, r3
    a902:	2d36      	cmp	r5, #54	; 0x36
    a904:	bf88      	it	hi
    a906:	bd30      	pophi	{r4, r5, pc}
    a908:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    a90c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    a910:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    a914:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    a918:	d002      	beq.n	a920 <__adddf3+0x70>
    a91a:	4240      	negs	r0, r0
    a91c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    a920:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    a924:	ea4f 3303 	mov.w	r3, r3, lsl #12
    a928:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    a92c:	d002      	beq.n	a934 <__adddf3+0x84>
    a92e:	4252      	negs	r2, r2
    a930:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    a934:	ea94 0f05 	teq	r4, r5
    a938:	f000 80a7 	beq.w	aa8a <__adddf3+0x1da>
    a93c:	f1a4 0401 	sub.w	r4, r4, #1
    a940:	f1d5 0e20 	rsbs	lr, r5, #32
    a944:	db0d      	blt.n	a962 <__adddf3+0xb2>
    a946:	fa02 fc0e 	lsl.w	ip, r2, lr
    a94a:	fa22 f205 	lsr.w	r2, r2, r5
    a94e:	1880      	adds	r0, r0, r2
    a950:	f141 0100 	adc.w	r1, r1, #0
    a954:	fa03 f20e 	lsl.w	r2, r3, lr
    a958:	1880      	adds	r0, r0, r2
    a95a:	fa43 f305 	asr.w	r3, r3, r5
    a95e:	4159      	adcs	r1, r3
    a960:	e00e      	b.n	a980 <__adddf3+0xd0>
    a962:	f1a5 0520 	sub.w	r5, r5, #32
    a966:	f10e 0e20 	add.w	lr, lr, #32
    a96a:	2a01      	cmp	r2, #1
    a96c:	fa03 fc0e 	lsl.w	ip, r3, lr
    a970:	bf28      	it	cs
    a972:	f04c 0c02 	orrcs.w	ip, ip, #2
    a976:	fa43 f305 	asr.w	r3, r3, r5
    a97a:	18c0      	adds	r0, r0, r3
    a97c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    a980:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    a984:	d507      	bpl.n	a996 <__adddf3+0xe6>
    a986:	f04f 0e00 	mov.w	lr, #0
    a98a:	f1dc 0c00 	rsbs	ip, ip, #0
    a98e:	eb7e 0000 	sbcs.w	r0, lr, r0
    a992:	eb6e 0101 	sbc.w	r1, lr, r1
    a996:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    a99a:	d31b      	bcc.n	a9d4 <__adddf3+0x124>
    a99c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    a9a0:	d30c      	bcc.n	a9bc <__adddf3+0x10c>
    a9a2:	0849      	lsrs	r1, r1, #1
    a9a4:	ea5f 0030 	movs.w	r0, r0, rrx
    a9a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
    a9ac:	f104 0401 	add.w	r4, r4, #1
    a9b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
    a9b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    a9b8:	f080 809a 	bcs.w	aaf0 <__adddf3+0x240>
    a9bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    a9c0:	bf08      	it	eq
    a9c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    a9c6:	f150 0000 	adcs.w	r0, r0, #0
    a9ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    a9ce:	ea41 0105 	orr.w	r1, r1, r5
    a9d2:	bd30      	pop	{r4, r5, pc}
    a9d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    a9d8:	4140      	adcs	r0, r0
    a9da:	eb41 0101 	adc.w	r1, r1, r1
    a9de:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    a9e2:	f1a4 0401 	sub.w	r4, r4, #1
    a9e6:	d1e9      	bne.n	a9bc <__adddf3+0x10c>
    a9e8:	f091 0f00 	teq	r1, #0
    a9ec:	bf04      	itt	eq
    a9ee:	4601      	moveq	r1, r0
    a9f0:	2000      	moveq	r0, #0
    a9f2:	fab1 f381 	clz	r3, r1
    a9f6:	bf08      	it	eq
    a9f8:	3320      	addeq	r3, #32
    a9fa:	f1a3 030b 	sub.w	r3, r3, #11
    a9fe:	f1b3 0220 	subs.w	r2, r3, #32
    aa02:	da0c      	bge.n	aa1e <__adddf3+0x16e>
    aa04:	320c      	adds	r2, #12
    aa06:	dd08      	ble.n	aa1a <__adddf3+0x16a>
    aa08:	f102 0c14 	add.w	ip, r2, #20
    aa0c:	f1c2 020c 	rsb	r2, r2, #12
    aa10:	fa01 f00c 	lsl.w	r0, r1, ip
    aa14:	fa21 f102 	lsr.w	r1, r1, r2
    aa18:	e00c      	b.n	aa34 <__adddf3+0x184>
    aa1a:	f102 0214 	add.w	r2, r2, #20
    aa1e:	bfd8      	it	le
    aa20:	f1c2 0c20 	rsble	ip, r2, #32
    aa24:	fa01 f102 	lsl.w	r1, r1, r2
    aa28:	fa20 fc0c 	lsr.w	ip, r0, ip
    aa2c:	bfdc      	itt	le
    aa2e:	ea41 010c 	orrle.w	r1, r1, ip
    aa32:	4090      	lslle	r0, r2
    aa34:	1ae4      	subs	r4, r4, r3
    aa36:	bfa2      	ittt	ge
    aa38:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    aa3c:	4329      	orrge	r1, r5
    aa3e:	bd30      	popge	{r4, r5, pc}
    aa40:	ea6f 0404 	mvn.w	r4, r4
    aa44:	3c1f      	subs	r4, #31
    aa46:	da1c      	bge.n	aa82 <__adddf3+0x1d2>
    aa48:	340c      	adds	r4, #12
    aa4a:	dc0e      	bgt.n	aa6a <__adddf3+0x1ba>
    aa4c:	f104 0414 	add.w	r4, r4, #20
    aa50:	f1c4 0220 	rsb	r2, r4, #32
    aa54:	fa20 f004 	lsr.w	r0, r0, r4
    aa58:	fa01 f302 	lsl.w	r3, r1, r2
    aa5c:	ea40 0003 	orr.w	r0, r0, r3
    aa60:	fa21 f304 	lsr.w	r3, r1, r4
    aa64:	ea45 0103 	orr.w	r1, r5, r3
    aa68:	bd30      	pop	{r4, r5, pc}
    aa6a:	f1c4 040c 	rsb	r4, r4, #12
    aa6e:	f1c4 0220 	rsb	r2, r4, #32
    aa72:	fa20 f002 	lsr.w	r0, r0, r2
    aa76:	fa01 f304 	lsl.w	r3, r1, r4
    aa7a:	ea40 0003 	orr.w	r0, r0, r3
    aa7e:	4629      	mov	r1, r5
    aa80:	bd30      	pop	{r4, r5, pc}
    aa82:	fa21 f004 	lsr.w	r0, r1, r4
    aa86:	4629      	mov	r1, r5
    aa88:	bd30      	pop	{r4, r5, pc}
    aa8a:	f094 0f00 	teq	r4, #0
    aa8e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    aa92:	bf06      	itte	eq
    aa94:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    aa98:	3401      	addeq	r4, #1
    aa9a:	3d01      	subne	r5, #1
    aa9c:	e74e      	b.n	a93c <__adddf3+0x8c>
    aa9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    aaa2:	bf18      	it	ne
    aaa4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    aaa8:	d029      	beq.n	aafe <__adddf3+0x24e>
    aaaa:	ea94 0f05 	teq	r4, r5
    aaae:	bf08      	it	eq
    aab0:	ea90 0f02 	teqeq	r0, r2
    aab4:	d005      	beq.n	aac2 <__adddf3+0x212>
    aab6:	ea54 0c00 	orrs.w	ip, r4, r0
    aaba:	bf04      	itt	eq
    aabc:	4619      	moveq	r1, r3
    aabe:	4610      	moveq	r0, r2
    aac0:	bd30      	pop	{r4, r5, pc}
    aac2:	ea91 0f03 	teq	r1, r3
    aac6:	bf1e      	ittt	ne
    aac8:	2100      	movne	r1, #0
    aaca:	2000      	movne	r0, #0
    aacc:	bd30      	popne	{r4, r5, pc}
    aace:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    aad2:	d105      	bne.n	aae0 <__adddf3+0x230>
    aad4:	0040      	lsls	r0, r0, #1
    aad6:	4149      	adcs	r1, r1
    aad8:	bf28      	it	cs
    aada:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    aade:	bd30      	pop	{r4, r5, pc}
    aae0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    aae4:	bf3c      	itt	cc
    aae6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    aaea:	bd30      	popcc	{r4, r5, pc}
    aaec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    aaf0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    aaf4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    aaf8:	f04f 0000 	mov.w	r0, #0
    aafc:	bd30      	pop	{r4, r5, pc}
    aafe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    ab02:	bf1a      	itte	ne
    ab04:	4619      	movne	r1, r3
    ab06:	4610      	movne	r0, r2
    ab08:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    ab0c:	bf1c      	itt	ne
    ab0e:	460b      	movne	r3, r1
    ab10:	4602      	movne	r2, r0
    ab12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    ab16:	bf06      	itte	eq
    ab18:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    ab1c:	ea91 0f03 	teqeq	r1, r3
    ab20:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    ab24:	bd30      	pop	{r4, r5, pc}
    ab26:	bf00      	nop

0000ab28 <__aeabi_ui2d>:
    ab28:	f090 0f00 	teq	r0, #0
    ab2c:	bf04      	itt	eq
    ab2e:	2100      	moveq	r1, #0
    ab30:	4770      	bxeq	lr
    ab32:	b530      	push	{r4, r5, lr}
    ab34:	f44f 6480 	mov.w	r4, #1024	; 0x400
    ab38:	f104 0432 	add.w	r4, r4, #50	; 0x32
    ab3c:	f04f 0500 	mov.w	r5, #0
    ab40:	f04f 0100 	mov.w	r1, #0
    ab44:	e750      	b.n	a9e8 <__adddf3+0x138>
    ab46:	bf00      	nop

0000ab48 <__aeabi_i2d>:
    ab48:	f090 0f00 	teq	r0, #0
    ab4c:	bf04      	itt	eq
    ab4e:	2100      	moveq	r1, #0
    ab50:	4770      	bxeq	lr
    ab52:	b530      	push	{r4, r5, lr}
    ab54:	f44f 6480 	mov.w	r4, #1024	; 0x400
    ab58:	f104 0432 	add.w	r4, r4, #50	; 0x32
    ab5c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    ab60:	bf48      	it	mi
    ab62:	4240      	negmi	r0, r0
    ab64:	f04f 0100 	mov.w	r1, #0
    ab68:	e73e      	b.n	a9e8 <__adddf3+0x138>
    ab6a:	bf00      	nop

0000ab6c <__aeabi_f2d>:
    ab6c:	0042      	lsls	r2, r0, #1
    ab6e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    ab72:	ea4f 0131 	mov.w	r1, r1, rrx
    ab76:	ea4f 7002 	mov.w	r0, r2, lsl #28
    ab7a:	bf1f      	itttt	ne
    ab7c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    ab80:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    ab84:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    ab88:	4770      	bxne	lr
    ab8a:	f092 0f00 	teq	r2, #0
    ab8e:	bf14      	ite	ne
    ab90:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    ab94:	4770      	bxeq	lr
    ab96:	b530      	push	{r4, r5, lr}
    ab98:	f44f 7460 	mov.w	r4, #896	; 0x380
    ab9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    aba0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    aba4:	e720      	b.n	a9e8 <__adddf3+0x138>
    aba6:	bf00      	nop

0000aba8 <__aeabi_ul2d>:
    aba8:	ea50 0201 	orrs.w	r2, r0, r1
    abac:	bf08      	it	eq
    abae:	4770      	bxeq	lr
    abb0:	b530      	push	{r4, r5, lr}
    abb2:	f04f 0500 	mov.w	r5, #0
    abb6:	e00a      	b.n	abce <__aeabi_l2d+0x16>

0000abb8 <__aeabi_l2d>:
    abb8:	ea50 0201 	orrs.w	r2, r0, r1
    abbc:	bf08      	it	eq
    abbe:	4770      	bxeq	lr
    abc0:	b530      	push	{r4, r5, lr}
    abc2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    abc6:	d502      	bpl.n	abce <__aeabi_l2d+0x16>
    abc8:	4240      	negs	r0, r0
    abca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    abce:	f44f 6480 	mov.w	r4, #1024	; 0x400
    abd2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    abd6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    abda:	f43f aedc 	beq.w	a996 <__adddf3+0xe6>
    abde:	f04f 0203 	mov.w	r2, #3
    abe2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    abe6:	bf18      	it	ne
    abe8:	3203      	addne	r2, #3
    abea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    abee:	bf18      	it	ne
    abf0:	3203      	addne	r2, #3
    abf2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    abf6:	f1c2 0320 	rsb	r3, r2, #32
    abfa:	fa00 fc03 	lsl.w	ip, r0, r3
    abfe:	fa20 f002 	lsr.w	r0, r0, r2
    ac02:	fa01 fe03 	lsl.w	lr, r1, r3
    ac06:	ea40 000e 	orr.w	r0, r0, lr
    ac0a:	fa21 f102 	lsr.w	r1, r1, r2
    ac0e:	4414      	add	r4, r2
    ac10:	e6c1      	b.n	a996 <__adddf3+0xe6>
    ac12:	bf00      	nop

0000ac14 <__aeabi_dmul>:
    ac14:	b570      	push	{r4, r5, r6, lr}
    ac16:	f04f 0cff 	mov.w	ip, #255	; 0xff
    ac1a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    ac1e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    ac22:	bf1d      	ittte	ne
    ac24:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    ac28:	ea94 0f0c 	teqne	r4, ip
    ac2c:	ea95 0f0c 	teqne	r5, ip
    ac30:	f000 f8de 	bleq	adf0 <__aeabi_dmul+0x1dc>
    ac34:	442c      	add	r4, r5
    ac36:	ea81 0603 	eor.w	r6, r1, r3
    ac3a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    ac3e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    ac42:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    ac46:	bf18      	it	ne
    ac48:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    ac4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    ac50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    ac54:	d038      	beq.n	acc8 <__aeabi_dmul+0xb4>
    ac56:	fba0 ce02 	umull	ip, lr, r0, r2
    ac5a:	f04f 0500 	mov.w	r5, #0
    ac5e:	fbe1 e502 	umlal	lr, r5, r1, r2
    ac62:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    ac66:	fbe0 e503 	umlal	lr, r5, r0, r3
    ac6a:	f04f 0600 	mov.w	r6, #0
    ac6e:	fbe1 5603 	umlal	r5, r6, r1, r3
    ac72:	f09c 0f00 	teq	ip, #0
    ac76:	bf18      	it	ne
    ac78:	f04e 0e01 	orrne.w	lr, lr, #1
    ac7c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    ac80:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    ac84:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    ac88:	d204      	bcs.n	ac94 <__aeabi_dmul+0x80>
    ac8a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    ac8e:	416d      	adcs	r5, r5
    ac90:	eb46 0606 	adc.w	r6, r6, r6
    ac94:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    ac98:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    ac9c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    aca0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    aca4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    aca8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    acac:	bf88      	it	hi
    acae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    acb2:	d81e      	bhi.n	acf2 <__aeabi_dmul+0xde>
    acb4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    acb8:	bf08      	it	eq
    acba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    acbe:	f150 0000 	adcs.w	r0, r0, #0
    acc2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    acc6:	bd70      	pop	{r4, r5, r6, pc}
    acc8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    accc:	ea46 0101 	orr.w	r1, r6, r1
    acd0:	ea40 0002 	orr.w	r0, r0, r2
    acd4:	ea81 0103 	eor.w	r1, r1, r3
    acd8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    acdc:	bfc2      	ittt	gt
    acde:	ebd4 050c 	rsbsgt	r5, r4, ip
    ace2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    ace6:	bd70      	popgt	{r4, r5, r6, pc}
    ace8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    acec:	f04f 0e00 	mov.w	lr, #0
    acf0:	3c01      	subs	r4, #1
    acf2:	f300 80ab 	bgt.w	ae4c <__aeabi_dmul+0x238>
    acf6:	f114 0f36 	cmn.w	r4, #54	; 0x36
    acfa:	bfde      	ittt	le
    acfc:	2000      	movle	r0, #0
    acfe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    ad02:	bd70      	pople	{r4, r5, r6, pc}
    ad04:	f1c4 0400 	rsb	r4, r4, #0
    ad08:	3c20      	subs	r4, #32
    ad0a:	da35      	bge.n	ad78 <__aeabi_dmul+0x164>
    ad0c:	340c      	adds	r4, #12
    ad0e:	dc1b      	bgt.n	ad48 <__aeabi_dmul+0x134>
    ad10:	f104 0414 	add.w	r4, r4, #20
    ad14:	f1c4 0520 	rsb	r5, r4, #32
    ad18:	fa00 f305 	lsl.w	r3, r0, r5
    ad1c:	fa20 f004 	lsr.w	r0, r0, r4
    ad20:	fa01 f205 	lsl.w	r2, r1, r5
    ad24:	ea40 0002 	orr.w	r0, r0, r2
    ad28:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    ad2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    ad30:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    ad34:	fa21 f604 	lsr.w	r6, r1, r4
    ad38:	eb42 0106 	adc.w	r1, r2, r6
    ad3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    ad40:	bf08      	it	eq
    ad42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    ad46:	bd70      	pop	{r4, r5, r6, pc}
    ad48:	f1c4 040c 	rsb	r4, r4, #12
    ad4c:	f1c4 0520 	rsb	r5, r4, #32
    ad50:	fa00 f304 	lsl.w	r3, r0, r4
    ad54:	fa20 f005 	lsr.w	r0, r0, r5
    ad58:	fa01 f204 	lsl.w	r2, r1, r4
    ad5c:	ea40 0002 	orr.w	r0, r0, r2
    ad60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    ad64:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    ad68:	f141 0100 	adc.w	r1, r1, #0
    ad6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    ad70:	bf08      	it	eq
    ad72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    ad76:	bd70      	pop	{r4, r5, r6, pc}
    ad78:	f1c4 0520 	rsb	r5, r4, #32
    ad7c:	fa00 f205 	lsl.w	r2, r0, r5
    ad80:	ea4e 0e02 	orr.w	lr, lr, r2
    ad84:	fa20 f304 	lsr.w	r3, r0, r4
    ad88:	fa01 f205 	lsl.w	r2, r1, r5
    ad8c:	ea43 0302 	orr.w	r3, r3, r2
    ad90:	fa21 f004 	lsr.w	r0, r1, r4
    ad94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    ad98:	fa21 f204 	lsr.w	r2, r1, r4
    ad9c:	ea20 0002 	bic.w	r0, r0, r2
    ada0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    ada4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    ada8:	bf08      	it	eq
    adaa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    adae:	bd70      	pop	{r4, r5, r6, pc}
    adb0:	f094 0f00 	teq	r4, #0
    adb4:	d10f      	bne.n	add6 <__aeabi_dmul+0x1c2>
    adb6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    adba:	0040      	lsls	r0, r0, #1
    adbc:	eb41 0101 	adc.w	r1, r1, r1
    adc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    adc4:	bf08      	it	eq
    adc6:	3c01      	subeq	r4, #1
    adc8:	d0f7      	beq.n	adba <__aeabi_dmul+0x1a6>
    adca:	ea41 0106 	orr.w	r1, r1, r6
    adce:	f095 0f00 	teq	r5, #0
    add2:	bf18      	it	ne
    add4:	4770      	bxne	lr
    add6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    adda:	0052      	lsls	r2, r2, #1
    addc:	eb43 0303 	adc.w	r3, r3, r3
    ade0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    ade4:	bf08      	it	eq
    ade6:	3d01      	subeq	r5, #1
    ade8:	d0f7      	beq.n	adda <__aeabi_dmul+0x1c6>
    adea:	ea43 0306 	orr.w	r3, r3, r6
    adee:	4770      	bx	lr
    adf0:	ea94 0f0c 	teq	r4, ip
    adf4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    adf8:	bf18      	it	ne
    adfa:	ea95 0f0c 	teqne	r5, ip
    adfe:	d00c      	beq.n	ae1a <__aeabi_dmul+0x206>
    ae00:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    ae04:	bf18      	it	ne
    ae06:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    ae0a:	d1d1      	bne.n	adb0 <__aeabi_dmul+0x19c>
    ae0c:	ea81 0103 	eor.w	r1, r1, r3
    ae10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    ae14:	f04f 0000 	mov.w	r0, #0
    ae18:	bd70      	pop	{r4, r5, r6, pc}
    ae1a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    ae1e:	bf06      	itte	eq
    ae20:	4610      	moveq	r0, r2
    ae22:	4619      	moveq	r1, r3
    ae24:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    ae28:	d019      	beq.n	ae5e <__aeabi_dmul+0x24a>
    ae2a:	ea94 0f0c 	teq	r4, ip
    ae2e:	d102      	bne.n	ae36 <__aeabi_dmul+0x222>
    ae30:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    ae34:	d113      	bne.n	ae5e <__aeabi_dmul+0x24a>
    ae36:	ea95 0f0c 	teq	r5, ip
    ae3a:	d105      	bne.n	ae48 <__aeabi_dmul+0x234>
    ae3c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    ae40:	bf1c      	itt	ne
    ae42:	4610      	movne	r0, r2
    ae44:	4619      	movne	r1, r3
    ae46:	d10a      	bne.n	ae5e <__aeabi_dmul+0x24a>
    ae48:	ea81 0103 	eor.w	r1, r1, r3
    ae4c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    ae50:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    ae54:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    ae58:	f04f 0000 	mov.w	r0, #0
    ae5c:	bd70      	pop	{r4, r5, r6, pc}
    ae5e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    ae62:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    ae66:	bd70      	pop	{r4, r5, r6, pc}

0000ae68 <__aeabi_ddiv>:
    ae68:	b570      	push	{r4, r5, r6, lr}
    ae6a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    ae6e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    ae72:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    ae76:	bf1d      	ittte	ne
    ae78:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    ae7c:	ea94 0f0c 	teqne	r4, ip
    ae80:	ea95 0f0c 	teqne	r5, ip
    ae84:	f000 f8a7 	bleq	afd6 <__aeabi_ddiv+0x16e>
    ae88:	eba4 0405 	sub.w	r4, r4, r5
    ae8c:	ea81 0e03 	eor.w	lr, r1, r3
    ae90:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    ae94:	ea4f 3101 	mov.w	r1, r1, lsl #12
    ae98:	f000 8088 	beq.w	afac <__aeabi_ddiv+0x144>
    ae9c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    aea0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    aea4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    aea8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    aeac:	ea4f 2202 	mov.w	r2, r2, lsl #8
    aeb0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    aeb4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    aeb8:	ea4f 2600 	mov.w	r6, r0, lsl #8
    aebc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    aec0:	429d      	cmp	r5, r3
    aec2:	bf08      	it	eq
    aec4:	4296      	cmpeq	r6, r2
    aec6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    aeca:	f504 7440 	add.w	r4, r4, #768	; 0x300
    aece:	d202      	bcs.n	aed6 <__aeabi_ddiv+0x6e>
    aed0:	085b      	lsrs	r3, r3, #1
    aed2:	ea4f 0232 	mov.w	r2, r2, rrx
    aed6:	1ab6      	subs	r6, r6, r2
    aed8:	eb65 0503 	sbc.w	r5, r5, r3
    aedc:	085b      	lsrs	r3, r3, #1
    aede:	ea4f 0232 	mov.w	r2, r2, rrx
    aee2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    aee6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    aeea:	ebb6 0e02 	subs.w	lr, r6, r2
    aeee:	eb75 0e03 	sbcs.w	lr, r5, r3
    aef2:	bf22      	ittt	cs
    aef4:	1ab6      	subcs	r6, r6, r2
    aef6:	4675      	movcs	r5, lr
    aef8:	ea40 000c 	orrcs.w	r0, r0, ip
    aefc:	085b      	lsrs	r3, r3, #1
    aefe:	ea4f 0232 	mov.w	r2, r2, rrx
    af02:	ebb6 0e02 	subs.w	lr, r6, r2
    af06:	eb75 0e03 	sbcs.w	lr, r5, r3
    af0a:	bf22      	ittt	cs
    af0c:	1ab6      	subcs	r6, r6, r2
    af0e:	4675      	movcs	r5, lr
    af10:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    af14:	085b      	lsrs	r3, r3, #1
    af16:	ea4f 0232 	mov.w	r2, r2, rrx
    af1a:	ebb6 0e02 	subs.w	lr, r6, r2
    af1e:	eb75 0e03 	sbcs.w	lr, r5, r3
    af22:	bf22      	ittt	cs
    af24:	1ab6      	subcs	r6, r6, r2
    af26:	4675      	movcs	r5, lr
    af28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    af2c:	085b      	lsrs	r3, r3, #1
    af2e:	ea4f 0232 	mov.w	r2, r2, rrx
    af32:	ebb6 0e02 	subs.w	lr, r6, r2
    af36:	eb75 0e03 	sbcs.w	lr, r5, r3
    af3a:	bf22      	ittt	cs
    af3c:	1ab6      	subcs	r6, r6, r2
    af3e:	4675      	movcs	r5, lr
    af40:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    af44:	ea55 0e06 	orrs.w	lr, r5, r6
    af48:	d018      	beq.n	af7c <__aeabi_ddiv+0x114>
    af4a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    af4e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    af52:	ea4f 1606 	mov.w	r6, r6, lsl #4
    af56:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    af5a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    af5e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    af62:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    af66:	d1c0      	bne.n	aeea <__aeabi_ddiv+0x82>
    af68:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    af6c:	d10b      	bne.n	af86 <__aeabi_ddiv+0x11e>
    af6e:	ea41 0100 	orr.w	r1, r1, r0
    af72:	f04f 0000 	mov.w	r0, #0
    af76:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    af7a:	e7b6      	b.n	aeea <__aeabi_ddiv+0x82>
    af7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    af80:	bf04      	itt	eq
    af82:	4301      	orreq	r1, r0
    af84:	2000      	moveq	r0, #0
    af86:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    af8a:	bf88      	it	hi
    af8c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    af90:	f63f aeaf 	bhi.w	acf2 <__aeabi_dmul+0xde>
    af94:	ebb5 0c03 	subs.w	ip, r5, r3
    af98:	bf04      	itt	eq
    af9a:	ebb6 0c02 	subseq.w	ip, r6, r2
    af9e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    afa2:	f150 0000 	adcs.w	r0, r0, #0
    afa6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    afaa:	bd70      	pop	{r4, r5, r6, pc}
    afac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    afb0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    afb4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    afb8:	bfc2      	ittt	gt
    afba:	ebd4 050c 	rsbsgt	r5, r4, ip
    afbe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    afc2:	bd70      	popgt	{r4, r5, r6, pc}
    afc4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    afc8:	f04f 0e00 	mov.w	lr, #0
    afcc:	3c01      	subs	r4, #1
    afce:	e690      	b.n	acf2 <__aeabi_dmul+0xde>
    afd0:	ea45 0e06 	orr.w	lr, r5, r6
    afd4:	e68d      	b.n	acf2 <__aeabi_dmul+0xde>
    afd6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    afda:	ea94 0f0c 	teq	r4, ip
    afde:	bf08      	it	eq
    afe0:	ea95 0f0c 	teqeq	r5, ip
    afe4:	f43f af3b 	beq.w	ae5e <__aeabi_dmul+0x24a>
    afe8:	ea94 0f0c 	teq	r4, ip
    afec:	d10a      	bne.n	b004 <__aeabi_ddiv+0x19c>
    afee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    aff2:	f47f af34 	bne.w	ae5e <__aeabi_dmul+0x24a>
    aff6:	ea95 0f0c 	teq	r5, ip
    affa:	f47f af25 	bne.w	ae48 <__aeabi_dmul+0x234>
    affe:	4610      	mov	r0, r2
    b000:	4619      	mov	r1, r3
    b002:	e72c      	b.n	ae5e <__aeabi_dmul+0x24a>
    b004:	ea95 0f0c 	teq	r5, ip
    b008:	d106      	bne.n	b018 <__aeabi_ddiv+0x1b0>
    b00a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    b00e:	f43f aefd 	beq.w	ae0c <__aeabi_dmul+0x1f8>
    b012:	4610      	mov	r0, r2
    b014:	4619      	mov	r1, r3
    b016:	e722      	b.n	ae5e <__aeabi_dmul+0x24a>
    b018:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    b01c:	bf18      	it	ne
    b01e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    b022:	f47f aec5 	bne.w	adb0 <__aeabi_dmul+0x19c>
    b026:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    b02a:	f47f af0d 	bne.w	ae48 <__aeabi_dmul+0x234>
    b02e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    b032:	f47f aeeb 	bne.w	ae0c <__aeabi_dmul+0x1f8>
    b036:	e712      	b.n	ae5e <__aeabi_dmul+0x24a>

0000b038 <__aeabi_d2uiz>:
    b038:	004a      	lsls	r2, r1, #1
    b03a:	d211      	bcs.n	b060 <__aeabi_d2uiz+0x28>
    b03c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    b040:	d211      	bcs.n	b066 <__aeabi_d2uiz+0x2e>
    b042:	d50d      	bpl.n	b060 <__aeabi_d2uiz+0x28>
    b044:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    b048:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    b04c:	d40e      	bmi.n	b06c <__aeabi_d2uiz+0x34>
    b04e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    b052:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b056:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    b05a:	fa23 f002 	lsr.w	r0, r3, r2
    b05e:	4770      	bx	lr
    b060:	f04f 0000 	mov.w	r0, #0
    b064:	4770      	bx	lr
    b066:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    b06a:	d102      	bne.n	b072 <__aeabi_d2uiz+0x3a>
    b06c:	f04f 30ff 	mov.w	r0, #4294967295
    b070:	4770      	bx	lr
    b072:	f04f 0000 	mov.w	r0, #0
    b076:	4770      	bx	lr

0000b078 <__libc_init_array>:
    b078:	b570      	push	{r4, r5, r6, lr}
    b07a:	4e0d      	ldr	r6, [pc, #52]	; (b0b0 <__libc_init_array+0x38>)
    b07c:	4c0d      	ldr	r4, [pc, #52]	; (b0b4 <__libc_init_array+0x3c>)
    b07e:	1ba4      	subs	r4, r4, r6
    b080:	10a4      	asrs	r4, r4, #2
    b082:	2500      	movs	r5, #0
    b084:	42a5      	cmp	r5, r4
    b086:	d109      	bne.n	b09c <__libc_init_array+0x24>
    b088:	4e0b      	ldr	r6, [pc, #44]	; (b0b8 <__libc_init_array+0x40>)
    b08a:	4c0c      	ldr	r4, [pc, #48]	; (b0bc <__libc_init_array+0x44>)
    b08c:	f001 f8c6 	bl	c21c <_init>
    b090:	1ba4      	subs	r4, r4, r6
    b092:	10a4      	asrs	r4, r4, #2
    b094:	2500      	movs	r5, #0
    b096:	42a5      	cmp	r5, r4
    b098:	d105      	bne.n	b0a6 <__libc_init_array+0x2e>
    b09a:	bd70      	pop	{r4, r5, r6, pc}
    b09c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    b0a0:	4798      	blx	r3
    b0a2:	3501      	adds	r5, #1
    b0a4:	e7ee      	b.n	b084 <__libc_init_array+0xc>
    b0a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    b0aa:	4798      	blx	r3
    b0ac:	3501      	adds	r5, #1
    b0ae:	e7f2      	b.n	b096 <__libc_init_array+0x1e>
    b0b0:	0000c228 	.word	0x0000c228
    b0b4:	0000c228 	.word	0x0000c228
    b0b8:	0000c228 	.word	0x0000c228
    b0bc:	0000c22c 	.word	0x0000c22c

0000b0c0 <malloc>:
    b0c0:	4b02      	ldr	r3, [pc, #8]	; (b0cc <malloc+0xc>)
    b0c2:	4601      	mov	r1, r0
    b0c4:	6818      	ldr	r0, [r3, #0]
    b0c6:	f000 b865 	b.w	b194 <_malloc_r>
    b0ca:	bf00      	nop
    b0cc:	20000558 	.word	0x20000558

0000b0d0 <memcpy>:
    b0d0:	b510      	push	{r4, lr}
    b0d2:	1e43      	subs	r3, r0, #1
    b0d4:	440a      	add	r2, r1
    b0d6:	4291      	cmp	r1, r2
    b0d8:	d100      	bne.n	b0dc <memcpy+0xc>
    b0da:	bd10      	pop	{r4, pc}
    b0dc:	f811 4b01 	ldrb.w	r4, [r1], #1
    b0e0:	f803 4f01 	strb.w	r4, [r3, #1]!
    b0e4:	e7f7      	b.n	b0d6 <memcpy+0x6>

0000b0e6 <memset>:
    b0e6:	4402      	add	r2, r0
    b0e8:	4603      	mov	r3, r0
    b0ea:	4293      	cmp	r3, r2
    b0ec:	d100      	bne.n	b0f0 <memset+0xa>
    b0ee:	4770      	bx	lr
    b0f0:	f803 1b01 	strb.w	r1, [r3], #1
    b0f4:	e7f9      	b.n	b0ea <memset+0x4>
	...

0000b0f8 <_free_r>:
    b0f8:	b538      	push	{r3, r4, r5, lr}
    b0fa:	4605      	mov	r5, r0
    b0fc:	2900      	cmp	r1, #0
    b0fe:	d045      	beq.n	b18c <_free_r+0x94>
    b100:	f851 3c04 	ldr.w	r3, [r1, #-4]
    b104:	1f0c      	subs	r4, r1, #4
    b106:	2b00      	cmp	r3, #0
    b108:	bfb8      	it	lt
    b10a:	18e4      	addlt	r4, r4, r3
    b10c:	f000 f916 	bl	b33c <__malloc_lock>
    b110:	4a1f      	ldr	r2, [pc, #124]	; (b190 <_free_r+0x98>)
    b112:	6813      	ldr	r3, [r2, #0]
    b114:	4610      	mov	r0, r2
    b116:	b933      	cbnz	r3, b126 <_free_r+0x2e>
    b118:	6063      	str	r3, [r4, #4]
    b11a:	6014      	str	r4, [r2, #0]
    b11c:	4628      	mov	r0, r5
    b11e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    b122:	f000 b90c 	b.w	b33e <__malloc_unlock>
    b126:	42a3      	cmp	r3, r4
    b128:	d90c      	bls.n	b144 <_free_r+0x4c>
    b12a:	6821      	ldr	r1, [r4, #0]
    b12c:	1862      	adds	r2, r4, r1
    b12e:	4293      	cmp	r3, r2
    b130:	bf04      	itt	eq
    b132:	681a      	ldreq	r2, [r3, #0]
    b134:	685b      	ldreq	r3, [r3, #4]
    b136:	6063      	str	r3, [r4, #4]
    b138:	bf04      	itt	eq
    b13a:	1852      	addeq	r2, r2, r1
    b13c:	6022      	streq	r2, [r4, #0]
    b13e:	6004      	str	r4, [r0, #0]
    b140:	e7ec      	b.n	b11c <_free_r+0x24>
    b142:	4613      	mov	r3, r2
    b144:	685a      	ldr	r2, [r3, #4]
    b146:	b10a      	cbz	r2, b14c <_free_r+0x54>
    b148:	42a2      	cmp	r2, r4
    b14a:	d9fa      	bls.n	b142 <_free_r+0x4a>
    b14c:	6819      	ldr	r1, [r3, #0]
    b14e:	1858      	adds	r0, r3, r1
    b150:	42a0      	cmp	r0, r4
    b152:	d10b      	bne.n	b16c <_free_r+0x74>
    b154:	6820      	ldr	r0, [r4, #0]
    b156:	4401      	add	r1, r0
    b158:	1858      	adds	r0, r3, r1
    b15a:	4282      	cmp	r2, r0
    b15c:	6019      	str	r1, [r3, #0]
    b15e:	d1dd      	bne.n	b11c <_free_r+0x24>
    b160:	6810      	ldr	r0, [r2, #0]
    b162:	6852      	ldr	r2, [r2, #4]
    b164:	605a      	str	r2, [r3, #4]
    b166:	4401      	add	r1, r0
    b168:	6019      	str	r1, [r3, #0]
    b16a:	e7d7      	b.n	b11c <_free_r+0x24>
    b16c:	d902      	bls.n	b174 <_free_r+0x7c>
    b16e:	230c      	movs	r3, #12
    b170:	602b      	str	r3, [r5, #0]
    b172:	e7d3      	b.n	b11c <_free_r+0x24>
    b174:	6820      	ldr	r0, [r4, #0]
    b176:	1821      	adds	r1, r4, r0
    b178:	428a      	cmp	r2, r1
    b17a:	bf04      	itt	eq
    b17c:	6811      	ldreq	r1, [r2, #0]
    b17e:	6852      	ldreq	r2, [r2, #4]
    b180:	6062      	str	r2, [r4, #4]
    b182:	bf04      	itt	eq
    b184:	1809      	addeq	r1, r1, r0
    b186:	6021      	streq	r1, [r4, #0]
    b188:	605c      	str	r4, [r3, #4]
    b18a:	e7c7      	b.n	b11c <_free_r+0x24>
    b18c:	bd38      	pop	{r3, r4, r5, pc}
    b18e:	bf00      	nop
    b190:	20000eb0 	.word	0x20000eb0

0000b194 <_malloc_r>:
    b194:	b570      	push	{r4, r5, r6, lr}
    b196:	1ccd      	adds	r5, r1, #3
    b198:	f025 0503 	bic.w	r5, r5, #3
    b19c:	3508      	adds	r5, #8
    b19e:	2d0c      	cmp	r5, #12
    b1a0:	bf38      	it	cc
    b1a2:	250c      	movcc	r5, #12
    b1a4:	2d00      	cmp	r5, #0
    b1a6:	4606      	mov	r6, r0
    b1a8:	db01      	blt.n	b1ae <_malloc_r+0x1a>
    b1aa:	42a9      	cmp	r1, r5
    b1ac:	d903      	bls.n	b1b6 <_malloc_r+0x22>
    b1ae:	230c      	movs	r3, #12
    b1b0:	6033      	str	r3, [r6, #0]
    b1b2:	2000      	movs	r0, #0
    b1b4:	bd70      	pop	{r4, r5, r6, pc}
    b1b6:	f000 f8c1 	bl	b33c <__malloc_lock>
    b1ba:	4a23      	ldr	r2, [pc, #140]	; (b248 <_malloc_r+0xb4>)
    b1bc:	6814      	ldr	r4, [r2, #0]
    b1be:	4621      	mov	r1, r4
    b1c0:	b991      	cbnz	r1, b1e8 <_malloc_r+0x54>
    b1c2:	4c22      	ldr	r4, [pc, #136]	; (b24c <_malloc_r+0xb8>)
    b1c4:	6823      	ldr	r3, [r4, #0]
    b1c6:	b91b      	cbnz	r3, b1d0 <_malloc_r+0x3c>
    b1c8:	4630      	mov	r0, r6
    b1ca:	f000 f87b 	bl	b2c4 <_sbrk_r>
    b1ce:	6020      	str	r0, [r4, #0]
    b1d0:	4629      	mov	r1, r5
    b1d2:	4630      	mov	r0, r6
    b1d4:	f000 f876 	bl	b2c4 <_sbrk_r>
    b1d8:	1c43      	adds	r3, r0, #1
    b1da:	d126      	bne.n	b22a <_malloc_r+0x96>
    b1dc:	230c      	movs	r3, #12
    b1de:	6033      	str	r3, [r6, #0]
    b1e0:	4630      	mov	r0, r6
    b1e2:	f000 f8ac 	bl	b33e <__malloc_unlock>
    b1e6:	e7e4      	b.n	b1b2 <_malloc_r+0x1e>
    b1e8:	680b      	ldr	r3, [r1, #0]
    b1ea:	1b5b      	subs	r3, r3, r5
    b1ec:	d41a      	bmi.n	b224 <_malloc_r+0x90>
    b1ee:	2b0b      	cmp	r3, #11
    b1f0:	d90f      	bls.n	b212 <_malloc_r+0x7e>
    b1f2:	600b      	str	r3, [r1, #0]
    b1f4:	50cd      	str	r5, [r1, r3]
    b1f6:	18cc      	adds	r4, r1, r3
    b1f8:	4630      	mov	r0, r6
    b1fa:	f000 f8a0 	bl	b33e <__malloc_unlock>
    b1fe:	f104 000b 	add.w	r0, r4, #11
    b202:	1d23      	adds	r3, r4, #4
    b204:	f020 0007 	bic.w	r0, r0, #7
    b208:	1ac3      	subs	r3, r0, r3
    b20a:	d01b      	beq.n	b244 <_malloc_r+0xb0>
    b20c:	425a      	negs	r2, r3
    b20e:	50e2      	str	r2, [r4, r3]
    b210:	bd70      	pop	{r4, r5, r6, pc}
    b212:	428c      	cmp	r4, r1
    b214:	bf0d      	iteet	eq
    b216:	6863      	ldreq	r3, [r4, #4]
    b218:	684b      	ldrne	r3, [r1, #4]
    b21a:	6063      	strne	r3, [r4, #4]
    b21c:	6013      	streq	r3, [r2, #0]
    b21e:	bf18      	it	ne
    b220:	460c      	movne	r4, r1
    b222:	e7e9      	b.n	b1f8 <_malloc_r+0x64>
    b224:	460c      	mov	r4, r1
    b226:	6849      	ldr	r1, [r1, #4]
    b228:	e7ca      	b.n	b1c0 <_malloc_r+0x2c>
    b22a:	1cc4      	adds	r4, r0, #3
    b22c:	f024 0403 	bic.w	r4, r4, #3
    b230:	42a0      	cmp	r0, r4
    b232:	d005      	beq.n	b240 <_malloc_r+0xac>
    b234:	1a21      	subs	r1, r4, r0
    b236:	4630      	mov	r0, r6
    b238:	f000 f844 	bl	b2c4 <_sbrk_r>
    b23c:	3001      	adds	r0, #1
    b23e:	d0cd      	beq.n	b1dc <_malloc_r+0x48>
    b240:	6025      	str	r5, [r4, #0]
    b242:	e7d9      	b.n	b1f8 <_malloc_r+0x64>
    b244:	bd70      	pop	{r4, r5, r6, pc}
    b246:	bf00      	nop
    b248:	20000eb0 	.word	0x20000eb0
    b24c:	20000eb4 	.word	0x20000eb4

0000b250 <rand>:
    b250:	4b19      	ldr	r3, [pc, #100]	; (b2b8 <rand+0x68>)
    b252:	b510      	push	{r4, lr}
    b254:	681c      	ldr	r4, [r3, #0]
    b256:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    b258:	b9d3      	cbnz	r3, b290 <rand+0x40>
    b25a:	2018      	movs	r0, #24
    b25c:	f7ff ff30 	bl	b0c0 <malloc>
    b260:	f243 330e 	movw	r3, #13070	; 0x330e
    b264:	63a0      	str	r0, [r4, #56]	; 0x38
    b266:	8003      	strh	r3, [r0, #0]
    b268:	f64a 33cd 	movw	r3, #43981	; 0xabcd
    b26c:	8043      	strh	r3, [r0, #2]
    b26e:	f241 2334 	movw	r3, #4660	; 0x1234
    b272:	8083      	strh	r3, [r0, #4]
    b274:	f24e 636d 	movw	r3, #58989	; 0xe66d
    b278:	80c3      	strh	r3, [r0, #6]
    b27a:	f64d 63ec 	movw	r3, #57068	; 0xdeec
    b27e:	8103      	strh	r3, [r0, #8]
    b280:	2305      	movs	r3, #5
    b282:	8143      	strh	r3, [r0, #10]
    b284:	230b      	movs	r3, #11
    b286:	8183      	strh	r3, [r0, #12]
    b288:	2201      	movs	r2, #1
    b28a:	2300      	movs	r3, #0
    b28c:	e9c0 2304 	strd	r2, r3, [r0, #16]
    b290:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    b292:	480a      	ldr	r0, [pc, #40]	; (b2bc <rand+0x6c>)
    b294:	690a      	ldr	r2, [r1, #16]
    b296:	694b      	ldr	r3, [r1, #20]
    b298:	4c09      	ldr	r4, [pc, #36]	; (b2c0 <rand+0x70>)
    b29a:	4350      	muls	r0, r2
    b29c:	fb04 0003 	mla	r0, r4, r3, r0
    b2a0:	fba2 2304 	umull	r2, r3, r2, r4
    b2a4:	3201      	adds	r2, #1
    b2a6:	4403      	add	r3, r0
    b2a8:	f143 0300 	adc.w	r3, r3, #0
    b2ac:	e9c1 2304 	strd	r2, r3, [r1, #16]
    b2b0:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
    b2b4:	bd10      	pop	{r4, pc}
    b2b6:	bf00      	nop
    b2b8:	20000558 	.word	0x20000558
    b2bc:	5851f42d 	.word	0x5851f42d
    b2c0:	4c957f2d 	.word	0x4c957f2d

0000b2c4 <_sbrk_r>:
    b2c4:	b538      	push	{r3, r4, r5, lr}
    b2c6:	4c06      	ldr	r4, [pc, #24]	; (b2e0 <_sbrk_r+0x1c>)
    b2c8:	2300      	movs	r3, #0
    b2ca:	4605      	mov	r5, r0
    b2cc:	4608      	mov	r0, r1
    b2ce:	6023      	str	r3, [r4, #0]
    b2d0:	f7fa f860 	bl	5394 <_sbrk>
    b2d4:	1c43      	adds	r3, r0, #1
    b2d6:	d102      	bne.n	b2de <_sbrk_r+0x1a>
    b2d8:	6823      	ldr	r3, [r4, #0]
    b2da:	b103      	cbz	r3, b2de <_sbrk_r+0x1a>
    b2dc:	602b      	str	r3, [r5, #0]
    b2de:	bd38      	pop	{r3, r4, r5, pc}
    b2e0:	200032cc 	.word	0x200032cc

0000b2e4 <siprintf>:
    b2e4:	b40e      	push	{r1, r2, r3}
    b2e6:	b500      	push	{lr}
    b2e8:	b09c      	sub	sp, #112	; 0x70
    b2ea:	f44f 7102 	mov.w	r1, #520	; 0x208
    b2ee:	ab1d      	add	r3, sp, #116	; 0x74
    b2f0:	f8ad 1014 	strh.w	r1, [sp, #20]
    b2f4:	9002      	str	r0, [sp, #8]
    b2f6:	9006      	str	r0, [sp, #24]
    b2f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    b2fc:	480a      	ldr	r0, [pc, #40]	; (b328 <siprintf+0x44>)
    b2fe:	9104      	str	r1, [sp, #16]
    b300:	9107      	str	r1, [sp, #28]
    b302:	f64f 71ff 	movw	r1, #65535	; 0xffff
    b306:	f853 2b04 	ldr.w	r2, [r3], #4
    b30a:	f8ad 1016 	strh.w	r1, [sp, #22]
    b30e:	6800      	ldr	r0, [r0, #0]
    b310:	9301      	str	r3, [sp, #4]
    b312:	a902      	add	r1, sp, #8
    b314:	f000 f870 	bl	b3f8 <_svfiprintf_r>
    b318:	9b02      	ldr	r3, [sp, #8]
    b31a:	2200      	movs	r2, #0
    b31c:	701a      	strb	r2, [r3, #0]
    b31e:	b01c      	add	sp, #112	; 0x70
    b320:	f85d eb04 	ldr.w	lr, [sp], #4
    b324:	b003      	add	sp, #12
    b326:	4770      	bx	lr
    b328:	20000558 	.word	0x20000558

0000b32c <strlen>:
    b32c:	4603      	mov	r3, r0
    b32e:	f813 2b01 	ldrb.w	r2, [r3], #1
    b332:	2a00      	cmp	r2, #0
    b334:	d1fb      	bne.n	b32e <strlen+0x2>
    b336:	1a18      	subs	r0, r3, r0
    b338:	3801      	subs	r0, #1
    b33a:	4770      	bx	lr

0000b33c <__malloc_lock>:
    b33c:	4770      	bx	lr

0000b33e <__malloc_unlock>:
    b33e:	4770      	bx	lr

0000b340 <__ssputs_r>:
    b340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    b344:	688e      	ldr	r6, [r1, #8]
    b346:	429e      	cmp	r6, r3
    b348:	4682      	mov	sl, r0
    b34a:	460c      	mov	r4, r1
    b34c:	4691      	mov	r9, r2
    b34e:	4698      	mov	r8, r3
    b350:	d835      	bhi.n	b3be <__ssputs_r+0x7e>
    b352:	898a      	ldrh	r2, [r1, #12]
    b354:	f412 6f90 	tst.w	r2, #1152	; 0x480
    b358:	d031      	beq.n	b3be <__ssputs_r+0x7e>
    b35a:	6825      	ldr	r5, [r4, #0]
    b35c:	6909      	ldr	r1, [r1, #16]
    b35e:	1a6f      	subs	r7, r5, r1
    b360:	6965      	ldr	r5, [r4, #20]
    b362:	2302      	movs	r3, #2
    b364:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    b368:	fb95 f5f3 	sdiv	r5, r5, r3
    b36c:	f108 0301 	add.w	r3, r8, #1
    b370:	443b      	add	r3, r7
    b372:	429d      	cmp	r5, r3
    b374:	bf38      	it	cc
    b376:	461d      	movcc	r5, r3
    b378:	0553      	lsls	r3, r2, #21
    b37a:	d531      	bpl.n	b3e0 <__ssputs_r+0xa0>
    b37c:	4629      	mov	r1, r5
    b37e:	f7ff ff09 	bl	b194 <_malloc_r>
    b382:	4606      	mov	r6, r0
    b384:	b950      	cbnz	r0, b39c <__ssputs_r+0x5c>
    b386:	230c      	movs	r3, #12
    b388:	f8ca 3000 	str.w	r3, [sl]
    b38c:	89a3      	ldrh	r3, [r4, #12]
    b38e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    b392:	81a3      	strh	r3, [r4, #12]
    b394:	f04f 30ff 	mov.w	r0, #4294967295
    b398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b39c:	463a      	mov	r2, r7
    b39e:	6921      	ldr	r1, [r4, #16]
    b3a0:	f7ff fe96 	bl	b0d0 <memcpy>
    b3a4:	89a3      	ldrh	r3, [r4, #12]
    b3a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    b3aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    b3ae:	81a3      	strh	r3, [r4, #12]
    b3b0:	6126      	str	r6, [r4, #16]
    b3b2:	6165      	str	r5, [r4, #20]
    b3b4:	443e      	add	r6, r7
    b3b6:	1bed      	subs	r5, r5, r7
    b3b8:	6026      	str	r6, [r4, #0]
    b3ba:	60a5      	str	r5, [r4, #8]
    b3bc:	4646      	mov	r6, r8
    b3be:	4546      	cmp	r6, r8
    b3c0:	bf28      	it	cs
    b3c2:	4646      	movcs	r6, r8
    b3c4:	4632      	mov	r2, r6
    b3c6:	4649      	mov	r1, r9
    b3c8:	6820      	ldr	r0, [r4, #0]
    b3ca:	f000 faf1 	bl	b9b0 <memmove>
    b3ce:	68a3      	ldr	r3, [r4, #8]
    b3d0:	1b9b      	subs	r3, r3, r6
    b3d2:	60a3      	str	r3, [r4, #8]
    b3d4:	6823      	ldr	r3, [r4, #0]
    b3d6:	441e      	add	r6, r3
    b3d8:	6026      	str	r6, [r4, #0]
    b3da:	2000      	movs	r0, #0
    b3dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b3e0:	462a      	mov	r2, r5
    b3e2:	f000 faff 	bl	b9e4 <_realloc_r>
    b3e6:	4606      	mov	r6, r0
    b3e8:	2800      	cmp	r0, #0
    b3ea:	d1e1      	bne.n	b3b0 <__ssputs_r+0x70>
    b3ec:	6921      	ldr	r1, [r4, #16]
    b3ee:	4650      	mov	r0, sl
    b3f0:	f7ff fe82 	bl	b0f8 <_free_r>
    b3f4:	e7c7      	b.n	b386 <__ssputs_r+0x46>
	...

0000b3f8 <_svfiprintf_r>:
    b3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b3fc:	b09d      	sub	sp, #116	; 0x74
    b3fe:	4680      	mov	r8, r0
    b400:	9303      	str	r3, [sp, #12]
    b402:	898b      	ldrh	r3, [r1, #12]
    b404:	061c      	lsls	r4, r3, #24
    b406:	460d      	mov	r5, r1
    b408:	4616      	mov	r6, r2
    b40a:	d50f      	bpl.n	b42c <_svfiprintf_r+0x34>
    b40c:	690b      	ldr	r3, [r1, #16]
    b40e:	b96b      	cbnz	r3, b42c <_svfiprintf_r+0x34>
    b410:	2140      	movs	r1, #64	; 0x40
    b412:	f7ff febf 	bl	b194 <_malloc_r>
    b416:	6028      	str	r0, [r5, #0]
    b418:	6128      	str	r0, [r5, #16]
    b41a:	b928      	cbnz	r0, b428 <_svfiprintf_r+0x30>
    b41c:	230c      	movs	r3, #12
    b41e:	f8c8 3000 	str.w	r3, [r8]
    b422:	f04f 30ff 	mov.w	r0, #4294967295
    b426:	e0c5      	b.n	b5b4 <_svfiprintf_r+0x1bc>
    b428:	2340      	movs	r3, #64	; 0x40
    b42a:	616b      	str	r3, [r5, #20]
    b42c:	2300      	movs	r3, #0
    b42e:	9309      	str	r3, [sp, #36]	; 0x24
    b430:	2320      	movs	r3, #32
    b432:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    b436:	2330      	movs	r3, #48	; 0x30
    b438:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    b43c:	f04f 0b01 	mov.w	fp, #1
    b440:	4637      	mov	r7, r6
    b442:	463c      	mov	r4, r7
    b444:	f814 3b01 	ldrb.w	r3, [r4], #1
    b448:	2b00      	cmp	r3, #0
    b44a:	d13c      	bne.n	b4c6 <_svfiprintf_r+0xce>
    b44c:	ebb7 0a06 	subs.w	sl, r7, r6
    b450:	d00b      	beq.n	b46a <_svfiprintf_r+0x72>
    b452:	4653      	mov	r3, sl
    b454:	4632      	mov	r2, r6
    b456:	4629      	mov	r1, r5
    b458:	4640      	mov	r0, r8
    b45a:	f7ff ff71 	bl	b340 <__ssputs_r>
    b45e:	3001      	adds	r0, #1
    b460:	f000 80a3 	beq.w	b5aa <_svfiprintf_r+0x1b2>
    b464:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b466:	4453      	add	r3, sl
    b468:	9309      	str	r3, [sp, #36]	; 0x24
    b46a:	783b      	ldrb	r3, [r7, #0]
    b46c:	2b00      	cmp	r3, #0
    b46e:	f000 809c 	beq.w	b5aa <_svfiprintf_r+0x1b2>
    b472:	2300      	movs	r3, #0
    b474:	f04f 32ff 	mov.w	r2, #4294967295
    b478:	9304      	str	r3, [sp, #16]
    b47a:	9307      	str	r3, [sp, #28]
    b47c:	9205      	str	r2, [sp, #20]
    b47e:	9306      	str	r3, [sp, #24]
    b480:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    b484:	931a      	str	r3, [sp, #104]	; 0x68
    b486:	2205      	movs	r2, #5
    b488:	7821      	ldrb	r1, [r4, #0]
    b48a:	4850      	ldr	r0, [pc, #320]	; (b5cc <_svfiprintf_r+0x1d4>)
    b48c:	f000 fa40 	bl	b910 <memchr>
    b490:	1c67      	adds	r7, r4, #1
    b492:	9b04      	ldr	r3, [sp, #16]
    b494:	b9d8      	cbnz	r0, b4ce <_svfiprintf_r+0xd6>
    b496:	06d9      	lsls	r1, r3, #27
    b498:	bf44      	itt	mi
    b49a:	2220      	movmi	r2, #32
    b49c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    b4a0:	071a      	lsls	r2, r3, #28
    b4a2:	bf44      	itt	mi
    b4a4:	222b      	movmi	r2, #43	; 0x2b
    b4a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    b4aa:	7822      	ldrb	r2, [r4, #0]
    b4ac:	2a2a      	cmp	r2, #42	; 0x2a
    b4ae:	d016      	beq.n	b4de <_svfiprintf_r+0xe6>
    b4b0:	9a07      	ldr	r2, [sp, #28]
    b4b2:	2100      	movs	r1, #0
    b4b4:	200a      	movs	r0, #10
    b4b6:	4627      	mov	r7, r4
    b4b8:	3401      	adds	r4, #1
    b4ba:	783b      	ldrb	r3, [r7, #0]
    b4bc:	3b30      	subs	r3, #48	; 0x30
    b4be:	2b09      	cmp	r3, #9
    b4c0:	d951      	bls.n	b566 <_svfiprintf_r+0x16e>
    b4c2:	b1c9      	cbz	r1, b4f8 <_svfiprintf_r+0x100>
    b4c4:	e011      	b.n	b4ea <_svfiprintf_r+0xf2>
    b4c6:	2b25      	cmp	r3, #37	; 0x25
    b4c8:	d0c0      	beq.n	b44c <_svfiprintf_r+0x54>
    b4ca:	4627      	mov	r7, r4
    b4cc:	e7b9      	b.n	b442 <_svfiprintf_r+0x4a>
    b4ce:	4a3f      	ldr	r2, [pc, #252]	; (b5cc <_svfiprintf_r+0x1d4>)
    b4d0:	1a80      	subs	r0, r0, r2
    b4d2:	fa0b f000 	lsl.w	r0, fp, r0
    b4d6:	4318      	orrs	r0, r3
    b4d8:	9004      	str	r0, [sp, #16]
    b4da:	463c      	mov	r4, r7
    b4dc:	e7d3      	b.n	b486 <_svfiprintf_r+0x8e>
    b4de:	9a03      	ldr	r2, [sp, #12]
    b4e0:	1d11      	adds	r1, r2, #4
    b4e2:	6812      	ldr	r2, [r2, #0]
    b4e4:	9103      	str	r1, [sp, #12]
    b4e6:	2a00      	cmp	r2, #0
    b4e8:	db01      	blt.n	b4ee <_svfiprintf_r+0xf6>
    b4ea:	9207      	str	r2, [sp, #28]
    b4ec:	e004      	b.n	b4f8 <_svfiprintf_r+0x100>
    b4ee:	4252      	negs	r2, r2
    b4f0:	f043 0302 	orr.w	r3, r3, #2
    b4f4:	9207      	str	r2, [sp, #28]
    b4f6:	9304      	str	r3, [sp, #16]
    b4f8:	783b      	ldrb	r3, [r7, #0]
    b4fa:	2b2e      	cmp	r3, #46	; 0x2e
    b4fc:	d10e      	bne.n	b51c <_svfiprintf_r+0x124>
    b4fe:	787b      	ldrb	r3, [r7, #1]
    b500:	2b2a      	cmp	r3, #42	; 0x2a
    b502:	f107 0101 	add.w	r1, r7, #1
    b506:	d132      	bne.n	b56e <_svfiprintf_r+0x176>
    b508:	9b03      	ldr	r3, [sp, #12]
    b50a:	1d1a      	adds	r2, r3, #4
    b50c:	681b      	ldr	r3, [r3, #0]
    b50e:	9203      	str	r2, [sp, #12]
    b510:	2b00      	cmp	r3, #0
    b512:	bfb8      	it	lt
    b514:	f04f 33ff 	movlt.w	r3, #4294967295
    b518:	3702      	adds	r7, #2
    b51a:	9305      	str	r3, [sp, #20]
    b51c:	4c2c      	ldr	r4, [pc, #176]	; (b5d0 <_svfiprintf_r+0x1d8>)
    b51e:	7839      	ldrb	r1, [r7, #0]
    b520:	2203      	movs	r2, #3
    b522:	4620      	mov	r0, r4
    b524:	f000 f9f4 	bl	b910 <memchr>
    b528:	b138      	cbz	r0, b53a <_svfiprintf_r+0x142>
    b52a:	2340      	movs	r3, #64	; 0x40
    b52c:	1b00      	subs	r0, r0, r4
    b52e:	fa03 f000 	lsl.w	r0, r3, r0
    b532:	9b04      	ldr	r3, [sp, #16]
    b534:	4303      	orrs	r3, r0
    b536:	9304      	str	r3, [sp, #16]
    b538:	3701      	adds	r7, #1
    b53a:	7839      	ldrb	r1, [r7, #0]
    b53c:	4825      	ldr	r0, [pc, #148]	; (b5d4 <_svfiprintf_r+0x1dc>)
    b53e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    b542:	2206      	movs	r2, #6
    b544:	1c7e      	adds	r6, r7, #1
    b546:	f000 f9e3 	bl	b910 <memchr>
    b54a:	2800      	cmp	r0, #0
    b54c:	d035      	beq.n	b5ba <_svfiprintf_r+0x1c2>
    b54e:	4b22      	ldr	r3, [pc, #136]	; (b5d8 <_svfiprintf_r+0x1e0>)
    b550:	b9fb      	cbnz	r3, b592 <_svfiprintf_r+0x19a>
    b552:	9b03      	ldr	r3, [sp, #12]
    b554:	3307      	adds	r3, #7
    b556:	f023 0307 	bic.w	r3, r3, #7
    b55a:	3308      	adds	r3, #8
    b55c:	9303      	str	r3, [sp, #12]
    b55e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b560:	444b      	add	r3, r9
    b562:	9309      	str	r3, [sp, #36]	; 0x24
    b564:	e76c      	b.n	b440 <_svfiprintf_r+0x48>
    b566:	fb00 3202 	mla	r2, r0, r2, r3
    b56a:	2101      	movs	r1, #1
    b56c:	e7a3      	b.n	b4b6 <_svfiprintf_r+0xbe>
    b56e:	2300      	movs	r3, #0
    b570:	9305      	str	r3, [sp, #20]
    b572:	4618      	mov	r0, r3
    b574:	240a      	movs	r4, #10
    b576:	460f      	mov	r7, r1
    b578:	3101      	adds	r1, #1
    b57a:	783a      	ldrb	r2, [r7, #0]
    b57c:	3a30      	subs	r2, #48	; 0x30
    b57e:	2a09      	cmp	r2, #9
    b580:	d903      	bls.n	b58a <_svfiprintf_r+0x192>
    b582:	2b00      	cmp	r3, #0
    b584:	d0ca      	beq.n	b51c <_svfiprintf_r+0x124>
    b586:	9005      	str	r0, [sp, #20]
    b588:	e7c8      	b.n	b51c <_svfiprintf_r+0x124>
    b58a:	fb04 2000 	mla	r0, r4, r0, r2
    b58e:	2301      	movs	r3, #1
    b590:	e7f1      	b.n	b576 <_svfiprintf_r+0x17e>
    b592:	ab03      	add	r3, sp, #12
    b594:	9300      	str	r3, [sp, #0]
    b596:	462a      	mov	r2, r5
    b598:	4b10      	ldr	r3, [pc, #64]	; (b5dc <_svfiprintf_r+0x1e4>)
    b59a:	a904      	add	r1, sp, #16
    b59c:	4640      	mov	r0, r8
    b59e:	f3af 8000 	nop.w
    b5a2:	f1b0 3fff 	cmp.w	r0, #4294967295
    b5a6:	4681      	mov	r9, r0
    b5a8:	d1d9      	bne.n	b55e <_svfiprintf_r+0x166>
    b5aa:	89ab      	ldrh	r3, [r5, #12]
    b5ac:	065b      	lsls	r3, r3, #25
    b5ae:	f53f af38 	bmi.w	b422 <_svfiprintf_r+0x2a>
    b5b2:	9809      	ldr	r0, [sp, #36]	; 0x24
    b5b4:	b01d      	add	sp, #116	; 0x74
    b5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b5ba:	ab03      	add	r3, sp, #12
    b5bc:	9300      	str	r3, [sp, #0]
    b5be:	462a      	mov	r2, r5
    b5c0:	4b06      	ldr	r3, [pc, #24]	; (b5dc <_svfiprintf_r+0x1e4>)
    b5c2:	a904      	add	r1, sp, #16
    b5c4:	4640      	mov	r0, r8
    b5c6:	f000 f881 	bl	b6cc <_printf_i>
    b5ca:	e7ea      	b.n	b5a2 <_svfiprintf_r+0x1aa>
    b5cc:	0000c1e8 	.word	0x0000c1e8
    b5d0:	0000c1ee 	.word	0x0000c1ee
    b5d4:	0000c1f2 	.word	0x0000c1f2
    b5d8:	00000000 	.word	0x00000000
    b5dc:	0000b341 	.word	0x0000b341

0000b5e0 <_printf_common>:
    b5e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    b5e4:	4691      	mov	r9, r2
    b5e6:	461f      	mov	r7, r3
    b5e8:	688a      	ldr	r2, [r1, #8]
    b5ea:	690b      	ldr	r3, [r1, #16]
    b5ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
    b5f0:	4293      	cmp	r3, r2
    b5f2:	bfb8      	it	lt
    b5f4:	4613      	movlt	r3, r2
    b5f6:	f8c9 3000 	str.w	r3, [r9]
    b5fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    b5fe:	4606      	mov	r6, r0
    b600:	460c      	mov	r4, r1
    b602:	b112      	cbz	r2, b60a <_printf_common+0x2a>
    b604:	3301      	adds	r3, #1
    b606:	f8c9 3000 	str.w	r3, [r9]
    b60a:	6823      	ldr	r3, [r4, #0]
    b60c:	0699      	lsls	r1, r3, #26
    b60e:	bf42      	ittt	mi
    b610:	f8d9 3000 	ldrmi.w	r3, [r9]
    b614:	3302      	addmi	r3, #2
    b616:	f8c9 3000 	strmi.w	r3, [r9]
    b61a:	6825      	ldr	r5, [r4, #0]
    b61c:	f015 0506 	ands.w	r5, r5, #6
    b620:	d107      	bne.n	b632 <_printf_common+0x52>
    b622:	f104 0a19 	add.w	sl, r4, #25
    b626:	68e3      	ldr	r3, [r4, #12]
    b628:	f8d9 2000 	ldr.w	r2, [r9]
    b62c:	1a9b      	subs	r3, r3, r2
    b62e:	429d      	cmp	r5, r3
    b630:	db29      	blt.n	b686 <_printf_common+0xa6>
    b632:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    b636:	6822      	ldr	r2, [r4, #0]
    b638:	3300      	adds	r3, #0
    b63a:	bf18      	it	ne
    b63c:	2301      	movne	r3, #1
    b63e:	0692      	lsls	r2, r2, #26
    b640:	d42e      	bmi.n	b6a0 <_printf_common+0xc0>
    b642:	f104 0243 	add.w	r2, r4, #67	; 0x43
    b646:	4639      	mov	r1, r7
    b648:	4630      	mov	r0, r6
    b64a:	47c0      	blx	r8
    b64c:	3001      	adds	r0, #1
    b64e:	d021      	beq.n	b694 <_printf_common+0xb4>
    b650:	6823      	ldr	r3, [r4, #0]
    b652:	68e5      	ldr	r5, [r4, #12]
    b654:	f8d9 2000 	ldr.w	r2, [r9]
    b658:	f003 0306 	and.w	r3, r3, #6
    b65c:	2b04      	cmp	r3, #4
    b65e:	bf08      	it	eq
    b660:	1aad      	subeq	r5, r5, r2
    b662:	68a3      	ldr	r3, [r4, #8]
    b664:	6922      	ldr	r2, [r4, #16]
    b666:	bf0c      	ite	eq
    b668:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    b66c:	2500      	movne	r5, #0
    b66e:	4293      	cmp	r3, r2
    b670:	bfc4      	itt	gt
    b672:	1a9b      	subgt	r3, r3, r2
    b674:	18ed      	addgt	r5, r5, r3
    b676:	f04f 0900 	mov.w	r9, #0
    b67a:	341a      	adds	r4, #26
    b67c:	454d      	cmp	r5, r9
    b67e:	d11b      	bne.n	b6b8 <_printf_common+0xd8>
    b680:	2000      	movs	r0, #0
    b682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b686:	2301      	movs	r3, #1
    b688:	4652      	mov	r2, sl
    b68a:	4639      	mov	r1, r7
    b68c:	4630      	mov	r0, r6
    b68e:	47c0      	blx	r8
    b690:	3001      	adds	r0, #1
    b692:	d103      	bne.n	b69c <_printf_common+0xbc>
    b694:	f04f 30ff 	mov.w	r0, #4294967295
    b698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b69c:	3501      	adds	r5, #1
    b69e:	e7c2      	b.n	b626 <_printf_common+0x46>
    b6a0:	18e1      	adds	r1, r4, r3
    b6a2:	1c5a      	adds	r2, r3, #1
    b6a4:	2030      	movs	r0, #48	; 0x30
    b6a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    b6aa:	4422      	add	r2, r4
    b6ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    b6b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    b6b4:	3302      	adds	r3, #2
    b6b6:	e7c4      	b.n	b642 <_printf_common+0x62>
    b6b8:	2301      	movs	r3, #1
    b6ba:	4622      	mov	r2, r4
    b6bc:	4639      	mov	r1, r7
    b6be:	4630      	mov	r0, r6
    b6c0:	47c0      	blx	r8
    b6c2:	3001      	adds	r0, #1
    b6c4:	d0e6      	beq.n	b694 <_printf_common+0xb4>
    b6c6:	f109 0901 	add.w	r9, r9, #1
    b6ca:	e7d7      	b.n	b67c <_printf_common+0x9c>

0000b6cc <_printf_i>:
    b6cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b6d0:	4617      	mov	r7, r2
    b6d2:	7e0a      	ldrb	r2, [r1, #24]
    b6d4:	b085      	sub	sp, #20
    b6d6:	2a6e      	cmp	r2, #110	; 0x6e
    b6d8:	4698      	mov	r8, r3
    b6da:	4606      	mov	r6, r0
    b6dc:	460c      	mov	r4, r1
    b6de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b6e0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    b6e4:	f000 80bc 	beq.w	b860 <_printf_i+0x194>
    b6e8:	d81a      	bhi.n	b720 <_printf_i+0x54>
    b6ea:	2a63      	cmp	r2, #99	; 0x63
    b6ec:	d02e      	beq.n	b74c <_printf_i+0x80>
    b6ee:	d80a      	bhi.n	b706 <_printf_i+0x3a>
    b6f0:	2a00      	cmp	r2, #0
    b6f2:	f000 80c8 	beq.w	b886 <_printf_i+0x1ba>
    b6f6:	2a58      	cmp	r2, #88	; 0x58
    b6f8:	f000 808a 	beq.w	b810 <_printf_i+0x144>
    b6fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
    b700:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    b704:	e02a      	b.n	b75c <_printf_i+0x90>
    b706:	2a64      	cmp	r2, #100	; 0x64
    b708:	d001      	beq.n	b70e <_printf_i+0x42>
    b70a:	2a69      	cmp	r2, #105	; 0x69
    b70c:	d1f6      	bne.n	b6fc <_printf_i+0x30>
    b70e:	6821      	ldr	r1, [r4, #0]
    b710:	681a      	ldr	r2, [r3, #0]
    b712:	f011 0f80 	tst.w	r1, #128	; 0x80
    b716:	d023      	beq.n	b760 <_printf_i+0x94>
    b718:	1d11      	adds	r1, r2, #4
    b71a:	6019      	str	r1, [r3, #0]
    b71c:	6813      	ldr	r3, [r2, #0]
    b71e:	e027      	b.n	b770 <_printf_i+0xa4>
    b720:	2a73      	cmp	r2, #115	; 0x73
    b722:	f000 80b4 	beq.w	b88e <_printf_i+0x1c2>
    b726:	d808      	bhi.n	b73a <_printf_i+0x6e>
    b728:	2a6f      	cmp	r2, #111	; 0x6f
    b72a:	d02a      	beq.n	b782 <_printf_i+0xb6>
    b72c:	2a70      	cmp	r2, #112	; 0x70
    b72e:	d1e5      	bne.n	b6fc <_printf_i+0x30>
    b730:	680a      	ldr	r2, [r1, #0]
    b732:	f042 0220 	orr.w	r2, r2, #32
    b736:	600a      	str	r2, [r1, #0]
    b738:	e003      	b.n	b742 <_printf_i+0x76>
    b73a:	2a75      	cmp	r2, #117	; 0x75
    b73c:	d021      	beq.n	b782 <_printf_i+0xb6>
    b73e:	2a78      	cmp	r2, #120	; 0x78
    b740:	d1dc      	bne.n	b6fc <_printf_i+0x30>
    b742:	2278      	movs	r2, #120	; 0x78
    b744:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    b748:	496e      	ldr	r1, [pc, #440]	; (b904 <_printf_i+0x238>)
    b74a:	e064      	b.n	b816 <_printf_i+0x14a>
    b74c:	681a      	ldr	r2, [r3, #0]
    b74e:	f101 0542 	add.w	r5, r1, #66	; 0x42
    b752:	1d11      	adds	r1, r2, #4
    b754:	6019      	str	r1, [r3, #0]
    b756:	6813      	ldr	r3, [r2, #0]
    b758:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    b75c:	2301      	movs	r3, #1
    b75e:	e0a3      	b.n	b8a8 <_printf_i+0x1dc>
    b760:	f011 0f40 	tst.w	r1, #64	; 0x40
    b764:	f102 0104 	add.w	r1, r2, #4
    b768:	6019      	str	r1, [r3, #0]
    b76a:	d0d7      	beq.n	b71c <_printf_i+0x50>
    b76c:	f9b2 3000 	ldrsh.w	r3, [r2]
    b770:	2b00      	cmp	r3, #0
    b772:	da03      	bge.n	b77c <_printf_i+0xb0>
    b774:	222d      	movs	r2, #45	; 0x2d
    b776:	425b      	negs	r3, r3
    b778:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    b77c:	4962      	ldr	r1, [pc, #392]	; (b908 <_printf_i+0x23c>)
    b77e:	220a      	movs	r2, #10
    b780:	e017      	b.n	b7b2 <_printf_i+0xe6>
    b782:	6820      	ldr	r0, [r4, #0]
    b784:	6819      	ldr	r1, [r3, #0]
    b786:	f010 0f80 	tst.w	r0, #128	; 0x80
    b78a:	d003      	beq.n	b794 <_printf_i+0xc8>
    b78c:	1d08      	adds	r0, r1, #4
    b78e:	6018      	str	r0, [r3, #0]
    b790:	680b      	ldr	r3, [r1, #0]
    b792:	e006      	b.n	b7a2 <_printf_i+0xd6>
    b794:	f010 0f40 	tst.w	r0, #64	; 0x40
    b798:	f101 0004 	add.w	r0, r1, #4
    b79c:	6018      	str	r0, [r3, #0]
    b79e:	d0f7      	beq.n	b790 <_printf_i+0xc4>
    b7a0:	880b      	ldrh	r3, [r1, #0]
    b7a2:	4959      	ldr	r1, [pc, #356]	; (b908 <_printf_i+0x23c>)
    b7a4:	2a6f      	cmp	r2, #111	; 0x6f
    b7a6:	bf14      	ite	ne
    b7a8:	220a      	movne	r2, #10
    b7aa:	2208      	moveq	r2, #8
    b7ac:	2000      	movs	r0, #0
    b7ae:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    b7b2:	6865      	ldr	r5, [r4, #4]
    b7b4:	60a5      	str	r5, [r4, #8]
    b7b6:	2d00      	cmp	r5, #0
    b7b8:	f2c0 809c 	blt.w	b8f4 <_printf_i+0x228>
    b7bc:	6820      	ldr	r0, [r4, #0]
    b7be:	f020 0004 	bic.w	r0, r0, #4
    b7c2:	6020      	str	r0, [r4, #0]
    b7c4:	2b00      	cmp	r3, #0
    b7c6:	d13f      	bne.n	b848 <_printf_i+0x17c>
    b7c8:	2d00      	cmp	r5, #0
    b7ca:	f040 8095 	bne.w	b8f8 <_printf_i+0x22c>
    b7ce:	4675      	mov	r5, lr
    b7d0:	2a08      	cmp	r2, #8
    b7d2:	d10b      	bne.n	b7ec <_printf_i+0x120>
    b7d4:	6823      	ldr	r3, [r4, #0]
    b7d6:	07da      	lsls	r2, r3, #31
    b7d8:	d508      	bpl.n	b7ec <_printf_i+0x120>
    b7da:	6923      	ldr	r3, [r4, #16]
    b7dc:	6862      	ldr	r2, [r4, #4]
    b7de:	429a      	cmp	r2, r3
    b7e0:	bfde      	ittt	le
    b7e2:	2330      	movle	r3, #48	; 0x30
    b7e4:	f805 3c01 	strble.w	r3, [r5, #-1]
    b7e8:	f105 35ff 	addle.w	r5, r5, #4294967295
    b7ec:	ebae 0305 	sub.w	r3, lr, r5
    b7f0:	6123      	str	r3, [r4, #16]
    b7f2:	f8cd 8000 	str.w	r8, [sp]
    b7f6:	463b      	mov	r3, r7
    b7f8:	aa03      	add	r2, sp, #12
    b7fa:	4621      	mov	r1, r4
    b7fc:	4630      	mov	r0, r6
    b7fe:	f7ff feef 	bl	b5e0 <_printf_common>
    b802:	3001      	adds	r0, #1
    b804:	d155      	bne.n	b8b2 <_printf_i+0x1e6>
    b806:	f04f 30ff 	mov.w	r0, #4294967295
    b80a:	b005      	add	sp, #20
    b80c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    b810:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    b814:	493c      	ldr	r1, [pc, #240]	; (b908 <_printf_i+0x23c>)
    b816:	6822      	ldr	r2, [r4, #0]
    b818:	6818      	ldr	r0, [r3, #0]
    b81a:	f012 0f80 	tst.w	r2, #128	; 0x80
    b81e:	f100 0504 	add.w	r5, r0, #4
    b822:	601d      	str	r5, [r3, #0]
    b824:	d001      	beq.n	b82a <_printf_i+0x15e>
    b826:	6803      	ldr	r3, [r0, #0]
    b828:	e002      	b.n	b830 <_printf_i+0x164>
    b82a:	0655      	lsls	r5, r2, #25
    b82c:	d5fb      	bpl.n	b826 <_printf_i+0x15a>
    b82e:	8803      	ldrh	r3, [r0, #0]
    b830:	07d0      	lsls	r0, r2, #31
    b832:	bf44      	itt	mi
    b834:	f042 0220 	orrmi.w	r2, r2, #32
    b838:	6022      	strmi	r2, [r4, #0]
    b83a:	b91b      	cbnz	r3, b844 <_printf_i+0x178>
    b83c:	6822      	ldr	r2, [r4, #0]
    b83e:	f022 0220 	bic.w	r2, r2, #32
    b842:	6022      	str	r2, [r4, #0]
    b844:	2210      	movs	r2, #16
    b846:	e7b1      	b.n	b7ac <_printf_i+0xe0>
    b848:	4675      	mov	r5, lr
    b84a:	fbb3 f0f2 	udiv	r0, r3, r2
    b84e:	fb02 3310 	mls	r3, r2, r0, r3
    b852:	5ccb      	ldrb	r3, [r1, r3]
    b854:	f805 3d01 	strb.w	r3, [r5, #-1]!
    b858:	4603      	mov	r3, r0
    b85a:	2800      	cmp	r0, #0
    b85c:	d1f5      	bne.n	b84a <_printf_i+0x17e>
    b85e:	e7b7      	b.n	b7d0 <_printf_i+0x104>
    b860:	6808      	ldr	r0, [r1, #0]
    b862:	681a      	ldr	r2, [r3, #0]
    b864:	6949      	ldr	r1, [r1, #20]
    b866:	f010 0f80 	tst.w	r0, #128	; 0x80
    b86a:	d004      	beq.n	b876 <_printf_i+0x1aa>
    b86c:	1d10      	adds	r0, r2, #4
    b86e:	6018      	str	r0, [r3, #0]
    b870:	6813      	ldr	r3, [r2, #0]
    b872:	6019      	str	r1, [r3, #0]
    b874:	e007      	b.n	b886 <_printf_i+0x1ba>
    b876:	f010 0f40 	tst.w	r0, #64	; 0x40
    b87a:	f102 0004 	add.w	r0, r2, #4
    b87e:	6018      	str	r0, [r3, #0]
    b880:	6813      	ldr	r3, [r2, #0]
    b882:	d0f6      	beq.n	b872 <_printf_i+0x1a6>
    b884:	8019      	strh	r1, [r3, #0]
    b886:	2300      	movs	r3, #0
    b888:	6123      	str	r3, [r4, #16]
    b88a:	4675      	mov	r5, lr
    b88c:	e7b1      	b.n	b7f2 <_printf_i+0x126>
    b88e:	681a      	ldr	r2, [r3, #0]
    b890:	1d11      	adds	r1, r2, #4
    b892:	6019      	str	r1, [r3, #0]
    b894:	6815      	ldr	r5, [r2, #0]
    b896:	6862      	ldr	r2, [r4, #4]
    b898:	2100      	movs	r1, #0
    b89a:	4628      	mov	r0, r5
    b89c:	f000 f838 	bl	b910 <memchr>
    b8a0:	b108      	cbz	r0, b8a6 <_printf_i+0x1da>
    b8a2:	1b40      	subs	r0, r0, r5
    b8a4:	6060      	str	r0, [r4, #4]
    b8a6:	6863      	ldr	r3, [r4, #4]
    b8a8:	6123      	str	r3, [r4, #16]
    b8aa:	2300      	movs	r3, #0
    b8ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    b8b0:	e79f      	b.n	b7f2 <_printf_i+0x126>
    b8b2:	6923      	ldr	r3, [r4, #16]
    b8b4:	462a      	mov	r2, r5
    b8b6:	4639      	mov	r1, r7
    b8b8:	4630      	mov	r0, r6
    b8ba:	47c0      	blx	r8
    b8bc:	3001      	adds	r0, #1
    b8be:	d0a2      	beq.n	b806 <_printf_i+0x13a>
    b8c0:	6823      	ldr	r3, [r4, #0]
    b8c2:	079b      	lsls	r3, r3, #30
    b8c4:	d507      	bpl.n	b8d6 <_printf_i+0x20a>
    b8c6:	2500      	movs	r5, #0
    b8c8:	f104 0919 	add.w	r9, r4, #25
    b8cc:	68e3      	ldr	r3, [r4, #12]
    b8ce:	9a03      	ldr	r2, [sp, #12]
    b8d0:	1a9b      	subs	r3, r3, r2
    b8d2:	429d      	cmp	r5, r3
    b8d4:	db05      	blt.n	b8e2 <_printf_i+0x216>
    b8d6:	68e0      	ldr	r0, [r4, #12]
    b8d8:	9b03      	ldr	r3, [sp, #12]
    b8da:	4298      	cmp	r0, r3
    b8dc:	bfb8      	it	lt
    b8de:	4618      	movlt	r0, r3
    b8e0:	e793      	b.n	b80a <_printf_i+0x13e>
    b8e2:	2301      	movs	r3, #1
    b8e4:	464a      	mov	r2, r9
    b8e6:	4639      	mov	r1, r7
    b8e8:	4630      	mov	r0, r6
    b8ea:	47c0      	blx	r8
    b8ec:	3001      	adds	r0, #1
    b8ee:	d08a      	beq.n	b806 <_printf_i+0x13a>
    b8f0:	3501      	adds	r5, #1
    b8f2:	e7eb      	b.n	b8cc <_printf_i+0x200>
    b8f4:	2b00      	cmp	r3, #0
    b8f6:	d1a7      	bne.n	b848 <_printf_i+0x17c>
    b8f8:	780b      	ldrb	r3, [r1, #0]
    b8fa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    b8fe:	f104 0542 	add.w	r5, r4, #66	; 0x42
    b902:	e765      	b.n	b7d0 <_printf_i+0x104>
    b904:	0000c20a 	.word	0x0000c20a
    b908:	0000c1f9 	.word	0x0000c1f9
    b90c:	00000000 	.word	0x00000000

0000b910 <memchr>:
    b910:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    b914:	2a10      	cmp	r2, #16
    b916:	db2b      	blt.n	b970 <memchr+0x60>
    b918:	f010 0f07 	tst.w	r0, #7
    b91c:	d008      	beq.n	b930 <memchr+0x20>
    b91e:	f810 3b01 	ldrb.w	r3, [r0], #1
    b922:	3a01      	subs	r2, #1
    b924:	428b      	cmp	r3, r1
    b926:	d02d      	beq.n	b984 <memchr+0x74>
    b928:	f010 0f07 	tst.w	r0, #7
    b92c:	b342      	cbz	r2, b980 <memchr+0x70>
    b92e:	d1f6      	bne.n	b91e <memchr+0xe>
    b930:	b4f0      	push	{r4, r5, r6, r7}
    b932:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    b936:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    b93a:	f022 0407 	bic.w	r4, r2, #7
    b93e:	f07f 0700 	mvns.w	r7, #0
    b942:	2300      	movs	r3, #0
    b944:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    b948:	3c08      	subs	r4, #8
    b94a:	ea85 0501 	eor.w	r5, r5, r1
    b94e:	ea86 0601 	eor.w	r6, r6, r1
    b952:	fa85 f547 	uadd8	r5, r5, r7
    b956:	faa3 f587 	sel	r5, r3, r7
    b95a:	fa86 f647 	uadd8	r6, r6, r7
    b95e:	faa5 f687 	sel	r6, r5, r7
    b962:	b98e      	cbnz	r6, b988 <memchr+0x78>
    b964:	d1ee      	bne.n	b944 <memchr+0x34>
    b966:	bcf0      	pop	{r4, r5, r6, r7}
    b968:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    b96c:	f002 0207 	and.w	r2, r2, #7
    b970:	b132      	cbz	r2, b980 <memchr+0x70>
    b972:	f810 3b01 	ldrb.w	r3, [r0], #1
    b976:	3a01      	subs	r2, #1
    b978:	ea83 0301 	eor.w	r3, r3, r1
    b97c:	b113      	cbz	r3, b984 <memchr+0x74>
    b97e:	d1f8      	bne.n	b972 <memchr+0x62>
    b980:	2000      	movs	r0, #0
    b982:	4770      	bx	lr
    b984:	3801      	subs	r0, #1
    b986:	4770      	bx	lr
    b988:	2d00      	cmp	r5, #0
    b98a:	bf06      	itte	eq
    b98c:	4635      	moveq	r5, r6
    b98e:	3803      	subeq	r0, #3
    b990:	3807      	subne	r0, #7
    b992:	f015 0f01 	tst.w	r5, #1
    b996:	d107      	bne.n	b9a8 <memchr+0x98>
    b998:	3001      	adds	r0, #1
    b99a:	f415 7f80 	tst.w	r5, #256	; 0x100
    b99e:	bf02      	ittt	eq
    b9a0:	3001      	addeq	r0, #1
    b9a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    b9a6:	3001      	addeq	r0, #1
    b9a8:	bcf0      	pop	{r4, r5, r6, r7}
    b9aa:	3801      	subs	r0, #1
    b9ac:	4770      	bx	lr
    b9ae:	bf00      	nop

0000b9b0 <memmove>:
    b9b0:	4288      	cmp	r0, r1
    b9b2:	b510      	push	{r4, lr}
    b9b4:	eb01 0302 	add.w	r3, r1, r2
    b9b8:	d803      	bhi.n	b9c2 <memmove+0x12>
    b9ba:	1e42      	subs	r2, r0, #1
    b9bc:	4299      	cmp	r1, r3
    b9be:	d10c      	bne.n	b9da <memmove+0x2a>
    b9c0:	bd10      	pop	{r4, pc}
    b9c2:	4298      	cmp	r0, r3
    b9c4:	d2f9      	bcs.n	b9ba <memmove+0xa>
    b9c6:	1881      	adds	r1, r0, r2
    b9c8:	1ad2      	subs	r2, r2, r3
    b9ca:	42d3      	cmn	r3, r2
    b9cc:	d100      	bne.n	b9d0 <memmove+0x20>
    b9ce:	bd10      	pop	{r4, pc}
    b9d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    b9d4:	f801 4d01 	strb.w	r4, [r1, #-1]!
    b9d8:	e7f7      	b.n	b9ca <memmove+0x1a>
    b9da:	f811 4b01 	ldrb.w	r4, [r1], #1
    b9de:	f802 4f01 	strb.w	r4, [r2, #1]!
    b9e2:	e7eb      	b.n	b9bc <memmove+0xc>

0000b9e4 <_realloc_r>:
    b9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b9e6:	4607      	mov	r7, r0
    b9e8:	4614      	mov	r4, r2
    b9ea:	460e      	mov	r6, r1
    b9ec:	b921      	cbnz	r1, b9f8 <_realloc_r+0x14>
    b9ee:	4611      	mov	r1, r2
    b9f0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    b9f4:	f7ff bbce 	b.w	b194 <_malloc_r>
    b9f8:	b922      	cbnz	r2, ba04 <_realloc_r+0x20>
    b9fa:	f7ff fb7d 	bl	b0f8 <_free_r>
    b9fe:	4625      	mov	r5, r4
    ba00:	4628      	mov	r0, r5
    ba02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ba04:	f000 f814 	bl	ba30 <_malloc_usable_size_r>
    ba08:	4284      	cmp	r4, r0
    ba0a:	d90f      	bls.n	ba2c <_realloc_r+0x48>
    ba0c:	4621      	mov	r1, r4
    ba0e:	4638      	mov	r0, r7
    ba10:	f7ff fbc0 	bl	b194 <_malloc_r>
    ba14:	4605      	mov	r5, r0
    ba16:	2800      	cmp	r0, #0
    ba18:	d0f2      	beq.n	ba00 <_realloc_r+0x1c>
    ba1a:	4631      	mov	r1, r6
    ba1c:	4622      	mov	r2, r4
    ba1e:	f7ff fb57 	bl	b0d0 <memcpy>
    ba22:	4631      	mov	r1, r6
    ba24:	4638      	mov	r0, r7
    ba26:	f7ff fb67 	bl	b0f8 <_free_r>
    ba2a:	e7e9      	b.n	ba00 <_realloc_r+0x1c>
    ba2c:	4635      	mov	r5, r6
    ba2e:	e7e7      	b.n	ba00 <_realloc_r+0x1c>

0000ba30 <_malloc_usable_size_r>:
    ba30:	f851 0c04 	ldr.w	r0, [r1, #-4]
    ba34:	2800      	cmp	r0, #0
    ba36:	f1a0 0004 	sub.w	r0, r0, #4
    ba3a:	bfbc      	itt	lt
    ba3c:	580b      	ldrlt	r3, [r1, r0]
    ba3e:	18c0      	addlt	r0, r0, r3
    ba40:	4770      	bx	lr
    ba42:	0000      	movs	r0, r0
    ba44:	4952475b 	.word	0x4952475b
    ba48:	25205d44 	.word	0x25205d44
    ba4c:	25206433 	.word	0x25206433
    ba50:	25206434 	.word	0x25206434
    ba54:	25206434 	.word	0x25206434
    ba58:	4d5b2064 	.word	0x4d5b2064
    ba5c:	5d494449 	.word	0x5d494449
    ba60:	3a684320 	.word	0x3a684320
    ba64:	20642520 	.word	0x20642520
    ba68:	646d4320 	.word	0x646d4320
    ba6c:	6425203a 	.word	0x6425203a
    ba70:	61502020 	.word	0x61502020
    ba74:	316d6172 	.word	0x316d6172
    ba78:	6425203a 	.word	0x6425203a
    ba7c:	61502020 	.word	0x61502020
    ba80:	326d6172 	.word	0x326d6172
    ba84:	6425203a 	.word	0x6425203a
    ba88:	0000000a 	.word	0x0000000a
    ba8c:	4952475b 	.word	0x4952475b
    ba90:	25205d44 	.word	0x25205d44
    ba94:	25206433 	.word	0x25206433
    ba98:	25206434 	.word	0x25206434
    ba9c:	25206434 	.word	0x25206434
    baa0:	4b5b2064 	.word	0x4b5b2064
    baa4:	4f425945 	.word	0x4f425945
    baa8:	5d445241 	.word	0x5d445241
    baac:	79654b20 	.word	0x79654b20
    bab0:	6425203a 	.word	0x6425203a
    bab4:	646f4d20 	.word	0x646f4d20
    bab8:	6425203a 	.word	0x6425203a
    babc:	646d4320 	.word	0x646d4320
    bac0:	6425203a 	.word	0x6425203a
    bac4:	4357480a 	.word	0x4357480a
    bac8:	203a4746 	.word	0x203a4746
    bacc:	78383025 	.word	0x78383025
    bad0:	0000000a 	.word	0x0000000a
    bad4:	4b4e555b 	.word	0x4b4e555b
    bad8:	4e574f4e 	.word	0x4e574f4e
    badc:	3e2d205d 	.word	0x3e2d205d
    bae0:	6f725020 	.word	0x6f725020
    bae4:	6f636f74 	.word	0x6f636f74
    bae8:	25203a6c 	.word	0x25203a6c
    baec:	00000a64 	.word	0x00000a64
    baf0:	30256325 	.word	0x30256325
    baf4:	30257832 	.word	0x30257832
    baf8:	30257832 	.word	0x30257832
    bafc:	30257832 	.word	0x30257832
    bb00:	63257832 	.word	0x63257832
    bb04:	00000000 	.word	0x00000000
    bb08:	00003030 	.word	0x00003030
    bb0c:	30256325 	.word	0x30256325
    bb10:	30257832 	.word	0x30257832
    bb14:	30257832 	.word	0x30257832
    bb18:	30257832 	.word	0x30257832
    bb1c:	30257832 	.word	0x30257832
    bb20:	63257832 	.word	0x63257832
    bb24:	30256325 	.word	0x30256325
    bb28:	30257832 	.word	0x30257832
    bb2c:	30257832 	.word	0x30257832
    bb30:	30257832 	.word	0x30257832
    bb34:	30257832 	.word	0x30257832
    bb38:	63257832 	.word	0x63257832
    bb3c:	00000000 	.word	0x00000000
    bb40:	30256325 	.word	0x30256325
    bb44:	30257832 	.word	0x30257832
    bb48:	30257832 	.word	0x30257832
    bb4c:	30257832 	.word	0x30257832
    bb50:	63257832 	.word	0x63257832
    bb54:	00000025 	.word	0x00000025
    bb58:	78383025 	.word	0x78383025
    bb5c:	00000000 	.word	0x00000000
    bb60:	63256325 	.word	0x63256325
    bb64:	78323025 	.word	0x78323025
    bb68:	78323025 	.word	0x78323025
    bb6c:	78323025 	.word	0x78323025
    bb70:	78323025 	.word	0x78323025
    bb74:	78323025 	.word	0x78323025
    bb78:	00006325 	.word	0x00006325
    bb7c:	78323025 	.word	0x78323025
    bb80:	00000000 	.word	0x00000000
    bb84:	000a3030 	.word	0x000a3030
    bb88:	682f2e2e 	.word	0x682f2e2e
    bb8c:	732f6c61 	.word	0x732f6c61
    bb90:	682f6372 	.word	0x682f6372
    bb94:	615f6c61 	.word	0x615f6c61
    bb98:	615f6364 	.word	0x615f6364
    bb9c:	636e7973 	.word	0x636e7973
    bba0:	0000632e 	.word	0x0000632e
    bba4:	682f2e2e 	.word	0x682f2e2e
    bba8:	732f6c61 	.word	0x732f6c61
    bbac:	682f6372 	.word	0x682f6372
    bbb0:	635f6c61 	.word	0x635f6c61
    bbb4:	735f6372 	.word	0x735f6372
    bbb8:	2e636e79 	.word	0x2e636e79
    bbbc:	00000063 	.word	0x00000063
    bbc0:	682f2e2e 	.word	0x682f2e2e
    bbc4:	732f6c61 	.word	0x732f6c61
    bbc8:	682f6372 	.word	0x682f6372
    bbcc:	665f6c61 	.word	0x665f6c61
    bbd0:	6873616c 	.word	0x6873616c
    bbd4:	0000632e 	.word	0x0000632e
    bbd8:	682f2e2e 	.word	0x682f2e2e
    bbdc:	732f6c61 	.word	0x732f6c61
    bbe0:	682f6372 	.word	0x682f6372
    bbe4:	695f6c61 	.word	0x695f6c61
    bbe8:	6d5f6332 	.word	0x6d5f6332
    bbec:	7973615f 	.word	0x7973615f
    bbf0:	632e636e 	.word	0x632e636e
    bbf4:	00000000 	.word	0x00000000
    bbf8:	682f2e2e 	.word	0x682f2e2e
    bbfc:	732f6c61 	.word	0x732f6c61
    bc00:	682f6372 	.word	0x682f6372
    bc04:	695f6c61 	.word	0x695f6c61
    bc08:	00632e6f 	.word	0x00632e6f
    bc0c:	682f2e2e 	.word	0x682f2e2e
    bc10:	732f6c61 	.word	0x732f6c61
    bc14:	682f6372 	.word	0x682f6372
    bc18:	735f6c61 	.word	0x735f6c61
    bc1c:	6d5f6970 	.word	0x6d5f6970
    bc20:	7973615f 	.word	0x7973615f
    bc24:	632e636e 	.word	0x632e636e
    bc28:	00000000 	.word	0x00000000
    bc2c:	682f2e2e 	.word	0x682f2e2e
    bc30:	732f6c61 	.word	0x732f6c61
    bc34:	682f6372 	.word	0x682f6372
    bc38:	735f6c61 	.word	0x735f6c61
    bc3c:	6d5f6970 	.word	0x6d5f6970
    bc40:	616d645f 	.word	0x616d645f
    bc44:	0000632e 	.word	0x0000632e
    bc48:	682f2e2e 	.word	0x682f2e2e
    bc4c:	732f6c61 	.word	0x732f6c61
    bc50:	682f6372 	.word	0x682f6372
    bc54:	745f6c61 	.word	0x745f6c61
    bc58:	72656d69 	.word	0x72656d69
    bc5c:	0000632e 	.word	0x0000632e
    bc60:	682f2e2e 	.word	0x682f2e2e
    bc64:	732f6c61 	.word	0x732f6c61
    bc68:	682f6372 	.word	0x682f6372
    bc6c:	755f6c61 	.word	0x755f6c61
    bc70:	74726173 	.word	0x74726173
    bc74:	7973615f 	.word	0x7973615f
    bc78:	632e636e 	.word	0x632e636e
    bc7c:	00000000 	.word	0x00000000
    bc80:	682f2e2e 	.word	0x682f2e2e
    bc84:	752f6c61 	.word	0x752f6c61
    bc88:	736c6974 	.word	0x736c6974
    bc8c:	6372732f 	.word	0x6372732f
    bc90:	6974752f 	.word	0x6974752f
    bc94:	6c5f736c 	.word	0x6c5f736c
    bc98:	2e747369 	.word	0x2e747369
    bc9c:	00000063 	.word	0x00000063
    bca0:	682f2e2e 	.word	0x682f2e2e
    bca4:	752f6c61 	.word	0x752f6c61
    bca8:	736c6974 	.word	0x736c6974
    bcac:	6372732f 	.word	0x6372732f
    bcb0:	6974752f 	.word	0x6974752f
    bcb4:	725f736c 	.word	0x725f736c
    bcb8:	62676e69 	.word	0x62676e69
    bcbc:	65666675 	.word	0x65666675
    bcc0:	00632e72 	.word	0x00632e72

0000bcc4 <_adcs>:
    bcc4:	01000000 0003000c 00041807 00000000     ................
    bcd4:	0014080b 00010000 000c0100 18040003     ................
    bce4:	00000004 080b0000 00000014 682f2e2e     ............../h
    bcf4:	612f6c70 682f6364 615f6c70 632e6364     pl/adc/hpl_adc.c
    bd04:	00000000                                ....

0000bd08 <_cfgs>:
    bd08:	00200600 08068000 00200400 08068000     .. ....... .....
    bd18:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
    bd38:	00200b00 14000003 00200a00 08000002     .. ....... .....
    bd48:	00201300 14000003 00000000 00000000     .. .............
	...

0000be08 <user_mux_confs>:
	...
    be34:	04030201 04030201 00000000 00000000     ................
	...

0000be4c <channel_confs>:
    be4c:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

0000be8c <interrupt_cfg>:
    be8c:	00000002 00000002 00000002 00000002     ................
	...
    bf0c:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
    bf1c:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
    bf2c:	682f2e2e 722f6c70 682f6374 725f6c70     ../hpl/rtc/hpl_r
    bf3c:	632e6374 00000000 40003000 40003400     tc.c.....0.@.4.@
    bf4c:	41012000 41014000 43000000 43000400     . .A.@.A...C...C
    bf5c:	43000800 43000c00                       ...C...C

0000bf64 <_usarts>:
    bf64:	00000000 40100004 00030000 00700002     .......@......p.
    bf74:	0000aaaa 00000000 00000001 40100004     ...............@
    bf84:	00030000 00700002 0000aaaa 00000000     ......p.........
    bf94:	00000002 40100004 00030000 00700002     .......@......p.
    bfa4:	0000f62b 00000000 00000004 40100004     +..............@
    bfb4:	00030000 00700002 0000aaaa 00000000     ......p.........
    bfc4:	00000006 40100004 00030000 00700002     .......@......p.
    bfd4:	0000aaaa 00000000                       ........

0000bfdc <_i2cms>:
    bfdc:	00000005 00200014 00000100 0000e6e5     ...... .........
    bfec:	00d70000 02dc6c00                       .....l..

0000bff4 <sercomspi_regs>:
    bff4:	3020000c 00020000 00000000 01ff0005     .. 0............
    c004:	20000c03 00000000 00000000 ff000600     ... ............
    c014:	00000701 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    c024:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    c034:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
    c044:	42001400 42001800 43001400 43001800     ...B...B...C...C

0000c054 <_tcs>:
    c054:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
    c064:	00000000 006c0001 00000308 00000021     ......l.....!...
    c074:	00003a98 00000000 006d0002 00000308     .:........m.....
    c084:	00000021 00003a98 00000000 006e0003     !....:........n.
    c094:	00000308 00000021 00003a98 00000000     ....!....:......
    c0a4:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
    c0b4:	0000632e                                .c..

0000c0b8 <_usb_ep_cfgs>:
    c0b8:	20000d3c 00000000 00000040 00000000     <.. ....@.......
	...
    c0d0:	20000d34 00000000 00000008 20000cf4     4.. ........... 
    c0e0:	20000cec 00080040 00000000 00000000     ... @...........
	...
    c0f8:	20000cac 00400000                       ... ..@.

0000c100 <keyboard_report_desc>:
    c100:	06090105 070501a1 e729e019 01250015     ..........)...%.
    c110:	08950175 01810281 65290019 65250015     u.........)e..%e
    c120:	06950875 08050081 05290119 01250015     u.........)...%.
    c130:	05950175 03950291 00c00191              u...........

0000c13c <mouse_report_desc>:
    c13c:	02090105 010901a1 090500a1 03290119     ..............).
    c14c:	01250015 03950175 05750281 01810195     ..%.u.....u.....
    c15c:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
    c16c:	c0c00681 752f2e2e 642f6273 63697665     ....../usb/devic
    c17c:	73752f65 2e636462 00000063              e/usbdc.c...

0000c188 <__sf_fake_stderr>:
	...

0000c1a8 <__sf_fake_stdin>:
	...

0000c1c8 <__sf_fake_stdout>:
	...
    c1e8:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    c1f8:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    c208:	31300046 35343332 39383736 64636261     F.0123456789abcd
    c218:	00006665                                ef..

0000c21c <_init>:
    c21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c21e:	bf00      	nop
    c220:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c222:	bc08      	pop	{r3}
    c224:	469e      	mov	lr, r3
    c226:	4770      	bx	lr

0000c228 <__init_array_start>:
    c228:	00000289 	.word	0x00000289

0000c22c <_fini>:
    c22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c22e:	bf00      	nop
    c230:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c232:	bc08      	pop	{r3}
    c234:	469e      	mov	lr, r3
    c236:	4770      	bx	lr

0000c238 <__fini_array_start>:
    c238:	00000265 	.word	0x00000265
