INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/vlsi/exer4/exer4.srcs/sim_1/new/ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_tb'
