// Seed: 1372791204
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  reg id_5 = id_3;
  assign id_5 = 1 == id_1;
  reg id_6;
  always @(*);
  always @(posedge 1 or 1 ^ id_1) begin
    if (1) id_6 = {1{id_6}};
    else
      case (id_6)
        id_6 - 1 == id_5 & "": id_5 = "" & id_5;
        id_1: id_5 = id_1;
        id_5: id_5 = id_5;
        1: begin
          @(1 && id_5 && id_1, posedge 1 or posedge id_1);
          id_5 <= {1'h0, id_3};
          if (id_5) begin
            #1;
            if (1) begin
              id_2 <= id_5 || id_5;
            end
          end else id_5 <= id_5;
        end
        1 | 1: begin
          id_5 = id_1;
          id_6 = 1;
          id_5 = 1 >= id_4;
        end
        1: id_5 <= id_5;
        id_1: id_5 = 1'b0;
        default: begin
          if (1'b0) begin
            id_5 <= id_3;
            id_2 = 1;
          end
        end
      endcase
  end
  assign id_2 = 1;
  type_9 id_7 (
      .id_0(1),
      .id_1(id_2 - id_5 == 1),
      .id_2(1'b0),
      .id_3((1) & id_2),
      .id_4(1),
      .id_5(1 - id_2),
      .id_6(1),
      .id_7(1 < id_3),
      .id_8(1 == id_3)
  );
endmodule
