\hypertarget{group__RCC__LL__EC__PLLSOURCE}{}\doxysection{PLL entry clock source}
\label{group__RCC__LL__EC__PLLSOURCE}\index{PLL entry clock source@{PLL entry clock source}}
Collaboration diagram for PLL entry clock source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__PLLSOURCE_ga90a71ed6ed4b44a5b6ad271fd8b6c570}{LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__PLLSOURCE_ga709a71b78d39545b3eb3fcbf0cb72ff8}{LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__PLLSOURCE_ga1016d09eeee6f436b77fc117a9c67ffb}{LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__LL__EC__PLLSOURCE_ga1016d09eeee6f436b77fc117a9c67ffb}\label{group__RCC__LL__EC__PLLSOURCE_ga1016d09eeee6f436b77fc117a9c67ffb}} 
\index{PLL entry clock source@{PLL entry clock source}!LL\_RCC\_PLLSOURCE\_HSE@{LL\_RCC\_PLLSOURCE\_HSE}}
\index{LL\_RCC\_PLLSOURCE\_HSE@{LL\_RCC\_PLLSOURCE\_HSE}!PLL entry clock source@{PLL entry clock source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_PLLSOURCE\_HSE}{LL\_RCC\_PLLSOURCE\_HSE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}}

HSE clock selected as PLL entry clock source \mbox{\Hypertarget{group__RCC__LL__EC__PLLSOURCE_ga709a71b78d39545b3eb3fcbf0cb72ff8}\label{group__RCC__LL__EC__PLLSOURCE_ga709a71b78d39545b3eb3fcbf0cb72ff8}} 
\index{PLL entry clock source@{PLL entry clock source}!LL\_RCC\_PLLSOURCE\_HSI@{LL\_RCC\_PLLSOURCE\_HSI}}
\index{LL\_RCC\_PLLSOURCE\_HSI@{LL\_RCC\_PLLSOURCE\_HSI}!PLL entry clock source@{PLL entry clock source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_PLLSOURCE\_HSI}{LL\_RCC\_PLLSOURCE\_HSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}}}

HSI16 clock selected as PLL entry clock source \mbox{\Hypertarget{group__RCC__LL__EC__PLLSOURCE_ga90a71ed6ed4b44a5b6ad271fd8b6c570}\label{group__RCC__LL__EC__PLLSOURCE_ga90a71ed6ed4b44a5b6ad271fd8b6c570}} 
\index{PLL entry clock source@{PLL entry clock source}!LL\_RCC\_PLLSOURCE\_NONE@{LL\_RCC\_PLLSOURCE\_NONE}}
\index{LL\_RCC\_PLLSOURCE\_NONE@{LL\_RCC\_PLLSOURCE\_NONE}!PLL entry clock source@{PLL entry clock source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_PLLSOURCE\_NONE}{LL\_RCC\_PLLSOURCE\_NONE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE~0x00000000U}

No clock 