$date
	Sun Aug 09 11:26:03 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y4 $end
$var wire 1 " Y3 $end
$var wire 1 # Y2 $end
$var wire 1 $ Y1 $end
$var reg 1 % P1 $end
$var reg 1 & P2 $end
$var reg 1 ' P3 $end
$var reg 1 ( P4 $end
$scope module L1 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 $ Y $end
$upscope $end
$scope module L2 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 ) NB $end
$var wire 1 # Y $end
$upscope $end
$scope module L3 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 * D $end
$var wire 1 + NC $end
$var wire 1 , S1 $end
$var wire 1 - S2 $end
$var wire 1 " Y $end
$upscope $end
$scope module L4 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 . NA $end
$var wire 1 / NC $end
$var wire 1 0 S1 $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
1/
1.
x-
0,
1+
z*
1)
x(
0'
0&
0%
1$
1#
x"
1!
$end
#1
0"
0!
0-
00
0+
0/
1'
#2
x-
10
0#
1+
1/
0$
0)
1"
1!
0'
1&
#3
0-
00
1#
0+
0/
1'
#4
x-
1+
1/
1$
1)
x"
0!
x,
0.
0'
0&
1%
#5
0-
0+
0/
1'
#6
x-
0#
1+
1/
0$
0)
1"
1!
0'
1&
#7
0-
1#
0+
0/
1'
#8
x-
10
1+
1/
1$
1)
x"
1!
0,
1.
0(
0'
0&
0%
#9
1(
#10
0"
0!
0-
00
0+
0/
0(
1'
#11
1(
#12
x-
10
0#
1+
1/
0$
0)
1"
1!
0(
0'
1&
#13
1(
#14
0-
00
1#
0+
0/
0(
1'
#15
1(
#16
x-
1+
1/
1$
1)
x"
0!
x,
0.
0(
0'
0&
1%
#17
1(
#18
0-
0+
0/
0(
1'
#19
1(
#20
x-
0#
1+
1/
0$
0)
1"
1!
0(
0'
1&
#21
1(
#22
0-
1#
0+
0/
0(
1'
#23
1(
#25
x-
10
1+
1/
1$
1)
x"
1!
0,
1.
0'
0&
0%
#26
0"
0!
0-
00
0+
0/
1'
#27
x-
10
0#
1+
1/
0$
0)
1"
1!
0'
1&
#28
0-
00
1#
0+
0/
1'
#29
x-
1+
1/
1$
1)
x"
0!
x,
0.
0'
0&
1%
#30
0-
0+
0/
1'
#31
x-
0#
1+
1/
0$
0)
1"
1!
0'
1&
#32
0-
1#
0+
0/
1'
#33
x-
10
1+
1/
1$
1)
x"
1!
0,
1.
0'
0&
0%
#34
0"
0!
0-
00
0+
0/
1'
#35
x-
10
0#
1+
1/
0$
0)
1"
1!
0'
1&
#36
0-
00
1#
0+
0/
1'
#37
x-
1+
1/
1$
1)
x"
0!
x,
0.
0'
0&
1%
#38
0-
0+
0/
1'
#39
x-
0#
1+
1/
0$
0)
1"
1!
0'
1&
#40
0-
1#
0+
0/
1'
#41
