open import Categories.Distributive using (DistributiveCategory)

module Circuits.Compressor {o m â„“} (ğ“’ : DistributiveCategory o m â„“) where

open import Data.Nat using (suc; zero)

open import Categories.Gel.Distributive ğ“’
open import Categories.Gel.Product (DistributiveCategory.cartesianCategory ğ“’)
open import Categories.Gel.Vec (DistributiveCategory.cartesianCategory ğ“’)
open import Circuits.Bit ğ“’
open import Circuits.Binary ğ“’

open DoNotation

compressCell4to2 : Bit âŸ¶ Bit â‡¨ Bit â‡¨ Bit â‡¨ Bit â‡¨ Bit Ã— Bit Ã— Bit
compressCell4to2 a b c d cix = do
  abc â† fullAdder a b c
  abcdc â† fullAdder (snd abc) (! d) (! cix)
  fst abc , fst abcdc , snd abcdc

compress4to2â€²
  : âˆ€ {n}
  â†’ Vec Bit n
  âŸ¶ Vec Bit n
  â‡¨ Vec Bit n
  â‡¨ Vec Bit n
  â‡¨ Bit Ã— Vec Bit n Ã— Vec Bit (suc n)
compress4to2â€² {zero} _ _ _ _ = false , [] , (false âˆ· [])
compress4to2â€² {suc n} x y z w = do
  tl â† compress4to2â€² (tail x) (tail y) (tail z) (tail w)
  hd â† compressCell4to2 (! head x) (! head y) (! head z) (! head w) (fst tl)
  let s,co = snd tl
  fst hd , (snd (snd hd) âˆ· fst s,co) , (fst (snd hd) âˆ· snd s,co)

-- Vec order: MSB first
compress4to2
  : âˆ€ {n}
  â†’ UInt n âŸ¶ UInt n â‡¨ UInt n â‡¨ UInt n â‡¨ UInt n Ã— UInt n
compress4to2 x y z w = do
  xâ€² â† bits x
  yâ€² â† ! bits y
  zâ€² â† ! bits z
  wâ€² â† ! bits w
  r â† snd (compress4to2â€² xâ€² yâ€² zâ€² wâ€²)
  -- N.B. type inference has been fragile around here, but seemingly
  -- the `uint` constructor gave it enough of a hint to work; see
  -- commit history immediately before this comment was introduced
  -- for more details.
  uint (fst r) , uint (tail (snd r))
