// Seed: 993409580
module module_0 ();
  wire id_1;
  wire id_2, id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd90,
    parameter id_3 = 32'd59,
    parameter id_4 = 32'd63
) (
    output tri id_0,
    input uwire _id_1,
    input uwire id_2,
    input wor _id_3,
    input uwire _id_4,
    input wor id_5,
    input tri id_6
    , id_25,
    output supply1 id_7,
    output supply0 id_8,
    input wire id_9,
    input wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    output tri1 id_13
    , id_26,
    output tri id_14,
    output wand id_15,
    output uwire id_16,
    output uwire id_17,
    input tri id_18,
    output logic id_19,
    output wand id_20,
    input wire id_21,
    input wor id_22,
    input supply0 id_23
);
  always begin : LABEL_0
    id_19 <= id_4;
  end
  wire id_27;
  ;
  module_0 modCall_1 ();
  wire [-1 'b0 : id_1  -  id_4  .  id_3] id_28;
endmodule
