{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521669433418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521669433426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 03:27:13 2018 " "Processing started: Thu Mar 22 03:27:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521669433426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669433426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669433426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521669433877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521669433877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_retrieve.v 1 1 " "Found 1 design units, including 1 entities, in source file data_retrieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_retrieve " "Found entity 1: Data_retrieve" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669448541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669448541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Writer " "Found entity 1: Data_Writer" {  } { { "Data_Writer.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_Writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669448557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669448557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "dram.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669448557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669448557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control " "Found entity 1: uart_control" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669448557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669448557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669448557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669448557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669448573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669448573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669448573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669448573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk uart_control.v(26) " "Verilog HDL Implicit Net warning at uart_control.v(26): created implicit net for \"clk\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669448573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_control " "Elaborating entity \"uart_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521669448666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Writer Data_Writer:writer " "Elaborating entity \"Data_Writer\" for hierarchy \"Data_Writer:writer\"" {  } { { "uart_control.v" "writer" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669448682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Data_Writer.v(42) " "Verilog HDL assignment warning at Data_Writer.v(42): truncated value with size 32 to match size of target (16)" {  } { { "Data_Writer.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_Writer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669448682 "|uart_control|Data_Writer:writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:reciever " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:reciever\"" {  } { { "uart_control.v" "reciever" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669448682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(72) " "Verilog HDL assignment warning at uart_rx.v(72): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669448682 "|uart_control|uart_rx:reciever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(83) " "Verilog HDL assignment warning at uart_rx.v(83): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669448682 "|uart_control|uart_rx:reciever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(94) " "Verilog HDL assignment warning at uart_rx.v(94): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669448682 "|uart_control|uart_rx:reciever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(112) " "Verilog HDL assignment warning at uart_rx.v(112): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669448682 "|uart_control|uart_rx:reciever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram dram:data_ram " "Elaborating entity \"dram\" for hierarchy \"dram:data_ram\"" {  } { { "uart_control.v" "data_ram" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669448682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dram:data_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dram:data_ram\|altsyncram:altsyncram_component\"" {  } { { "dram.v" "altsyncram_component" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669448776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dram:data_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dram:data_ram\|altsyncram:altsyncram_component\"" {  } { { "dram.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669448776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dram:data_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dram:data_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669448776 ""}  } { { "dram.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521669448776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_djf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_djf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_djf1 " "Found entity 1: altsyncram_djf1" {  } { { "db/altsyncram_djf1.tdf" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/db/altsyncram_djf1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669448869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669448869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_djf1 dram:data_ram\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated " "Elaborating entity \"altsyncram_djf1\" for hierarchy \"dram:data_ram\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669448869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669448932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669448932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa dram:data_ram\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"dram:data_ram\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_djf1.tdf" "decode3" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/db/altsyncram_djf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669448932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669448994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669448994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a dram:data_ram\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"dram:data_ram\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_djf1.tdf" "rden_decode" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/db/altsyncram_djf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669448994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669449057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb dram:data_ram\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"dram:data_ram\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_djf1.tdf" "mux2" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/db/altsyncram_djf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_retrieve Data_retrieve:retriever " "Elaborating entity \"Data_retrieve\" for hierarchy \"Data_retrieve:retriever\"" {  } { { "uart_control.v" "retriever" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Data_retrieve.v(37) " "Verilog HDL assignment warning at Data_retrieve.v(37): truncated value with size 32 to match size of target (1)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Data_retrieve.v(41) " "Verilog HDL assignment warning at Data_retrieve.v(41): truncated value with size 32 to match size of target (16)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Data_retrieve.v(46) " "Verilog HDL assignment warning at Data_retrieve.v(46): truncated value with size 32 to match size of target (1)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Addr Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"Addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Wen Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"Wen\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fin Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"fin\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STATE Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"STATE\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE Data_retrieve.v(31) " "Inferred latch for \"STATE\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin Data_retrieve.v(31) " "Inferred latch for \"fin\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wen Data_retrieve.v(31) " "Inferred latch for \"Wen\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[0\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[0\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[1\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[1\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[2\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[2\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[3\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[3\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[4\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[4\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[5\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[5\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[6\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[6\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[7\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[7\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[8\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[8\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[9\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[9\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[10\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[10\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[11\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[11\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[12\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[12\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[13\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[13\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[14\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[14\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[15\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[15\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|Data_retrieve:retriever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:transmitter\"" {  } { { "uart_control.v" "transmitter" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(55) " "Verilog HDL assignment warning at uart_tx.v(55): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(73) " "Verilog HDL assignment warning at uart_tx.v(73): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(83) " "Verilog HDL assignment warning at uart_tx.v(83): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(103) " "Verilog HDL assignment warning at uart_tx.v(103): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521669449057 "|uart_control|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:mypll " "Elaborating entity \"pll\" for hierarchy \"pll:mypll\"" {  } { { "uart_control.v" "mypll" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669449073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:mypll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669449135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:mypll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669449135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521669449135 ""}  } { { "pll.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521669449135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521669449229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669449229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669449229 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1521669450120 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dram_data\[0\] " "Inserted always-enabled tri-state buffer between \"dram_data\[0\]\" and its non-tri-state driver." {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1521669450135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dram_data\[1\] " "Inserted always-enabled tri-state buffer between \"dram_data\[1\]\" and its non-tri-state driver." {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1521669450135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dram_data\[2\] " "Inserted always-enabled tri-state buffer between \"dram_data\[2\]\" and its non-tri-state driver." {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1521669450135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dram_data\[3\] " "Inserted always-enabled tri-state buffer between \"dram_data\[3\]\" and its non-tri-state driver." {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1521669450135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dram_data\[4\] " "Inserted always-enabled tri-state buffer between \"dram_data\[4\]\" and its non-tri-state driver." {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1521669450135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dram_data\[5\] " "Inserted always-enabled tri-state buffer between \"dram_data\[5\]\" and its non-tri-state driver." {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1521669450135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dram_data\[6\] " "Inserted always-enabled tri-state buffer between \"dram_data\[6\]\" and its non-tri-state driver." {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1521669450135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dram_data\[7\] " "Inserted always-enabled tri-state buffer between \"dram_data\[7\]\" and its non-tri-state driver." {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1521669450135 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1521669450135 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dram_data\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dram_data\[0\]\" is moved to its source" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1521669450135 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dram_data\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dram_data\[1\]\" is moved to its source" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1521669450135 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dram_data\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dram_data\[2\]\" is moved to its source" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1521669450135 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dram_data\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dram_data\[3\]\" is moved to its source" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1521669450135 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dram_data\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dram_data\[4\]\" is moved to its source" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1521669450135 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dram_data\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dram_data\[5\]\" is moved to its source" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1521669450135 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dram_data\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dram_data\[6\]\" is moved to its source" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1521669450135 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dram_data\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dram_data\[7\]\" is moved to its source" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1521669450135 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1521669450135 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "dram_data\[0\]~synth " "Node \"dram_data\[0\]~synth\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521669450276 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dram_data\[1\]~synth " "Node \"dram_data\[1\]~synth\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521669450276 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dram_data\[2\]~synth " "Node \"dram_data\[2\]~synth\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521669450276 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dram_data\[3\]~synth " "Node \"dram_data\[3\]~synth\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521669450276 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dram_data\[4\]~synth " "Node \"dram_data\[4\]~synth\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521669450276 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dram_data\[5\]~synth " "Node \"dram_data\[5\]~synth\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521669450276 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dram_data\[6\]~synth " "Node \"dram_data\[6\]~synth\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521669450276 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dram_data\[7\]~synth " "Node \"dram_data\[7\]~synth\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521669450276 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1521669450276 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "retrieve_done VCC " "Pin \"retrieve_done\" is stuck at VCC" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521669450276 "|uart_control|retrieve_done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521669450276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521669450401 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521669450979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521669451182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521669451182 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_mode " "No output dependent on input pin \"ram_mode\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521669451261 "|uart_control|ram_mode"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1521669451261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "389 " "Implemented 389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521669451261 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521669451261 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1521669451261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "293 " "Implemented 293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521669451261 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1521669451261 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1521669451261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521669451261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521669451292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 03:27:31 2018 " "Processing ended: Thu Mar 22 03:27:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521669451292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521669451292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521669451292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521669451292 ""}
