0.7
2020.2
May 22 2024
19:03:11
C:/mega sync/450/CCED/CCED.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/mega sync/450/CCED/CCED.srcs/sim_1/new/uartWencode_tb.vhd,1744669233,vhdl,,,,uartwencode_tb,,,,,,,,
C:/mega sync/450/CCED/UART.vhd,1744659316,vhdl,,,,uart,,,,,,,,
C:/mega sync/450/CCED/encoder.v,1744652211,systemVerilog,,,,encoder_k3,,uvm,,,,,,
C:/mega sync/450/CCED/uartWencode.vhd,1744662901,vhdl,,,,uartwencode,,,,,,,,
