#=========================================================================
# tut08-gcd
#=========================================================================
# These are the steps required to generate the Verilog and
# corresponding Verilog test benches.
#  
#  % mkdir -p $TOPDIR/sim/build
#  % cd $TOPDIR/sim/build
#  % pytest ../tut3_verilog/gcd/test --test-verilog --dump-vtb
#
#  % ../tut3_verilog/gcd/gcd-sim --impl rtl --input random \
#      --stats --translate --dump-vtb
#  % ../tut3_verilog/gcd/gcd-sim --impl rtl --input small \
#      --stats --translate --dump-vtb
#  % ../tut3_verilog/gcd/gcd-sim --impl rtl --input zeros \
#      --stats --translate --dump-vtb
#

#-------------------------------------------------------------------------
# steps
#-------------------------------------------------------------------------

steps:
 - 01-synopsys-vcs-rtlsim
 - 02-synopsys-dc-synth
 - 03-synopsys-vcs-ffglsim
 - 04-cadence-innovus-pnr
 - 05-synopsys-vcs-baglsim
 - 06-synopsys-pt-pwr
 - 07-summarize-results

#-------------------------------------------------------------------------
# variables
#-------------------------------------------------------------------------

src_dir      : ../../../sim/build
design_name  : GcdUnit_noparam
clock_period : 0.7
dump_vcd     : true

#-------------------------------------------------------------------------
# tests
#-------------------------------------------------------------------------

tests:
 - GcdUnit_noparam_test_gcd_rtl_basic_0x0
 - GcdUnit_noparam_test_gcd_rtl_basic_0x5
 - GcdUnit_noparam_test_gcd_rtl_basic_3x9
 - GcdUnit_noparam_test_gcd_rtl_basic_5x0
 - GcdUnit_noparam_test_gcd_rtl_random_3x9

#-------------------------------------------------------------------------
# evals
#-------------------------------------------------------------------------

evals:
 - GcdUnit_noparam_gcd-sim-rtl-random
 - GcdUnit_noparam_gcd-sim-rtl-small
 - GcdUnit_noparam_gcd-sim-rtl-zeros

