Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov 28 17:04:45 2015
| Host         : IanMcElhenny-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Final_top_control_sets_placed.rpt
| Design       : Final_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    35 |
| Minimum Number of register sites lost to control set restrictions |   183 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           47 |
| No           | No                    | Yes                    |              13 |           13 |
| No           | Yes                   | No                     |              23 |           11 |
| Yes          | No                    | No                     |              26 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------------------------------------+-----------------------------------------+------------------+----------------+
|               Clock Signal               |                   Enable Signal                   |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------------------------------------------+-----------------------------------------+------------------+----------------+
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[3]_C   |                1 |              1 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[6]_P   |                1 |              1 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[6]_C   |                1 |              1 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[5]_P   |                1 |              1 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[5]_C   |                1 |              1 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[3]_P   |                1 |              1 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[2]_P   |                1 |              1 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[2]_C   |                1 |              1 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[1]_P_0 |                1 |              1 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[1]_C   |                1 |              1 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/serial_register_reg[0]_P   |                1 |              1 |
|  ADXL_com_map/serial_register_reg[6]_P   |                                                   | ADXL_com_map/serial_register_reg[6]_C   |                1 |              1 |
|  ADXL_com_map/serial_register_reg[5]_P   |                                                   | ADXL_com_map/serial_register_reg[5]_C   |                1 |              1 |
|  ADXL_com_map/serial_register_reg[3]_P   |                                                   | ADXL_com_map/serial_register_reg[3]_C   |                1 |              1 |
|  ADXL_com_map/serial_register_reg[2]_P   |                                                   | ADXL_com_map/serial_register_reg[2]_C   |                1 |              1 |
|  ADXL_com_map/serial_register_reg[1]_P_0 |                                                   | ADXL_com_map/serial_register_reg[1]_C   |                1 |              1 |
|  ADXL_com_map/serial_register_reg[0]_P   |                                                   | ADXL_com_map/serial_register_reg[1]_P   |                1 |              1 |
|  Disp1_reg[0]_i_1_n_0                    |                                                   |                                         |                1 |              2 |
|  SPI_state_clk_map/TX_DONE_reg_i_2_n_0   |                                                   |                                         |                1 |              2 |
|  SPI_state_clk_map/SPI_CLK               |                                                   | ADXL_com_map/LOAD_ENABLE                |                2 |              2 |
|  Read_fsm_map/SAVE_DATA                  |                                                   |                                         |                1 |              2 |
|  divider_map/clk_out50Hz                 |                                                   |                                         |                3 |              3 |
|  CLK_IN_IBUF_BUFG                        |                                                   |                                         |                3 |              4 |
|  CLK_IN_IBUF_BUFG                        |                                                   | divider_map/counter8MHz[3]_i_1_n_0      |                1 |              4 |
|  CLK_IN_IBUF_BUFG                        | Read_fsm_map/FSM_sequential_state[3]_i_1__0_n_0   |                                         |                2 |              4 |
|  CLK_IN_IBUF_BUFG                        | ADXL_com_map/FSM_sequential_state[3]_i_1__2_n_0   |                                         |                2 |              4 |
|  CLK_IN_IBUF_BUFG                        | Config_map/FSM_sequential_state[4]_i_1__0_n_0     |                                         |                2 |              5 |
|  divider_map/CLK_200KHz                  | SPI_state_clk_map/FSM_sequential_state[4]_i_1_n_0 |                                         |                2 |              5 |
|  Read_fsm_map/SAVE_DATA                  | Angle_map/y_average                               |                                         |                4 |              8 |
|  SPI_state_clk_map/SPI_CLK               |                                                   |                                         |                4 |              9 |
|  CLK_IN_IBUF_BUFG                        |                                                   | divider_map/counter50Hz[0]_i_1_n_0      |                4 |             13 |
|  ADXL_com_map/Disp3_reg[3]_i_2_n_0       |                                                   |                                         |                7 |             14 |
|  Read_fsm_map/Disp4_reg[3]_i_2_n_0       |                                                   |                                         |                5 |             15 |
|  Config_map/Disp2_reg[3]_i_2_n_0         |                                                   |                                         |                7 |             18 |
|  p_3_out_BUFG[7]                         |                                                   |                                         |               16 |             31 |
+------------------------------------------+---------------------------------------------------+-----------------------------------------+------------------+----------------+


