================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Feb 28 00:29:34 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         GSM
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2911
FF:               2189
DSP:              40
BRAM:             4
URAM:             0
SRL:              9


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 2.710       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                               | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                               | 2911 | 2189 | 40  | 4    |      |     |        |      |         |          |        |
|   (inst)                                                           | 10   | 22   |     |      |      |     |        |      |         |          |        |
|   L_ACF_U                                                          | 322  |      |     | 4    |      |     |        |      |         |          |        |
|   bitoff_U                                                         | 21   | 16   |     |      |      |     |        |      |         |          |        |
|   grp_Autocorrelation_fu_103                                       | 1710 | 1714 | 34  |      |      |     |        |      |         |          |        |
|     (grp_Autocorrelation_fu_103)                                   | 447  | 1006 | 4   |      |      |     |        |      |         |          |        |
|     am_addmul_16s_16s_16s_33_4_1_U56                               |      |      | 1   |      |      |     |        |      |         |          |        |
|     am_addmul_16s_16s_16s_33_4_1_U65                               | 1    |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_32s_33_4_1_U54                       |      |      | 2   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_32s_33_4_1_U55                       |      |      | 2   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_33s_34_4_1_U64                       | 1    |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_33s_34_4_1_U66                       | 3    |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_33s_34_4_1_U67                       | 3    |      | 1   |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359     | 73   | 27   |     |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359) | 56   | 25   |     |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379           | 931  | 610  | 4   |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379)       | 290  | 608  |     |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U10                                       | 93   |      | 1   |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U11                                       | 157  |      | 1   |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U8                                        | 63   |      | 1   |      |      |     |        |      |         |          |        |
|       mul_16s_16s_32_1_1_U9                                        | 63   |      | 1   |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404           | 16   | 12   |     |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404)       | 1    | 10   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                     | 15   | 2    |     |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410           | 58   | 22   |     |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410)       | 35   | 20   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                     | 23   | 2    |     |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366            | 42   | 30   | 1   |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366)        | 26   | 28   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                     | 16   | 2    |     |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_15ns_15ns_31_4_1_U3                           |      |      | 1   |      |      |     |        |      |         |          |        |
|     grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373            | 21   | 7    |     |      |      |     |        |      |         |          |        |
|       (grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373)        |      | 5    |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                     | 21   | 2    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U57                              | 8    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U58                              | 1    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U59                              | 5    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U60                              | 1    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U61                              | 8    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U68                              | 33   |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_33s_33_4_1_U62                              | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_33s_33_4_1_U63                              | 2    |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U45                                         | 33   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U51                                         | 31   |      | 1   |      |      |     |        |      |         |          |        |
|   grp_Quantization_and_coding_fu_122                               | 235  | 76   | 3   |      |      |     |        |      |         |          |        |
|     (grp_Quantization_and_coding_fu_122)                           | 195  | 76   |     |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U89                                        | 13   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U90                                        | 12   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U91                                        | 15   |      | 1   |      |      |     |        |      |         |          |        |
|   grp_Reflection_coefficients_fu_113                               | 613  | 361  | 3   |      |      |     |        |      |         |          |        |
|     (grp_Reflection_coefficients_fu_113)                           | 170  | 212  |     |      |      |     |        |      |         |          |        |
|     ACF_U                                                          | 21   | 16   |     |      |      |     |        |      |         |          |        |
|     K_U                                                            | 26   | 16   |     |      |      |     |        |      |         |          |        |
|     P_U                                                            | 59   | 16   |     |      |      |     |        |      |         |          |        |
|     grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402     | 144  | 101  |     |      |      |     |        |      |         |          |        |
|       (grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402) | 124  | 99   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_15ns_31_4_1_U81                             | 55   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_15ns_31_4_1_U82                             | 88   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_15ns_31_4_1_U83                             | 50   |      | 1   |      |      |     |        |      |         |          |        |
+--------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.33%  | OK     |
| FD                                                        | 50%       | 0.13%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| CARRY8                                                    | 25%       | 0.19%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.67%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.15%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.41%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 72     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.07   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                      | ENDPOINT PIN                                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                     |                                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.290 | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK | grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]/D |           15 |          2 |          2.661 |          2.146 |        0.515 |
| Path2 | 5.291 | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK | grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[61]/D |           15 |          2 |          2.660 |          2.146 |        0.514 |
| Path3 | 5.303 | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK | grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[62]/D |           15 |          2 |          2.648 |          2.133 |        0.515 |
| Path4 | 5.317 | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK | grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[55]/D |           14 |          2 |          2.634 |          2.124 |        0.510 |
| Path5 | 5.318 | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK | grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[53]/D |           14 |          2 |          2.633 |          2.124 |        0.509 |
+-------+-------+-------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_3        | CLB.LUT.LUT3           |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_10       | CLB.LUT.LUT4           |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1    | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1   | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1   | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1   | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[39]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[47]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[55]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[63]_i_1                                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]                              | REGISTER.SDR.FDRE      |
    +------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_3        | CLB.LUT.LUT3           |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_10       | CLB.LUT.LUT4           |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1    | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1   | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1   | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1   | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[39]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[47]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[55]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[63]_i_1                                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[61]                              | REGISTER.SDR.FDRE      |
    +------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_3        | CLB.LUT.LUT3           |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_10       | CLB.LUT.LUT4           |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1    | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1   | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1   | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1   | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[39]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[47]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[55]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[63]_i_1                                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[62]                              | REGISTER.SDR.FDRE      |
    +------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_3        | CLB.LUT.LUT3           |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_10       | CLB.LUT.LUT4           |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1    | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1   | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1   | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1   | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[39]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[47]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[55]_i_1                                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[55]                              | REGISTER.SDR.FDRE      |
    +------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_3        | CLB.LUT.LUT3           |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_10       | CLB.LUT.LUT4           |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1    | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1   | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1   | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1   | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[39]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[47]_i_1                                             | CLB.CARRY.CARRY8       |
    | L_ACF_U/add_ln120_reg_1688_reg[55]_i_1                                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[53]                              | REGISTER.SDR.FDRE      |
    +------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------------+
| Report Type              | Report Location                                                         |
+--------------------------+-------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/Gsm_LPC_Analysis_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/Gsm_LPC_Analysis_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/Gsm_LPC_Analysis_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/Gsm_LPC_Analysis_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/Gsm_LPC_Analysis_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/Gsm_LPC_Analysis_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------------+


