****************************************
Report : design
Design : BlockGemm
Version: U-2022.12-SP6
Date   : Tue Oct 15 11:32:39 2024
****************************************

Total number of std cells in library : 896
Total number of dont_use lib cells   : 72
Total number of dont_touch lib cells : 71
Total number of buffers              : 44
Total number of inverters            : 35
Total number of flip-flops           : 249
Total number of latches              : 84
Total number of ICGs                 : 20

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS    84289   484260.000
unit                84289   484260.000
Standard cells      84289   484260.000
unit                84289   484260.000
Hard macro cells        0        0.000
unit                84289   484260.000
Soft macro cells        0        0.000
unit                84289   484260.000
Always on cells         0        0.000
unit                84289   484260.000
Physical only       12547    11920.000
unit                84289   484260.000
Fixed cells         12547    11920.000
unit                84289   484260.000
Moveable cells      71742   472340.000
unit                84289   484260.000
Placed cells        84183   483676.000
unit                84289   484260.000
Sequential           2351    29238.400
unit                84289   484260.000
Buffer/inverter      9344    18011.200
unit                84289   484260.000
ICG cells              25      205.600
unit                84289   484260.000

Logic Hierarchies                    : 1
Design Masters count                 : 190
Total Flat nets count                : 104689
Total FloatingNets count             : 4
Total no of Ports                    : 5295
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 7 (1 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : mode1
List of Corners                      : cornerSS, cornerFF
List of Scenarios                    : scenarioFF, scenarioSS

Core Area                            : 923395.200
Chip Area                            : 963031.200
Total Site Row Area                  : 923395.200
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 37 (27 of them have unknown routing dir.)

Total wire length                    : 6095914.65 micron
Total number of wires                : 1120244
Total number of contacts             : 1256360
1
