Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov  8 15:27:40 2023
| Host         : Gabeinstein running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file direccionales_timing_summary_routed.rpt -pb direccionales_timing_summary_routed.pb -rpx direccionales_timing_summary_routed.rpx -warn_on_violation
| Design       : direccionales
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: div1/count_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   35          inf        0.000                      0                   35           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dir[0]
                            (input port)
  Destination:            izq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.002ns  (logic 5.089ns (50.880%)  route 4.913ns (49.120%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  dir[0] (IN)
                         net (fo=0)                   0.000     0.000    dir[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  dir_IBUF[0]_inst/O
                         net (fo=3, routed)           2.252     3.704    decoder1/dir_IBUF[0]
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.828 r  decoder1/izq_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.661     6.489    izq_OBUF[2]
    T17                  OBUF (Prop_obuf_I_O)         3.512    10.002 r  izq_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.002    izq[2]
    T17                                                               r  izq[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir[1]
                            (input port)
  Destination:            der[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.934ns  (logic 5.358ns (53.934%)  route 4.576ns (46.066%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  dir[1] (IN)
                         net (fo=0)                   0.000     0.000    dir[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  dir_IBUF[1]_inst/O
                         net (fo=3, routed)           2.210     3.661    counter1/dir_IBUF[1]
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.152     3.813 r  counter1/der_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.366     6.179    der_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.755     9.934 r  der_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.934    der[1]
    W16                                                               r  der[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir[0]
                            (input port)
  Destination:            izq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.644ns  (logic 5.386ns (55.849%)  route 4.258ns (44.151%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  dir[0] (IN)
                         net (fo=0)                   0.000     0.000    dir[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  dir_IBUF[0]_inst/O
                         net (fo=3, routed)           2.252     3.704    decoder1/dir_IBUF[0]
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.153     3.857 r  decoder1/izq_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.006     5.863    izq_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.781     9.644 r  izq_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.644    izq[0]
    V13                                                               r  izq[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir[1]
                            (input port)
  Destination:            der[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.258ns  (logic 5.314ns (57.399%)  route 3.944ns (42.601%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  dir[1] (IN)
                         net (fo=0)                   0.000     0.000    dir[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  dir_IBUF[1]_inst/O
                         net (fo=3, routed)           1.826     3.277    decoder2/dir_IBUF[0]
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.119     3.396 r  decoder2/der_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.117     5.514    der_OBUF[2]
    J15                  OBUF (Prop_obuf_I_O)         3.744     9.258 r  der_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.258    der[2]
    J15                                                               r  der[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir[0]
                            (input port)
  Destination:            izq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 5.156ns (56.744%)  route 3.931ns (43.257%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  dir[0] (IN)
                         net (fo=0)                   0.000     0.000    dir[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  dir_IBUF[0]_inst/O
                         net (fo=3, routed)           2.064     3.517    counter1/dir_IBUF[0]
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.641 r  counter1/izq_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.866     5.507    izq_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.580     9.087 r  izq_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.087    izq[1]
    U17                                                               r  izq[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir[1]
                            (input port)
  Destination:            der[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.003ns  (logic 5.162ns (57.339%)  route 3.841ns (42.661%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  dir[1] (IN)
                         net (fo=0)                   0.000     0.000    dir[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  dir_IBUF[1]_inst/O
                         net (fo=3, routed)           1.826     3.277    decoder2/dir_IBUF[0]
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.401 r  decoder2/der_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.014     5.415    der_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     9.003 r  der_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.003    der[0]
    V12                                                               r  der[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter1/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.615ns  (logic 1.567ns (59.917%)  route 1.048ns (40.083%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.048     2.615    counter1/AR[0]
    SLICE_X42Y35         FDCE                                         f  counter1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter1/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.615ns  (logic 1.567ns (59.917%)  route 1.048ns (40.083%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.048     2.615    counter1/AR[0]
    SLICE_X42Y35         FDCE                                         f  counter1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  div1/count_reg[1]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  div1/count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    div1/count_reg_n_0_[1]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  div1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    div1/count_reg[0]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  div1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    div1/count_reg[4]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  div1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    div1/count_reg[8]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  div1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    div1/count_reg[12]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  div1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    div1/count_reg[16]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  div1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.180    div1/count_reg[20]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.403 r  div1/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.403    div1/count_reg[24]_i_1_n_7
    SLICE_X43Y35         FDRE                                         r  div1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  div1/count_reg[1]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  div1/count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    div1/count_reg_n_0_[1]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  div1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    div1/count_reg[0]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  div1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    div1/count_reg[4]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  div1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    div1/count_reg[8]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  div1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    div1/count_reg[12]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  div1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    div1/count_reg[16]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.400 r  div1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.400    div1/count_reg[20]_i_1_n_6
    SLICE_X43Y34         FDRE                                         r  div1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div1/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  div1/count_reg[11]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div1/count_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    div1/count_reg_n_0_[11]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  div1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    div1/count_reg[8]_i_1_n_4
    SLICE_X43Y31         FDRE                                         r  div1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE                         0.000     0.000 r  div1/count_reg[15]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div1/count_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    div1/count_reg_n_0_[15]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  div1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    div1/count_reg[12]_i_1_n_4
    SLICE_X43Y32         FDRE                                         r  div1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  div1/count_reg[19]/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div1/count_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    div1/count_reg_n_0_[19]
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  div1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    div1/count_reg[16]_i_1_n_4
    SLICE_X43Y33         FDRE                                         r  div1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  div1/count_reg[23]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div1/count_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    div1/count_reg_n_0_[23]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  div1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    div1/count_reg[20]_i_1_n_4
    SLICE_X43Y34         FDRE                                         r  div1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  div1/count_reg[3]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div1/count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    div1/count_reg_n_0_[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  div1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    div1/count_reg[0]_i_1_n_4
    SLICE_X43Y29         FDRE                                         r  div1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  div1/count_reg[7]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div1/count_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    div1/count_reg_n_0_[7]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  div1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    div1/count_reg[4]_i_1_n_4
    SLICE_X43Y30         FDRE                                         r  div1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE                         0.000     0.000 r  div1/count_reg[12]/C
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div1/count_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    div1/count_reg_n_0_[12]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  div1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    div1/count_reg[12]_i_1_n_7
    SLICE_X43Y32         FDRE                                         r  div1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  div1/count_reg[16]/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div1/count_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    div1/count_reg_n_0_[16]
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  div1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    div1/count_reg[16]_i_1_n_7
    SLICE_X43Y33         FDRE                                         r  div1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  div1/count_reg[20]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div1/count_reg[20]/Q
                         net (fo=1, routed)           0.105     0.246    div1/count_reg_n_0_[20]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  div1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    div1/count_reg[20]_i_1_n_7
    SLICE_X43Y34         FDRE                                         r  div1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div1/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  div1/count_reg[4]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div1/count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    div1/count_reg_n_0_[4]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  div1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    div1/count_reg[4]_i_1_n_7
    SLICE_X43Y30         FDRE                                         r  div1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





