

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>m328P_def &mdash; Pigeon Assembler 0.1 documentation</title>
    
    <link rel="stylesheet" href="../_static/haiku.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../_static/print.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../',
        VERSION:     '0.1',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <script type="text/javascript" src="../_static/theme_extras.js"></script>
    <link rel="top" title="Pigeon Assembler 0.1 documentation" href="../index.html" />
    <link rel="up" title="Module code" href="index.html" /> 
  </head>
  <body>
      <div class="header"><h1 class="heading"><a href="../index.html">
          <span>Pigeon Assembler 0.1 documentation</span></a></h1>
        <h2 class="heading"><span>m328P_def</span></h2>
      </div>
      <div class="topnav">
      
        <p>
        <a class="uplink" href="../index.html">Contents</a>
        </p>

      </div>
      <div class="content">
        
        
  <h1>Source code for m328P_def</h1><div class="highlight"><pre>
<span class="sd">&#39;&#39;&#39;</span>
<span class="sd">The following definitions are taken from the m328Pdef.inc file available</span>
<span class="sd">from the Amtel corporation as part of the suite of software tools they</span>
<span class="sd">provide.</span>

<span class="sd">For details on any of these consult the Amtel manuals, et. al.</span>
<span class="sd">&#39;&#39;&#39;</span>
<span class="kn">from</span> <span class="nn">util</span> <span class="kn">import</span> <span class="n">int2addr</span>


<span class="n">_mark</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="nb">dir</span><span class="p">())</span>


<span class="c">#***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************</span>
<span class="c">#***** Created: 2010-08-20 14:22 ******* Source: ATmega328P.xml **********</span>
<span class="c">#*************************************************************************</span>
<span class="c">#* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y</span>
<span class="c">#* </span>
<span class="c">#* Number            : AVR000</span>
<span class="c">#* File Name         : &quot;m328Pdef.inc&quot;</span>
<span class="c">#* Title             : Register/Bit Definitions for the ATmega328P</span>
<span class="c">#* Date              : 2010-08-20</span>
<span class="c">#* Version           : 2.35</span>
<span class="c">#* Support E-mail    : avr@atmel.com</span>
<span class="c">#* Target MCU        : ATmega328P</span>
<span class="c">#* </span>
<span class="c">#* DESCRIPTION</span>
<span class="c">#* When including this file in the assembly program file, all I/O register </span>
<span class="c">#* names and I/O register bit names appearing in the data book can be used.</span>
<span class="c">#* In addition, the six registers forming the three data pointers X, Y and </span>
<span class="c">#* Z have been assigned names XL - ZH. Highest RAM address for Internal </span>
<span class="c">#* SRAM is also defined </span>
<span class="c">#* </span>
<span class="c">#* The Register names are represented by their hexadecimal address.</span>
<span class="c">#* </span>
<span class="c">#* The Register Bit names are represented by their bit number (0-7).</span>
<span class="c">#* </span>
<span class="c">#* Please observe the difference in using the bit names with instructions</span>
<span class="c">#* such as &quot;sbr&quot;/&quot;cbr&quot; (set/clear bit in register) and &quot;sbrs&quot;/&quot;sbrc&quot;</span>
<span class="c">#* (skip if bit in register set/cleared). The following example illustrates</span>
<span class="c">#* this:</span>
<span class="c">#* </span>
<span class="c">#* in    r16,PORTB             #read PORTB latch</span>
<span class="c">#* sbr   r16,(1&lt;&lt;PB6)+(1&lt;&lt;PB5) #set PB6 and PB5 (use masks, not bit#)</span>
<span class="c">#* out   PORTB,r16             #output to PORTB</span>
<span class="c">#* </span>
<span class="c">#* in    r16,TIFR              #read the Timer Interrupt Flag Register</span>
<span class="c">#* sbrc  r16,TOV0              #test the overflow flag (use bit#)</span>
<span class="c">#* rjmp  TOV0_is_set           #jump if set</span>
<span class="c">#* ...                         #otherwise do something else</span>
<span class="c">#*************************************************************************</span>

<span class="c">#ifndef _M328PDEF_INC_</span>
<span class="c">#define _M328PDEF_INC_</span>


<span class="c">#pragma partinc 0</span>

<span class="c"># ***** SPECIFY DEVICE ***************************************************</span>
<span class="c">#.device ATmega328P</span>
<span class="c">#pragma AVRPART ADMIN PART_NAME ATmega328P</span>
<span class="n">SIGNATURE_000</span>	<span class="o">=</span> <span class="mh">0x1e</span>
<span class="n">SIGNATURE_001</span>	<span class="o">=</span> <span class="mh">0x95</span>
<span class="n">SIGNATURE_002</span>	<span class="o">=</span> <span class="mh">0x0f</span>

<span class="c">#pragma AVRPART CORE CORE_VERSION V2E</span>


<span class="c"># ***** I/O REGISTER DEFINITIONS *****************************************</span>
<span class="c"># NOTE:</span>
<span class="c"># Definitions marked &quot;MEMORY MAPPED&quot;are extended I/O ports</span>
<span class="c"># and cannot be used with IN/OUT instructions</span>

<span class="c">#:</span>
<span class="n">UDR0</span>	<span class="o">=</span> <span class="mh">0xc6</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">UBRR0L</span>	<span class="o">=</span> <span class="mh">0xc4</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">UBRR0H</span>	<span class="o">=</span> <span class="mh">0xc5</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">UCSR0C</span>	<span class="o">=</span> <span class="mh">0xc2</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">UCSR0B</span>	<span class="o">=</span> <span class="mh">0xc1</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">UCSR0A</span>	<span class="o">=</span> <span class="mh">0xc0</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TWAMR</span>	<span class="o">=</span> <span class="mh">0xbd</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TWCR</span>	<span class="o">=</span> <span class="mh">0xbc</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TWDR</span>	<span class="o">=</span> <span class="mh">0xbb</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TWAR</span>	<span class="o">=</span> <span class="mh">0xba</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TWSR</span>	<span class="o">=</span> <span class="mh">0xb9</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TWBR</span>	<span class="o">=</span> <span class="mh">0xb8</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ASSR</span>	<span class="o">=</span> <span class="mh">0xb6</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OCR2B</span>	<span class="o">=</span> <span class="mh">0xb4</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OCR2A</span>	<span class="o">=</span> <span class="mh">0xb3</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCNT2</span>	<span class="o">=</span> <span class="mh">0xb2</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCCR2B</span>	<span class="o">=</span> <span class="mh">0xb1</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCCR2A</span>	<span class="o">=</span> <span class="mh">0xb0</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OCR1BL</span>	<span class="o">=</span> <span class="mh">0x8a</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OCR1BH</span>	<span class="o">=</span> <span class="mh">0x8b</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OCR1AL</span>	<span class="o">=</span> <span class="mh">0x88</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OCR1AH</span>	<span class="o">=</span> <span class="mh">0x89</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ICR1L</span>	<span class="o">=</span> <span class="mh">0x86</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ICR1H</span>	<span class="o">=</span> <span class="mh">0x87</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCNT1L</span>	<span class="o">=</span> <span class="mh">0x84</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCNT1H</span>	<span class="o">=</span> <span class="mh">0x85</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCCR1C</span>	<span class="o">=</span> <span class="mh">0x82</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCCR1B</span>	<span class="o">=</span> <span class="mh">0x81</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCCR1A</span>	<span class="o">=</span> <span class="mh">0x80</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">DIDR1</span>	<span class="o">=</span> <span class="mh">0x7f</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">DIDR0</span>	<span class="o">=</span> <span class="mh">0x7e</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ADMUX</span>	<span class="o">=</span> <span class="mh">0x7c</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ADCSRB</span>	<span class="o">=</span> <span class="mh">0x7b</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ADCSRA</span>	<span class="o">=</span> <span class="mh">0x7a</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ADCH</span>	<span class="o">=</span> <span class="mh">0x79</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ADCL</span>	<span class="o">=</span> <span class="mh">0x78</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TIMSK2</span>	<span class="o">=</span> <span class="mh">0x70</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TIMSK1</span>	<span class="o">=</span> <span class="mh">0x6f</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TIMSK0</span>	<span class="o">=</span> <span class="mh">0x6e</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">PCMSK1</span>	<span class="o">=</span> <span class="mh">0x6c</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">PCMSK2</span>	<span class="o">=</span> <span class="mh">0x6d</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">PCMSK0</span>	<span class="o">=</span> <span class="mh">0x6b</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">EICRA</span>	<span class="o">=</span> <span class="mh">0x69</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">PCICR</span>	<span class="o">=</span> <span class="mh">0x68</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OSCCAL</span>	<span class="o">=</span> <span class="mh">0x66</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">PRR</span>	<span class="o">=</span> <span class="mh">0x64</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">CLKPR</span>	<span class="o">=</span> <span class="mh">0x61</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">WDTCSR</span>	<span class="o">=</span> <span class="mh">0x60</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">SREG</span>	<span class="o">=</span> <span class="mh">0x3f</span>

<span class="c">#:</span>
<span class="n">SPL</span>	<span class="o">=</span> <span class="mh">0x3d</span>

<span class="c">#:</span>
<span class="n">SPH</span>	<span class="o">=</span> <span class="mh">0x3e</span>

<span class="c">#:</span>
<span class="n">SPMCSR</span>	<span class="o">=</span> <span class="mh">0x37</span>

<span class="c">#:</span>
<span class="n">MCUCR</span>	<span class="o">=</span> <span class="mh">0x35</span>

<span class="c">#:</span>
<span class="n">MCUSR</span>	<span class="o">=</span> <span class="mh">0x34</span>

<span class="c">#:</span>
<span class="n">SMCR</span>	<span class="o">=</span> <span class="mh">0x33</span>

<span class="c">#:</span>
<span class="n">ACSR</span>	<span class="o">=</span> <span class="mh">0x30</span>

<span class="c">#:</span>
<span class="n">SPDR</span>	<span class="o">=</span> <span class="mh">0x2e</span>

<span class="c">#:</span>
<span class="n">SPSR</span>	<span class="o">=</span> <span class="mh">0x2d</span>

<span class="c">#:</span>
<span class="n">SPCR</span>	<span class="o">=</span> <span class="mh">0x2c</span>

<span class="c">#:</span>
<span class="n">GPIOR2</span>	<span class="o">=</span> <span class="mh">0x2b</span>

<span class="c">#:</span>
<span class="n">GPIOR1</span>	<span class="o">=</span> <span class="mh">0x2a</span>

<span class="c">#:</span>
<span class="n">OCR0B</span>	<span class="o">=</span> <span class="mh">0x28</span>

<span class="c">#:</span>
<span class="n">OCR0A</span>	<span class="o">=</span> <span class="mh">0x27</span>

<span class="c">#:</span>
<span class="n">TCNT0</span>	<span class="o">=</span> <span class="mh">0x26</span>

<span class="c">#:</span>
<span class="n">TCCR0B</span>	<span class="o">=</span> <span class="mh">0x25</span>

<span class="c">#:</span>
<span class="n">TCCR0A</span>	<span class="o">=</span> <span class="mh">0x24</span>

<span class="c">#:</span>
<span class="n">GTCCR</span>	<span class="o">=</span> <span class="mh">0x23</span>

<span class="c">#:</span>
<span class="n">EEARH</span>	<span class="o">=</span> <span class="mh">0x22</span>

<span class="c">#:</span>
<span class="n">EEARL</span>	<span class="o">=</span> <span class="mh">0x21</span>

<span class="c">#:</span>
<span class="n">EEDR</span>	<span class="o">=</span> <span class="mh">0x20</span>

<span class="c">#:</span>
<span class="n">EECR</span>	<span class="o">=</span> <span class="mh">0x1f</span>

<span class="c">#:</span>
<span class="n">GPIOR0</span>	<span class="o">=</span> <span class="mh">0x1e</span>

<span class="c">#:</span>
<span class="n">EIMSK</span>	<span class="o">=</span> <span class="mh">0x1d</span>

<span class="c">#:</span>
<span class="n">EIFR</span>	<span class="o">=</span> <span class="mh">0x1c</span>

<span class="c">#:</span>
<span class="n">PCIFR</span>	<span class="o">=</span> <span class="mh">0x1b</span>

<span class="c">#:</span>
<span class="n">TIFR2</span>	<span class="o">=</span> <span class="mh">0x17</span>

<span class="c">#:</span>
<span class="n">TIFR1</span>	<span class="o">=</span> <span class="mh">0x16</span>

<span class="c">#:</span>
<span class="n">TIFR0</span>	<span class="o">=</span> <span class="mh">0x15</span>

<span class="c">#:</span>
<span class="n">PORTD</span>	<span class="o">=</span> <span class="mh">0x0b</span>

<span class="c">#:</span>
<span class="n">DDRD</span>	<span class="o">=</span> <span class="mh">0x0a</span>

<span class="c">#:</span>
<span class="n">PIND</span>	<span class="o">=</span> <span class="mh">0x09</span>

<span class="c">#:</span>
<span class="n">PORTC</span>	<span class="o">=</span> <span class="mh">0x08</span>

<span class="c">#:</span>
<span class="n">DDRC</span>	<span class="o">=</span> <span class="mh">0x07</span>

<span class="c">#:</span>
<span class="n">PINC</span>	<span class="o">=</span> <span class="mh">0x06</span>

<span class="c">#:</span>
<span class="n">PORTB</span>	<span class="o">=</span> <span class="mh">0x05</span>

<span class="c">#:</span>
<span class="n">DDRB</span>	<span class="o">=</span> <span class="mh">0x04</span>

<span class="c">#:</span>
<span class="n">PINB</span>	<span class="o">=</span> <span class="mh">0x03</span>


<span class="c"># ***** BIT DEFINITIONS **************************************************</span>

<span class="c"># ***** USART0 ***********************</span>
<span class="c"># UDR0 - USART I/O Data Register</span>

<span class="c">#: USART I/O Data Register bit 0</span>
<span class="n">UDR0_0</span>	<span class="o">=</span> <span class="mi">0</span>
<span class="c">#: USART I/O Data Register bit 1</span>
<span class="n">UDR0_1</span>	<span class="o">=</span> <span class="mi">1</span>
<span class="c">#: USART I/O Data Register bit 2</span>
<span class="n">UDR0_2</span>	<span class="o">=</span> <span class="mi">2</span>	
<span class="c">#: USART I/O Data Register bit 3</span>
<span class="n">UDR0_3</span>	<span class="o">=</span> <span class="mi">3</span>	
<span class="c">#: USART I/O Data Register bit 4</span>
<span class="n">UDR0_4</span>	<span class="o">=</span> <span class="mi">4</span>	
<span class="c">#: USART I/O Data Register bit 5</span>
<span class="n">UDR0_5</span>	<span class="o">=</span> <span class="mi">5</span>	
<span class="c">#: USART I/O Data Register bit 6</span>
<span class="n">UDR0_6</span>	<span class="o">=</span> <span class="mi">6</span>	
<span class="c">#: USART I/O Data Register bit 7</span>
<span class="n">UDR0_7</span>	<span class="o">=</span> <span class="mi">7</span>	

<span class="n">defs</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="nb">dir</span><span class="p">())</span> <span class="o">-</span> <span class="n">_mark</span>
<span class="c">######</span>
<span class="c">####### UCSR0A - USART Control and Status Register A</span>
<span class="c">######MPCM0	= 0	# Multi-processor Communication Mode</span>
<span class="c">######U2X0	= 1	# Double the USART transmission speed</span>
<span class="c">######UPE0	= 2	# Parity Error</span>
<span class="c">######DOR0	= 3	# Data overRun</span>
<span class="c">######FE0	= 4	# Framing Error</span>
<span class="c">######UDRE0	= 5	# USART Data Register Empty</span>
<span class="c">######TXC0	= 6	# USART Transmitt Complete</span>
<span class="c">######RXC0	= 7	# USART Receive Complete</span>
<span class="c">######</span>
<span class="c">####### UCSR0B - USART Control and Status Register B</span>
<span class="c">######TXB80	= 0	# Transmit Data Bit 8</span>
<span class="c">######RXB80	= 1	# Receive Data Bit 8</span>
<span class="c">######UCSZ02	= 2	# Character Size</span>
<span class="c">######TXEN0	= 3	# Transmitter Enable</span>
<span class="c">######RXEN0	= 4	# Receiver Enable</span>
<span class="c">######UDRIE0	= 5	# USART Data register Empty Interrupt Enable</span>
<span class="c">######TXCIE0	= 6	# TX Complete Interrupt Enable</span>
<span class="c">######RXCIE0	= 7	# RX Complete Interrupt Enable</span>
<span class="c">######</span>
<span class="c">####### UCSR0C - USART Control and Status Register C</span>
<span class="c">######UCPOL0	= 0	# Clock Polarity</span>
<span class="c">######UCSZ00	= 1	# Character Size</span>
<span class="c">######UCSZ01	= 2	# Character Size</span>
<span class="c">######USBS0	= 3	# Stop Bit Select</span>
<span class="c">######UPM00	= 4	# Parity Mode Bit 0</span>
<span class="c">######UPM01	= 5	# Parity Mode Bit 1</span>
<span class="c">######UMSEL00	= 6	# USART Mode Select</span>
<span class="c">######UMSEL01	= 7,	# USART Mode Select</span>
<span class="c">######</span>
<span class="c">####### UBRR0H - USART Baud Rate Register High Byte</span>
<span class="c">######UBRR8	= 0	# USART Baud Rate Register bit 8</span>
<span class="c">######UBRR9	= 1	# USART Baud Rate Register bit 9</span>
<span class="c">######UBRR10	= 2	# USART Baud Rate Register bit 10</span>
<span class="c">######UBRR11	= 3	# USART Baud Rate Register bit 11</span>
<span class="c">######</span>
<span class="c">####### UBRR0L - USART Baud Rate Register Low Byte</span>
<span class="c">######_UBRR0	= 0	# USART Baud Rate Register bit 0</span>
<span class="c">######_UBRR1	= 1	# USART Baud Rate Register bit 1</span>
<span class="c">######UBRR2	= 2	# USART Baud Rate Register bit 2</span>
<span class="c">######UBRR3	= 3	# USART Baud Rate Register bit 3</span>
<span class="c">######UBRR4	= 4	# USART Baud Rate Register bit 4</span>
<span class="c">######UBRR5	= 5	# USART Baud Rate Register bit 5</span>
<span class="c">######UBRR6	= 6	# USART Baud Rate Register bit 6</span>
<span class="c">######UBRR7	= 7	# USART Baud Rate Register bit 7</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** TWI **************************</span>
<span class="c">####### TWAMR - TWI (Slave) Address Mask Register</span>
<span class="c">######TWAM0	= 1,	# </span>
<span class="c">######TWAM1	= 2,	# </span>
<span class="c">######TWAM2	= 3,	# </span>
<span class="c">######TWAM3	= 4,	# </span>
<span class="c">######TWAM4	= 5,	# </span>
<span class="c">######TWAM5	= 6,	# </span>
<span class="c">######TWAM6	= 7,	# </span>
<span class="c">######</span>
<span class="c">####### TWBR - TWI Bit Rate register</span>
<span class="c">######TWBR0	= 0,	# </span>
<span class="c">######TWBR1	= 1,	# </span>
<span class="c">######TWBR2	= 2,	# </span>
<span class="c">######TWBR3	= 3,	# </span>
<span class="c">######TWBR4	= 4,	# </span>
<span class="c">######TWBR5	= 5,	# </span>
<span class="c">######TWBR6	= 6,	# </span>
<span class="c">######TWBR7	= 7,	# </span>
<span class="c">######</span>
<span class="c">####### TWCR - TWI Control Register</span>
<span class="c">######TWIE	= 0,	# TWI Interrupt Enable</span>
<span class="c">######TWEN	= 2,	# TWI Enable Bit</span>
<span class="c">######TWWC	= 3,	# TWI Write Collition Flag</span>
<span class="c">######TWSTO	= 4,	# TWI Stop Condition Bit</span>
<span class="c">######TWSTA	= 5,	# TWI Start Condition Bit</span>
<span class="c">######TWEA	= 6,	# TWI Enable Acknowledge Bit</span>
<span class="c">######TWINT	= 7,	# TWI Interrupt Flag</span>
<span class="c">######</span>
<span class="c">####### TWSR - TWI Status Register</span>
<span class="c">######TWPS0	= 0,	# TWI Prescaler</span>
<span class="c">######TWPS1	= 1,	# TWI Prescaler</span>
<span class="c">######TWS3	= 3,	# TWI Status</span>
<span class="c">######TWS4	= 4,	# TWI Status</span>
<span class="c">######TWS5	= 5,	# TWI Status</span>
<span class="c">######TWS6	= 6,	# TWI Status</span>
<span class="c">######TWS7	= 7,	# TWI Status</span>
<span class="c">######</span>
<span class="c">####### TWDR - TWI Data register</span>
<span class="c">######TWD0	= 0,	# TWI Data Register Bit 0</span>
<span class="c">######TWD1	= 1,	# TWI Data Register Bit 1</span>
<span class="c">######TWD2	= 2,	# TWI Data Register Bit 2</span>
<span class="c">######TWD3	= 3,	# TWI Data Register Bit 3</span>
<span class="c">######TWD4	= 4,	# TWI Data Register Bit 4</span>
<span class="c">######TWD5	= 5,	# TWI Data Register Bit 5</span>
<span class="c">######TWD6	= 6,	# TWI Data Register Bit 6</span>
<span class="c">######TWD7	= 7,	# TWI Data Register Bit 7</span>
<span class="c">######</span>
<span class="c">####### TWAR - TWI (Slave) Address register</span>
<span class="c">######TWGCE	= 0,	# TWI General Call Recognition Enable Bit</span>
<span class="c">######TWA0	= 1,	# TWI (Slave) Address register Bit 0</span>
<span class="c">######TWA1	= 2,	# TWI (Slave) Address register Bit 1</span>
<span class="c">######TWA2	= 3,	# TWI (Slave) Address register Bit 2</span>
<span class="c">######TWA3	= 4,	# TWI (Slave) Address register Bit 3</span>
<span class="c">######TWA4	= 5,	# TWI (Slave) Address register Bit 4</span>
<span class="c">######TWA5	= 6,	# TWI (Slave) Address register Bit 5</span>
<span class="c">######TWA6	= 7,	# TWI (Slave) Address register Bit 6</span>
<span class="c">######</span>
<span class="c">######) ; defs.update(</span>
<span class="c">######</span>
<span class="c">####### ***** TIMER_COUNTER_1 **************</span>
<span class="c">####### TIMSK1 - Timer/Counter Interrupt Mask Register</span>
<span class="c">######TOIE1	= 0,	# Timer/Counter1 Overflow Interrupt Enable</span>
<span class="c">######OCIE1A	= 1,	# Timer/Counter1 Output CompareA Match Interrupt Enable</span>
<span class="c">######OCIE1B	= 2,	# Timer/Counter1 Output CompareB Match Interrupt Enable</span>
<span class="c">######ICIE1	= 5,	# Timer/Counter1 Input Capture Interrupt Enable</span>
<span class="c">######</span>
<span class="c">####### TIFR1 - Timer/Counter Interrupt Flag register</span>
<span class="c">######TOV1	= 0,	# Timer/Counter1 Overflow Flag</span>
<span class="c">######OCF1A	= 1,	# Output Compare Flag 1A</span>
<span class="c">######OCF1B	= 2,	# Output Compare Flag 1B</span>
<span class="c">######ICF1	= 5,	# Input Capture Flag 1</span>
<span class="c">######</span>
<span class="c">####### TCCR1A - Timer/Counter1 Control Register A</span>
<span class="c">######WGM10	= 0,	# Waveform Generation Mode</span>
<span class="c">######WGM11	= 1,	# Waveform Generation Mode</span>
<span class="c">######COM1B0	= 4,	# Compare Output Mode 1B, bit 0</span>
<span class="c">######COM1B1	= 5,	# Compare Output Mode 1B, bit 1</span>
<span class="c">######COM1A0	= 6,	# Comparet Ouput Mode 1A, bit 0</span>
<span class="c">######COM1A1	= 7,	# Compare Output Mode 1A, bit 1</span>
<span class="c">######</span>
<span class="c">####### TCCR1B - Timer/Counter1 Control Register B</span>
<span class="c">######CS10	= 0,	# Prescaler source of Timer/Counter 1</span>
<span class="c">######CS11	= 1,	# Prescaler source of Timer/Counter 1</span>
<span class="c">######CS12	= 2,	# Prescaler source of Timer/Counter 1</span>
<span class="c">######WGM12	= 3,	# Waveform Generation Mode</span>
<span class="c">######WGM13	= 4,	# Waveform Generation Mode</span>
<span class="c">######ICES1	= 6,	# Input Capture 1 Edge Select</span>
<span class="c">######ICNC1	= 7,	# Input Capture 1 Noise Canceler</span>
<span class="c">######</span>
<span class="c">####### TCCR1C - Timer/Counter1 Control Register C</span>
<span class="c">######FOC1B	= 6,	# </span>
<span class="c">######FOC1A	= 7,	# </span>
<span class="c">######</span>
<span class="c">####### GTCCR - General Timer/Counter Control Register</span>
<span class="c">######PSRSYNC	= 0,	# Prescaler Reset Timer/Counter1 and Timer/Counter0</span>
<span class="c">######TSM	= 7,	# Timer/Counter Synchronization Mode</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** TIMER_COUNTER_2 **************</span>
<span class="c">####### TIMSK2 - Timer/Counter Interrupt Mask register</span>
<span class="c">######TOIE2	= 0,	# Timer/Counter2 Overflow Interrupt Enable</span>
<span class="c">########TOIE2A	= TOIE2	# For compatibility</span>
<span class="c">######OCIE2A	= 1,	# Timer/Counter2 Output Compare Match A Interrupt Enable</span>
<span class="c">######OCIE2B	= 2,	# Timer/Counter2 Output Compare Match B Interrupt Enable</span>
<span class="c">######</span>
<span class="c">####### TIFR2 - Timer/Counter Interrupt Flag Register</span>
<span class="c">######TOV2	= 0,	# Timer/Counter2 Overflow Flag</span>
<span class="c">######OCF2A	= 1,	# Output Compare Flag 2A</span>
<span class="c">######OCF2B	= 2,	# Output Compare Flag 2B</span>
<span class="c">######</span>
<span class="c">####### TCCR2A - Timer/Counter2 Control Register A</span>
<span class="c">######WGM20	= 0,	# Waveform Genration Mode</span>
<span class="c">######WGM21	= 1,	# Waveform Genration Mode</span>
<span class="c">######COM2B0	= 4,	# Compare Output Mode bit 0</span>
<span class="c">######COM2B1	= 5,	# Compare Output Mode bit 1</span>
<span class="c">######COM2A0	= 6,	# Compare Output Mode bit 1</span>
<span class="c">######COM2A1	= 7,	# Compare Output Mode bit 1</span>
<span class="c">######</span>
<span class="c">####### TCCR2B - Timer/Counter2 Control Register B</span>
<span class="c">######CS20	= 0,	# Clock Select bit 0</span>
<span class="c">######CS21	= 1,	# Clock Select bit 1</span>
<span class="c">######CS22	= 2,	# Clock Select bit 2</span>
<span class="c">######WGM22	= 3,	# Waveform Generation Mode</span>
<span class="c">######FOC2B	= 6,	# Force Output Compare B</span>
<span class="c">######FOC2A	= 7,	# Force Output Compare A</span>
<span class="c">######</span>
<span class="c">####### TCNT2 - Timer/Counter2</span>
<span class="c">######TCNT2_0	= 0,	# Timer/Counter 2 bit 0</span>
<span class="c">######TCNT2_1	= 1,	# Timer/Counter 2 bit 1</span>
<span class="c">######TCNT2_2	= 2,	# Timer/Counter 2 bit 2</span>
<span class="c">######TCNT2_3	= 3,	# Timer/Counter 2 bit 3</span>
<span class="c">######TCNT2_4	= 4,	# Timer/Counter 2 bit 4</span>
<span class="c">######TCNT2_5	= 5,	# Timer/Counter 2 bit 5</span>
<span class="c">######TCNT2_6	= 6,	# Timer/Counter 2 bit 6</span>
<span class="c">######TCNT2_7	= 7,	# Timer/Counter 2 bit 7</span>
<span class="c">######</span>
<span class="c">####### OCR2A - Timer/Counter2 Output Compare Register A</span>
<span class="c">######OCR2A_0	= 0,	# Timer/Counter2 Output Compare Register Bit 0</span>
<span class="c">######OCR2A_1	= 1,	# Timer/Counter2 Output Compare Register Bit 1</span>
<span class="c">######OCR2A_2	= 2,	# Timer/Counter2 Output Compare Register Bit 2</span>
<span class="c">######OCR2A_3	= 3,	# Timer/Counter2 Output Compare Register Bit 3</span>
<span class="c">######OCR2A_4	= 4,	# Timer/Counter2 Output Compare Register Bit 4</span>
<span class="c">######OCR2A_5	= 5,	# Timer/Counter2 Output Compare Register Bit 5</span>
<span class="c">######OCR2A_6	= 6,	# Timer/Counter2 Output Compare Register Bit 6</span>
<span class="c">######OCR2A_7	= 7,	# Timer/Counter2 Output Compare Register Bit 7</span>
<span class="c">######</span>
<span class="c">####### OCR2B - Timer/Counter2 Output Compare Register B</span>
<span class="c">######OCR2B_0	= 0,	# Timer/Counter2 Output Compare Register Bit 0</span>
<span class="c">######OCR2B_1	= 1,	# Timer/Counter2 Output Compare Register Bit 1</span>
<span class="c">######OCR2B_2	= 2,	# Timer/Counter2 Output Compare Register Bit 2</span>
<span class="c">######OCR2B_3	= 3,	# Timer/Counter2 Output Compare Register Bit 3</span>
<span class="c">######OCR2B_4	= 4,	# Timer/Counter2 Output Compare Register Bit 4</span>
<span class="c">######OCR2B_5	= 5,	# Timer/Counter2 Output Compare Register Bit 5</span>
<span class="c">######OCR2B_6	= 6,	# Timer/Counter2 Output Compare Register Bit 6</span>
<span class="c">######OCR2B_7	= 7,	# Timer/Counter2 Output Compare Register Bit 7</span>
<span class="c">######</span>
<span class="c">####### ASSR - Asynchronous Status Register</span>
<span class="c">######TCR2BUB	= 0,	# Timer/Counter Control Register2 Update Busy</span>
<span class="c">######TCR2AUB	= 1,	# Timer/Counter Control Register2 Update Busy</span>
<span class="c">######OCR2BUB	= 2,	# Output Compare Register 2 Update Busy</span>
<span class="c">######OCR2AUB	= 3,	# Output Compare Register2 Update Busy</span>
<span class="c">######TCN2UB	= 4,	# Timer/Counter2 Update Busy</span>
<span class="c">######AS2	= 5,	# Asynchronous Timer/Counter2</span>
<span class="c">######EXCLK	= 6,	# Enable External Clock Input</span>
<span class="c">######</span>
<span class="c">####### GTCCR - General Timer Counter Control register</span>
<span class="c">######PSRASY	= 1,	# Prescaler Reset Timer/Counter2</span>
<span class="c">########PSR2	= PSRASY	# For compatibility</span>
<span class="c">#######TSM	= 7	# Timer/Counter Synchronization Mode</span>
<span class="c">######</span>
<span class="c">######) ; defs.update(</span>
<span class="c">######</span>
<span class="c">####### ***** AD_CONVERTER *****************</span>
<span class="c">####### ADMUX - The ADC multiplexer Selection Register</span>
<span class="c">######MUX0	= 0,	# Analog Channel and Gain Selection Bits</span>
<span class="c">######MUX1	= 1,	# Analog Channel and Gain Selection Bits</span>
<span class="c">######MUX2	= 2,	# Analog Channel and Gain Selection Bits</span>
<span class="c">######MUX3	= 3,	# Analog Channel and Gain Selection Bits</span>
<span class="c">######ADLAR	= 5,	# Left Adjust Result</span>
<span class="c">######REFS0	= 6,	# Reference Selection Bit 0</span>
<span class="c">######REFS1	= 7,	# Reference Selection Bit 1</span>
<span class="c">######</span>
<span class="c">####### ADCSRA - The ADC Control and Status register A</span>
<span class="c">######ADPS0	= 0,	# ADC  Prescaler Select Bits</span>
<span class="c">######ADPS1	= 1,	# ADC  Prescaler Select Bits</span>
<span class="c">######ADPS2	= 2,	# ADC  Prescaler Select Bits</span>
<span class="c">######ADIE	= 3,	# ADC Interrupt Enable</span>
<span class="c">######ADIF	= 4,	# ADC Interrupt Flag</span>
<span class="c">######ADATE	= 5,	# ADC  Auto Trigger Enable</span>
<span class="c">######ADSC	= 6,	# ADC Start Conversion</span>
<span class="c">######ADEN	= 7,	# ADC Enable</span>
<span class="c">######</span>
<span class="c">####### ADCSRB - The ADC Control and Status register B</span>
<span class="c">######ADTS0	= 0,	# ADC Auto Trigger Source bit 0</span>
<span class="c">######ADTS1	= 1,	# ADC Auto Trigger Source bit 1</span>
<span class="c">######ADTS2	= 2,	# ADC Auto Trigger Source bit 2</span>
<span class="c">######ACME	= 6,	# </span>
<span class="c">######</span>
<span class="c">####### ADCH - ADC Data Register High Byte</span>
<span class="c">######ADCH0	= 0,	# ADC Data Register High Byte Bit 0</span>
<span class="c">######ADCH1	= 1,	# ADC Data Register High Byte Bit 1</span>
<span class="c">######ADCH2	= 2,	# ADC Data Register High Byte Bit 2</span>
<span class="c">######ADCH3	= 3,	# ADC Data Register High Byte Bit 3</span>
<span class="c">######ADCH4	= 4,	# ADC Data Register High Byte Bit 4</span>
<span class="c">######ADCH5	= 5,	# ADC Data Register High Byte Bit 5</span>
<span class="c">######ADCH6	= 6,	# ADC Data Register High Byte Bit 6</span>
<span class="c">######ADCH7	= 7,	# ADC Data Register High Byte Bit 7</span>
<span class="c">######</span>
<span class="c">####### ADCL - ADC Data Register Low Byte</span>
<span class="c">######ADCL0	= 0,	# ADC Data Register Low Byte Bit 0</span>
<span class="c">######ADCL1	= 1,	# ADC Data Register Low Byte Bit 1</span>
<span class="c">######ADCL2	= 2,	# ADC Data Register Low Byte Bit 2</span>
<span class="c">######ADCL3	= 3,	# ADC Data Register Low Byte Bit 3</span>
<span class="c">######ADCL4	= 4,	# ADC Data Register Low Byte Bit 4</span>
<span class="c">######ADCL5	= 5,	# ADC Data Register Low Byte Bit 5</span>
<span class="c">######ADCL6	= 6,	# ADC Data Register Low Byte Bit 6</span>
<span class="c">######ADCL7	= 7,	# ADC Data Register Low Byte Bit 7</span>
<span class="c">######</span>
<span class="c">####### DIDR0 - Digital Input Disable Register</span>
<span class="c">######ADC0D	= 0,	# </span>
<span class="c">######ADC1D	= 1,	# </span>
<span class="c">######ADC2D	= 2,	# </span>
<span class="c">######ADC3D	= 3,	# </span>
<span class="c">######ADC4D	= 4,	# </span>
<span class="c">######ADC5D	= 5,	# </span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** ANALOG_COMPARATOR ************</span>
<span class="c">####### ACSR - Analog Comparator Control And Status Register</span>
<span class="c">######ACIS0	= 0,	# Analog Comparator Interrupt Mode Select bit 0</span>
<span class="c">######ACIS1	= 1,	# Analog Comparator Interrupt Mode Select bit 1</span>
<span class="c">######ACIC	= 2,	# Analog Comparator Input Capture Enable</span>
<span class="c">######ACIE	= 3,	# Analog Comparator Interrupt Enable</span>
<span class="c">######ACI	= 4,	# Analog Comparator Interrupt Flag</span>
<span class="c">######ACO	= 5,	# Analog Compare Output</span>
<span class="c">######ACBG	= 6,	# Analog Comparator Bandgap Select</span>
<span class="c">######ACD	= 7,	# Analog Comparator Disable</span>
<span class="c">######</span>
<span class="c">####### DIDR1 - Digital Input Disable Register 1</span>
<span class="c">######AIN0D	= 0,	# AIN0 Digital Input Disable</span>
<span class="c">######AIN1D	= 1,	# AIN1 Digital Input Disable</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** PORTB ************************</span>
<span class="c">####### PORTB - Port B Data Register</span>
<span class="c">######PORTB0	= 0,	# Port B Data Register bit 0</span>
<span class="c">######PB0	= 0,	# For compatibility</span>
<span class="c">######PORTB1	= 1,	# Port B Data Register bit 1</span>
<span class="c">######PB1	= 1,	# For compatibility</span>
<span class="c">######PORTB2	= 2,	# Port B Data Register bit 2</span>
<span class="c">######PB2	= 2,	# For compatibility</span>
<span class="c">######PORTB3	= 3,	# Port B Data Register bit 3</span>
<span class="c">######PB3	= 3,	# For compatibility</span>
<span class="c">######PORTB4	= 4,	# Port B Data Register bit 4</span>
<span class="c">######PB4	= 4,	# For compatibility</span>
<span class="c">######PORTB5	= 5,	# Port B Data Register bit 5</span>
<span class="c">######PB5	= 5,	# For compatibility</span>
<span class="c">######PORTB6	= 6,	# Port B Data Register bit 6</span>
<span class="c">######PB6	= 6,	# For compatibility</span>
<span class="c">######PORTB7	= 7,	# Port B Data Register bit 7</span>
<span class="c">######PB7	= 7,	# For compatibility</span>
<span class="c">######</span>
<span class="c">####### DDRB - Port B Data Direction Register</span>
<span class="c">######DDB0	= 0,	# Port B Data Direction Register bit 0</span>
<span class="c">######DDB1	= 1,	# Port B Data Direction Register bit 1</span>
<span class="c">######DDB2	= 2,	# Port B Data Direction Register bit 2</span>
<span class="c">######DDB3	= 3,	# Port B Data Direction Register bit 3</span>
<span class="c">######DDB4	= 4,	# Port B Data Direction Register bit 4</span>
<span class="c">######DDB5	= 5,	# Port B Data Direction Register bit 5</span>
<span class="c">######DDB6	= 6,	# Port B Data Direction Register bit 6</span>
<span class="c">######DDB7	= 7,	# Port B Data Direction Register bit 7</span>
<span class="c">######</span>
<span class="c">####### PINB - Port B Input Pins</span>
<span class="c">######PINB0	= 0,	# Port B Input Pins bit 0</span>
<span class="c">######PINB1	= 1,	# Port B Input Pins bit 1</span>
<span class="c">######PINB2	= 2,	# Port B Input Pins bit 2</span>
<span class="c">######PINB3	= 3,	# Port B Input Pins bit 3</span>
<span class="c">######PINB4	= 4,	# Port B Input Pins bit 4</span>
<span class="c">######PINB5	= 5,	# Port B Input Pins bit 5</span>
<span class="c">######PINB6	= 6,	# Port B Input Pins bit 6</span>
<span class="c">######PINB7	= 7,	# Port B Input Pins bit 7</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">######) ; defs.update(</span>
<span class="c">######</span>
<span class="c">####### ***** PORTC ************************</span>
<span class="c">####### PORTC - Port C Data Register</span>
<span class="c">######PORTC0	= 0,	# Port C Data Register bit 0</span>
<span class="c">######PC0	= 0,	# For compatibility</span>
<span class="c">######PORTC1	= 1,	# Port C Data Register bit 1</span>
<span class="c">######PC1	= 1,	# For compatibility</span>
<span class="c">######PORTC2	= 2,	# Port C Data Register bit 2</span>
<span class="c">######PC2	= 2,	# For compatibility</span>
<span class="c">######PORTC3	= 3,	# Port C Data Register bit 3</span>
<span class="c">######PC3	= 3,	# For compatibility</span>
<span class="c">######PORTC4	= 4,	# Port C Data Register bit 4</span>
<span class="c">######PC4	= 4,	# For compatibility</span>
<span class="c">######PORTC5	= 5,	# Port C Data Register bit 5</span>
<span class="c">######PC5	= 5,	# For compatibility</span>
<span class="c">######PORTC6	= 6,	# Port C Data Register bit 6</span>
<span class="c">######PC6	= 6,	# For compatibility</span>
<span class="c">######</span>
<span class="c">####### DDRC - Port C Data Direction Register</span>
<span class="c">######DDC0	= 0,	# Port C Data Direction Register bit 0</span>
<span class="c">######DDC1	= 1,	# Port C Data Direction Register bit 1</span>
<span class="c">######DDC2	= 2,	# Port C Data Direction Register bit 2</span>
<span class="c">######DDC3	= 3,	# Port C Data Direction Register bit 3</span>
<span class="c">######DDC4	= 4,	# Port C Data Direction Register bit 4</span>
<span class="c">######DDC5	= 5,	# Port C Data Direction Register bit 5</span>
<span class="c">######DDC6	= 6,	# Port C Data Direction Register bit 6</span>
<span class="c">######</span>
<span class="c">####### PINC - Port C Input Pins</span>
<span class="c">######PINC0	= 0,	# Port C Input Pins bit 0</span>
<span class="c">######PINC1	= 1,	# Port C Input Pins bit 1</span>
<span class="c">######PINC2	= 2,	# Port C Input Pins bit 2</span>
<span class="c">######PINC3	= 3,	# Port C Input Pins bit 3</span>
<span class="c">######PINC4	= 4,	# Port C Input Pins bit 4</span>
<span class="c">######PINC5	= 5,	# Port C Input Pins bit 5</span>
<span class="c">######PINC6	= 6,	# Port C Input Pins bit 6</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** PORTD ************************</span>
<span class="c">####### PORTD - Port D Data Register</span>
<span class="c">######PORTD0	= 0,	# Port D Data Register bit 0</span>
<span class="c">######PD0	= 0,	# For compatibility</span>
<span class="c">######PORTD1	= 1,	# Port D Data Register bit 1</span>
<span class="c">######PD1	= 1,	# For compatibility</span>
<span class="c">######PORTD2	= 2,	# Port D Data Register bit 2</span>
<span class="c">######PD2	= 2,	# For compatibility</span>
<span class="c">######PORTD3	= 3,	# Port D Data Register bit 3</span>
<span class="c">######PD3	= 3,	# For compatibility</span>
<span class="c">######PORTD4	= 4,	# Port D Data Register bit 4</span>
<span class="c">######PD4	= 4,	# For compatibility</span>
<span class="c">######PORTD5	= 5,	# Port D Data Register bit 5</span>
<span class="c">######PD5	= 5,	# For compatibility</span>
<span class="c">######PORTD6	= 6,	# Port D Data Register bit 6</span>
<span class="c">######PD6	= 6,	# For compatibility</span>
<span class="c">######PORTD7	= 7,	# Port D Data Register bit 7</span>
<span class="c">######PD7	= 7,	# For compatibility</span>
<span class="c">######</span>
<span class="c">####### DDRD - Port D Data Direction Register</span>
<span class="c">######DDD0	= 0,	# Port D Data Direction Register bit 0</span>
<span class="c">######DDD1	= 1,	# Port D Data Direction Register bit 1</span>
<span class="c">######DDD2	= 2,	# Port D Data Direction Register bit 2</span>
<span class="c">######DDD3	= 3,	# Port D Data Direction Register bit 3</span>
<span class="c">######DDD4	= 4,	# Port D Data Direction Register bit 4</span>
<span class="c">######DDD5	= 5,	# Port D Data Direction Register bit 5</span>
<span class="c">######DDD6	= 6,	# Port D Data Direction Register bit 6</span>
<span class="c">######DDD7	= 7,	# Port D Data Direction Register bit 7</span>
<span class="c">######</span>
<span class="c">####### PIND - Port D Input Pins</span>
<span class="c">######PIND0	= 0,	# Port D Input Pins bit 0</span>
<span class="c">######PIND1	= 1,	# Port D Input Pins bit 1</span>
<span class="c">######PIND2	= 2,	# Port D Input Pins bit 2</span>
<span class="c">######PIND3	= 3,	# Port D Input Pins bit 3</span>
<span class="c">######PIND4	= 4,	# Port D Input Pins bit 4</span>
<span class="c">######PIND5	= 5,	# Port D Input Pins bit 5</span>
<span class="c">######PIND6	= 6,	# Port D Input Pins bit 6</span>
<span class="c">######PIND7	= 7,	# Port D Input Pins bit 7</span>
<span class="c">######</span>
<span class="c">######) ; defs.update(</span>
<span class="c">######</span>
<span class="c">####### ***** TIMER_COUNTER_0 **************</span>
<span class="c">####### TIMSK0 - Timer/Counter0 Interrupt Mask Register</span>
<span class="c">######TOIE0	= 0,	# Timer/Counter0 Overflow Interrupt Enable</span>
<span class="c">######OCIE0A	= 1,	# Timer/Counter0 Output Compare Match A Interrupt Enable</span>
<span class="c">######OCIE0B	= 2,	# Timer/Counter0 Output Compare Match B Interrupt Enable</span>
<span class="c">######</span>
<span class="c">####### TIFR0 - Timer/Counter0 Interrupt Flag register</span>
<span class="c">######TOV0	= 0,	# Timer/Counter0 Overflow Flag</span>
<span class="c">######OCF0A	= 1,	# Timer/Counter0 Output Compare Flag 0A</span>
<span class="c">######OCF0B	= 2,	# Timer/Counter0 Output Compare Flag 0B</span>
<span class="c">######</span>
<span class="c">####### TCCR0A - Timer/Counter  Control Register A</span>
<span class="c">######WGM00	= 0,	# Waveform Generation Mode</span>
<span class="c">######WGM01	= 1,	# Waveform Generation Mode</span>
<span class="c">######COM0B0	= 4,	# Compare Output Mode, Fast PWm</span>
<span class="c">######COM0B1	= 5,	# Compare Output Mode, Fast PWm</span>
<span class="c">######COM0A0	= 6,	# Compare Output Mode, Phase Correct PWM Mode</span>
<span class="c">######COM0A1	= 7,	# Compare Output Mode, Phase Correct PWM Mode</span>
<span class="c">######</span>
<span class="c">####### TCCR0B - Timer/Counter Control Register B</span>
<span class="c">######CS00	= 0,	# Clock Select</span>
<span class="c">######CS01	= 1,	# Clock Select</span>
<span class="c">######CS02	= 2,	# Clock Select</span>
<span class="c">######WGM02	= 3,	# </span>
<span class="c">######FOC0B	= 6,	# Force Output Compare B</span>
<span class="c">######FOC0A	= 7,	# Force Output Compare A</span>
<span class="c">######</span>
<span class="c">####### TCNT0 - Timer/Counter0</span>
<span class="c">######TCNT0_0	= 0,	# </span>
<span class="c">######TCNT0_1	= 1,	# </span>
<span class="c">######TCNT0_2	= 2,	# </span>
<span class="c">######TCNT0_3	= 3,	# </span>
<span class="c">######TCNT0_4	= 4,	# </span>
<span class="c">######TCNT0_5	= 5,	# </span>
<span class="c">######TCNT0_6	= 6,	# </span>
<span class="c">######TCNT0_7	= 7,	# </span>
<span class="c">######</span>
<span class="c">####### OCR0A - Timer/Counter0 Output Compare Register</span>
<span class="c">######OCR0A_0	= 0,	# </span>
<span class="c">######OCR0A_1	= 1,	# </span>
<span class="c">######OCR0A_2	= 2,	# </span>
<span class="c">######OCR0A_3	= 3,	# </span>
<span class="c">######OCR0A_4	= 4,	# </span>
<span class="c">######OCR0A_5	= 5,	# </span>
<span class="c">######OCR0A_6	= 6,	# </span>
<span class="c">######OCR0A_7	= 7,	# </span>
<span class="c">######</span>
<span class="c">####### OCR0B - Timer/Counter0 Output Compare Register</span>
<span class="c">######OCR0B_0	= 0,	# </span>
<span class="c">######OCR0B_1	= 1,	# </span>
<span class="c">######OCR0B_2	= 2,	# </span>
<span class="c">######OCR0B_3	= 3,	# </span>
<span class="c">######OCR0B_4	= 4,	# </span>
<span class="c">######OCR0B_5	= 5,	# </span>
<span class="c">######OCR0B_6	= 6,	# </span>
<span class="c">######OCR0B_7	= 7,	# </span>
<span class="c">######</span>
<span class="c">####### GTCCR - General Timer/Counter Control Register</span>
<span class="c">#######PSRSYNC	= 0	# Prescaler Reset Timer/Counter1 and Timer/Counter0</span>
<span class="c">######PSR10	= 0,	# For compatibility</span>
<span class="c">#######TSM	= 7	# Timer/Counter Synchronization Mode</span>
<span class="c">######</span>
<span class="c">######) ; defs.update(</span>
<span class="c">######</span>
<span class="c">####### ***** EXTERNAL_INTERRUPT ***********</span>
<span class="c">####### EICRA - External Interrupt Control Register</span>
<span class="c">######ISC00	= 0,	# External Interrupt Sense Control 0 Bit 0</span>
<span class="c">######ISC01	= 1,	# External Interrupt Sense Control 0 Bit 1</span>
<span class="c">######ISC10	= 2,	# External Interrupt Sense Control 1 Bit 0</span>
<span class="c">######ISC11	= 3,	# External Interrupt Sense Control 1 Bit 1</span>
<span class="c">######</span>
<span class="c">####### EIMSK - External Interrupt Mask Register</span>
<span class="c">######INT0	= 0,	# External Interrupt Request 0 Enable</span>
<span class="c">######INT1	= 1,	# External Interrupt Request 1 Enable</span>
<span class="c">######</span>
<span class="c">####### EIFR - External Interrupt Flag Register</span>
<span class="c">######INTF0	= 0,	# External Interrupt Flag 0</span>
<span class="c">######INTF1	= 1,	# External Interrupt Flag 1</span>
<span class="c">######</span>
<span class="c">####### PCICR - Pin Change Interrupt Control Register</span>
<span class="c">######PCIE0	= 0,	# Pin Change Interrupt Enable 0</span>
<span class="c">######PCIE1	= 1,	# Pin Change Interrupt Enable 1</span>
<span class="c">######PCIE2	= 2,	# Pin Change Interrupt Enable 2</span>
<span class="c">######</span>
<span class="c">####### PCMSK2 - Pin Change Mask Register 2</span>
<span class="c">######PCINT16	= 0,	# Pin Change Enable Mask 16</span>
<span class="c">######PCINT17	= 1,	# Pin Change Enable Mask 17</span>
<span class="c">######PCINT18	= 2,	# Pin Change Enable Mask 18</span>
<span class="c">######PCINT19	= 3,	# Pin Change Enable Mask 19</span>
<span class="c">######PCINT20	= 4,	# Pin Change Enable Mask 20</span>
<span class="c">######PCINT21	= 5,	# Pin Change Enable Mask 21</span>
<span class="c">######PCINT22	= 6,	# Pin Change Enable Mask 22</span>
<span class="c">######PCINT23	= 7,	# Pin Change Enable Mask 23</span>
<span class="c">######</span>
<span class="c">####### PCMSK1 - Pin Change Mask Register 1</span>
<span class="c">######PCINT8	= 0,	# Pin Change Enable Mask 8</span>
<span class="c">######PCINT9	= 1,	# Pin Change Enable Mask 9</span>
<span class="c">######PCINT10	= 2,	# Pin Change Enable Mask 10</span>
<span class="c">######PCINT11	= 3,	# Pin Change Enable Mask 11</span>
<span class="c">######PCINT12	= 4,	# Pin Change Enable Mask 12</span>
<span class="c">######PCINT13	= 5,	# Pin Change Enable Mask 13</span>
<span class="c">######PCINT14	= 6,	# Pin Change Enable Mask 14</span>
<span class="c">######</span>
<span class="c">####### PCMSK0 - Pin Change Mask Register 0</span>
<span class="c">######PCINT0	= 0,	# Pin Change Enable Mask 0</span>
<span class="c">######PCINT1	= 1,	# Pin Change Enable Mask 1</span>
<span class="c">######PCINT2	= 2,	# Pin Change Enable Mask 2</span>
<span class="c">######PCINT3	= 3,	# Pin Change Enable Mask 3</span>
<span class="c">######PCINT4	= 4,	# Pin Change Enable Mask 4</span>
<span class="c">######PCINT5	= 5,	# Pin Change Enable Mask 5</span>
<span class="c">######PCINT6	= 6,	# Pin Change Enable Mask 6</span>
<span class="c">######PCINT7	= 7,	# Pin Change Enable Mask 7</span>
<span class="c">######</span>
<span class="c">####### PCIFR - Pin Change Interrupt Flag Register</span>
<span class="c">######PCIF0	= 0,	# Pin Change Interrupt Flag 0</span>
<span class="c">######PCIF1	= 1,	# Pin Change Interrupt Flag 1</span>
<span class="c">######PCIF2	= 2,	# Pin Change Interrupt Flag 2</span>
<span class="c">######</span>
<span class="c">######) ; defs.update(</span>
<span class="c">######</span>
<span class="c">####### ***** SPI **************************</span>
<span class="c">####### SPDR - SPI Data Register</span>
<span class="c">######SPDR0	= 0,	# SPI Data Register bit 0</span>
<span class="c">######SPDR1	= 1,	# SPI Data Register bit 1</span>
<span class="c">######SPDR2	= 2,	# SPI Data Register bit 2</span>
<span class="c">######SPDR3	= 3,	# SPI Data Register bit 3</span>
<span class="c">######SPDR4	= 4,	# SPI Data Register bit 4</span>
<span class="c">######SPDR5	= 5,	# SPI Data Register bit 5</span>
<span class="c">######SPDR6	= 6,	# SPI Data Register bit 6</span>
<span class="c">######SPDR7	= 7,	# SPI Data Register bit 7</span>
<span class="c">######</span>
<span class="c">####### SPSR - SPI Status Register</span>
<span class="c">######SPI2X	= 0,	# Double SPI Speed Bit</span>
<span class="c">######WCOL	= 6,	# Write Collision Flag</span>
<span class="c">######SPIF	= 7,	# SPI Interrupt Flag</span>
<span class="c">######</span>
<span class="c">####### SPCR - SPI Control Register</span>
<span class="c">######SPR0	= 0,	# SPI Clock Rate Select 0</span>
<span class="c">######SPR1	= 1,	# SPI Clock Rate Select 1</span>
<span class="c">######CPHA	= 2,	# Clock Phase</span>
<span class="c">######CPOL	= 3,	# Clock polarity</span>
<span class="c">######MSTR	= 4,	# Master/Slave Select</span>
<span class="c">######DORD	= 5,	# Data Order</span>
<span class="c">######SPE	= 6,	# SPI Enable</span>
<span class="c">######SPIE	= 7,	# SPI Interrupt Enable</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** WATCHDOG *********************</span>
<span class="c">####### WDTCSR - Watchdog Timer Control Register</span>
<span class="c">######WDP0	= 0,	# Watch Dog Timer Prescaler bit 0</span>
<span class="c">######WDP1	= 1,	# Watch Dog Timer Prescaler bit 1</span>
<span class="c">######WDP2	= 2,	# Watch Dog Timer Prescaler bit 2</span>
<span class="c">######WDE	= 3,	# Watch Dog Enable</span>
<span class="c">######WDCE	= 4,	# Watchdog Change Enable</span>
<span class="c">######WDP3	= 5,	# Watchdog Timer Prescaler Bit 3</span>
<span class="c">######WDIE	= 6,	# Watchdog Timeout Interrupt Enable</span>
<span class="c">######WDIF	= 7,	# Watchdog Timeout Interrupt Flag</span>
<span class="c">######</span>
<span class="c">######) ; defs.update(</span>
<span class="c">######</span>
<span class="c">####### ***** CPU **************************</span>
<span class="c">####### SREG - Status Register</span>
<span class="c">######SREG_C	= 0,	# Carry Flag</span>
<span class="c">######SREG_Z	= 1,	# Zero Flag</span>
<span class="c">######SREG_N	= 2,	# Negative Flag</span>
<span class="c">######SREG_V	= 3,	# Two&#39;s Complement Overflow Flag</span>
<span class="c">######SREG_S	= 4,	# Sign Bit</span>
<span class="c">######SREG_H	= 5,	# Half Carry Flag</span>
<span class="c">######SREG_T	= 6,	# Bit Copy Storage</span>
<span class="c">######SREG_I	= 7,	# Global Interrupt Enable</span>
<span class="c">######</span>
<span class="c">####### OSCCAL - Oscillator Calibration Value</span>
<span class="c">######CAL0	= 0,	# Oscillator Calibration Value Bit0</span>
<span class="c">######CAL1	= 1,	# Oscillator Calibration Value Bit1</span>
<span class="c">######CAL2	= 2,	# Oscillator Calibration Value Bit2</span>
<span class="c">######CAL3	= 3,	# Oscillator Calibration Value Bit3</span>
<span class="c">######CAL4	= 4,	# Oscillator Calibration Value Bit4</span>
<span class="c">######CAL5	= 5,	# Oscillator Calibration Value Bit5</span>
<span class="c">######CAL6	= 6,	# Oscillator Calibration Value Bit6</span>
<span class="c">######CAL7	= 7,	# Oscillator Calibration Value Bit7</span>
<span class="c">######</span>
<span class="c">####### CLKPR - Clock Prescale Register</span>
<span class="c">######CLKPS0	= 0,	# Clock Prescaler Select Bit 0</span>
<span class="c">######CLKPS1	= 1,	# Clock Prescaler Select Bit 1</span>
<span class="c">######CLKPS2	= 2,	# Clock Prescaler Select Bit 2</span>
<span class="c">######CLKPS3	= 3,	# Clock Prescaler Select Bit 3</span>
<span class="c">######CLKPCE	= 7,	# Clock Prescaler Change Enable</span>
<span class="c">######</span>
<span class="c">####### SPMCSR - Store Program Memory Control and Status Register</span>
<span class="c">######SELFPRGEN	= 0,	# Self Programming Enable</span>
<span class="c">######PGERS	= 1,	# Page Erase</span>
<span class="c">######PGWRT	= 2,	# Page Write</span>
<span class="c">######BLBSET	= 3,	# Boot Lock Bit Set</span>
<span class="c">######RWWSRE	= 4,	# Read-While-Write section read enable</span>
<span class="c">######RWWSB	= 6,	# Read-While-Write Section Busy</span>
<span class="c">######SPMIE	= 7,	# SPM Interrupt Enable</span>
<span class="c">######</span>
<span class="c">####### MCUCR - MCU Control Register</span>
<span class="c">######IVCE	= 0,	# </span>
<span class="c">######IVSEL	= 1,	# </span>
<span class="c">######PUD	= 4,	# </span>
<span class="c">######BODSE	= 5,	# BOD Sleep Enable</span>
<span class="c">######BODS	= 6,	# BOD Sleep</span>
<span class="c">######</span>
<span class="c">####### MCUSR - MCU Status Register</span>
<span class="c">######PORF	= 0,	# Power-on reset flag</span>
<span class="c">######EXTRF	= 1,	# External Reset Flag</span>
<span class="c">######EXTREF	= 1,	# For compatibility</span>
<span class="c">######BORF	= 2,	# Brown-out Reset Flag</span>
<span class="c">######WDRF	= 3,	# Watchdog Reset Flag</span>
<span class="c">######</span>
<span class="c">####### SMCR - Sleep Mode Control Register</span>
<span class="c">######SE	= 0,	# Sleep Enable</span>
<span class="c">######SM0	= 1,	# Sleep Mode Select Bit 0</span>
<span class="c">######SM1	= 2,	# Sleep Mode Select Bit 1</span>
<span class="c">######SM2	= 3,	# Sleep Mode Select Bit 2</span>
<span class="c">######</span>
<span class="c">####### GPIOR2 - General Purpose I/O Register 2</span>
<span class="c">######GPIOR20	= 0,	# </span>
<span class="c">######GPIOR21	= 1,	# </span>
<span class="c">######GPIOR22	= 2,	# </span>
<span class="c">######GPIOR23	= 3,	# </span>
<span class="c">######GPIOR24	= 4,	# </span>
<span class="c">######GPIOR25	= 5,	# </span>
<span class="c">######GPIOR26	= 6,	# </span>
<span class="c">######GPIOR27	= 7,	# </span>
<span class="c">######</span>
<span class="c">####### GPIOR1 - General Purpose I/O Register 1</span>
<span class="c">######GPIOR10	= 0,	# </span>
<span class="c">######GPIOR11	= 1,	# </span>
<span class="c">######GPIOR12	= 2,	# </span>
<span class="c">######GPIOR13	= 3,	# </span>
<span class="c">######GPIOR14	= 4,	# </span>
<span class="c">######GPIOR15	= 5,	# </span>
<span class="c">######GPIOR16	= 6,	# </span>
<span class="c">######GPIOR17	= 7,	# </span>
<span class="c">######</span>
<span class="c">####### GPIOR0 - General Purpose I/O Register 0</span>
<span class="c">######GPIOR00	= 0,	# </span>
<span class="c">######GPIOR01	= 1,	# </span>
<span class="c">######GPIOR02	= 2,	# </span>
<span class="c">######GPIOR03	= 3,	# </span>
<span class="c">######GPIOR04	= 4,	# </span>
<span class="c">######GPIOR05	= 5,	# </span>
<span class="c">######GPIOR06	= 6,	# </span>
<span class="c">######GPIOR07	= 7,	# </span>
<span class="c">######</span>
<span class="c">####### PRR - Power Reduction Register</span>
<span class="c">######PRADC	= 0,	# Power Reduction ADC</span>
<span class="c">######PRUSART0	= 1,	# Power Reduction USART</span>
<span class="c">######PRSPI	= 2,	# Power Reduction Serial Peripheral Interface</span>
<span class="c">######PRTIM1	= 3,	# Power Reduction Timer/Counter1</span>
<span class="c">######PRTIM0	= 5,	# Power Reduction Timer/Counter0</span>
<span class="c">######PRTIM2	= 6,	# Power Reduction Timer/Counter2</span>
<span class="c">######PRTWI	= 7,	# Power Reduction TWI</span>
<span class="c">######</span>
<span class="c">######) ; defs.update(</span>
<span class="c">######</span>
<span class="c">####### ***** EEPROM ***********************</span>
<span class="c">####### EEARL - EEPROM Address Register Low Byte</span>
<span class="c">######EEAR0	= 0,	# EEPROM Read/Write Access Bit 0</span>
<span class="c">######EEAR1	= 1,	# EEPROM Read/Write Access Bit 1</span>
<span class="c">######EEAR2	= 2,	# EEPROM Read/Write Access Bit 2</span>
<span class="c">######EEAR3	= 3,	# EEPROM Read/Write Access Bit 3</span>
<span class="c">######EEAR4	= 4,	# EEPROM Read/Write Access Bit 4</span>
<span class="c">######EEAR5	= 5,	# EEPROM Read/Write Access Bit 5</span>
<span class="c">######EEAR6	= 6,	# EEPROM Read/Write Access Bit 6</span>
<span class="c">######EEAR7	= 7,	# EEPROM Read/Write Access Bit 7</span>
<span class="c">######</span>
<span class="c">####### EEARH - EEPROM Address Register High Byte</span>
<span class="c">######EEAR8	= 0,	# EEPROM Read/Write Access Bit 8</span>
<span class="c">######EEAR9	= 1,	# EEPROM Read/Write Access Bit 9</span>
<span class="c">######</span>
<span class="c">####### EEDR - EEPROM Data Register</span>
<span class="c">######EEDR0	= 0,	# EEPROM Data Register bit 0</span>
<span class="c">######EEDR1	= 1,	# EEPROM Data Register bit 1</span>
<span class="c">######EEDR2	= 2,	# EEPROM Data Register bit 2</span>
<span class="c">######EEDR3	= 3,	# EEPROM Data Register bit 3</span>
<span class="c">######EEDR4	= 4,	# EEPROM Data Register bit 4</span>
<span class="c">######EEDR5	= 5,	# EEPROM Data Register bit 5</span>
<span class="c">######EEDR6	= 6,	# EEPROM Data Register bit 6</span>
<span class="c">######EEDR7	= 7,	# EEPROM Data Register bit 7</span>
<span class="c">######</span>
<span class="c">####### EECR - EEPROM Control Register</span>
<span class="c">######EERE	= 0,	# EEPROM Read Enable</span>
<span class="c">######EEPE	= 1,	# EEPROM Write Enable</span>
<span class="c">######EEMPE	= 2,	# EEPROM Master Write Enable</span>
<span class="c">######EERIE	= 3,	# EEPROM Ready Interrupt Enable</span>
<span class="c">######EEPM0	= 4,	# EEPROM Programming Mode Bit 0</span>
<span class="c">######EEPM1	= 5,	# EEPROM Programming Mode Bit 1</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** LOCKSBITS ********************************************************</span>
<span class="c">######LB1	= 0,	# Lock bit</span>
<span class="c">######LB2	= 1,	# Lock bit</span>
<span class="c">######BLB01	= 2,	# Boot Lock bit</span>
<span class="c">######BLB02	= 3,	# Boot Lock bit</span>
<span class="c">######BLB11	= 4,	# Boot lock bit</span>
<span class="c">######BLB12	= 5,	# Boot lock bit</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** FUSES ************************************************************</span>
<span class="c">####### LOW fuse bits</span>
<span class="c">######CKSEL0	= 0,	# Select Clock Source</span>
<span class="c">######CKSEL1	= 1,	# Select Clock Source</span>
<span class="c">######CKSEL2	= 2,	# Select Clock Source</span>
<span class="c">######CKSEL3	= 3,	# Select Clock Source</span>
<span class="c">######SUT0	= 4,	# Select start-up time</span>
<span class="c">######SUT1	= 5,	# Select start-up time</span>
<span class="c">######CKOUT	= 6,	# Clock output</span>
<span class="c">######CKDIV8	= 7,	# Divide clock by 8</span>
<span class="c">######</span>
<span class="c">####### HIGH fuse bits</span>
<span class="c">######BOOTRST	= 0,	# Select reset vector</span>
<span class="c">######BOOTSZ0	= 1,	# Select boot size</span>
<span class="c">######BOOTSZ1	= 2,	# Select boot size</span>
<span class="c">######EESAVE	= 3,	# EEPROM memory is preserved through chip erase</span>
<span class="c">######WDTON	= 4,	# Watchdog Timer Always On</span>
<span class="c">######SPIEN	= 5,	# Enable Serial programming and Data Downloading</span>
<span class="c">######DWEN	= 6,	# debugWIRE Enable</span>
<span class="c">######RSTDISBL	= 7,	# External reset disable</span>
<span class="c">######</span>
<span class="c">####### EXTENDED fuse bits</span>
<span class="c">######BODLEVEL0	= 0,	# Brown-out Detector trigger level</span>
<span class="c">######BODLEVEL1	= 1,	# Brown-out Detector trigger level</span>
<span class="c">######BODLEVEL2	= 2,	# Brown-out Detector trigger level</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">######) ; defs.update(</span>
<span class="c">######</span>
<span class="c">####### ***** DATA MEMORY DECLARATIONS *****************************************</span>
<span class="c">######FLASHEND	= 0x3fff,	# Note: Word address</span>
<span class="c">######IOEND	= 0x00ff,</span>
<span class="c">######SRAM_START	= 0x0100,</span>
<span class="c">######SRAM_SIZE	= 2048,</span>
<span class="c">######RAMEND	= 0x08ff,</span>
<span class="c">######XRAMEND	= 0x0000,</span>
<span class="c">######E2END	= 0x03ff,</span>
<span class="c">######EEPROMEND	= 0x03ff,</span>
<span class="c">######EEADRBITS	= 10,</span>
<span class="c">#######pragma AVRPART MEMORY PROG_FLASH 32768</span>
<span class="c">#######pragma AVRPART MEMORY EEPROM 1024</span>
<span class="c">#######pragma AVRPART MEMORY INT_SRAM SIZE 2048</span>
<span class="c">#######pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** BOOTLOADER DECLARATIONS ******************************************</span>
<span class="c">######NRWW_START_ADDR	= 0x3800,</span>
<span class="c">######NRWW_STOP_ADDR	= 0x3fff,</span>
<span class="c">######RWW_START_ADDR	= 0x0,</span>
<span class="c">######RWW_STOP_ADDR	= 0x37ff,</span>
<span class="c">######PAGESIZE	= 64,</span>
<span class="c">######FIRSTBOOTSTART	= 0x3f00,</span>
<span class="c">######SECONDBOOTSTART	= 0x3e00,</span>
<span class="c">######THIRDBOOTSTART	= 0x3c00,</span>
<span class="c">######FOURTHBOOTSTART	= 0x3800,</span>
<span class="c">######SMALLBOOTSTART	= 0x3f00, # FIRSTBOOTSTART</span>
<span class="c">######LARGEBOOTSTART	= 0x3800, # FOURTHBOOTSTART</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** INTERRUPT VECTORS ************************************************</span>
<span class="c">######INT0addr	= 0x0002,	# External Interrupt Request 0</span>
<span class="c">######INT1addr	= 0x0004,	# External Interrupt Request 1</span>
<span class="c">######PCI0addr	= 0x0006,	# Pin Change Interrupt Request 0</span>
<span class="c">######PCI1addr	= 0x0008,	# Pin Change Interrupt Request 0</span>
<span class="c">######PCI2addr	= 0x000a,	# Pin Change Interrupt Request 1</span>
<span class="c">######WDTaddr 	= 0x000c,	# Watchdog Time-out Interrupt</span>
<span class="c">######OC2Aaddr	= 0x000e,	# Timer/Counter2 Compare Match A</span>
<span class="c">######OC2Baddr	= 0x0010,	# Timer/Counter2 Compare Match A</span>
<span class="c">######OVF2addr	= 0x0012,	# Timer/Counter2 Overflow</span>
<span class="c">######ICP1addr	= 0x0014,	# Timer/Counter1 Capture Event</span>
<span class="c">######OC1Aaddr	= 0x0016,	# Timer/Counter1 Compare Match A</span>
<span class="c">######OC1Baddr	= 0x0018,	# Timer/Counter1 Compare Match B</span>
<span class="c">######OVF1addr	= 0x001a,	# Timer/Counter1 Overflow</span>
<span class="c">######OC0Aaddr	= 0x001c,	# TimerCounter0 Compare Match A</span>
<span class="c">######OC0Baddr	= 0x001e,	# TimerCounter0 Compare Match B</span>
<span class="c">######OVF0addr	= 0x0020,	# Timer/Couner0 Overflow</span>
<span class="c">######SPIaddr 	= 0x0022,	# SPI Serial Transfer Complete</span>
<span class="c">######URXCaddr	= 0x0024,	# USART Rx Complete</span>
<span class="c">######UDREaddr	= 0x0026,	# USART, Data Register Empty</span>
<span class="c">######UTXCaddr	= 0x0028,	# USART Tx Complete</span>
<span class="c">######ADCCaddr	= 0x002a,	# ADC Conversion Complete</span>
<span class="c">######ERDYaddr	= 0x002c,	# EEPROM Ready</span>
<span class="c">######ACIaddr 	= 0x002e,	# Analog Comparator</span>
<span class="c">######TWIaddr 	= 0x0030,	# Two-wire Serial Interface</span>
<span class="c">######SPMRaddr	= 0x0032,	# Store Program Memory Read</span>
<span class="c">######</span>
<span class="c">######INT_VECTORS_SIZE	= 52,	# size in words</span>
<span class="c">######</span>
<span class="c">#######endif  /* _M328PDEF_INC_ */</span>
<span class="c">######</span>
<span class="c">####### ***** END OF FILE ******************************************************</span>
<span class="c">######</span>
<span class="c">########    SRAM_START=0x100,</span>
<span class="c">########    RAMEND=0x08ff,</span>
<span class="c">########</span>
<span class="c">########    SPL=0x3d,</span>
<span class="c">########    SPH=0x3e,</span>
<span class="c">########    YL=28,</span>
<span class="c">########    YH=29,</span>
<span class="c">########</span>
<span class="c">########    r8=8,</span>
<span class="c">########    r16=16,</span>
<span class="c">########    r17=17,</span>
<span class="c">########    r26=26,</span>
<span class="c">########    r27=27,</span>
<span class="c">########</span>
<span class="c">########    X=26,</span>
<span class="c">########    Y=28,</span>
<span class="c">########    Z=30,</span>
<span class="c">########</span>
<span class="c">########    TWBR=0xb8,</span>
<span class="c">########    TWSR=0xb9,</span>
<span class="c">########    UBRR0L=0xc4,</span>
<span class="c">########    UBRR0H=0xc5,</span>
<span class="c">########    UCSR0A=0xc0,</span>
<span class="c">########    UCSR0B=0xc1,</span>
<span class="c">########    UCSR0C=0xc2,</span>
<span class="c">########    TXEN0=3, # Transmitter Enable</span>
<span class="c">########    RXEN0=4, # Receiver Enable</span>
<span class="c">########</span>
<span class="c">########    RXC0=7, # USART Receive Complete</span>
<span class="c">########    UDR0=0xc6,</span>
<span class="c">########    UDRE0=5,</span>
<span class="c">######)</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### Register mnemonics.</span>
<span class="c">######defs.update((&#39;r%i&#39;% n, n) for n in range(32))</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">######defs = dict((k, int2addr(v)) for k, v in defs.items())</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">####### ***** CPU REGISTER DEFINITIONS *****************************************</span>
<span class="c">######defs.update(</span>
<span class="c">######  XH	= defs[&#39;r27&#39;],</span>
<span class="c">######  XL	= defs[&#39;r26&#39;],</span>
<span class="c">######  X	= defs[&#39;r26&#39;],</span>
<span class="c">######  YH	= defs[&#39;r29&#39;],</span>
<span class="c">######  YL	= defs[&#39;r28&#39;],</span>
<span class="c">######  Y	= defs[&#39;r28&#39;],</span>
<span class="c">######  ZH	= defs[&#39;r31&#39;],</span>
<span class="c">######  ZL	= defs[&#39;r30&#39;],</span>
<span class="c">######  Z	= defs[&#39;r30&#39;],</span>
<span class="c">######  )</span>
<span class="c">######</span>
<span class="c">######</span>
<span class="c">########</span>
<span class="c">########UCPHA0	= UCSZ00,	# For compatibility</span>
<span class="c">########UDORD0	= UCSZ01	# For compatibility</span>
<span class="c">########UMSEL0	= UMSEL00	# For compatibility</span>
<span class="c">########UMSEL1	= UMSEL01	# For compatibility</span>
<span class="c">########TWAMR0	= TWAM0	# For compatibility</span>
<span class="c">########TWAM1	= 2	# </span>
<span class="c">########TWAMR1	= TWAM1	# For compatibility</span>
<span class="c">########TWAM2	= 3	# </span>
<span class="c">########TWAMR2	= TWAM2	# For compatibility</span>
<span class="c">########TWAM3	= 4	# </span>
<span class="c">########TWAMR3	= TWAM3	# For compatibility</span>
<span class="c">########TWAM4	= 5	# </span>
<span class="c">########TWAMR4	= TWAM4	# For compatibility</span>
<span class="c">########TWAM5	= 6	# </span>
<span class="c">########TWAMR5	= TWAM5	# For compatibility</span>
<span class="c">########TWAM6	= 7	# </span>
<span class="c">########TWAMR6	= TWAM6	# For compatibility</span>
<span class="c">######</span>

<span class="k">if</span> <span class="n">__name__</span> <span class="o">==</span> <span class="s">&#39;__main__&#39;</span><span class="p">:</span>
  <span class="kn">import</span> <span class="nn">pprint</span>
  <span class="n">pprint</span><span class="o">.</span><span class="n">pprint</span><span class="p">(</span><span class="n">defs</span><span class="p">)</span>
</pre></div>

      </div>
      <div class="bottomnav">
      
        <p>
        <a class="uplink" href="../index.html">Contents</a>
        </p>

      </div>

    <div class="footer">
        &copy; Copyright 2012, Simon Forman.
      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
    </div>
  </body>
</html>