

================================================================
== Vitis HLS Report for 'clu'
================================================================
* Date:           Thu Dec 22 10:53:28 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_single_lin_process_1_fu_354  |single_lin_process_1  |       38|        ?|  0.380 us|         ?|   38|    ?|       no|
        |grp_recvFrame_logic_1_fu_420     |recvFrame_logic_1     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_335_1  |        ?|        ?|         ?|          -|          -|    12|        no|
        |- VITIS_LOOP_375_1  |       20|        ?|     2 ~ ?|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    246|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|    6911|  11680|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    381|    -|
|Register         |        -|    -|     718|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    7629|  12307|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       7|     23|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |EN_s_axi_U                       |EN_s_axi              |        0|   0|  1076|  1784|    0|
    |can_addr_m_axi_U                 |can_addr_m_axi        |        0|   0|   710|  1276|    0|
    |lin_addr_m_axi_U                 |lin_addr_m_axi        |        0|   0|   710|  1276|    0|
    |ps_ddr_m_axi_U                   |ps_ddr_m_axi          |        0|   0|   746|  1396|    0|
    |grp_recvFrame_logic_1_fu_420     |recvFrame_logic_1     |        0|   1|  1707|  3511|    0|
    |grp_single_lin_process_1_fu_354  |single_lin_process_1  |        0|   0|  1962|  2437|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        0|   1|  6911| 11680|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln302_fu_607_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln335_fu_553_p2               |         +|   0|  0|   6|           4|           1|
    |canaddr_mod_fu_592_p2             |         +|   0|  0|  32|          32|          32|
    |lin_nr_2_fu_489_p2                |         +|   0|  0|   6|           4|           1|
    |linbase_mod_fu_528_p2             |         +|   0|  0|  32|          32|          32|
    |and_ln299_fu_569_p2               |       and|   0|  0|  12|          12|          12|
    |and_ln320_fu_505_p2               |       and|   0|  0|  10|          10|          10|
    |ap_block_state14_on_subcall_done  |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_on_subcall_done   |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op192_call_state14   |       and|   0|  0|   1|           1|           1|
    |icmp_ln299_fu_574_p2              |      icmp|   0|  0|   5|          12|           1|
    |icmp_ln304_1_fu_687_p2            |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln304_2_fu_702_p2            |      icmp|   0|  0|  11|          31|           1|
    |icmp_ln304_fu_682_p2              |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln320_fu_510_p2              |      icmp|   0|  0|   5|          10|           1|
    |icmp_ln335_fu_547_p2              |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln375_fu_483_p2              |      icmp|   0|  0|   2|           4|           4|
    |ap_block_state15                  |        or|   0|  0|   1|           1|           1|
    |or_ln302_fu_597_p2                |        or|   0|  0|  20|          20|           8|
    |readIndex_2_fu_734_p3             |    select|   0|  0|   8|           1|           8|
    |readIndex_fu_708_p3               |    select|   0|  0|   6|           1|           6|
    |shl_ln299_fu_563_p2               |       shl|   0|  0|  26|           1|          12|
    |shl_ln320_fu_499_p2               |       shl|   0|  0|  21|           1|          10|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 246|         229|         181|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |can_addr_ARADDR    |  13|          3|   32|         96|
    |can_addr_ARLEN     |  13|          3|   32|         96|
    |can_addr_ARVALID   |  13|          3|    1|          3|
    |can_addr_AWVALID   |   9|          2|    1|          2|
    |can_addr_BREADY    |   9|          2|    1|          2|
    |can_addr_RREADY    |  13|          3|    1|          3|
    |can_addr_WVALID    |   9|          2|    1|          2|
    |can_addr_blk_n_AR  |   9|          2|    1|          2|
    |can_addr_blk_n_R   |   9|          2|    1|          2|
    |jj_fu_296          |   9|          2|    4|          8|
    |lin_addr_ARVALID   |   9|          2|    1|          2|
    |lin_addr_AWVALID   |   9|          2|    1|          2|
    |lin_addr_BREADY    |   9|          2|    1|          2|
    |lin_addr_RREADY    |   9|          2|    1|          2|
    |lin_addr_WVALID    |   9|          2|    1|          2|
    |lin_nr_fu_292      |   9|          2|    4|          8|
    |mode_nr            |  13|          3|    2|          6|
    |ps_ddr_ARADDR      |  13|          3|   32|         96|
    |ps_ddr_ARLEN       |  13|          3|   32|         96|
    |ps_ddr_ARVALID     |  13|          3|    1|          3|
    |ps_ddr_AWADDR      |  13|          3|   32|         96|
    |ps_ddr_AWLEN       |  13|          3|   32|         96|
    |ps_ddr_AWVALID     |  13|          3|    1|          3|
    |ps_ddr_BREADY      |  13|          3|    1|          3|
    |ps_ddr_RREADY      |  13|          3|    1|          3|
    |ps_ddr_WDATA       |  13|          3|    8|         24|
    |ps_ddr_WSTRB       |  13|          3|    1|          3|
    |ps_ddr_WVALID      |  13|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 381|         88|  229|        682|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln335_reg_827                             |   4|   0|    4|          0|
    |ap_CS_fsm                                     |  15|   0|   15|          0|
    |can_ddr_read_reg_758                          |  32|   0|   32|          0|
    |can_ptr_read_reg_768                          |  32|   0|   32|          0|
    |canaddr_mod_reg_836                           |  32|   0|   32|          0|
    |grp_recvFrame_logic_1_fu_420_ap_start_reg     |   1|   0|    1|          0|
    |grp_single_lin_process_1_fu_354_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln299_reg_832                            |   1|   0|    1|          0|
    |icmp_ln304_2_reg_882                          |   1|   0|    1|          0|
    |icmp_ln320_reg_812                            |   1|   0|    1|          0|
    |jj_fu_296                                     |   4|   0|    4|          0|
    |lin_0_received_1_data_reg                     |  32|   0|   32|          0|
    |lin_0_received_1_vld_reg                      |   1|   0|    1|          0|
    |lin_1_received_1_data_reg                     |  32|   0|   32|          0|
    |lin_1_received_1_vld_reg                      |   1|   0|    1|          0|
    |lin_2_received_1_data_reg                     |  32|   0|   32|          0|
    |lin_2_received_1_vld_reg                      |   1|   0|    1|          0|
    |lin_3_received_1_data_reg                     |  32|   0|   32|          0|
    |lin_3_received_1_vld_reg                      |   1|   0|    1|          0|
    |lin_4_received_1_data_reg                     |  32|   0|   32|          0|
    |lin_4_received_1_vld_reg                      |   1|   0|    1|          0|
    |lin_5_received_1_data_reg                     |  32|   0|   32|          0|
    |lin_5_received_1_vld_reg                      |   1|   0|    1|          0|
    |lin_6_received_1_data_reg                     |  32|   0|   32|          0|
    |lin_6_received_1_vld_reg                      |   1|   0|    1|          0|
    |lin_7_received_1_data_reg                     |  32|   0|   32|          0|
    |lin_7_received_1_vld_reg                      |   1|   0|    1|          0|
    |lin_8_received_1_data_reg                     |  32|   0|   32|          0|
    |lin_8_received_1_vld_reg                      |   1|   0|    1|          0|
    |lin_9_received_1_data_reg                     |  32|   0|   32|          0|
    |lin_9_received_1_vld_reg                      |   1|   0|    1|          0|
    |lin_ddr_read_reg_753                          |  32|   0|   32|          0|
    |lin_dropped_1_data_reg                        |  32|   0|   32|          0|
    |lin_dropped_1_vld_reg                         |   1|   0|    1|          0|
    |lin_nr_2_reg_807                              |   4|   0|    4|          0|
    |lin_nr_fu_292                                 |   4|   0|    4|          0|
    |lin_ptr_read_reg_763                          |  32|   0|   32|          0|
    |linbase_mod_reg_816                           |  32|   0|   32|          0|
    |mode_nr                                       |   2|   0|    2|          0|
    |readIndex_2_reg_886                           |   7|   0|    8|          1|
    |result_reg_852                                |  32|   0|   32|          0|
    |tmp_10_reg_867                                |   7|   0|    7|          0|
    |tmp_8_reg_877                                 |   7|   0|    7|          0|
    |tmp_9_reg_862                                 |   7|   0|    7|          0|
    |tmp_reg_872                                   |   7|   0|    7|          0|
    |trunc_ln302_reg_857                           |   6|   0|    6|          0|
    |trunc_ln335_reg_796                           |  12|   0|   12|          0|
    |trunc_ln375_reg_784                           |  10|   0|   10|          0|
    |trunc_ln_reg_841                              |  30|   0|   30|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 718|   0|  719|          1|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_EN_AWVALID          |   in|    1|       s_axi|            EN|       pointer|
|s_axi_EN_AWREADY          |  out|    1|       s_axi|            EN|       pointer|
|s_axi_EN_AWADDR           |   in|    8|       s_axi|            EN|       pointer|
|s_axi_EN_WVALID           |   in|    1|       s_axi|            EN|       pointer|
|s_axi_EN_WREADY           |  out|    1|       s_axi|            EN|       pointer|
|s_axi_EN_WDATA            |   in|   32|       s_axi|            EN|       pointer|
|s_axi_EN_WSTRB            |   in|    4|       s_axi|            EN|       pointer|
|s_axi_EN_ARVALID          |   in|    1|       s_axi|            EN|       pointer|
|s_axi_EN_ARREADY          |  out|    1|       s_axi|            EN|       pointer|
|s_axi_EN_ARADDR           |   in|    8|       s_axi|            EN|       pointer|
|s_axi_EN_RVALID           |  out|    1|       s_axi|            EN|       pointer|
|s_axi_EN_RREADY           |   in|    1|       s_axi|            EN|       pointer|
|s_axi_EN_RDATA            |  out|   32|       s_axi|            EN|       pointer|
|s_axi_EN_RRESP            |  out|    2|       s_axi|            EN|       pointer|
|s_axi_EN_BVALID           |  out|    1|       s_axi|            EN|       pointer|
|s_axi_EN_BREADY           |   in|    1|       s_axi|            EN|       pointer|
|s_axi_EN_BRESP            |  out|    2|       s_axi|            EN|       pointer|
|ap_clk                    |   in|    1|  ap_ctrl_hs|           clu|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_hs|           clu|  return value|
|interrupt                 |  out|    1|  ap_ctrl_hs|           clu|  return value|
|m_axi_can_addr_AWVALID    |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWREADY    |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWADDR     |  out|   32|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWID       |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWLEN      |  out|    8|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWSIZE     |  out|    3|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWBURST    |  out|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWLOCK     |  out|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWCACHE    |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWPROT     |  out|    3|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWQOS      |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWREGION   |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWUSER     |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WVALID     |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WREADY     |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WDATA      |  out|   32|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WSTRB      |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WLAST      |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WID        |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WUSER      |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARVALID    |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARREADY    |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARADDR     |  out|   32|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARID       |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARLEN      |  out|    8|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARSIZE     |  out|    3|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARBURST    |  out|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARLOCK     |  out|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARCACHE    |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARPROT     |  out|    3|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARQOS      |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARREGION   |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARUSER     |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RVALID     |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RREADY     |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RDATA      |   in|   32|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RLAST      |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RID        |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RUSER      |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RRESP      |   in|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_BVALID     |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_BREADY     |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_BRESP      |   in|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_BID        |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_BUSER      |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_uart_addr_AWVALID   |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWREADY   |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWADDR    |  out|   32|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWID      |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWLEN     |  out|    8|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWSIZE    |  out|    3|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWBURST   |  out|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWLOCK    |  out|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWCACHE   |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWPROT    |  out|    3|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWQOS     |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWREGION  |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWUSER    |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WVALID    |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WREADY    |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WDATA     |  out|   32|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WSTRB     |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WLAST     |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WID       |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WUSER     |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARVALID   |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARREADY   |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARADDR    |  out|   32|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARID      |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARLEN     |  out|    8|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARSIZE    |  out|    3|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARBURST   |  out|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARLOCK    |  out|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARCACHE   |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARPROT    |  out|    3|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARQOS     |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARREGION  |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARUSER    |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RVALID    |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RREADY    |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RDATA     |   in|   32|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RLAST     |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RID       |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RUSER     |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RRESP     |   in|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_BVALID    |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_BREADY    |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_BRESP     |   in|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_BID       |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_BUSER     |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_lin_addr_AWVALID    |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWREADY    |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWADDR     |  out|   32|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWID       |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWLEN      |  out|    8|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWSIZE     |  out|    3|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWBURST    |  out|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWLOCK     |  out|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWCACHE    |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWPROT     |  out|    3|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWQOS      |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWREGION   |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWUSER     |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WVALID     |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WREADY     |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WDATA      |  out|   32|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WSTRB      |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WLAST      |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WID        |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WUSER      |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARVALID    |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARREADY    |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARADDR     |  out|   32|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARID       |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARLEN      |  out|    8|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARSIZE     |  out|    3|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARBURST    |  out|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARLOCK     |  out|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARCACHE    |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARPROT     |  out|    3|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARQOS      |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARREGION   |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARUSER     |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RVALID     |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RREADY     |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RDATA      |   in|   32|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RLAST      |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RID        |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RUSER      |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RRESP      |   in|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_BVALID     |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_BREADY     |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_BRESP      |   in|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_BID        |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_BUSER      |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_ps_ddr_AWVALID      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY      |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR       |  out|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWID         |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN        |  out|    8|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE       |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST      |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK       |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE      |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT       |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS        |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION     |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY       |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA        |  out|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB        |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST        |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WID          |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER        |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY      |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR       |  out|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARID         |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN        |  out|    8|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE       |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST      |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK       |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE      |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT       |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS        |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION     |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID       |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA        |   in|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST        |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RID          |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER        |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP        |   in|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID       |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP        |   in|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BID          |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER        |   in|    1|       m_axi|        ps_ddr|       pointer|
|timestamp                 |   in|   64|     ap_none|     timestamp|        scalar|
+--------------------------+-----+-----+------------+--------------+--------------+

