{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737316206526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737316206526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 20:50:06 2025 " "Processing started: Sun Jan 19 20:50:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737316206526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316206526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316206526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737316206717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737316206718 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../light.vhd " "Can't analyze file -- file ../../light.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1737316210208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-logicfunction " "Found design unit 1: test-logicfunction" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316210409 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316210409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316210409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737316210427 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_RS test.vhd(15) " "VHDL Signal Declaration warning at test.vhd(15): used implicit default value for signal \"PCB_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210427 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_RW test.vhd(16) " "VHDL Signal Declaration warning at test.vhd(16): used implicit default value for signal \"PCB_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210427 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_E test.vhd(17) " "VHDL Signal Declaration warning at test.vhd(17): used implicit default value for signal \"PCB_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210427 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT0 test.vhd(21) " "VHDL Signal Declaration warning at test.vhd(21): used implicit default value for signal \"PCB_BT0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210427 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT1 test.vhd(22) " "VHDL Signal Declaration warning at test.vhd(22): used implicit default value for signal \"PCB_BT1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210427 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT2 test.vhd(23) " "VHDL Signal Declaration warning at test.vhd(23): used implicit default value for signal \"PCB_BT2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210427 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT3 test.vhd(24) " "VHDL Signal Declaration warning at test.vhd(24): used implicit default value for signal \"PCB_BT3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210427 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT4 test.vhd(25) " "VHDL Signal Declaration warning at test.vhd(25): used implicit default value for signal \"PCB_BT4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210427 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT5 test.vhd(26) " "VHDL Signal Declaration warning at test.vhd(26): used implicit default value for signal \"PCB_BT5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210427 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT6 test.vhd(27) " "VHDL Signal Declaration warning at test.vhd(27): used implicit default value for signal \"PCB_BT6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210428 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT7 test.vhd(28) " "VHDL Signal Declaration warning at test.vhd(28): used implicit default value for signal \"PCB_BT7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210428 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT8 test.vhd(29) " "VHDL Signal Declaration warning at test.vhd(29): used implicit default value for signal \"PCB_BT8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210428 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT9 test.vhd(30) " "VHDL Signal Declaration warning at test.vhd(30): used implicit default value for signal \"PCB_BT9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210428 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT_UP test.vhd(32) " "VHDL Signal Declaration warning at test.vhd(32): used implicit default value for signal \"PCB_BT_UP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210428 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT_DOWN test.vhd(33) " "VHDL Signal Declaration warning at test.vhd(33): used implicit default value for signal \"PCB_BT_DOWN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210428 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT_RIGHT test.vhd(34) " "VHDL Signal Declaration warning at test.vhd(34): used implicit default value for signal \"PCB_BT_RIGHT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210428 "|test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_BT_LEFT test.vhd(35) " "VHDL Signal Declaration warning at test.vhd(35): used implicit default value for signal \"PCB_BT_LEFT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316210428 "|test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED\[7..1\] test.vhd(14) " "Using initial value X (don't care) for net \"LED\[7..1\]\" at test.vhd(14)" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316210428 "|test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DB\[7..1\] test.vhd(19) " "Using initial value X (don't care) for net \"DB\[7..1\]\" at test.vhd(19)" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316210428 "|test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_RS GND " "Pin \"PCB_RS\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_RW GND " "Pin \"PCB_RW\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_E GND " "Pin \"PCB_E\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[1\] GND " "Pin \"DB\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[2\] GND " "Pin \"DB\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[3\] GND " "Pin \"DB\[3\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[4\] GND " "Pin \"DB\[4\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[5\] GND " "Pin \"DB\[5\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[6\] GND " "Pin \"DB\[6\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[7\] GND " "Pin \"DB\[7\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT0 GND " "Pin \"PCB_BT0\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT1 GND " "Pin \"PCB_BT1\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT1"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT2 GND " "Pin \"PCB_BT2\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT2"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT3 GND " "Pin \"PCB_BT3\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT3"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT4 GND " "Pin \"PCB_BT4\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT4"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT5 GND " "Pin \"PCB_BT5\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT5"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT6 GND " "Pin \"PCB_BT6\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT6"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT7 GND " "Pin \"PCB_BT7\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT7"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT8 GND " "Pin \"PCB_BT8\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT8"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT9 GND " "Pin \"PCB_BT9\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT9"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT_UP GND " "Pin \"PCB_BT_UP\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT_UP"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT_DOWN GND " "Pin \"PCB_BT_DOWN\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT_DOWN"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT_RIGHT GND " "Pin \"PCB_BT_RIGHT\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT_RIGHT"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_BT_LEFT GND " "Pin \"PCB_BT_LEFT\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316210598 "|test|PCB_BT_LEFT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737316210598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737316210663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737316210663 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737316210676 "|test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737316210676 "|test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "test.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737316210676 "|test|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737316210676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737316210676 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737316210676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737316210676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737316210683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 20:50:10 2025 " "Processing ended: Sun Jan 19 20:50:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737316210683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737316210683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737316210683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316210683 ""}
