<session jtag_chain="ByteBlasterMV [LPT1]" jtag_device="@2: EP1S30/_HARDCOPY_FPGA_PROTOTYPE (0x020040DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="3"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2005/04/19 14:57:24  #0">
      <clock name="sysclk" polarity="posedge"/>
      <config ram_type="AUTO" reserved_data_nodes="75" reserved_trigger_nodes="75" sample_depth="512" trigger_in_enable="yes" trigger_in_node="_as" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire connection_status="true" name="led_0" tap_mode="classic" type="output pin"/>
          <wire connection_status="true" name="led_1" tap_mode="classic" type="output pin"/>
          <wire connection_status="true" name="led_2" tap_mode="classic" type="output pin"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]" tap_mode="probeonly" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire connection_status="true" name="led_0" tap_mode="classic" type="output pin"/>
          <wire connection_status="true" name="led_1" tap_mode="classic" type="output pin"/>
          <wire connection_status="true" name="led_2" tap_mode="classic" type="output pin"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]" tap_mode="probeonly" type="register"/>
          <wire connection_status="true" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]" tap_mode="probeonly" type="register"/>
        </data_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="led_0"/>
          <net is_signal_inverted="no" name="led_1"/>
          <net is_signal_inverted="no" name="led_2"/>
          <bus is_signal_inverted="no" link="all" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="led_0"/>
          <net is_signal_inverted="no" name="led_1"/>
          <net is_signal_inverted="no" name="led_2"/>
          <bus is_signal_inverted="no" link="all" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]"/>
            <net is_signal_inverted="no" name="memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger global_temp="1" is_expanded="true" name="trigger: 2005/04/19 14:57:24  #1" position="pre" segment_size="1" trigger_in="low" trigger_out="active high" trigger_type="circular">
        <events>
          <level enabled="yes" type="basic">
            <op_node/>
          </level>
        </events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="3"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130560"/>
    </position_info>
  </instance>
  <mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <multi attribute="window position" size="7" value="775,549,398,124,356,50,92"/>
  </global_info>
</session>
