\t (00:00:01) allegro 17.4 S031 Windows SPB 64-bit Edition
\t (00:00:01)     Journal start - Thu Feb 29 12:49:24 2024
\t (00:00:01)         Host=DESKTOP-00H8CHI User=pc Pid=19140 CPUs=4
\t (00:00:01) CmdLine= c:\cadence\spb_17.4\tools\bin\allegro.exe -mpssession pc -proj C:\USERS\PC\DOCUMENTS\GITHUB\SANDEEP14002\TIDA-01606_POWERCARD\TIDA-01606_POWERCARD_GRID_TINV.opj C:\USERS\PC\DOCUMENTS\GITHUB\SANDEEP14002\TIDA-01606_POWERCARD\board\solutionstida01606_powercard_rev17.brd
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:06) Opening existing design...
\i (00:00:10) fillin yes 
\i (00:00:10) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "solutionstida01606_powercard_rev17"
\d (00:00:10) Design opened: C:/USERS/PC/DOCUMENTS/GITHUB/SANDEEP14002/TIDA-01606_POWERCARD/board/solutionstida01606_powercard_rev17.brd
\i (00:00:11) trapsize 49117
\i (00:00:11) trapsize 49118
\i (00:00:11) trapsize 50433
\i (00:00:11) trapsize 49118
\i (00:00:20) trapsize 41851
\i (00:00:20) trapsize 42664
\i (00:00:20) trapsize 43509
\i (00:00:20) trapsize 43509
\t (00:00:20) > Sending response DoneOpenBoard
\i (00:00:20) generaledit 
\i (00:00:23) zoom out 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom out 871.404 -22.801
\i (00:00:23) trapsize 87017
\i (00:00:23) zoom out 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom out -2084.860 -40.204
\i (00:00:23) trapsize 163399
\i (00:00:24) zoom in 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom in -291.378 -105.282
\i (00:00:24) trapsize 81699
\i (00:00:24) zoom in 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom in -5520.136 -105.282
\i (00:00:24) trapsize 40850
\i (00:00:24) zoom in 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom in -5520.136 -105.281
\i (00:00:24) trapsize 20425
\i (00:00:24) zoom in 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom in -5520.136 -105.281
\i (00:00:24) trapsize 10212
\i (00:00:24) zoom out 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom out -4940.071 -150.216
\i (00:00:24) trapsize 20425
\i (00:00:24) zoom out 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom out -4911.475 -146.130
\i (00:00:24) trapsize 40850
\i (00:00:25) zoom in 1 
\i (00:00:25) setwindow pcb
\i (00:00:25) zoom in 202.904 -56.261
\i (00:00:25) trapsize 20425
\i (00:00:25) zoom in 1 
\i (00:00:25) setwindow pcb
\i (00:00:25) zoom in 202.904 -56.261
\i (00:00:25) trapsize 10212
\i (00:00:25) zoom in 1 
\i (00:00:25) setwindow pcb
\i (00:00:25) zoom in 202.904 -56.261
\i (00:00:25) trapsize 5106
\i (00:00:26) zoom out 1 
\i (00:00:26) setwindow pcb
\i (00:00:26) zoom out -676.386 9.098
\i (00:00:26) trapsize 10212
\i (00:00:26) zoom out 1 
\i (00:00:26) setwindow pcb
\i (00:00:26) zoom out -676.385 9.099
\i (00:00:26) trapsize 20425
\i (00:00:27) zoom in 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom in -1436.189 29.524
\i (00:00:27) trapsize 10212
\i (00:00:27) zoom in 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom in -1528.101 39.737
\i (00:00:27) trapsize 5106
\i (00:00:31) zoom out 1 
\i (00:00:31) setwindow pcb
\i (00:00:31) zoom out -835.699 87.735
\i (00:00:31) trapsize 10212
\i (00:00:31) zoom out 1 
\i (00:00:31) setwindow pcb
\i (00:00:31) zoom out -835.698 87.736
\i (00:00:31) trapsize 20425
\i (00:00:31) zoom out 1 
\i (00:00:31) setwindow pcb
\i (00:00:31) zoom out -835.697 87.735
\i (00:00:31) trapsize 40850
\i (00:00:32) zoom in 1 
\i (00:00:32) setwindow pcb
\i (00:00:32) zoom in -1423.933 -10.303
\i (00:00:32) trapsize 20425
\i (00:00:32) zoom in 1 
\i (00:00:32) setwindow pcb
\i (00:00:32) zoom in -1423.933 -10.303
\i (00:00:32) trapsize 10212
\i (00:00:32) zoom in 1 
\i (00:00:32) setwindow pcb
\i (00:00:32) zoom in -1421.890 -8.261
\i (00:00:32) trapsize 5106
\i (00:00:34) zoom out 1 
\i (00:00:34) setwindow pcb
\i (00:00:34) zoom out -1857.960 83.651
\i (00:00:34) trapsize 10212
\i (00:00:35) zoom in 1 
\i (00:00:35) setwindow pcb
\i (00:00:35) zoom in -2121.440 95.907
\i (00:00:35) trapsize 5106
\i (00:00:38) zoom out 1 
\i (00:00:38) setwindow pcb
\i (00:00:38) zoom out -940.885 -26.642
\i (00:00:38) trapsize 10212
\i (00:00:38) zoom out 1 
\i (00:00:38) setwindow pcb
\i (00:00:38) zoom out -924.544 -34.812
\i (00:00:38) trapsize 20425
\i (00:00:39) zoom out 1 
\i (00:00:39) setwindow pcb
\i (00:00:39) zoom out -900.034 -51.152
\i (00:00:39) trapsize 40850
\i (00:00:39) zoom out 1 
\i (00:00:39) setwindow pcb
\i (00:00:39) zoom out 305.030 -51.152
\i (00:00:39) trapsize 81699
\i (00:00:40) zoom in 1 
\i (00:00:40) setwindow pcb
\i (00:00:40) zoom in 1179.213 586.102
\i (00:00:40) trapsize 40850
\i (00:00:40) zoom in 1 
\i (00:00:40) setwindow pcb
\i (00:00:40) zoom in 1179.213 586.102
\i (00:00:40) trapsize 20425
\i (00:00:40) zoom in 1 
\i (00:00:40) setwindow pcb
\i (00:00:40) zoom in 1179.213 586.102
\i (00:00:40) trapsize 10212
\i (00:00:40) zoom in 1 
\i (00:00:40) setwindow pcb
\i (00:00:40) zoom in 1207.808 575.890
\i (00:00:40) trapsize 5106
\i (00:00:41) zoom out 1 
\i (00:00:41) setwindow pcb
\i (00:00:41) zoom out 1191.468 479.893
\i (00:00:41) trapsize 10212
\i (00:00:41) zoom out 1 
\i (00:00:41) setwindow pcb
\i (00:00:41) zoom out 1103.642 430.874
\i (00:00:41) trapsize 20425
\i (00:00:41) zoom in 1 
\i (00:00:41) setwindow pcb
\i (00:00:41) zoom in 674.720 144.927
\i (00:00:41) trapsize 10212
\i (00:00:41) zoom in 1 
\i (00:00:41) setwindow pcb
\i (00:00:41) zoom in 674.720 142.885
\i (00:00:41) trapsize 5106
\i (00:00:41) zoom in 1 
\i (00:00:41) setwindow pcb
\i (00:00:41) zoom in 674.720 142.885
\i (00:00:41) trapsize 2553
\i (00:00:42) zoom out 1 
\i (00:00:42) setwindow pcb
\i (00:00:42) zoom out 675.742 127.056
\i (00:00:42) trapsize 5106
\i (00:00:42) zoom out 1 
\i (00:00:42) setwindow pcb
\i (00:00:42) zoom out 675.742 122.971
\i (00:00:42) trapsize 10212
\i (00:00:42) zoom in 1 
\i (00:00:42) setwindow pcb
\i (00:00:42) zoom in 624.680 37.187
\i (00:00:42) trapsize 5106
\i (00:01:13) xname_flush 
\i (00:01:15) xname_flush '!' 
\i (00:01:17) xname_flush '!' 
\i (00:01:20) xname_flush '!' 
\i (00:01:22) xname_flush '!' 
\i (00:01:25) xNet Vg_Sen_C 
\i (00:01:25) xname_flush 
\i (00:01:25) trapsize 11527
\i (00:01:27) xNet Vg_Sen_B 
\i (00:01:27) xname_flush 
\i (00:01:27) trapsize 11016
\i (00:01:30) xNet Vg_Sen_A 
\i (00:01:30) xname_flush 
\i (00:01:30) trapsize 11542
\i (00:02:12) xname_flush 
\i (00:02:13) xname_flush '!' 
\i (00:02:16) xname_flush 
\i (00:02:17) xname_flush '!' 
\i (00:02:21) xname_flush 
\i (00:02:25) xname_flush '!' 
\i (00:02:27) xname_flush 
\i (00:02:29) xname_flush '!' 
\i (00:02:32) xname_flush 
\i (00:02:34) xname_flush '!' 
\t (00:02:38) > DoActivateAllegro message received
\t (00:02:38) > Activating Allegro on existing open design...
\t (00:02:38) > Sending response DoneActivateAllegro
\t (00:02:38) > Allegro activated successfully
\i (00:02:57) design sync eco 
\t (00:02:57) > Requesting Capture to open design
\t (00:02:57) > Response received OpenDesign is done by remote tool
\t (00:02:57) Design opened successfully
\t (00:02:57) > Requesting Capture to generate logical netlist
\t (00:02:58) > Response received LogicalNetlistGeneration is done by remote tool
\t (00:02:58) Logical netlist generated successfully at c:\users\pc\documents\github\sandeep14002\tida-01606_powercard\allegro
\t (00:02:58) > Generating Physical Netlist
\t (00:02:58) Starting genfeedformat...
\t (00:02:58) > Generating Physical Netlist successful
\t (00:02:58) > Generating Differences
\t (00:02:58) > Generating Differences failed
\i (00:03:34) QtSignal DesignSyncDialog sch_comboBox EditingFinished "C:/USERS/PC/DOCUMENTS/GITHUB/SANDEEP14002/TIDA-01606_POWERCARD/TIDA-01606_POWERCARD_GRID_TINV.opj"
\i (00:03:36) drc update 
\i (00:03:36) QtSignal DesignSyncDialog DesignSyncDialog closed
\t (00:03:36) Performing DRC...
\t (00:03:36) Multithreaded DRC update (4 threads).
\t (00:03:36) DRC done; 35 errors detected.
\i (00:03:36) generaledit 
\i (00:03:37) status 
\i (00:03:37) generaledit 
\i (00:03:49) setwindow form.status
\i (00:03:49) FORM status done  
\i (00:03:52) setwindow pcb
\i (00:03:52) place manual 
\t (00:03:52) Selected item not valid for current operation, ignored: Net "Vg_Sen_C"
\t (00:03:52) Selected item not valid for current operation, ignored: Net "Vg_Sen_B"
\t (00:03:52) Selected item not valid for current operation, ignored: Net "Vg_Sen_A"
\t (00:03:52) No valid items selected for the current operation, exiting.
\i (00:03:52) generaledit 
\i (00:03:57) zoom out 1 
\i (00:03:57) setwindow pcb
\i (00:03:57) zoom out -634.241 115.246
\i (00:03:57) trapsize 23084
\i (00:03:57) zoom out 1 
\i (00:03:57) setwindow pcb
\i (00:03:57) zoom out -634.241 115.245
\i (00:03:57) trapsize 46167
\i (00:03:57) zoom in 1 
\i (00:03:57) setwindow pcb
\i (00:03:57) zoom in -625.009 115.246
\i (00:03:57) trapsize 23084
\i (00:03:59) place manual 
\t (00:03:59) Selected item not valid for current operation, ignored: Net "Vg_Sen_C"
\t (00:03:59) Selected item not valid for current operation, ignored: Net "Vg_Sen_B"
\t (00:03:59) Selected item not valid for current operation, ignored: Net "Vg_Sen_A"
\t (00:03:59) No valid items selected for the current operation, exiting.
\i (00:03:59) generaledit 
\i (00:04:01) zoom out 1 
\i (00:04:01) setwindow pcb
\i (00:04:01) zoom out 118.282 -909.663
\i (00:04:01) trapsize 46167
\i (00:04:01) zoom out 1 
\i (00:04:01) setwindow pcb
\i (00:04:01) zoom out 118.281 -909.663
\i (00:04:01) trapsize 92334
\i (00:04:01) zoom out 1 
\i (00:04:01) setwindow pcb
\i (00:04:01) zoom out 5030.193 -909.663
\i (00:04:01) trapsize 163399
\i (00:04:02) zoom in 1 
\i (00:04:02) setwindow pcb
\i (00:04:02) zoom in -879.613 -3503.975
\i (00:04:02) trapsize 81699
\i (00:04:02) zoom in 1 
\i (00:04:02) setwindow pcb
\i (00:04:02) zoom in -5814.253 -3503.974
\i (00:04:02) trapsize 40850
\i (00:04:03) prepopup -6255.429 -2335.673
\i (00:04:04) pick grid -6181.900 -154.300
\t (00:04:04) last pick:  -6182.000 -154.000
\i (00:04:05) setwindow form.mini
\i (00:04:05) FORM mini subcolor 1 
\i (00:04:05) setwindow pcb
\i (00:04:05) updateport CVPane
\i (00:04:06) setwindow form.mini
\i (00:04:06) FORM mini subcolor 0 
\i (00:04:06) setwindow pcb
\i (00:04:06) updateport CVPane
\i (00:04:06) setwindow form.mini
\i (00:04:06) FORM mini subcolor 1 
\i (00:04:06) setwindow pcb
\i (00:04:06) updateport CVPane
\i (00:04:12) place manual 
\i (00:04:12) setwindow form.plc_manual
\i (00:04:12) FORM plc_manual tree  'Components by refdes' 
\i (00:04:21) FORM plc_manual place_by_room YES 
\i (00:04:23) FORM plc_manual by_room I_source 
\i (00:04:27) FORM plc_manual by_room pic_pic 
\i (00:04:34) FORM plc_manual by_room smps 
\i (00:04:37) FORM plc_manual cancel  
\i (00:04:37) setwindow pcb
\i (00:04:37) generaledit 
\i (00:04:38) zoom out 1 
\i (00:04:38) setwindow pcb
\i (00:04:38) zoom out 386.728 -1535.019
\i (00:04:38) trapsize 81699
\i (00:04:40) zoom in 1 
\i (00:04:40) setwindow pcb
\i (00:04:40) zoom in -144.319 -3561.164
\i (00:04:40) trapsize 40850
\i (00:04:40) zoom in 1 
\i (00:04:40) setwindow pcb
\i (00:04:40) zoom in -144.318 -3585.673
\i (00:04:40) trapsize 20425
\i (00:04:41) zoom out 1 
\i (00:04:41) setwindow pcb
\i (00:04:41) zoom out 162.054 -3577.503
\i (00:04:41) trapsize 40850
\i (00:04:41) zoom out 1 
\i (00:04:41) setwindow pcb
\i (00:04:41) zoom out 251.924 -3552.992
\i (00:04:41) trapsize 81699
\i (00:04:44) zoom in 1 
\i (00:04:44) setwindow pcb
\i (00:04:44) zoom in -324.057 401.256
\i (00:04:44) trapsize 40850
\i (00:04:44) zoom in 1 
\i (00:04:44) setwindow pcb
\i (00:04:44) zoom in -324.057 401.256
\i (00:04:44) trapsize 20425
\i (00:04:44) zoom in 1 
\i (00:04:44) setwindow pcb
\i (00:04:44) zoom in -324.057 401.256
\i (00:04:44) trapsize 10212
\i (00:04:45) zoom out 1 
\i (00:04:45) setwindow pcb
\i (00:04:45) zoom out 270.306 309.345
\i (00:04:45) trapsize 20425
\i (00:04:45) zoom out 1 
\i (00:04:45) setwindow pcb
\i (00:04:45) zoom out 307.071 272.579
\i (00:04:45) trapsize 40850
\i (00:04:45) zoom out 1 
\i (00:04:45) setwindow pcb
\i (00:04:45) zoom out 380.599 199.051
\i (00:04:45) trapsize 81699
\i (00:04:45) zoom in 1 
\i (00:04:45) setwindow pcb
\i (00:04:45) zoom in 2502.742 215.390
\i (00:04:45) trapsize 40850
\i (00:04:45) zoom in 1 
\i (00:04:45) setwindow pcb
\i (00:04:45) zoom in 2502.742 215.391
\i (00:04:45) trapsize 20425
\i (00:04:46) zoom in 1 
\i (00:04:46) setwindow pcb
\i (00:04:46) zoom in 2498.657 211.306
\i (00:04:46) trapsize 10212
\i (00:04:46) zoom out 1 
\i (00:04:46) setwindow pcb
\i (00:04:46) zoom out 2917.367 135.734
\i (00:04:46) trapsize 20425
\i (00:04:47) zoom in 1 
\i (00:04:47) setwindow pcb
\i (00:04:47) zoom in 229.457 90.799
\i (00:04:47) trapsize 10212
\i (00:04:47) zoom in 1 
\i (00:04:47) setwindow pcb
\i (00:04:47) zoom in 241.712 90.800
\i (00:04:47) trapsize 5106
\i (00:04:47) zoom in 1 
\i (00:04:47) setwindow pcb
\i (00:04:47) zoom in 241.712 90.800
\i (00:04:47) trapsize 2553
\i (00:04:48) zoom out 1 
\i (00:04:48) setwindow pcb
\i (00:04:48) zoom out 247.329 91.821
\i (00:04:48) trapsize 5106
\i (00:04:50) setwindow form.mini
\i (00:04:50) FORM mini subcolor 0 
\i (00:04:50) setwindow pcb
\i (00:04:50) updateport CVPane
\i (00:05:16) setwindow form.mini
\i (00:05:16) FORM mini subcolor 1 
\i (00:05:16) setwindow pcb
\i (00:05:16) updateport CVPane
\i (00:05:18) zoom out 1 
\i (00:05:18) setwindow pcb
\i (00:05:18) zoom out 720.164 -85.875
\i (00:05:18) trapsize 10212
\i (00:05:18) zoom out 1 
\i (00:05:18) setwindow pcb
\i (00:05:18) zoom out 720.164 -85.874
\i (00:05:18) trapsize 20425
\i (00:05:18) zoom out 1 
\i (00:05:18) setwindow pcb
\i (00:05:18) zoom out 720.163 -85.874
\i (00:05:18) trapsize 40850
\i (00:05:19) zoom in 1 
\i (00:05:19) setwindow pcb
\i (00:05:19) zoom in 997.941 -1858.752
\i (00:05:19) trapsize 20425
\i (00:05:21) setwindow form.mini
\i (00:05:21) FORM mini class ETCH 
\i (00:05:22) FORM mini subcolor 0 
\i (00:05:22) setwindow pcb
\i (00:05:22) updateport CVPane
\i (00:05:23) zoom out 1 
\i (00:05:23) setwindow pcb
\i (00:05:23) zoom out 3007.747 -118.555
\i (00:05:23) trapsize 40850
\i (00:05:27) zoom in 1 
\i (00:05:27) setwindow pcb
\i (00:05:27) zoom in 1553.497 445.172
\i (00:05:27) trapsize 20425
\i (00:05:27) zoom in 1 
\i (00:05:27) setwindow pcb
\i (00:05:27) zoom in 1553.497 445.172
\i (00:05:27) trapsize 10212
\i (00:05:27) zoom in 1 
\i (00:05:27) setwindow pcb
\i (00:05:27) zoom in 1065.344 -42.981
\i (00:05:27) trapsize 5106
\i (00:05:39) zoom out 1 
\i (00:05:39) setwindow pcb
\i (00:05:39) zoom out 501.618 16.251
\i (00:05:39) trapsize 10212
\i (00:05:39) zoom out 1 
\i (00:05:39) setwindow pcb
\i (00:05:39) zoom out 501.617 20.336
\i (00:05:39) trapsize 20425
\i (00:05:40) zoom in 1 
\i (00:05:40) setwindow pcb
\i (00:05:40) zoom in 428.087 24.421
\i (00:05:40) trapsize 10212
\i (00:05:40) zoom in 1 
\i (00:05:40) setwindow pcb
\i (00:05:40) zoom in 428.087 24.421
\i (00:05:40) trapsize 5106
\i (00:05:41) zoom out 1 
\i (00:05:41) setwindow pcb
\i (00:05:41) zoom out 171.756 -9.279
\i (00:05:41) trapsize 10212
\i (00:05:41) zoom out 1 
\i (00:05:41) setwindow pcb
\i (00:05:41) zoom out 171.754 -9.280
\i (00:05:41) trapsize 20425
\i (00:05:42) zoom in 1 
\i (00:05:42) setwindow pcb
\i (00:05:42) zoom in 41.035 23.400
\i (00:05:42) trapsize 10212
\i (00:05:42) zoom in 1 
\i (00:05:42) setwindow pcb
\i (00:05:42) zoom in 41.036 23.400
\i (00:05:42) trapsize 5106
\i (00:05:54) xname_flush 
\i (00:05:56) xname_flush '!' 
\i (00:06:01) xname_flush 
\i (00:06:03) xname_flush '!' 
\i (00:06:05) xname_flush 
\i (00:06:06) xname_flush '!' 
\i (00:06:15) zoom out 1 
\i (00:06:15) setwindow pcb
\i (00:06:15) zoom out 1066.363 27.485
\i (00:06:15) trapsize 10212
\i (00:06:15) zoom out 1 
\i (00:06:15) setwindow pcb
\i (00:06:15) zoom out 1066.363 27.486
\i (00:06:15) trapsize 20425
\i (00:06:18) design sync eco 
\t (00:06:18) > Requesting Capture to open design
\t (00:06:18) > Response received OpenDesign is done by remote tool
\t (00:06:18) Design opened successfully
\t (00:06:18) > Requesting Capture to generate logical netlist
\t (00:06:19) > Response received LogicalNetlistGeneration is done by remote tool
\t (00:06:19) Logical netlist generated successfully at c:\users\pc\documents\github\sandeep14002\tida-01606_powercard\allegro
\t (00:06:19) > Generating Physical Netlist
\t (00:06:19) Starting genfeedformat...
\t (00:06:19) > Generating Physical Netlist successful
\t (00:06:19) > Generating Differences
\t (00:06:19) > Generating Differences failed
\i (00:08:55) QtSignal DesignSyncDialog sch_comboBox EditingFinished "C:/USERS/PC/DOCUMENTS/GITHUB/SANDEEP14002/TIDA-01606_POWERCARD/TIDA-01606_POWERCARD_GRID_TINV.opj"
\i (00:12:12) QtSignal DesignSyncDialog cancel_button clicked
\i (00:12:12) generaledit 
\i (00:12:17) exit 
\e (00:12:17) Do you want to save the changes you made to solutionstida01606_powercard_rev17.brd?
\i (00:12:18) fillin yes 
\e (00:12:18) File "solutionstida01606_powercard_rev17.brd" is being edited by user "sande" on date "Thu Feb 29 12:27:57 2024" on system "SHIMMER".  Save design to another name or contact user to remove their lock.
\i (00:12:19) fillin confirm
\i (00:12:19) generaledit 
\i (00:12:27) exit 
\e (00:12:27) Do you want to save the changes you made to solutionstida01606_powercard_rev17.brd?
\i (00:12:28) fillin yes 
\e (00:12:28) File "solutionstida01606_powercard_rev17.brd" is being edited by user "sande" on date "Thu Feb 29 12:27:57 2024" on system "SHIMMER".  Save design to another name or contact user to remove their lock.
\i (00:12:36) fillin confirm
\i (00:12:36) generaledit 
\i (00:12:38) save_as 
\i (00:12:46) fillin "solutionstida01606_powercard_29FEB.brd"
\t (00:12:47) > Sending response DoneOpenBoard
\i (00:12:47) generaledit 
\i (00:12:49) exit 
\t (00:12:50)     Journal end - Thu Feb 29 13:02:12 2024
