ARM GAS  /tmp/ccCLi4Sc.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"fsmc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_FSMC_MspInit,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_FSMC_MspInit:
  24              	.LFB66:
  25              		.file 1 "Core/Src/fsmc.c"
   1:Core/Src/fsmc.c **** /**
   2:Core/Src/fsmc.c ****   ******************************************************************************
   3:Core/Src/fsmc.c ****   * File Name          : FSMC.c
   4:Core/Src/fsmc.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/fsmc.c ****   *                      of the FSMC peripheral.
   6:Core/Src/fsmc.c ****   ******************************************************************************
   7:Core/Src/fsmc.c ****   * @attention
   8:Core/Src/fsmc.c ****   *
   9:Core/Src/fsmc.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/fsmc.c ****   * All rights reserved.</center></h2>
  11:Core/Src/fsmc.c ****   *
  12:Core/Src/fsmc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/fsmc.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/fsmc.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/fsmc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/fsmc.c ****   *
  17:Core/Src/fsmc.c ****   ******************************************************************************
  18:Core/Src/fsmc.c ****   */
  19:Core/Src/fsmc.c **** 
  20:Core/Src/fsmc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fsmc.c **** #include "fsmc.h"
  22:Core/Src/fsmc.c **** 
  23:Core/Src/fsmc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fsmc.c **** 
  25:Core/Src/fsmc.c **** /* USER CODE END 0 */
  26:Core/Src/fsmc.c **** 
  27:Core/Src/fsmc.c **** SRAM_HandleTypeDef hsram1;
  28:Core/Src/fsmc.c **** 
  29:Core/Src/fsmc.c **** /* FSMC initialization function */
  30:Core/Src/fsmc.c **** void MX_FSMC_Init(void)
  31:Core/Src/fsmc.c **** {
  32:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 0 */
  33:Core/Src/fsmc.c **** 
ARM GAS  /tmp/ccCLi4Sc.s 			page 2


  34:Core/Src/fsmc.c ****   /* USER CODE END FSMC_Init 0 */
  35:Core/Src/fsmc.c **** 
  36:Core/Src/fsmc.c ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
  37:Core/Src/fsmc.c ****   FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
  38:Core/Src/fsmc.c **** 
  39:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 1 */
  40:Core/Src/fsmc.c **** 
  41:Core/Src/fsmc.c ****   /* USER CODE END FSMC_Init 1 */
  42:Core/Src/fsmc.c **** 
  43:Core/Src/fsmc.c ****   /** Perform the SRAM1 memory initialization sequence
  44:Core/Src/fsmc.c ****   */
  45:Core/Src/fsmc.c ****   hsram1.Instance = FSMC_NORSRAM_DEVICE;
  46:Core/Src/fsmc.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
  47:Core/Src/fsmc.c ****   /* hsram1.Init */
  48:Core/Src/fsmc.c ****   hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
  49:Core/Src/fsmc.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
  50:Core/Src/fsmc.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
  51:Core/Src/fsmc.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
  52:Core/Src/fsmc.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
  53:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
  54:Core/Src/fsmc.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
  55:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
  56:Core/Src/fsmc.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
  57:Core/Src/fsmc.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
  58:Core/Src/fsmc.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
  59:Core/Src/fsmc.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
  60:Core/Src/fsmc.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
  61:Core/Src/fsmc.c ****   /* Timing */
  62:Core/Src/fsmc.c ****   Timing.AddressSetupTime = 1;
  63:Core/Src/fsmc.c ****   Timing.AddressHoldTime = 15;
  64:Core/Src/fsmc.c ****   Timing.DataSetupTime = 2;
  65:Core/Src/fsmc.c ****   Timing.BusTurnAroundDuration = 15;
  66:Core/Src/fsmc.c ****   Timing.CLKDivision = 16;
  67:Core/Src/fsmc.c ****   Timing.DataLatency = 17;
  68:Core/Src/fsmc.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
  69:Core/Src/fsmc.c ****   /* ExtTiming */
  70:Core/Src/fsmc.c ****   ExtTiming.AddressSetupTime = 0;
  71:Core/Src/fsmc.c ****   ExtTiming.AddressHoldTime = 15;
  72:Core/Src/fsmc.c ****   ExtTiming.DataSetupTime = 2;
  73:Core/Src/fsmc.c ****   ExtTiming.BusTurnAroundDuration = 15;
  74:Core/Src/fsmc.c ****   ExtTiming.CLKDivision = 16;
  75:Core/Src/fsmc.c ****   ExtTiming.DataLatency = 17;
  76:Core/Src/fsmc.c ****   ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
  77:Core/Src/fsmc.c **** 
  78:Core/Src/fsmc.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
  79:Core/Src/fsmc.c ****   {
  80:Core/Src/fsmc.c ****     Error_Handler( );
  81:Core/Src/fsmc.c ****   }
  82:Core/Src/fsmc.c **** 
  83:Core/Src/fsmc.c ****   /** Disconnect NADV
  84:Core/Src/fsmc.c ****   */
  85:Core/Src/fsmc.c **** 
  86:Core/Src/fsmc.c ****   __HAL_AFIO_FSMCNADV_DISCONNECTED();
  87:Core/Src/fsmc.c **** 
  88:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 2 */
  89:Core/Src/fsmc.c **** 
  90:Core/Src/fsmc.c ****   /* USER CODE END FSMC_Init 2 */
ARM GAS  /tmp/ccCLi4Sc.s 			page 3


  91:Core/Src/fsmc.c **** }
  92:Core/Src/fsmc.c **** 
  93:Core/Src/fsmc.c **** static uint32_t FSMC_Initialized = 0;
  94:Core/Src/fsmc.c **** 
  95:Core/Src/fsmc.c **** static void HAL_FSMC_MspInit(void){
  26              		.loc 1 95 35 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
  96:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspInit 0 */
  97:Core/Src/fsmc.c **** 
  98:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspInit 0 */
  99:Core/Src/fsmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 99 3 view .LVU1
  40              		.loc 1 99 20 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0293     		str	r3, [sp, #8]
  43 0008 0393     		str	r3, [sp, #12]
  44 000a 0493     		str	r3, [sp, #16]
  45 000c 0593     		str	r3, [sp, #20]
 100:Core/Src/fsmc.c ****   if (FSMC_Initialized) {
  46              		.loc 1 100 3 is_stmt 1 view .LVU3
  47              		.loc 1 100 7 is_stmt 0 view .LVU4
  48 000e 184B     		ldr	r3, .L6
  49 0010 1B68     		ldr	r3, [r3]
  50              		.loc 1 100 6 view .LVU5
  51 0012 0BB1     		cbz	r3, .L5
  52              	.L1:
 101:Core/Src/fsmc.c ****     return;
 102:Core/Src/fsmc.c ****   }
 103:Core/Src/fsmc.c ****   FSMC_Initialized = 1;
 104:Core/Src/fsmc.c **** 
 105:Core/Src/fsmc.c ****   /* Peripheral clock enable */
 106:Core/Src/fsmc.c ****   __HAL_RCC_FSMC_CLK_ENABLE();
 107:Core/Src/fsmc.c **** 
 108:Core/Src/fsmc.c ****   /** FSMC GPIO Configuration
 109:Core/Src/fsmc.c ****   PG0   ------> FSMC_A10
 110:Core/Src/fsmc.c ****   PE7   ------> FSMC_D4
 111:Core/Src/fsmc.c ****   PE8   ------> FSMC_D5
 112:Core/Src/fsmc.c ****   PE9   ------> FSMC_D6
 113:Core/Src/fsmc.c ****   PE10   ------> FSMC_D7
 114:Core/Src/fsmc.c ****   PE11   ------> FSMC_D8
 115:Core/Src/fsmc.c ****   PE12   ------> FSMC_D9
 116:Core/Src/fsmc.c ****   PE13   ------> FSMC_D10
 117:Core/Src/fsmc.c ****   PE14   ------> FSMC_D11
 118:Core/Src/fsmc.c ****   PE15   ------> FSMC_D12
 119:Core/Src/fsmc.c ****   PD8   ------> FSMC_D13
 120:Core/Src/fsmc.c ****   PD9   ------> FSMC_D14
ARM GAS  /tmp/ccCLi4Sc.s 			page 4


 121:Core/Src/fsmc.c ****   PD10   ------> FSMC_D15
 122:Core/Src/fsmc.c ****   PD14   ------> FSMC_D0
 123:Core/Src/fsmc.c ****   PD15   ------> FSMC_D1
 124:Core/Src/fsmc.c ****   PD0   ------> FSMC_D2
 125:Core/Src/fsmc.c ****   PD1   ------> FSMC_D3
 126:Core/Src/fsmc.c ****   PD4   ------> FSMC_NOE
 127:Core/Src/fsmc.c ****   PD5   ------> FSMC_NWE
 128:Core/Src/fsmc.c ****   PG12   ------> FSMC_NE4
 129:Core/Src/fsmc.c ****   */
 130:Core/Src/fsmc.c ****   /* GPIO_InitStruct */
 131:Core/Src/fsmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 132:Core/Src/fsmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 133:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 134:Core/Src/fsmc.c **** 
 135:Core/Src/fsmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 136:Core/Src/fsmc.c **** 
 137:Core/Src/fsmc.c ****   /* GPIO_InitStruct */
 138:Core/Src/fsmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 139:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 140:Core/Src/fsmc.c ****                           |GPIO_PIN_15;
 141:Core/Src/fsmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 142:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 143:Core/Src/fsmc.c **** 
 144:Core/Src/fsmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 145:Core/Src/fsmc.c **** 
 146:Core/Src/fsmc.c ****   /* GPIO_InitStruct */
 147:Core/Src/fsmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 148:Core/Src/fsmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 149:Core/Src/fsmc.c ****                           |GPIO_PIN_5;
 150:Core/Src/fsmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 151:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 152:Core/Src/fsmc.c **** 
 153:Core/Src/fsmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 154:Core/Src/fsmc.c **** 
 155:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspInit 1 */
 156:Core/Src/fsmc.c **** 
 157:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspInit 1 */
 158:Core/Src/fsmc.c **** }
  53              		.loc 1 158 1 view .LVU6
  54 0014 07B0     		add	sp, sp, #28
  55              	.LCFI2:
  56              		.cfi_remember_state
  57              		.cfi_def_cfa_offset 12
  58              		@ sp needed
  59 0016 30BD     		pop	{r4, r5, pc}
  60              	.L5:
  61              	.LCFI3:
  62              		.cfi_restore_state
 103:Core/Src/fsmc.c **** 
  63              		.loc 1 103 3 is_stmt 1 view .LVU7
 103:Core/Src/fsmc.c **** 
  64              		.loc 1 103 20 is_stmt 0 view .LVU8
  65 0018 154B     		ldr	r3, .L6
  66 001a 0122     		movs	r2, #1
  67 001c 1A60     		str	r2, [r3]
 106:Core/Src/fsmc.c **** 
  68              		.loc 1 106 3 is_stmt 1 view .LVU9
ARM GAS  /tmp/ccCLi4Sc.s 			page 5


  69              	.LBB2:
 106:Core/Src/fsmc.c **** 
  70              		.loc 1 106 3 view .LVU10
 106:Core/Src/fsmc.c **** 
  71              		.loc 1 106 3 view .LVU11
  72 001e 154B     		ldr	r3, .L6+4
  73 0020 5A69     		ldr	r2, [r3, #20]
  74 0022 42F48072 		orr	r2, r2, #256
  75 0026 5A61     		str	r2, [r3, #20]
 106:Core/Src/fsmc.c **** 
  76              		.loc 1 106 3 view .LVU12
  77 0028 5B69     		ldr	r3, [r3, #20]
  78 002a 03F48073 		and	r3, r3, #256
  79 002e 0193     		str	r3, [sp, #4]
 106:Core/Src/fsmc.c **** 
  80              		.loc 1 106 3 view .LVU13
  81 0030 019B     		ldr	r3, [sp, #4]
  82              	.LBE2:
 106:Core/Src/fsmc.c **** 
  83              		.loc 1 106 3 view .LVU14
 131:Core/Src/fsmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  84              		.loc 1 131 3 view .LVU15
 131:Core/Src/fsmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  85              		.loc 1 131 23 is_stmt 0 view .LVU16
  86 0032 41F20103 		movw	r3, #4097
  87 0036 0293     		str	r3, [sp, #8]
 132:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  88              		.loc 1 132 3 is_stmt 1 view .LVU17
 132:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  89              		.loc 1 132 24 is_stmt 0 view .LVU18
  90 0038 0225     		movs	r5, #2
  91 003a 0395     		str	r5, [sp, #12]
 133:Core/Src/fsmc.c **** 
  92              		.loc 1 133 3 is_stmt 1 view .LVU19
 133:Core/Src/fsmc.c **** 
  93              		.loc 1 133 25 is_stmt 0 view .LVU20
  94 003c 0324     		movs	r4, #3
  95 003e 0594     		str	r4, [sp, #20]
 135:Core/Src/fsmc.c **** 
  96              		.loc 1 135 3 is_stmt 1 view .LVU21
  97 0040 02A9     		add	r1, sp, #8
  98 0042 0D48     		ldr	r0, .L6+8
  99 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 100              	.LVL0:
 138:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 101              		.loc 1 138 3 view .LVU22
 138:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 102              		.loc 1 138 23 is_stmt 0 view .LVU23
 103 0048 4FF68073 		movw	r3, #65408
 104 004c 0293     		str	r3, [sp, #8]
 141:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105              		.loc 1 141 3 is_stmt 1 view .LVU24
 141:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106              		.loc 1 141 24 is_stmt 0 view .LVU25
 107 004e 0395     		str	r5, [sp, #12]
 142:Core/Src/fsmc.c **** 
 108              		.loc 1 142 3 is_stmt 1 view .LVU26
ARM GAS  /tmp/ccCLi4Sc.s 			page 6


 142:Core/Src/fsmc.c **** 
 109              		.loc 1 142 25 is_stmt 0 view .LVU27
 110 0050 0594     		str	r4, [sp, #20]
 144:Core/Src/fsmc.c **** 
 111              		.loc 1 144 3 is_stmt 1 view .LVU28
 112 0052 02A9     		add	r1, sp, #8
 113 0054 0948     		ldr	r0, .L6+12
 114 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 115              	.LVL1:
 147:Core/Src/fsmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 116              		.loc 1 147 3 view .LVU29
 147:Core/Src/fsmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 117              		.loc 1 147 23 is_stmt 0 view .LVU30
 118 005a 4CF23373 		movw	r3, #50995
 119 005e 0293     		str	r3, [sp, #8]
 150:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 120              		.loc 1 150 3 is_stmt 1 view .LVU31
 150:Core/Src/fsmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 121              		.loc 1 150 24 is_stmt 0 view .LVU32
 122 0060 0395     		str	r5, [sp, #12]
 151:Core/Src/fsmc.c **** 
 123              		.loc 1 151 3 is_stmt 1 view .LVU33
 151:Core/Src/fsmc.c **** 
 124              		.loc 1 151 25 is_stmt 0 view .LVU34
 125 0062 0594     		str	r4, [sp, #20]
 153:Core/Src/fsmc.c **** 
 126              		.loc 1 153 3 is_stmt 1 view .LVU35
 127 0064 02A9     		add	r1, sp, #8
 128 0066 0648     		ldr	r0, .L6+16
 129 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 130              	.LVL2:
 131 006c D2E7     		b	.L1
 132              	.L7:
 133 006e 00BF     		.align	2
 134              	.L6:
 135 0070 00000000 		.word	.LANCHOR0
 136 0074 00100240 		.word	1073876992
 137 0078 00200140 		.word	1073815552
 138 007c 00180140 		.word	1073813504
 139 0080 00140140 		.word	1073812480
 140              		.cfi_endproc
 141              	.LFE66:
 143              		.section	.text.HAL_FSMC_MspDeInit,"ax",%progbits
 144              		.align	1
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu softvfp
 150              	HAL_FSMC_MspDeInit:
 151              	.LFB68:
 159:Core/Src/fsmc.c **** 
 160:Core/Src/fsmc.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 161:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 162:Core/Src/fsmc.c **** 
 163:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspInit 0 */
 164:Core/Src/fsmc.c ****   HAL_FSMC_MspInit();
 165:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
ARM GAS  /tmp/ccCLi4Sc.s 			page 7


 166:Core/Src/fsmc.c **** 
 167:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspInit 1 */
 168:Core/Src/fsmc.c **** }
 169:Core/Src/fsmc.c **** 
 170:Core/Src/fsmc.c **** static uint32_t FSMC_DeInitialized = 0;
 171:Core/Src/fsmc.c **** 
 172:Core/Src/fsmc.c **** static void HAL_FSMC_MspDeInit(void){
 152              		.loc 1 172 37 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156 0000 08B5     		push	{r3, lr}
 157              	.LCFI4:
 158              		.cfi_def_cfa_offset 8
 159              		.cfi_offset 3, -8
 160              		.cfi_offset 14, -4
 173:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspDeInit 0 */
 174:Core/Src/fsmc.c **** 
 175:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspDeInit 0 */
 176:Core/Src/fsmc.c ****   if (FSMC_DeInitialized) {
 161              		.loc 1 176 3 view .LVU37
 162              		.loc 1 176 7 is_stmt 0 view .LVU38
 163 0002 0E4B     		ldr	r3, .L12
 164 0004 1B68     		ldr	r3, [r3]
 165              		.loc 1 176 6 view .LVU39
 166 0006 03B1     		cbz	r3, .L11
 167              	.L8:
 177:Core/Src/fsmc.c ****     return;
 178:Core/Src/fsmc.c ****   }
 179:Core/Src/fsmc.c ****   FSMC_DeInitialized = 1;
 180:Core/Src/fsmc.c ****   /* Peripheral clock enable */
 181:Core/Src/fsmc.c ****   __HAL_RCC_FSMC_CLK_DISABLE();
 182:Core/Src/fsmc.c **** 
 183:Core/Src/fsmc.c ****   /** FSMC GPIO Configuration
 184:Core/Src/fsmc.c ****   PG0   ------> FSMC_A10
 185:Core/Src/fsmc.c ****   PE7   ------> FSMC_D4
 186:Core/Src/fsmc.c ****   PE8   ------> FSMC_D5
 187:Core/Src/fsmc.c ****   PE9   ------> FSMC_D6
 188:Core/Src/fsmc.c ****   PE10   ------> FSMC_D7
 189:Core/Src/fsmc.c ****   PE11   ------> FSMC_D8
 190:Core/Src/fsmc.c ****   PE12   ------> FSMC_D9
 191:Core/Src/fsmc.c ****   PE13   ------> FSMC_D10
 192:Core/Src/fsmc.c ****   PE14   ------> FSMC_D11
 193:Core/Src/fsmc.c ****   PE15   ------> FSMC_D12
 194:Core/Src/fsmc.c ****   PD8   ------> FSMC_D13
 195:Core/Src/fsmc.c ****   PD9   ------> FSMC_D14
 196:Core/Src/fsmc.c ****   PD10   ------> FSMC_D15
 197:Core/Src/fsmc.c ****   PD14   ------> FSMC_D0
 198:Core/Src/fsmc.c ****   PD15   ------> FSMC_D1
 199:Core/Src/fsmc.c ****   PD0   ------> FSMC_D2
 200:Core/Src/fsmc.c ****   PD1   ------> FSMC_D3
 201:Core/Src/fsmc.c ****   PD4   ------> FSMC_NOE
 202:Core/Src/fsmc.c ****   PD5   ------> FSMC_NWE
 203:Core/Src/fsmc.c ****   PG12   ------> FSMC_NE4
 204:Core/Src/fsmc.c ****   */
 205:Core/Src/fsmc.c **** 
 206:Core/Src/fsmc.c ****   HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_12);
ARM GAS  /tmp/ccCLi4Sc.s 			page 8


 207:Core/Src/fsmc.c **** 
 208:Core/Src/fsmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 209:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 210:Core/Src/fsmc.c ****                           |GPIO_PIN_15);
 211:Core/Src/fsmc.c **** 
 212:Core/Src/fsmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 213:Core/Src/fsmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 214:Core/Src/fsmc.c ****                           |GPIO_PIN_5);
 215:Core/Src/fsmc.c **** 
 216:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_MspDeInit 1 */
 217:Core/Src/fsmc.c **** 
 218:Core/Src/fsmc.c ****   /* USER CODE END FSMC_MspDeInit 1 */
 219:Core/Src/fsmc.c **** }
 168              		.loc 1 219 1 view .LVU40
 169 0008 08BD     		pop	{r3, pc}
 170              	.L11:
 179:Core/Src/fsmc.c ****   /* Peripheral clock enable */
 171              		.loc 1 179 3 is_stmt 1 view .LVU41
 179:Core/Src/fsmc.c ****   /* Peripheral clock enable */
 172              		.loc 1 179 22 is_stmt 0 view .LVU42
 173 000a 0C4B     		ldr	r3, .L12
 174 000c 0122     		movs	r2, #1
 175 000e 1A60     		str	r2, [r3]
 181:Core/Src/fsmc.c **** 
 176              		.loc 1 181 3 is_stmt 1 view .LVU43
 177 0010 0B4A     		ldr	r2, .L12+4
 178 0012 5369     		ldr	r3, [r2, #20]
 179 0014 23F48073 		bic	r3, r3, #256
 180 0018 5361     		str	r3, [r2, #20]
 206:Core/Src/fsmc.c **** 
 181              		.loc 1 206 3 view .LVU44
 182 001a 41F20101 		movw	r1, #4097
 183 001e 0948     		ldr	r0, .L12+8
 184 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 185              	.LVL3:
 208:Core/Src/fsmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 186              		.loc 1 208 3 view .LVU45
 187 0024 4FF68071 		movw	r1, #65408
 188 0028 0748     		ldr	r0, .L12+12
 189 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 190              	.LVL4:
 212:Core/Src/fsmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 191              		.loc 1 212 3 view .LVU46
 192 002e 4CF23371 		movw	r1, #50995
 193 0032 0648     		ldr	r0, .L12+16
 194 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 195              	.LVL5:
 196 0038 E6E7     		b	.L8
 197              	.L13:
 198 003a 00BF     		.align	2
 199              	.L12:
 200 003c 00000000 		.word	.LANCHOR1
 201 0040 00100240 		.word	1073876992
 202 0044 00200140 		.word	1073815552
 203 0048 00180140 		.word	1073813504
 204 004c 00140140 		.word	1073812480
 205              		.cfi_endproc
ARM GAS  /tmp/ccCLi4Sc.s 			page 9


 206              	.LFE68:
 208              		.section	.text.MX_FSMC_Init,"ax",%progbits
 209              		.align	1
 210              		.global	MX_FSMC_Init
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu softvfp
 216              	MX_FSMC_Init:
 217              	.LFB65:
  31:Core/Src/fsmc.c ****   /* USER CODE BEGIN FSMC_Init 0 */
 218              		.loc 1 31 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 56
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222 0000 10B5     		push	{r4, lr}
 223              	.LCFI5:
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 4, -8
 226              		.cfi_offset 14, -4
 227 0002 8EB0     		sub	sp, sp, #56
 228              	.LCFI6:
 229              		.cfi_def_cfa_offset 64
  36:Core/Src/fsmc.c ****   FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 230              		.loc 1 36 3 view .LVU48
  36:Core/Src/fsmc.c ****   FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 231              		.loc 1 36 30 is_stmt 0 view .LVU49
 232 0004 0023     		movs	r3, #0
 233 0006 0793     		str	r3, [sp, #28]
 234 0008 0893     		str	r3, [sp, #32]
 235 000a 0993     		str	r3, [sp, #36]
 236 000c 0A93     		str	r3, [sp, #40]
 237 000e 0B93     		str	r3, [sp, #44]
 238 0010 0C93     		str	r3, [sp, #48]
 239 0012 0D93     		str	r3, [sp, #52]
  37:Core/Src/fsmc.c **** 
 240              		.loc 1 37 3 is_stmt 1 view .LVU50
  37:Core/Src/fsmc.c **** 
 241              		.loc 1 37 30 is_stmt 0 view .LVU51
 242 0014 0093     		str	r3, [sp]
 243 0016 0193     		str	r3, [sp, #4]
 244 0018 0293     		str	r3, [sp, #8]
 245 001a 0393     		str	r3, [sp, #12]
 246 001c 0493     		str	r3, [sp, #16]
 247 001e 0593     		str	r3, [sp, #20]
 248 0020 0693     		str	r3, [sp, #24]
  45:Core/Src/fsmc.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 249              		.loc 1 45 3 is_stmt 1 view .LVU52
  45:Core/Src/fsmc.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 250              		.loc 1 45 19 is_stmt 0 view .LVU53
 251 0022 1C48     		ldr	r0, .L18
 252 0024 4FF02042 		mov	r2, #-1610612736
 253 0028 0260     		str	r2, [r0]
  46:Core/Src/fsmc.c ****   /* hsram1.Init */
 254              		.loc 1 46 3 is_stmt 1 view .LVU54
  46:Core/Src/fsmc.c ****   /* hsram1.Init */
 255              		.loc 1 46 19 is_stmt 0 view .LVU55
ARM GAS  /tmp/ccCLi4Sc.s 			page 10


 256 002a 02F58272 		add	r2, r2, #260
 257 002e 4260     		str	r2, [r0, #4]
  48:Core/Src/fsmc.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 258              		.loc 1 48 3 is_stmt 1 view .LVU56
  48:Core/Src/fsmc.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 259              		.loc 1 48 22 is_stmt 0 view .LVU57
 260 0030 0622     		movs	r2, #6
 261 0032 8260     		str	r2, [r0, #8]
  49:Core/Src/fsmc.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 262              		.loc 1 49 3 is_stmt 1 view .LVU58
  49:Core/Src/fsmc.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 263              		.loc 1 49 30 is_stmt 0 view .LVU59
 264 0034 C360     		str	r3, [r0, #12]
  50:Core/Src/fsmc.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 265              		.loc 1 50 3 is_stmt 1 view .LVU60
  50:Core/Src/fsmc.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 266              		.loc 1 50 26 is_stmt 0 view .LVU61
 267 0036 0361     		str	r3, [r0, #16]
  51:Core/Src/fsmc.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 268              		.loc 1 51 3 is_stmt 1 view .LVU62
  51:Core/Src/fsmc.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 269              		.loc 1 51 31 is_stmt 0 view .LVU63
 270 0038 1022     		movs	r2, #16
 271 003a 4261     		str	r2, [r0, #20]
  52:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 272              		.loc 1 52 3 is_stmt 1 view .LVU64
  52:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 273              		.loc 1 52 31 is_stmt 0 view .LVU65
 274 003c 8361     		str	r3, [r0, #24]
  53:Core/Src/fsmc.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 275              		.loc 1 53 3 is_stmt 1 view .LVU66
  53:Core/Src/fsmc.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 276              		.loc 1 53 34 is_stmt 0 view .LVU67
 277 003e C361     		str	r3, [r0, #28]
  54:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 278              		.loc 1 54 3 is_stmt 1 view .LVU68
  54:Core/Src/fsmc.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 279              		.loc 1 54 24 is_stmt 0 view .LVU69
 280 0040 0362     		str	r3, [r0, #32]
  55:Core/Src/fsmc.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 281              		.loc 1 55 3 is_stmt 1 view .LVU70
  55:Core/Src/fsmc.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 282              		.loc 1 55 32 is_stmt 0 view .LVU71
 283 0042 4362     		str	r3, [r0, #36]
  56:Core/Src/fsmc.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 284              		.loc 1 56 3 is_stmt 1 view .LVU72
  56:Core/Src/fsmc.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 285              		.loc 1 56 30 is_stmt 0 view .LVU73
 286 0044 4FF48051 		mov	r1, #4096
 287 0048 8162     		str	r1, [r0, #40]
  57:Core/Src/fsmc.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 288              		.loc 1 57 3 is_stmt 1 view .LVU74
  57:Core/Src/fsmc.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 289              		.loc 1 57 26 is_stmt 0 view .LVU75
 290 004a C362     		str	r3, [r0, #44]
  58:Core/Src/fsmc.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 291              		.loc 1 58 3 is_stmt 1 view .LVU76
ARM GAS  /tmp/ccCLi4Sc.s 			page 11


  58:Core/Src/fsmc.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 292              		.loc 1 58 28 is_stmt 0 view .LVU77
 293 004c 4FF48041 		mov	r1, #16384
 294 0050 0163     		str	r1, [r0, #48]
  59:Core/Src/fsmc.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 295              		.loc 1 59 3 is_stmt 1 view .LVU78
  59:Core/Src/fsmc.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 296              		.loc 1 59 32 is_stmt 0 view .LVU79
 297 0052 4363     		str	r3, [r0, #52]
  60:Core/Src/fsmc.c ****   /* Timing */
 298              		.loc 1 60 3 is_stmt 1 view .LVU80
  60:Core/Src/fsmc.c ****   /* Timing */
 299              		.loc 1 60 26 is_stmt 0 view .LVU81
 300 0054 8363     		str	r3, [r0, #56]
  62:Core/Src/fsmc.c ****   Timing.AddressHoldTime = 15;
 301              		.loc 1 62 3 is_stmt 1 view .LVU82
  62:Core/Src/fsmc.c ****   Timing.AddressHoldTime = 15;
 302              		.loc 1 62 27 is_stmt 0 view .LVU83
 303 0056 0123     		movs	r3, #1
 304 0058 0793     		str	r3, [sp, #28]
  63:Core/Src/fsmc.c ****   Timing.DataSetupTime = 2;
 305              		.loc 1 63 3 is_stmt 1 view .LVU84
  63:Core/Src/fsmc.c ****   Timing.DataSetupTime = 2;
 306              		.loc 1 63 26 is_stmt 0 view .LVU85
 307 005a 0F23     		movs	r3, #15
 308 005c 0893     		str	r3, [sp, #32]
  64:Core/Src/fsmc.c ****   Timing.BusTurnAroundDuration = 15;
 309              		.loc 1 64 3 is_stmt 1 view .LVU86
  64:Core/Src/fsmc.c ****   Timing.BusTurnAroundDuration = 15;
 310              		.loc 1 64 24 is_stmt 0 view .LVU87
 311 005e 0224     		movs	r4, #2
 312 0060 0994     		str	r4, [sp, #36]
  65:Core/Src/fsmc.c ****   Timing.CLKDivision = 16;
 313              		.loc 1 65 3 is_stmt 1 view .LVU88
  65:Core/Src/fsmc.c ****   Timing.CLKDivision = 16;
 314              		.loc 1 65 32 is_stmt 0 view .LVU89
 315 0062 0A93     		str	r3, [sp, #40]
  66:Core/Src/fsmc.c ****   Timing.DataLatency = 17;
 316              		.loc 1 66 3 is_stmt 1 view .LVU90
  66:Core/Src/fsmc.c ****   Timing.DataLatency = 17;
 317              		.loc 1 66 22 is_stmt 0 view .LVU91
 318 0064 0B92     		str	r2, [sp, #44]
  67:Core/Src/fsmc.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 319              		.loc 1 67 3 is_stmt 1 view .LVU92
  67:Core/Src/fsmc.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 320              		.loc 1 67 22 is_stmt 0 view .LVU93
 321 0066 1121     		movs	r1, #17
 322 0068 0C91     		str	r1, [sp, #48]
  68:Core/Src/fsmc.c ****   /* ExtTiming */
 323              		.loc 1 68 3 is_stmt 1 view .LVU94
  70:Core/Src/fsmc.c ****   ExtTiming.AddressHoldTime = 15;
 324              		.loc 1 70 3 view .LVU95
  71:Core/Src/fsmc.c ****   ExtTiming.DataSetupTime = 2;
 325              		.loc 1 71 3 view .LVU96
  71:Core/Src/fsmc.c ****   ExtTiming.DataSetupTime = 2;
 326              		.loc 1 71 29 is_stmt 0 view .LVU97
 327 006a 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccCLi4Sc.s 			page 12


  72:Core/Src/fsmc.c ****   ExtTiming.BusTurnAroundDuration = 15;
 328              		.loc 1 72 3 is_stmt 1 view .LVU98
  72:Core/Src/fsmc.c ****   ExtTiming.BusTurnAroundDuration = 15;
 329              		.loc 1 72 27 is_stmt 0 view .LVU99
 330 006c 0294     		str	r4, [sp, #8]
  73:Core/Src/fsmc.c ****   ExtTiming.CLKDivision = 16;
 331              		.loc 1 73 3 is_stmt 1 view .LVU100
  73:Core/Src/fsmc.c ****   ExtTiming.CLKDivision = 16;
 332              		.loc 1 73 35 is_stmt 0 view .LVU101
 333 006e 0393     		str	r3, [sp, #12]
  74:Core/Src/fsmc.c ****   ExtTiming.DataLatency = 17;
 334              		.loc 1 74 3 is_stmt 1 view .LVU102
  74:Core/Src/fsmc.c ****   ExtTiming.DataLatency = 17;
 335              		.loc 1 74 25 is_stmt 0 view .LVU103
 336 0070 0492     		str	r2, [sp, #16]
  75:Core/Src/fsmc.c ****   ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 337              		.loc 1 75 3 is_stmt 1 view .LVU104
  75:Core/Src/fsmc.c ****   ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 338              		.loc 1 75 25 is_stmt 0 view .LVU105
 339 0072 0591     		str	r1, [sp, #20]
  76:Core/Src/fsmc.c **** 
 340              		.loc 1 76 3 is_stmt 1 view .LVU106
  78:Core/Src/fsmc.c ****   {
 341              		.loc 1 78 3 view .LVU107
  78:Core/Src/fsmc.c ****   {
 342              		.loc 1 78 7 is_stmt 0 view .LVU108
 343 0074 6A46     		mov	r2, sp
 344 0076 07A9     		add	r1, sp, #28
 345 0078 FFF7FEFF 		bl	HAL_SRAM_Init
 346              	.LVL6:
  78:Core/Src/fsmc.c ****   {
 347              		.loc 1 78 6 view .LVU109
 348 007c 30B9     		cbnz	r0, .L17
 349              	.L15:
  86:Core/Src/fsmc.c **** 
 350              		.loc 1 86 3 is_stmt 1 view .LVU110
 351 007e 064A     		ldr	r2, .L18+4
 352 0080 D369     		ldr	r3, [r2, #28]
 353 0082 43F48063 		orr	r3, r3, #1024
 354 0086 D361     		str	r3, [r2, #28]
  91:Core/Src/fsmc.c **** 
 355              		.loc 1 91 1 is_stmt 0 view .LVU111
 356 0088 0EB0     		add	sp, sp, #56
 357              	.LCFI7:
 358              		.cfi_remember_state
 359              		.cfi_def_cfa_offset 8
 360              		@ sp needed
 361 008a 10BD     		pop	{r4, pc}
 362              	.L17:
 363              	.LCFI8:
 364              		.cfi_restore_state
  80:Core/Src/fsmc.c ****   }
 365              		.loc 1 80 5 is_stmt 1 view .LVU112
 366 008c FFF7FEFF 		bl	Error_Handler
 367              	.LVL7:
 368 0090 F5E7     		b	.L15
 369              	.L19:
ARM GAS  /tmp/ccCLi4Sc.s 			page 13


 370 0092 00BF     		.align	2
 371              	.L18:
 372 0094 00000000 		.word	.LANCHOR2
 373 0098 00000140 		.word	1073807360
 374              		.cfi_endproc
 375              	.LFE65:
 377              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 378              		.align	1
 379              		.global	HAL_SRAM_MspInit
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 383              		.fpu softvfp
 385              	HAL_SRAM_MspInit:
 386              	.LVL8:
 387              	.LFB67:
 160:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 388              		.loc 1 160 54 view -0
 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 160:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 392              		.loc 1 160 54 is_stmt 0 view .LVU114
 393 0000 08B5     		push	{r3, lr}
 394              	.LCFI9:
 395              		.cfi_def_cfa_offset 8
 396              		.cfi_offset 3, -8
 397              		.cfi_offset 14, -4
 164:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 398              		.loc 1 164 3 is_stmt 1 view .LVU115
 399 0002 FFF7FEFF 		bl	HAL_FSMC_MspInit
 400              	.LVL9:
 168:Core/Src/fsmc.c **** 
 401              		.loc 1 168 1 is_stmt 0 view .LVU116
 402 0006 08BD     		pop	{r3, pc}
 403              		.cfi_endproc
 404              	.LFE67:
 406              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 407              		.align	1
 408              		.global	HAL_SRAM_MspDeInit
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 412              		.fpu softvfp
 414              	HAL_SRAM_MspDeInit:
 415              	.LVL10:
 416              	.LFB69:
 220:Core/Src/fsmc.c **** 
 221:Core/Src/fsmc.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 417              		.loc 1 221 56 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421              		.loc 1 221 56 is_stmt 0 view .LVU118
 422 0000 08B5     		push	{r3, lr}
 423              	.LCFI10:
 424              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccCLi4Sc.s 			page 14


 425              		.cfi_offset 3, -8
 426              		.cfi_offset 14, -4
 222:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 223:Core/Src/fsmc.c **** 
 224:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspDeInit 0 */
 225:Core/Src/fsmc.c ****   HAL_FSMC_MspDeInit();
 427              		.loc 1 225 3 is_stmt 1 view .LVU119
 428 0002 FFF7FEFF 		bl	HAL_FSMC_MspDeInit
 429              	.LVL11:
 226:Core/Src/fsmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 227:Core/Src/fsmc.c **** 
 228:Core/Src/fsmc.c ****   /* USER CODE END SRAM_MspDeInit 1 */
 229:Core/Src/fsmc.c **** }
 430              		.loc 1 229 1 is_stmt 0 view .LVU120
 431 0006 08BD     		pop	{r3, pc}
 432              		.cfi_endproc
 433              	.LFE69:
 435              		.global	hsram1
 436              		.section	.bss.FSMC_DeInitialized,"aw",%nobits
 437              		.align	2
 438              		.set	.LANCHOR1,. + 0
 441              	FSMC_DeInitialized:
 442 0000 00000000 		.space	4
 443              		.section	.bss.FSMC_Initialized,"aw",%nobits
 444              		.align	2
 445              		.set	.LANCHOR0,. + 0
 448              	FSMC_Initialized:
 449 0000 00000000 		.space	4
 450              		.section	.bss.hsram1,"aw",%nobits
 451              		.align	2
 452              		.set	.LANCHOR2,. + 0
 455              	hsram1:
 456 0000 00000000 		.space	72
 456      00000000 
 456      00000000 
 456      00000000 
 456      00000000 
 457              		.text
 458              	.Letext0:
 459              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 460              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 461              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 462              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 463              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 464              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 465              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h"
 466              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h"
 467              		.file 10 "Core/Inc/main.h"
 468              		.file 11 "Core/Inc/fsmc.h"
ARM GAS  /tmp/ccCLi4Sc.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 fsmc.c
     /tmp/ccCLi4Sc.s:16     .text.HAL_FSMC_MspInit:0000000000000000 $t
     /tmp/ccCLi4Sc.s:23     .text.HAL_FSMC_MspInit:0000000000000000 HAL_FSMC_MspInit
     /tmp/ccCLi4Sc.s:135    .text.HAL_FSMC_MspInit:0000000000000070 $d
     /tmp/ccCLi4Sc.s:144    .text.HAL_FSMC_MspDeInit:0000000000000000 $t
     /tmp/ccCLi4Sc.s:150    .text.HAL_FSMC_MspDeInit:0000000000000000 HAL_FSMC_MspDeInit
     /tmp/ccCLi4Sc.s:200    .text.HAL_FSMC_MspDeInit:000000000000003c $d
     /tmp/ccCLi4Sc.s:209    .text.MX_FSMC_Init:0000000000000000 $t
     /tmp/ccCLi4Sc.s:216    .text.MX_FSMC_Init:0000000000000000 MX_FSMC_Init
     /tmp/ccCLi4Sc.s:372    .text.MX_FSMC_Init:0000000000000094 $d
     /tmp/ccCLi4Sc.s:378    .text.HAL_SRAM_MspInit:0000000000000000 $t
     /tmp/ccCLi4Sc.s:385    .text.HAL_SRAM_MspInit:0000000000000000 HAL_SRAM_MspInit
     /tmp/ccCLi4Sc.s:407    .text.HAL_SRAM_MspDeInit:0000000000000000 $t
     /tmp/ccCLi4Sc.s:414    .text.HAL_SRAM_MspDeInit:0000000000000000 HAL_SRAM_MspDeInit
     /tmp/ccCLi4Sc.s:455    .bss.hsram1:0000000000000000 hsram1
     /tmp/ccCLi4Sc.s:437    .bss.FSMC_DeInitialized:0000000000000000 $d
     /tmp/ccCLi4Sc.s:441    .bss.FSMC_DeInitialized:0000000000000000 FSMC_DeInitialized
     /tmp/ccCLi4Sc.s:444    .bss.FSMC_Initialized:0000000000000000 $d
     /tmp/ccCLi4Sc.s:448    .bss.FSMC_Initialized:0000000000000000 FSMC_Initialized
     /tmp/ccCLi4Sc.s:451    .bss.hsram1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_SRAM_Init
Error_Handler
