// Seed: 4038590182
module module_0 #(
    parameter id_3 = 32'd71
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout uwire id_5;
  inout wire id_4;
  output wire _id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = -1 == 1 ? -1 : ~id_7;
  wor id_15 = -1 >> -1, id_16 = -1;
  logic [1 : id_3] id_17;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd86,
    parameter id_5 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input logic [7:0] id_6;
  input wire _id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_6[-1 : id_5];
  module_0 modCall_1 (
      id_9,
      id_8,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_8,
      id_8,
      id_8,
      id_2,
      id_2,
      id_8,
      id_2
  );
  wire [id_4 : 1] id_10;
  logic [1 : 1] id_11;
  logic [-1 : id_4] id_12;
  ;
endmodule
