cocci_test_suite() {
	void __iomem *cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 52 */;
	const struct smp_operations cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 362 */;
	struct task_struct *cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 347 */;
	unsigned int cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 347 */;
	int cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 347 */;
	enum{ZONE_MAN_CLKEN_MASK=BIT(0), ZONE_MAN_RESET_CNTL_MASK=BIT(1), ZONE_MAN_MEM_PWR_MASK=BIT(4), ZONE_RESERVED_1_MASK=BIT(5), ZONE_MAN_ISO_CNTL_MASK=BIT(6), ZONE_MANUAL_CONTROL_MASK=BIT(7), ZONE_PWR_DN_REQ_MASK=BIT(9), ZONE_PWR_UP_REQ_MASK=BIT(10), ZONE_BLK_RST_ASSERT_MASK=BIT(12), ZONE_PWR_OFF_STATE_MASK=BIT(25), ZONE_PWR_ON_STATE_MASK=BIT(26), ZONE_DPG_PWR_STATE_MASK=BIT(28), ZONE_MEM_PWR_STATE_MASK=BIT(29), ZONE_RESET_STATE_MASK=BIT(31), CPU0_PWR_ZONE_CTRL_REG=1, CPU_RESET_CONFIG_REG=2,} cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 33 */;
	char *cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 326 */;
	struct device_node *cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 325 */;
	void __init cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 322 */;
	int __init cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 292 */;
	u32 cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 145 */;
	void cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 145 */;
	const int cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 140 */;
	unsigned long cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 138 */;
	const unsigned long cocci_id/* arch/arm/mach-bcm/platsmp-brcmstb.c 111 */;
}
