Analysis & Synthesis report for PROJ300_Edmonds
Fri Apr 26 18:54:13 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod11
 13. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod8
 14. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod2
 15. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod5
 16. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div7
 17. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod10
 18. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div5
 19. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod7
 20. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div3
 23. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod4
 24. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div6
 25. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod9
 26. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div4
 27. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod6
 28. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div2
 31. Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod3
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 26 18:54:13 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; PROJ300_Edmonds                             ;
; Top-level Entity Name           ; Top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 216                                         ;
; Total pins                      ; 43                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Top                ; PROJ300_Edmonds    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+
; Top.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf                    ;         ;
; PWM_SERVO_CONTROL.sv             ; yes             ; User SystemVerilog HDL File        ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv       ;         ;
; ANGLE_OUTPUT_UNIT.sv             ; yes             ; User SystemVerilog HDL File        ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv       ;         ;
; KEY_INPUT.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv               ;         ;
; LED_7seg.v                       ; yes             ; User Verilog HDL File              ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/LED_7seg.v                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                     ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                    ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                     ;         ;
; db/lpm_divide_82m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/lpm_divide_82m.tdf      ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/sign_div_unsign_bkh.tdf ;         ;
; db/alt_u_div_sse.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/alt_u_div_sse.tdf       ;         ;
; db/lpm_divide_5am.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/lpm_divide_5am.tdf      ;         ;
; db/lpm_divide_8am.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/lpm_divide_8am.tdf      ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/sign_div_unsign_ekh.tdf ;         ;
; db/alt_u_div_2te.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/alt_u_div_2te.tdf       ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 571            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1070           ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 48             ;
;     -- 5 input functions                    ; 53             ;
;     -- 4 input functions                    ; 109            ;
;     -- <=3 input functions                  ; 860            ;
;                                             ;                ;
; Dedicated logic registers                   ; 216            ;
;                                             ;                ;
; I/O pins                                    ; 43             ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 216            ;
; Total fan-out                               ; 3752           ;
; Average fan-out                             ; 2.73           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Top                                      ; 1070 (1)            ; 216 (0)                   ; 0                 ; 4          ; 43   ; 0            ; |Top                                                                                                                  ; Top                 ; work         ;
;    |KEY_INPUT:inst1|                      ; 815 (131)           ; 108 (108)                 ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1                                                                                                  ; KEY_INPUT           ; work         ;
;       |lpm_divide:Div0|                   ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8am:auto_generated|  ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div0|lpm_divide_8am:auto_generated                                                    ; lpm_divide_8am      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div0|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider                        ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_2te:divider|    ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div0|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider  ; alt_u_div_2te       ; work         ;
;       |lpm_divide:Div1|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div1|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div1|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div1|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div2|                   ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8am:auto_generated|  ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div2|lpm_divide_8am:auto_generated                                                    ; lpm_divide_8am      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div2|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider                        ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_2te:divider|    ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div2|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider  ; alt_u_div_2te       ; work         ;
;       |lpm_divide:Div3|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div3|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div3|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div3|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div4|                   ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8am:auto_generated|  ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div4|lpm_divide_8am:auto_generated                                                    ; lpm_divide_8am      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div4|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider                        ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_2te:divider|    ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div4|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider  ; alt_u_div_2te       ; work         ;
;       |lpm_divide:Div5|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div5|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div5|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div5|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Div6|                   ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_8am:auto_generated|  ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div6|lpm_divide_8am:auto_generated                                                    ; lpm_divide_8am      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div6|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider                        ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_2te:divider|    ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div6|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider  ; alt_u_div_2te       ; work         ;
;       |lpm_divide:Div7|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div7|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div7|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Div7|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod0|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod10|                  ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod10                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod10|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod10|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod10|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod11|                  ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod11|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod11|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod11|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod1|                   ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod1|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod2|                   ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod2|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod2|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod2|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod3|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod3|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod3|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod3|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod4|                   ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod4|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod5|                   ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod5|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod5|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod5|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod6|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod6|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod6|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod6|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod7|                   ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod7|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod7|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod7|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod8|                   ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod8|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod8|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod8|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;       |lpm_divide:Mod9|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod9                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod9|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod9|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|KEY_INPUT:inst1|lpm_divide:Mod9|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse       ; work         ;
;    |LED_7seg:inst3|                       ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|LED_7seg:inst3                                                                                                   ; LED_7seg            ; work         ;
;    |PWM_SERVO_CONTROL:inst2|              ; 233 (233)           ; 108 (108)                 ; 0                 ; 4          ; 0    ; 0            ; |Top|PWM_SERVO_CONTROL:inst2                                                                                          ; PWM_SERVO_CONTROL   ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 4           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; KEY_INPUT:inst1|angle4[0]                           ; KEY_INPUT:inst1|angle4[7] ; yes                    ;
; KEY_INPUT:inst1|angle3[0]                           ; KEY_INPUT:inst1|angle3[7] ; yes                    ;
; KEY_INPUT:inst1|angle1[0]                           ; KEY_INPUT:inst1|angle1[7] ; yes                    ;
; KEY_INPUT:inst1|angle2[0]                           ; KEY_INPUT:inst1|angle2[7] ; yes                    ;
; KEY_INPUT:inst1|angle4[1]                           ; KEY_INPUT:inst1|angle4[7] ; yes                    ;
; KEY_INPUT:inst1|angle3[1]                           ; KEY_INPUT:inst1|angle3[7] ; yes                    ;
; KEY_INPUT:inst1|angle1[1]                           ; KEY_INPUT:inst1|angle1[7] ; yes                    ;
; KEY_INPUT:inst1|angle2[1]                           ; KEY_INPUT:inst1|angle2[7] ; yes                    ;
; KEY_INPUT:inst1|angle4[2]                           ; KEY_INPUT:inst1|angle4[7] ; yes                    ;
; KEY_INPUT:inst1|angle3[2]                           ; KEY_INPUT:inst1|angle3[7] ; yes                    ;
; KEY_INPUT:inst1|angle1[2]                           ; KEY_INPUT:inst1|angle1[7] ; yes                    ;
; KEY_INPUT:inst1|angle2[2]                           ; KEY_INPUT:inst1|angle2[7] ; yes                    ;
; KEY_INPUT:inst1|angle4[3]                           ; KEY_INPUT:inst1|angle4[7] ; yes                    ;
; KEY_INPUT:inst1|angle3[3]                           ; KEY_INPUT:inst1|angle3[7] ; yes                    ;
; KEY_INPUT:inst1|angle1[3]                           ; KEY_INPUT:inst1|angle1[7] ; yes                    ;
; KEY_INPUT:inst1|angle2[3]                           ; KEY_INPUT:inst1|angle2[7] ; yes                    ;
; KEY_INPUT:inst1|angle4[4]                           ; KEY_INPUT:inst1|angle4[7] ; yes                    ;
; KEY_INPUT:inst1|angle4[5]                           ; KEY_INPUT:inst1|angle4[7] ; yes                    ;
; KEY_INPUT:inst1|angle4[6]                           ; KEY_INPUT:inst1|angle4[7] ; yes                    ;
; KEY_INPUT:inst1|angle4[7]                           ; KEY_INPUT:inst1|angle4[7] ; yes                    ;
; KEY_INPUT:inst1|angle3[4]                           ; KEY_INPUT:inst1|angle3[7] ; yes                    ;
; KEY_INPUT:inst1|angle3[5]                           ; KEY_INPUT:inst1|angle3[7] ; yes                    ;
; KEY_INPUT:inst1|angle3[6]                           ; KEY_INPUT:inst1|angle3[7] ; yes                    ;
; KEY_INPUT:inst1|angle3[7]                           ; KEY_INPUT:inst1|angle3[7] ; yes                    ;
; KEY_INPUT:inst1|angle2[4]                           ; KEY_INPUT:inst1|angle2[7] ; yes                    ;
; KEY_INPUT:inst1|angle2[5]                           ; KEY_INPUT:inst1|angle2[7] ; yes                    ;
; KEY_INPUT:inst1|angle2[6]                           ; KEY_INPUT:inst1|angle2[7] ; yes                    ;
; KEY_INPUT:inst1|angle2[7]                           ; KEY_INPUT:inst1|angle2[7] ; yes                    ;
; KEY_INPUT:inst1|angle1[4]                           ; KEY_INPUT:inst1|angle1[7] ; yes                    ;
; KEY_INPUT:inst1|angle1[5]                           ; KEY_INPUT:inst1|angle1[7] ; yes                    ;
; KEY_INPUT:inst1|angle1[6]                           ; KEY_INPUT:inst1|angle1[7] ; yes                    ;
; KEY_INPUT:inst1|angle1[7]                           ; KEY_INPUT:inst1|angle1[7] ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 216   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 180   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 16:1               ; 12 bits   ; 120 LEs       ; 24 LEs               ; 96 LEs                 ; Yes        ; |Top|KEY_INPUT:inst1|angle_out[4] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top|KEY_INPUT:inst1|angle4[7]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod11 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod8 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div7 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod10 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div6 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_8am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod9 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_8am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_8am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_8am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KEY_INPUT:inst1|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 216                         ;
;     ENA               ; 164                         ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 32                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 1073                        ;
;     arith             ; 496                         ;
;         0 data inputs ; 108                         ;
;         1 data inputs ; 156                         ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 132                         ;
;         4 data inputs ; 32                          ;
;     normal            ; 465                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 141                         ;
;         3 data inputs ; 134                         ;
;         4 data inputs ; 77                          ;
;         5 data inputs ; 53                          ;
;         6 data inputs ; 48                          ;
;     shared            ; 112                         ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 76                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 43                          ;
;                       ;                             ;
; Max LUT depth         ; 11.20                       ;
; Average LUT depth     ; 6.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 26 18:54:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file proj300_edmonds.v
    Info (12023): Found entity 1: PROJ300_Edmonds File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pwm_servo_control_tb.sv
    Info (12023): Found entity 1: PWM_SERVO_CONTROL_TB File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: Top
Info (12021): Found 1 design units, including 1 entities, in source file led_test.sv
    Info (12023): Found entity 1: led_test File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/led_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pwm_servo_control.sv
    Info (12023): Found entity 1: PWM_SERVO_CONTROL File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file angle_output_unit.sv
    Info (12023): Found entity 1: ANGLE_OUTPUT_UNIT File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file angle_output_unit_tb.sv
    Info (12023): Found entity 1: ANGLE_OUTPUT_UNIT_TB File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file angle_pwm_combined_tb.sv
    Info (12023): Found entity 1: ANGLE_PWM_COMBINED_TB File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file key_input.sv
    Info (12023): Found entity 1: KEY_INPUT File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led_7seg.v
    Info (12023): Found entity 1: LED_7seg File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/LED_7seg.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for "servo1" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv Line: 21
Warning (10236): Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for "servo2" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv Line: 21
Warning (10236): Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for "servo3" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv Line: 21
Warning (10236): Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for "servo4" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv Line: 21
Info (12127): Elaborating entity "Top" for the top level hierarchy
Info (12128): Elaborating entity "PWM_SERVO_CONTROL" for hierarchy "PWM_SERVO_CONTROL:inst2"
Warning (10762): Verilog HDL Case Statement warning at PWM_SERVO_CONTROL.sv(41): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv Line: 41
Info (12128): Elaborating entity "KEY_INPUT" for hierarchy "KEY_INPUT:inst1"
Warning (10230): Verilog HDL assignment warning at KEY_INPUT.sv(29): truncated value with size 32 to match size of target (8) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 29
Warning (10230): Verilog HDL assignment warning at KEY_INPUT.sv(30): truncated value with size 32 to match size of target (8) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 30
Warning (10230): Verilog HDL assignment warning at KEY_INPUT.sv(31): truncated value with size 32 to match size of target (8) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 31
Warning (10230): Verilog HDL assignment warning at KEY_INPUT.sv(32): truncated value with size 32 to match size of target (8) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 32
Info (10264): Verilog HDL Case Statement information at KEY_INPUT.sv(28): all case item expressions in this case statement are onehot File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 28
Warning (10230): Verilog HDL assignment warning at KEY_INPUT.sv(38): truncated value with size 32 to match size of target (8) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 38
Warning (10230): Verilog HDL assignment warning at KEY_INPUT.sv(39): truncated value with size 32 to match size of target (8) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 39
Warning (10230): Verilog HDL assignment warning at KEY_INPUT.sv(40): truncated value with size 32 to match size of target (8) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 40
Warning (10230): Verilog HDL assignment warning at KEY_INPUT.sv(41): truncated value with size 32 to match size of target (8) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 41
Info (10264): Verilog HDL Case Statement information at KEY_INPUT.sv(37): all case item expressions in this case statement are onehot File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 37
Warning (10240): Verilog HDL Always Construct warning at KEY_INPUT.sv(26): inferring latch(es) for variable "angle1", which holds its previous value in one or more paths through the always construct File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Warning (10240): Verilog HDL Always Construct warning at KEY_INPUT.sv(26): inferring latch(es) for variable "angle2", which holds its previous value in one or more paths through the always construct File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Warning (10240): Verilog HDL Always Construct warning at KEY_INPUT.sv(26): inferring latch(es) for variable "angle3", which holds its previous value in one or more paths through the always construct File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Warning (10240): Verilog HDL Always Construct warning at KEY_INPUT.sv(26): inferring latch(es) for variable "angle4", which holds its previous value in one or more paths through the always construct File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10264): Verilog HDL Case Statement information at KEY_INPUT.sv(56): all case item expressions in this case statement are onehot File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 56
Info (10041): Inferred latch for "angle4[0]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle4[1]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle4[2]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle4[3]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle4[4]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle4[5]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle4[6]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle4[7]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle3[0]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle3[1]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle3[2]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle3[3]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle3[4]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle3[5]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle3[6]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle3[7]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle2[0]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle2[1]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle2[2]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle2[3]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle2[4]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle2[5]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle2[6]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle2[7]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle1[0]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle1[1]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle1[2]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle1[3]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle1[4]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle1[5]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle1[6]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (10041): Inferred latch for "angle1[7]" at KEY_INPUT.sv(26) File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
Info (12128): Elaborating entity "LED_7seg" for hierarchy "LED_7seg:inst3"
Info (12128): Elaborating entity "ANGLE_OUTPUT_UNIT" for hierarchy "ANGLE_OUTPUT_UNIT:inst"
Warning (10036): Verilog HDL or VHDL warning at ANGLE_OUTPUT_UNIT.sv(18): object "switches" assigned a value but never read File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv Line: 18
Warning (10034): Output port "angle1" at ANGLE_OUTPUT_UNIT.sv(2) has no driver File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv Line: 2
Warning (10034): Output port "angle2" at ANGLE_OUTPUT_UNIT.sv(3) has no driver File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv Line: 3
Warning (10034): Output port "angle3" at ANGLE_OUTPUT_UNIT.sv(4) has no driver File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv Line: 4
Warning (10034): Output port "angle4" at ANGLE_OUTPUT_UNIT.sv(5) has no driver File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv Line: 5
Info (278001): Inferred 20 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod11" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod8" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod2" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 62
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod5" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 71
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Div7" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 88
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod10" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 88
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Div5" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod7" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Div1" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod1" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Div3" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod4" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Div6" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 87
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod9" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 87
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Div4" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 78
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod6" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 78
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Div0" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod0" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Div2" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "KEY_INPUT:inst1|Mod3" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 69
Info (12130): Elaborated megafunction instantiation "KEY_INPUT:inst1|lpm_divide:Mod11" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 89
Info (12133): Instantiated megafunction "KEY_INPUT:inst1|lpm_divide:Mod11" with the following parameter: File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/lpm_divide_82m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/alt_u_div_sse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "KEY_INPUT:inst1|lpm_divide:Div7" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 88
Info (12133): Instantiated megafunction "KEY_INPUT:inst1|lpm_divide:Div7" with the following parameter: File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 88
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/lpm_divide_5am.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "KEY_INPUT:inst1|lpm_divide:Div6" File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 87
Info (12133): Instantiated megafunction "KEY_INPUT:inst1|lpm_divide:Div6" with the following parameter: File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 87
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf
    Info (12023): Found entity 1: lpm_divide_8am File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/lpm_divide_8am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf
    Info (12023): Found entity 1: alt_u_div_2te File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/db/alt_u_div_2te.tdf Line: 23
Warning (13012): Latch KEY_INPUT:inst1|angle4[0] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle3[0] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle1[0] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle2[0] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle4[1] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle3[1] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle1[1] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle2[1] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle4[2] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle3[2] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle1[2] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle2[2] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle4[3] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle3[3] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle1[3] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle2[3] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle4[4] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle4[5] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle4[6] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle4[7] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle3[4] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle3[5] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle3[6] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle3[7] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle2[4] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle2[5] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle2[6] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle2[7] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle1[4] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle1[5] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle1[6] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch KEY_INPUT:inst1|angle1[7] has unsafe behavior File: C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/KEY_INPUT.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_0[6]" is stuck at GND
    Warning (13410): Pin "GPIO_0[4]" is stuck at GND
    Warning (13410): Pin "GPIO_0[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "KEY[2]"
Info (21057): Implemented 1237 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1190 logic cells
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 4897 megabytes
    Info: Processing ended: Fri Apr 26 18:54:13 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tedmonds/GITHUB/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.map.smsg.


