// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_HH_
#define _dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_18s_10s_28_1_1.h"
#include "myproject_mul_mul_18s_9s_27_1_1.h"
#include "myproject_mul_mul_18s_13ns_28_1_1.h"
#include "myproject_mul_mul_18s_11ns_28_1_1.h"
#include "myproject_mul_mul_18s_11s_28_1_1.h"
#include "myproject_mul_mul_18s_12s_28_1_1.h"
#include "myproject_mul_mul_18s_12ns_28_1_1.h"
#include "myproject_mul_mul_18s_9ns_27_1_1.h"
#include "myproject_mul_mul_18s_10ns_28_1_1.h"
#include "myproject_mul_mul_18s_13s_28_1_1.h"

namespace ap_rtl {

struct dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<18> > data_0_V_read;
    sc_in< sc_lv<18> > data_1_V_read;
    sc_in< sc_lv<18> > data_2_V_read;
    sc_in< sc_lv<18> > data_3_V_read;
    sc_in< sc_lv<18> > data_4_V_read;
    sc_out< sc_lv<18> > ap_return_0;
    sc_out< sc_lv<18> > ap_return_1;
    sc_out< sc_lv<18> > ap_return_2;
    sc_out< sc_lv<18> > ap_return_3;
    sc_out< sc_lv<18> > ap_return_4;


    // Module declarations
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s(sc_module_name name);
    SC_HAS_PROCESS(dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s);

    ~dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s();

    sc_trace_file* mVcdFile;

    myproject_mul_mul_18s_10s_28_1_1<1,1,18,10,28>* myproject_mul_mul_18s_10s_28_1_1_U206;
    myproject_mul_mul_18s_9s_27_1_1<1,1,18,9,27>* myproject_mul_mul_18s_9s_27_1_1_U207;
    myproject_mul_mul_18s_13ns_28_1_1<1,1,18,13,28>* myproject_mul_mul_18s_13ns_28_1_1_U208;
    myproject_mul_mul_18s_11ns_28_1_1<1,1,18,11,28>* myproject_mul_mul_18s_11ns_28_1_1_U209;
    myproject_mul_mul_18s_11s_28_1_1<1,1,18,11,28>* myproject_mul_mul_18s_11s_28_1_1_U210;
    myproject_mul_mul_18s_12s_28_1_1<1,1,18,12,28>* myproject_mul_mul_18s_12s_28_1_1_U211;
    myproject_mul_mul_18s_11s_28_1_1<1,1,18,11,28>* myproject_mul_mul_18s_11s_28_1_1_U212;
    myproject_mul_mul_18s_11ns_28_1_1<1,1,18,11,28>* myproject_mul_mul_18s_11ns_28_1_1_U213;
    myproject_mul_mul_18s_12ns_28_1_1<1,1,18,12,28>* myproject_mul_mul_18s_12ns_28_1_1_U214;
    myproject_mul_mul_18s_12ns_28_1_1<1,1,18,12,28>* myproject_mul_mul_18s_12ns_28_1_1_U215;
    myproject_mul_mul_18s_13ns_28_1_1<1,1,18,13,28>* myproject_mul_mul_18s_13ns_28_1_1_U216;
    myproject_mul_mul_18s_12s_28_1_1<1,1,18,12,28>* myproject_mul_mul_18s_12s_28_1_1_U217;
    myproject_mul_mul_18s_12ns_28_1_1<1,1,18,12,28>* myproject_mul_mul_18s_12ns_28_1_1_U218;
    myproject_mul_mul_18s_11s_28_1_1<1,1,18,11,28>* myproject_mul_mul_18s_11s_28_1_1_U219;
    myproject_mul_mul_18s_12s_28_1_1<1,1,18,12,28>* myproject_mul_mul_18s_12s_28_1_1_U220;
    myproject_mul_mul_18s_9ns_27_1_1<1,1,18,9,27>* myproject_mul_mul_18s_9ns_27_1_1_U221;
    myproject_mul_mul_18s_12ns_28_1_1<1,1,18,12,28>* myproject_mul_mul_18s_12ns_28_1_1_U222;
    myproject_mul_mul_18s_11ns_28_1_1<1,1,18,11,28>* myproject_mul_mul_18s_11ns_28_1_1_U223;
    myproject_mul_mul_18s_11s_28_1_1<1,1,18,11,28>* myproject_mul_mul_18s_11s_28_1_1_U224;
    myproject_mul_mul_18s_10ns_28_1_1<1,1,18,10,28>* myproject_mul_mul_18s_10ns_28_1_1_U225;
    myproject_mul_mul_18s_12ns_28_1_1<1,1,18,12,28>* myproject_mul_mul_18s_12ns_28_1_1_U226;
    myproject_mul_mul_18s_12ns_28_1_1<1,1,18,12,28>* myproject_mul_mul_18s_12ns_28_1_1_U227;
    myproject_mul_mul_18s_13s_28_1_1<1,1,18,13,28>* myproject_mul_mul_18s_13s_28_1_1_U228;
    myproject_mul_mul_18s_11s_28_1_1<1,1,18,11,28>* myproject_mul_mul_18s_11s_28_1_1_U229;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<17> > trunc_ln708_s_reg_750;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<28> > sext_ln1118_14_fu_167_p1;
    sc_signal< sc_lv<28> > sext_ln1118_14_reg_755;
    sc_signal< sc_lv<18> > add_ln703_5_fu_186_p2;
    sc_signal< sc_lv<18> > add_ln703_5_reg_762;
    sc_signal< sc_lv<18> > add_ln703_10_fu_256_p2;
    sc_signal< sc_lv<18> > add_ln703_10_reg_767;
    sc_signal< sc_lv<18> > add_ln703_15_fu_295_p2;
    sc_signal< sc_lv<18> > add_ln703_15_reg_772;
    sc_signal< sc_lv<18> > add_ln703_20_fu_334_p2;
    sc_signal< sc_lv<18> > add_ln703_20_reg_777;
    sc_signal< sc_lv<17> > trunc_ln708_22_reg_782;
    sc_signal< sc_lv<18> > add_ln703_25_fu_382_p2;
    sc_signal< sc_lv<18> > add_ln703_25_reg_787;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<18> > sext_ln1118_fu_120_p0;
    sc_signal< sc_lv<28> > mul_ln1118_fu_585_p2;
    sc_signal< sc_lv<18> > sext_ln1118_10_fu_133_p0;
    sc_signal< sc_lv<27> > mul_ln1118_9_fu_592_p2;
    sc_signal< sc_lv<28> > mul_ln1118_10_fu_599_p2;
    sc_signal< sc_lv<18> > sext_ln1118_14_fu_167_p0;
    sc_signal< sc_lv<28> > mul_ln1118_11_fu_606_p2;
    sc_signal< sc_lv<18> > trunc_ln708_5_fu_171_p4;
    sc_signal< sc_lv<18> > trunc_ln708_4_fu_154_p4;
    sc_signal< sc_lv<18> > trunc_ln_fu_124_p4;
    sc_signal< sc_lv<18> > add_ln703_fu_180_p2;
    sc_signal< sc_lv<18> > shl_ln_fu_192_p1;
    sc_signal< sc_lv<27> > shl_ln_fu_192_p3;
    sc_signal< sc_lv<18> > shl_ln1118_s_fu_204_p1;
    sc_signal< sc_lv<19> > shl_ln1118_s_fu_204_p3;
    sc_signal< sc_lv<28> > sext_ln1118_17_fu_212_p1;
    sc_signal< sc_lv<28> > sext_ln1118_16_fu_200_p1;
    sc_signal< sc_lv<28> > add_ln1118_fu_216_p2;
    sc_signal< sc_lv<28> > mul_ln1118_13_fu_613_p2;
    sc_signal< sc_lv<28> > mul_ln1118_14_fu_620_p2;
    sc_signal< sc_lv<18> > trunc_ln708_9_fu_241_p4;
    sc_signal< sc_lv<18> > trunc_ln708_8_fu_232_p4;
    sc_signal< sc_lv<18> > trunc_ln708_7_fu_222_p4;
    sc_signal< sc_lv<18> > add_ln703_9_fu_250_p2;
    sc_signal< sc_lv<28> > mul_ln1118_17_fu_627_p2;
    sc_signal< sc_lv<28> > mul_ln1118_18_fu_634_p2;
    sc_signal< sc_lv<28> > mul_ln1118_19_fu_641_p2;
    sc_signal< sc_lv<18> > trunc_ln708_11_fu_280_p4;
    sc_signal< sc_lv<18> > trunc_ln708_10_fu_271_p4;
    sc_signal< sc_lv<18> > trunc_ln708_3_fu_262_p4;
    sc_signal< sc_lv<18> > add_ln703_14_fu_289_p2;
    sc_signal< sc_lv<28> > mul_ln1118_22_fu_648_p2;
    sc_signal< sc_lv<28> > mul_ln1118_23_fu_655_p2;
    sc_signal< sc_lv<28> > mul_ln1118_24_fu_662_p2;
    sc_signal< sc_lv<18> > trunc_ln708_16_fu_319_p4;
    sc_signal< sc_lv<18> > trunc_ln708_15_fu_310_p4;
    sc_signal< sc_lv<18> > trunc_ln708_14_fu_301_p4;
    sc_signal< sc_lv<18> > add_ln703_19_fu_328_p2;
    sc_signal< sc_lv<28> > mul_ln1118_27_fu_669_p2;
    sc_signal< sc_lv<28> > mul_ln1118_28_fu_676_p2;
    sc_signal< sc_lv<28> > mul_ln1118_29_fu_683_p2;
    sc_signal< sc_lv<27> > mul_ln1118_30_fu_690_p2;
    sc_signal< sc_lv<18> > trunc_ln708_21_fu_358_p4;
    sc_signal< sc_lv<18> > trunc_ln708_20_fu_349_p4;
    sc_signal< sc_lv<18> > trunc_ln708_19_fu_340_p4;
    sc_signal< sc_lv<18> > add_ln703_24_fu_376_p2;
    sc_signal< sc_lv<28> > mul_ln1118_12_fu_697_p2;
    sc_signal< sc_lv<18> > sext_ln708_fu_388_p1;
    sc_signal< sc_lv<18> > trunc_ln708_6_fu_395_p4;
    sc_signal< sc_lv<18> > add_ln703_6_fu_404_p2;
    sc_signal< sc_lv<18> > add_ln703_7_fu_410_p2;
    sc_signal< sc_lv<28> > mul_ln1118_15_fu_704_p2;
    sc_signal< sc_lv<28> > mul_ln1118_16_fu_710_p2;
    sc_signal< sc_lv<18> > trunc_ln708_2_fu_430_p4;
    sc_signal< sc_lv<18> > trunc_ln708_1_fu_421_p4;
    sc_signal< sc_lv<18> > add_ln703_11_fu_439_p2;
    sc_signal< sc_lv<18> > add_ln703_12_fu_445_p2;
    sc_signal< sc_lv<28> > mul_ln1118_20_fu_717_p2;
    sc_signal< sc_lv<28> > mul_ln1118_21_fu_723_p2;
    sc_signal< sc_lv<18> > trunc_ln708_13_fu_465_p4;
    sc_signal< sc_lv<18> > trunc_ln708_12_fu_456_p4;
    sc_signal< sc_lv<18> > add_ln703_16_fu_474_p2;
    sc_signal< sc_lv<18> > add_ln703_17_fu_480_p2;
    sc_signal< sc_lv<28> > mul_ln1118_25_fu_730_p2;
    sc_signal< sc_lv<28> > mul_ln1118_26_fu_736_p2;
    sc_signal< sc_lv<18> > trunc_ln708_18_fu_500_p4;
    sc_signal< sc_lv<18> > trunc_ln708_17_fu_491_p4;
    sc_signal< sc_lv<18> > add_ln703_21_fu_509_p2;
    sc_signal< sc_lv<18> > add_ln703_22_fu_515_p2;
    sc_signal< sc_lv<28> > mul_ln1118_31_fu_743_p2;
    sc_signal< sc_lv<18> > sext_ln708_1_fu_526_p1;
    sc_signal< sc_lv<18> > trunc_ln708_23_fu_529_p4;
    sc_signal< sc_lv<18> > add_ln703_26_fu_538_p2;
    sc_signal< sc_lv<18> > add_ln703_27_fu_544_p2;
    sc_signal< sc_lv<18> > add_ln703_8_fu_416_p2;
    sc_signal< sc_lv<18> > add_ln703_13_fu_451_p2;
    sc_signal< sc_lv<18> > add_ln703_18_fu_486_p2;
    sc_signal< sc_lv<18> > add_ln703_23_fu_521_p2;
    sc_signal< sc_lv<18> > add_ln703_28_fu_550_p2;
    sc_signal< sc_lv<18> > mul_ln1118_fu_585_p0;
    sc_signal< sc_lv<28> > sext_ln1118_fu_120_p1;
    sc_signal< sc_lv<10> > mul_ln1118_fu_585_p1;
    sc_signal< sc_lv<9> > mul_ln1118_9_fu_592_p1;
    sc_signal< sc_lv<18> > mul_ln1118_10_fu_599_p0;
    sc_signal< sc_lv<28> > sext_ln1118_12_fu_150_p1;
    sc_signal< sc_lv<13> > mul_ln1118_10_fu_599_p1;
    sc_signal< sc_lv<11> > mul_ln1118_11_fu_606_p1;
    sc_signal< sc_lv<18> > mul_ln1118_13_fu_613_p0;
    sc_signal< sc_lv<28> > sext_ln1118_10_fu_133_p1;
    sc_signal< sc_lv<11> > mul_ln1118_13_fu_613_p1;
    sc_signal< sc_lv<18> > mul_ln1118_14_fu_620_p0;
    sc_signal< sc_lv<12> > mul_ln1118_14_fu_620_p1;
    sc_signal< sc_lv<18> > mul_ln1118_17_fu_627_p0;
    sc_signal< sc_lv<11> > mul_ln1118_17_fu_627_p1;
    sc_signal< sc_lv<18> > mul_ln1118_18_fu_634_p0;
    sc_signal< sc_lv<11> > mul_ln1118_18_fu_634_p1;
    sc_signal< sc_lv<18> > mul_ln1118_19_fu_641_p0;
    sc_signal< sc_lv<12> > mul_ln1118_19_fu_641_p1;
    sc_signal< sc_lv<18> > mul_ln1118_22_fu_648_p0;
    sc_signal< sc_lv<12> > mul_ln1118_22_fu_648_p1;
    sc_signal< sc_lv<18> > mul_ln1118_23_fu_655_p0;
    sc_signal< sc_lv<13> > mul_ln1118_23_fu_655_p1;
    sc_signal< sc_lv<18> > mul_ln1118_24_fu_662_p0;
    sc_signal< sc_lv<12> > mul_ln1118_24_fu_662_p1;
    sc_signal< sc_lv<18> > mul_ln1118_27_fu_669_p0;
    sc_signal< sc_lv<12> > mul_ln1118_27_fu_669_p1;
    sc_signal< sc_lv<18> > mul_ln1118_28_fu_676_p0;
    sc_signal< sc_lv<11> > mul_ln1118_28_fu_676_p1;
    sc_signal< sc_lv<18> > mul_ln1118_29_fu_683_p0;
    sc_signal< sc_lv<12> > mul_ln1118_29_fu_683_p1;
    sc_signal< sc_lv<9> > mul_ln1118_30_fu_690_p1;
    sc_signal< sc_lv<18> > mul_ln1118_12_fu_697_p0;
    sc_signal< sc_lv<28> > sext_ln1118_15_fu_391_p1;
    sc_signal< sc_lv<12> > mul_ln1118_12_fu_697_p1;
    sc_signal< sc_lv<18> > mul_ln1118_15_fu_704_p0;
    sc_signal< sc_lv<11> > mul_ln1118_15_fu_704_p1;
    sc_signal< sc_lv<18> > mul_ln1118_16_fu_710_p0;
    sc_signal< sc_lv<11> > mul_ln1118_16_fu_710_p1;
    sc_signal< sc_lv<18> > mul_ln1118_20_fu_717_p0;
    sc_signal< sc_lv<10> > mul_ln1118_20_fu_717_p1;
    sc_signal< sc_lv<18> > mul_ln1118_21_fu_723_p0;
    sc_signal< sc_lv<12> > mul_ln1118_21_fu_723_p1;
    sc_signal< sc_lv<18> > mul_ln1118_25_fu_730_p0;
    sc_signal< sc_lv<12> > mul_ln1118_25_fu_730_p1;
    sc_signal< sc_lv<18> > mul_ln1118_26_fu_736_p0;
    sc_signal< sc_lv<13> > mul_ln1118_26_fu_736_p1;
    sc_signal< sc_lv<18> > mul_ln1118_31_fu_743_p0;
    sc_signal< sc_lv<11> > mul_ln1118_31_fu_743_p1;
    sc_signal< sc_lv<18> > ap_return_0_preg;
    sc_signal< sc_lv<18> > ap_return_1_preg;
    sc_signal< sc_lv<18> > ap_return_2_preg;
    sc_signal< sc_lv<18> > ap_return_3_preg;
    sc_signal< sc_lv<18> > ap_return_4_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<18> ap_const_lv18_D0;
    static const sc_lv<18> ap_const_lv18_25A;
    static const sc_lv<18> ap_const_lv18_C9;
    static const sc_lv<18> ap_const_lv18_3FF34;
    static const sc_lv<18> ap_const_lv18_18D;
    static const sc_lv<28> ap_const_lv28_FFFFE74;
    static const sc_lv<27> ap_const_lv27_7FFFF1B;
    static const sc_lv<28> ap_const_lv28_922;
    static const sc_lv<28> ap_const_lv28_212;
    static const sc_lv<28> ap_const_lv28_FFFFC90;
    static const sc_lv<28> ap_const_lv28_FFFFA68;
    static const sc_lv<28> ap_const_lv28_FFFFD78;
    static const sc_lv<28> ap_const_lv28_2EE;
    static const sc_lv<28> ap_const_lv28_661;
    static const sc_lv<28> ap_const_lv28_445;
    static const sc_lv<28> ap_const_lv28_CD0;
    static const sc_lv<28> ap_const_lv28_FFFFB64;
    static const sc_lv<28> ap_const_lv28_6DF;
    static const sc_lv<28> ap_const_lv28_FFFFCBA;
    static const sc_lv<28> ap_const_lv28_FFFFA9A;
    static const sc_lv<27> ap_const_lv27_B2;
    static const sc_lv<28> ap_const_lv28_62E;
    static const sc_lv<28> ap_const_lv28_274;
    static const sc_lv<28> ap_const_lv28_FFFFC21;
    static const sc_lv<28> ap_const_lv28_14F;
    static const sc_lv<28> ap_const_lv28_766;
    static const sc_lv<28> ap_const_lv28_443;
    static const sc_lv<28> ap_const_lv28_FFFF6A3;
    static const sc_lv<28> ap_const_lv28_FFFFD69;
    static const sc_lv<18> ap_const_lv18_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1118_fu_216_p2();
    void thread_add_ln703_10_fu_256_p2();
    void thread_add_ln703_11_fu_439_p2();
    void thread_add_ln703_12_fu_445_p2();
    void thread_add_ln703_13_fu_451_p2();
    void thread_add_ln703_14_fu_289_p2();
    void thread_add_ln703_15_fu_295_p2();
    void thread_add_ln703_16_fu_474_p2();
    void thread_add_ln703_17_fu_480_p2();
    void thread_add_ln703_18_fu_486_p2();
    void thread_add_ln703_19_fu_328_p2();
    void thread_add_ln703_20_fu_334_p2();
    void thread_add_ln703_21_fu_509_p2();
    void thread_add_ln703_22_fu_515_p2();
    void thread_add_ln703_23_fu_521_p2();
    void thread_add_ln703_24_fu_376_p2();
    void thread_add_ln703_25_fu_382_p2();
    void thread_add_ln703_26_fu_538_p2();
    void thread_add_ln703_27_fu_544_p2();
    void thread_add_ln703_28_fu_550_p2();
    void thread_add_ln703_5_fu_186_p2();
    void thread_add_ln703_6_fu_404_p2();
    void thread_add_ln703_7_fu_410_p2();
    void thread_add_ln703_8_fu_416_p2();
    void thread_add_ln703_9_fu_250_p2();
    void thread_add_ln703_fu_180_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_mul_ln1118_10_fu_599_p0();
    void thread_mul_ln1118_10_fu_599_p1();
    void thread_mul_ln1118_11_fu_606_p1();
    void thread_mul_ln1118_12_fu_697_p0();
    void thread_mul_ln1118_12_fu_697_p1();
    void thread_mul_ln1118_13_fu_613_p0();
    void thread_mul_ln1118_13_fu_613_p1();
    void thread_mul_ln1118_14_fu_620_p0();
    void thread_mul_ln1118_14_fu_620_p1();
    void thread_mul_ln1118_15_fu_704_p0();
    void thread_mul_ln1118_15_fu_704_p1();
    void thread_mul_ln1118_16_fu_710_p0();
    void thread_mul_ln1118_16_fu_710_p1();
    void thread_mul_ln1118_17_fu_627_p0();
    void thread_mul_ln1118_17_fu_627_p1();
    void thread_mul_ln1118_18_fu_634_p0();
    void thread_mul_ln1118_18_fu_634_p1();
    void thread_mul_ln1118_19_fu_641_p0();
    void thread_mul_ln1118_19_fu_641_p1();
    void thread_mul_ln1118_20_fu_717_p0();
    void thread_mul_ln1118_20_fu_717_p1();
    void thread_mul_ln1118_21_fu_723_p0();
    void thread_mul_ln1118_21_fu_723_p1();
    void thread_mul_ln1118_22_fu_648_p0();
    void thread_mul_ln1118_22_fu_648_p1();
    void thread_mul_ln1118_23_fu_655_p0();
    void thread_mul_ln1118_23_fu_655_p1();
    void thread_mul_ln1118_24_fu_662_p0();
    void thread_mul_ln1118_24_fu_662_p1();
    void thread_mul_ln1118_25_fu_730_p0();
    void thread_mul_ln1118_25_fu_730_p1();
    void thread_mul_ln1118_26_fu_736_p0();
    void thread_mul_ln1118_26_fu_736_p1();
    void thread_mul_ln1118_27_fu_669_p0();
    void thread_mul_ln1118_27_fu_669_p1();
    void thread_mul_ln1118_28_fu_676_p0();
    void thread_mul_ln1118_28_fu_676_p1();
    void thread_mul_ln1118_29_fu_683_p0();
    void thread_mul_ln1118_29_fu_683_p1();
    void thread_mul_ln1118_30_fu_690_p1();
    void thread_mul_ln1118_31_fu_743_p0();
    void thread_mul_ln1118_31_fu_743_p1();
    void thread_mul_ln1118_9_fu_592_p1();
    void thread_mul_ln1118_fu_585_p0();
    void thread_mul_ln1118_fu_585_p1();
    void thread_sext_ln1118_10_fu_133_p0();
    void thread_sext_ln1118_10_fu_133_p1();
    void thread_sext_ln1118_12_fu_150_p1();
    void thread_sext_ln1118_14_fu_167_p0();
    void thread_sext_ln1118_14_fu_167_p1();
    void thread_sext_ln1118_15_fu_391_p1();
    void thread_sext_ln1118_16_fu_200_p1();
    void thread_sext_ln1118_17_fu_212_p1();
    void thread_sext_ln1118_fu_120_p0();
    void thread_sext_ln1118_fu_120_p1();
    void thread_sext_ln708_1_fu_526_p1();
    void thread_sext_ln708_fu_388_p1();
    void thread_shl_ln1118_s_fu_204_p1();
    void thread_shl_ln1118_s_fu_204_p3();
    void thread_shl_ln_fu_192_p1();
    void thread_shl_ln_fu_192_p3();
    void thread_trunc_ln708_10_fu_271_p4();
    void thread_trunc_ln708_11_fu_280_p4();
    void thread_trunc_ln708_12_fu_456_p4();
    void thread_trunc_ln708_13_fu_465_p4();
    void thread_trunc_ln708_14_fu_301_p4();
    void thread_trunc_ln708_15_fu_310_p4();
    void thread_trunc_ln708_16_fu_319_p4();
    void thread_trunc_ln708_17_fu_491_p4();
    void thread_trunc_ln708_18_fu_500_p4();
    void thread_trunc_ln708_19_fu_340_p4();
    void thread_trunc_ln708_1_fu_421_p4();
    void thread_trunc_ln708_20_fu_349_p4();
    void thread_trunc_ln708_21_fu_358_p4();
    void thread_trunc_ln708_23_fu_529_p4();
    void thread_trunc_ln708_2_fu_430_p4();
    void thread_trunc_ln708_3_fu_262_p4();
    void thread_trunc_ln708_4_fu_154_p4();
    void thread_trunc_ln708_5_fu_171_p4();
    void thread_trunc_ln708_6_fu_395_p4();
    void thread_trunc_ln708_7_fu_222_p4();
    void thread_trunc_ln708_8_fu_232_p4();
    void thread_trunc_ln708_9_fu_241_p4();
    void thread_trunc_ln_fu_124_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
