{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09989,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00010921,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000412825,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 5.35119e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000412825,
	"finish__design__instance__count__class:timing_repair_buffer": 4,
	"finish__design__instance__area__class:timing_repair_buffer": 3.192,
	"finish__design__instance__count__class:sequential_cell": 3,
	"finish__design__instance__area__class:sequential_cell": 11.704,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2.128,
	"finish__design__instance__count": 9,
	"finish__design__instance__area": 17.024,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.523163,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.935918,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.926474,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 4.34374e-06,
	"finish__power__switching__total": 9.0576e-07,
	"finish__power__leakage__total": 3.33593e-07,
	"finish__power__total": 5.58309e-06,
	"finish__design__io": 4,
	"finish__design__die__area": 2769.92,
	"finish__design__core__area": 2467.15,
	"finish__design__instance__count": 79,
	"finish__design__instance__area": 35.644,
	"finish__design__instance__count__stdcell": 79,
	"finish__design__instance__area__stdcell": 35.644,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0144474,
	"finish__design__instance__utilization__stdcell": 0.0144474,
	"finish__design__rows": 35,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 35,
	"finish__design__sites": 9275,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 9275,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}