vendor_name = ModelSim
source_file = 1, C:/Prj/keyboard/test.vhd
source_file = 1, C:/Prj/keyboard/db/test.cbx.xml
source_file = 1, c:/altera/12.0sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/12.0sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/12.0sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/12.0sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = test
instance = comp, \vkey[5]\, vkey[5], test, 1
instance = comp, \Mux2~2\, Mux2~2, test, 1
instance = comp, \reg[5]\, reg[5], test, 1
instance = comp, \Equal0~6\, Equal0~6, test, 1
instance = comp, \reg[5]~6\, reg[5]~6, test, 1
instance = comp, \count[3]~14\, count[3]~14, test, 1
instance = comp, \count[1]~15\, count[1]~15, test, 1
instance = comp, \clk~input\, clk~input, test, 1
instance = comp, \vkey[5]~feeder\, vkey[5]~feeder, test, 1
instance = comp, \seg1[0]~output\, seg1[0]~output, test, 1
instance = comp, \seg1[1]~output\, seg1[1]~output, test, 1
instance = comp, \seg1[2]~output\, seg1[2]~output, test, 1
instance = comp, \seg1[3]~output\, seg1[3]~output, test, 1
instance = comp, \seg1[4]~output\, seg1[4]~output, test, 1
instance = comp, \seg1[5]~output\, seg1[5]~output, test, 1
instance = comp, \seg1[6]~output\, seg1[6]~output, test, 1
instance = comp, \seg1[7]~output\, seg1[7]~output, test, 1
instance = comp, \seg2[0]~output\, seg2[0]~output, test, 1
instance = comp, \seg2[1]~output\, seg2[1]~output, test, 1
instance = comp, \seg2[2]~output\, seg2[2]~output, test, 1
instance = comp, \seg2[3]~output\, seg2[3]~output, test, 1
instance = comp, \seg2[4]~output\, seg2[4]~output, test, 1
instance = comp, \seg2[5]~output\, seg2[5]~output, test, 1
instance = comp, \seg2[6]~output\, seg2[6]~output, test, 1
instance = comp, \seg2[7]~output\, seg2[7]~output, test, 1
instance = comp, \seg3[0]~output\, seg3[0]~output, test, 1
instance = comp, \seg3[1]~output\, seg3[1]~output, test, 1
instance = comp, \seg3[2]~output\, seg3[2]~output, test, 1
instance = comp, \seg3[3]~output\, seg3[3]~output, test, 1
instance = comp, \seg3[4]~output\, seg3[4]~output, test, 1
instance = comp, \seg3[5]~output\, seg3[5]~output, test, 1
instance = comp, \seg3[6]~output\, seg3[6]~output, test, 1
instance = comp, \seg3[7]~output\, seg3[7]~output, test, 1
instance = comp, \seg4[0]~output\, seg4[0]~output, test, 1
instance = comp, \seg4[1]~output\, seg4[1]~output, test, 1
instance = comp, \seg4[2]~output\, seg4[2]~output, test, 1
instance = comp, \seg4[3]~output\, seg4[3]~output, test, 1
instance = comp, \seg4[4]~output\, seg4[4]~output, test, 1
instance = comp, \seg4[5]~output\, seg4[5]~output, test, 1
instance = comp, \seg4[6]~output\, seg4[6]~output, test, 1
instance = comp, \seg4[7]~output\, seg4[7]~output, test, 1
instance = comp, \key~input\, key~input, test, 1
instance = comp, \count[2]~13\, count[2]~13, test, 1
instance = comp, \reset~input\, reset~input, test, 1
instance = comp, \count[2]\, count[2], test, 1
instance = comp, \count~8\, count~8, test, 1
instance = comp, \count~9\, count~9, test, 1
instance = comp, \count[0]~10\, count[0]~10, test, 1
instance = comp, \count[0]\, count[0], test, 1
instance = comp, \count[1]~11\, count[1]~11, test, 1
instance = comp, \count[1]\, count[1], test, 1
instance = comp, \LessThan0~0\, LessThan0~0, test, 1
instance = comp, \count[3]~12\, count[3]~12, test, 1
instance = comp, \count[3]\, count[3], test, 1
instance = comp, \Equal0~1\, Equal0~1, test, 1
instance = comp, \reg[2]~1\, reg[2]~1, test, 1
instance = comp, \reg[2]\, reg[2], test, 1
instance = comp, \vkey[2]~feeder\, vkey[2]~feeder, test, 1
instance = comp, \vkey[7]~0\, vkey[7]~0, test, 1
instance = comp, \vkey[7]~1\, vkey[7]~1, test, 1
instance = comp, \vkey[2]\, vkey[2], test, 1
instance = comp, \Equal0~3\, Equal0~3, test, 1
instance = comp, \reg[4]~3\, reg[4]~3, test, 1
instance = comp, \reg[4]\, reg[4], test, 1
instance = comp, \vkey[4]~feeder\, vkey[4]~feeder, test, 1
instance = comp, \vkey[4]\, vkey[4], test, 1
instance = comp, \Equal0~2\, Equal0~2, test, 1
instance = comp, \reg[3]~2\, reg[3]~2, test, 1
instance = comp, \reg[3]\, reg[3], test, 1
instance = comp, \vkey[3]~feeder\, vkey[3]~feeder, test, 1
instance = comp, \vkey[3]\, vkey[3], test, 1
instance = comp, \Mux11~0\, Mux11~0, test, 1
instance = comp, \Equal0~0\, Equal0~0, test, 1
instance = comp, \reg[6]~0\, reg[6]~0, test, 1
instance = comp, \reg[6]\, reg[6], test, 1
instance = comp, \vkey[6]\, vkey[6], test, 1
instance = comp, \Mux11~1\, Mux11~1, test, 1
instance = comp, \Equal0~4\, Equal0~4, test, 1
instance = comp, \reg[0]~4\, reg[0]~4, test, 1
instance = comp, \reg[0]\, reg[0], test, 1
instance = comp, \vkey[0]~feeder\, vkey[0]~feeder, test, 1
instance = comp, \vkey[0]\, vkey[0], test, 1
instance = comp, \Equal0~5\, Equal0~5, test, 1
instance = comp, \reg[7]~5\, reg[7]~5, test, 1
instance = comp, \reg[7]\, reg[7], test, 1
instance = comp, \vkey[7]\, vkey[7], test, 1
instance = comp, \Mux2~0\, Mux2~0, test, 1
instance = comp, \Equal0~7\, Equal0~7, test, 1
instance = comp, \reg[1]~7\, reg[1]~7, test, 1
instance = comp, \reg[1]\, reg[1], test, 1
instance = comp, \vkey[1]~feeder\, vkey[1]~feeder, test, 1
instance = comp, \vkey[1]\, vkey[1], test, 1
instance = comp, \Mux2~1\, Mux2~1, test, 1
instance = comp, \Mux2~3\, Mux2~3, test, 1
instance = comp, \Mux2~3clkctrl\, Mux2~3clkctrl, test, 1
instance = comp, \digit[3]\, digit[3], test, 1
instance = comp, \Mux3~0\, Mux3~0, test, 1
instance = comp, \Mux3~1\, Mux3~1, test, 1
instance = comp, \digit[0]\, digit[0], test, 1
instance = comp, \Mux1~0\, Mux1~0, test, 1
instance = comp, \Mux1~1\, Mux1~1, test, 1
instance = comp, \digit[1]\, digit[1], test, 1
instance = comp, \Mux0~0\, Mux0~0, test, 1
instance = comp, \Mux0~1\, Mux0~1, test, 1
instance = comp, \digit[2]\, digit[2], test, 1
instance = comp, \Mux10~0\, Mux10~0, test, 1
instance = comp, \Mux9~0\, Mux9~0, test, 1
instance = comp, \Mux8~0\, Mux8~0, test, 1
instance = comp, \Mux7~0\, Mux7~0, test, 1
instance = comp, \Mux6~0\, Mux6~0, test, 1
instance = comp, \Mux5~0\, Mux5~0, test, 1
instance = comp, \Mux4~0\, Mux4~0, test, 1
