#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26e7db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2701070 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x26ebbb0 .functor NOT 1, L_0x2732690, C4<0>, C4<0>, C4<0>;
L_0x26ec970 .functor XOR 9, L_0x2732380, L_0x27324b0, C4<000000000>, C4<000000000>;
L_0x2701d60 .functor XOR 9, L_0x26ec970, L_0x2732550, C4<000000000>, C4<000000000>;
v0x2730500_0 .net *"_ivl_10", 8 0, L_0x2732550;  1 drivers
v0x2730600_0 .net *"_ivl_12", 8 0, L_0x2701d60;  1 drivers
v0x27306e0_0 .net *"_ivl_2", 8 0, L_0x2732250;  1 drivers
v0x27307a0_0 .net *"_ivl_4", 8 0, L_0x2732380;  1 drivers
v0x2730880_0 .net *"_ivl_6", 8 0, L_0x27324b0;  1 drivers
v0x27309b0_0 .net *"_ivl_8", 8 0, L_0x26ec970;  1 drivers
v0x2730a90_0 .net "a", 7 0, v0x272f640_0;  1 drivers
v0x2730b50_0 .net "b", 7 0, v0x272f700_0;  1 drivers
v0x2730c10_0 .var "clk", 0 0;
v0x2730d40_0 .net "overflow_dut", 0 0, L_0x2732110;  1 drivers
v0x2730de0_0 .net "overflow_ref", 0 0, L_0x26ec600;  1 drivers
v0x2730eb0_0 .net "s_dut", 7 0, L_0x2732020;  1 drivers
v0x2730f80_0 .net "s_ref", 7 0, L_0x2731880;  1 drivers
v0x2731050_0 .var/2u "stats1", 223 0;
v0x27310f0_0 .var/2u "strobe", 0 0;
v0x2731190_0 .net "tb_match", 0 0, L_0x2732690;  1 drivers
v0x2731250_0 .net "tb_mismatch", 0 0, L_0x26ebbb0;  1 drivers
v0x2731310_0 .net "wavedrom_enable", 0 0, v0x272f840_0;  1 drivers
v0x27313e0_0 .net "wavedrom_title", 511 0, v0x272f8e0_0;  1 drivers
L_0x2732250 .concat [ 1 8 0 0], L_0x26ec600, L_0x2731880;
L_0x2732380 .concat [ 1 8 0 0], L_0x26ec600, L_0x2731880;
L_0x27324b0 .concat [ 1 8 0 0], L_0x2732110, L_0x2732020;
L_0x2732550 .concat [ 1 8 0 0], L_0x26ec600, L_0x2731880;
L_0x2732690 .cmp/eeq 9, L_0x2732250, L_0x2701d60;
S_0x2701200 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x2701070;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x26ebf20 .functor XOR 1, L_0x27319f0, L_0x2731a90, C4<0>, C4<0>;
L_0x26ec290 .functor XOR 1, L_0x2731d00, L_0x2731df0, C4<0>, C4<0>;
L_0x26ec600 .functor AND 1, L_0x2731c10, L_0x26ec290, C4<1>, C4<1>;
v0x26eb5c0_0 .net *"_ivl_0", 8 0, L_0x2731510;  1 drivers
v0x26eb950_0 .net *"_ivl_13", 0 0, L_0x27319f0;  1 drivers
v0x26ebcc0_0 .net *"_ivl_15", 0 0, L_0x2731a90;  1 drivers
v0x26ec030_0 .net *"_ivl_16", 0 0, L_0x26ebf20;  1 drivers
v0x26ec3a0_0 .net *"_ivl_19", 0 0, L_0x2731c10;  1 drivers
v0x26ec710_0 .net *"_ivl_21", 0 0, L_0x2731d00;  1 drivers
v0x26eca80_0 .net *"_ivl_23", 0 0, L_0x2731df0;  1 drivers
v0x272e5d0_0 .net *"_ivl_24", 0 0, L_0x26ec290;  1 drivers
L_0x7f5cdf369018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x272e690_0 .net *"_ivl_3", 0 0, L_0x7f5cdf369018;  1 drivers
v0x272e800_0 .net *"_ivl_4", 8 0, L_0x2731610;  1 drivers
L_0x7f5cdf369060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x272e8e0_0 .net *"_ivl_7", 0 0, L_0x7f5cdf369060;  1 drivers
v0x272e9c0_0 .net "a", 7 0, v0x272f640_0;  alias, 1 drivers
v0x272eaa0_0 .net "b", 7 0, v0x272f700_0;  alias, 1 drivers
v0x272eb80_0 .net "overflow", 0 0, L_0x26ec600;  alias, 1 drivers
v0x272ec40_0 .net "s", 7 0, L_0x2731880;  alias, 1 drivers
v0x272ed20_0 .net "sum", 8 0, L_0x2731790;  1 drivers
L_0x2731510 .concat [ 8 1 0 0], v0x272f640_0, L_0x7f5cdf369018;
L_0x2731610 .concat [ 8 1 0 0], v0x272f700_0, L_0x7f5cdf369060;
L_0x2731790 .arith/sum 9, L_0x2731510, L_0x2731610;
L_0x2731880 .part L_0x2731790, 0, 8;
L_0x27319f0 .part v0x272f640_0, 7, 1;
L_0x2731a90 .part v0x272f700_0, 7, 1;
L_0x2731c10 .reduce/nor L_0x26ebf20;
L_0x2731d00 .part v0x272f640_0, 7, 1;
L_0x2731df0 .part L_0x2731880, 7, 1;
S_0x272ee80 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x2701070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x272f640_0 .var "a", 7 0;
v0x272f700_0 .var "b", 7 0;
v0x272f7a0_0 .net "clk", 0 0, v0x2730c10_0;  1 drivers
v0x272f840_0 .var "wavedrom_enable", 0 0;
v0x272f8e0_0 .var "wavedrom_title", 511 0;
E_0x26fa760/0 .event negedge, v0x272f7a0_0;
E_0x26fa760/1 .event posedge, v0x272f7a0_0;
E_0x26fa760 .event/or E_0x26fa760/0, E_0x26fa760/1;
E_0x26fa4a0 .event negedge, v0x272f7a0_0;
E_0x26fac70 .event posedge, v0x272f7a0_0;
S_0x272f140 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x272ee80;
 .timescale -12 -12;
v0x272f340_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x272f440 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x272ee80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x272fab0 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x2701070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
v0x272fd70_0 .net "a", 7 0, v0x272f640_0;  alias, 1 drivers
v0x272fea0_0 .net "b", 7 0, v0x272f700_0;  alias, 1 drivers
v0x272ffb0_0 .net "overflow", 0 0, L_0x2732110;  alias, 1 drivers
v0x2730050_0 .net "s", 7 0, L_0x2732020;  alias, 1 drivers
v0x2730130_0 .var "sum", 8 0;
E_0x26e49f0 .event anyedge, v0x272e9c0_0, v0x272eaa0_0;
L_0x2732020 .part v0x2730130_0, 0, 8;
L_0x2732110 .part v0x2730130_0, 8, 1;
S_0x27302e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x2701070;
 .timescale -12 -12;
E_0x2710260 .event anyedge, v0x27310f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27310f0_0;
    %nor/r;
    %assign/vec4 v0x27310f0_0, 0;
    %wait E_0x2710260;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x272ee80;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x272f700_0, 0;
    %assign/vec4 v0x272f640_0, 0;
    %wait E_0x26fa4a0;
    %wait E_0x26fac70;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x272f700_0, 0;
    %assign/vec4 v0x272f640_0, 0;
    %wait E_0x26fac70;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x272f700_0, 0;
    %assign/vec4 v0x272f640_0, 0;
    %wait E_0x26fac70;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x272f700_0, 0;
    %assign/vec4 v0x272f640_0, 0;
    %wait E_0x26fac70;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x272f700_0, 0;
    %assign/vec4 v0x272f640_0, 0;
    %wait E_0x26fac70;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x272f700_0, 0;
    %assign/vec4 v0x272f640_0, 0;
    %wait E_0x26fac70;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x272f700_0, 0;
    %assign/vec4 v0x272f640_0, 0;
    %wait E_0x26fac70;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x272f700_0, 0;
    %assign/vec4 v0x272f640_0, 0;
    %wait E_0x26fa4a0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x272f440;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26fa760;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x272f700_0, 0;
    %assign/vec4 v0x272f640_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x272fab0;
T_4 ;
    %wait E_0x26e49f0;
    %load/vec4 v0x272fd70_0;
    %pad/u 9;
    %load/vec4 v0x272fea0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x2730130_0, 0, 9;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2701070;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2730c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27310f0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x2701070;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x2730c10_0;
    %inv;
    %store/vec4 v0x2730c10_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x2701070;
T_7 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x272f7a0_0, v0x2731250_0, v0x2730a90_0, v0x2730b50_0, v0x2730f80_0, v0x2730eb0_0, v0x2730de0_0, v0x2730d40_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x2701070;
T_8 ;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_8.1 ;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_8.3 ;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2731050_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x2701070;
T_9 ;
    %wait E_0x26fa760;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2731050_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731050_0, 4, 32;
    %load/vec4 v0x2731190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731050_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2731050_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731050_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x2730f80_0;
    %load/vec4 v0x2730f80_0;
    %load/vec4 v0x2730eb0_0;
    %xor;
    %load/vec4 v0x2730f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731050_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731050_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x2730de0_0;
    %load/vec4 v0x2730de0_0;
    %load/vec4 v0x2730d40_0;
    %xor;
    %load/vec4 v0x2730de0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731050_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x2731050_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731050_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2014_q1c/iter0/response1/top_module.sv";
