#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f056089fe60 .scope module, "datapath_tb" "datapath_tb" 2 18;
 .timescale -9 -12;
v0x5f05608c1e10_0 .var "A", 31 0;
v0x5f05608c1ef0_0 .var "B", 31 0;
v0x5f05608c1fc0_0 .net "alu_ctrl", 3 0, v0x5f05608a14c0_0;  1 drivers
v0x5f05608c2090_0 .net "alu_op", 1 0, v0x5f05608c08b0_0;  1 drivers
v0x5f05608c2180_0 .net "alu_src", 0 0, v0x5f05608c09c0_0;  1 drivers
v0x5f05608c2270_0 .net "branch", 0 0, v0x5f05608c0a60_0;  1 drivers
v0x5f05608c2310_0 .var "clk", 0 0;
v0x5f05608c23b0_0 .var/i "failedTests", 31 0;
v0x5f05608c2470_0 .var "instruction", 31 0;
v0x5f05608c25e0_0 .net "mem_read", 0 0, v0x5f05608c0c10_0;  1 drivers
v0x5f05608c2680_0 .net "mem_to_reg", 0 0, v0x5f05608c0d20_0;  1 drivers
v0x5f05608c2750_0 .net "mem_write", 0 0, v0x5f05608c0de0_0;  1 drivers
v0x5f05608c2820_0 .net "reg_dst", 0 0, v0x5f05608c0ea0_0;  1 drivers
v0x5f05608c28f0_0 .net "reg_write", 0 0, v0x5f05608c0f60_0;  1 drivers
v0x5f05608c29c0_0 .net "result", 31 0, v0x5f05608c0310_0;  1 drivers
v0x5f05608c2a90_0 .var/i "totalTests", 31 0;
v0x5f05608c2b30_0 .net "zero", 0 0, v0x5f05608c03d0_0;  1 drivers
E_0x5f0560877530 .event posedge, v0x5f05608c2310_0;
L_0x5f05608c2c00 .part v0x5f05608c2470_0, 26, 6;
L_0x5f05608c2d00 .part v0x5f05608c2470_0, 0, 6;
S_0x5f05608a12e0 .scope module, "alu_control_uut" "alu_control" 2 63, 3 43 0, S_0x5f056089fe60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x5f05608a14c0_0 .var "alu_control", 3 0;
v0x5f05608bfc70_0 .net "alu_op", 1 0, v0x5f05608c08b0_0;  alias, 1 drivers
v0x5f05608bfd50_0 .net "funct", 5 0, L_0x5f05608c2d00;  1 drivers
E_0x5f0560876a70 .event anyedge, v0x5f05608bfd50_0, v0x5f05608bfc70_0;
S_0x5f05608bfe90 .scope module, "alu_uut" "alu" 2 69, 4 39 0, S_0x5f056089fe60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5f05608c0090_0 .net "A", 31 0, v0x5f05608c1e10_0;  1 drivers
v0x5f05608c0190_0 .net "B", 31 0, v0x5f05608c1ef0_0;  1 drivers
v0x5f05608c0270_0 .net "alu_control", 3 0, v0x5f05608a14c0_0;  alias, 1 drivers
v0x5f05608c0310_0 .var "result", 31 0;
v0x5f05608c03d0_0 .var "zero", 0 0;
E_0x5f0560877d40 .event anyedge, v0x5f05608c0190_0, v0x5f05608c0090_0, v0x5f05608a14c0_0;
S_0x5f05608c0580 .scope module, "control_uut" "control" 2 51, 5 26 0, S_0x5f056089fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x5f05608c08b0_0 .var "alu_op", 1 0;
v0x5f05608c09c0_0 .var "alu_src", 0 0;
v0x5f05608c0a60_0 .var "branch", 0 0;
v0x5f05608c0b30_0 .net "instr_op", 5 0, L_0x5f05608c2c00;  1 drivers
v0x5f05608c0c10_0 .var "mem_read", 0 0;
v0x5f05608c0d20_0 .var "mem_to_reg", 0 0;
v0x5f05608c0de0_0 .var "mem_write", 0 0;
v0x5f05608c0ea0_0 .var "reg_dst", 0 0;
v0x5f05608c0f60_0 .var "reg_write", 0 0;
E_0x5f0560877860 .event anyedge, v0x5f05608c0b30_0;
S_0x5f05608c1140 .scope task, "test_case" "test_case" 2 88, 2 88 0, S_0x5f056089fe60;
 .timescale -9 -12;
v0x5f05608c12d0_0 .var "A_val", 31 0;
v0x5f05608c13d0_0 .var "B_val", 31 0;
v0x5f05608c14b0_0 .var "alu_op_val", 1 0;
v0x5f05608c1570_0 .var "alu_src_val", 0 0;
v0x5f05608c1630_0 .var "branch_val", 0 0;
v0x5f05608c1740_0 .var "instruction_val", 31 0;
v0x5f05608c1820_0 .var "mem_read_val", 0 0;
v0x5f05608c18e0_0 .var "mem_to_reg_val", 0 0;
v0x5f05608c19a0_0 .var "mem_write_val", 0 0;
v0x5f05608c1af0_0 .var "reg_dst_val", 0 0;
v0x5f05608c1bb0_0 .var "reg_write_val", 0 0;
v0x5f05608c1c70_0 .var "result_val", 31 0;
v0x5f05608c1d50_0 .var "zero_val", 0 0;
TD_datapath_tb.test_case ;
    %load/vec4 v0x5f05608c2a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f05608c2a90_0, 0, 32;
    %load/vec4 v0x5f05608c1740_0;
    %store/vec4 v0x5f05608c2470_0, 0, 32;
    %load/vec4 v0x5f05608c12d0_0;
    %store/vec4 v0x5f05608c1e10_0, 0, 32;
    %load/vec4 v0x5f05608c13d0_0;
    %store/vec4 v0x5f05608c1ef0_0, 0, 32;
    %delay 100000, 0;
    %load/vec4 v0x5f05608c1c70_0;
    %load/vec4 v0x5f05608c29c0_0;
    %cmp/ne;
    %jmp/1 T_0.10, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5f05608c1d50_0;
    %load/vec4 v0x5f05608c2b30_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.10;
    %jmp/1 T_0.9, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5f05608c1af0_0;
    %load/vec4 v0x5f05608c2820_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.9;
    %jmp/1 T_0.8, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5f05608c1630_0;
    %load/vec4 v0x5f05608c2270_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.8;
    %jmp/1 T_0.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5f05608c1820_0;
    %load/vec4 v0x5f05608c25e0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.7;
    %jmp/1 T_0.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5f05608c18e0_0;
    %load/vec4 v0x5f05608c2680_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.6;
    %jmp/1 T_0.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5f05608c14b0_0;
    %load/vec4 v0x5f05608c2090_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.5;
    %jmp/1 T_0.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5f05608c19a0_0;
    %load/vec4 v0x5f05608c2750_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.4;
    %jmp/1 T_0.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5f05608c1570_0;
    %load/vec4 v0x5f05608c2180_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.3;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5f05608c1bb0_0;
    %load/vec4 v0x5f05608c28f0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 120 "$write", "\012failed - expected: zero = %b, result = %h, reg_dst = %b, branch = %b, mem_read = %b, mem_to_reg = %b, alu_op = %b, mem_write = %b, alu_src = %b, reg_write = %b", v0x5f05608c1d50_0, v0x5f05608c1c70_0, v0x5f05608c1af0_0, v0x5f05608c1630_0, v0x5f05608c1820_0, v0x5f05608c18e0_0, v0x5f05608c14b0_0, v0x5f05608c19a0_0, v0x5f05608c1570_0, v0x5f05608c1bb0_0 {0 0 0};
    %vpi_call 2 122 "$write", "\012       - actual  : zero = %b, result = %h, reg_dst = %b, branch = %b, mem_read = %b, mem_to_reg = %b, alu_op = %b, mem_write = %b, alu_src = %b, reg_write = %b\012", v0x5f05608c2b30_0, v0x5f05608c29c0_0, v0x5f05608c2820_0, v0x5f05608c2270_0, v0x5f05608c25e0_0, v0x5f05608c2680_0, v0x5f05608c2090_0, v0x5f05608c2750_0, v0x5f05608c2180_0, v0x5f05608c28f0_0 {0 0 0};
    %load/vec4 v0x5f05608c23b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f05608c23b0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 126 "$write", "passed\012" {0 0 0};
T_0.1 ;
    %delay 10000, 0;
    %end;
    .scope S_0x5f05608c0580;
T_1 ;
    %wait E_0x5f0560877860;
    %load/vec4 v0x5f05608c0b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c0ea0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c09c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c0d20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c0f60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c0c10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c0de0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c0a60_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5f05608c08b0_0, 0, 2;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c0ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c0f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0a60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f05608c08b0_0, 0, 2;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c09c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c0d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c0f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0a60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f05608c08b0_0, 0, 2;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c0ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c09c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c0d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c0de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0a60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f05608c08b0_0, 0, 2;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c0ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c09c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c0d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c0a60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5f05608c08b0_0, 0, 2;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c0f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c0a60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f05608c08b0_0, 0, 2;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5f05608a12e0;
T_2 ;
    %wait E_0x5f0560876a70;
    %load/vec4 v0x5f05608bfc70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5f05608a14c0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5f05608bfc70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5f05608a14c0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5f05608bfd50_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5f05608a14c0_0, 0, 4;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f05608a14c0_0, 0, 4;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5f05608a14c0_0, 0, 4;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5f05608a14c0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5f05608a14c0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5f05608a14c0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5f05608a14c0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5f05608bfe90;
T_3 ;
    %wait E_0x5f0560877d40;
    %load/vec4 v0x5f05608c0270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %load/vec4 v0x5f05608c0090_0;
    %load/vec4 v0x5f05608c0190_0;
    %add;
    %store/vec4 v0x5f05608c0310_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x5f05608c0090_0;
    %load/vec4 v0x5f05608c0190_0;
    %and;
    %store/vec4 v0x5f05608c0310_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x5f05608c0090_0;
    %load/vec4 v0x5f05608c0190_0;
    %or;
    %store/vec4 v0x5f05608c0310_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x5f05608c0090_0;
    %load/vec4 v0x5f05608c0190_0;
    %add;
    %store/vec4 v0x5f05608c0310_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x5f05608c0090_0;
    %load/vec4 v0x5f05608c0190_0;
    %sub;
    %store/vec4 v0x5f05608c0310_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x5f05608c0090_0;
    %load/vec4 v0x5f05608c0190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x5f05608c0310_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5f05608c0090_0;
    %load/vec4 v0x5f05608c0190_0;
    %or;
    %inv;
    %store/vec4 v0x5f05608c0310_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5f05608c0310_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0x5f05608c03d0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5f056089fe60;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f05608c23b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f05608c2a90_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x5f056089fe60;
T_5 ;
    %vpi_call 2 43 "$dumpfile", "lab03.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5f056089fe60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c2310_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c2310_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c2310_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c2310_0, 0, 1;
    %delay 50000, 0;
T_6.0 ;
    %load/vec4 v0x5f05608c2310_0;
    %inv;
    %store/vec4 v0x5f05608c2310_0, 0, 1;
    %delay 50000, 0;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x5f056089fe60;
T_7 ;
    %wait E_0x5f0560877530;
    %delay 10000, 0;
    %vpi_call 2 147 "$write", "\011Test Case 1: R-type (add) ..." {0 0 0};
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x5f05608c1740_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f05608c12d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f05608c13d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1d50_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f05608c1c70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c18e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f05608c14b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c19a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1bb0_0, 0, 1;
    %fork TD_datapath_tb.test_case, S_0x5f05608c1140;
    %join;
    %vpi_call 2 153 "$write", "\011Test Case 2: R-type (OR) ..." {0 0 0};
    %pushi/vec4 37, 0, 32;
    %store/vec4 v0x5f05608c1740_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f05608c12d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f05608c13d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1d50_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f05608c1c70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c18e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f05608c14b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c19a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1bb0_0, 0, 1;
    %fork TD_datapath_tb.test_case, S_0x5f05608c1140;
    %join;
    %vpi_call 2 156 "$write", "\011Test Case 3: R-type (ADD) ..." {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5f05608c1740_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f05608c12d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f05608c13d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1d50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f05608c1c70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c18e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f05608c14b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c19a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1bb0_0, 0, 1;
    %fork TD_datapath_tb.test_case, S_0x5f05608c1140;
    %join;
    %vpi_call 2 159 "$write", "\011Test Case 4: R-type (SUB) ..." {0 0 0};
    %pushi/vec4 34, 0, 32;
    %store/vec4 v0x5f05608c1740_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f05608c12d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f05608c13d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1d50_0, 0, 1;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x5f05608c1c70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c18e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f05608c14b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c19a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1bb0_0, 0, 1;
    %fork TD_datapath_tb.test_case, S_0x5f05608c1140;
    %join;
    %vpi_call 2 162 "$write", "\011Test Case 5: R-type (SLT) ..." {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x5f05608c1740_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f05608c12d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f05608c13d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1d50_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f05608c1c70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c18e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f05608c14b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c19a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1bb0_0, 0, 1;
    %fork TD_datapath_tb.test_case, S_0x5f05608c1140;
    %join;
    %vpi_call 2 165 "$write", "\011Test Case 6: R-type (SLTU) ..." {0 0 0};
    %pushi/vec4 39, 0, 32;
    %store/vec4 v0x5f05608c1740_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f05608c12d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f05608c13d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1d50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f05608c1c70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c18e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f05608c14b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c19a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1bb0_0, 0, 1;
    %fork TD_datapath_tb.test_case, S_0x5f05608c1140;
    %join;
    %vpi_call 2 168 "$write", "\011Test Case 7: ADDI ..." {0 0 0};
    %pushi/vec4 536870916, 0, 32;
    %store/vec4 v0x5f05608c1740_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0x5f05608c12d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f05608c13d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1d50_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f05608c1c70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c18e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f05608c14b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c19a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1bb0_0, 0, 1;
    %fork TD_datapath_tb.test_case, S_0x5f05608c1140;
    %join;
    %vpi_call 2 171 "$write", "\011Test Case 8: Load Word ..." {0 0 0};
    %pushi/vec4 2348810272, 0, 32;
    %store/vec4 v0x5f05608c1740_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x5f05608c12d0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5f05608c13d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1d50_0, 0, 1;
    %pushi/vec4 287, 0, 32;
    %store/vec4 v0x5f05608c1c70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c18e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f05608c14b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c19a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1bb0_0, 0, 1;
    %fork TD_datapath_tb.test_case, S_0x5f05608c1140;
    %join;
    %vpi_call 2 174 "$write", "\011Test Case 9: Store Word ..." {0 0 0};
    %pushi/vec4 2885681252, 0, 32;
    %store/vec4 v0x5f05608c1740_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x5f05608c12d0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5f05608c13d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1d50_0, 0, 1;
    %pushi/vec4 355, 0, 32;
    %store/vec4 v0x5f05608c1c70_0, 0, 32;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c1af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1820_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c18e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f05608c14b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c19a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1bb0_0, 0, 1;
    %fork TD_datapath_tb.test_case, S_0x5f05608c1140;
    %join;
    %vpi_call 2 177 "$write", "\011Test Case 10: Branch (BEQ or BNE) ..." {0 0 0};
    %pushi/vec4 268435493, 0, 32;
    %store/vec4 v0x5f05608c1740_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x5f05608c12d0_0, 0, 32;
    %pushi/vec4 37, 0, 32;
    %store/vec4 v0x5f05608c13d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1d50_0, 0, 1;
    %pushi/vec4 218, 0, 32;
    %store/vec4 v0x5f05608c1c70_0, 0, 32;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c1af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f05608c1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1820_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5f05608c18e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5f05608c14b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c19a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f05608c1bb0_0, 0, 1;
    %fork TD_datapath_tb.test_case, S_0x5f05608c1140;
    %join;
    %vpi_call 2 183 "$write", "\012--------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x5f05608c2a90_0;
    %load/vec4 v0x5f05608c23b0_0;
    %sub;
    %vpi_call 2 184 "$write", "\012Testing complete\012Passed %0d / %0d tests", S<0,vec4,s32>, v0x5f05608c2a90_0 {1 0 0};
    %vpi_call 2 185 "$write", "\012--------------------------------------------------------------\012" {0 0 0};
    %vpi_call 2 186 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "lab03_tb.v";
    "alu_control.v";
    "alu.v";
    "control.v";
