$date
	Sat Aug 31 13:37:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y0 $end
$var reg 1 % A $end
$var reg 1 & B $end
$scope module uut $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 $ Y0 $end
$var wire 1 # Y1 $end
$var wire 1 " Y2 $end
$var wire 1 ! Y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
1$
0#
0"
0!
$end
#5
0$
1#
1&
#10
1"
0#
0&
1%
#15
0"
1!
1&
