<module name="NAVSS0_MODSS_INTA_1_VIRT_ALIAS_9_MODSS_INTA1_CFG_INTR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VIRT_ALIAS_9_MODSS_INTA1__CFG__INTR_ENABLE_SET" acronym="VIRT_ALIAS_9_MODSS_INTA1__CFG__INTR_ENABLE_SET" offset="0x0" width="64" description="">
		<bitfield id="INTR_ENABLE" width="64" begin="63" end="0" resetval="0x0" description="Interrupt enable set value.  On writes, set bits will cause corresponding bits in the internal interrupt enable register to be set.  Reads will reflect back the current status of the internal interrupt enable register." range="63 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="VIRT_ALIAS_9_MODSS_INTA1__CFG__INTR_ENABLE_CLR" acronym="VIRT_ALIAS_9_MODSS_INTA1__CFG__INTR_ENABLE_CLR" offset="0x8" width="64" description="">
		<bitfield id="INTR_ENABLE" width="64" begin="63" end="0" resetval="0x0" description="Interrupt enable clear value.  On writes, set bits will cause corresponding bits in the internal interrupt enable register to be cleared.  Reads will reflect back the current status of the internal interrupt enable register." range="63 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="VIRT_ALIAS_9_MODSS_INTA1__CFG__INTR_STATUS_SET" acronym="VIRT_ALIAS_9_MODSS_INTA1__CFG__INTR_STATUS_SET" offset="0x10" width="64" description="">
		<bitfield id="INTR_STATUS" width="64" begin="63" end="0" resetval="0x0" description="Raw state (not enabled/masked) of bits in internal interrupt status register.  Writing a 1 to any bit of this register will cause the corresponding raw status bit to be set" range="63 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="VIRT_ALIAS_9_MODSS_INTA1__CFG__INTR_STATUS" acronym="VIRT_ALIAS_9_MODSS_INTA1__CFG__INTR_STATUS" offset="0x18" width="64" description="">
		<bitfield id="INTR_STATUS" width="64" begin="63" end="0" resetval="0x0" description="Raw state (not enabled/masked) of bits in internal interrupt status register.  Writing a 1 to any bit of this register will cause the corresponding raw status bit to be cleared" range="63 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="VIRT_ALIAS_9_MODSS_INTA1__CFG__INTR_STATUS_MSKD" acronym="VIRT_ALIAS_9_MODSS_INTA1__CFG__INTR_STATUS_MSKD" offset="0x20" width="64" description="">
		<bitfield id="INTR_STATUSM" width="64" begin="63" end="0" resetval="0x0" description="Masked state of bits in internal interrupt status register.  This value is the result of bitwise ANDing the interrupt enable and status registers" range="63 - 0" rwaccess="R/NA"/>
	</register>
</module>