[View]
Entity=Deep_Learning_Implementation
Architecture=behavioral
TopLevelType=1
[file:.\src\hwrite_file.vhd]
Enabled=1
[file:.\src\i3c2.vhd]
Enabled=1
[file:.\src\matlab_compare.vhd]
Enabled=1
[file:.\src\ov5462_sccb_cntrl.vhd]
Enabled=1
[file:.\src\ov5642_if_test_tb.vhd]
Enabled=1
[file:.\src\OV5642_IF_TEST_tb_complie.do]
Enabled=1
[file:.\src\read_file.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\ov5642_if_test.bde]
Enabled=1
[file:.\compile\ov5642_if_test.vhd]
Generated=TRUE
Enabled=1
[file:.\src\Fub1.vhd]
Enabled=1
[file:.\src\image_capture_control.vhd]
LIB=Active library
Skip Entity=0
Enabled=1
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\i2c_master.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=1
Syntax 93=0
Syntax RelaxLRM=1
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=0
[file:.\src\FIFO_NETWORK.bde]
Enabled=1
[file:.\src\Network_Controller.vhd]
Enabled=1
[file:.\compile\FIFO_NETWORK.vhd]
Generated=TRUE
Enabled=1
[file:.\src\FIFO_DUALCLOCK_MACRO.vhd]
Enabled=1
[file:.\src\bayer_demosaic.vhd]
Enabled=1
[file:.\src\color_test.bde]
Enabled=1
[file:.\compile\DIGITAL_IMAGE_PROCESSING_TOP.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\color_test.vhd]
Generated=TRUE
Enabled=1
[file:.\src\arducam_b0019.bak]
Enabled=1
[file:.\src\arducam_capture_control.bak]
Enabled=1
[file:.\src\BRAM_SDP_MACRO.vhd]
Enabled=1
[file:.\src\color_test.bak]
Enabled=1
[file:.\src\DIGITAL_IMAGE_PROCESSING_TOP.bak]
Enabled=1
[file:.\src\FIFO_DUALCLOCK_MACRO1.vhd]
Enabled=1
[file:.\src\FIFO_DUALCLOCK_MACRO2.vhd]
Enabled=1
[file:.\src\FIFO_NETWORK.bak]
Enabled=1
[file:.\src\FIFO_NETWORK.vhd]
Enabled=1
[file:.\src\ov5642_if_test.bak]
Enabled=1
[file:.\compile\arducam_b0019.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\arducam_capture_control.vhd]
Generated=TRUE
Enabled=1
[file:.\src\Fub1.bde]
Enabled=1
[file:.\src\arducam_b0019.bde]
Enabled=1
[file:.\compile\arducam_if.vhd]
Generated=TRUE
Enabled=1
[file:.\src\arducam_if.bde]
Enabled=1
[file:.\src\sensor_to_monitor_node.bde]
Enabled=1
[file:.\compile\sensor_to_monitor_node.vhd]
Generated=TRUE
Enabled=1
[file:.\src\clk_wiz_v3_6.vhd]
Enabled=1
[file:.\src\system_reset_manager.vhd]
Enabled=1
[file:.\src\sim_clk_generator.vhd]
Enabled=1
[file:.\src\vga_sync.vhd]
Enabled=1
[file:.\src\monitor_animate.vhd]
Enabled=1
