pr_debug	,	F_10
parent	,	V_23
of_clk_add_provider	,	F_28
clk_register	,	F_18
dove_divider_data	,	V_45
dove_load_divider	,	F_1
__iomem	,	T_1
writel_relaxed	,	F_3
size_t	,	T_3
clk_init_data	,	V_33
hw	,	V_22
div_bit_size	,	V_13
dev	,	V_30
u32	,	T_2
dove_set_clock	,	F_12
div_bit_end	,	V_37
"%s(): %s divider=%u parent=%lu rate=%lu\n"	,	L_1
DIV_ROUND_CLOSEST	,	F_7
lock	,	V_27
to_dove_clk	,	F_9
dove_hw_clocks	,	V_40
val	,	V_2
ARRAY_SIZE	,	F_23
init	,	V_34
dove_divider_init	,	F_19
clk	,	V_28
strlcpy	,	F_17
PTR_ERR	,	F_22
ndelay	,	F_4
readl_relaxed	,	F_2
ops	,	V_35
div_bit_load	,	V_26
__func__	,	V_24
name	,	V_25
dove_get_divider	,	F_5
clk_register_dove_divider	,	F_16
dove_clk	,	V_9
div_bit_start	,	V_12
device	,	V_29
clks	,	V_38
iounmap	,	F_27
np	,	V_42
DIV_CTRL1_N_RESET_MASK	,	V_7
dove_divider_ops	,	V_36
device_node	,	V_41
dove_divider_clocks	,	V_43
dove_calc_divider	,	F_6
dove_round_rate	,	F_11
load	,	V_4
parent_rate	,	V_16
divider	,	V_11
rate	,	V_15
spin_lock	,	F_14
mask	,	V_3
clk_hw	,	V_21
set	,	V_17
dove_recalc_rate	,	F_8
max	,	V_18
i	,	V_19
spin_unlock	,	F_15
WARN_ON	,	F_26
BIT	,	F_13
num_parents	,	V_32
EINVAL	,	V_20
divider_table	,	V_14
parent_names	,	V_31
v	,	V_5
DIV_CTRL1	,	V_6
dove_divider_clk_init	,	F_24
DIV_CTRL0	,	V_8
__init	,	T_4
of_iomap	,	F_25
of_clk_src_onecell_get	,	V_44
core_pll	,	V_39
clk_register_fixed_rate	,	F_20
base	,	V_1
dc	,	V_10
IS_ERR	,	F_21
