#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  4 13:23:07 2022
# Process ID: 10664
# Current directory: C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3860 C:\Abbas_Setup\FYP_Material\New_PC_Progress\Improve_Latencies\MACD_Optimization\Critical_Path_Analysis\EMA_Opt\EMA12\EMA12.xpr
# Log file: C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/vivado.log
# Journal file: C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/EMA12.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/top_tb_behav.wcfg
source top_tb.tcl
run 4.3 us
close_sim
launch_simulation
add_files -norecurse C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA26.vhd
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/top_tb_behav.wcfg
source top_tb.tcl
run 4.3 us
relaunch_sim
run 4.3 us
relaunch_sim
run 4.3 us
relaunch_sim
run 4.3 us
relaunch_sim
add_files -norecurse C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA9.vhd
update_compile_order -fileset sources_1
save_wave_config {C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/top_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/top_tb_behav.wcfg
source top_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/top_tb_behav.wcfg
source top_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/top_tb_behav.wcfg
source top_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/top_tb_behav.wcfg
source top_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/top_tb_behav.wcfg
source top_tb.tcl
run 4.3 us
restart
run 4.3 us
restart
run 4.3 us
restart
run 4.3 us
relaunch_sim
run 4.3 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 4.3 us
relaunch_sim
run all
restart
run 4.3 us
relaunch_sim
update_compile_order -fileset sources_1
run 4.3 us
relaunch_sim
run 4.3 us
relaunch_sim
run 4.3 us
update_compile_order -fileset sources_1
relaunch_sim
run 4.3 us
relaunch_sim
run 4.3 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 4.3 us
restart
run 4.3 us
relaunch_sim
run 4.3 us
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} -add [get_ports clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
write_schematic -format pdf -orientation portrait C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/schematic.pdf
reset_run synth_1
file mkdir C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/EMA12.srcs/constrs_1/new
close [ open C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/EMA12.srcs/constrs_1/new/clk.xdc w ]
add_files -fileset constrs_1 C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/EMA12.srcs/constrs_1/new/clk.xdc
set_property target_constrs_file C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/EMA12.srcs/constrs_1/new/clk.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
save_wave_config {C:/Abbas_Setup/FYP_Material/New_PC_Progress/Improve_Latencies/MACD_Optimization/Critical_Path_Analysis/EMA_Opt/EMA12/top_tb_behav.wcfg}
close_sim
