<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsdru_datasync_v1</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsdru_datasync_v1'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsdru_datasync_v1')">cdnsdru_datasync_v1</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.75</td>
<td class="s10 cl rt"><a href="mod221.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221.html#Toggle" > 30.26</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/all_tests_main/gemini/design/ip/GbE/hdl/cdnsdru_datasync_v1.v')">/nfs_project/gemini/DV/mahmood/all_tests_main/gemini/design/ip/GbE/hdl/cdnsdru_datasync_v1.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37508"  onclick="showContent('inst_tag_37508')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37508_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37508_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37508_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37509"  onclick="showContent('inst_tag_37509')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37509_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37509_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37509_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37510"  onclick="showContent('inst_tag_37510')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37510_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37510_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37510_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37511"  onclick="showContent('inst_tag_37511')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37511_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37511_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37511_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37512"  onclick="showContent('inst_tag_37512')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37512_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37512_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37512_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37513"  onclick="showContent('inst_tag_37513')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37513_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37513_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37513_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37514"  onclick="showContent('inst_tag_37514')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37514_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37514_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37514_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37515"  onclick="showContent('inst_tag_37515')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37515_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37515_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37515_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37516"  onclick="showContent('inst_tag_37516')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37516_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37516_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37516_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37517"  onclick="showContent('inst_tag_37517')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37517_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37517_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37517_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_0.html#inst_tag_37518"  onclick="showContent('inst_tag_37518')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_0.html#inst_tag_37518_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_0.html#inst_tag_37518_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_0.html#inst_tag_37518_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37519"  onclick="showContent('inst_tag_37519')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_1.html#inst_tag_37519_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_1.html#inst_tag_37519_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_1.html#inst_tag_37519_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37520"  onclick="showContent('inst_tag_37520')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_1.html#inst_tag_37520_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_1.html#inst_tag_37520_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_1.html#inst_tag_37520_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37521"  onclick="showContent('inst_tag_37521')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_1.html#inst_tag_37521_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_1.html#inst_tag_37521_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_1.html#inst_tag_37521_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37522"  onclick="showContent('inst_tag_37522')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_1.html#inst_tag_37522_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_1.html#inst_tag_37522_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_1.html#inst_tag_37522_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37523"  onclick="showContent('inst_tag_37523')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_1.html#inst_tag_37523_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_1.html#inst_tag_37523_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_1.html#inst_tag_37523_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37524"  onclick="showContent('inst_tag_37524')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_1.html#inst_tag_37524_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_1.html#inst_tag_37524_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_1.html#inst_tag_37524_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37526"  onclick="showContent('inst_tag_37526')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_1.html#inst_tag_37526_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_1.html#inst_tag_37526_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_1.html#inst_tag_37526_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37528"  onclick="showContent('inst_tag_37528')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_1.html#inst_tag_37528_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_1.html#inst_tag_37528_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_1.html#inst_tag_37528_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37529"  onclick="showContent('inst_tag_37529')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_1.html#inst_tag_37529_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_1.html#inst_tag_37529_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_1.html#inst_tag_37529_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37530"  onclick="showContent('inst_tag_37530')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_2.html#inst_tag_37530_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_2.html#inst_tag_37530_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_2.html#inst_tag_37530_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37531"  onclick="showContent('inst_tag_37531')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_2.html#inst_tag_37531_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_2.html#inst_tag_37531_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_2.html#inst_tag_37531_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37534"  onclick="showContent('inst_tag_37534')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_2.html#inst_tag_37534_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_2.html#inst_tag_37534_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_2.html#inst_tag_37534_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37535"  onclick="showContent('inst_tag_37535')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_2.html#inst_tag_37535_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_2.html#inst_tag_37535_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_2.html#inst_tag_37535_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37536"  onclick="showContent('inst_tag_37536')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_2.html#inst_tag_37536_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_2.html#inst_tag_37536_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_2.html#inst_tag_37536_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37537"  onclick="showContent('inst_tag_37537')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_2.html#inst_tag_37537_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_2.html#inst_tag_37537_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_2.html#inst_tag_37537_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37538"  onclick="showContent('inst_tag_37538')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_2.html#inst_tag_37538_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_2.html#inst_tag_37538_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_2.html#inst_tag_37538_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37539"  onclick="showContent('inst_tag_37539')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_2.html#inst_tag_37539_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_2.html#inst_tag_37539_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_2.html#inst_tag_37539_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37540"  onclick="showContent('inst_tag_37540')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_2.html#inst_tag_37540_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_2.html#inst_tag_37540_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_2.html#inst_tag_37540_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37541"  onclick="showContent('inst_tag_37541')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_3.html#inst_tag_37541_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_3.html#inst_tag_37541_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_3.html#inst_tag_37541_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37542"  onclick="showContent('inst_tag_37542')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_3.html#inst_tag_37542_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_3.html#inst_tag_37542_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_3.html#inst_tag_37542_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37543"  onclick="showContent('inst_tag_37543')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_3.html#inst_tag_37543_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_3.html#inst_tag_37543_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_3.html#inst_tag_37543_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37545"  onclick="showContent('inst_tag_37545')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_3.html#inst_tag_37545_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_3.html#inst_tag_37545_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_3.html#inst_tag_37545_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37549"  onclick="showContent('inst_tag_37549')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_3.html#inst_tag_37549_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_3.html#inst_tag_37549_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_3.html#inst_tag_37549_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37550"  onclick="showContent('inst_tag_37550')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_3.html#inst_tag_37550_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_3.html#inst_tag_37550_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_3.html#inst_tag_37550_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37552"  onclick="showContent('inst_tag_37552')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_4.html#inst_tag_37552_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_4.html#inst_tag_37552_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_4.html#inst_tag_37552_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37553"  onclick="showContent('inst_tag_37553')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_4.html#inst_tag_37553_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_4.html#inst_tag_37553_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_4.html#inst_tag_37553_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37554"  onclick="showContent('inst_tag_37554')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_4.html#inst_tag_37554_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_4.html#inst_tag_37554_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_4.html#inst_tag_37554_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37580"  onclick="showContent('inst_tag_37580')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_6.html#inst_tag_37580_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_6.html#inst_tag_37580_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_6.html#inst_tag_37580_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37585"  onclick="showContent('inst_tag_37585')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_7.html#inst_tag_37585_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_7.html#inst_tag_37585_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_7.html#inst_tag_37585_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37590"  onclick="showContent('inst_tag_37590')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_7.html#inst_tag_37590_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_7.html#inst_tag_37590_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_7.html#inst_tag_37590_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37591"  onclick="showContent('inst_tag_37591')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_7.html#inst_tag_37591_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_7.html#inst_tag_37591_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_7.html#inst_tag_37591_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37592"  onclick="showContent('inst_tag_37592')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_7.html#inst_tag_37592_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_7.html#inst_tag_37592_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_7.html#inst_tag_37592_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37593"  onclick="showContent('inst_tag_37593')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_7.html#inst_tag_37593_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_7.html#inst_tag_37593_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_7.html#inst_tag_37593_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37594"  onclick="showContent('inst_tag_37594')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_7.html#inst_tag_37594_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_7.html#inst_tag_37594_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_7.html#inst_tag_37594_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37595"  onclick="showContent('inst_tag_37595')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_7.html#inst_tag_37595_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_7.html#inst_tag_37595_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_7.html#inst_tag_37595_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37596"  onclick="showContent('inst_tag_37596')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_8.html#inst_tag_37596_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_8.html#inst_tag_37596_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_8.html#inst_tag_37596_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37598"  onclick="showContent('inst_tag_37598')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_8.html#inst_tag_37598_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_8.html#inst_tag_37598_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_8.html#inst_tag_37598_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37599"  onclick="showContent('inst_tag_37599')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_8.html#inst_tag_37599_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_8.html#inst_tag_37599_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_8.html#inst_tag_37599_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37600"  onclick="showContent('inst_tag_37600')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_8.html#inst_tag_37600_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_8.html#inst_tag_37600_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_8.html#inst_tag_37600_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37606"  onclick="showContent('inst_tag_37606')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_8.html#inst_tag_37606_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_8.html#inst_tag_37606_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_8.html#inst_tag_37606_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37626"  onclick="showContent('inst_tag_37626')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_10.html#inst_tag_37626_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_10.html#inst_tag_37626_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_10.html#inst_tag_37626_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_11.html#inst_tag_37629"  onclick="showContent('inst_tag_37629')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_11.html#inst_tag_37629_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_11.html#inst_tag_37629_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_11.html#inst_tag_37629_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_11.html#inst_tag_37632"  onclick="showContent('inst_tag_37632')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_11.html#inst_tag_37632_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_11.html#inst_tag_37632_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_11.html#inst_tag_37632_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_11.html#inst_tag_37633"  onclick="showContent('inst_tag_37633')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod221_11.html#inst_tag_37633_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_11.html#inst_tag_37633_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_11.html#inst_tag_37633_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37532"  onclick="showContent('inst_tag_37532')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></td>
<td class="s4 cl rt"> 42.22</td>
<td class="s6 cl rt"><a href="mod221_2.html#inst_tag_37532_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod221_2.html#inst_tag_37532_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_2.html#inst_tag_37532_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37547"  onclick="showContent('inst_tag_37547')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></td>
<td class="s4 cl rt"> 42.22</td>
<td class="s6 cl rt"><a href="mod221_3.html#inst_tag_37547_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod221_3.html#inst_tag_37547_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod221_3.html#inst_tag_37547_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37572"  onclick="showContent('inst_tag_37572')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37572_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod221_5.html#inst_tag_37572_Toggle" >  5.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37572_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37569"  onclick="showContent('inst_tag_37569')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 70.37</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37569_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod221_5.html#inst_tag_37569_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37569_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37570"  onclick="showContent('inst_tag_37570')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 70.37</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37570_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod221_5.html#inst_tag_37570_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37570_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37578"  onclick="showContent('inst_tag_37578')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37578_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod221_6.html#inst_tag_37578_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37578_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37601"  onclick="showContent('inst_tag_37601')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 71.67</td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37601_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod221_8.html#inst_tag_37601_Toggle" > 15.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37601_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37566"  onclick="showContent('inst_tag_37566')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37566_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_5.html#inst_tag_37566_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37566_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37586"  onclick="showContent('inst_tag_37586')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_7.html#inst_tag_37586_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_7.html#inst_tag_37586_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_7.html#inst_tag_37586_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37587"  onclick="showContent('inst_tag_37587')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_7.html#inst_tag_37587_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_7.html#inst_tag_37587_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_7.html#inst_tag_37587_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37588"  onclick="showContent('inst_tag_37588')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_7.html#inst_tag_37588_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_7.html#inst_tag_37588_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_7.html#inst_tag_37588_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_7.html#inst_tag_37589"  onclick="showContent('inst_tag_37589')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_7.html#inst_tag_37589_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_7.html#inst_tag_37589_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_7.html#inst_tag_37589_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37597"  onclick="showContent('inst_tag_37597')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37597_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_8.html#inst_tag_37597_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37597_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37602"  onclick="showContent('inst_tag_37602')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37602_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_8.html#inst_tag_37602_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37602_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37603"  onclick="showContent('inst_tag_37603')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37603_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_8.html#inst_tag_37603_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37603_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37604"  onclick="showContent('inst_tag_37604')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37604_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_8.html#inst_tag_37604_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37604_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_8.html#inst_tag_37605"  onclick="showContent('inst_tag_37605')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37605_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_8.html#inst_tag_37605_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_8.html#inst_tag_37605_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37607"  onclick="showContent('inst_tag_37607')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37607_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37607_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37607_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37608"  onclick="showContent('inst_tag_37608')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37608_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37608_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37608_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37609"  onclick="showContent('inst_tag_37609')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37609_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37609_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37609_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37610"  onclick="showContent('inst_tag_37610')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37610_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37610_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37610_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37611"  onclick="showContent('inst_tag_37611')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37611_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37611_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37611_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37612"  onclick="showContent('inst_tag_37612')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37612_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37612_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37612_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37613"  onclick="showContent('inst_tag_37613')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37613_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37613_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37613_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37614"  onclick="showContent('inst_tag_37614')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37614_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37614_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37614_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37615"  onclick="showContent('inst_tag_37615')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37615_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37615_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37615_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37616"  onclick="showContent('inst_tag_37616')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37616_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37616_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37616_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_9.html#inst_tag_37617"  onclick="showContent('inst_tag_37617')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37617_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_9.html#inst_tag_37617_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_9.html#inst_tag_37617_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37618"  onclick="showContent('inst_tag_37618')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37618_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_10.html#inst_tag_37618_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37618_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37619"  onclick="showContent('inst_tag_37619')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37619_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_10.html#inst_tag_37619_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37619_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37620"  onclick="showContent('inst_tag_37620')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37620_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_10.html#inst_tag_37620_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37620_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37621"  onclick="showContent('inst_tag_37621')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37621_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_10.html#inst_tag_37621_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37621_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37622"  onclick="showContent('inst_tag_37622')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37622_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_10.html#inst_tag_37622_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37622_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37623"  onclick="showContent('inst_tag_37623')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37623_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_10.html#inst_tag_37623_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37623_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37625"  onclick="showContent('inst_tag_37625')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37625_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_10.html#inst_tag_37625_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37625_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37628"  onclick="showContent('inst_tag_37628')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37628_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_10.html#inst_tag_37628_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37628_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_11.html#inst_tag_37630"  onclick="showContent('inst_tag_37630')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_11.html#inst_tag_37630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_11.html#inst_tag_37630_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_11.html#inst_tag_37630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_11.html#inst_tag_37631"  onclick="showContent('inst_tag_37631')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod221_11.html#inst_tag_37631_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod221_11.html#inst_tag_37631_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_11.html#inst_tag_37631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37525"  onclick="showContent('inst_tag_37525')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_1.html#inst_tag_37525_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_1.html#inst_tag_37525_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_1.html#inst_tag_37525_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_1.html#inst_tag_37527"  onclick="showContent('inst_tag_37527')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_1.html#inst_tag_37527_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_1.html#inst_tag_37527_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_1.html#inst_tag_37527_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_2.html#inst_tag_37533"  onclick="showContent('inst_tag_37533')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_2.html#inst_tag_37533_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_2.html#inst_tag_37533_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_2.html#inst_tag_37533_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37544"  onclick="showContent('inst_tag_37544')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_3.html#inst_tag_37544_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_3.html#inst_tag_37544_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_3.html#inst_tag_37544_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37546"  onclick="showContent('inst_tag_37546')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_3.html#inst_tag_37546_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_3.html#inst_tag_37546_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_3.html#inst_tag_37546_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37548"  onclick="showContent('inst_tag_37548')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_3.html#inst_tag_37548_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_3.html#inst_tag_37548_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_3.html#inst_tag_37548_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_3.html#inst_tag_37551"  onclick="showContent('inst_tag_37551')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_3.html#inst_tag_37551_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_3.html#inst_tag_37551_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_3.html#inst_tag_37551_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37555"  onclick="showContent('inst_tag_37555')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37555_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_4.html#inst_tag_37555_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37555_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37556"  onclick="showContent('inst_tag_37556')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37556_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_4.html#inst_tag_37556_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37556_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37557"  onclick="showContent('inst_tag_37557')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37557_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_4.html#inst_tag_37557_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37557_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37558"  onclick="showContent('inst_tag_37558')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37558_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_4.html#inst_tag_37558_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37558_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37559"  onclick="showContent('inst_tag_37559')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37559_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_4.html#inst_tag_37559_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37559_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37560"  onclick="showContent('inst_tag_37560')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37560_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_4.html#inst_tag_37560_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37560_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37561"  onclick="showContent('inst_tag_37561')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37561_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_4.html#inst_tag_37561_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37561_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_4.html#inst_tag_37562"  onclick="showContent('inst_tag_37562')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37562_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_4.html#inst_tag_37562_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_4.html#inst_tag_37562_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37563"  onclick="showContent('inst_tag_37563')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37563_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_5.html#inst_tag_37563_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37563_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37564"  onclick="showContent('inst_tag_37564')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37564_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_5.html#inst_tag_37564_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37564_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37565"  onclick="showContent('inst_tag_37565')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37565_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_5.html#inst_tag_37565_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37565_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37567"  onclick="showContent('inst_tag_37567')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37567_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_5.html#inst_tag_37567_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37567_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37568"  onclick="showContent('inst_tag_37568')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37568_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_5.html#inst_tag_37568_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37568_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37571"  onclick="showContent('inst_tag_37571')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37571_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_5.html#inst_tag_37571_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37571_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_5.html#inst_tag_37573"  onclick="showContent('inst_tag_37573')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37573_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_5.html#inst_tag_37573_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_5.html#inst_tag_37573_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37574"  onclick="showContent('inst_tag_37574')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37574_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_6.html#inst_tag_37574_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37574_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37575"  onclick="showContent('inst_tag_37575')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37575_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_6.html#inst_tag_37575_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37575_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37576"  onclick="showContent('inst_tag_37576')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37576_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_6.html#inst_tag_37576_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37576_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37577"  onclick="showContent('inst_tag_37577')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37577_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_6.html#inst_tag_37577_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37577_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37579"  onclick="showContent('inst_tag_37579')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37579_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_6.html#inst_tag_37579_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37579_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37581"  onclick="showContent('inst_tag_37581')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37581_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_6.html#inst_tag_37581_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37581_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37584"  onclick="showContent('inst_tag_37584')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37584_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_6.html#inst_tag_37584_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37584_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37624"  onclick="showContent('inst_tag_37624')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37624_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_10.html#inst_tag_37624_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37624_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_10.html#inst_tag_37627"  onclick="showContent('inst_tag_37627')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37627_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod221_10.html#inst_tag_37627_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_10.html#inst_tag_37627_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37583"  onclick="showContent('inst_tag_37583')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></td>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37583_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod221_6.html#inst_tag_37583_Toggle" > 91.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37583_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221_6.html#inst_tag_37582"  onclick="showContent('inst_tag_37582')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37582_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37582_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod221_6.html#inst_tag_37582_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsdru_datasync_v1'>
<a name="Line"></a>
Line Coverage for Module : <a name="1514928158"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37508_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37509_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37510_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37511_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37512_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37513_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37516_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37517_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37518_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37519_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37520_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37521_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37522_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37523_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37524_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37525_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37526_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37527_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37528_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37529_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37530_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37531_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 42.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37532_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37533_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37534_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37535_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37536_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37537_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37538_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37539_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37541_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37542_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37543_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37544_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37545_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37546_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 42.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37547_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37548_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37549_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37550_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37551_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37552_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37553_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37554_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37555_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37556_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37557_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37558_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37559_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37560_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37561_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37562_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37563_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37564_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37565_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37567_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37568_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37571_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37573_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37574_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37575_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37576_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37577_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37579_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37580_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37581_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37582_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37583_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37584_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37585_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37586_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37587_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37588_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37589_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37590_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37591_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37592_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37593_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37594_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37595_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37596_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37597_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37598_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37599_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37600_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37602_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37603_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37604_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37605_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37606_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37607_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37608_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37609_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37610_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37611_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37612_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37613_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37614_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37615_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37616_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37617_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37618_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37619_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37620_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37621_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37622_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37623_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37624_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37625_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37626_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37627_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37628_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37629_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37630_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37631_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37632_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37633_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="605561341"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37514_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37578_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="56028132"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37515_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37566_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 71.67</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37601_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="1267150814"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37540_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 70.37</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37569_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 70.37</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37570_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 3
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="381458590"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37572_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>40</td><td>40</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 3
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 4
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 5
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 6
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 7
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="56028132"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37515_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37566_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.67</td>
<td class="s1 cl rt"> 15.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37601_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>meta[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[0].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[1].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1267150814"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37540_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.37</td>
<td class="s1 cl rt"> 11.11</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37569_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.37</td>
<td class="s1 cl rt"> 11.11</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37570_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>meta[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[0].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[1].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[2].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[3].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1514928158"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37508_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37509_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37510_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37511_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37512_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37513_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37516_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37517_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37518_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37519_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37520_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37521_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37522_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37523_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37524_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37525_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37526_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37527_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37528_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37529_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37530_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37531_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.22</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37532_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37533_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37534_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37535_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37536_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37537_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37538_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37539_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37541_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37542_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37543_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37544_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37545_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37546_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.22</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37547_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37548_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37549_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37550_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37551_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37552_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37553_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37554_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37555_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37556_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37557_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37558_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37559_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37560_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37561_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37562_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37563_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37564_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37565_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37567_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37568_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37571_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37573_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37574_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37575_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37576_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37577_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37579_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37580_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37581_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37582_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s9 cl rt"> 91.67</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37583_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37584_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37585_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37586_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37587_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37588_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37589_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37590_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37591_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37592_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37593_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37594_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37595_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37596_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37597_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37598_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37599_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37600_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37602_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37603_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37604_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37605_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37606_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37607_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37608_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37609_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37610_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37611_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37612_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37613_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37614_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37615_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37616_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37617_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37618_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37619_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37620_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37621_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37622_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37623_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37624_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37625_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37626_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37627_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37628_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37629_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37630_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37631_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37632_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37633_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>meta</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_sync[0].chain_length_equals_2.chain</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="381458590"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s0 cl rt">  5.88</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37572_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">2</td>
<td class="rt">15.38 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">68</td>
<td class="rt">4</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">34</td>
<td class="rt">2</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">34</td>
<td class="rt">2</td>
<td class="rt">5.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>meta[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[0].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[1].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[2].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[3].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[4].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[5].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[6].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[7].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="605561341"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37514_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37578_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">4</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>meta[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[0].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[1].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[2].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1514928158"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37508_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37509_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37510_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37511_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37512_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37516_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37519_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37523_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37524_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37525_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37528_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37529_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37530_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37534_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37535_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37536_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37537_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37538_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37539_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37542_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37544_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37549_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37550_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37551_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37552_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37553_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37555_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37557_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37560_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37565_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37571_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37573_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37579_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37589_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37590_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37592_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37596_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37597_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37598_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37605_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37606_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37608_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37609_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37617_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37618_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37619_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37620_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37623_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37624_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37627_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37630_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37631_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37632_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37633_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37513_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37517_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37518_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37520_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37521_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37522_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37526_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_1.html#inst_tag_37527_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37531_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37541_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37543_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37545_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37546_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37554_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37556_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37558_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37559_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37561_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_4.html#inst_tag_37562_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37563_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37564_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37567_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37568_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37574_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37575_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37576_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37577_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37580_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37581_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37586_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37587_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37588_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37591_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37593_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37594_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37595_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37599_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37600_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37602_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37603_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37604_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37607_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37610_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37611_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37612_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37613_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37615_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37616_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37621_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37622_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37625_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37626_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_10.html#inst_tag_37628_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_11.html#inst_tag_37629_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.22</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37532_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37533_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.22</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37547_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_3.html#inst_tag_37548_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37582_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37583_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37584_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_7.html#inst_tag_37585_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_9.html#inst_tag_37614_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="605561341"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37514_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_6.html#inst_tag_37578_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1267150814"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_2.html#inst_tag_37540_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 70.37</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37569_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 70.37</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37570_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="56028132"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod221_0.html#inst_tag_37515_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37566_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 71.67</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_8.html#inst_tag_37601_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="381458590"></a>
<a href="mod221.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod221_5.html#inst_tag_37572_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
