// Seed: 1501906821
module module_0;
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign module_1.id_1 = 0;
  assign id_12 = id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri1 id_7
    , id_11, id_12,
    output tri0 id_8,
    output wand id_9
);
  generate
    wire id_13;
  endgenerate
  module_0 modCall_1 ();
endmodule
